Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Oct 29 23:13:51 2019
| Host         : think running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Rattlesnake_timing_summary_routed.rpt -pb Rattlesnake_timing_summary_routed.pb -rpx Rattlesnake_timing_summary_routed.rpx -warn_on_violation
| Design       : Rattlesnake
| Device       : 7a100ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.235        0.000                      0                24084        0.046        0.000                      0                24084        3.000        0.000                       0                 11118  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                ------------         ----------      --------------
OSC_IN               {0.000 5.000}        10.000          100.000         
  clk_out_clk_mmcm   {0.000 4.000}        8.000           125.000         
  clkfbout_clk_mmcm  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
OSC_IN                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out_clk_mmcm         0.235        0.000                      0                21944        0.046        0.000                      0                21944        3.500        0.000                       0                 11114  
  clkfbout_clk_mmcm                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_out_clk_mmcm   clk_out_clk_mmcm         0.622        0.000                      0                 2140        0.664        0.000                      0                 2140  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  OSC_IN
  To Clock:  OSC_IN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         OSC_IN
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { OSC_IN }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_mmcm_i/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_mmcm_i/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_mmcm_i/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_mmcm_i/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_mmcm_i/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_mmcm_i/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_mmcm
  To Clock:  clk_out_clk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        0.235ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.235ns  (required time - arrival time)
  Source:                 PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/IR_out_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/x_mul_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out_clk_mmcm rise@8.000ns - clk_out_clk_mmcm rise@0.000ns)
  Data Path Delay:        7.633ns  (logic 0.580ns (7.598%)  route 7.053ns (92.402%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 6.504 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=11112, routed)       1.622    -0.918    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/clk_out
    SLICE_X64Y68         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/IR_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDCE (Prop_fdce_C_Q)         0.456    -0.462 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/IR_out_reg[14]/Q
                         net (fo=140, routed)         7.053     6.592    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/Q[2]
    SLICE_X15Y53         LUT5 (Prop_lut5_I2_O)        0.124     6.716 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/x_mul[30]_i_1/O
                         net (fo=1, routed)           0.000     6.716    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/x_mul[30]_i_1_n_0
    SLICE_X15Y53         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/x_mul_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     8.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.411 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.573    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.249 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.888    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.979 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=11112, routed)       1.524     6.504    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/clk_out
    SLICE_X15Y53         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/x_mul_reg[30]/C
                         clock pessimism              0.487     6.991    
                         clock uncertainty           -0.072     6.919    
    SLICE_X15Y53         FDCE (Setup_fdce_C_D)        0.031     6.950    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/x_mul_reg[30]
  -------------------------------------------------------------------
                         required time                          6.950    
                         arrival time                          -6.716    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.271ns  (required time - arrival time)
  Source:                 PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/Y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_reg_file_i/single_clk_ram_rs1/mem_reg/DIBDI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out_clk_mmcm rise@8.000ns - clk_out_clk_mmcm rise@0.000ns)
  Data Path Delay:        7.410ns  (logic 3.730ns (50.335%)  route 3.680ns (49.665%))
  Logic Levels:           15  (CARRY4=9 LUT1=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 6.526 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=11112, routed)       1.631    -0.909    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/clk_out
    SLICE_X64Y59         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/Y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDCE (Prop_fdce_C_Q)         0.456    -0.453 f  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/Y_reg[1]/Q
                         net (fo=111, routed)         0.542     0.089    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/exe_data_to_store[1]
    SLICE_X66Y59         LUT1 (Prop_lut1_I0_O)        0.124     0.213 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mem_reg_i_578/O
                         net (fo=1, routed)           0.000     0.213    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mem_reg_i_578_n_0
    SLICE_X66Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.746 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mem_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000     0.746    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mem_reg_i_546_n_0
    SLICE_X66Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.863 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mem_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     0.863    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mem_reg_i_457_n_0
    SLICE_X66Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.980 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mem_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     0.980    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mem_reg_i_442_n_0
    SLICE_X66Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.097 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mem_reg_i_531/CO[3]
                         net (fo=1, routed)           0.000     1.097    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mem_reg_i_531_n_0
    SLICE_X66Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.214 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mem_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     1.214    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mem_reg_i_566_n_0
    SLICE_X66Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.331 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mem_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000     1.331    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mem_reg_i_516_n_0
    SLICE_X66Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.646 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mem_reg_i_562/O[3]
                         net (fo=1, routed)           0.639     2.285    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/ALU_out1[27]
    SLICE_X67Y65         LUT5 (Prop_lut5_I0_O)        0.307     2.592 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mem_reg_i_495/O
                         net (fo=1, routed)           0.000     2.592    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mem_reg_i_495_n_0
    SLICE_X67Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.993 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mem_reg_i_374/CO[3]
                         net (fo=1, routed)           0.000     2.993    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mem_reg_i_374_n_0
    SLICE_X67Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.327 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mem_reg_i_362/O[1]
                         net (fo=1, routed)           0.550     3.877    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/p_1_out[29]
    SLICE_X67Y68         LUT6 (Prop_lut6_I4_O)        0.303     4.180 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mem_reg_i_253/O
                         net (fo=1, routed)           0.543     4.723    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mem_reg_i_253_n_0
    SLICE_X67Y70         LUT6 (Prop_lut6_I1_O)        0.124     4.847 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mem_reg_i_165/O
                         net (fo=1, routed)           0.403     5.250    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mem_reg_i_165_n_0
    SLICE_X67Y70         LUT6 (Prop_lut6_I0_O)        0.124     5.374 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mem_reg_i_90/O
                         net (fo=1, routed)           0.295     5.669    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mem_reg_i_90_n_0
    SLICE_X64Y70         LUT6 (Prop_lut6_I0_O)        0.124     5.793 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mem_reg_i_24/O
                         net (fo=3, routed)           0.709     6.502    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_reg_file_i/single_clk_ram_rs1/D[29]
    RAMB18_X1Y26         RAMB18E1                                     r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_reg_file_i/single_clk_ram_rs1/mem_reg/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     8.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.411 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.573    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.249 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.888    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.979 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=11112, routed)       1.547     6.526    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_reg_file_i/single_clk_ram_rs1/clk_out
    RAMB18_X1Y26         RAMB18E1                                     r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_reg_file_i/single_clk_ram_rs1/mem_reg/CLKBWRCLK
                         clock pessimism              0.559     7.086    
                         clock uncertainty           -0.072     7.014    
    RAMB18_X1Y26         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[13])
                                                     -0.241     6.773    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_reg_file_i/single_clk_ram_rs1/mem_reg
  -------------------------------------------------------------------
                         required time                          6.773    
                         arrival time                          -6.502    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.313ns  (required time - arrival time)
  Source:                 PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/Y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_reg_file_i/single_clk_ram_rs1/mem_reg/DIBDI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out_clk_mmcm rise@8.000ns - clk_out_clk_mmcm rise@0.000ns)
  Data Path Delay:        7.369ns  (logic 3.614ns (49.045%)  route 3.755ns (50.955%))
  Logic Levels:           15  (CARRY4=9 LUT1=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 6.526 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=11112, routed)       1.631    -0.909    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/clk_out
    SLICE_X64Y59         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/Y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDCE (Prop_fdce_C_Q)         0.456    -0.453 f  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/Y_reg[1]/Q
                         net (fo=111, routed)         0.542     0.089    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/exe_data_to_store[1]
    SLICE_X66Y59         LUT1 (Prop_lut1_I0_O)        0.124     0.213 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mem_reg_i_578/O
                         net (fo=1, routed)           0.000     0.213    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mem_reg_i_578_n_0
    SLICE_X66Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.746 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mem_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000     0.746    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mem_reg_i_546_n_0
    SLICE_X66Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.863 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mem_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     0.863    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mem_reg_i_457_n_0
    SLICE_X66Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.980 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mem_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     0.980    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mem_reg_i_442_n_0
    SLICE_X66Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.097 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mem_reg_i_531/CO[3]
                         net (fo=1, routed)           0.000     1.097    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mem_reg_i_531_n_0
    SLICE_X66Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.214 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mem_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     1.214    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mem_reg_i_566_n_0
    SLICE_X66Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.331 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mem_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000     1.331    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mem_reg_i_516_n_0
    SLICE_X66Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.646 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mem_reg_i_562/O[3]
                         net (fo=1, routed)           0.639     2.285    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/ALU_out1[27]
    SLICE_X67Y65         LUT5 (Prop_lut5_I0_O)        0.307     2.592 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mem_reg_i_495/O
                         net (fo=1, routed)           0.000     2.592    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mem_reg_i_495_n_0
    SLICE_X67Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.993 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mem_reg_i_374/CO[3]
                         net (fo=1, routed)           0.000     2.993    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mem_reg_i_374_n_0
    SLICE_X67Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.215 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mem_reg_i_362/O[0]
                         net (fo=1, routed)           0.449     3.664    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/p_1_out[28]
    SLICE_X66Y69         LUT6 (Prop_lut6_I4_O)        0.299     3.963 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mem_reg_i_255/O
                         net (fo=1, routed)           0.464     4.427    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mem_reg_i_255_n_0
    SLICE_X66Y70         LUT6 (Prop_lut6_I1_O)        0.124     4.551 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mem_reg_i_166/O
                         net (fo=1, routed)           0.618     5.169    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mem_reg_i_166_n_0
    SLICE_X66Y70         LUT6 (Prop_lut6_I0_O)        0.124     5.293 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mem_reg_i_92/O
                         net (fo=1, routed)           0.285     5.578    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mem_reg_i_92_n_0
    SLICE_X65Y70         LUT6 (Prop_lut6_I0_O)        0.124     5.702 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mem_reg_i_25/O
                         net (fo=3, routed)           0.758     6.460    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_reg_file_i/single_clk_ram_rs1/D[28]
    RAMB18_X1Y26         RAMB18E1                                     r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_reg_file_i/single_clk_ram_rs1/mem_reg/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     8.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.411 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.573    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.249 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.888    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.979 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=11112, routed)       1.547     6.526    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_reg_file_i/single_clk_ram_rs1/clk_out
    RAMB18_X1Y26         RAMB18E1                                     r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_reg_file_i/single_clk_ram_rs1/mem_reg/CLKBWRCLK
                         clock pessimism              0.559     7.086    
                         clock uncertainty           -0.072     7.014    
    RAMB18_X1Y26         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[12])
                                                     -0.241     6.773    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_reg_file_i/single_clk_ram_rs1/mem_reg
  -------------------------------------------------------------------
                         required time                          6.773    
                         arrival time                          -6.460    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.318ns  (required time - arrival time)
  Source:                 PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/rx_uart/SBUF_out_reg[3]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/mem_reg[294][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out_clk_mmcm rise@8.000ns - clk_out_clk_mmcm rise@0.000ns)
  Data Path Delay:        7.519ns  (logic 0.456ns (6.064%)  route 7.063ns (93.936%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 6.658 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=11112, routed)       1.715    -0.825    PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/rx_uart/clk_out
    SLICE_X72Y56         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/rx_uart/SBUF_out_reg[3]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.369 r  PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/rx_uart/SBUF_out_reg[3]_rep__2/Q
                         net (fo=64, routed)          7.063     6.695    PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/mem_reg[318][7]_0[3]
    SLICE_X16Y18         FDRE                                         r  PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/mem_reg[294][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     8.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.411 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.573    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.249 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.888    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.979 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=11112, routed)       1.679     6.658    PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/clk_out
    SLICE_X16Y18         FDRE                                         r  PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/mem_reg[294][3]/C
                         clock pessimism              0.487     7.146    
                         clock uncertainty           -0.072     7.074    
    SLICE_X16Y18         FDRE (Setup_fdre_C_D)       -0.061     7.013    PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/mem_reg[294][3]
  -------------------------------------------------------------------
                         required time                          7.013    
                         arrival time                          -6.695    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.326ns  (required time - arrival time)
  Source:                 PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/IR_out_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/x_mul_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out_clk_mmcm rise@8.000ns - clk_out_clk_mmcm rise@0.000ns)
  Data Path Delay:        7.540ns  (logic 0.580ns (7.692%)  route 6.960ns (92.308%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 6.504 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=11112, routed)       1.622    -0.918    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/clk_out
    SLICE_X64Y68         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/IR_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDCE (Prop_fdce_C_Q)         0.456    -0.462 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/IR_out_reg[14]/Q
                         net (fo=140, routed)         6.960     6.499    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/Q[2]
    SLICE_X15Y53         LUT5 (Prop_lut5_I2_O)        0.124     6.623 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/x_mul[29]_i_1/O
                         net (fo=1, routed)           0.000     6.623    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/x_mul[29]_i_1_n_0
    SLICE_X15Y53         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/x_mul_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     8.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.411 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.573    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.249 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.888    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.979 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=11112, routed)       1.524     6.504    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/clk_out
    SLICE_X15Y53         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/x_mul_reg[29]/C
                         clock pessimism              0.487     6.991    
                         clock uncertainty           -0.072     6.919    
    SLICE_X15Y53         FDCE (Setup_fdce_C_D)        0.029     6.948    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/x_mul_reg[29]
  -------------------------------------------------------------------
                         required time                          6.948    
                         arrival time                          -6.623    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.330ns  (required time - arrival time)
  Source:                 PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/rx_uart/SBUF_out_reg[3]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/mem_reg[290][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out_clk_mmcm rise@8.000ns - clk_out_clk_mmcm rise@0.000ns)
  Data Path Delay:        7.486ns  (logic 0.456ns (6.091%)  route 7.030ns (93.909%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 6.657 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=11112, routed)       1.715    -0.825    PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/rx_uart/clk_out
    SLICE_X72Y56         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/rx_uart/SBUF_out_reg[3]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.369 r  PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/rx_uart/SBUF_out_reg[3]_rep__2/Q
                         net (fo=64, routed)          7.030     6.662    PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/mem_reg[318][7]_0[3]
    SLICE_X16Y19         FDRE                                         r  PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/mem_reg[290][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     8.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.411 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.573    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.249 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.888    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.979 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=11112, routed)       1.678     6.657    PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/clk_out
    SLICE_X16Y19         FDRE                                         r  PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/mem_reg[290][3]/C
                         clock pessimism              0.487     7.145    
                         clock uncertainty           -0.072     7.073    
    SLICE_X16Y19         FDRE (Setup_fdre_C_D)       -0.081     6.992    PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/mem_reg[290][3]
  -------------------------------------------------------------------
                         required time                          6.992    
                         arrival time                          -6.662    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (required time - arrival time)
  Source:                 PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/rx_uart/SBUF_out_reg[3]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/mem_reg[291][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out_clk_mmcm rise@8.000ns - clk_out_clk_mmcm rise@0.000ns)
  Data Path Delay:        7.486ns  (logic 0.456ns (6.091%)  route 7.030ns (93.909%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 6.657 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=11112, routed)       1.715    -0.825    PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/rx_uart/clk_out
    SLICE_X72Y56         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/rx_uart/SBUF_out_reg[3]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.369 r  PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/rx_uart/SBUF_out_reg[3]_rep__2/Q
                         net (fo=64, routed)          7.030     6.662    PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/mem_reg[318][7]_0[3]
    SLICE_X17Y19         FDRE                                         r  PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/mem_reg[291][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     8.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.411 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.573    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.249 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.888    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.979 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=11112, routed)       1.678     6.657    PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/clk_out
    SLICE_X17Y19         FDRE                                         r  PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/mem_reg[291][3]/C
                         clock pessimism              0.487     7.145    
                         clock uncertainty           -0.072     7.073    
    SLICE_X17Y19         FDRE (Setup_fdre_C_D)       -0.081     6.992    PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/mem_reg[291][3]
  -------------------------------------------------------------------
                         required time                          6.992    
                         arrival time                          -6.662    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.335ns  (required time - arrival time)
  Source:                 PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/rx_uart/SBUF_out_reg[3]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/mem_reg[288][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out_clk_mmcm rise@8.000ns - clk_out_clk_mmcm rise@0.000ns)
  Data Path Delay:        7.480ns  (logic 0.456ns (6.096%)  route 7.024ns (93.904%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 6.656 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=11112, routed)       1.715    -0.825    PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/rx_uart/clk_out
    SLICE_X72Y56         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/rx_uart/SBUF_out_reg[3]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.369 r  PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/rx_uart/SBUF_out_reg[3]_rep__2/Q
                         net (fo=64, routed)          7.024     6.656    PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/mem_reg[318][7]_0[3]
    SLICE_X16Y21         FDRE                                         r  PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/mem_reg[288][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     8.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.411 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.573    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.249 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.888    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.979 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=11112, routed)       1.677     6.656    PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/clk_out
    SLICE_X16Y21         FDRE                                         r  PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/mem_reg[288][3]/C
                         clock pessimism              0.487     7.144    
                         clock uncertainty           -0.072     7.072    
    SLICE_X16Y21         FDRE (Setup_fdre_C_D)       -0.081     6.991    PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/mem_reg[288][3]
  -------------------------------------------------------------------
                         required time                          6.991    
                         arrival time                          -6.656    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.337ns  (required time - arrival time)
  Source:                 PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/rx_uart/SBUF_out_reg[3]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/mem_reg[289][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out_clk_mmcm rise@8.000ns - clk_out_clk_mmcm rise@0.000ns)
  Data Path Delay:        7.480ns  (logic 0.456ns (6.096%)  route 7.024ns (93.904%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 6.657 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=11112, routed)       1.715    -0.825    PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/rx_uart/clk_out
    SLICE_X72Y56         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/rx_uart/SBUF_out_reg[3]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.369 r  PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/rx_uart/SBUF_out_reg[3]_rep__2/Q
                         net (fo=64, routed)          7.024     6.655    PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/mem_reg[318][7]_0[3]
    SLICE_X16Y20         FDRE                                         r  PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/mem_reg[289][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     8.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.411 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.573    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.249 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.888    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.979 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=11112, routed)       1.678     6.657    PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/clk_out
    SLICE_X16Y20         FDRE                                         r  PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/mem_reg[289][3]/C
                         clock pessimism              0.487     7.145    
                         clock uncertainty           -0.072     7.073    
    SLICE_X16Y20         FDRE (Setup_fdre_C_D)       -0.081     6.992    PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/mem_reg[289][3]
  -------------------------------------------------------------------
                         required time                          6.992    
                         arrival time                          -6.655    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.346ns  (required time - arrival time)
  Source:                 PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/rx_uart/SBUF_out_reg[3]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/mem_reg[292][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out_clk_mmcm rise@8.000ns - clk_out_clk_mmcm rise@0.000ns)
  Data Path Delay:        7.469ns  (logic 0.456ns (6.105%)  route 7.013ns (93.895%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 6.656 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=11112, routed)       1.715    -0.825    PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/rx_uart/clk_out
    SLICE_X72Y56         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/rx_uart/SBUF_out_reg[3]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.369 r  PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/rx_uart/SBUF_out_reg[3]_rep__2/Q
                         net (fo=64, routed)          7.013     6.645    PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/mem_reg[318][7]_0[3]
    SLICE_X18Y21         FDRE                                         r  PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/mem_reg[292][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     8.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.411 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.573    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.249 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.888    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.979 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=11112, routed)       1.677     6.656    PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/clk_out
    SLICE_X18Y21         FDRE                                         r  PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/mem_reg[292][3]/C
                         clock pessimism              0.487     7.144    
                         clock uncertainty           -0.072     7.072    
    SLICE_X18Y21         FDRE (Setup_fdre_C_D)       -0.081     6.991    PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/mem_reg[292][3]
  -------------------------------------------------------------------
                         required time                          6.991    
                         arrival time                          -6.645    
  -------------------------------------------------------------------
                         slack                                  0.346    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/rx_uart/SBUF_out_reg[3]_rep__9/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/mem_reg[717][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_mmcm rise@0.000ns - clk_out_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.630%)  route 0.234ns (62.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=11112, routed)       0.625    -0.539    PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/rx_uart/clk_out
    SLICE_X52Y16         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/rx_uart/SBUF_out_reg[3]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y16         FDCE (Prop_fdce_C_Q)         0.141    -0.398 r  PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/rx_uart/SBUF_out_reg[3]_rep__9/Q
                         net (fo=64, routed)          0.234    -0.164    PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/mem_reg[766][7]_0[3]
    SLICE_X46Y16         FDRE                                         r  PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/mem_reg[717][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=11112, routed)       0.900    -0.773    PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/clk_out
    SLICE_X46Y16         FDRE                                         r  PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/mem_reg[717][3]/C
                         clock pessimism              0.501    -0.273    
    SLICE_X46Y16         FDRE (Hold_fdre_C_D)         0.063    -0.210    PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/mem_reg[717][3]
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 ocd_i/debug_reply_i/data_out_sr_reg[36]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ocd_i/debug_reply_i/data_out_sr_reg[44]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_mmcm rise@0.000ns - clk_out_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.209ns (50.937%)  route 0.201ns (49.063%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=11112, routed)       0.562    -0.602    ocd_i/debug_reply_i/clk_out
    SLICE_X54Y89         FDCE                                         r  ocd_i/debug_reply_i/data_out_sr_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y89         FDCE (Prop_fdce_C_Q)         0.164    -0.438 r  ocd_i/debug_reply_i/data_out_sr_reg[36]/Q
                         net (fo=1, routed)           0.201    -0.237    ocd_i/debug_coprocessor_i/data_out_sr_reg[70][36]
    SLICE_X47Y89         LUT3 (Prop_lut3_I2_O)        0.045    -0.192 r  ocd_i/debug_coprocessor_i/data_out_sr[44]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    ocd_i/debug_reply_i/D[44]
    SLICE_X47Y89         FDCE                                         r  ocd_i/debug_reply_i/data_out_sr_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=11112, routed)       0.835    -0.838    ocd_i/debug_reply_i/clk_out
    SLICE_X47Y89         FDCE                                         r  ocd_i/debug_reply_i/data_out_sr_reg[44]/C
                         clock pessimism              0.504    -0.334    
    SLICE_X47Y89         FDCE (Hold_fdce_C_D)         0.091    -0.243    ocd_i/debug_reply_i/data_out_sr_reg[44]
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/z_i_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/z_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_mmcm rise@0.000ns - clk_out_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.290ns (58.185%)  route 0.208ns (41.815%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=11112, routed)       0.576    -0.588    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/clk_out
    SLICE_X11Y50         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/z_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y50         FDCE (Prop_fdce_C_Q)         0.128    -0.460 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/z_i_reg[10]/Q
                         net (fo=1, routed)           0.208    -0.252    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/z_i_reg_n_0_[10]
    SLICE_X11Y49         LUT3 (Prop_lut3_I2_O)        0.099    -0.153 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/z[27]_i_6/O
                         net (fo=1, routed)           0.000    -0.153    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/z[27]_i_6_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.090 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/z_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.090    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/z_i_reg[27]
    SLICE_X11Y49         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/z_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=11112, routed)       0.917    -0.756    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/clk_out
    SLICE_X11Y49         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/z_reg[27]/C
                         clock pessimism              0.504    -0.252    
    SLICE_X11Y49         FDCE (Hold_fdce_C_D)         0.105    -0.147    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/z_reg[27]
  -------------------------------------------------------------------
                         required time                          0.147    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_controller_i/exception_PC_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_CSR_i/mepc_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_mmcm rise@0.000ns - clk_out_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.186ns (43.772%)  route 0.239ns (56.228%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=11112, routed)       0.554    -0.610    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_controller_i/clk_out
    SLICE_X53Y71         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_controller_i/exception_PC_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDCE (Prop_fdce_C_Q)         0.141    -0.469 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_controller_i/exception_PC_reg[10]/Q
                         net (fo=1, routed)           0.239    -0.230    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_controller_i/exception_PC[10]
    SLICE_X45Y71         LUT3 (Prop_lut3_I0_O)        0.045    -0.185 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_controller_i/mepc[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.185    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_CSR_i/D[10]
    SLICE_X45Y71         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_CSR_i/mepc_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=11112, routed)       0.826    -0.847    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_CSR_i/clk_out
    SLICE_X45Y71         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_CSR_i/mepc_reg[10]/C
                         clock pessimism              0.504    -0.343    
    SLICE_X45Y71         FDCE (Hold_fdce_C_D)         0.091    -0.252    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_CSR_i/mepc_reg[10]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_controller_i/exception_PC_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_CSR_i/mepc_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_mmcm rise@0.000ns - clk_out_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.186ns (43.802%)  route 0.239ns (56.198%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=11112, routed)       0.555    -0.609    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_controller_i/clk_out
    SLICE_X55Y70         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_controller_i/exception_PC_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.468 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_controller_i/exception_PC_reg[0]/Q
                         net (fo=1, routed)           0.239    -0.230    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_controller_i/exception_PC[0]
    SLICE_X44Y71         LUT3 (Prop_lut3_I0_O)        0.045    -0.185 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_controller_i/mepc[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.185    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_CSR_i/D[0]
    SLICE_X44Y71         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_CSR_i/mepc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=11112, routed)       0.826    -0.847    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_CSR_i/clk_out
    SLICE_X44Y71         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_CSR_i/mepc_reg[0]/C
                         clock pessimism              0.504    -0.343    
    SLICE_X44Y71         FDCE (Hold_fdce_C_D)         0.091    -0.252    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_CSR_i/mepc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/rx_uart/SBUF_out_reg[0]_rep__12/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/mem_reg[953][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_mmcm rise@0.000ns - clk_out_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.164ns (38.681%)  route 0.260ns (61.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=11112, routed)       0.631    -0.533    PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/rx_uart/clk_out
    SLICE_X56Y45         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/rx_uart/SBUF_out_reg[0]_rep__12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y45         FDCE (Prop_fdce_C_Q)         0.164    -0.369 r  PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/rx_uart/SBUF_out_reg[0]_rep__12/Q
                         net (fo=64, routed)          0.260    -0.109    PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/mem_reg[958][7]_0[0]
    SLICE_X50Y45         FDRE                                         r  PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/mem_reg[953][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=11112, routed)       0.905    -0.768    PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/clk_out
    SLICE_X50Y45         FDRE                                         r  PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/mem_reg[953][0]/C
                         clock pessimism              0.501    -0.268    
    SLICE_X50Y45         FDRE (Hold_fdre_C_D)         0.075    -0.193    PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/mem_reg[953][0]
  -------------------------------------------------------------------
                         required time                          0.193    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/rx_uart/SBUF_out_reg[3]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/mem_reg[175][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_mmcm rise@0.000ns - clk_out_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.790%)  route 0.289ns (67.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=11112, routed)       0.620    -0.544    PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/rx_uart/clk_out
    SLICE_X52Y28         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/rx_uart/SBUF_out_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.403 r  PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/rx_uart/SBUF_out_reg[3]_rep__0/Q
                         net (fo=64, routed)          0.289    -0.114    PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/mem_reg[190][7]_0[3]
    SLICE_X48Y30         FDRE                                         r  PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/mem_reg[175][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=11112, routed)       0.897    -0.776    PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/clk_out
    SLICE_X48Y30         FDRE                                         r  PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/mem_reg[175][3]/C
                         clock pessimism              0.501    -0.276    
    SLICE_X48Y30         FDRE (Hold_fdre_C_D)         0.070    -0.206    PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/mem_reg[175][3]
  -------------------------------------------------------------------
                         required time                          0.206    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 ocd_i/debug_reply_i/data_out_sr_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ocd_i/debug_reply_i/data_out_sr_reg[47]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_mmcm rise@0.000ns - clk_out_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.186ns (41.018%)  route 0.267ns (58.982%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=11112, routed)       0.562    -0.602    ocd_i/debug_reply_i/clk_out
    SLICE_X53Y89         FDCE                                         r  ocd_i/debug_reply_i/data_out_sr_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y89         FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  ocd_i/debug_reply_i/data_out_sr_reg[39]/Q
                         net (fo=1, routed)           0.267    -0.194    ocd_i/debug_coprocessor_i/data_out_sr_reg[70][39]
    SLICE_X47Y89         LUT3 (Prop_lut3_I2_O)        0.045    -0.149 r  ocd_i/debug_coprocessor_i/data_out_sr[47]_i_1/O
                         net (fo=1, routed)           0.000    -0.149    ocd_i/debug_reply_i/D[47]
    SLICE_X47Y89         FDCE                                         r  ocd_i/debug_reply_i/data_out_sr_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=11112, routed)       0.835    -0.838    ocd_i/debug_reply_i/clk_out
    SLICE_X47Y89         FDCE                                         r  ocd_i/debug_reply_i/data_out_sr_reg[47]/C
                         clock pessimism              0.504    -0.334    
    SLICE_X47Y89         FDCE (Hold_fdce_C_D)         0.092    -0.242    ocd_i/debug_reply_i/data_out_sr_reg[47]
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/z_i_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/z_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_mmcm rise@0.000ns - clk_out_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.289ns (53.624%)  route 0.250ns (46.376%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=11112, routed)       0.576    -0.588    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/clk_out
    SLICE_X11Y50         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/z_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y50         FDCE (Prop_fdce_C_Q)         0.128    -0.460 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/z_i_reg[6]/Q
                         net (fo=1, routed)           0.250    -0.210    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/z_i_reg_n_0_[6]
    SLICE_X11Y48         LUT3 (Prop_lut3_I2_O)        0.098    -0.112 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/z[23]_i_6/O
                         net (fo=1, routed)           0.000    -0.112    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/z[23]_i_6_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.049 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/z_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.049    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/z_i_reg[23]
    SLICE_X11Y48         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/z_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=11112, routed)       0.917    -0.756    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/clk_out
    SLICE_X11Y48         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/z_reg[23]/C
                         clock pessimism              0.504    -0.252    
    SLICE_X11Y48         FDCE (Hold_fdce_C_D)         0.105    -0.147    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/z_reg[23]
  -------------------------------------------------------------------
                         required time                          0.147    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/rx_uart/SBUF_out_reg[4]_rep__6/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/mem_reg[513][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_mmcm rise@0.000ns - clk_out_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.518%)  route 0.293ns (67.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=11112, routed)       0.618    -0.546    PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/rx_uart/clk_out
    SLICE_X52Y26         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/rx_uart/SBUF_out_reg[4]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y26         FDCE (Prop_fdce_C_Q)         0.141    -0.405 r  PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/rx_uart/SBUF_out_reg[4]_rep__6/Q
                         net (fo=64, routed)          0.293    -0.112    PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/mem_reg[574][7]_0[4]
    SLICE_X48Y24         FDRE                                         r  PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/mem_reg[513][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=11112, routed)       0.891    -0.782    PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/clk_out
    SLICE_X48Y24         FDRE                                         r  PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/mem_reg[513][4]/C
                         clock pessimism              0.501    -0.282    
    SLICE_X48Y24         FDRE (Hold_fdre_C_D)         0.070    -0.212    PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/mem_reg[513][4]
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.100    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clk_mmcm
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X1Y26     PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_reg_file_i/single_clk_ram_rs1/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         8.000       5.056      RAMB18_X1Y26     PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_reg_file_i/single_clk_ram_rs1/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X1Y27     PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_reg_file_i/single_clk_ram_rs2/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         8.000       5.056      RAMB18_X1Y27     PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_reg_file_i/single_clk_ram_rs2/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y16     PulseRain_Rattlesnake_MCU_i/mem_controller_i/ram_high_i/gen_for_proc[0].ram_9bit/mem_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y11     PulseRain_Rattlesnake_MCU_i/mem_controller_i/ram_high_i/gen_for_proc[1].ram_9bit/mem_reg_0_8/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y6      PulseRain_Rattlesnake_MCU_i/mem_controller_i/ram_low_i/gen_for_proc[1].ram_9bit/mem_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y17     PulseRain_Rattlesnake_MCU_i/mem_controller_i/ram_high_i/gen_for_proc[0].ram_9bit/mem_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y12     PulseRain_Rattlesnake_MCU_i/mem_controller_i/ram_low_i/gen_for_proc[0].ram_9bit/mem_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y4      PulseRain_Rattlesnake_MCU_i/mem_controller_i/ram_low_i/gen_for_proc[1].ram_9bit/mem_reg_0_5/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X76Y7      PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/mem_reg[647][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X76Y7      PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/mem_reg[647][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X76Y7      PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/mem_reg[647][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X76Y7      PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/mem_reg[647][5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X76Y7      PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/mem_reg[647][7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X74Y8      PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/mem_reg[649][5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y37      PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/mem_reg[64][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y37      PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/mem_reg[64][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X77Y7      PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/mem_reg[653][5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X74Y7      PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/mem_reg[654][2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X48Y82     PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_CSR_i/exception_storage_page_fault_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X11Y48     PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/z_i_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X11Y48     PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/z_i_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X14Y45     PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/z_i_reg[0]__1/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X11Y50     PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/z_i_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X14Y48     PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/z_i_reg[10]__1/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X14Y48     PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/z_i_reg[10]__1/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X11Y52     PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/z_i_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X14Y47     PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/z_i_reg[11]__1/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X14Y47     PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/z_i_reg[11]__1/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_mmcm
  To Clock:  clkfbout_clk_mmcm

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_mmcm
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_mmcm_i/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_mmcm_i/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_mmcm_i/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_mmcm_i/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_mmcm_i/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_mmcm_i/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out_clk_mmcm
  To Clock:  clk_out_clk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        0.622ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.664ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.622ns  (required time - arrival time)
  Source:                 ocd_i/debug_coprocessor_i/cpu_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/rx_uart/SBUF_out_reg[2]_rep__4/CLR
                            (recovery check against rising-edge clock clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out_clk_mmcm rise@8.000ns - clk_out_clk_mmcm rise@0.000ns)
  Data Path Delay:        6.954ns  (logic 0.580ns (8.341%)  route 6.374ns (91.659%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 6.660 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=11112, routed)       1.635    -0.905    ocd_i/debug_coprocessor_i/clk_out
    SLICE_X37Y86         FDCE                                         r  ocd_i/debug_coprocessor_i/cpu_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDCE (Prop_fdce_C_Q)         0.456    -0.449 f  ocd_i/debug_coprocessor_i/cpu_reset_reg/Q
                         net (fo=2, routed)           0.579     0.130    ocd_i/debug_coprocessor_i/cpu_reset
    SLICE_X40Y86         LUT2 (Prop_lut2_I1_O)        0.124     0.254 f  ocd_i/debug_coprocessor_i/fifo_count[9]_i_3/O
                         net (fo=2140, routed)        5.795     6.049    PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/rx_uart/SBUF_out_reg[0]_rep__13_0
    SLICE_X11Y28         FDCE                                         f  PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/rx_uart/SBUF_out_reg[2]_rep__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     8.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.411 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.573    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.249 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.888    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.979 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=11112, routed)       1.681     6.660    PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/rx_uart/clk_out
    SLICE_X11Y28         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/rx_uart/SBUF_out_reg[2]_rep__4/C
                         clock pessimism              0.487     7.148    
                         clock uncertainty           -0.072     7.076    
    SLICE_X11Y28         FDCE (Recov_fdce_C_CLR)     -0.405     6.671    PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/rx_uart/SBUF_out_reg[2]_rep__4
  -------------------------------------------------------------------
                         required time                          6.671    
                         arrival time                          -6.049    
  -------------------------------------------------------------------
                         slack                                  0.622    

Slack (MET) :             0.624ns  (required time - arrival time)
  Source:                 ocd_i/debug_coprocessor_i/cpu_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/write_pointer_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out_clk_mmcm rise@8.000ns - clk_out_clk_mmcm rise@0.000ns)
  Data Path Delay:        6.942ns  (logic 0.580ns (8.355%)  route 6.362ns (91.645%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 6.650 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=11112, routed)       1.635    -0.905    ocd_i/debug_coprocessor_i/clk_out
    SLICE_X37Y86         FDCE                                         r  ocd_i/debug_coprocessor_i/cpu_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDCE (Prop_fdce_C_Q)         0.456    -0.449 f  ocd_i/debug_coprocessor_i/cpu_reset_reg/Q
                         net (fo=2, routed)           0.579     0.130    ocd_i/debug_coprocessor_i/cpu_reset
    SLICE_X40Y86         LUT2 (Prop_lut2_I1_O)        0.124     0.254 f  ocd_i/debug_coprocessor_i/fifo_count[9]_i_3/O
                         net (fo=2140, routed)        5.783     6.037    PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/write_pointer_reg[8]_rep__9_1
    SLICE_X33Y23         FDCE                                         f  PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/write_pointer_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     8.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.411 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.573    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.249 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.888    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.979 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=11112, routed)       1.671     6.650    PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/clk_out
    SLICE_X33Y23         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/write_pointer_reg[5]/C
                         clock pessimism              0.487     7.138    
                         clock uncertainty           -0.072     7.066    
    SLICE_X33Y23         FDCE (Recov_fdce_C_CLR)     -0.405     6.661    PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/write_pointer_reg[5]
  -------------------------------------------------------------------
                         required time                          6.661    
                         arrival time                          -6.037    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.642ns  (required time - arrival time)
  Source:                 ocd_i/debug_coprocessor_i/cpu_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/read_pointer_reg[0]_rep__8/CLR
                            (recovery check against rising-edge clock clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out_clk_mmcm rise@8.000ns - clk_out_clk_mmcm rise@0.000ns)
  Data Path Delay:        6.921ns  (logic 0.580ns (8.380%)  route 6.341ns (91.620%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 6.647 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=11112, routed)       1.635    -0.905    ocd_i/debug_coprocessor_i/clk_out
    SLICE_X37Y86         FDCE                                         r  ocd_i/debug_coprocessor_i/cpu_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDCE (Prop_fdce_C_Q)         0.456    -0.449 f  ocd_i/debug_coprocessor_i/cpu_reset_reg/Q
                         net (fo=2, routed)           0.579     0.130    ocd_i/debug_coprocessor_i/cpu_reset
    SLICE_X40Y86         LUT2 (Prop_lut2_I1_O)        0.124     0.254 f  ocd_i/debug_coprocessor_i/fifo_count[9]_i_3/O
                         net (fo=2140, routed)        5.762     6.016    PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/write_pointer_reg[8]_rep__9_1
    SLICE_X40Y23         FDCE                                         f  PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/read_pointer_reg[0]_rep__8/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     8.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.411 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.573    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.249 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.888    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.979 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=11112, routed)       1.668     6.647    PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/clk_out
    SLICE_X40Y23         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/read_pointer_reg[0]_rep__8/C
                         clock pessimism              0.487     7.135    
                         clock uncertainty           -0.072     7.063    
    SLICE_X40Y23         FDCE (Recov_fdce_C_CLR)     -0.405     6.658    PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/read_pointer_reg[0]_rep__8
  -------------------------------------------------------------------
                         required time                          6.658    
                         arrival time                          -6.016    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.653ns  (required time - arrival time)
  Source:                 ocd_i/debug_coprocessor_i/cpu_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/data_out_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out_clk_mmcm rise@8.000ns - clk_out_clk_mmcm rise@0.000ns)
  Data Path Delay:        6.903ns  (logic 0.580ns (8.402%)  route 6.323ns (91.598%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 6.640 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=11112, routed)       1.635    -0.905    ocd_i/debug_coprocessor_i/clk_out
    SLICE_X37Y86         FDCE                                         r  ocd_i/debug_coprocessor_i/cpu_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDCE (Prop_fdce_C_Q)         0.456    -0.449 f  ocd_i/debug_coprocessor_i/cpu_reset_reg/Q
                         net (fo=2, routed)           0.579     0.130    ocd_i/debug_coprocessor_i/cpu_reset
    SLICE_X40Y86         LUT2 (Prop_lut2_I1_O)        0.124     0.254 f  ocd_i/debug_coprocessor_i/fifo_count[9]_i_3/O
                         net (fo=2140, routed)        5.744     5.998    PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/SBUF_out_reg[0]_rep__13
    SLICE_X52Y32         FDCE                                         f  PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/data_out_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     8.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.411 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.573    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.249 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.888    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.979 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=11112, routed)       1.661     6.640    PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/clk_out
    SLICE_X52Y32         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/data_out_reg[6]/C
                         clock pessimism              0.487     7.128    
                         clock uncertainty           -0.072     7.056    
    SLICE_X52Y32         FDCE (Recov_fdce_C_CLR)     -0.405     6.651    PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                          6.651    
                         arrival time                          -5.998    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.669ns  (required time - arrival time)
  Source:                 ocd_i/debug_coprocessor_i/cpu_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/write_pointer_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out_clk_mmcm rise@8.000ns - clk_out_clk_mmcm rise@0.000ns)
  Data Path Delay:        6.894ns  (logic 0.580ns (8.413%)  route 6.314ns (91.587%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 6.647 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=11112, routed)       1.635    -0.905    ocd_i/debug_coprocessor_i/clk_out
    SLICE_X37Y86         FDCE                                         r  ocd_i/debug_coprocessor_i/cpu_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDCE (Prop_fdce_C_Q)         0.456    -0.449 f  ocd_i/debug_coprocessor_i/cpu_reset_reg/Q
                         net (fo=2, routed)           0.579     0.130    ocd_i/debug_coprocessor_i/cpu_reset
    SLICE_X40Y86         LUT2 (Prop_lut2_I1_O)        0.124     0.254 f  ocd_i/debug_coprocessor_i/fifo_count[9]_i_3/O
                         net (fo=2140, routed)        5.735     5.989    PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/write_pointer_reg[8]_rep__9_1
    SLICE_X37Y25         FDCE                                         f  PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/write_pointer_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     8.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.411 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.573    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.249 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.888    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.979 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=11112, routed)       1.668     6.647    PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/clk_out
    SLICE_X37Y25         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/write_pointer_reg[0]/C
                         clock pessimism              0.487     7.135    
                         clock uncertainty           -0.072     7.063    
    SLICE_X37Y25         FDCE (Recov_fdce_C_CLR)     -0.405     6.658    PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/write_pointer_reg[0]
  -------------------------------------------------------------------
                         required time                          6.658    
                         arrival time                          -5.989    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.669ns  (required time - arrival time)
  Source:                 ocd_i/debug_coprocessor_i/cpu_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/write_pointer_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out_clk_mmcm rise@8.000ns - clk_out_clk_mmcm rise@0.000ns)
  Data Path Delay:        6.894ns  (logic 0.580ns (8.413%)  route 6.314ns (91.587%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 6.647 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=11112, routed)       1.635    -0.905    ocd_i/debug_coprocessor_i/clk_out
    SLICE_X37Y86         FDCE                                         r  ocd_i/debug_coprocessor_i/cpu_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDCE (Prop_fdce_C_Q)         0.456    -0.449 f  ocd_i/debug_coprocessor_i/cpu_reset_reg/Q
                         net (fo=2, routed)           0.579     0.130    ocd_i/debug_coprocessor_i/cpu_reset
    SLICE_X40Y86         LUT2 (Prop_lut2_I1_O)        0.124     0.254 f  ocd_i/debug_coprocessor_i/fifo_count[9]_i_3/O
                         net (fo=2140, routed)        5.735     5.989    PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/write_pointer_reg[8]_rep__9_1
    SLICE_X37Y25         FDCE                                         f  PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/write_pointer_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     8.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.411 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.573    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.249 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.888    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.979 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=11112, routed)       1.668     6.647    PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/clk_out
    SLICE_X37Y25         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/write_pointer_reg[1]/C
                         clock pessimism              0.487     7.135    
                         clock uncertainty           -0.072     7.063    
    SLICE_X37Y25         FDCE (Recov_fdce_C_CLR)     -0.405     6.658    PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/write_pointer_reg[1]
  -------------------------------------------------------------------
                         required time                          6.658    
                         arrival time                          -5.989    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.669ns  (required time - arrival time)
  Source:                 ocd_i/debug_coprocessor_i/cpu_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/write_pointer_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out_clk_mmcm rise@8.000ns - clk_out_clk_mmcm rise@0.000ns)
  Data Path Delay:        6.894ns  (logic 0.580ns (8.413%)  route 6.314ns (91.587%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 6.647 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=11112, routed)       1.635    -0.905    ocd_i/debug_coprocessor_i/clk_out
    SLICE_X37Y86         FDCE                                         r  ocd_i/debug_coprocessor_i/cpu_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDCE (Prop_fdce_C_Q)         0.456    -0.449 f  ocd_i/debug_coprocessor_i/cpu_reset_reg/Q
                         net (fo=2, routed)           0.579     0.130    ocd_i/debug_coprocessor_i/cpu_reset
    SLICE_X40Y86         LUT2 (Prop_lut2_I1_O)        0.124     0.254 f  ocd_i/debug_coprocessor_i/fifo_count[9]_i_3/O
                         net (fo=2140, routed)        5.735     5.989    PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/write_pointer_reg[8]_rep__9_1
    SLICE_X37Y25         FDCE                                         f  PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/write_pointer_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     8.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.411 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.573    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.249 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.888    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.979 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=11112, routed)       1.668     6.647    PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/clk_out
    SLICE_X37Y25         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/write_pointer_reg[3]/C
                         clock pessimism              0.487     7.135    
                         clock uncertainty           -0.072     7.063    
    SLICE_X37Y25         FDCE (Recov_fdce_C_CLR)     -0.405     6.658    PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/write_pointer_reg[3]
  -------------------------------------------------------------------
                         required time                          6.658    
                         arrival time                          -5.989    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.669ns  (required time - arrival time)
  Source:                 ocd_i/debug_coprocessor_i/cpu_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/write_pointer_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out_clk_mmcm rise@8.000ns - clk_out_clk_mmcm rise@0.000ns)
  Data Path Delay:        6.894ns  (logic 0.580ns (8.413%)  route 6.314ns (91.587%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 6.647 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=11112, routed)       1.635    -0.905    ocd_i/debug_coprocessor_i/clk_out
    SLICE_X37Y86         FDCE                                         r  ocd_i/debug_coprocessor_i/cpu_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDCE (Prop_fdce_C_Q)         0.456    -0.449 f  ocd_i/debug_coprocessor_i/cpu_reset_reg/Q
                         net (fo=2, routed)           0.579     0.130    ocd_i/debug_coprocessor_i/cpu_reset
    SLICE_X40Y86         LUT2 (Prop_lut2_I1_O)        0.124     0.254 f  ocd_i/debug_coprocessor_i/fifo_count[9]_i_3/O
                         net (fo=2140, routed)        5.735     5.989    PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/write_pointer_reg[8]_rep__9_1
    SLICE_X37Y25         FDCE                                         f  PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/write_pointer_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     8.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.411 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.573    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.249 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.888    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.979 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=11112, routed)       1.668     6.647    PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/clk_out
    SLICE_X37Y25         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/write_pointer_reg[4]/C
                         clock pessimism              0.487     7.135    
                         clock uncertainty           -0.072     7.063    
    SLICE_X37Y25         FDCE (Recov_fdce_C_CLR)     -0.405     6.658    PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/write_pointer_reg[4]
  -------------------------------------------------------------------
                         required time                          6.658    
                         arrival time                          -5.989    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.671ns  (required time - arrival time)
  Source:                 ocd_i/debug_coprocessor_i/cpu_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/read_pointer_reg[0]_rep__4/CLR
                            (recovery check against rising-edge clock clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out_clk_mmcm rise@8.000ns - clk_out_clk_mmcm rise@0.000ns)
  Data Path Delay:        6.888ns  (logic 0.580ns (8.420%)  route 6.308ns (91.580%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 6.644 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=11112, routed)       1.635    -0.905    ocd_i/debug_coprocessor_i/clk_out
    SLICE_X37Y86         FDCE                                         r  ocd_i/debug_coprocessor_i/cpu_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDCE (Prop_fdce_C_Q)         0.456    -0.449 f  ocd_i/debug_coprocessor_i/cpu_reset_reg/Q
                         net (fo=2, routed)           0.579     0.130    ocd_i/debug_coprocessor_i/cpu_reset
    SLICE_X40Y86         LUT2 (Prop_lut2_I1_O)        0.124     0.254 f  ocd_i/debug_coprocessor_i/fifo_count[9]_i_3/O
                         net (fo=2140, routed)        5.729     5.984    PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/write_pointer_reg[8]_rep__9_1
    SLICE_X51Y30         FDCE                                         f  PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/read_pointer_reg[0]_rep__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     8.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.411 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.573    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.249 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.888    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.979 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=11112, routed)       1.665     6.644    PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/clk_out
    SLICE_X51Y30         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/read_pointer_reg[0]_rep__4/C
                         clock pessimism              0.487     7.132    
                         clock uncertainty           -0.072     7.060    
    SLICE_X51Y30         FDCE (Recov_fdce_C_CLR)     -0.405     6.655    PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/read_pointer_reg[0]_rep__4
  -------------------------------------------------------------------
                         required time                          6.655    
                         arrival time                          -5.984    
  -------------------------------------------------------------------
                         slack                                  0.671    

Slack (MET) :             0.671ns  (required time - arrival time)
  Source:                 ocd_i/debug_coprocessor_i/cpu_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/read_pointer_reg[2]_rep__1/CLR
                            (recovery check against rising-edge clock clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out_clk_mmcm rise@8.000ns - clk_out_clk_mmcm rise@0.000ns)
  Data Path Delay:        6.888ns  (logic 0.580ns (8.420%)  route 6.308ns (91.580%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 6.644 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=11112, routed)       1.635    -0.905    ocd_i/debug_coprocessor_i/clk_out
    SLICE_X37Y86         FDCE                                         r  ocd_i/debug_coprocessor_i/cpu_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDCE (Prop_fdce_C_Q)         0.456    -0.449 f  ocd_i/debug_coprocessor_i/cpu_reset_reg/Q
                         net (fo=2, routed)           0.579     0.130    ocd_i/debug_coprocessor_i/cpu_reset
    SLICE_X40Y86         LUT2 (Prop_lut2_I1_O)        0.124     0.254 f  ocd_i/debug_coprocessor_i/fifo_count[9]_i_3/O
                         net (fo=2140, routed)        5.729     5.984    PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/write_pointer_reg[8]_rep__9_1
    SLICE_X51Y30         FDCE                                         f  PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/read_pointer_reg[2]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     8.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.411 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.573    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.249 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.888    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.979 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=11112, routed)       1.665     6.644    PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/clk_out
    SLICE_X51Y30         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/read_pointer_reg[2]_rep__1/C
                         clock pessimism              0.487     7.132    
                         clock uncertainty           -0.072     7.060    
    SLICE_X51Y30         FDCE (Recov_fdce_C_CLR)     -0.405     6.655    PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/UART_RX_i/fifo/read_pointer_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                          6.655    
                         arrival time                          -5.984    
  -------------------------------------------------------------------
                         slack                                  0.671    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 ocd_i/debug_coprocessor_i/cpu_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_CSR_i/mcycle_i_reg[60]/CLR
                            (removal check against rising-edge clock clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_mmcm rise@0.000ns - clk_out_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.186ns (29.377%)  route 0.447ns (70.623%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=11112, routed)       0.566    -0.598    ocd_i/debug_coprocessor_i/clk_out
    SLICE_X37Y86         FDCE                                         r  ocd_i/debug_coprocessor_i/cpu_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  ocd_i/debug_coprocessor_i/cpu_reset_reg/Q
                         net (fo=2, routed)           0.227    -0.230    ocd_i/debug_coprocessor_i/cpu_reset
    SLICE_X40Y86         LUT2 (Prop_lut2_I1_O)        0.045    -0.185 f  ocd_i/debug_coprocessor_i/fifo_count[9]_i_3/O
                         net (fo=2140, routed)        0.220     0.035    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_CSR_i/mie_meie_reg_0
    SLICE_X38Y87         FDCE                                         f  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_CSR_i/mcycle_i_reg[60]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=11112, routed)       0.836    -0.837    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_CSR_i/clk_out
    SLICE_X38Y87         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_CSR_i/mcycle_i_reg[60]/C
                         clock pessimism              0.275    -0.562    
    SLICE_X38Y87         FDCE (Remov_fdce_C_CLR)     -0.067    -0.629    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_CSR_i/mcycle_i_reg[60]
  -------------------------------------------------------------------
                         required time                          0.629    
                         arrival time                           0.035    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 ocd_i/debug_coprocessor_i/cpu_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_CSR_i/mcycle_i_reg[61]/CLR
                            (removal check against rising-edge clock clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_mmcm rise@0.000ns - clk_out_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.186ns (29.377%)  route 0.447ns (70.623%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=11112, routed)       0.566    -0.598    ocd_i/debug_coprocessor_i/clk_out
    SLICE_X37Y86         FDCE                                         r  ocd_i/debug_coprocessor_i/cpu_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  ocd_i/debug_coprocessor_i/cpu_reset_reg/Q
                         net (fo=2, routed)           0.227    -0.230    ocd_i/debug_coprocessor_i/cpu_reset
    SLICE_X40Y86         LUT2 (Prop_lut2_I1_O)        0.045    -0.185 f  ocd_i/debug_coprocessor_i/fifo_count[9]_i_3/O
                         net (fo=2140, routed)        0.220     0.035    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_CSR_i/mie_meie_reg_0
    SLICE_X38Y87         FDCE                                         f  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_CSR_i/mcycle_i_reg[61]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=11112, routed)       0.836    -0.837    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_CSR_i/clk_out
    SLICE_X38Y87         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_CSR_i/mcycle_i_reg[61]/C
                         clock pessimism              0.275    -0.562    
    SLICE_X38Y87         FDCE (Remov_fdce_C_CLR)     -0.067    -0.629    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_CSR_i/mcycle_i_reg[61]
  -------------------------------------------------------------------
                         required time                          0.629    
                         arrival time                           0.035    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 ocd_i/debug_coprocessor_i/cpu_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_CSR_i/mcycle_i_reg[62]/CLR
                            (removal check against rising-edge clock clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_mmcm rise@0.000ns - clk_out_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.186ns (29.377%)  route 0.447ns (70.623%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=11112, routed)       0.566    -0.598    ocd_i/debug_coprocessor_i/clk_out
    SLICE_X37Y86         FDCE                                         r  ocd_i/debug_coprocessor_i/cpu_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  ocd_i/debug_coprocessor_i/cpu_reset_reg/Q
                         net (fo=2, routed)           0.227    -0.230    ocd_i/debug_coprocessor_i/cpu_reset
    SLICE_X40Y86         LUT2 (Prop_lut2_I1_O)        0.045    -0.185 f  ocd_i/debug_coprocessor_i/fifo_count[9]_i_3/O
                         net (fo=2140, routed)        0.220     0.035    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_CSR_i/mie_meie_reg_0
    SLICE_X38Y87         FDCE                                         f  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_CSR_i/mcycle_i_reg[62]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=11112, routed)       0.836    -0.837    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_CSR_i/clk_out
    SLICE_X38Y87         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_CSR_i/mcycle_i_reg[62]/C
                         clock pessimism              0.275    -0.562    
    SLICE_X38Y87         FDCE (Remov_fdce_C_CLR)     -0.067    -0.629    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_CSR_i/mcycle_i_reg[62]
  -------------------------------------------------------------------
                         required time                          0.629    
                         arrival time                           0.035    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 ocd_i/debug_coprocessor_i/cpu_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_CSR_i/mcycle_i_reg[63]/CLR
                            (removal check against rising-edge clock clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_mmcm rise@0.000ns - clk_out_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.186ns (29.377%)  route 0.447ns (70.623%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=11112, routed)       0.566    -0.598    ocd_i/debug_coprocessor_i/clk_out
    SLICE_X37Y86         FDCE                                         r  ocd_i/debug_coprocessor_i/cpu_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  ocd_i/debug_coprocessor_i/cpu_reset_reg/Q
                         net (fo=2, routed)           0.227    -0.230    ocd_i/debug_coprocessor_i/cpu_reset
    SLICE_X40Y86         LUT2 (Prop_lut2_I1_O)        0.045    -0.185 f  ocd_i/debug_coprocessor_i/fifo_count[9]_i_3/O
                         net (fo=2140, routed)        0.220     0.035    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_CSR_i/mie_meie_reg_0
    SLICE_X38Y87         FDCE                                         f  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_CSR_i/mcycle_i_reg[63]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=11112, routed)       0.836    -0.837    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_CSR_i/clk_out
    SLICE_X38Y87         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_CSR_i/mcycle_i_reg[63]/C
                         clock pessimism              0.275    -0.562    
    SLICE_X38Y87         FDCE (Remov_fdce_C_CLR)     -0.067    -0.629    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_CSR_i/mcycle_i_reg[63]
  -------------------------------------------------------------------
                         required time                          0.629    
                         arrival time                           0.035    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 ocd_i/debug_coprocessor_i/cpu_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_mm_reg_i/Rattlesnake_machine_timer_i/reg_read_data_reg[23]/CLR
                            (removal check against rising-edge clock clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_mmcm rise@0.000ns - clk_out_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.186ns (21.706%)  route 0.671ns (78.294%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=11112, routed)       0.566    -0.598    ocd_i/debug_coprocessor_i/clk_out
    SLICE_X37Y86         FDCE                                         r  ocd_i/debug_coprocessor_i/cpu_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  ocd_i/debug_coprocessor_i/cpu_reset_reg/Q
                         net (fo=2, routed)           0.227    -0.230    ocd_i/debug_coprocessor_i/cpu_reset
    SLICE_X40Y86         LUT2 (Prop_lut2_I1_O)        0.045    -0.185 f  ocd_i/debug_coprocessor_i/fifo_count[9]_i_3/O
                         net (fo=2140, routed)        0.444     0.259    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_mm_reg_i/Rattlesnake_machine_timer_i/mtime_high_reg[0]_0
    SLICE_X54Y82         FDCE                                         f  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_mm_reg_i/Rattlesnake_machine_timer_i/reg_read_data_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=11112, routed)       0.826    -0.847    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_mm_reg_i/Rattlesnake_machine_timer_i/clk_out
    SLICE_X54Y82         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_mm_reg_i/Rattlesnake_machine_timer_i/reg_read_data_reg[23]/C
                         clock pessimism              0.504    -0.343    
    SLICE_X54Y82         FDCE (Remov_fdce_C_CLR)     -0.067    -0.410    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_mm_reg_i/Rattlesnake_machine_timer_i/reg_read_data_reg[23]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                           0.259    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 ocd_i/debug_coprocessor_i/cpu_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_mm_reg_i/Rattlesnake_machine_timer_i/reg_read_data_reg[25]/CLR
                            (removal check against rising-edge clock clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_mmcm rise@0.000ns - clk_out_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.186ns (21.706%)  route 0.671ns (78.294%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=11112, routed)       0.566    -0.598    ocd_i/debug_coprocessor_i/clk_out
    SLICE_X37Y86         FDCE                                         r  ocd_i/debug_coprocessor_i/cpu_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  ocd_i/debug_coprocessor_i/cpu_reset_reg/Q
                         net (fo=2, routed)           0.227    -0.230    ocd_i/debug_coprocessor_i/cpu_reset
    SLICE_X40Y86         LUT2 (Prop_lut2_I1_O)        0.045    -0.185 f  ocd_i/debug_coprocessor_i/fifo_count[9]_i_3/O
                         net (fo=2140, routed)        0.444     0.259    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_mm_reg_i/Rattlesnake_machine_timer_i/mtime_high_reg[0]_0
    SLICE_X54Y82         FDCE                                         f  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_mm_reg_i/Rattlesnake_machine_timer_i/reg_read_data_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=11112, routed)       0.826    -0.847    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_mm_reg_i/Rattlesnake_machine_timer_i/clk_out
    SLICE_X54Y82         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_mm_reg_i/Rattlesnake_machine_timer_i/reg_read_data_reg[25]/C
                         clock pessimism              0.504    -0.343    
    SLICE_X54Y82         FDCE (Remov_fdce_C_CLR)     -0.067    -0.410    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_mm_reg_i/Rattlesnake_machine_timer_i/reg_read_data_reg[25]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                           0.259    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 ocd_i/debug_coprocessor_i/cpu_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_mm_reg_i/Rattlesnake_machine_timer_i/reg_read_data_reg[26]/CLR
                            (removal check against rising-edge clock clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_mmcm rise@0.000ns - clk_out_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.186ns (21.706%)  route 0.671ns (78.294%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=11112, routed)       0.566    -0.598    ocd_i/debug_coprocessor_i/clk_out
    SLICE_X37Y86         FDCE                                         r  ocd_i/debug_coprocessor_i/cpu_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  ocd_i/debug_coprocessor_i/cpu_reset_reg/Q
                         net (fo=2, routed)           0.227    -0.230    ocd_i/debug_coprocessor_i/cpu_reset
    SLICE_X40Y86         LUT2 (Prop_lut2_I1_O)        0.045    -0.185 f  ocd_i/debug_coprocessor_i/fifo_count[9]_i_3/O
                         net (fo=2140, routed)        0.444     0.259    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_mm_reg_i/Rattlesnake_machine_timer_i/mtime_high_reg[0]_0
    SLICE_X54Y82         FDCE                                         f  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_mm_reg_i/Rattlesnake_machine_timer_i/reg_read_data_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=11112, routed)       0.826    -0.847    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_mm_reg_i/Rattlesnake_machine_timer_i/clk_out
    SLICE_X54Y82         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_mm_reg_i/Rattlesnake_machine_timer_i/reg_read_data_reg[26]/C
                         clock pessimism              0.504    -0.343    
    SLICE_X54Y82         FDCE (Remov_fdce_C_CLR)     -0.067    -0.410    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_mm_reg_i/Rattlesnake_machine_timer_i/reg_read_data_reg[26]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                           0.259    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.675ns  (arrival time - required time)
  Source:                 ocd_i/debug_coprocessor_i/cpu_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_CSR_i/mcycle_i_reg[56]/CLR
                            (removal check against rising-edge clock clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_mmcm rise@0.000ns - clk_out_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.186ns (28.946%)  route 0.457ns (71.054%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=11112, routed)       0.566    -0.598    ocd_i/debug_coprocessor_i/clk_out
    SLICE_X37Y86         FDCE                                         r  ocd_i/debug_coprocessor_i/cpu_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  ocd_i/debug_coprocessor_i/cpu_reset_reg/Q
                         net (fo=2, routed)           0.227    -0.230    ocd_i/debug_coprocessor_i/cpu_reset
    SLICE_X40Y86         LUT2 (Prop_lut2_I1_O)        0.045    -0.185 f  ocd_i/debug_coprocessor_i/fifo_count[9]_i_3/O
                         net (fo=2140, routed)        0.230     0.044    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_CSR_i/mie_meie_reg_0
    SLICE_X38Y86         FDCE                                         f  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_CSR_i/mcycle_i_reg[56]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=11112, routed)       0.835    -0.838    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_CSR_i/clk_out
    SLICE_X38Y86         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_CSR_i/mcycle_i_reg[56]/C
                         clock pessimism              0.275    -0.563    
    SLICE_X38Y86         FDCE (Remov_fdce_C_CLR)     -0.067    -0.630    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_CSR_i/mcycle_i_reg[56]
  -------------------------------------------------------------------
                         required time                          0.630    
                         arrival time                           0.044    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             0.675ns  (arrival time - required time)
  Source:                 ocd_i/debug_coprocessor_i/cpu_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_CSR_i/mcycle_i_reg[57]/CLR
                            (removal check against rising-edge clock clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_mmcm rise@0.000ns - clk_out_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.186ns (28.946%)  route 0.457ns (71.054%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=11112, routed)       0.566    -0.598    ocd_i/debug_coprocessor_i/clk_out
    SLICE_X37Y86         FDCE                                         r  ocd_i/debug_coprocessor_i/cpu_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  ocd_i/debug_coprocessor_i/cpu_reset_reg/Q
                         net (fo=2, routed)           0.227    -0.230    ocd_i/debug_coprocessor_i/cpu_reset
    SLICE_X40Y86         LUT2 (Prop_lut2_I1_O)        0.045    -0.185 f  ocd_i/debug_coprocessor_i/fifo_count[9]_i_3/O
                         net (fo=2140, routed)        0.230     0.044    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_CSR_i/mie_meie_reg_0
    SLICE_X38Y86         FDCE                                         f  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_CSR_i/mcycle_i_reg[57]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=11112, routed)       0.835    -0.838    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_CSR_i/clk_out
    SLICE_X38Y86         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_CSR_i/mcycle_i_reg[57]/C
                         clock pessimism              0.275    -0.563    
    SLICE_X38Y86         FDCE (Remov_fdce_C_CLR)     -0.067    -0.630    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_CSR_i/mcycle_i_reg[57]
  -------------------------------------------------------------------
                         required time                          0.630    
                         arrival time                           0.044    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             0.675ns  (arrival time - required time)
  Source:                 ocd_i/debug_coprocessor_i/cpu_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_CSR_i/mcycle_i_reg[58]/CLR
                            (removal check against rising-edge clock clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_mmcm rise@0.000ns - clk_out_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.186ns (28.946%)  route 0.457ns (71.054%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=11112, routed)       0.566    -0.598    ocd_i/debug_coprocessor_i/clk_out
    SLICE_X37Y86         FDCE                                         r  ocd_i/debug_coprocessor_i/cpu_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  ocd_i/debug_coprocessor_i/cpu_reset_reg/Q
                         net (fo=2, routed)           0.227    -0.230    ocd_i/debug_coprocessor_i/cpu_reset
    SLICE_X40Y86         LUT2 (Prop_lut2_I1_O)        0.045    -0.185 f  ocd_i/debug_coprocessor_i/fifo_count[9]_i_3/O
                         net (fo=2140, routed)        0.230     0.044    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_CSR_i/mie_meie_reg_0
    SLICE_X38Y86         FDCE                                         f  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_CSR_i/mcycle_i_reg[58]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=11112, routed)       0.835    -0.838    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_CSR_i/clk_out
    SLICE_X38Y86         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_CSR_i/mcycle_i_reg[58]/C
                         clock pessimism              0.275    -0.563    
    SLICE_X38Y86         FDCE (Remov_fdce_C_CLR)     -0.067    -0.630    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_CSR_i/mcycle_i_reg[58]
  -------------------------------------------------------------------
                         required time                          0.630    
                         arrival time                           0.044    
  -------------------------------------------------------------------
                         slack                                  0.675    





