{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1543208138782 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543208138782 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 25 23:55:38 2018 " "Processing started: Sun Nov 25 23:55:38 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543208138782 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1543208138782 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proyecto -c proyecto " "Command: quartus_map --read_settings_files=on --write_settings_files=off proyecto -c proyecto" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1543208138782 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1543208139523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main-main_arch " "Found design unit 1: main-main_arch" {  } { { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543208140570 ""} { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543208140570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543208140570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RF-RF_arch " "Found design unit 1: RF-RF_arch" {  } { { "RF.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/RF.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543208140580 ""} { "Info" "ISGN_ENTITY_NAME" "1 RF " "Found entity 1: RF" {  } { { "RF.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/RF.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543208140580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543208140580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "boxa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file boxa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 boxA-boxA_arch " "Found design unit 1: boxA-boxA_arch" {  } { { "boxA.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/boxA.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543208140590 ""} { "Info" "ISGN_ENTITY_NAME" "1 boxA " "Found entity 1: boxA" {  } { { "boxA.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/boxA.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543208140590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543208140590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "boxb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file boxb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 boxB-boxB_arch " "Found design unit 1: boxB-boxB_arch" {  } { { "boxB.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/boxB.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543208140604 ""} { "Info" "ISGN_ENTITY_NAME" "1 boxB " "Found entity 1: boxB" {  } { { "boxB.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/boxB.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543208140604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543208140604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-alu_arc " "Found design unit 1: ALU-alu_arc" {  } { { "ALU.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/ALU.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543208140610 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/ALU.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543208140610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543208140610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxalusrcb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxalusrcb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxAluSrcB-muxAluSrcB_arch " "Found design unit 1: muxAluSrcB-muxAluSrcB_arch" {  } { { "muxAluSrcB.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/muxAluSrcB.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543208140610 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxAluSrcB " "Found entity 1: muxAluSrcB" {  } { { "muxAluSrcB.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/muxAluSrcB.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543208140610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543208140610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aluout.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aluout.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AluOut-AluOut_arch " "Found design unit 1: AluOut-AluOut_arch" {  } { { "AluOut.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/AluOut.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543208140621 ""} { "Info" "ISGN_ENTITY_NAME" "1 AluOut " "Found entity 1: AluOut" {  } { { "AluOut.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/AluOut.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543208140621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543208140621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxmemtoreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxmemtoreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxMemToReg-muxMemToReg_arch " "Found design unit 1: muxMemToReg-muxMemToReg_arch" {  } { { "muxMemToReg.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/muxMemToReg.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543208140631 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxMemToReg " "Found entity 1: muxMemToReg" {  } { { "muxMemToReg.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/muxMemToReg.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543208140631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543208140631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ir-ir_arc " "Found design unit 1: ir-ir_arc" {  } { { "ir.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/ir.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543208140641 ""} { "Info" "ISGN_ENTITY_NAME" "1 ir " "Found entity 1: ir" {  } { { "ir.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/ir.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543208140641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543208140641 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ram.vhd(33) " "Unrecognized synthesis attribute \"ram_style\" at ram.vhd(33)" {  } { { "ram.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/ram.vhd" 33 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543208140651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-ram_arc " "Found design unit 1: ram-ram_arc" {  } { { "ram.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/ram.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543208140651 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/ram.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543208140651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543208140651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file programcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 programCounter-programCounter_arch " "Found design unit 1: programCounter-programCounter_arch" {  } { { "programCounter.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/programCounter.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543208140661 ""} { "Info" "ISGN_ENTITY_NAME" "1 programCounter " "Found entity 1: programCounter" {  } { { "programCounter.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/programCounter.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543208140661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543208140661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-rom_arc " "Found design unit 1: rom-rom_arc" {  } { { "rom.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/rom.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543208140661 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/rom.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543208140661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543208140661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumadorpc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumadorpc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumadorPC-arc_sumadorPC " "Found design unit 1: sumadorPC-arc_sumadorPC" {  } { { "sumadorPC.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/sumadorPC.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543208140672 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumadorPC " "Found entity 1: sumadorPC" {  } { { "sumadorPC.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/sumadorPC.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543208140672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543208140672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxpcsource.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxpcsource.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxPCSource-muxPCSource_arch " "Found design unit 1: muxPCSource-muxPCSource_arch" {  } { { "muxPCSource.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/muxPCSource.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543208140682 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxPCSource " "Found entity 1: muxPCSource" {  } { { "muxPCSource.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/muxPCSource.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543208140682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543208140682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gateorpcwrite.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gateorpcwrite.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GateOrPCWrite-GateOrPCWrite_arch " "Found design unit 1: GateOrPCWrite-GateOrPCWrite_arch" {  } { { "GateOrPCWrite.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/GateOrPCWrite.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543208140692 ""} { "Info" "ISGN_ENTITY_NAME" "1 GateOrPCWrite " "Found entity 1: GateOrPCWrite" {  } { { "GateOrPCWrite.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/GateOrPCWrite.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543208140692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543208140692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gateor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gateor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GateOr-GateOr_arch " "Found design unit 1: GateOr-GateOr_arch" {  } { { "GateOr.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/GateOr.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543208140692 ""} { "Info" "ISGN_ENTITY_NAME" "1 GateOr " "Found entity 1: GateOr" {  } { { "GateOr.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/GateOr.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543208140692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543208140692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gateandst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gateandst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GateAndSt-GateAndSt_arch " "Found design unit 1: GateAndSt-GateAndSt_arch" {  } { { "GateAndSt.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/GateAndSt.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543208140704 ""} { "Info" "ISGN_ENTITY_NAME" "1 GateAndSt " "Found entity 1: GateAndSt" {  } { { "GateAndSt.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/GateAndSt.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543208140704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543208140704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gateandeq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gateandeq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GateAndEq-GateAndEq_arch " "Found design unit 1: GateAndEq-GateAndEq_arch" {  } { { "GateAndEq.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/GateAndEq.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543208140713 ""} { "Info" "ISGN_ENTITY_NAME" "1 GateAndEq " "Found entity 1: GateAndEq" {  } { { "GateAndEq.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/GateAndEq.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543208140713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543208140713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxmemsource.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxmemsource.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxMemSource-muxMemSource_arch " "Found design unit 1: muxMemSource-muxMemSource_arch" {  } { { "muxMemSource.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/muxMemSource.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543208140723 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxMemSource " "Found entity 1: muxMemSource" {  } { { "muxMemSource.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/muxMemSource.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543208140723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543208140723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inunity.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inunity.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inUnity-inUnity_arc " "Found design unit 1: inUnity-inUnity_arc" {  } { { "inUnity.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/inUnity.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543208140735 ""} { "Info" "ISGN_ENTITY_NAME" "1 inUnity " "Found entity 1: inUnity" {  } { { "inUnity.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/inUnity.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543208140735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543208140735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outunity.vhd 2 1 " "Found 2 design units, including 1 entities, in source file outunity.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 outUnity-outUnity_arc " "Found design unit 1: outUnity-outUnity_arc" {  } { { "outUnity.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/outUnity.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543208140745 ""} { "Info" "ISGN_ENTITY_NAME" "1 outUnity " "Found entity 1: outUnity" {  } { { "outUnity.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/outUnity.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543208140745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543208140745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadcontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidadcontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidadControl-UnidadControl_arch " "Found design unit 1: UnidadControl-UnidadControl_arch" {  } { { "UnidadControl.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/UnidadControl.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543208140753 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadControl " "Found entity 1: UnidadControl" {  } { { "UnidadControl.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/UnidadControl.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543208140753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543208140753 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1543208140926 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "seg0 main.vhd(50) " "VHDL Signal Declaration warning at main.vhd(50): used explicit default value for signal \"seg0\" because signal was never assigned a value" {  } { { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 50 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1543208140936 "|main"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reset main.vhd(318) " "VHDL Signal Declaration warning at main.vhd(318): used explicit default value for signal \"reset\" because signal was never assigned a value" {  } { { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 318 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1543208140936 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadControl UnidadControl:MapUnidadControl " "Elaborating entity \"UnidadControl\" for hierarchy \"UnidadControl:MapUnidadControl\"" {  } { { "main.vhd" "MapUnidadControl" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543208140946 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EstadoAc UnidadControl.vhd(44) " "VHDL Process Statement warning at UnidadControl.vhd(44): signal \"EstadoAc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadControl.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/UnidadControl.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543208140966 "|main|UnidadControl:MapUnidadControl"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "EstadoSig UnidadControl.vhd(56) " "VHDL Process Statement warning at UnidadControl.vhd(56): inferring latch(es) for signal or variable \"EstadoSig\", which holds its previous value in one or more paths through the process" {  } { { "UnidadControl.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/UnidadControl.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1543208140966 "|main|UnidadControl:MapUnidadControl"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "enAlu UnidadControl.vhd(56) " "VHDL Process Statement warning at UnidadControl.vhd(56): inferring latch(es) for signal or variable \"enAlu\", which holds its previous value in one or more paths through the process" {  } { { "UnidadControl.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/UnidadControl.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1543208140966 "|main|UnidadControl:MapUnidadControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enAlu UnidadControl.vhd(56) " "Inferred latch for \"enAlu\" at UnidadControl.vhd(56)" {  } { { "UnidadControl.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/UnidadControl.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543208140966 "|main|UnidadControl:MapUnidadControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EstadoSig\[0\] UnidadControl.vhd(56) " "Inferred latch for \"EstadoSig\[0\]\" at UnidadControl.vhd(56)" {  } { { "UnidadControl.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/UnidadControl.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543208140966 "|main|UnidadControl:MapUnidadControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EstadoSig\[1\] UnidadControl.vhd(56) " "Inferred latch for \"EstadoSig\[1\]\" at UnidadControl.vhd(56)" {  } { { "UnidadControl.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/UnidadControl.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543208140966 "|main|UnidadControl:MapUnidadControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EstadoSig\[2\] UnidadControl.vhd(56) " "Inferred latch for \"EstadoSig\[2\]\" at UnidadControl.vhd(56)" {  } { { "UnidadControl.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/UnidadControl.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543208140966 "|main|UnidadControl:MapUnidadControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EstadoSig\[3\] UnidadControl.vhd(56) " "Inferred latch for \"EstadoSig\[3\]\" at UnidadControl.vhd(56)" {  } { { "UnidadControl.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/UnidadControl.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543208140966 "|main|UnidadControl:MapUnidadControl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GateOrPCWrite GateOrPCWrite:MapOrPc " "Elaborating entity \"GateOrPCWrite\" for hierarchy \"GateOrPCWrite:MapOrPc\"" {  } { { "main.vhd" "MapOrPc" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543208140966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GateAndEq GateAndEq:MapAndJeq " "Elaborating entity \"GateAndEq\" for hierarchy \"GateAndEq:MapAndJeq\"" {  } { { "main.vhd" "MapAndJeq" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543208140986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GateAndSt GateAndSt:MapAndJst " "Elaborating entity \"GateAndSt\" for hierarchy \"GateAndSt:MapAndJst\"" {  } { { "main.vhd" "MapAndJst" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543208140997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GateOr GateOr:MapOr " "Elaborating entity \"GateOr\" for hierarchy \"GateOr:MapOr\"" {  } { { "main.vhd" "MapOr" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543208141016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxPCSource muxPCSource:MapMuxpcsource " "Elaborating entity \"muxPCSource\" for hierarchy \"muxPCSource:MapMuxpcsource\"" {  } { { "main.vhd" "MapMuxpcsource" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543208141048 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pc_a muxPCSource.vhd(34) " "VHDL Process Statement warning at muxPCSource.vhd(34): signal \"pc_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "muxPCSource.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/muxPCSource.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543208141058 "|main|muxPCSource:MapMuxpcsource"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address muxPCSource.vhd(36) " "VHDL Process Statement warning at muxPCSource.vhd(36): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "muxPCSource.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/muxPCSource.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543208141058 "|main|muxPCSource:MapMuxpcsource"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumadorPC sumadorPC:MapSumador " "Elaborating entity \"sumadorPC\" for hierarchy \"sumadorPC:MapSumador\"" {  } { { "main.vhd" "MapSumador" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543208141058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "programCounter programCounter:MapPc " "Elaborating entity \"programCounter\" for hierarchy \"programCounter:MapPc\"" {  } { { "main.vhd" "MapPc" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543208141088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:MapRom " "Elaborating entity \"rom\" for hierarchy \"rom:MapRom\"" {  } { { "main.vhd" "MapRom" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543208141098 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_address rom.vhd(322) " "VHDL Process Statement warning at rom.vhd(322): signal \"reg_address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rom.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/rom.vhd" 322 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543208141118 "|main|rom:MapRom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RF RF:MapRF " "Elaborating entity \"RF\" for hierarchy \"RF:MapRF\"" {  } { { "main.vhd" "MapRF" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543208141200 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RsD RF.vhd(150) " "VHDL Process Statement warning at RF.vhd(150): signal \"RsD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/RF.vhd" 150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543208141219 "|main|RF:MapRF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_0 RF.vhd(152) " "VHDL Process Statement warning at RF.vhd(152): signal \"REGISTER_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/RF.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543208141219 "|main|RF:MapRF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_1 RF.vhd(154) " "VHDL Process Statement warning at RF.vhd(154): signal \"REGISTER_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/RF.vhd" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543208141219 "|main|RF:MapRF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_2 RF.vhd(156) " "VHDL Process Statement warning at RF.vhd(156): signal \"REGISTER_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/RF.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543208141219 "|main|RF:MapRF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_3 RF.vhd(158) " "VHDL Process Statement warning at RF.vhd(158): signal \"REGISTER_3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/RF.vhd" 158 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543208141219 "|main|RF:MapRF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_4 RF.vhd(160) " "VHDL Process Statement warning at RF.vhd(160): signal \"REGISTER_4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/RF.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543208141219 "|main|RF:MapRF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_5 RF.vhd(162) " "VHDL Process Statement warning at RF.vhd(162): signal \"REGISTER_5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/RF.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543208141219 "|main|RF:MapRF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_6 RF.vhd(164) " "VHDL Process Statement warning at RF.vhd(164): signal \"REGISTER_6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/RF.vhd" 164 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543208141219 "|main|RF:MapRF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_7 RF.vhd(166) " "VHDL Process Statement warning at RF.vhd(166): signal \"REGISTER_7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/RF.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543208141219 "|main|RF:MapRF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_8 RF.vhd(168) " "VHDL Process Statement warning at RF.vhd(168): signal \"REGISTER_8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/RF.vhd" 168 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543208141219 "|main|RF:MapRF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_9 RF.vhd(170) " "VHDL Process Statement warning at RF.vhd(170): signal \"REGISTER_9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/RF.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543208141219 "|main|RF:MapRF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_10 RF.vhd(172) " "VHDL Process Statement warning at RF.vhd(172): signal \"REGISTER_10\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/RF.vhd" 172 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543208141219 "|main|RF:MapRF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_11 RF.vhd(174) " "VHDL Process Statement warning at RF.vhd(174): signal \"REGISTER_11\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/RF.vhd" 174 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543208141219 "|main|RF:MapRF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_12 RF.vhd(176) " "VHDL Process Statement warning at RF.vhd(176): signal \"REGISTER_12\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/RF.vhd" 176 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543208141219 "|main|RF:MapRF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_13 RF.vhd(178) " "VHDL Process Statement warning at RF.vhd(178): signal \"REGISTER_13\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/RF.vhd" 178 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543208141219 "|main|RF:MapRF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_14 RF.vhd(180) " "VHDL Process Statement warning at RF.vhd(180): signal \"REGISTER_14\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/RF.vhd" 180 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543208141219 "|main|RF:MapRF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_15 RF.vhd(182) " "VHDL Process Statement warning at RF.vhd(182): signal \"REGISTER_15\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/RF.vhd" 182 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543208141219 "|main|RF:MapRF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_16 RF.vhd(184) " "VHDL Process Statement warning at RF.vhd(184): signal \"REGISTER_16\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/RF.vhd" 184 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543208141219 "|main|RF:MapRF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_17 RF.vhd(186) " "VHDL Process Statement warning at RF.vhd(186): signal \"REGISTER_17\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/RF.vhd" 186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543208141219 "|main|RF:MapRF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_18 RF.vhd(188) " "VHDL Process Statement warning at RF.vhd(188): signal \"REGISTER_18\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/RF.vhd" 188 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543208141219 "|main|RF:MapRF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_19 RF.vhd(190) " "VHDL Process Statement warning at RF.vhd(190): signal \"REGISTER_19\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/RF.vhd" 190 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543208141219 "|main|RF:MapRF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_20 RF.vhd(192) " "VHDL Process Statement warning at RF.vhd(192): signal \"REGISTER_20\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/RF.vhd" 192 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543208141219 "|main|RF:MapRF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_21 RF.vhd(194) " "VHDL Process Statement warning at RF.vhd(194): signal \"REGISTER_21\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/RF.vhd" 194 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543208141219 "|main|RF:MapRF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_22 RF.vhd(196) " "VHDL Process Statement warning at RF.vhd(196): signal \"REGISTER_22\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/RF.vhd" 196 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543208141219 "|main|RF:MapRF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_23 RF.vhd(198) " "VHDL Process Statement warning at RF.vhd(198): signal \"REGISTER_23\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/RF.vhd" 198 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543208141219 "|main|RF:MapRF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_24 RF.vhd(200) " "VHDL Process Statement warning at RF.vhd(200): signal \"REGISTER_24\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/RF.vhd" 200 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543208141219 "|main|RF:MapRF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_25 RF.vhd(202) " "VHDL Process Statement warning at RF.vhd(202): signal \"REGISTER_25\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/RF.vhd" 202 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543208141219 "|main|RF:MapRF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_26 RF.vhd(204) " "VHDL Process Statement warning at RF.vhd(204): signal \"REGISTER_26\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/RF.vhd" 204 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543208141219 "|main|RF:MapRF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_27 RF.vhd(206) " "VHDL Process Statement warning at RF.vhd(206): signal \"REGISTER_27\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/RF.vhd" 206 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543208141219 "|main|RF:MapRF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_28 RF.vhd(208) " "VHDL Process Statement warning at RF.vhd(208): signal \"REGISTER_28\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/RF.vhd" 208 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543208141219 "|main|RF:MapRF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_29 RF.vhd(210) " "VHDL Process Statement warning at RF.vhd(210): signal \"REGISTER_29\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/RF.vhd" 210 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543208141219 "|main|RF:MapRF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_30 RF.vhd(212) " "VHDL Process Statement warning at RF.vhd(212): signal \"REGISTER_30\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/RF.vhd" 212 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543208141219 "|main|RF:MapRF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_31 RF.vhd(214) " "VHDL Process Statement warning at RF.vhd(214): signal \"REGISTER_31\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/RF.vhd" 214 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543208141219 "|main|RF:MapRF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RdD RF.vhd(218) " "VHDL Process Statement warning at RF.vhd(218): signal \"RdD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/RF.vhd" 218 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543208141219 "|main|RF:MapRF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_0 RF.vhd(220) " "VHDL Process Statement warning at RF.vhd(220): signal \"REGISTER_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/RF.vhd" 220 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543208141219 "|main|RF:MapRF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_1 RF.vhd(222) " "VHDL Process Statement warning at RF.vhd(222): signal \"REGISTER_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/RF.vhd" 222 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543208141219 "|main|RF:MapRF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_2 RF.vhd(224) " "VHDL Process Statement warning at RF.vhd(224): signal \"REGISTER_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/RF.vhd" 224 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543208141219 "|main|RF:MapRF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_3 RF.vhd(226) " "VHDL Process Statement warning at RF.vhd(226): signal \"REGISTER_3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/RF.vhd" 226 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543208141219 "|main|RF:MapRF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_4 RF.vhd(228) " "VHDL Process Statement warning at RF.vhd(228): signal \"REGISTER_4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/RF.vhd" 228 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543208141219 "|main|RF:MapRF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_5 RF.vhd(230) " "VHDL Process Statement warning at RF.vhd(230): signal \"REGISTER_5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/RF.vhd" 230 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543208141219 "|main|RF:MapRF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_6 RF.vhd(232) " "VHDL Process Statement warning at RF.vhd(232): signal \"REGISTER_6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/RF.vhd" 232 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543208141219 "|main|RF:MapRF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_7 RF.vhd(234) " "VHDL Process Statement warning at RF.vhd(234): signal \"REGISTER_7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/RF.vhd" 234 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543208141219 "|main|RF:MapRF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_8 RF.vhd(236) " "VHDL Process Statement warning at RF.vhd(236): signal \"REGISTER_8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/RF.vhd" 236 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543208141219 "|main|RF:MapRF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_9 RF.vhd(238) " "VHDL Process Statement warning at RF.vhd(238): signal \"REGISTER_9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/RF.vhd" 238 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543208141219 "|main|RF:MapRF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_10 RF.vhd(240) " "VHDL Process Statement warning at RF.vhd(240): signal \"REGISTER_10\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/RF.vhd" 240 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543208141219 "|main|RF:MapRF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_11 RF.vhd(242) " "VHDL Process Statement warning at RF.vhd(242): signal \"REGISTER_11\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/RF.vhd" 242 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543208141219 "|main|RF:MapRF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_12 RF.vhd(244) " "VHDL Process Statement warning at RF.vhd(244): signal \"REGISTER_12\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/RF.vhd" 244 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543208141219 "|main|RF:MapRF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_13 RF.vhd(246) " "VHDL Process Statement warning at RF.vhd(246): signal \"REGISTER_13\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/RF.vhd" 246 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543208141219 "|main|RF:MapRF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_14 RF.vhd(248) " "VHDL Process Statement warning at RF.vhd(248): signal \"REGISTER_14\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/RF.vhd" 248 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543208141219 "|main|RF:MapRF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_15 RF.vhd(250) " "VHDL Process Statement warning at RF.vhd(250): signal \"REGISTER_15\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/RF.vhd" 250 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543208141219 "|main|RF:MapRF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_16 RF.vhd(252) " "VHDL Process Statement warning at RF.vhd(252): signal \"REGISTER_16\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/RF.vhd" 252 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543208141219 "|main|RF:MapRF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_17 RF.vhd(254) " "VHDL Process Statement warning at RF.vhd(254): signal \"REGISTER_17\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/RF.vhd" 254 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543208141219 "|main|RF:MapRF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_18 RF.vhd(256) " "VHDL Process Statement warning at RF.vhd(256): signal \"REGISTER_18\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/RF.vhd" 256 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543208141219 "|main|RF:MapRF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_19 RF.vhd(258) " "VHDL Process Statement warning at RF.vhd(258): signal \"REGISTER_19\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/RF.vhd" 258 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543208141219 "|main|RF:MapRF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_20 RF.vhd(260) " "VHDL Process Statement warning at RF.vhd(260): signal \"REGISTER_20\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/RF.vhd" 260 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543208141219 "|main|RF:MapRF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_21 RF.vhd(262) " "VHDL Process Statement warning at RF.vhd(262): signal \"REGISTER_21\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/RF.vhd" 262 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543208141219 "|main|RF:MapRF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_22 RF.vhd(264) " "VHDL Process Statement warning at RF.vhd(264): signal \"REGISTER_22\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/RF.vhd" 264 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543208141219 "|main|RF:MapRF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_23 RF.vhd(266) " "VHDL Process Statement warning at RF.vhd(266): signal \"REGISTER_23\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/RF.vhd" 266 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543208141219 "|main|RF:MapRF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_24 RF.vhd(268) " "VHDL Process Statement warning at RF.vhd(268): signal \"REGISTER_24\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/RF.vhd" 268 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543208141219 "|main|RF:MapRF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_25 RF.vhd(270) " "VHDL Process Statement warning at RF.vhd(270): signal \"REGISTER_25\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/RF.vhd" 270 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543208141219 "|main|RF:MapRF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_26 RF.vhd(272) " "VHDL Process Statement warning at RF.vhd(272): signal \"REGISTER_26\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/RF.vhd" 272 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543208141219 "|main|RF:MapRF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_27 RF.vhd(274) " "VHDL Process Statement warning at RF.vhd(274): signal \"REGISTER_27\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/RF.vhd" 274 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543208141219 "|main|RF:MapRF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_28 RF.vhd(276) " "VHDL Process Statement warning at RF.vhd(276): signal \"REGISTER_28\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/RF.vhd" 276 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543208141219 "|main|RF:MapRF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_29 RF.vhd(278) " "VHDL Process Statement warning at RF.vhd(278): signal \"REGISTER_29\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/RF.vhd" 278 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543208141219 "|main|RF:MapRF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_30 RF.vhd(280) " "VHDL Process Statement warning at RF.vhd(280): signal \"REGISTER_30\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/RF.vhd" 280 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543208141219 "|main|RF:MapRF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_31 RF.vhd(282) " "VHDL Process Statement warning at RF.vhd(282): signal \"REGISTER_31\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/RF.vhd" 282 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543208141219 "|main|RF:MapRF"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "boxA boxA:MapboxA " "Elaborating entity \"boxA\" for hierarchy \"boxA:MapboxA\"" {  } { { "main.vhd" "MapboxA" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543208141219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "boxB boxB:MapboxB " "Elaborating entity \"boxB\" for hierarchy \"boxB:MapboxB\"" {  } { { "main.vhd" "MapboxB" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543208141239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxAluSrcB muxAluSrcB:MapAluSrcB " "Elaborating entity \"muxAluSrcB\" for hierarchy \"muxAluSrcB:MapAluSrcB\"" {  } { { "main.vhd" "MapAluSrcB" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543208141254 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataB muxAluSrcB.vhd(36) " "VHDL Process Statement warning at muxAluSrcB.vhd(36): signal \"DataB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "muxAluSrcB.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/muxAluSrcB.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543208141514 "|main|muxAluSrcB:MapAluSrcB"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Cte muxAluSrcB.vhd(38) " "VHDL Process Statement warning at muxAluSrcB.vhd(38): signal \"Cte\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "muxAluSrcB.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/muxAluSrcB.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543208141514 "|main|muxAluSrcB:MapAluSrcB"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:MapALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:MapALU\"" {  } { { "main.vhd" "MapALU" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543208141514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AluOut AluOut:MapAluOut " "Elaborating entity \"AluOut\" for hierarchy \"AluOut:MapAluOut\"" {  } { { "main.vhd" "MapAluOut" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543208141525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxMemToReg muxMemToReg:MapMemToReg " "Elaborating entity \"muxMemToReg\" for hierarchy \"muxMemToReg:MapMemToReg\"" {  } { { "main.vhd" "MapMemToReg" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543208141545 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataMem muxMemToReg.vhd(35) " "VHDL Process Statement warning at muxMemToReg.vhd(35): signal \"DataMem\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "muxMemToReg.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/muxMemToReg.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543208141556 "|main|muxMemToReg:MapMemToReg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regmem muxMemToReg.vhd(37) " "VHDL Process Statement warning at muxMemToReg.vhd(37): signal \"regmem\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "muxMemToReg.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/muxMemToReg.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543208141556 "|main|muxMemToReg:MapMemToReg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir ir:MapIR " "Elaborating entity \"ir\" for hierarchy \"ir:MapIR\"" {  } { { "main.vhd" "MapIR" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543208141556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:MapRam " "Elaborating entity \"ram\" for hierarchy \"ram:MapRam\"" {  } { { "main.vhd" "MapRam" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543208141566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxMemSource muxMemSource:MapmuxRam " "Elaborating entity \"muxMemSource\" for hierarchy \"muxMemSource:MapmuxRam\"" {  } { { "main.vhd" "MapmuxRam" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543208141586 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Entry muxMemSource.vhd(36) " "VHDL Process Statement warning at muxMemSource.vhd(36): signal \"Entry\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "muxMemSource.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/muxMemSource.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543208141596 "|main|muxMemSource:MapmuxRam"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataB muxMemSource.vhd(38) " "VHDL Process Statement warning at muxMemSource.vhd(38): signal \"DataB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "muxMemSource.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/muxMemSource.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543208141596 "|main|muxMemSource:MapmuxRam"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inUnity inUnity:MapIn " "Elaborating entity \"inUnity\" for hierarchy \"inUnity:MapIn\"" {  } { { "main.vhd" "MapIn" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543208141596 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "switch1 inUnity.vhd(36) " "VHDL Process Statement warning at inUnity.vhd(36): signal \"switch1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "inUnity.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/inUnity.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543208141615 "|main|inUnity:MapIn"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "switch2 inUnity.vhd(36) " "VHDL Process Statement warning at inUnity.vhd(36): signal \"switch2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "inUnity.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/inUnity.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543208141615 "|main|inUnity:MapIn"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "outUnity outUnity:MapOut " "Elaborating entity \"outUnity\" for hierarchy \"outUnity:MapOut\"" {  } { { "main.vhd" "MapOut" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543208141615 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Dataa outUnity.vhd(30) " "Verilog HDL or VHDL warning at outUnity.vhd(30): object \"Dataa\" assigned a value but never read" {  } { { "outUnity.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/outUnity.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1543208141626 "|main|outUnity:MapOut"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OutS outUnity.vhd(36) " "VHDL Process Statement warning at outUnity.vhd(36): signal \"OutS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "outUnity.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/outUnity.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543208141626 "|main|outUnity:MapOut"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ram:MapRam\|my_ram " "RAM logic \"ram:MapRam\|my_ram\" is uninferred due to inappropriate RAM size" {  } { { "ram.vhd" "my_ram" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/ram.vhd" 31 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1543208142510 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1543208142510 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UnidadControl:MapUnidadControl\|EstadoSig\[0\] " "Latch UnidadControl:MapUnidadControl\|EstadoSig\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadControl:MapUnidadControl\|EstadoAc\[2\] " "Ports D and ENA on the latch are fed by the same signal UnidadControl:MapUnidadControl\|EstadoAc\[2\]" {  } { { "UnidadControl.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/UnidadControl.vhd" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1543208143607 ""}  } { { "UnidadControl.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/UnidadControl.vhd" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1543208143607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UnidadControl:MapUnidadControl\|EstadoSig\[1\] " "Latch UnidadControl:MapUnidadControl\|EstadoSig\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadControl:MapUnidadControl\|EstadoAc\[2\] " "Ports D and ENA on the latch are fed by the same signal UnidadControl:MapUnidadControl\|EstadoAc\[2\]" {  } { { "UnidadControl.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/UnidadControl.vhd" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1543208143607 ""}  } { { "UnidadControl.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/UnidadControl.vhd" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1543208143607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UnidadControl:MapUnidadControl\|EstadoSig\[2\] " "Latch UnidadControl:MapUnidadControl\|EstadoSig\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadControl:MapUnidadControl\|EstadoAc\[2\] " "Ports D and ENA on the latch are fed by the same signal UnidadControl:MapUnidadControl\|EstadoAc\[2\]" {  } { { "UnidadControl.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/UnidadControl.vhd" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1543208143607 ""}  } { { "UnidadControl.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/UnidadControl.vhd" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1543208143607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UnidadControl:MapUnidadControl\|EstadoSig\[3\] " "Latch UnidadControl:MapUnidadControl\|EstadoSig\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadControl:MapUnidadControl\|EstadoAc\[2\] " "Ports D and ENA on the latch are fed by the same signal UnidadControl:MapUnidadControl\|EstadoAc\[2\]" {  } { { "UnidadControl.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/UnidadControl.vhd" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1543208143607 ""}  } { { "UnidadControl.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/UnidadControl.vhd" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1543208143607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UnidadControl:MapUnidadControl\|enAlu " "Latch UnidadControl:MapUnidadControl\|enAlu has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadControl:MapUnidadControl\|EstadoAc\[3\] " "Ports D and ENA on the latch are fed by the same signal UnidadControl:MapUnidadControl\|EstadoAc\[3\]" {  } { { "UnidadControl.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/UnidadControl.vhd" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1543208143607 ""}  } { { "UnidadControl.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/UnidadControl.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1543208143607 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "salidaRam\[7\] GND " "Pin \"salidaRam\[7\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543208144044 "|main|salidaRam[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salidaRam\[8\] GND " "Pin \"salidaRam\[8\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543208144044 "|main|salidaRam[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg0\[0\] GND " "Pin \"seg0\[0\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543208144044 "|main|seg0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg0\[1\] GND " "Pin \"seg0\[1\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543208144044 "|main|seg0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg0\[2\] GND " "Pin \"seg0\[2\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543208144044 "|main|seg0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg0\[3\] GND " "Pin \"seg0\[3\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543208144044 "|main|seg0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg0\[4\] GND " "Pin \"seg0\[4\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543208144044 "|main|seg0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg0\[5\] GND " "Pin \"seg0\[5\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543208144044 "|main|seg0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg0\[6\] GND " "Pin \"seg0\[6\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543208144044 "|main|seg0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SignalReset GND " "Pin \"SignalReset\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543208144044 "|main|SignalReset"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1543208144044 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1543208150729 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543208150729 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1787 " "Implemented 1787 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1543208151186 ""} { "Info" "ICUT_CUT_TM_OPINS" "171 " "Implemented 171 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1543208151186 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1612 " "Implemented 1612 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1543208151186 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1543208151186 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 107 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 107 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4673 " "Peak virtual memory: 4673 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543208151298 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 25 23:55:51 2018 " "Processing ended: Sun Nov 25 23:55:51 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543208151298 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543208151298 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543208151298 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543208151298 ""}
