
---------- Begin Simulation Statistics ----------
final_tick                               2542175713500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 231157                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740736                       # Number of bytes of host memory used
host_op_rate                                   231155                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.16                       # Real time elapsed on the host
host_tick_rate                              669813723                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4198479                       # Number of instructions simulated
sim_ops                                       4198479                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012166                       # Number of seconds simulated
sim_ticks                                 12165868500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             46.975800                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  381358                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               811818                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2665                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            115245                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            869916                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              43608                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          280691                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           237083                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1074744                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   71676                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        32678                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4198479                       # Number of instructions committed
system.cpu.committedOps                       4198479                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.792076                       # CPI: cycles per instruction
system.cpu.discardedOps                        296444                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   621740                       # DTB accesses
system.cpu.dtb.data_acv                           129                       # DTB access violations
system.cpu.dtb.data_hits                      1479107                       # DTB hits
system.cpu.dtb.data_misses                       8588                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   419409                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       874636                       # DTB read hits
system.cpu.dtb.read_misses                       7655                       # DTB read misses
system.cpu.dtb.write_accesses                  202331                       # DTB write accesses
system.cpu.dtb.write_acv                           86                       # DTB write access violations
system.cpu.dtb.write_hits                      604471                       # DTB write hits
system.cpu.dtb.write_misses                       933                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18171                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3656423                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1154471                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           687852                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17076992                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.172650                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 1007531                       # ITB accesses
system.cpu.itb.fetch_acv                          896                       # ITB acv
system.cpu.itb.fetch_hits                     1000009                       # ITB hits
system.cpu.itb.fetch_misses                      7522                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.41%      9.41% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.82% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4236     69.42%     79.24% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.06% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.12% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.17% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.70%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6102                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14446                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2438     47.33%     47.33% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.68% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2695     52.32%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5151                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2425     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2425     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4868                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11228985000     92.27%     92.27% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9054000      0.07%     92.34% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19086000      0.16%     92.50% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               913103000      7.50%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12170228000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994668                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.899814                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.945059                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 870                      
system.cpu.kern.mode_good::user                   870                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 870                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591434                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743272                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8177448000     67.19%     67.19% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3992780000     32.81%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24317909                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85435      2.03%      2.03% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2542875     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839936     20.01%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592958     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104936      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4198479                       # Class of committed instruction
system.cpu.quiesceCycles                        13828                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7240917                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          437                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158377                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318362                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542175713500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542175713500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22761455                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22761455                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22761455                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22761455                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116725.410256                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116725.410256                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116725.410256                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116725.410256                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13000480                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13000480                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13000480                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13000480                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66669.128205                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66669.128205                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66669.128205                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66669.128205                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22411958                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22411958                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116728.947917                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116728.947917                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12800983                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12800983                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66671.786458                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66671.786458                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542175713500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.282798                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539678505000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.282798                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205175                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205175                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542175713500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             130920                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34898                       # Transaction distribution
system.membus.trans_dist::WritebackClean        88927                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34532                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28983                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28983                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89517                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41298                       # Transaction distribution
system.membus.trans_dist::BadAddressError            3                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       267896                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       267896                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209816                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210238                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 478508                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11416256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11416256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6719808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6720249                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18147769                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               68                       # Total snoops (count)
system.membus.snoopTraffic                       4352                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160213                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002734                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052215                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159775     99.73%     99.73% # Request fanout histogram
system.membus.snoop_fanout::1                     438      0.27%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160213                       # Request fanout histogram
system.membus.reqLayer0.occupancy              352500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           836760528                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                4000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378143500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542175713500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          474672750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542175713500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542175713500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542175713500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542175713500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542175713500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542175713500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542175713500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542175713500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542175713500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542175713500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542175713500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542175713500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542175713500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542175713500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542175713500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542175713500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542175713500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542175713500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542175713500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542175713500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542175713500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542175713500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542175713500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542175713500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542175713500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542175713500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542175713500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542175713500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5724928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4497600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10222528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5724928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5724928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2233472                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2233472                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89452                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70275                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159727                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34898                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34898                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470572898                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         369690006                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             840262904                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470572898                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470572898                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      183585085                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183585085                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      183585085                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470572898                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        369690006                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1023847989                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121612.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79430.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69781.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000214888250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7481                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7481                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              414289                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114187                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159727                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123607                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159727                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123607                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10516                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1995                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8908                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6679                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8752                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8796                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9377                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10803                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8907                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5635                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6972                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7289                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4499                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8964                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8083                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7924                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7607                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6996                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10767                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8583                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8064                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5503                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5844                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.73                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2053292500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  746055000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4850998750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13761.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32511.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105474                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   82076                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.69                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.49                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159727                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123607                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136596                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12299                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     316                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83235                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.202415                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.045559                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.675721                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35294     42.40%     42.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24767     29.76%     72.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10151     12.20%     84.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4751      5.71%     90.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2416      2.90%     92.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1445      1.74%     94.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          986      1.18%     95.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          622      0.75%     96.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2803      3.37%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83235                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7481                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.943724                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.344883                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.695694                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1370     18.31%     18.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5623     75.16%     93.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           300      4.01%     97.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            94      1.26%     98.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            33      0.44%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            27      0.36%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            7      0.09%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           11      0.15%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            6      0.08%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            5      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7481                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7481                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.252239                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.236378                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.749779                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6635     88.69%     88.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               94      1.26%     89.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              523      6.99%     96.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              175      2.34%     99.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               49      0.65%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.05%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7481                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9549504                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  673024                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7781312                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10222528                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7910848                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       784.94                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       639.60                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    840.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    650.25                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12165863500                       # Total gap between requests
system.mem_ctrls.avgGap                      42938.24                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5083520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4465984                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7781312                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417850973.812514901161                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 367091260.274595260620                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 639601850.044655680656                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89452                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70275                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123607                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2585771250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2265227500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 298352493750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28906.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32233.76                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2413718.43                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            319650660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            169875585                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           568515360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          314792100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     960067680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5322066060                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        189953760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7844921205                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.830347                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    440638000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    406120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11319110500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            274711500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            146001240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           496851180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          319871160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     960067680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5259107280                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        242971680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7699581720                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.883852                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    577608000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    406120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11182140500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542175713500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1003455                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              137000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              138500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12158668500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542175713500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1713730                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1713730                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1713730                       # number of overall hits
system.cpu.icache.overall_hits::total         1713730                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89518                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89518                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89518                       # number of overall misses
system.cpu.icache.overall_misses::total         89518                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5513457500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5513457500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5513457500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5513457500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1803248                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1803248                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1803248                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1803248                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049643                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049643                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049643                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049643                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61590.490181                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61590.490181                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61590.490181                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61590.490181                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        88927                       # number of writebacks
system.cpu.icache.writebacks::total             88927                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89518                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89518                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89518                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89518                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5423940500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5423940500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5423940500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5423940500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049643                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049643                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049643                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049643                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60590.501352                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60590.501352                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60590.501352                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60590.501352                       # average overall mshr miss latency
system.cpu.icache.replacements                  88927                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1713730                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1713730                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89518                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89518                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5513457500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5513457500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1803248                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1803248                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049643                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049643                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61590.490181                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61590.490181                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89518                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89518                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5423940500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5423940500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049643                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049643                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60590.501352                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60590.501352                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542175713500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.848333                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1769799                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             89005                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.884265                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.848333                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995798                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995798                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           72                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          346                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3696013                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3696013                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542175713500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1335959                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1335959                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1335959                       # number of overall hits
system.cpu.dcache.overall_hits::total         1335959                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105969                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105969                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105969                       # number of overall misses
system.cpu.dcache.overall_misses::total        105969                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6799731000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6799731000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6799731000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6799731000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1441928                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1441928                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1441928                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1441928                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073491                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073491                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073491                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073491                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64167.171531                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64167.171531                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64167.171531                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64167.171531                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34722                       # number of writebacks
system.cpu.dcache.writebacks::total             34722                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36564                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36564                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36564                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36564                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69405                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69405                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69405                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69405                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4425782500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4425782500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4425782500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4425782500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21600000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21600000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048133                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048133                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048133                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048133                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63767.487933                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63767.487933                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63767.487933                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63767.487933                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103846.153846                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103846.153846                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69251                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       804670                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          804670                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49536                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49536                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3322879000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3322879000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       854206                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       854206                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.057991                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.057991                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67080.083172                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67080.083172                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9127                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9127                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40409                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40409                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2703239500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2703239500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21600000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21600000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047306                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047306                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66896.966022                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66896.966022                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data       200000                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total       200000                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531289                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531289                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56433                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56433                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3476852000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3476852000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587722                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587722                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096020                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096020                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61610.263498                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61610.263498                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27437                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27437                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28996                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28996                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1722543000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1722543000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049336                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049336                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59406.228445                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59406.228445                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10298                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10298                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          888                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          888                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     64195000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     64195000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079385                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079385                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 72291.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 72291.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          888                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          888                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     63307000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     63307000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079385                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079385                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 71291.666667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71291.666667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542175713500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.357228                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1398500                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69251                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.194654                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.357228                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978864                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978864                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          747                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          228                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2998743                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2998743                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2946446139500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 346358                       # Simulator instruction rate (inst/s)
host_mem_usage                                 749952                       # Number of bytes of host memory used
host_op_rate                                   346358                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1475.93                       # Real time elapsed on the host
host_tick_rate                              272353294                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   511201772                       # Number of instructions simulated
sim_ops                                     511201772                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.401975                       # Number of seconds simulated
sim_ticks                                401975394000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             63.798679                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                24243412                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             37999865                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               5763                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           1972624                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          37886776                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             151385                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          995688                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           844303                       # Number of indirect misses.
system.cpu.branchPred.lookups                46838514                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  926044                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        75955                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   506264057                       # Number of instructions committed
system.cpu.committedOps                     506264057                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.586921                       # CPI: cycles per instruction
system.cpu.discardedOps                       4436953                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                107770745                       # DTB accesses
system.cpu.dtb.data_acv                            42                       # DTB access violations
system.cpu.dtb.data_hits                    110705853                       # DTB hits
system.cpu.dtb.data_misses                       8249                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 92270337                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     93901445                       # DTB read hits
system.cpu.dtb.read_misses                       5876                       # DTB read misses
system.cpu.dtb.write_accesses                15500408                       # DTB write accesses
system.cpu.dtb.write_acv                           29                       # DTB write access violations
system.cpu.dtb.write_hits                    16804408                       # DTB write hits
system.cpu.dtb.write_misses                      2373                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions           173160525                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          230923610                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         105512379                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         19761011                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       112162927                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.630151                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                95452238                       # ITB accesses
system.cpu.itb.fetch_acv                          439                       # ITB acv
system.cpu.itb.fetch_hits                    94215561                       # ITB hits
system.cpu.itb.fetch_misses                   1236677                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   335      0.90%      0.90% # number of callpals executed
system.cpu.kern.callpal::tbi                       10      0.03%      0.93% # number of callpals executed
system.cpu.kern.callpal::swpipl                 21421     57.46%     58.39% # number of callpals executed
system.cpu.kern.callpal::rdps                    1515      4.06%     62.45% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     62.46% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     62.46% # number of callpals executed
system.cpu.kern.callpal::rti                     2184      5.86%     68.32% # number of callpals executed
system.cpu.kern.callpal::callsys                  889      2.38%     70.70% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.01%     70.71% # number of callpals executed
system.cpu.kern.callpal::rdunique               10917     29.29%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  37278                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      44690                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      366                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     8235     34.09%     34.09% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     137      0.57%     34.66% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     412      1.71%     36.37% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   15370     63.63%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                24154                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      8218     48.38%     48.38% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      137      0.81%     49.19% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      412      2.43%     51.62% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     8218     48.38%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 16985                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             390367021000     97.11%     97.11% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               252814500      0.06%     97.17% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               384815000      0.10%     97.27% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             10973249000      2.73%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         401977899500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.997936                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.534678                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.703196                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                2006                      
system.cpu.kern.mode_good::user                  2004                      
system.cpu.kern.mode_good::idle                     2                      
system.cpu.kern.mode_switch::kernel              2515                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2004                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   4                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.797614                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.887022                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        32557632500      8.10%      8.10% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         369342255000     91.88%     99.98% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             78012000      0.02%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      335                       # number of times the context was actually changed
system.cpu.numCycles                        803401134                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       366                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             2154230      0.43%      0.43% # Class of committed instruction
system.cpu.op_class_0::IntAlu               220613604     43.58%     44.00% # Class of committed instruction
system.cpu.op_class_0::IntMult                3712854      0.73%     44.74% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     44.74% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              86608388     17.11%     61.84% # Class of committed instruction
system.cpu.op_class_0::FloatCmp               2778845      0.55%     62.39% # Class of committed instruction
system.cpu.op_class_0::FloatCvt              33389467      6.60%     68.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult             46911237      9.27%     78.25% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     78.25% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                550079      0.11%     78.36% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     78.36% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               222000      0.04%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::MemRead               62909752     12.43%     90.83% # Class of committed instruction
system.cpu.op_class_0::MemWrite              12745660      2.52%     93.35% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          29429264      5.81%     99.16% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          4045835      0.80%     99.96% # Class of committed instruction
system.cpu.op_class_0::IprAccess               192842      0.04%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                506264057                       # Class of committed instruction
system.cpu.quiesceCycles                       549654                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       691238207                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  4567040                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 541                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        574                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          313                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1094318                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2188382                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 404270426000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 404270426000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        71561                       # number of demand (read+write) misses
system.iocache.demand_misses::total             71561                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        71561                       # number of overall misses
system.iocache.overall_misses::total            71561                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   8440937536                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   8440937536                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   8440937536                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   8440937536                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        71561                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           71561                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        71561                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          71561                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117954.437976                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117954.437976                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117954.437976                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117954.437976                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           332                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   13                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    25.538462                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          71360                       # number of writebacks
system.iocache.writebacks::total                71360                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        71561                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        71561                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        71561                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        71561                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   4858791623                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   4858791623                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   4858791623                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   4858791623                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67897.201311                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67897.201311                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67897.201311                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67897.201311                       # average overall mshr miss latency
system.iocache.replacements                     71561                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          201                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              201                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     23235878                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     23235878                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          201                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            201                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115601.383085                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115601.383085                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          201                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          201                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     13185878                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     13185878                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65601.383085                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65601.383085                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        71360                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        71360                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   8417701658                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   8417701658                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        71360                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        71360                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117961.065835                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117961.065835                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        71360                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        71360                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   4845605745                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   4845605745                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67903.667951                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67903.667951                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 404270426000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  71561                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                71561                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               644049                       # Number of tag accesses
system.iocache.tags.data_accesses              644049                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 404270426000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                2069                       # Transaction distribution
system.membus.trans_dist::ReadResp             810059                       # Transaction distribution
system.membus.trans_dist::WriteReq               2865                       # Transaction distribution
system.membus.trans_dist::WriteResp              2865                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       311249                       # Transaction distribution
system.membus.trans_dist::WritebackClean       579654                       # Transaction distribution
system.membus.trans_dist::CleanEvict           203164                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               52                       # Transaction distribution
system.membus.trans_dist::ReadExReq            214718                       # Transaction distribution
system.membus.trans_dist::ReadExResp           214718                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         579655                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        228335                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         71360                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       143122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       143122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1738963                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1738963                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         9868                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1328608                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1338476                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3220561                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      4567040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      4567040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     74195712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     74195712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave        11712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     43695424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     43707136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               122469888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              202                       # Total snoops (count)
system.membus.snoopTraffic                      12928                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1099054                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000282                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.016792                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1098744     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                     310      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1099054                       # Request fanout histogram
system.membus.reqLayer0.occupancy             9146000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          5882502707                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1126878                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2378550000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.6                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 404270426000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         3066486500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.8                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 404270426000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 404270426000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 404270426000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 404270426000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 404270426000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 404270426000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 404270426000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 404270426000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 404270426000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 404270426000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 404270426000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 404270426000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 404270426000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 404270426000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 404270426000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 404270426000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 404270426000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 404270426000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 404270426000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 404270426000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 404270426000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 404270426000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 404270426000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 404270426000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 404270426000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 404270426000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 404270426000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 404270426000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       37097856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       28342528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           65440384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     37097856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      37097856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     19919936                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        19919936                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          579654                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          442852                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1022506                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       311249                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             311249                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          92288873                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          70508117                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             162796990                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     92288873                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         92288873                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       49555113                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             49555113                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       49555113                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         92288873                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         70508117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            212352102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    888048.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    534144.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    438062.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001529268500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        54086                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        54086                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2811404                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             836317                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1022506                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     890846                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1022506                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   890846                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  50300                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2798                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             56230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             36531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             52897                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             49717                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             70486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             60481                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            107242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             50187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            108955                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             38810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            64528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            60350                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            53121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            55464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            56573                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            50634                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             50731                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             28249                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             48277                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             50513                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             67590                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             57961                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            104018                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             46509                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            107517                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             38644                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            58085                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            48458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            48074                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            49666                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            44590                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            39169                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.96                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  11926616000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 4861030000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             30155478500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12267.58                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31017.58                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       195                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   718607                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  682073                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.92                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.81                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1022506                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               890846                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  927735                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   43379                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1092                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   8498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   9098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  46715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  49696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  50166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  50156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  50216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  51002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  50882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  51713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  53101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  54298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  53364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  53541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  53784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  53850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  54593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  54876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    653                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       459571                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    259.059828                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   163.182094                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   284.515212                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       165011     35.91%     35.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       147011     31.99%     67.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        50218     10.93%     78.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        25175      5.48%     84.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        14504      3.16%     87.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         9118      1.98%     89.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         6937      1.51%     90.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         4639      1.01%     91.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        36958      8.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       459571                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        54086                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.975225                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     14.175019                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     15.267662                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          50096     92.62%     92.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          3369      6.23%     98.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           441      0.82%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           73      0.13%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           58      0.11%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           11      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            4      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            4      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            7      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            5      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            2      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            2      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            2      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            4      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         54086                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        54086                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.419240                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.395137                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.929390                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            43383     80.21%     80.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1389      2.57%     82.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7806     14.43%     97.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              848      1.57%     98.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              408      0.75%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              135      0.25%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               67      0.12%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               20      0.04%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                9      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               11      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                3      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                4      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         54086                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               62221184                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3219200                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                56835264                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                65440384                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             57014144                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       154.79                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       141.39                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    162.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    141.83                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.31                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.10                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  401975394000                       # Total gap between requests
system.mem_ctrls.avgGap                     210089.62                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     34185216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     28035968                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     56835264                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 85043056.142884209752                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 69745482.978492960334                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 141389908.059894829988                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       579654                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       442852                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       890846                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  16498199500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  13657279000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9640712456250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28462.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30839.38                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10821974.23                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1691673060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            899118990                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3487554420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2266576200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     31731404640.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     104621389290                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      66256820640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       210954537240                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        524.794653                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 171138701500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13422760000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 217415214000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1589778120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            844968135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3454153500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2369133540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     31731404640.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     109914747870                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      61799363040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       211703548845                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        526.657980                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 159521347250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13422760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 229032847250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 404270426000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 2270                       # Transaction distribution
system.iobus.trans_dist::ReadResp                2270                       # Transaction distribution
system.iobus.trans_dist::WriteReq               74225                       # Transaction distribution
system.iobus.trans_dist::WriteResp              74225                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1586                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          216                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          120                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2090                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5856                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         9868                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       143122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       143122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  152990                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         6344                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          165                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1045                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3294                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        11712                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      4568648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      4568648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  4580360                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1717500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               189000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            71762000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             7003000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           372872536                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5656500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1466500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              116500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 732                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           366                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    283229.903227                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          366    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             366                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    403977626000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    292800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 404270426000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     96741008                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         96741008                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     96741008                       # number of overall hits
system.cpu.icache.overall_hits::total        96741008                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       579655                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         579655                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       579655                       # number of overall misses
system.cpu.icache.overall_misses::total        579655                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  35799901500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  35799901500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  35799901500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  35799901500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     97320663                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     97320663                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     97320663                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     97320663                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.005956                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005956                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.005956                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005956                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61760.705075                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61760.705075                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61760.705075                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61760.705075                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       579654                       # number of writebacks
system.cpu.icache.writebacks::total            579654                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       579655                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       579655                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       579655                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       579655                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  35220246500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  35220246500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  35220246500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  35220246500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005956                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005956                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005956                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005956                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60760.705075                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60760.705075                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60760.705075                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60760.705075                       # average overall mshr miss latency
system.cpu.icache.replacements                 579654                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     96741008                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        96741008                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       579655                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        579655                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  35799901500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  35799901500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     97320663                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     97320663                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.005956                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005956                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61760.705075                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61760.705075                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       579655                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       579655                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  35220246500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  35220246500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005956                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005956                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60760.705075                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60760.705075                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 404270426000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999972                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            97371226                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            579654                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            167.981634                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999972                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          323                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           81                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         195220981                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        195220981                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 404270426000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    109647414                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        109647414                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    109647414                       # number of overall hits
system.cpu.dcache.overall_hits::total       109647414                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       642721                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         642721                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       642721                       # number of overall misses
system.cpu.dcache.overall_misses::total        642721                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  39345392500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  39345392500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  39345392500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  39345392500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    110290135                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    110290135                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    110290135                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    110290135                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005828                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005828                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005828                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005828                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61216.908270                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61216.908270                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61216.908270                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61216.908270                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       239889                       # number of writebacks
system.cpu.dcache.writebacks::total            239889                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       201714                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       201714                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       201714                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       201714                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       441007                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       441007                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       441007                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       441007                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4934                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4934                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  27496180500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  27496180500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  27496180500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  27496180500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    373364000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    373364000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003999                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003999                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003999                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003999                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62348.625986                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62348.625986                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62348.625986                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62348.625986                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 75671.665991                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 75671.665991                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 442852                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     93308052                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        93308052                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       252008                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        252008                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  16299439000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  16299439000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     93560060                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     93560060                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002694                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002694                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 64678.260214                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64678.260214                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        25767                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        25767                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       226241                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       226241                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         2069                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         2069                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  14602270000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  14602270000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    373364000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    373364000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002418                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002418                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 64542.987345                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64542.987345                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 180456.259062                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 180456.259062                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     16339362                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       16339362                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       390713                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       390713                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  23045953500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  23045953500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     16730075                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     16730075                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.023354                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023354                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 58984.352965                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 58984.352965                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       175947                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       175947                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       214766                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       214766                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2865                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2865                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  12893910500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12893910500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012837                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012837                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60037.019361                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60037.019361                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        49655                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        49655                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1900                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1900                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    145566500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    145566500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        51555                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        51555                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.036854                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.036854                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 76613.947368                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 76613.947368                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1897                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1897                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    143489000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    143489000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.036796                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.036796                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 75639.957828                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75639.957828                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        51082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        51082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        51082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        51082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 404270426000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           104561310                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            442852                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            236.108926                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           84                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          697                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           91                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          117                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         221228396                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        221228396                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2958480678500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               16510986                       # Simulator instruction rate (inst/s)
host_mem_usage                                 749952                       # Number of bytes of host memory used
host_op_rate                                 16510925                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    31.54                       # Real time elapsed on the host
host_tick_rate                              381519573                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   520815329                       # Number of instructions simulated
sim_ops                                     520815329                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012035                       # Number of seconds simulated
sim_ticks                                 12034539000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             81.828434                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  843116                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1030346                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                557                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             32425                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1032333                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              18419                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          135343                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           116924                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1107957                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   27704                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         9540                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     9613557                       # Number of instructions committed
system.cpu.committedOps                       9613557                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.503660                       # CPI: cycles per instruction
system.cpu.discardedOps                         88437                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                  1628638                       # DTB accesses
system.cpu.dtb.data_acv                            33                       # DTB access violations
system.cpu.dtb.data_hits                      1973498                       # DTB hits
system.cpu.dtb.data_misses                       1925                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   842403                       # DTB read accesses
system.cpu.dtb.read_acv                            14                       # DTB read access violations
system.cpu.dtb.read_hits                      1021493                       # DTB read hits
system.cpu.dtb.read_misses                       1352                       # DTB read misses
system.cpu.dtb.write_accesses                  786235                       # DTB write accesses
system.cpu.dtb.write_acv                           19                       # DTB write access violations
system.cpu.dtb.write_hits                      952005                       # DTB write hits
system.cpu.dtb.write_misses                       573                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions             3015988                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            4921511                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1097959                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           979164                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         8261441                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.399415                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 2476620                       # ITB accesses
system.cpu.itb.fetch_acv                          146                       # ITB acv
system.cpu.itb.fetch_hits                     2475327                       # ITB hits
system.cpu.itb.fetch_misses                      1293                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   118      3.25%      3.25% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.17%      3.42% # number of callpals executed
system.cpu.kern.callpal::swpipl                  3190     87.88%     91.29% # number of callpals executed
system.cpu.kern.callpal::rdps                      30      0.83%     92.12% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.03%     92.15% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.03%     92.18% # number of callpals executed
system.cpu.kern.callpal::rti                      224      6.17%     98.35% # number of callpals executed
system.cpu.kern.callpal::callsys                   40      1.10%     99.45% # number of callpals executed
system.cpu.kern.callpal::imb                       12      0.33%     99.78% # number of callpals executed
system.cpu.kern.callpal::rdunique                   8      0.22%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   3630                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       5600                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1600     46.62%     46.62% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       6      0.17%     46.79% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.35%     47.14% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    1814     52.86%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 3432                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1598     49.72%     49.72% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        6      0.19%     49.91% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.37%     50.28% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1598     49.72%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3214                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11469264500     95.32%     95.32% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9455500      0.08%     95.40% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                15684000      0.13%     95.53% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               537708500      4.47%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12032112500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998750                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.880926                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.936480                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 213                      
system.cpu.kern.mode_good::user                   213                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               342                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 213                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.622807                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.767568                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         2665367500     22.15%     22.15% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           9366745000     77.85%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      118                       # number of times the context was actually changed
system.cpu.numCycles                         24069078                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               33257      0.35%      0.35% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 4584258     47.69%     48.03% # Class of committed instruction
system.cpu.op_class_0::IntMult                   9387      0.10%     48.13% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     48.13% # Class of committed instruction
system.cpu.op_class_0::FloatAdd               1500812     15.61%     63.74% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                735627      7.65%     71.39% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                730106      7.59%     78.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult                14787      0.15%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                   258      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::MemRead                 265211      2.76%     81.90% # Class of committed instruction
system.cpu.op_class_0::MemWrite                941359      9.79%     91.69% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead            753928      7.84%     99.54% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            10610      0.11%     99.65% # Class of committed instruction
system.cpu.op_class_0::IprAccess                33957      0.35%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  9613557                       # Class of committed instruction
system.cpu.tickCycles                        15807637                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests           84                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        87568                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        175130                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  12034539000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  12034539000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  12034539000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  12034539000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 165                       # Transaction distribution
system.membus.trans_dist::ReadResp              32473                       # Transaction distribution
system.membus.trans_dist::WriteReq                 91                       # Transaction distribution
system.membus.trans_dist::WriteResp                91                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        57009                       # Transaction distribution
system.membus.trans_dist::WritebackClean        21418                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9132                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             55260                       # Transaction distribution
system.membus.trans_dist::ReadExResp            55260                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          21428                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10882                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port        64266                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        64266                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       198424                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       198938                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 263204                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      2741632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      2741632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      7881600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      7882024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10623656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                7                       # Total snoops (count)
system.membus.snoopTraffic                        448                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             87827                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000956                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.030912                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   87743     99.90%     99.90% # Request fanout histogram
system.membus.snoop_fanout::1                      84      0.10%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               87827                       # Request fanout histogram
system.membus.reqLayer0.occupancy              384000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           515892000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               4.3                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          350448750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.9                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  12034539000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          113665500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  12034539000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  12034539000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  12034539000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  12034539000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  12034539000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  12034539000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  12034539000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  12034539000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  12034539000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  12034539000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  12034539000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  12034539000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  12034539000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  12034539000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  12034539000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  12034539000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  12034539000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  12034539000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  12034539000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  12034539000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  12034539000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  12034539000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  12034539000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  12034539000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  12034539000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  12034539000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  12034539000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  12034539000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        1370880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4233024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5603904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      1370880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1370880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3648576                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3648576                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           21420                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           66141                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               87561                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        57009                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              57009                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         113912132                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         351739605                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             465651738                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    113912132                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        113912132                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      303175385                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            303175385                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      303175385                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        113912132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        351739605                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            768827123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     77984.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     19050.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     66048.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000486768500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4552                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4552                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              247800                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              73551                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       87562                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      78375                       # Number of write requests accepted
system.mem_ctrls.readBursts                     87562                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    78375                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2464                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   391                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5021                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5576                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4807                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4583                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4680                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5301                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             5615                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5733                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4854                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4434                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5487                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4828                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4275                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4082                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5038                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4973                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4857                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4781                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6442                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4513                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4551                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.86                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    830221000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  425490000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2425808500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9756.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28506.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    70584                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   63087                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.94                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                80.90                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 87562                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                78375                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   81691                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3313                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      94                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        29426                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    354.690410                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   208.015772                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   357.855540                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         9445     32.10%     32.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7244     24.62%     56.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3171     10.78%     67.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1576      5.36%     72.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          892      3.03%     75.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1153      3.92%     79.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          443      1.51%     81.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          388      1.32%     82.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5114     17.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        29426                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4552                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.697056                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.085565                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.225398                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7              11      0.24%      0.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15            391      8.59%      8.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23          3877     85.17%     94.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           162      3.56%     97.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            40      0.88%     98.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            23      0.51%     98.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            16      0.35%     99.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             9      0.20%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             5      0.11%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             6      0.13%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             3      0.07%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             4      0.09%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            2      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            1      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::216-223            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4552                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4552                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.133787                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.103241                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.020071                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2000     43.94%     43.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               31      0.68%     44.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2449     53.80%     98.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               56      1.23%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               16      0.35%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4552                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5446272                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  157696                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4991552                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5603968                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5016000                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       452.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       414.77                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    465.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    416.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.78                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.54                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12034542000                       # Total gap between requests
system.mem_ctrls.avgGap                      72524.77                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      1219200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4227072                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4991552                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 101308409.071589693427                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 351245028.995294272900                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 414768858.200550913811                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        21421                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        66141                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        78375                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    624415250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1801393250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 288494265250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29149.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27235.65                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3680947.56                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    81.97                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            116431980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             61904040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           322335300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          208909620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     950233440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       4572132450                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        771046080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7002992910                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        581.907866                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1945024250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    401960000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   9687554750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             93626820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             49767630                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           285264420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          198213840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     950233440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4528791360                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        807543840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         6913441350                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        574.466654                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2041940750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    401960000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   9590638250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  12034539000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  165                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 165                       # Transaction distribution
system.iobus.trans_dist::WriteReq                  91                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 91                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          428                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          512                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     512                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          214                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          424                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      424                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                36000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              421000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              301000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               47000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     12034539000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  12034539000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2775661                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2775661                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2775661                       # number of overall hits
system.cpu.icache.overall_hits::total         2775661                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        21427                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          21427                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        21427                       # number of overall misses
system.cpu.icache.overall_misses::total         21427                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   1326684500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1326684500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   1326684500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1326684500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2797088                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2797088                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2797088                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2797088                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.007660                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007660                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.007660                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007660                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61916.483875                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61916.483875                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61916.483875                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61916.483875                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        21418                       # number of writebacks
system.cpu.icache.writebacks::total             21418                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        21427                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        21427                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        21427                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        21427                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1305257500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1305257500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1305257500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1305257500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007660                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007660                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007660                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007660                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60916.483875                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60916.483875                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60916.483875                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60916.483875                       # average overall mshr miss latency
system.cpu.icache.replacements                  21418                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2775661                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2775661                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        21427                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         21427                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1326684500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1326684500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2797088                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2797088                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.007660                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007660                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61916.483875                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61916.483875                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        21427                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        21427                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1305257500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1305257500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007660                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007660                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60916.483875                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60916.483875                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  12034539000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.991170                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2803413                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             21939                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            127.782169                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.991170                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999983                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999983                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          408                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5615603                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5615603                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  12034539000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1835864                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1835864                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1835864                       # number of overall hits
system.cpu.dcache.overall_hits::total         1835864                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       122563                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         122563                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       122563                       # number of overall misses
system.cpu.dcache.overall_misses::total        122563                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   7074018000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7074018000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   7074018000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7074018000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1958427                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1958427                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1958427                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1958427                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.062582                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.062582                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.062582                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.062582                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 57717.402479                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57717.402479                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 57717.402479                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57717.402479                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        57009                       # number of writebacks
system.cpu.dcache.writebacks::total             57009                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        56745                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        56745                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        56745                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        56745                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        65818                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        65818                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        65818                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        65818                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          256                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          256                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3875208000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3875208000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3875208000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3875208000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     35871000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     35871000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.033608                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.033608                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.033608                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.033608                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 58877.632259                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58877.632259                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 58877.632259                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58877.632259                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 140121.093750                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 140121.093750                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  66141                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       999753                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          999753                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        12747                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         12747                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    852039000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    852039000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1012500                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1012500                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012590                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012590                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66842.315839                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66842.315839                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2190                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2190                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10557                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10557                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          165                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          165                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    706569000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    706569000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     35871000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     35871000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010427                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010427                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66928.957090                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66928.957090                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data       217400                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total       217400                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       836111                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         836111                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       109816                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       109816                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   6221979000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6221979000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       945927                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       945927                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.116094                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.116094                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 56658.219203                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56658.219203                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        54555                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        54555                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        55261                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        55261                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           91                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           91                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3168639000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3168639000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.058420                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.058420                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 57339.516114                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57339.516114                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         4495                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         4495                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          325                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          325                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     24067500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     24067500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         4820                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         4820                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.067427                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.067427                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 74053.846154                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 74053.846154                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          325                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          325                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     23742500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     23742500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.067427                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.067427                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 73053.846154                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73053.846154                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         4769                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         4769                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         4769                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         4769                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  12034539000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7572512                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             67165                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            112.744912                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          872                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           95                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4002173                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4002173                       # Number of data accesses

---------- End Simulation Statistics   ----------
