 
****************************************
Report : qor
Design : vsdcaravel
Version: T-2022.03-SP5
Date   : Fri Dec 12 18:58:39 2025
****************************************


  Timing Path Group (none)
  -----------------------------------
  Levels of Logic:               6.00
  Critical Path Length:          3.73
  Critical Path Slack:         uninit
  Critical Path Clk Period:       n/a
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:       1453
  Hierarchical Port Count:      14189
  Leaf Cell Count:              25481
  Buf/Inv Cell Count:            3677
  Buf Cell Count:                 545
  Inv Cell Count:                3137
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     18657
  Sequential Cell Count:         6824
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:   343795.630046
  Noncombinational Area:
                        431042.669125
  Buf/Inv Area:          30296.819871
  Total Buffer Area:          8292.84
  Total Inverter Area:       22333.28
  Macro/Black Box Area:   3986.640190
  Net Area:              36088.906071
  -----------------------------------
  Cell Area:            778824.939361
  Design Area:          814913.845432


  Design Rules
  -----------------------------------
  Total Number of Nets:         30249
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: nanodc.iitgn.ac.in

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   11.25
  Logic Optimization:                 11.41
  Mapping Optimization:                8.96
  -----------------------------------------
  Overall Compile Time:               35.77
  Overall Compile Wall Clock Time:    36.34

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
