# Register File Design for the VeriRisc CPU

## Driver Architecture

<p align="center">
  <img src="https://github.com/A-Hares/VeriRisc_CPU/assets/139650137/e100a2c2-a8fd-45ce-9925-8b72efefa302" />
</p>

## TestBench Results
<p align="center">
  <img src="https://github.com/A-Hares/VeriRisc_CPU/assets/139650137/937f413d-7042-4606-b729-d3acca5b792e" />
</p>

<p align="center">
  <img src="https://github.com/A-Hares/VeriRisc_CPU/assets/139650137/807dde9b-ea0b-48d0-9483-1bed914687a0" />
</p>
