Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Nov 20 00:26:35 2024
| Host         : supercomputerjr running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file stopwatch_main_timing_summary_routed.rpt -pb stopwatch_main_timing_summary_routed.pb -rpx stopwatch_main_timing_summary_routed.rpx -warn_on_violation
| Design       : stopwatch_main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    18          
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (18)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (18)
5. checking no_input_delay (2)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (18)
-------------------------
 There are 18 register/latch pins with no clock driven by root clock pin: c1/divider_reg[15]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (18)
-------------------------------------------------
 There are 18 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.546        0.000                      0                   16        0.324        0.000                      0                   16        4.500        0.000                       0                    17  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.546        0.000                      0                   16        0.324        0.000                      0                   16        4.500        0.000                       0                    17  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.546ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.546ns  (required time - arrival time)
  Source:                 c1/divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/divider_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 1.692ns (68.952%)  route 0.762ns (31.048%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.626     5.147    c1/clk
    SLICE_X0Y19          FDRE                                         r  c1/divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  c1/divider_reg[1]/Q
                         net (fo=1, routed)           0.762     6.365    c1/divider_reg_n_0_[1]
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.039 r  c1/divider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.039    c1/divider_reg[0]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.153 r  c1/divider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.153    c1/divider_reg[4]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.267 r  c1/divider_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.267    c1/divider_reg[8]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.601 r  c1/divider_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.601    c1/divider_reg[12]_i_1_n_6
    SLICE_X0Y22          FDRE                                         r  c1/divider_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.505    14.846    c1/clk
    SLICE_X0Y22          FDRE                                         r  c1/divider_reg[13]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X0Y22          FDRE (Setup_fdre_C_D)        0.062    15.147    c1/divider_reg[13]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                          -7.601    
  -------------------------------------------------------------------
                         slack                                  7.546    

Slack (MET) :             7.567ns  (required time - arrival time)
  Source:                 c1/divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/divider_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.433ns  (logic 1.671ns (68.684%)  route 0.762ns (31.316%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.626     5.147    c1/clk
    SLICE_X0Y19          FDRE                                         r  c1/divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  c1/divider_reg[1]/Q
                         net (fo=1, routed)           0.762     6.365    c1/divider_reg_n_0_[1]
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.039 r  c1/divider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.039    c1/divider_reg[0]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.153 r  c1/divider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.153    c1/divider_reg[4]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.267 r  c1/divider_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.267    c1/divider_reg[8]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.580 r  c1/divider_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.580    c1/divider_reg[12]_i_1_n_4
    SLICE_X0Y22          FDRE                                         r  c1/divider_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.505    14.846    c1/clk
    SLICE_X0Y22          FDRE                                         r  c1/divider_reg[15]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X0Y22          FDRE (Setup_fdre_C_D)        0.062    15.147    c1/divider_reg[15]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                          -7.580    
  -------------------------------------------------------------------
                         slack                                  7.567    

Slack (MET) :             7.641ns  (required time - arrival time)
  Source:                 c1/divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/divider_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.359ns  (logic 1.597ns (67.702%)  route 0.762ns (32.298%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.626     5.147    c1/clk
    SLICE_X0Y19          FDRE                                         r  c1/divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  c1/divider_reg[1]/Q
                         net (fo=1, routed)           0.762     6.365    c1/divider_reg_n_0_[1]
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.039 r  c1/divider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.039    c1/divider_reg[0]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.153 r  c1/divider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.153    c1/divider_reg[4]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.267 r  c1/divider_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.267    c1/divider_reg[8]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.506 r  c1/divider_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.506    c1/divider_reg[12]_i_1_n_5
    SLICE_X0Y22          FDRE                                         r  c1/divider_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.505    14.846    c1/clk
    SLICE_X0Y22          FDRE                                         r  c1/divider_reg[14]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X0Y22          FDRE (Setup_fdre_C_D)        0.062    15.147    c1/divider_reg[14]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                          -7.506    
  -------------------------------------------------------------------
                         slack                                  7.641    

Slack (MET) :             7.657ns  (required time - arrival time)
  Source:                 c1/divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/divider_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.343ns  (logic 1.581ns (67.481%)  route 0.762ns (32.519%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.626     5.147    c1/clk
    SLICE_X0Y19          FDRE                                         r  c1/divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  c1/divider_reg[1]/Q
                         net (fo=1, routed)           0.762     6.365    c1/divider_reg_n_0_[1]
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.039 r  c1/divider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.039    c1/divider_reg[0]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.153 r  c1/divider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.153    c1/divider_reg[4]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.267 r  c1/divider_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.267    c1/divider_reg[8]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.490 r  c1/divider_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.490    c1/divider_reg[12]_i_1_n_7
    SLICE_X0Y22          FDRE                                         r  c1/divider_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.505    14.846    c1/clk
    SLICE_X0Y22          FDRE                                         r  c1/divider_reg[12]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X0Y22          FDRE (Setup_fdre_C_D)        0.062    15.147    c1/divider_reg[12]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                          -7.490    
  -------------------------------------------------------------------
                         slack                                  7.657    

Slack (MET) :             7.662ns  (required time - arrival time)
  Source:                 c1/divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/divider_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.340ns  (logic 1.578ns (67.440%)  route 0.762ns (32.560%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.626     5.147    c1/clk
    SLICE_X0Y19          FDRE                                         r  c1/divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  c1/divider_reg[1]/Q
                         net (fo=1, routed)           0.762     6.365    c1/divider_reg_n_0_[1]
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.039 r  c1/divider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.039    c1/divider_reg[0]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.153 r  c1/divider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.153    c1/divider_reg[4]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.487 r  c1/divider_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.487    c1/divider_reg[8]_i_1_n_6
    SLICE_X0Y21          FDRE                                         r  c1/divider_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.507    14.848    c1/clk
    SLICE_X0Y21          FDRE                                         r  c1/divider_reg[9]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X0Y21          FDRE (Setup_fdre_C_D)        0.062    15.149    c1/divider_reg[9]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                          -7.487    
  -------------------------------------------------------------------
                         slack                                  7.662    

Slack (MET) :             7.683ns  (required time - arrival time)
  Source:                 c1/divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/divider_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.319ns  (logic 1.557ns (67.145%)  route 0.762ns (32.855%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.626     5.147    c1/clk
    SLICE_X0Y19          FDRE                                         r  c1/divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  c1/divider_reg[1]/Q
                         net (fo=1, routed)           0.762     6.365    c1/divider_reg_n_0_[1]
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.039 r  c1/divider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.039    c1/divider_reg[0]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.153 r  c1/divider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.153    c1/divider_reg[4]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.466 r  c1/divider_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.466    c1/divider_reg[8]_i_1_n_4
    SLICE_X0Y21          FDRE                                         r  c1/divider_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.507    14.848    c1/clk
    SLICE_X0Y21          FDRE                                         r  c1/divider_reg[11]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X0Y21          FDRE (Setup_fdre_C_D)        0.062    15.149    c1/divider_reg[11]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                          -7.466    
  -------------------------------------------------------------------
                         slack                                  7.683    

Slack (MET) :             7.757ns  (required time - arrival time)
  Source:                 c1/divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/divider_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.245ns  (logic 1.483ns (66.062%)  route 0.762ns (33.938%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.626     5.147    c1/clk
    SLICE_X0Y19          FDRE                                         r  c1/divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  c1/divider_reg[1]/Q
                         net (fo=1, routed)           0.762     6.365    c1/divider_reg_n_0_[1]
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.039 r  c1/divider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.039    c1/divider_reg[0]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.153 r  c1/divider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.153    c1/divider_reg[4]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.392 r  c1/divider_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.392    c1/divider_reg[8]_i_1_n_5
    SLICE_X0Y21          FDRE                                         r  c1/divider_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.507    14.848    c1/clk
    SLICE_X0Y21          FDRE                                         r  c1/divider_reg[10]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X0Y21          FDRE (Setup_fdre_C_D)        0.062    15.149    c1/divider_reg[10]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                          -7.392    
  -------------------------------------------------------------------
                         slack                                  7.757    

Slack (MET) :             7.773ns  (required time - arrival time)
  Source:                 c1/divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/divider_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.229ns  (logic 1.467ns (65.818%)  route 0.762ns (34.182%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.626     5.147    c1/clk
    SLICE_X0Y19          FDRE                                         r  c1/divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  c1/divider_reg[1]/Q
                         net (fo=1, routed)           0.762     6.365    c1/divider_reg_n_0_[1]
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.039 r  c1/divider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.039    c1/divider_reg[0]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.153 r  c1/divider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.153    c1/divider_reg[4]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.376 r  c1/divider_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.376    c1/divider_reg[8]_i_1_n_7
    SLICE_X0Y21          FDRE                                         r  c1/divider_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.507    14.848    c1/clk
    SLICE_X0Y21          FDRE                                         r  c1/divider_reg[8]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X0Y21          FDRE (Setup_fdre_C_D)        0.062    15.149    c1/divider_reg[8]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                          -7.376    
  -------------------------------------------------------------------
                         slack                                  7.773    

Slack (MET) :             7.777ns  (required time - arrival time)
  Source:                 c1/divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/divider_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.226ns  (logic 1.464ns (65.772%)  route 0.762ns (34.228%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.626     5.147    c1/clk
    SLICE_X0Y19          FDRE                                         r  c1/divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  c1/divider_reg[1]/Q
                         net (fo=1, routed)           0.762     6.365    c1/divider_reg_n_0_[1]
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.039 r  c1/divider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.039    c1/divider_reg[0]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.373 r  c1/divider_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.373    c1/divider_reg[4]_i_1_n_6
    SLICE_X0Y20          FDRE                                         r  c1/divider_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.508    14.849    c1/clk
    SLICE_X0Y20          FDRE                                         r  c1/divider_reg[5]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X0Y20          FDRE (Setup_fdre_C_D)        0.062    15.150    c1/divider_reg[5]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -7.373    
  -------------------------------------------------------------------
                         slack                                  7.777    

Slack (MET) :             7.798ns  (required time - arrival time)
  Source:                 c1/divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/divider_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.205ns  (logic 1.443ns (65.446%)  route 0.762ns (34.554%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.626     5.147    c1/clk
    SLICE_X0Y19          FDRE                                         r  c1/divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  c1/divider_reg[1]/Q
                         net (fo=1, routed)           0.762     6.365    c1/divider_reg_n_0_[1]
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.039 r  c1/divider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.039    c1/divider_reg[0]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.352 r  c1/divider_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.352    c1/divider_reg[4]_i_1_n_4
    SLICE_X0Y20          FDRE                                         r  c1/divider_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.508    14.849    c1/clk
    SLICE_X0Y20          FDRE                                         r  c1/divider_reg[7]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X0Y20          FDRE (Setup_fdre_C_D)        0.062    15.150    c1/divider_reg[7]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -7.352    
  -------------------------------------------------------------------
                         slack                                  7.798    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 c1/divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/divider_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.587     1.470    c1/clk
    SLICE_X0Y19          FDRE                                         r  c1/divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.141     1.611 f  c1/divider_reg[0]/Q
                         net (fo=1, routed)           0.173     1.784    c1/divider_reg_n_0_[0]
    SLICE_X0Y19          LUT1 (Prop_lut1_I0_O)        0.045     1.829 r  c1/divider[0]_i_2/O
                         net (fo=1, routed)           0.000     1.829    c1/divider[0]_i_2_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.899 r  c1/divider_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.899    c1/divider_reg[0]_i_1_n_7
    SLICE_X0Y19          FDRE                                         r  c1/divider_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.856     1.983    c1/clk
    SLICE_X0Y19          FDRE                                         r  c1/divider_reg[0]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X0Y19          FDRE (Hold_fdre_C_D)         0.105     1.575    c1/divider_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 c1/divider_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/divider_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.585     1.468    c1/clk
    SLICE_X0Y22          FDRE                                         r  c1/divider_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  c1/divider_reg[12]/Q
                         net (fo=1, routed)           0.176     1.786    c1/divider_reg_n_0_[12]
    SLICE_X0Y22          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.901 r  c1/divider_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.901    c1/divider_reg[12]_i_1_n_7
    SLICE_X0Y22          FDRE                                         r  c1/divider_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.853     1.980    c1/clk
    SLICE_X0Y22          FDRE                                         r  c1/divider_reg[12]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X0Y22          FDRE (Hold_fdre_C_D)         0.105     1.573    c1/divider_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 c1/divider_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/divider_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.585     1.468    c1/clk
    SLICE_X0Y21          FDRE                                         r  c1/divider_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  c1/divider_reg[8]/Q
                         net (fo=1, routed)           0.176     1.786    c1/divider_reg_n_0_[8]
    SLICE_X0Y21          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.901 r  c1/divider_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.901    c1/divider_reg[8]_i_1_n_7
    SLICE_X0Y21          FDRE                                         r  c1/divider_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.854     1.981    c1/clk
    SLICE_X0Y21          FDRE                                         r  c1/divider_reg[8]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X0Y21          FDRE (Hold_fdre_C_D)         0.105     1.573    c1/divider_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 c1/divider_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/divider_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.586     1.469    c1/clk
    SLICE_X0Y20          FDRE                                         r  c1/divider_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  c1/divider_reg[4]/Q
                         net (fo=1, routed)           0.176     1.787    c1/divider_reg_n_0_[4]
    SLICE_X0Y20          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.902 r  c1/divider_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.902    c1/divider_reg[4]_i_1_n_7
    SLICE_X0Y20          FDRE                                         r  c1/divider_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.855     1.982    c1/clk
    SLICE_X0Y20          FDRE                                         r  c1/divider_reg[4]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X0Y20          FDRE (Hold_fdre_C_D)         0.105     1.574    c1/divider_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 c1/divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/divider_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.292ns (62.850%)  route 0.173ns (37.150%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.587     1.470    c1/clk
    SLICE_X0Y19          FDRE                                         r  c1/divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.141     1.611 f  c1/divider_reg[0]/Q
                         net (fo=1, routed)           0.173     1.784    c1/divider_reg_n_0_[0]
    SLICE_X0Y19          LUT1 (Prop_lut1_I0_O)        0.045     1.829 r  c1/divider[0]_i_2/O
                         net (fo=1, routed)           0.000     1.829    c1/divider[0]_i_2_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.935 r  c1/divider_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.935    c1/divider_reg[0]_i_1_n_6
    SLICE_X0Y19          FDRE                                         r  c1/divider_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.856     1.983    c1/clk
    SLICE_X0Y19          FDRE                                         r  c1/divider_reg[1]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X0Y19          FDRE (Hold_fdre_C_D)         0.105     1.575    c1/divider_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 c1/divider_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/divider_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.585     1.468    c1/clk
    SLICE_X0Y22          FDRE                                         r  c1/divider_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  c1/divider_reg[12]/Q
                         net (fo=1, routed)           0.176     1.786    c1/divider_reg_n_0_[12]
    SLICE_X0Y22          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.937 r  c1/divider_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.937    c1/divider_reg[12]_i_1_n_6
    SLICE_X0Y22          FDRE                                         r  c1/divider_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.853     1.980    c1/clk
    SLICE_X0Y22          FDRE                                         r  c1/divider_reg[13]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X0Y22          FDRE (Hold_fdre_C_D)         0.105     1.573    c1/divider_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 c1/divider_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/divider_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.585     1.468    c1/clk
    SLICE_X0Y21          FDRE                                         r  c1/divider_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  c1/divider_reg[8]/Q
                         net (fo=1, routed)           0.176     1.786    c1/divider_reg_n_0_[8]
    SLICE_X0Y21          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.937 r  c1/divider_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.937    c1/divider_reg[8]_i_1_n_6
    SLICE_X0Y21          FDRE                                         r  c1/divider_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.854     1.981    c1/clk
    SLICE_X0Y21          FDRE                                         r  c1/divider_reg[9]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X0Y21          FDRE (Hold_fdre_C_D)         0.105     1.573    c1/divider_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 c1/divider_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/divider_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.586     1.469    c1/clk
    SLICE_X0Y20          FDRE                                         r  c1/divider_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  c1/divider_reg[4]/Q
                         net (fo=1, routed)           0.176     1.787    c1/divider_reg_n_0_[4]
    SLICE_X0Y20          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.938 r  c1/divider_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.938    c1/divider_reg[4]_i_1_n_6
    SLICE_X0Y20          FDRE                                         r  c1/divider_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.855     1.982    c1/clk
    SLICE_X0Y20          FDRE                                         r  c1/divider_reg[5]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X0Y20          FDRE (Hold_fdre_C_D)         0.105     1.574    c1/divider_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 c1/divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/divider_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.332ns (65.795%)  route 0.173ns (34.205%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.587     1.470    c1/clk
    SLICE_X0Y19          FDRE                                         r  c1/divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.141     1.611 f  c1/divider_reg[0]/Q
                         net (fo=1, routed)           0.173     1.784    c1/divider_reg_n_0_[0]
    SLICE_X0Y19          LUT1 (Prop_lut1_I0_O)        0.045     1.829 r  c1/divider[0]_i_2/O
                         net (fo=1, routed)           0.000     1.829    c1/divider[0]_i_2_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     1.975 r  c1/divider_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.975    c1/divider_reg[0]_i_1_n_5
    SLICE_X0Y19          FDRE                                         r  c1/divider_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.856     1.983    c1/clk
    SLICE_X0Y19          FDRE                                         r  c1/divider_reg[2]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X0Y19          FDRE (Hold_fdre_C_D)         0.105     1.575    c1/divider_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 c1/divider_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/divider_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.332ns (65.297%)  route 0.176ns (34.703%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.585     1.468    c1/clk
    SLICE_X0Y21          FDRE                                         r  c1/divider_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  c1/divider_reg[8]/Q
                         net (fo=1, routed)           0.176     1.786    c1/divider_reg_n_0_[8]
    SLICE_X0Y21          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.191     1.977 r  c1/divider_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.977    c1/divider_reg[8]_i_1_n_5
    SLICE_X0Y21          FDRE                                         r  c1/divider_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.854     1.981    c1/clk
    SLICE_X0Y21          FDRE                                         r  c1/divider_reg[10]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X0Y21          FDRE (Hold_fdre_C_D)         0.105     1.573    c1/divider_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.403    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y19    c1/divider_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y21    c1/divider_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y21    c1/divider_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y22    c1/divider_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y22    c1/divider_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y22    c1/divider_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y22    c1/divider_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y19    c1/divider_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y19    c1/divider_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19    c1/divider_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19    c1/divider_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    c1/divider_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    c1/divider_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    c1/divider_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    c1/divider_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22    c1/divider_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22    c1/divider_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22    c1/divider_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22    c1/divider_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19    c1/divider_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19    c1/divider_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    c1/divider_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    c1/divider_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    c1/divider_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    c1/divider_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22    c1/divider_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22    c1/divider_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22    c1/divider_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22    c1/divider_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 c6/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.867ns  (logic 4.470ns (50.416%)  route 4.397ns (49.584%))
  Logic Levels:           5  (FDRE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE                         0.000     0.000 r  c6/FSM_sequential_state_reg[1]/C
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  c6/FSM_sequential_state_reg[1]/Q
                         net (fo=28, routed)          1.364     1.783    c6/state[1]
    SLICE_X64Y22         LUT5 (Prop_lut5_I3_O)        0.299     2.082 r  c6/sseg_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.846     2.928    c6/sseg_OBUF[1]_inst_i_4_n_0
    SLICE_X65Y22         LUT6 (Prop_lut6_I5_O)        0.124     3.052 r  c6/sseg_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.473     3.525    c6/sseg_OBUF[1]_inst_i_3_n_0
    SLICE_X65Y22         LUT6 (Prop_lut6_I5_O)        0.124     3.649 r  c6/sseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.713     5.363    sseg_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504     8.867 r  sseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.867    sseg[1]
    V5                                                                r  sseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sseg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.410ns  (logic 4.486ns (53.339%)  route 3.924ns (46.661%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE                         0.000     0.000 r  c6/FSM_sequential_state_reg[1]/C
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  c6/FSM_sequential_state_reg[1]/Q
                         net (fo=28, routed)          1.242     1.661    c6/state[1]
    SLICE_X65Y23         LUT2 (Prop_lut2_I1_O)        0.299     1.960 f  c6/an_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           0.807     2.767    c6/an_OBUF[3]
    SLICE_X64Y23         LUT6 (Prop_lut6_I0_O)        0.124     2.891 r  c6/sseg_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.162     3.053    c6/sseg_OBUF[2]_inst_i_4_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I5_O)        0.124     3.177 r  c6/sseg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.713     4.890    sseg_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520     8.410 r  sseg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.410    sseg[2]
    U5                                                                r  sseg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.395ns  (logic 4.607ns (54.881%)  route 3.788ns (45.119%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE                         0.000     0.000 r  c6/FSM_sequential_state_reg[1]/C
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  c6/FSM_sequential_state_reg[1]/Q
                         net (fo=28, routed)          1.022     1.441    c6/state[1]
    SLICE_X65Y23         LUT2 (Prop_lut2_I1_O)        0.327     1.768 f  c6/an_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           1.088     2.856    c6/an_OBUF[2]
    SLICE_X64Y24         LUT6 (Prop_lut6_I1_O)        0.332     3.188 r  c6/sseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.677     4.866    sseg_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.529     8.395 r  sseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.395    sseg[5]
    W6                                                                r  sseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.317ns  (logic 4.378ns (52.633%)  route 3.940ns (47.367%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE                         0.000     0.000 r  c6/FSM_sequential_state_reg[1]/C
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  c6/FSM_sequential_state_reg[1]/Q
                         net (fo=28, routed)          1.256     1.675    c6/state[1]
    SLICE_X63Y22         LUT6 (Prop_lut6_I1_O)        0.299     1.974 r  c6/sseg_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.799     2.773    c6/sseg_OBUF[3]_inst_i_2_n_0
    SLICE_X63Y23         LUT4 (Prop_lut4_I0_O)        0.124     2.897 r  c6/sseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.884     4.782    sseg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     8.317 r  sseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.317    sseg[3]
    V8                                                                r  sseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.288ns  (logic 4.603ns (55.542%)  route 3.685ns (44.458%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE                         0.000     0.000 r  c6/FSM_sequential_state_reg[1]/C
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  c6/FSM_sequential_state_reg[1]/Q
                         net (fo=28, routed)          1.364     1.783    c6/state[1]
    SLICE_X64Y22         LUT5 (Prop_lut5_I1_O)        0.321     2.104 r  c6/sseg_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.661     2.766    c6/sseg_OBUF[4]_inst_i_5_n_0
    SLICE_X65Y22         LUT4 (Prop_lut4_I3_O)        0.328     3.094 r  c6/sseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.659     4.753    sseg_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535     8.288 r  sseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.288    sseg[4]
    U8                                                                r  sseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/counter_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.165ns  (logic 4.373ns (53.563%)  route 3.792ns (46.437%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDRE                         0.000     0.000 r  c6/counter_reg[11]/C
    SLICE_X59Y23         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  c6/counter_reg[11]/Q
                         net (fo=8, routed)           1.046     1.465    c6/counter_reg_n_0_[11]
    SLICE_X63Y22         LUT6 (Prop_lut6_I1_O)        0.299     1.764 r  c6/sseg_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.823     2.587    c6/sseg_OBUF[0]_inst_i_4_n_0
    SLICE_X64Y22         LUT4 (Prop_lut4_I2_O)        0.124     2.711 r  c6/sseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.922     4.634    sseg_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531     8.165 r  sseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.165    sseg[0]
    U7                                                                r  sseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.924ns  (logic 4.353ns (54.932%)  route 3.571ns (45.068%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE                         0.000     0.000 r  c6/FSM_sequential_state_reg[1]/C
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  c6/FSM_sequential_state_reg[1]/Q
                         net (fo=28, routed)          1.102     1.521    c6/state[1]
    SLICE_X62Y23         LUT6 (Prop_lut6_I5_O)        0.299     1.820 r  c6/sseg_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.670     2.490    c6/sseg_OBUF[6]_inst_i_3_n_0
    SLICE_X62Y23         LUT4 (Prop_lut4_I1_O)        0.124     2.614 r  c6/sseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.799     4.413    sseg_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511     7.924 r  sseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.924    sseg[6]
    W7                                                                r  sseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.505ns  (logic 4.477ns (59.657%)  route 3.028ns (40.343%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE                         0.000     0.000 r  c6/FSM_sequential_state_reg[1]/C
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  c6/FSM_sequential_state_reg[1]/Q
                         net (fo=28, routed)          1.022     1.441    c6/state[1]
    SLICE_X65Y23         LUT2 (Prop_lut2_I1_O)        0.327     1.768 r  c6/an_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           2.006     3.774    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.731     7.505 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.505    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.364ns  (logic 4.228ns (57.416%)  route 3.136ns (42.584%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE                         0.000     0.000 r  c6/FSM_sequential_state_reg[1]/C
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  c6/FSM_sequential_state_reg[1]/Q
                         net (fo=28, routed)          1.242     1.661    c6/state[1]
    SLICE_X65Y23         LUT2 (Prop_lut2_I1_O)        0.299     1.960 r  c6/an_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           1.894     3.854    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510     7.364 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.364    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.231ns  (logic 4.449ns (61.524%)  route 2.782ns (38.476%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE                         0.000     0.000 r  c6/FSM_sequential_state_reg[1]/C
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  c6/FSM_sequential_state_reg[1]/Q
                         net (fo=28, routed)          0.878     1.297    c6/state[1]
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.325     1.622 r  c6/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.904     3.526    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705     7.231 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.231    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 c6/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            c6/FSM_sequential_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.404ns  (logic 0.183ns (45.282%)  route 0.221ns (54.718%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE                         0.000     0.000 r  c6/FSM_sequential_state_reg[0]/C
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  c6/FSM_sequential_state_reg[0]/Q
                         net (fo=29, routed)          0.221     0.362    c6/state[0]
    SLICE_X62Y24         LUT2 (Prop_lut2_I0_O)        0.042     0.404 r  c6/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.404    c6/next_state[1]
    SLICE_X62Y24         FDRE                                         r  c6/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            c6/FSM_sequential_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.407ns  (logic 0.186ns (45.685%)  route 0.221ns (54.315%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE                         0.000     0.000 r  c6/FSM_sequential_state_reg[0]/C
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  c6/FSM_sequential_state_reg[0]/Q
                         net (fo=29, routed)          0.221     0.362    c6/state[0]
    SLICE_X62Y24         LUT1 (Prop_lut1_I0_O)        0.045     0.407 r  c6/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.407    c6/next_state[0]
    SLICE_X62Y24         FDRE                                         r  c6/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            c6/counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.447ns  (logic 0.186ns (41.597%)  route 0.261ns (58.403%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE                         0.000     0.000 r  c6/counter_reg[0]/C
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  c6/counter_reg[0]/Q
                         net (fo=10, routed)          0.261     0.402    c6/counter_reg_n_0_[0]
    SLICE_X62Y21         LUT1 (Prop_lut1_I0_O)        0.045     0.447 r  c6/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.447    c6/p_0_in[0]
    SLICE_X62Y21         FDRE                                         r  c6/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/counter_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            c6/counter_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.698ns  (logic 0.360ns (51.579%)  route 0.338ns (48.421%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT1=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDRE                         0.000     0.000 r  c6/counter_reg[10]/C
    SLICE_X59Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  c6/counter_reg[10]/Q
                         net (fo=11, routed)          0.151     0.292    c6/time2[2]
    SLICE_X60Y23         LUT1 (Prop_lut1_I0_O)        0.045     0.337 r  c6/counter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     0.337    c6/c4/x_not
    SLICE_X60Y23         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.403 r  c6/counter0_carry__1/O[1]
                         net (fo=1, routed)           0.187     0.590    c6/counter0_carry__1_n_6
    SLICE_X59Y23         LUT3 (Prop_lut3_I0_O)        0.108     0.698 r  c6/counter[10]_i_1/O
                         net (fo=1, routed)           0.000     0.698    c6/p_0_in[10]
    SLICE_X59Y23         FDRE                                         r  c6/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/counter_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            c6/counter_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.715ns  (logic 0.402ns (56.230%)  route 0.313ns (43.770%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDRE                         0.000     0.000 r  c6/counter_reg[11]/C
    SLICE_X59Y23         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  c6/counter_reg[11]/Q
                         net (fo=8, routed)           0.129     0.257    c6/counter_reg_n_0_[11]
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.165     0.422 r  c6/counter_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.184     0.606    c6/counter0[11]
    SLICE_X59Y23         LUT3 (Prop_lut3_I2_O)        0.109     0.715 r  c6/counter[11]_i_1/O
                         net (fo=1, routed)           0.000     0.715    c6/p_0_in[11]
    SLICE_X59Y23         FDRE                                         r  c6/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            c6/counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.720ns  (logic 0.395ns (54.834%)  route 0.325ns (45.166%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE                         0.000     0.000 r  c6/counter_reg[0]/C
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  c6/counter_reg[0]/Q
                         net (fo=10, routed)          0.162     0.303    c6/counter_reg_n_0_[0]
    SLICE_X61Y21         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147     0.450 r  c6/counter_reg[4]_i_2/O[0]
                         net (fo=1, routed)           0.163     0.613    c6/counter0[1]
    SLICE_X62Y21         LUT3 (Prop_lut3_I2_O)        0.107     0.720 r  c6/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.720    c6/p_0_in[1]
    SLICE_X62Y21         FDRE                                         r  c6/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            c6/counter_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.725ns  (logic 0.358ns (49.354%)  route 0.367ns (50.646%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE                         0.000     0.000 r  c6/counter_reg[6]/C
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  c6/counter_reg[6]/Q
                         net (fo=10, routed)          0.170     0.311    c6/time1[2]
    SLICE_X61Y22         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.421 r  c6/counter_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.198     0.618    c6/counter0[6]
    SLICE_X62Y22         LUT3 (Prop_lut3_I2_O)        0.107     0.725 r  c6/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     0.725    c6/p_0_in[6]
    SLICE_X62Y22         FDRE                                         r  c6/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/counter_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            c6/counter_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.757ns  (logic 0.361ns (47.684%)  route 0.396ns (52.316%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT1=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE                         0.000     0.000 r  c6/counter_reg[8]/C
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  c6/counter_reg[8]/Q
                         net (fo=10, routed)          0.171     0.312    c6/time2[0]
    SLICE_X60Y22         LUT1 (Prop_lut1_I0_O)        0.045     0.357 r  c6/counter0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     0.357    c6/counter0_carry__0_i_1_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.421 r  c6/counter0_carry__0/O[3]
                         net (fo=1, routed)           0.225     0.646    c6/counter0_carry__0_n_4
    SLICE_X62Y22         LUT3 (Prop_lut3_I0_O)        0.111     0.757 r  c6/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     0.757    c6/p_0_in[8]
    SLICE_X62Y22         FDRE                                         r  c6/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/counter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            c6/counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.780ns  (logic 0.359ns (46.005%)  route 0.421ns (53.995%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE                         0.000     0.000 r  c6/counter_reg[4]/C
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  c6/counter_reg[4]/Q
                         net (fo=10, routed)          0.213     0.354    c6/time1[0]
    SLICE_X61Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.462 r  c6/counter_reg[4]_i_2/O[3]
                         net (fo=1, routed)           0.208     0.670    c6/counter0[4]
    SLICE_X62Y22         LUT3 (Prop_lut3_I2_O)        0.110     0.780 r  c6/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.780    c6/p_0_in[4]
    SLICE_X62Y22         FDRE                                         r  c6/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/counter_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            c6/counter_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.781ns  (logic 0.359ns (45.980%)  route 0.422ns (54.020%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE                         0.000     0.000 r  c6/counter_reg[12]/C
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  c6/counter_reg[12]/Q
                         net (fo=10, routed)          0.137     0.278    c6/time3[0]
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.386 r  c6/counter_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.284     0.671    c6/counter0[12]
    SLICE_X62Y24         LUT3 (Prop_lut3_I2_O)        0.110     0.781 r  c6/counter[12]_i_1/O
                         net (fo=1, routed)           0.000     0.781    c6/p_0_in[12]
    SLICE_X62Y24         FDRE                                         r  c6/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            c1/divider_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.122ns  (logic 1.441ns (46.169%)  route 1.680ns (53.831%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=16, routed)          1.680     3.122    c1/clear
    SLICE_X0Y22          FDRE                                         r  c1/divider_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.505     4.846    c1/clk
    SLICE_X0Y22          FDRE                                         r  c1/divider_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            c1/divider_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.122ns  (logic 1.441ns (46.169%)  route 1.680ns (53.831%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=16, routed)          1.680     3.122    c1/clear
    SLICE_X0Y22          FDRE                                         r  c1/divider_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.505     4.846    c1/clk
    SLICE_X0Y22          FDRE                                         r  c1/divider_reg[13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            c1/divider_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.122ns  (logic 1.441ns (46.169%)  route 1.680ns (53.831%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=16, routed)          1.680     3.122    c1/clear
    SLICE_X0Y22          FDRE                                         r  c1/divider_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.505     4.846    c1/clk
    SLICE_X0Y22          FDRE                                         r  c1/divider_reg[14]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            c1/divider_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.122ns  (logic 1.441ns (46.169%)  route 1.680ns (53.831%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=16, routed)          1.680     3.122    c1/clear
    SLICE_X0Y22          FDRE                                         r  c1/divider_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.505     4.846    c1/clk
    SLICE_X0Y22          FDRE                                         r  c1/divider_reg[15]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            c1/divider_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.983ns  (logic 1.441ns (48.311%)  route 1.542ns (51.689%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=16, routed)          1.542     2.983    c1/clear
    SLICE_X0Y21          FDRE                                         r  c1/divider_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.507     4.848    c1/clk
    SLICE_X0Y21          FDRE                                         r  c1/divider_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            c1/divider_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.983ns  (logic 1.441ns (48.311%)  route 1.542ns (51.689%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=16, routed)          1.542     2.983    c1/clear
    SLICE_X0Y21          FDRE                                         r  c1/divider_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.507     4.848    c1/clk
    SLICE_X0Y21          FDRE                                         r  c1/divider_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            c1/divider_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.983ns  (logic 1.441ns (48.311%)  route 1.542ns (51.689%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=16, routed)          1.542     2.983    c1/clear
    SLICE_X0Y21          FDRE                                         r  c1/divider_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.507     4.848    c1/clk
    SLICE_X0Y21          FDRE                                         r  c1/divider_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            c1/divider_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.983ns  (logic 1.441ns (48.311%)  route 1.542ns (51.689%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=16, routed)          1.542     2.983    c1/clear
    SLICE_X0Y21          FDRE                                         r  c1/divider_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.507     4.848    c1/clk
    SLICE_X0Y21          FDRE                                         r  c1/divider_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            c1/divider_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.835ns  (logic 1.441ns (50.838%)  route 1.394ns (49.162%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=16, routed)          1.394     2.835    c1/clear
    SLICE_X0Y20          FDRE                                         r  c1/divider_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.508     4.849    c1/clk
    SLICE_X0Y20          FDRE                                         r  c1/divider_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            c1/divider_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.835ns  (logic 1.441ns (50.838%)  route 1.394ns (49.162%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=16, routed)          1.394     2.835    c1/clear
    SLICE_X0Y20          FDRE                                         r  c1/divider_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.508     4.849    c1/clk
    SLICE_X0Y20          FDRE                                         r  c1/divider_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            c1/divider_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.705ns  (logic 0.210ns (29.719%)  route 0.496ns (70.281%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=16, routed)          0.496     0.705    c1/clear
    SLICE_X0Y19          FDRE                                         r  c1/divider_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.856     1.983    c1/clk
    SLICE_X0Y19          FDRE                                         r  c1/divider_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            c1/divider_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.705ns  (logic 0.210ns (29.719%)  route 0.496ns (70.281%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=16, routed)          0.496     0.705    c1/clear
    SLICE_X0Y19          FDRE                                         r  c1/divider_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.856     1.983    c1/clk
    SLICE_X0Y19          FDRE                                         r  c1/divider_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            c1/divider_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.705ns  (logic 0.210ns (29.719%)  route 0.496ns (70.281%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=16, routed)          0.496     0.705    c1/clear
    SLICE_X0Y19          FDRE                                         r  c1/divider_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.856     1.983    c1/clk
    SLICE_X0Y19          FDRE                                         r  c1/divider_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            c1/divider_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.705ns  (logic 0.210ns (29.719%)  route 0.496ns (70.281%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=16, routed)          0.496     0.705    c1/clear
    SLICE_X0Y19          FDRE                                         r  c1/divider_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.856     1.983    c1/clk
    SLICE_X0Y19          FDRE                                         r  c1/divider_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            c1/divider_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.768ns  (logic 0.210ns (27.271%)  route 0.559ns (72.729%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=16, routed)          0.559     0.768    c1/clear
    SLICE_X0Y20          FDRE                                         r  c1/divider_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.855     1.982    c1/clk
    SLICE_X0Y20          FDRE                                         r  c1/divider_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            c1/divider_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.768ns  (logic 0.210ns (27.271%)  route 0.559ns (72.729%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=16, routed)          0.559     0.768    c1/clear
    SLICE_X0Y20          FDRE                                         r  c1/divider_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.855     1.982    c1/clk
    SLICE_X0Y20          FDRE                                         r  c1/divider_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            c1/divider_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.768ns  (logic 0.210ns (27.271%)  route 0.559ns (72.729%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=16, routed)          0.559     0.768    c1/clear
    SLICE_X0Y20          FDRE                                         r  c1/divider_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.855     1.982    c1/clk
    SLICE_X0Y20          FDRE                                         r  c1/divider_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            c1/divider_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.768ns  (logic 0.210ns (27.271%)  route 0.559ns (72.729%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=16, routed)          0.559     0.768    c1/clear
    SLICE_X0Y20          FDRE                                         r  c1/divider_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.855     1.982    c1/clk
    SLICE_X0Y20          FDRE                                         r  c1/divider_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            c1/divider_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.832ns  (logic 0.210ns (25.195%)  route 0.622ns (74.805%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=16, routed)          0.622     0.832    c1/clear
    SLICE_X0Y21          FDRE                                         r  c1/divider_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.854     1.981    c1/clk
    SLICE_X0Y21          FDRE                                         r  c1/divider_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            c1/divider_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.832ns  (logic 0.210ns (25.195%)  route 0.622ns (74.805%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=16, routed)          0.622     0.832    c1/clear
    SLICE_X0Y21          FDRE                                         r  c1/divider_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.854     1.981    c1/clk
    SLICE_X0Y21          FDRE                                         r  c1/divider_reg[11]/C





