# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/phy/st,stm32-combophy.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: STMicroelectronics STM32MP25 USB3/PCIe ComboPHY binding.

maintainers:
  - Christian Bruel <christian.bruel@foss.st.com>

description: |
  Single lane PHY shared (exclusive) between the USB3 and PCIe controllers.
  Supports 5Gbit/s for USB3 and PCIe gen2 or 2.5Gbit/s for PCIe gen1.

properties:
  compatible:
    const: st,stm32mp25-combophy

  reg:
    maxItems: 1

  st,syscfg:
    $ref: /schemas/types.yaml#/definitions/phandle-array
    description: Phandle to the SYSCON entry required for configuring PCIe
      or USB3.

  "#phy-cells":
    const: 1
    description: |
      The cells contain the following arguments.

      - description: The PHY type
          enum:
            - PHY_TYPE_USB3
            - PHY_TYPE_PCIE

  clocks:
    anyOf:
      - description: apb-clk Bus clock mandatory to access registers.
      - description: ker-clk Internal RCC reference clock for USB3 or PCIe
      - description: pad-clk Optional on board clock input for PCIe only. Typically an
                     external 100Mhz oscillator wired on dedicated CLKIN pad. Used as reference
                     clock input instead of the ker-clk

  clock-names:
    oneOf:
      - items:
          - const: apb-clk
          - const: ker-clk

      - items:
          - const: apb-clk
          - const: ker-clk
          - const: pad-clk

  resets:
    maxItems: 1

  reset-names:
    const: phy-rst

  st,ssc-on:
    type: boolean
    description:
      A boolean property whose presence indicates that the SSC for common clock
      needs to be set.

required:
  - compatible
  - reg
  - st,syscfg
  - '#phy-cells'
  - resets
  - reset-names
  - clocks
  - clock-names

additionalProperties: false

examples:
  - |
    // Example 1: Combophy configured to use internal reference clock
    #include <dt-bindings/clock/stm32mp25-clks.h>
    #include <dt-bindings/reset/stm32mp25-resets.h>

    combophy_internal: phy@480c0000 {
              compatible = "st,stm32mp25-combophy";
              reg = <0x480c0000 0x1000>;
              #phy-cells = <1>;
              clocks = <&rcc CK_BUS_USB3PCIEPHY>, <&rcc CK_KER_USB3PCIEPHY>;
              clock-names = "apb-clk", "ker-clk";
              resets = <&rcc USB3PCIEPHY_R>;
              reset-names = "phy-rst";
              st,syscfg = <&syscfg>;
    };

  - |
    // Example 2: Combophy configured to use extrenal 100MHz reference clock
    // on CLKIN pad for PCIe
    #include <dt-bindings/clock/stm32mp25-clks.h>
    #include <dt-bindings/reset/stm32mp25-resets.h>

    clocks {
        pad_clk: pad-clk {
                #clock-cells = <0>;
                compatible = "fixed-clock";
                clock-frequency = <100000000>;
        };
    };

    combophy_pad: phy@480c0000 {
              compatible = "st,stm32mp25-combophy";
              reg = <0x480c0000 0x1000>;
              #phy-cells = <1>;
              clocks = <&rcc CK_BUS_USB3PCIEPHY>, <&rcc CK_KER_USB3PCIEPHY>, <&pad_clk>;
              clock-names = "apb-clk", "ker-clk", "pad-clk";
              resets = <&rcc USB3PCIEPHY_R>;
              reset-names = "phy-rst";
              st,syscfg = <&syscfg>;
    };
...
