From f88253c7b533f3acc5e842c90968c27694a546fc Mon Sep 17 00:00:00 2001
From: Jack Tan <jack.tan@windriver.com>
Date: Fri, 7 Mar 2014 09:45:58 +0800
Subject: [PATCH 1/2] bcm-xlp2: add the dts file of xlp8xx and xlp2xx

Fetched from wrlinux 6.0

Signed-off-by: Jack Tan <jack.tan@windriver.com>
---
 arch/mips/boot/dts/master-mn4xlp8xx-linux.dts | 1474 +++++++++++++++++++++++++
 arch/mips/boot/dts/master-mnxlp8xx-linux.dts  | 1207 ++++++++++++++++++++
 arch/mips/boot/dts/xlp2xx-helinux-ipsec.dts   |  269 +++++
 arch/mips/boot/dts/xlp2xx-helinux.dts         |  844 ++++++++++++++
 arch/mips/boot/dts/xlp2xx-linux.dts           |  839 ++++++++++++++
 arch/mips/boot/dts/xlp8xx-helinux-nat.dts     |  745 +++++++++++++
 arch/mips/boot/dts/xlp8xx-helinux-pcienet.dts |  708 ++++++++++++
 arch/mips/boot/dts/xlp8xx-helinux.dts         |  912 +++++++++++++++
 arch/mips/boot/dts/xlp9xx-linux.dts           |  340 +++---
 arch/mips/boot/dts/xlp_evp.dts                |  742 +++++++++++++
 10 files changed, 7910 insertions(+), 170 deletions(-)

diff --git a/arch/mips/boot/dts/master-mn4xlp8xx-linux.dts b/arch/mips/boot/dts/master-mn4xlp8xx-linux.dts
new file mode 100644
index 0000000..55649d6
--- /dev/null
+++ b/arch/mips/boot/dts/master-mn4xlp8xx-linux.dts
@@ -0,0 +1,1474 @@
+/* XLP8XX Device Tree Source
+ *
+ */
+
+/dts-v1/;
+/ {
+	model = "netlogic,XLP-EVP";
+        compatible = "netlogic,xlp";
+        #address-cells = <2>;
+        #size-cells = <2>;
+	/*memory range for linux. This will not appear in dom0*/
+        memory {
+                device_type = "memory";
+                reg =  <0 0x01000000 0 0x0B000000   
+                        0 0x20000000 0 0xa0000000
+                        0 0xe0000000 0 0x20000000>;
+        };
+	
+	hypervisor {
+		hypervisor-name = "Xen";
+		alloc_dom0_memory = <0>;
+		bootargs = "ncores=8 dom0_loadaddr=0x72000000 dom0_size=0x1c000000 dom0_cpumask=0xffffffff -- ";
+		domain_heap = <0x80000000 0x20000000>;
+	};
+	doms {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		dom@0 {
+			device_type = "domain";
+			os = "linux";
+
+			#address-cells = <1>;
+			#size-cells = <1>;
+			#nodes = <2>;
+			#cpumask-cells=<2>;
+
+			cpu {
+				onlinemask = <0xffffffff 0xffffffff>;
+                                nae-rx-vc = <0>;
+                                nae-fb-vc = <1>;
+                                napi-vc-mask = <0xb>;
+				sae-rx-vc = <0>; /* sharing with nae */
+				sae-rx-sync-vc  = <3>; /* should be exclusive */
+				ipsec-async-vc  = <3>;
+				ipsec-sync-vc   = <2>;
+			};
+			uart {
+				id = <0>;
+				owner = <1>;
+				sharedcfg = <0x1f000000>;
+			};
+                        fmn {
+                                node_0_vc_mask = <0xbbbbbbbb 0xbbbbbbbb 0xbbbbbbbb 0xbbbbbbbb>;
+                                node_1_vc_mask = <0xbbbbbbbb 0xbbbbbbbb 0xbbbbbbbb 0xbbbbbbbb>;
+                                node_2_vc_mask = <0xbbbbbbbb 0xbbbbbbbb 0xbbbbbbbb 0xbbbbbbbb>;
+                                node_3_vc_mask = <0xbbbbbbbb 0xbbbbbbbb 0xbbbbbbbb 0xbbbbbbbb>;                       
+			};
+			nae {
+				freein-fifo-mask = <0xffff 0xffff 0 0>;
+				/* node offsets and size */
+				vfbtbl-sw-offset = <0 0 0 0>;
+				vfbtbl-sw-nentries = <32 32 32 32>;
+				/* hw entries 40 for 2 nodes , 20 fifos each */
+				vfbtbl-hw-offset = <32 32 32 32>;
+				vfbtbl-hw-nentries = <40 40 40 40>;
+			};
+			owner-config {
+				nae = <0x3>;   // currently for node0 and node1
+				sae = <0x1>;   // for node0
+				rsa = <0x1>;
+				fmn = <0xf>;
+			};
+
+		};
+	};
+
+	chosen {
+		bootargs = "root=/dev/nfs rw nfsroot=192.168.0.1:/rootfs,nfsvers=3 ip=192.168.0.2:192.168.0.1:192.168.0.1:255.255.254.0:xlp:eth2:off console=ttyS0,115200 skew_tick=1";
+	};
+
+	/* These binaries are downloaded at the resp physical memory locations
+	 * by their corresponding bootstrapping loaders. For example,
+	 * u-boot is loaded by x-load at 193M, sysconfig is loaded by u-boot
+	 * at 1M, hypervisor by u-boot hypervisor at 136M.
+	 * On simulator all these binaries are pre-loaded by using '-F' option
+	 * for convenience. On silicon, they will be loaded by their corresponding
+	 * temporary download locations the stage-1/stage-2 firmware
+	 */
+	firmware-download {
+		u-boot        = <0x0c100000 0x3f00000>;  /* 63M @ 193M */
+		sysconfig     = <0x00100000 0x00100000>; /* 1M @ 1M */
+		hypervisor    = <0x08800000 0x00800000>; /* 8M @ 136M */
+		dom0          = <0x09000000 0x03000000>; /* 48M @ 144M */
+		domU-ramdisk  = <0x60000000 0x60800000>; /* 8M @ 1536M */
+	};
+
+	soc {
+		#address-cells = <2>;
+		#size-cells = <1>;
+		compatible = "simple-bus";
+		ranges = <0 0  0 0x18000000  0x04000000   // PCIe CFG
+			  1 0  0 0x16000000  0x01000000>; // GBU chipselects
+
+		serial0: serial@30000 {
+			device_type = "serial";
+			compatible = "ns16550";
+			reg = <0 0x30100 0xa00>;
+			reg-shift = <2>;
+			reg-io-width = <4>;
+			clock-frequency = <133333333>;
+			interrupt-parent = <&pic>;
+			interrupts = <17>;
+		};
+		serial1: serial@31000 {
+			device_type = "serial";
+			compatible = "ns16550";
+			reg = <0 0x31100 0xa00>;
+			reg-shift = <2>;
+			reg-io-width = <4>;
+			clock-frequency = <133333333>;
+			interrupt-parent = <&pic>;
+			interrupts = <18>;
+		};
+		i2c0: ocores@32000 {
+			compatible = "opencores,i2c-ocores";
+			#address-cells = <1>;
+			#size-cells = <0>;
+			reg = <0 0x32100 0xa00>;
+			reg-shift = <2>;
+			reg-io-width = <4>;
+			clock-frequency = <32000000>;
+			interrupt-parent = <&pic>;
+			interrupts = <30>;
+		};
+		i2c1: ocores@33000 {
+			compatible = "opencores,i2c-ocores";
+			#address-cells = <1>;
+			#size-cells = <0>;
+			reg = <0 0x33100 0xa00>;
+			reg-shift = <2>;
+			reg-io-width = <4>;
+			clock-frequency = <32000000>;
+			interrupt-parent = <&pic>;
+			interrupts = <31>;
+
+			rtc@68 {
+				compatible = "dallas,ds1374";
+				reg = <0x68>;
+			};
+
+			dtt@4c {
+				compatible = "national,lm90";
+				reg = <0x4c>;
+			};
+		};
+		pic: pic@4000 {
+			interrupt-controller;
+			#address-cells = <0>;
+			#interrupt-cells = <1>;
+			reg = <0 0x4000 0x200>;
+		};
+
+		nor_flash@1,0 {
+			compatible = "cfi-flash";
+			#address-cells = <1>;
+			#size-cells = <1>;
+			bank-width = <2>;
+			reg = <1 0 0x1000000>;
+
+			partition@0 {
+				label = "x-loader";
+				reg = <0x0 0x100000>; /* 1M */
+				read-only;
+			};
+
+			partition@100000 {
+				label = "u-boot";
+				reg = <0x100000 0x100000>; /* 1M */
+			};
+
+			partition@200000 {
+				label = "kernel";
+				reg = <0x200000 0x500000>; /* 5M */
+			};
+
+			partition@700000 {
+				label = "rootfs";
+				reg = <0x700000 0x800000>; /* 8M */
+			};
+
+			partition@f00000 {
+				label = "env";
+				reg = <0xf00000 0x100000>; /* 1M */
+				read-only;
+			};
+		};
+fmn@node-0 {
+        default-credits = <50>;
+        default-queue-size = <16384>;
+        fmn-spill-mem-base = <0x00000000 0x10000000>; /*0 - dynamic allocation, only for 64 bit linux */
+        fmn-spill-mem-size = <0x00000000 0x02000000>;
+	q-config {
+		/* credits from station     
+		   "cpu popq pcie0 pcie1 pcie2 pcie3 gdx rsa crypto cmp poe nae regx srio"
+		   The order and number of station should be matching with the list given above
+		   Here, credits 0 means the default credits. 
+		   Right now there is no way to configure credit of zero */
+
+                cpu {
+                        queue-size = <32768>; /* queue size for all the cpu vcs */
+                        credits-from {
+                                node-0 = <0 0 0 0 0 0 0 0 0 0 500 0 0 150>;
+                        };
+                };
+
+                nae {
+                        credits-from {
+                                node-0 = <100 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                        };
+                };
+               srio {
+                       credits-from {
+                                node-0 = <150 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                        };
+               };
+	};
+};
+fmn@node-1{
+        default-credits = <50>;
+        default-queue-size = <16384>;
+        fmn-spill-mem-base = <0x00000000 0x00000000>; /*0 - dynamic allocation */
+        fmn-spill-mem-size = <0x00000000 0x02000000>;
+	q-config{
+
+	};
+};
+fmn@node-2{
+
+};
+fmn@node-3{
+
+};
+  nae@node-0 {
+	model = "MIPS,XLP8XX NAE CFG";
+	compatible = "NETL,XLP8XX_A0";
+	#address-cells = <1>;
+	#size-cells = <1>;
+	frequency = <500>;
+
+	ucore {
+		src@1 {
+			num-opcodes = <0x240>;
+			timestamp = "Tue Apr 23 13:07:50 2013\n";
+			mask = <0xffff>;
+			opcodes = <0x3c1c0010 0x279cf808 0x3c020010 0x2442f808 0x3c030010 0x2463f808 0xac400000 0x43082b 0x1420fffd 0x24420004 0x3c1d0010 0x27bdf9c0 0x27a50020 0x27a60028 0xaca00000 0xacc00000 0xc000029 0x2021 0x1000ffff 0x0 0x3c020000 0x8c420934 0x27bdffe0 0x2403ffff 0xafbf001c 0xafb10018 0x10430009 0xafb00014 0x3c100000 0x26100934 0x2411ffff 0x40f809 0x2610fffc 0x8e020000 0x1451fffc 0x0 0x8fbf001c 0x8fb10018 0x8fb00014 0x3e00008 0x27bd0020 0x27bdfea8 0xafa00030 0xafa0002c 0xafa00028 0xafa00024 0xafa00020 0xafa0001c 0xafa00018 0xafa00014 0xafa00010 0xafa0000c 0xafa00008 0xafa00004 0x8fa30004 0x2c620048 0x10400012 0x3c040001 0x34848000 0x8fb80004 0x8fad0004 0x187080 0xd6080 0x1845821 0x8d6a0000 0x27af0034 0x1ee4821 0xad2a0000 0x8fa80004 0x25070001 0xafa70004 0x8fa60004 0x2cc50048 0x14a0fff1 0x0 0x8fa20040 0x30590002 0x13200050 0x3c020010 0x3c1f2aaa 0x37e3aaab 0x24060800 0x3c050178 0x3c040170 0x34088004 0x8d070000 0x8c4ffe4c 0xf3c02 0xafa70008 0x8c4dfe50 0xd7402 0xafae002c 0x904cfe61 0x318b001f 0xafab0000 0x8fab0008 0x8fac002c 0x8fb80000 0x3030018 0x184fc3 0x4010 0x1094023 0x85040 0x8f8c0 0x250d0006 0x3eac823 0xd7080 0x3193823 0x3ae4821 0x8d2a0034 0x77880 0x8fb90048 0x1e73821 0xeaf806 0x33ef001f 0x19c200 0x8fae0038 0x1f86821 0x8faa0044 0xd4880 0x1140001d 0x12e4821 0x299805dd 0x13000020 0x0 0x250a000c 0xa6080 0x3ac5021 0x8d5f0034 0xffc806 0x11660007 0x332a001f 0x25080012 0x86880 0x3ad7021 0x8dcb0034 0xeb4006 0x310a001f 0x31390fff 0x19c200 0x370f0001 0x34088030 0xad0f0000 0x8fa70040 0x30e90008 0x11200006 0xa5380 0x34088000 0x8000054 0xad040000 0x8000085 0x2508000c 0x145f825 0x34088000 0x8000054 0xad1f0000 0x800007e 0x250a0012 0x8fa40040 0x30830001 0x146000e2 0x3c020010 0x8fa60040 0x30c50004 0x10a00198 0x3c02dead 0x3c030002 0x80000ae 0x3442beef 0xafa00004 0x8fa70004 0x2ce90064 0x1520017f 0x0 0x8c6fbffc 0x15e2fff9 0x3c0d0001 0x3c03dead 0x3463beff 0x3c192aaa 0x3c1f0178 0x3c080170 0x3c020010 0x2466fff0 0x35a5c000 0x3724aaab 0x240a0800 0x27e90018 0x25070018 0x34088004 0x8d0c0000 0x8c59fe4c 0x194402 0xafa80008 0x8c58fe50 0x185c02 0xafab002c 0x8c4ffe54 0x31ed00ff 0xafad0018 0x8c4efe00 0xafae0010 0x8c5ffe04 0xafbf000c 0x8c59fe08 0xafb90020 0x9058fe01 0x904bfe02 0x186a00 0xb7c00 0x8fa80018 0x904bfe05 0x1aff821 0x904efe00 0x904ffe06 0x9059fe03 0xac48fe0c 0x3eec021 0x1834021 0x905ffe04 0x196600 0xb7200 0xf6c00 0x1cdc821 0x30cc021 0x904cfe07 0x33f7821 0x904efe09 0x905ffe0a 0xc5e00 0x1eb6821 0xe6200 0x904bfe08 0x904efe0b 0x1fcc00 0x1997821 0x1ebc821 0xefe00 0x33f6021 0x188c821 0x195f02 0x197900 0x30cf823 0x16f7025 0x3ee7826 0x1a86821 0xfc180 0xf4682 0x1af6023 0x1185825 0x16cc026 0x32df821 0x18ce02 0x186a00 0x3f84023 0x32d7025 0x1c8c826 0x1ff6021 0x197c02 0x19fc00 0x30cc021 0x1ff5825 0x1996023 0x16cf826 0x1f4342 0x1f6cc0 0x10d7025 0x31f7823 0x1cf7826 0x904dfe0f 0x904efe0e 0x338c821 0xf5f02 0xf6100 0x16cc025 0x3f9f821 0x904cfe0c 0x32f4023 0xe5c00 0xdce00 0x904dfe0d 0x1ff7821 0x3084026 0x32bc021 0x30cc821 0xd7200 0xf6482 0xfc380 0x32e5821 0x1986825 0x10fc826 0x32dc823 0x17ff821 0x197542 0x195ac0 0x1cb4025 0x33f6026 0x1886023 0xcc1c2 0xcfe40 0x31f6825 0x18f5826 0x16d5823 0xb7402 0xb4400 0x1c87825 0x179c026 0x30fc023 0x18ff02 0x18c900 0x30c4026 0x3f96825 0x10d7023 0xe7c82 0xe6380 0x1cbc826 0x1ecf825 0x33f6823 0x1b84026 0xd7202 0x10e5823 0x316f0fff 0xafaf0014 0x8fac0014 0xac4cfe04 0xac46fe00 0x8fbf0014 0x1fc880 0x325c021 0x8f0d0000 0x31ae001f 0xafae0000 0x8fad0008 0x8fae002c 0x8fb90000 0x3240018 0x1947c3 0x5810 0x1685823 0xb6040 0xb78c0 0x1ecf823 0x256f0006 0xf6080 0x33f4023 0x3acf821 0x8ff90034 0x8c080 0x8faf0048 0x3084021 0x119c006 0x330c001f 0xfca00 0x1997821 0x8fbf0038 0x8fac0044 0xfc080 0x118000cf 0x31f7821 0x29cc05dd 0x118000d2 0x0 0x256c000c 0xcc880 0x3b9c021 0x8f0e0034 0x10ef806 0x11aa0007 0x33ec001f 0x256b0012 0xbf880 0x3bf6021 0x8d8b0034 0x10b6806 0x31ac001f 0x31f90fff 0x19c200 0x370e0001 0x34088030 0xad0e0000 0x8fa80040 0x310f0008 0x11e000b8 0xc5b80 0x34088000 0x80000bd 0xad070000 0x3c089e37 0x3c0c2aaa 0x2446fe4c 0x24050006 0x250379b9 0x3584aaab 0x240a0800 0x3c090178 0x3c070170 0x34088004 0x8d0b0000 0x8c4cfe4c 0xcfc02 0xafbf0008 0x8c59fe4c 0x19c202 0x330f000f 0xafaf0030 0x8c4dfe50 0xd7402 0xafae002c 0x8c4bfe54 0x316800ff 0xafa80018 0x8fac0030 0xcf880 0x3e64021 0x8d19000c 0x19c302 0x330f000f 0xafaf0028 0x8d0d000c 0x31ae003f 0xafae0024 0x8fab0018 0x11650071 0x0 0x8c4ffe00 0xafaf0010 0x8c4cfe04 0xafac000c 0x8c48fe08 0xafa80020 0x8fae0010 0x8fab000c 0x8fa80020 0x1c3f821 0x1637821 0x3e86823 0x1afc823 0x8c342 0x338c826 0x1e86023 0x1995823 0x197200 0x1cb7026 0x119f823 0x3eec023 0xe6b42 0x1b8c026 0x32e7823 0x1f84023 0x186302 0x1886026 0x1d85823 0x16cc823 0xcfc00 0x3f9c826 0x30c6823 0x1b97023 0x197942 0x1ee7026 0x1994023 0x10ef823 0xe58c2 0x17f6026 0x32ec023 0x30c7823 0xc6a80 0x1af5826 0x1cc4023 0x10bf823 0xbcbc2 0x33fc026 0xafb80014 0x8fad0014 0x31af001f 0xafaf0000 0x8fad0008 0x8fae002c 0x8fbf0000 0x3e40018 0x1f47c3 0x5810 0x1685823 0xbc840 0xb60c0 0x1997823 0x256c0006 0xcc880 0x3ef4023 0x3b9f821 0x8fef0034 0x8c080 0x8fac0048 0x3084021 0x10fc006 0x3319001f 0xc7a00 0x32f6021 0x8fbf0038 0x8fb90044 0xcc080 0x1320001d 0x31f7821 0x29ce05dd 0x11c00032 0x0 0x256c000c 0xc6080 0x3acc821 0x8f3f0034 0x11fc006 0x11aa0007 0x330c001f 0x256b0012 0xbc080 0x3b87021 0x8dcb0034 0x10b6806 0x31ac001f 0x31ed0fff 0xdca00 0x373f0001 0x34088030 0xad1f0000 0x8fa80040 0x310f0008 0x11e00006 0xc5b80 0x34088000 0x800018c 0xad070000 0x8000201 0x256b000c 0x1696025 0x34088000 0x800018c 0xad0c0000 0x8fae0024 0x31cb0010 0x1160ff8d 0x0 0x8fb90028 0x8fbf0030 0x8faf002c 0x3f9c021 0x186880 0x15afff86 0x0 0x8d0e0004 0xe5c02 0xafab001c 0x8fac001c 0x3188001f 0x80001db 0xafa80000 0x80001fa 0x256c0012 0x8fb80004 0x270e0001 0xafae0004 0x8fa40004 0x2c8a0064 0x1140fe7c 0x0 0x800022c 0x0 0x8000172 0x256b000c 0x1696825 0x34088000 0x80000bd 0xad0d0000 0x800016b 0x256c0012 0x1021 0x3e00008 0x27bd0158>;
+		};
+	};
+
+        freein-fifo-config {
+                /* 
+                        1. Ucore is going to use upto max queues(16 for XLP, 8 for storm) for buffer mgmt
+                        2. Onnchip desc size per queue will be configured from arry below
+                   If spill descs per queue is specified,
+                        1. spill will be enabled for all the queues(except mgmt) using the spill memory specified in the OS config file.
+                */
+		freein-fifo-spill-mem-range = <0x00000000 0x00000000 0x00000000 0x00100000>; // spill address is allocated dynamically
+                freein-fifo-onchip-num-descs = <56 56 56 56 56 56 56 56 56 56 56 56 56 56 56 56 56 56>; 
+                freein-fifo-spill-num-descs = <1200>;
+        };
+
+	// VFBID MAP: Upto 127 entries
+	// (each entry is a pair of (vfbid , dest-vc)
+	// Legal range: (vfbid (0 - 126), dest-vc (0 - 4095))
+	vfbid-config {
+	};
+
+	// Packet Ordering Engine (POE)
+	poe {	
+	
+		mode = "bypass";
+
+                distribution-enable = <1>;
+                // 16 bit mask
+                dist-drop-enable = <0>;
+                // 8 bit mask
+                class-drop-enable = <0>;
+                drop-timer = <0>;
+                dest-threshold = <0xa>;
+                dist-threshold = <0xa 0xa 0xa 0xa>;
+                statistics-enable = <0>;
+
+//		poe-spill-address = <0xec00000>;
+//		poe-spill-length = <0x10000>;
+
+		// Comminting the actual value to be given to
+		// POE as POE is not getting called in the
+		// regular case
+		poe-spill-address = <0x0>;
+		poe-spill-length =  <0x0>;
+		
+		// Each vector is 512 bit with masb indicating vc 512 and lsb indicating vc 0
+		// Format : 512-bit-vector is specified as 16 32-bit words
+		// Left most word has the vc range 511-479 right most word has vc range 31 - 0
+		// Each word has the MSB select higer vc number and LSB select lower vc num
+                distribution_vectors {
+                                     dv0  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0x1>;
+                                     dv1  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv2  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv3  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv4  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv5  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv6  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv7  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv8  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv9  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv10 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv11 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv12 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv13 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv14 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv15 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                };
+	};
+
+	complex@0 {
+		device_type = "nae-complex";
+		mode = "xaui";
+		cpld = "no";
+		xaui {
+			loopback = <0>;
+
+			// Max ingress fifo size 256 units (size of one unit is 64 byte)
+			iface-fifo-size = <55>;
+
+			// Max parser sequence fifo size 1024 packets 
+			// (if 1588 Timestamp is not required, then max size increases to 2048)
+			parser-sequence-fifo-size = <225>;
+
+			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels 
+			num-channels = <1>;
+			rx-buffer-size = <944>;
+
+			// Max available descriptors are 1024  (across all complexes).
+			// Per port num_free_descriptors must be even number
+			num-free-descs = <150>;
+			free-desc-size = <2048>;
+			higig-mode = <0>;
+			xgmii-speed = <10>;
+			// In xlp3xx number of ucores available is 8. so, ucore_mask for xlp3xx is (ucore-mask & 0xFF)
+			ucore-mask = <0xffff>;
+			vlan-pri-en = <0x0>; 
+			/* To enable change it to  <1> */
+			msec-port-enable  = <0>;
+		};
+		rxaui {
+			loopback = <0>;
+
+                        // 0:xaui 1:rxaui.xaui 2:rxaui.broadcom 3:rxaui.marvell
+                        submode  = <2>;
+                        // 0: disable ; 1: enable
+                        scrambler  = <0>;
+
+			// Max ingress fifo size 256 units (size of one unit is 64 byte)
+			iface-fifo-size = <55>;
+
+			// Max parser sequence fifo size 1024 packets 
+			// (if 1588 Timestamp is not required, then max size increases to 2048)
+			parser-sequence-fifo-size = <225>;
+
+			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels 
+			num-channels = <1>;
+			rx-buffer-size = <944>;
+
+			// Max available descriptors are 1024  (across all complexes).
+			// Per port num_free_descriptors must be even number
+			num-free-descs = <150>;
+			free-desc-size = <2048>;
+			higig-mode = <0>;
+			// In xlp3xx number of ucores available is 8. so, ucore_mask for xlp3xx is (ucore-mask & 0xFF)
+			ucore-mask = <0xffff>;
+			/* To enable change it to  <1> */
+			msec-port-enable  = <0>;
+		};
+	};
+	complex@1 {
+		device_type = "nae-complex";
+		mode = "xaui";
+		cpld = "no";
+		xaui {
+			loopback = <0>;
+			// Max ingress fifo size 256 units (size of one unit is 64 byte)
+			iface-fifo-size = <55>;
+
+			// Max parser sequence fifo size 1024 packets 
+			// (if 1588 Timestamp is not required, then max size increases to 2048)
+			parser-sequence-fifo-size = <225>;
+			
+			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
+			num-channels = <1>;
+			rx-buffer-size = <944>;
+	
+			// Max available descriptors are 1024  (across all complexes).
+			// Per port num_free_descriptors must be even number
+			num-free-descs = <150>;
+			free-desc-size = <2048>;
+			higig-mode = <0>;
+			xgmii-speed = <10>;
+			ucore-mask = <0xffff>;
+			vlan-pri-en = <0x0>; 
+			/* To enable change it to  <1> */
+			msec-port-enable  = <0>;
+		};
+		rxaui {
+			loopback = <0>;
+
+                        // 0:xaui 1:rxaui.xaui 2:rxaui.broadcom 3:rxaui.marvell
+                        submode  = <2>;
+                        // 0: disable ; 1: enable
+                        scrambler  = <0>;
+
+			// Max ingress fifo size 256 units (size of one unit is 64 byte)
+			iface-fifo-size = <55>;
+
+			// Max parser sequence fifo size 1024 packets 
+			// (if 1588 Timestamp is not required, then max size increases to 2048)
+			parser-sequence-fifo-size = <225>;
+			
+			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
+			num-channels = <1>;
+			rx-buffer-size = <944>;
+	
+			// Max available descriptors are 1024  (across all complexes).
+			// Per port num_free_descriptors must be even number
+			num-free-descs = <150>;
+			free-desc-size = <2048>;
+			higig-mode = <0>;
+			ucore-mask = <0xffff>;
+			/* To enable change it to  <1> */
+			msec-port-enable  = <0>;
+		};
+
+	};
+	complex@2 {
+		device_type = "nae-complex";
+		mode = "xaui";
+		cpld = "no";
+                xaui {
+                        loopback = <0>;
+                        // Max ingress fifo size 256 units (size of one unit is 64 byte)
+                        iface-fifo-size = <55>;
+
+                        // Max parser sequence fifo size 1024 packets
+                        // (if 1588 Timestamp is not required, then max size increases to 2048)
+                        parser-sequence-fifo-size = <225>;
+			
+			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
+                        num-channels = <1>;
+                        rx-buffer-size = <944>;
+
+                        // Max available descriptors are 1024  (across all complexes).
+                        // Per port num_free_descriptors must be even number
+                        num-free-descs = <150>;
+                        free-desc-size = <2048>;
+			higig-mode = <0>;
+			xgmii-speed = <10>;
+                        ucore-mask = <0xffff>;
+			vlan-pri-en = <0x0>; 
+                };
+                rxaui {
+                        loopback = <0>;
+
+                        // 0:xaui 1:rxaui.xaui 2:rxaui.broadcom 3:rxaui.marvell
+                        submode  = <2>;
+                        // 0: disable ; 1: enable
+                        scrambler  = <0>;
+
+                        // Max ingress fifo size 256 units (size of one unit is 64 byte)
+                        iface-fifo-size = <55>;
+
+                        // Max parser sequence fifo size 1024 packets
+                        // (if 1588 Timestamp is not required, then max size increases to 2048)
+                        parser-sequence-fifo-size = <225>;
+			
+			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
+                        num-channels = <1>;
+                        rx-buffer-size = <944>;
+
+                        // Max available descriptors are 1024  (across all complexes).
+                        // Per port num_free_descriptors must be even number
+                        num-free-descs = <150>;
+                        free-desc-size = <2048>;
+			higig-mode = <0>;
+			xgmii-speed = <10>;
+                        ucore-mask = <0xffff>;
+                };
+	};
+	complex@3 {
+		device_type = "nae-complex";
+		mode = "xaui";
+		cpld = "no";
+		xaui {
+			loopback = <0>;
+			// Max ingress fifo size 256 units (size of one unit is 64 byte)
+			iface-fifo-size = <55>;
+
+			// Max parser sequence fifo size 1024 packets 
+			// (if 1588 Timestamp is not required, then max size increases to 2048)
+			parser-sequence-fifo-size = <225>;
+	
+			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
+			num-channels = <1>;
+			rx-buffer-size = <944>;
+
+			// Max available descriptors are 1024  (across all complexes).
+			// Per port num_free_descriptors must be even number
+			num-free-descs = <150>;
+			free-desc-size = <2048>;
+			higig-mode = <0>;
+			xgmii-speed = <10>;
+			ucore-mask = <0xffff>;
+			vlan-pri-en = <0x0>; 
+		};
+		rxaui {
+			loopback = <0>;
+
+                        // 0:xaui 1:rxaui.xaui 2:rxaui.broadcom 3:rxaui.marvell
+                        submode  = <2>;
+                        // 0: disable ; 1: enable
+                        scrambler  = <0>;
+
+			// Max ingress fifo size 256 units (size of one unit is 64 byte)
+			iface-fifo-size = <55>;
+
+			// Max parser sequence fifo size 1024 packets 
+			// (if 1588 Timestamp is not required, then max size increases to 2048)
+			parser-sequence-fifo-size = <225>;
+	
+			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
+			num-channels = <1>;
+			rx-buffer-size = <944>;
+
+			// Max available descriptors are 1024  (across all complexes).
+			// Per port num_free_descriptors must be even number
+			num-free-descs = <150>;
+			free-desc-size = <2048>;
+			higig-mode = <0>;
+			xgmii-speed = <10>;
+			ucore-mask = <0xffff>;
+		};
+	};
+};
+   nae@node-1 {
+	model = "MIPS,XLP8XX NAE CFG";
+	compatible = "NETL,XLP8XX_A0";
+	#address-cells = <1>;
+	#size-cells = <1>;
+	frequency = <500>;
+
+	ucore {
+		src@1 {
+			num-opcodes = <0x240>;
+			timestamp = "Tue Apr 23 13:07:50 2013\n";
+			mask = <0xffff>;
+			opcodes = <0x3c1c0010 0x279cf808 0x3c020010 0x2442f808 0x3c030010 0x2463f808 0xac400000 0x43082b 0x1420fffd 0x24420004 0x3c1d0010 0x27bdf9c0 0x27a50020 0x27a60028 0xaca00000 0xacc00000 0xc000029 0x2021 0x1000ffff 0x0 0x3c020000 0x8c420934 0x27bdffe0 0x2403ffff 0xafbf001c 0xafb10018 0x10430009 0xafb00014 0x3c100000 0x26100934 0x2411ffff 0x40f809 0x2610fffc 0x8e020000 0x1451fffc 0x0 0x8fbf001c 0x8fb10018 0x8fb00014 0x3e00008 0x27bd0020 0x27bdfea8 0xafa00030 0xafa0002c 0xafa00028 0xafa00024 0xafa00020 0xafa0001c 0xafa00018 0xafa00014 0xafa00010 0xafa0000c 0xafa00008 0xafa00004 0x8fa30004 0x2c620048 0x10400012 0x3c040001 0x34848000 0x8fb80004 0x8fad0004 0x187080 0xd6080 0x1845821 0x8d6a0000 0x27af0034 0x1ee4821 0xad2a0000 0x8fa80004 0x25070001 0xafa70004 0x8fa60004 0x2cc50048 0x14a0fff1 0x0 0x8fa20040 0x30590002 0x13200050 0x3c020010 0x3c1f2aaa 0x37e3aaab 0x24060800 0x3c050178 0x3c040170 0x34088004 0x8d070000 0x8c4ffe4c 0xf3c02 0xafa70008 0x8c4dfe50 0xd7402 0xafae002c 0x904cfe61 0x318b001f 0xafab0000 0x8fab0008 0x8fac002c 0x8fb80000 0x3030018 0x184fc3 0x4010 0x1094023 0x85040 0x8f8c0 0x250d0006 0x3eac823 0xd7080 0x3193823 0x3ae4821 0x8d2a0034 0x77880 0x8fb90048 0x1e73821 0xeaf806 0x33ef001f 0x19c200 0x8fae0038 0x1f86821 0x8faa0044 0xd4880 0x1140001d 0x12e4821 0x299805dd 0x13000020 0x0 0x250a000c 0xa6080 0x3ac5021 0x8d5f0034 0xffc806 0x11660007 0x332a001f 0x25080012 0x86880 0x3ad7021 0x8dcb0034 0xeb4006 0x310a001f 0x31390fff 0x19c200 0x370f0001 0x34088030 0xad0f0000 0x8fa70040 0x30e90008 0x11200006 0xa5380 0x34088000 0x8000054 0xad040000 0x8000085 0x2508000c 0x145f825 0x34088000 0x8000054 0xad1f0000 0x800007e 0x250a0012 0x8fa40040 0x30830001 0x146000e2 0x3c020010 0x8fa60040 0x30c50004 0x10a00198 0x3c02dead 0x3c030002 0x80000ae 0x3442beef 0xafa00004 0x8fa70004 0x2ce90064 0x1520017f 0x0 0x8c6fbffc 0x15e2fff9 0x3c0d0001 0x3c03dead 0x3463beff 0x3c192aaa 0x3c1f0178 0x3c080170 0x3c020010 0x2466fff0 0x35a5c000 0x3724aaab 0x240a0800 0x27e90018 0x25070018 0x34088004 0x8d0c0000 0x8c59fe4c 0x194402 0xafa80008 0x8c58fe50 0x185c02 0xafab002c 0x8c4ffe54 0x31ed00ff 0xafad0018 0x8c4efe00 0xafae0010 0x8c5ffe04 0xafbf000c 0x8c59fe08 0xafb90020 0x9058fe01 0x904bfe02 0x186a00 0xb7c00 0x8fa80018 0x904bfe05 0x1aff821 0x904efe00 0x904ffe06 0x9059fe03 0xac48fe0c 0x3eec021 0x1834021 0x905ffe04 0x196600 0xb7200 0xf6c00 0x1cdc821 0x30cc021 0x904cfe07 0x33f7821 0x904efe09 0x905ffe0a 0xc5e00 0x1eb6821 0xe6200 0x904bfe08 0x904efe0b 0x1fcc00 0x1997821 0x1ebc821 0xefe00 0x33f6021 0x188c821 0x195f02 0x197900 0x30cf823 0x16f7025 0x3ee7826 0x1a86821 0xfc180 0xf4682 0x1af6023 0x1185825 0x16cc026 0x32df821 0x18ce02 0x186a00 0x3f84023 0x32d7025 0x1c8c826 0x1ff6021 0x197c02 0x19fc00 0x30cc021 0x1ff5825 0x1996023 0x16cf826 0x1f4342 0x1f6cc0 0x10d7025 0x31f7823 0x1cf7826 0x904dfe0f 0x904efe0e 0x338c821 0xf5f02 0xf6100 0x16cc025 0x3f9f821 0x904cfe0c 0x32f4023 0xe5c00 0xdce00 0x904dfe0d 0x1ff7821 0x3084026 0x32bc021 0x30cc821 0xd7200 0xf6482 0xfc380 0x32e5821 0x1986825 0x10fc826 0x32dc823 0x17ff821 0x197542 0x195ac0 0x1cb4025 0x33f6026 0x1886023 0xcc1c2 0xcfe40 0x31f6825 0x18f5826 0x16d5823 0xb7402 0xb4400 0x1c87825 0x179c026 0x30fc023 0x18ff02 0x18c900 0x30c4026 0x3f96825 0x10d7023 0xe7c82 0xe6380 0x1cbc826 0x1ecf825 0x33f6823 0x1b84026 0xd7202 0x10e5823 0x316f0fff 0xafaf0014 0x8fac0014 0xac4cfe04 0xac46fe00 0x8fbf0014 0x1fc880 0x325c021 0x8f0d0000 0x31ae001f 0xafae0000 0x8fad0008 0x8fae002c 0x8fb90000 0x3240018 0x1947c3 0x5810 0x1685823 0xb6040 0xb78c0 0x1ecf823 0x256f0006 0xf6080 0x33f4023 0x3acf821 0x8ff90034 0x8c080 0x8faf0048 0x3084021 0x119c006 0x330c001f 0xfca00 0x1997821 0x8fbf0038 0x8fac0044 0xfc080 0x118000cf 0x31f7821 0x29cc05dd 0x118000d2 0x0 0x256c000c 0xcc880 0x3b9c021 0x8f0e0034 0x10ef806 0x11aa0007 0x33ec001f 0x256b0012 0xbf880 0x3bf6021 0x8d8b0034 0x10b6806 0x31ac001f 0x31f90fff 0x19c200 0x370e0001 0x34088030 0xad0e0000 0x8fa80040 0x310f0008 0x11e000b8 0xc5b80 0x34088000 0x80000bd 0xad070000 0x3c089e37 0x3c0c2aaa 0x2446fe4c 0x24050006 0x250379b9 0x3584aaab 0x240a0800 0x3c090178 0x3c070170 0x34088004 0x8d0b0000 0x8c4cfe4c 0xcfc02 0xafbf0008 0x8c59fe4c 0x19c202 0x330f000f 0xafaf0030 0x8c4dfe50 0xd7402 0xafae002c 0x8c4bfe54 0x316800ff 0xafa80018 0x8fac0030 0xcf880 0x3e64021 0x8d19000c 0x19c302 0x330f000f 0xafaf0028 0x8d0d000c 0x31ae003f 0xafae0024 0x8fab0018 0x11650071 0x0 0x8c4ffe00 0xafaf0010 0x8c4cfe04 0xafac000c 0x8c48fe08 0xafa80020 0x8fae0010 0x8fab000c 0x8fa80020 0x1c3f821 0x1637821 0x3e86823 0x1afc823 0x8c342 0x338c826 0x1e86023 0x1995823 0x197200 0x1cb7026 0x119f823 0x3eec023 0xe6b42 0x1b8c026 0x32e7823 0x1f84023 0x186302 0x1886026 0x1d85823 0x16cc823 0xcfc00 0x3f9c826 0x30c6823 0x1b97023 0x197942 0x1ee7026 0x1994023 0x10ef823 0xe58c2 0x17f6026 0x32ec023 0x30c7823 0xc6a80 0x1af5826 0x1cc4023 0x10bf823 0xbcbc2 0x33fc026 0xafb80014 0x8fad0014 0x31af001f 0xafaf0000 0x8fad0008 0x8fae002c 0x8fbf0000 0x3e40018 0x1f47c3 0x5810 0x1685823 0xbc840 0xb60c0 0x1997823 0x256c0006 0xcc880 0x3ef4023 0x3b9f821 0x8fef0034 0x8c080 0x8fac0048 0x3084021 0x10fc006 0x3319001f 0xc7a00 0x32f6021 0x8fbf0038 0x8fb90044 0xcc080 0x1320001d 0x31f7821 0x29ce05dd 0x11c00032 0x0 0x256c000c 0xc6080 0x3acc821 0x8f3f0034 0x11fc006 0x11aa0007 0x330c001f 0x256b0012 0xbc080 0x3b87021 0x8dcb0034 0x10b6806 0x31ac001f 0x31ed0fff 0xdca00 0x373f0001 0x34088030 0xad1f0000 0x8fa80040 0x310f0008 0x11e00006 0xc5b80 0x34088000 0x800018c 0xad070000 0x8000201 0x256b000c 0x1696025 0x34088000 0x800018c 0xad0c0000 0x8fae0024 0x31cb0010 0x1160ff8d 0x0 0x8fb90028 0x8fbf0030 0x8faf002c 0x3f9c021 0x186880 0x15afff86 0x0 0x8d0e0004 0xe5c02 0xafab001c 0x8fac001c 0x3188001f 0x80001db 0xafa80000 0x80001fa 0x256c0012 0x8fb80004 0x270e0001 0xafae0004 0x8fa40004 0x2c8a0064 0x1140fe7c 0x0 0x800022c 0x0 0x8000172 0x256b000c 0x1696825 0x34088000 0x80000bd 0xad0d0000 0x800016b 0x256c0012 0x1021 0x3e00008 0x27bd0158>;
+		};
+	};
+
+        freein-fifo-config {
+                /* 
+                        1. Ucore is going to use upto max queues(16 for XLP, 8 for storm) for buffer mgmt
+                        2. Onnchip desc size per queue will be configured from arry below
+                   If spill descs per queue is specified,
+                        1. spill will be enabled for all the queues(except mgmt) using the spill memory specified in the OS config file.
+                */
+		freein-fifo-spill-mem-range = <0x00000000 0x00000000 0x00000000 0x00100000>; // Spill address will be allocated dynamically
+                freein-fifo-onchip-num-descs = <56 56 56 56 56 56 56 56 56 56 56 56 56 56 56 56 56 56>;
+                freein-fifo-spill-num-descs = <1200>;
+        };
+
+	// VFBID MAP: Upto 127 entries
+	// (each entry is a pair of (vfbid , dest-vc)
+	// Legal range: (vfbid (0 - 126), dest-vc (0 - 4095))
+	vfbid-config {
+	};
+
+	// Packet Ordering Engine (POE)
+	poe {	
+	
+		mode = "bypass";
+
+		// Each vector is 512 bit with masb indicating vc 512 and lsb indicating vc 0
+		// Format : 512-bit-vector is specified as 16 32-bit words
+		// Left most word has the vc range 511-479 right most word has vc range 31 - 0
+		// Each word has the MSB select higer vc number and LSB select lower vc num
+		
+		distribution-enable = <1>;
+		// 16 bit mask
+		dist-drop-enable = <0>;	 
+		// 8 bit mask
+		class-drop-enable = <0>;
+		drop-timer = <0>;
+		dest-threshold = <0xa>;
+		dist-threshold = <0xa 0xa 0xa 0xa>;
+		statistics-enable = <0>;
+ 
+                distribution_vectors {
+                                     dv0  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0x1>;
+                                     dv1  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv2  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv3  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv4  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv5  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv6  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv7  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv8  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv9  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv10 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv11 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv12 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv13 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv14 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv15 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                };
+	};
+
+	complex@0 {
+		device_type = "nae-complex";
+		mode = "xaui";
+		cpld = "no";
+		xaui {
+			loopback = <0>;
+			// Max ingress fifo size 256 units (size of one unit is 64 byte)
+			iface-fifo-size = <55>;
+
+			// Max parser sequence fifo size 1024 packets 
+			// (if 1588 Timestamp is not required, then max size increases to 2048)
+			parser-sequence-fifo-size = <225>;
+
+			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
+			num-channels = <1>;
+			rx-buffer-size = <944>;
+
+			// Max available descriptors are 1024  (across all complexes).
+			// Per port num_free_descriptors must be even number
+			num-free-descs = <150>;
+			free-desc-size = <2048>;
+			higig-mode = <0>;
+			xgmii-speed = <10>;
+			ucore-mask = <0xffff>;
+		};
+		rxaui {
+			loopback = <0>;
+
+                        // 0:xaui 1:rxaui.xaui 2:rxaui.broadcom 3:rxaui.marvell
+                        submode  = <2>;
+                        // 0: disable ; 1: enable
+                        scrambler  = <0>;
+
+			// Max ingress fifo size 256 units (size of one unit is 64 byte)
+			iface-fifo-size = <55>;
+
+			// Max parser sequence fifo size 1024 packets 
+			// (if 1588 Timestamp is not required, then max size increases to 2048)
+			parser-sequence-fifo-size = <225>;
+
+			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
+			num-channels = <1>;
+			rx-buffer-size = <944>;
+
+			// Max available descriptors are 1024  (across all complexes).
+			// Per port num_free_descriptors must be even number
+			num-free-descs = <150>;
+			free-desc-size = <2048>;
+			higig-mode = <0>;
+			xgmii-speed = <10>;
+			ucore-mask = <0xffff>;
+		};
+	};
+	complex@1 {
+		device_type = "nae-complex";
+		mode = "xaui";
+		cpld = "no";
+		xaui {
+			loopback = <0>;
+			// Max ingress fifo size 256 units (size of one unit is 64 byte)
+			iface-fifo-size = <55>;
+
+			// Max parser sequence fifo size 1024 packets 
+			// (if 1588 Timestamp is not required, then max size increases to 2048)
+			parser-sequence-fifo-size = <225>;
+
+			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
+			num-channels = <1>;
+			rx-buffer-size = <944>;
+	
+			// Max available descriptors are 1024  (across all complexes).
+			// Per port num_free_descriptors must be even number
+			num-free-descs = <150>;
+			free-desc-size = <2048>;
+			higig-mode = <0>;
+			xgmii-speed = <10>;
+			ucore-mask = <0xffff>;
+		};
+		rxaui {
+			loopback = <0>;
+
+                        // 0:xaui 1:rxaui.xaui 2:rxaui.broadcom 3:rxaui.marvell
+                        submode  = <2>;
+                        // 0: disable ; 1: enable
+                        scrambler  = <0>;
+
+			// Max ingress fifo size 256 units (size of one unit is 64 byte)
+			iface-fifo-size = <55>;
+
+			// Max parser sequence fifo size 1024 packets 
+			// (if 1588 Timestamp is not required, then max size increases to 2048)
+			parser-sequence-fifo-size = <225>;
+
+			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
+			num-channels = <1>;
+			rx-buffer-size = <944>;
+	
+			// Max available descriptors are 1024  (across all complexes).
+			// Per port num_free_descriptors must be even number
+			num-free-descs = <150>;
+			free-desc-size = <2048>;
+			higig-mode = <0>;
+			xgmii-speed = <10>;
+			ucore-mask = <0xffff>;  
+		};
+
+	};
+	complex@2 {
+		device_type = "nae-complex";
+		mode = "xaui";
+		cpld = "no";
+                xaui {
+                        loopback = <0>;
+                        // Max ingress fifo size 256 units (size of one unit is 64 byte)
+                        iface-fifo-size = <55>;
+
+                        // Max parser sequence fifo size 1024 packets
+                        // (if 1588 Timestamp is not required, then max size increases to 2048)
+                        parser-sequence-fifo-size = <225>;
+
+                        num-channels = <1>;
+                        rx-buffer-size = <944>;
+
+                        // Max available descriptors are 1024  (across all complexes).
+                        // Per port num_free_descriptors must be even number
+                        num-free-descs = <150>;
+                        free-desc-size = <2048>;
+			higig-mode = <0>;
+			xgmii-speed = <10>;
+                        ucore-mask = <0xffff>;
+                };
+                rxaui {
+                        loopback = <0>;
+
+                        // 0:xaui 1:rxaui.xaui 2:rxaui.broadcom 3:rxaui.marvell
+                        submode  = <2>;
+                        // 0: disable ; 1: enable
+                        scrambler  = <0>;
+
+                        // Max ingress fifo size 256 units (size of one unit is 64 byte)
+                        iface-fifo-size = <55>;
+
+                        // Max parser sequence fifo size 1024 packets
+                        // (if 1588 Timestamp is not required, then max size increases to 2048)
+                        parser-sequence-fifo-size = <225>;
+
+                        num-channels = <1>;
+                        rx-buffer-size = <944>;
+
+                        // Max available descriptors are 1024  (across all complexes).
+                        // Per port num_free_descriptors must be even number
+                        num-free-descs = <150>;
+                        free-desc-size = <2048>;
+			higig-mode = <0>;
+			xgmii-speed = <10>;
+                        ucore-mask = <0xffff>;
+                };
+
+	};
+	complex@3 {
+		device_type = "nae-complex";
+		mode = "xaui";
+		cpld = "no";
+		xaui {
+			loopback = <0>;
+
+			// Max ingress fifo size 256 units (size of one unit is 64 byte)
+			iface-fifo-size = <55>;
+
+			// Max parser sequence fifo size 1024 packets 
+			// (if 1588 Timestamp is not required, then max size increases to 2048)
+			parser-sequence-fifo-size = <225>;
+
+			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
+			num-channels = <1>;
+			rx-buffer-size = <944>;
+
+			// Max available descriptors are 1024  (across all complexes).
+			// Per port num_free_descriptors must be even number
+			num-free-descs = <150>;
+			free-desc-size = <2048>;
+			higig-mode = <0>;
+			xgmii-speed = <10>;
+			ucore-mask = <0xffff>;
+		};
+		rxaui {
+			loopback = <0>;
+
+                        // 0:xaui 1:rxaui.xaui 2:rxaui.broadcom 3:rxaui.marvell
+                        submode  = <2>;
+                        // 0: disable ; 1: enable
+                        scrambler  = <0>;
+
+			// Max ingress fifo size 256 units (size of one unit is 64 byte)
+			iface-fifo-size = <55>;
+
+			// Max parser sequence fifo size 1024 packets 
+			// (if 1588 Timestamp is not required, then max size increases to 2048)
+			parser-sequence-fifo-size = <225>;
+
+			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
+			num-channels = <1>;
+			rx-buffer-size = <944>;
+
+			// Max available descriptors are 1024  (across all complexes).
+			// Per port num_free_descriptors must be even number
+			num-free-descs = <150>;
+			free-desc-size = <2048>;
+			higig-mode = <0>;
+			ucore-mask = <0xffff>;
+		};
+	};
+};
+  nae@node-2 {
+	model = "MIPS,XLP8XX NAE CFG";
+	compatible = "NETL,XLP8XX_A0";
+	#address-cells = <1>;
+	#size-cells = <1>;
+	frequency = <500>;
+
+	ucore {
+
+		src@1 {
+			num-opcodes = <0x240>;
+			path = "/home/yjin-local/bcm-sdk/sdk-base/sysconfig/nae/ucore/linux-ucore.c";
+			timestamp = "Tue Apr 23 13:07:50 2013\n";
+			mask = <0xffff>;
+			opcodes = <0x3c1c0010 0x279cf808 0x3c020010 0x2442f808 0x3c030010 0x2463f808 0xac400000 0x43082b 0x1420fffd 0x24420004 0x3c1d0010 0x27bdf9c0 0x27a50020 0x27a60028 0xaca00000 0xacc00000 0xc000029 0x2021 0x1000ffff 0x0 0x3c020000 0x8c420934 0x27bdffe0 0x2403ffff 0xafbf001c 0xafb10018 0x10430009 0xafb00014 0x3c100000 0x26100934 0x2411ffff 0x40f809 0x2610fffc 0x8e020000 0x1451fffc 0x0 0x8fbf001c 0x8fb10018 0x8fb00014 0x3e00008 0x27bd0020 0x27bdfea8 0xafa00030 0xafa0002c 0xafa00028 0xafa00024 0xafa00020 0xafa0001c 0xafa00018 0xafa00014 0xafa00010 0xafa0000c 0xafa00008 0xafa00004 0x8fa30004 0x2c620048 0x10400012 0x3c040001 0x34848000 0x8fb80004 0x8fad0004 0x187080 0xd6080 0x1845821 0x8d6a0000 0x27af0034 0x1ee4821 0xad2a0000 0x8fa80004 0x25070001 0xafa70004 0x8fa60004 0x2cc50048 0x14a0fff1 0x0 0x8fa20040 0x30590002 0x13200050 0x3c020010 0x3c1f2aaa 0x37e3aaab 0x24060800 0x3c050178 0x3c040170 0x34088004 0x8d070000 0x8c4ffe4c 0xf3c02 0xafa70008 0x8c4dfe50 0xd7402 0xafae002c 0x904cfe61 0x318b001f 0xafab0000 0x8fab0008 0x8fac002c 0x8fb80000 0x3030018 0x184fc3 0x4010 0x1094023 0x85040 0x8f8c0 0x250d0006 0x3eac823 0xd7080 0x3193823 0x3ae4821 0x8d2a0034 0x77880 0x8fb90048 0x1e73821 0xeaf806 0x33ef001f 0x19c200 0x8fae0038 0x1f86821 0x8faa0044 0xd4880 0x1140001d 0x12e4821 0x299805dd 0x13000020 0x0 0x250a000c 0xa6080 0x3ac5021 0x8d5f0034 0xffc806 0x11660007 0x332a001f 0x25080012 0x86880 0x3ad7021 0x8dcb0034 0xeb4006 0x310a001f 0x31390fff 0x19c200 0x370f0001 0x34088030 0xad0f0000 0x8fa70040 0x30e90008 0x11200006 0xa5380 0x34088000 0x8000054 0xad040000 0x8000085 0x2508000c 0x145f825 0x34088000 0x8000054 0xad1f0000 0x800007e 0x250a0012 0x8fa40040 0x30830001 0x146000e2 0x3c020010 0x8fa60040 0x30c50004 0x10a00198 0x3c02dead 0x3c030002 0x80000ae 0x3442beef 0xafa00004 0x8fa70004 0x2ce90064 0x1520017f 0x0 0x8c6fbffc 0x15e2fff9 0x3c0d0001 0x3c03dead 0x3463beff 0x3c192aaa 0x3c1f0178 0x3c080170 0x3c020010 0x2466fff0 0x35a5c000 0x3724aaab 0x240a0800 0x27e90018 0x25070018 0x34088004 0x8d0c0000 0x8c59fe4c 0x194402 0xafa80008 0x8c58fe50 0x185c02 0xafab002c 0x8c4ffe54 0x31ed00ff 0xafad0018 0x8c4efe00 0xafae0010 0x8c5ffe04 0xafbf000c 0x8c59fe08 0xafb90020 0x9058fe01 0x904bfe02 0x186a00 0xb7c00 0x8fa80018 0x904bfe05 0x1aff821 0x904efe00 0x904ffe06 0x9059fe03 0xac48fe0c 0x3eec021 0x1834021 0x905ffe04 0x196600 0xb7200 0xf6c00 0x1cdc821 0x30cc021 0x904cfe07 0x33f7821 0x904efe09 0x905ffe0a 0xc5e00 0x1eb6821 0xe6200 0x904bfe08 0x904efe0b 0x1fcc00 0x1997821 0x1ebc821 0xefe00 0x33f6021 0x188c821 0x195f02 0x197900 0x30cf823 0x16f7025 0x3ee7826 0x1a86821 0xfc180 0xf4682 0x1af6023 0x1185825 0x16cc026 0x32df821 0x18ce02 0x186a00 0x3f84023 0x32d7025 0x1c8c826 0x1ff6021 0x197c02 0x19fc00 0x30cc021 0x1ff5825 0x1996023 0x16cf826 0x1f4342 0x1f6cc0 0x10d7025 0x31f7823 0x1cf7826 0x904dfe0f 0x904efe0e 0x338c821 0xf5f02 0xf6100 0x16cc025 0x3f9f821 0x904cfe0c 0x32f4023 0xe5c00 0xdce00 0x904dfe0d 0x1ff7821 0x3084026 0x32bc021 0x30cc821 0xd7200 0xf6482 0xfc380 0x32e5821 0x1986825 0x10fc826 0x32dc823 0x17ff821 0x197542 0x195ac0 0x1cb4025 0x33f6026 0x1886023 0xcc1c2 0xcfe40 0x31f6825 0x18f5826 0x16d5823 0xb7402 0xb4400 0x1c87825 0x179c026 0x30fc023 0x18ff02 0x18c900 0x30c4026 0x3f96825 0x10d7023 0xe7c82 0xe6380 0x1cbc826 0x1ecf825 0x33f6823 0x1b84026 0xd7202 0x10e5823 0x316f0fff 0xafaf0014 0x8fac0014 0xac4cfe04 0xac46fe00 0x8fbf0014 0x1fc880 0x325c021 0x8f0d0000 0x31ae001f 0xafae0000 0x8fad0008 0x8fae002c 0x8fb90000 0x3240018 0x1947c3 0x5810 0x1685823 0xb6040 0xb78c0 0x1ecf823 0x256f0006 0xf6080 0x33f4023 0x3acf821 0x8ff90034 0x8c080 0x8faf0048 0x3084021 0x119c006 0x330c001f 0xfca00 0x1997821 0x8fbf0038 0x8fac0044 0xfc080 0x118000cf 0x31f7821 0x29cc05dd 0x118000d2 0x0 0x256c000c 0xcc880 0x3b9c021 0x8f0e0034 0x10ef806 0x11aa0007 0x33ec001f 0x256b0012 0xbf880 0x3bf6021 0x8d8b0034 0x10b6806 0x31ac001f 0x31f90fff 0x19c200 0x370e0001 0x34088030 0xad0e0000 0x8fa80040 0x310f0008 0x11e000b8 0xc5b80 0x34088000 0x80000bd 0xad070000 0x3c089e37 0x3c0c2aaa 0x2446fe4c 0x24050006 0x250379b9 0x3584aaab 0x240a0800 0x3c090178 0x3c070170 0x34088004 0x8d0b0000 0x8c4cfe4c 0xcfc02 0xafbf0008 0x8c59fe4c 0x19c202 0x330f000f 0xafaf0030 0x8c4dfe50 0xd7402 0xafae002c 0x8c4bfe54 0x316800ff 0xafa80018 0x8fac0030 0xcf880 0x3e64021 0x8d19000c 0x19c302 0x330f000f 0xafaf0028 0x8d0d000c 0x31ae003f 0xafae0024 0x8fab0018 0x11650071 0x0 0x8c4ffe00 0xafaf0010 0x8c4cfe04 0xafac000c 0x8c48fe08 0xafa80020 0x8fae0010 0x8fab000c 0x8fa80020 0x1c3f821 0x1637821 0x3e86823 0x1afc823 0x8c342 0x338c826 0x1e86023 0x1995823 0x197200 0x1cb7026 0x119f823 0x3eec023 0xe6b42 0x1b8c026 0x32e7823 0x1f84023 0x186302 0x1886026 0x1d85823 0x16cc823 0xcfc00 0x3f9c826 0x30c6823 0x1b97023 0x197942 0x1ee7026 0x1994023 0x10ef823 0xe58c2 0x17f6026 0x32ec023 0x30c7823 0xc6a80 0x1af5826 0x1cc4023 0x10bf823 0xbcbc2 0x33fc026 0xafb80014 0x8fad0014 0x31af001f 0xafaf0000 0x8fad0008 0x8fae002c 0x8fbf0000 0x3e40018 0x1f47c3 0x5810 0x1685823 0xbc840 0xb60c0 0x1997823 0x256c0006 0xcc880 0x3ef4023 0x3b9f821 0x8fef0034 0x8c080 0x8fac0048 0x3084021 0x10fc006 0x3319001f 0xc7a00 0x32f6021 0x8fbf0038 0x8fb90044 0xcc080 0x1320001d 0x31f7821 0x29ce05dd 0x11c00032 0x0 0x256c000c 0xc6080 0x3acc821 0x8f3f0034 0x11fc006 0x11aa0007 0x330c001f 0x256b0012 0xbc080 0x3b87021 0x8dcb0034 0x10b6806 0x31ac001f 0x31ed0fff 0xdca00 0x373f0001 0x34088030 0xad1f0000 0x8fa80040 0x310f0008 0x11e00006 0xc5b80 0x34088000 0x800018c 0xad070000 0x8000201 0x256b000c 0x1696025 0x34088000 0x800018c 0xad0c0000 0x8fae0024 0x31cb0010 0x1160ff8d 0x0 0x8fb90028 0x8fbf0030 0x8faf002c 0x3f9c021 0x186880 0x15afff86 0x0 0x8d0e0004 0xe5c02 0xafab001c 0x8fac001c 0x3188001f 0x80001db 0xafa80000 0x80001fa 0x256c0012 0x8fb80004 0x270e0001 0xafae0004 0x8fa40004 0x2c8a0064 0x1140fe7c 0x0 0x800022c 0x0 0x8000172 0x256b000c 0x1696825 0x34088000 0x80000bd 0xad0d0000 0x800016b 0x256c0012 0x1021 0x3e00008 0x27bd0158>;
+		};
+	};
+
+        freein-fifo-config {
+                /* 
+                        1. Ucore is going to use upto max queues(16 for XLP, 8 for storm) for buffer mgmt
+                        2. Onnchip desc size per queue will be configured from arry below
+                   If spill descs per queue is specified,
+                        1. spill will be enabled for all the queues(except mgmt) using the spill memory specified in the OS config file.
+                */
+		freein-fifo-spill-mem-range = <0x00000000 0x00000000 0x00000000 0x00100000>; // spill address is allocated dynamically
+                freein-fifo-onchip-num-descs = <56 56 56 56 56 56 56 56 56 56 56 56 56 56 56 56 56 56>; 
+                freein-fifo-spill-num-descs = <1200>;
+        };
+
+	// VFBID MAP: Upto 127 entries
+	// (each entry is a pair of (vfbid , dest-vc)
+	// Legal range: (vfbid (0 - 126), dest-vc (0 - 4095))
+	vfbid-config {
+	};
+
+	// Packet Ordering Engine (POE)
+	poe {	
+	
+		mode = "bypass";
+
+                distribution-enable = <1>;
+                // 16 bit mask
+                dist-drop-enable = <0>;
+                // 8 bit mask
+                class-drop-enable = <0>;
+                drop-timer = <0>;
+                dest-threshold = <0xa>;
+                dist-threshold = <0xa 0xa 0xa 0xa>;
+                statistics-enable = <0>;
+
+//		poe-spill-address = <0xec00000>;
+//		poe-spill-length = <0x10000>;
+
+		// Comminting the actual value to be given to
+		// POE as POE is not getting called in the
+		// regular case
+		poe-spill-address = <0x0>;
+		poe-spill-length =  <0x0>;
+		
+		// Each vector is 512 bit with masb indicating vc 512 and lsb indicating vc 0
+		// Format : 512-bit-vector is specified as 16 32-bit words
+		// Left most word has the vc range 511-479 right most word has vc range 31 - 0
+		// Each word has the MSB select higer vc number and LSB select lower vc num
+                distribution_vectors {
+                                     dv0  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0x1>;
+                                     dv1  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv2  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv3  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv4  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv5  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv6  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv7  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv8  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv9  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv10 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv11 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv12 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv13 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv14 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv15 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                };
+	};
+
+	complex@0 {
+		device_type = "nae-complex";
+		mode = "xaui";
+		cpld = "no";
+		xaui {
+			loopback = <0>;
+
+			// Max ingress fifo size 256 units (size of one unit is 64 byte)
+			iface-fifo-size = <55>;
+
+			// Max parser sequence fifo size 1024 packets 
+			// (if 1588 Timestamp is not required, then max size increases to 2048)
+			parser-sequence-fifo-size = <225>;
+
+			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels 
+			num-channels = <1>;
+			rx-buffer-size = <944>;
+
+			// Max available descriptors are 1024  (across all complexes).
+			// Per port num_free_descriptors must be even number
+			num-free-descs = <150>;
+			free-desc-size = <2048>;
+			higig-mode = <0>;
+			xgmii-speed = <10>;
+			// In xlp3xx number of ucores available is 8. so, ucore_mask for xlp3xx is (ucore-mask & 0xFF)
+			ucore-mask = <0xffff>;
+			vlan-pri-en = <0x0>; 
+			/* To enable change it to  <1> */
+			msec-port-enable  = <0>;
+		};
+		rxaui {
+			loopback = <0>;
+
+                        // 0:xaui 1:rxaui.xaui 2:rxaui.broadcom 3:rxaui.marvell
+                        submode  = <2>;
+                        // 0: disable ; 1: enable
+                        scrambler  = <0>;
+
+			// Max ingress fifo size 256 units (size of one unit is 64 byte)
+			iface-fifo-size = <55>;
+
+			// Max parser sequence fifo size 1024 packets 
+			// (if 1588 Timestamp is not required, then max size increases to 2048)
+			parser-sequence-fifo-size = <225>;
+
+			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels 
+			num-channels = <1>;
+			rx-buffer-size = <944>;
+
+			// Max available descriptors are 1024  (across all complexes).
+			// Per port num_free_descriptors must be even number
+			num-free-descs = <150>;
+			free-desc-size = <2048>;
+			higig-mode = <0>;
+			// In xlp3xx number of ucores available is 8. so, ucore_mask for xlp3xx is (ucore-mask & 0xFF)
+			ucore-mask = <0xffff>;
+			/* To enable change it to  <1> */
+			msec-port-enable  = <0>;
+		};
+	};
+	complex@1 {
+		device_type = "nae-complex";
+		mode = "xaui";
+		cpld = "no";
+		xaui {
+			loopback = <0>;
+			// Max ingress fifo size 256 units (size of one unit is 64 byte)
+			iface-fifo-size = <55>;
+
+			// Max parser sequence fifo size 1024 packets 
+			// (if 1588 Timestamp is not required, then max size increases to 2048)
+			parser-sequence-fifo-size = <225>;
+			
+			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
+			num-channels = <1>;
+			rx-buffer-size = <944>;
+	
+			// Max available descriptors are 1024  (across all complexes).
+			// Per port num_free_descriptors must be even number
+			num-free-descs = <150>;
+			free-desc-size = <2048>;
+			higig-mode = <0>;
+			xgmii-speed = <10>;
+			ucore-mask = <0xffff>;
+			vlan-pri-en = <0x0>; 
+			/* To enable change it to  <1> */
+			msec-port-enable  = <0>;
+		};
+		rxaui {
+			loopback = <0>;
+
+                        // 0:xaui 1:rxaui.xaui 2:rxaui.broadcom 3:rxaui.marvell
+                        submode  = <2>;
+                        // 0: disable ; 1: enable
+                        scrambler  = <0>;
+
+			// Max ingress fifo size 256 units (size of one unit is 64 byte)
+			iface-fifo-size = <55>;
+
+			// Max parser sequence fifo size 1024 packets 
+			// (if 1588 Timestamp is not required, then max size increases to 2048)
+			parser-sequence-fifo-size = <225>;
+			
+			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
+			num-channels = <1>;
+			rx-buffer-size = <944>;
+	
+			// Max available descriptors are 1024  (across all complexes).
+			// Per port num_free_descriptors must be even number
+			num-free-descs = <150>;
+			free-desc-size = <2048>;
+			higig-mode = <0>;
+			ucore-mask = <0xffff>;
+			/* To enable change it to  <1> */
+			msec-port-enable  = <0>;
+		};
+
+	};
+	complex@2 {
+		device_type = "nae-complex";
+		mode = "xaui";
+		cpld = "no";
+                xaui {
+                        loopback = <0>;
+                        // Max ingress fifo size 256 units (size of one unit is 64 byte)
+                        iface-fifo-size = <55>;
+
+                        // Max parser sequence fifo size 1024 packets
+                        // (if 1588 Timestamp is not required, then max size increases to 2048)
+                        parser-sequence-fifo-size = <225>;
+			
+			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
+                        num-channels = <1>;
+                        rx-buffer-size = <944>;
+
+                        // Max available descriptors are 1024  (across all complexes).
+                        // Per port num_free_descriptors must be even number
+                        num-free-descs = <150>;
+                        free-desc-size = <2048>;
+			higig-mode = <0>;
+			xgmii-speed = <10>;
+                        ucore-mask = <0xffff>;
+			vlan-pri-en = <0x0>; 
+                };
+                rxaui {
+                        loopback = <0>;
+
+                        // 0:xaui 1:rxaui.xaui 2:rxaui.broadcom 3:rxaui.marvell
+                        submode  = <2>;
+                        // 0: disable ; 1: enable
+                        scrambler  = <0>;
+
+                        // Max ingress fifo size 256 units (size of one unit is 64 byte)
+                        iface-fifo-size = <55>;
+
+                        // Max parser sequence fifo size 1024 packets
+                        // (if 1588 Timestamp is not required, then max size increases to 2048)
+                        parser-sequence-fifo-size = <225>;
+			
+			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
+                        num-channels = <1>;
+                        rx-buffer-size = <944>;
+
+                        // Max available descriptors are 1024  (across all complexes).
+                        // Per port num_free_descriptors must be even number
+                        num-free-descs = <150>;
+                        free-desc-size = <2048>;
+			higig-mode = <0>;
+			xgmii-speed = <10>;
+                        ucore-mask = <0xffff>;
+                };
+	};
+	complex@3 {
+		device_type = "nae-complex";
+		mode = "xaui";
+		cpld = "no";
+		xaui {
+			loopback = <0>;
+			// Max ingress fifo size 256 units (size of one unit is 64 byte)
+			iface-fifo-size = <55>;
+
+			// Max parser sequence fifo size 1024 packets 
+			// (if 1588 Timestamp is not required, then max size increases to 2048)
+			parser-sequence-fifo-size = <225>;
+	
+			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
+			num-channels = <1>;
+			rx-buffer-size = <944>;
+
+			// Max available descriptors are 1024  (across all complexes).
+			// Per port num_free_descriptors must be even number
+			num-free-descs = <150>;
+			free-desc-size = <2048>;
+			higig-mode = <0>;
+			xgmii-speed = <10>;
+			ucore-mask = <0xffff>;
+			vlan-pri-en = <0x0>; 
+		};
+		rxaui {
+			loopback = <0>;
+
+                        // 0:xaui 1:rxaui.xaui 2:rxaui.broadcom 3:rxaui.marvell
+                        submode  = <2>;
+                        // 0: disable ; 1: enable
+                        scrambler  = <0>;
+
+			// Max ingress fifo size 256 units (size of one unit is 64 byte)
+			iface-fifo-size = <55>;
+
+			// Max parser sequence fifo size 1024 packets 
+			// (if 1588 Timestamp is not required, then max size increases to 2048)
+			parser-sequence-fifo-size = <225>;
+	
+			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
+			num-channels = <1>;
+			rx-buffer-size = <944>;
+
+			// Max available descriptors are 1024  (across all complexes).
+			// Per port num_free_descriptors must be even number
+			num-free-descs = <150>;
+			free-desc-size = <2048>;
+			higig-mode = <0>;
+			xgmii-speed = <10>;
+			ucore-mask = <0xffff>;
+		};
+	};
+};
+  nae@node-3 {
+	model = "MIPS,XLP8XX NAE CFG";
+	compatible = "NETL,XLP8XX_A0";
+	#address-cells = <1>;
+	#size-cells = <1>;
+	frequency = <500>;
+
+	ucore {
+
+		src@1 {
+			num-opcodes = <0x240>;
+			path = "/home/yjin-local/bcm-sdk/sdk-base/sysconfig/nae/ucore/linux-ucore.c";
+			timestamp = "Tue Apr 23 13:07:50 2013\n";
+			mask = <0xffff>;
+			opcodes = <0x3c1c0010 0x279cf808 0x3c020010 0x2442f808 0x3c030010 0x2463f808 0xac400000 0x43082b 0x1420fffd 0x24420004 0x3c1d0010 0x27bdf9c0 0x27a50020 0x27a60028 0xaca00000 0xacc00000 0xc000029 0x2021 0x1000ffff 0x0 0x3c020000 0x8c420934 0x27bdffe0 0x2403ffff 0xafbf001c 0xafb10018 0x10430009 0xafb00014 0x3c100000 0x26100934 0x2411ffff 0x40f809 0x2610fffc 0x8e020000 0x1451fffc 0x0 0x8fbf001c 0x8fb10018 0x8fb00014 0x3e00008 0x27bd0020 0x27bdfea8 0xafa00030 0xafa0002c 0xafa00028 0xafa00024 0xafa00020 0xafa0001c 0xafa00018 0xafa00014 0xafa00010 0xafa0000c 0xafa00008 0xafa00004 0x8fa30004 0x2c620048 0x10400012 0x3c040001 0x34848000 0x8fb80004 0x8fad0004 0x187080 0xd6080 0x1845821 0x8d6a0000 0x27af0034 0x1ee4821 0xad2a0000 0x8fa80004 0x25070001 0xafa70004 0x8fa60004 0x2cc50048 0x14a0fff1 0x0 0x8fa20040 0x30590002 0x13200050 0x3c020010 0x3c1f2aaa 0x37e3aaab 0x24060800 0x3c050178 0x3c040170 0x34088004 0x8d070000 0x8c4ffe4c 0xf3c02 0xafa70008 0x8c4dfe50 0xd7402 0xafae002c 0x904cfe61 0x318b001f 0xafab0000 0x8fab0008 0x8fac002c 0x8fb80000 0x3030018 0x184fc3 0x4010 0x1094023 0x85040 0x8f8c0 0x250d0006 0x3eac823 0xd7080 0x3193823 0x3ae4821 0x8d2a0034 0x77880 0x8fb90048 0x1e73821 0xeaf806 0x33ef001f 0x19c200 0x8fae0038 0x1f86821 0x8faa0044 0xd4880 0x1140001d 0x12e4821 0x299805dd 0x13000020 0x0 0x250a000c 0xa6080 0x3ac5021 0x8d5f0034 0xffc806 0x11660007 0x332a001f 0x25080012 0x86880 0x3ad7021 0x8dcb0034 0xeb4006 0x310a001f 0x31390fff 0x19c200 0x370f0001 0x34088030 0xad0f0000 0x8fa70040 0x30e90008 0x11200006 0xa5380 0x34088000 0x8000054 0xad040000 0x8000085 0x2508000c 0x145f825 0x34088000 0x8000054 0xad1f0000 0x800007e 0x250a0012 0x8fa40040 0x30830001 0x146000e2 0x3c020010 0x8fa60040 0x30c50004 0x10a00198 0x3c02dead 0x3c030002 0x80000ae 0x3442beef 0xafa00004 0x8fa70004 0x2ce90064 0x1520017f 0x0 0x8c6fbffc 0x15e2fff9 0x3c0d0001 0x3c03dead 0x3463beff 0x3c192aaa 0x3c1f0178 0x3c080170 0x3c020010 0x2466fff0 0x35a5c000 0x3724aaab 0x240a0800 0x27e90018 0x25070018 0x34088004 0x8d0c0000 0x8c59fe4c 0x194402 0xafa80008 0x8c58fe50 0x185c02 0xafab002c 0x8c4ffe54 0x31ed00ff 0xafad0018 0x8c4efe00 0xafae0010 0x8c5ffe04 0xafbf000c 0x8c59fe08 0xafb90020 0x9058fe01 0x904bfe02 0x186a00 0xb7c00 0x8fa80018 0x904bfe05 0x1aff821 0x904efe00 0x904ffe06 0x9059fe03 0xac48fe0c 0x3eec021 0x1834021 0x905ffe04 0x196600 0xb7200 0xf6c00 0x1cdc821 0x30cc021 0x904cfe07 0x33f7821 0x904efe09 0x905ffe0a 0xc5e00 0x1eb6821 0xe6200 0x904bfe08 0x904efe0b 0x1fcc00 0x1997821 0x1ebc821 0xefe00 0x33f6021 0x188c821 0x195f02 0x197900 0x30cf823 0x16f7025 0x3ee7826 0x1a86821 0xfc180 0xf4682 0x1af6023 0x1185825 0x16cc026 0x32df821 0x18ce02 0x186a00 0x3f84023 0x32d7025 0x1c8c826 0x1ff6021 0x197c02 0x19fc00 0x30cc021 0x1ff5825 0x1996023 0x16cf826 0x1f4342 0x1f6cc0 0x10d7025 0x31f7823 0x1cf7826 0x904dfe0f 0x904efe0e 0x338c821 0xf5f02 0xf6100 0x16cc025 0x3f9f821 0x904cfe0c 0x32f4023 0xe5c00 0xdce00 0x904dfe0d 0x1ff7821 0x3084026 0x32bc021 0x30cc821 0xd7200 0xf6482 0xfc380 0x32e5821 0x1986825 0x10fc826 0x32dc823 0x17ff821 0x197542 0x195ac0 0x1cb4025 0x33f6026 0x1886023 0xcc1c2 0xcfe40 0x31f6825 0x18f5826 0x16d5823 0xb7402 0xb4400 0x1c87825 0x179c026 0x30fc023 0x18ff02 0x18c900 0x30c4026 0x3f96825 0x10d7023 0xe7c82 0xe6380 0x1cbc826 0x1ecf825 0x33f6823 0x1b84026 0xd7202 0x10e5823 0x316f0fff 0xafaf0014 0x8fac0014 0xac4cfe04 0xac46fe00 0x8fbf0014 0x1fc880 0x325c021 0x8f0d0000 0x31ae001f 0xafae0000 0x8fad0008 0x8fae002c 0x8fb90000 0x3240018 0x1947c3 0x5810 0x1685823 0xb6040 0xb78c0 0x1ecf823 0x256f0006 0xf6080 0x33f4023 0x3acf821 0x8ff90034 0x8c080 0x8faf0048 0x3084021 0x119c006 0x330c001f 0xfca00 0x1997821 0x8fbf0038 0x8fac0044 0xfc080 0x118000cf 0x31f7821 0x29cc05dd 0x118000d2 0x0 0x256c000c 0xcc880 0x3b9c021 0x8f0e0034 0x10ef806 0x11aa0007 0x33ec001f 0x256b0012 0xbf880 0x3bf6021 0x8d8b0034 0x10b6806 0x31ac001f 0x31f90fff 0x19c200 0x370e0001 0x34088030 0xad0e0000 0x8fa80040 0x310f0008 0x11e000b8 0xc5b80 0x34088000 0x80000bd 0xad070000 0x3c089e37 0x3c0c2aaa 0x2446fe4c 0x24050006 0x250379b9 0x3584aaab 0x240a0800 0x3c090178 0x3c070170 0x34088004 0x8d0b0000 0x8c4cfe4c 0xcfc02 0xafbf0008 0x8c59fe4c 0x19c202 0x330f000f 0xafaf0030 0x8c4dfe50 0xd7402 0xafae002c 0x8c4bfe54 0x316800ff 0xafa80018 0x8fac0030 0xcf880 0x3e64021 0x8d19000c 0x19c302 0x330f000f 0xafaf0028 0x8d0d000c 0x31ae003f 0xafae0024 0x8fab0018 0x11650071 0x0 0x8c4ffe00 0xafaf0010 0x8c4cfe04 0xafac000c 0x8c48fe08 0xafa80020 0x8fae0010 0x8fab000c 0x8fa80020 0x1c3f821 0x1637821 0x3e86823 0x1afc823 0x8c342 0x338c826 0x1e86023 0x1995823 0x197200 0x1cb7026 0x119f823 0x3eec023 0xe6b42 0x1b8c026 0x32e7823 0x1f84023 0x186302 0x1886026 0x1d85823 0x16cc823 0xcfc00 0x3f9c826 0x30c6823 0x1b97023 0x197942 0x1ee7026 0x1994023 0x10ef823 0xe58c2 0x17f6026 0x32ec023 0x30c7823 0xc6a80 0x1af5826 0x1cc4023 0x10bf823 0xbcbc2 0x33fc026 0xafb80014 0x8fad0014 0x31af001f 0xafaf0000 0x8fad0008 0x8fae002c 0x8fbf0000 0x3e40018 0x1f47c3 0x5810 0x1685823 0xbc840 0xb60c0 0x1997823 0x256c0006 0xcc880 0x3ef4023 0x3b9f821 0x8fef0034 0x8c080 0x8fac0048 0x3084021 0x10fc006 0x3319001f 0xc7a00 0x32f6021 0x8fbf0038 0x8fb90044 0xcc080 0x1320001d 0x31f7821 0x29ce05dd 0x11c00032 0x0 0x256c000c 0xc6080 0x3acc821 0x8f3f0034 0x11fc006 0x11aa0007 0x330c001f 0x256b0012 0xbc080 0x3b87021 0x8dcb0034 0x10b6806 0x31ac001f 0x31ed0fff 0xdca00 0x373f0001 0x34088030 0xad1f0000 0x8fa80040 0x310f0008 0x11e00006 0xc5b80 0x34088000 0x800018c 0xad070000 0x8000201 0x256b000c 0x1696025 0x34088000 0x800018c 0xad0c0000 0x8fae0024 0x31cb0010 0x1160ff8d 0x0 0x8fb90028 0x8fbf0030 0x8faf002c 0x3f9c021 0x186880 0x15afff86 0x0 0x8d0e0004 0xe5c02 0xafab001c 0x8fac001c 0x3188001f 0x80001db 0xafa80000 0x80001fa 0x256c0012 0x8fb80004 0x270e0001 0xafae0004 0x8fa40004 0x2c8a0064 0x1140fe7c 0x0 0x800022c 0x0 0x8000172 0x256b000c 0x1696825 0x34088000 0x80000bd 0xad0d0000 0x800016b 0x256c0012 0x1021 0x3e00008 0x27bd0158>;
+		};
+	};
+
+        freein-fifo-config {
+                /* 
+                        1. Ucore is going to use upto max queues(16 for XLP, 8 for storm) for buffer mgmt
+                        2. Onnchip desc size per queue will be configured from arry below
+                   If spill descs per queue is specified,
+                        1. spill will be enabled for all the queues(except mgmt) using the spill memory specified in the OS config file.
+                */
+		freein-fifo-spill-mem-range = <0x00000000 0x00000000 0x00000000 0x00100000>; // spill address is allocated dynamically
+                freein-fifo-onchip-num-descs = <56 56 56 56 56 56 56 56 56 56 56 56 56 56 56 56 56 56>; 
+                freein-fifo-spill-num-descs = <1200>;
+        };
+
+	// VFBID MAP: Upto 127 entries
+	// (each entry is a pair of (vfbid , dest-vc)
+	// Legal range: (vfbid (0 - 126), dest-vc (0 - 4095))
+	vfbid-config {
+	};
+
+	// Packet Ordering Engine (POE)
+	poe {	
+	
+		mode = "bypass";
+
+                distribution-enable = <1>;
+                // 16 bit mask
+                dist-drop-enable = <0>;
+                // 8 bit mask
+                class-drop-enable = <0>;
+                drop-timer = <0>;
+                dest-threshold = <0xa>;
+                dist-threshold = <0xa 0xa 0xa 0xa>;
+                statistics-enable = <0>;
+
+//		poe-spill-address = <0xec00000>;
+//		poe-spill-length = <0x10000>;
+
+		// Comminting the actual value to be given to
+		// POE as POE is not getting called in the
+		// regular case
+		poe-spill-address = <0x0>;
+		poe-spill-length =  <0x0>;
+		
+		// Each vector is 512 bit with masb indicating vc 512 and lsb indicating vc 0
+		// Format : 512-bit-vector is specified as 16 32-bit words
+		// Left most word has the vc range 511-479 right most word has vc range 31 - 0
+		// Each word has the MSB select higer vc number and LSB select lower vc num
+                distribution_vectors {
+                                     dv0  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0x1>;
+                                     dv1  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv2  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv3  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv4  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv5  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv6  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv7  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv8  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv9  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv10 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv11 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv12 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv13 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv14 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv15 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                };
+	};
+
+	complex@0 {
+		device_type = "nae-complex";
+		mode = "xaui";
+		cpld = "no";
+		xaui {
+			loopback = <0>;
+
+			// Max ingress fifo size 256 units (size of one unit is 64 byte)
+			iface-fifo-size = <55>;
+
+			// Max parser sequence fifo size 1024 packets 
+			// (if 1588 Timestamp is not required, then max size increases to 2048)
+			parser-sequence-fifo-size = <225>;
+
+			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels 
+			num-channels = <1>;
+			rx-buffer-size = <944>;
+
+			// Max available descriptors are 1024  (across all complexes).
+			// Per port num_free_descriptors must be even number
+			num-free-descs = <150>;
+			free-desc-size = <2048>;
+			higig-mode = <0>;
+			xgmii-speed = <10>;
+			// In xlp3xx number of ucores available is 8. so, ucore_mask for xlp3xx is (ucore-mask & 0xFF)
+			ucore-mask = <0xffff>;
+			vlan-pri-en = <0x0>; 
+			/* To enable change it to  <1> */
+			msec-port-enable  = <0>;
+		};
+		rxaui {
+			loopback = <0>;
+
+                        // 0:xaui 1:rxaui.xaui 2:rxaui.broadcom 3:rxaui.marvell
+                        submode  = <2>;
+                        // 0: disable ; 1: enable
+                        scrambler  = <0>;
+
+			// Max ingress fifo size 256 units (size of one unit is 64 byte)
+			iface-fifo-size = <55>;
+
+			// Max parser sequence fifo size 1024 packets 
+			// (if 1588 Timestamp is not required, then max size increases to 2048)
+			parser-sequence-fifo-size = <225>;
+
+			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels 
+			num-channels = <1>;
+			rx-buffer-size = <944>;
+
+			// Max available descriptors are 1024  (across all complexes).
+			// Per port num_free_descriptors must be even number
+			num-free-descs = <150>;
+			free-desc-size = <2048>;
+			higig-mode = <0>;
+			// In xlp3xx number of ucores available is 8. so, ucore_mask for xlp3xx is (ucore-mask & 0xFF)
+			ucore-mask = <0xffff>;
+			/* To enable change it to  <1> */
+			msec-port-enable  = <0>;
+		};
+	};
+	complex@1 {
+		device_type = "nae-complex";
+		mode = "xaui";
+		cpld = "no";
+		xaui {
+			loopback = <0>;
+			// Max ingress fifo size 256 units (size of one unit is 64 byte)
+			iface-fifo-size = <55>;
+
+			// Max parser sequence fifo size 1024 packets 
+			// (if 1588 Timestamp is not required, then max size increases to 2048)
+			parser-sequence-fifo-size = <225>;
+			
+			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
+			num-channels = <1>;
+			rx-buffer-size = <944>;
+	
+			// Max available descriptors are 1024  (across all complexes).
+			// Per port num_free_descriptors must be even number
+			num-free-descs = <150>;
+			free-desc-size = <2048>;
+			higig-mode = <0>;
+			xgmii-speed = <10>;
+			ucore-mask = <0xffff>;
+			vlan-pri-en = <0x0>; 
+			/* To enable change it to  <1> */
+			msec-port-enable  = <0>;
+		};
+		rxaui {
+			loopback = <0>;
+
+                        // 0:xaui 1:rxaui.xaui 2:rxaui.broadcom 3:rxaui.marvell
+                        submode  = <2>;
+                        // 0: disable ; 1: enable
+                        scrambler  = <0>;
+
+			// Max ingress fifo size 256 units (size of one unit is 64 byte)
+			iface-fifo-size = <55>;
+
+			// Max parser sequence fifo size 1024 packets 
+			// (if 1588 Timestamp is not required, then max size increases to 2048)
+			parser-sequence-fifo-size = <225>;
+			
+			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
+			num-channels = <1>;
+			rx-buffer-size = <944>;
+	
+			// Max available descriptors are 1024  (across all complexes).
+			// Per port num_free_descriptors must be even number
+			num-free-descs = <150>;
+			free-desc-size = <2048>;
+			higig-mode = <0>;
+			ucore-mask = <0xffff>;
+			/* To enable change it to  <1> */
+			msec-port-enable  = <0>;
+		};
+
+	};
+	complex@2 {
+		device_type = "nae-complex";
+		mode = "xaui";
+		cpld = "no";
+                xaui {
+                        loopback = <0>;
+                        // Max ingress fifo size 256 units (size of one unit is 64 byte)
+                        iface-fifo-size = <55>;
+
+                        // Max parser sequence fifo size 1024 packets
+                        // (if 1588 Timestamp is not required, then max size increases to 2048)
+                        parser-sequence-fifo-size = <225>;
+			
+			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
+                        num-channels = <1>;
+                        rx-buffer-size = <944>;
+
+                        // Max available descriptors are 1024  (across all complexes).
+                        // Per port num_free_descriptors must be even number
+                        num-free-descs = <150>;
+                        free-desc-size = <2048>;
+			higig-mode = <0>;
+			xgmii-speed = <10>;
+                        ucore-mask = <0xffff>;
+			vlan-pri-en = <0x0>; 
+                };
+                rxaui {
+                        loopback = <0>;
+
+                        // 0:xaui 1:rxaui.xaui 2:rxaui.broadcom 3:rxaui.marvell
+                        submode  = <2>;
+                        // 0: disable ; 1: enable
+                        scrambler  = <0>;
+
+                        // Max ingress fifo size 256 units (size of one unit is 64 byte)
+                        iface-fifo-size = <55>;
+
+                        // Max parser sequence fifo size 1024 packets
+                        // (if 1588 Timestamp is not required, then max size increases to 2048)
+                        parser-sequence-fifo-size = <225>;
+			
+			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
+                        num-channels = <1>;
+                        rx-buffer-size = <944>;
+
+                        // Max available descriptors are 1024  (across all complexes).
+                        // Per port num_free_descriptors must be even number
+                        num-free-descs = <150>;
+                        free-desc-size = <2048>;
+			higig-mode = <0>;
+			xgmii-speed = <10>;
+                        ucore-mask = <0xffff>;
+                };
+	};
+	complex@3 {
+		device_type = "nae-complex";
+		mode = "xaui";
+		cpld = "no";
+		xaui {
+			loopback = <0>;
+			// Max ingress fifo size 256 units (size of one unit is 64 byte)
+			iface-fifo-size = <55>;
+
+			// Max parser sequence fifo size 1024 packets 
+			// (if 1588 Timestamp is not required, then max size increases to 2048)
+			parser-sequence-fifo-size = <225>;
+	
+			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
+			num-channels = <1>;
+			rx-buffer-size = <944>;
+
+			// Max available descriptors are 1024  (across all complexes).
+			// Per port num_free_descriptors must be even number
+			num-free-descs = <150>;
+			free-desc-size = <2048>;
+			higig-mode = <0>;
+			xgmii-speed = <10>;
+			ucore-mask = <0xffff>;
+			vlan-pri-en = <0x0>; 
+		};
+		rxaui {
+			loopback = <0>;
+
+                        // 0:xaui 1:rxaui.xaui 2:rxaui.broadcom 3:rxaui.marvell
+                        submode  = <2>;
+                        // 0: disable ; 1: enable
+                        scrambler  = <0>;
+
+			// Max ingress fifo size 256 units (size of one unit is 64 byte)
+			iface-fifo-size = <55>;
+
+			// Max parser sequence fifo size 1024 packets 
+			// (if 1588 Timestamp is not required, then max size increases to 2048)
+			parser-sequence-fifo-size = <225>;
+	
+			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
+			num-channels = <1>;
+			rx-buffer-size = <944>;
+
+			// Max available descriptors are 1024  (across all complexes).
+			// Per port num_free_descriptors must be even number
+			num-free-descs = <150>;
+			free-desc-size = <2048>;
+			higig-mode = <0>;
+			xgmii-speed = <10>;
+			ucore-mask = <0xffff>;
+		};
+	};
+};
+		nodes {
+			num-nodes = <2>;
+		};
+
+	};
+	frequency-config {
+		nae = <500>;
+		sae = <250>;
+		rsa = <250>;
+		dtre = <250>;
+		cde = <250>;
+	};
+};
+
diff --git a/arch/mips/boot/dts/master-mnxlp8xx-linux.dts b/arch/mips/boot/dts/master-mnxlp8xx-linux.dts
new file mode 100644
index 0000000..09253ab
--- /dev/null
+++ b/arch/mips/boot/dts/master-mnxlp8xx-linux.dts
@@ -0,0 +1,1207 @@
+/* XLP8XX Device Tree Source
+ *
+ */
+
+/dts-v1/;
+/ {
+	model = "netlogic,XLP-EVP";
+        compatible = "netlogic,xlp";
+        #address-cells = <2>;
+        #size-cells = <2>;
+	/*memory range for linux. This will not appear in dom0*/
+        memory {
+                device_type = "memory";
+                reg =  <0 0x01000000 0 0x0B000000   
+                        0 0x20000000 0 0xa0000000
+                        0 0xe0000000 0 0x20000000>;
+        };
+
+	hypervisor {
+		hypervisor-name = "Xen";
+		alloc_dom0_memory = <0>;
+		bootargs = "ncores=8 dom0_loadaddr=0x72000000 dom0_size=0x1c000000 dom0_cpumask=0xffffffff -- ";
+		domain_heap = <0x80000000 0x20000000>;
+	};
+	doms {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		dom@0 {
+			device_type = "domain";
+			os = "linux";
+
+			#address-cells = <1>;
+			#size-cells = <1>;
+			#nodes = <2>;
+			#cpumask-cells=<2>;
+
+			cpu {
+				onlinemask = <0xffffffff 0xffffffff>;
+                                nae-rx-vc = <0>;
+                                nae-fb-vc = <1>;
+                                napi-vc-mask = <0xb>;
+				sae-rx-vc = <0>; /* sharing with nae */
+				sae-rx-sync-vc  = <3>; /* should be exclusive */
+				ipsec-async-vc  = <3>;
+				ipsec-sync-vc   = <2>;
+			};
+			uart {
+				id = <0>;
+				owner = <1>;
+				sharedcfg = <0x1f000000>;
+			};
+                        fmn {
+                                node_0_vc_mask = <0xbbbbbbbb 0xbbbbbbbb 0xbbbbbbbb 0xbbbbbbbb>;
+                                node_1_vc_mask = <0xbbbbbbbb 0xbbbbbbbb 0xbbbbbbbb 0xbbbbbbbb>;
+                                node_2_vc_mask = <0xbbbbbbbb 0xbbbbbbbb 0xbbbbbbbb 0xbbbbbbbb>;
+                                node_3_vc_mask = <0xbbbbbbbb 0xbbbbbbbb 0xbbbbbbbb 0xbbbbbbbb>;                       
+			};
+			nae {
+				freein-fifo-mask = <0x3ffff 0x3ffff 0 0>;
+				/* node offsets and size */
+				vfbtbl-sw-offset = <0 0 0 0>;
+				vfbtbl-sw-nentries = <32 32 32 32>;
+				/* hw entries 40 for 2 nodes , 20 fifos each */
+				vfbtbl-hw-offset = <32 32 32 32>;
+				vfbtbl-hw-nentries = <40 40 40 40>;
+			};
+			owner-config {
+				nae = <0x3>;   // currently for node0 and node1
+				sae = <0x1>;   // for node0
+				rsa = <0x1>;
+				fmn = <0xf>;
+			};
+
+		};
+	};
+
+	chosen {
+		bootargs = "root=/dev/nfs rw nfsroot=192.168.0.1:/rootfs,nfsvers=3 ip=192.168.0.2:192.168.0.1:192.168.0.1:255.255.254.0:xlp:eth2:off console=ttyS0,115200 skew_tick=1";
+	};
+
+	/* These binaries are downloaded at the resp physical memory locations
+	 * by their corresponding bootstrapping loaders. For example,
+	 * u-boot is loaded by x-load at 193M, sysconfig is loaded by u-boot
+	 * at 1M, hypervisor by u-boot hypervisor at 136M.
+	 * On simulator all these binaries are pre-loaded by using '-F' option
+	 * for convenience. On silicon, they will be loaded by their corresponding
+	 * temporary download locations the stage-1/stage-2 firmware
+	 */
+	firmware-download {
+		u-boot        = <0x0c100000 0x3f00000>;  /* 63M @ 193M */
+		sysconfig     = <0x00100000 0x00100000>; /* 1M @ 1M */
+		hypervisor    = <0x08800000 0x00800000>; /* 8M @ 136M */
+		dom0          = <0x09000000 0x03000000>; /* 48M @ 144M */
+		domU-ramdisk  = <0x60000000 0x60800000>; /* 8M @ 1536M */
+	};
+
+	soc {
+		#address-cells = <2>;
+		#size-cells = <1>;
+		compatible = "simple-bus";
+		ranges = <0 0  0 0x18000000  0x04000000   // PCIe CFG
+			  1 0  0 0x16000000  0x01000000>; // GBU chipselects
+
+		serial0: serial@30000 {
+			device_type = "serial";
+			compatible = "ns16550";
+			reg = <0 0x30100 0xa00>;
+			reg-shift = <2>;
+			reg-io-width = <4>;
+			clock-frequency = <133333333>;
+			interrupt-parent = <&pic>;
+			interrupts = <17>;
+		};
+		serial1: serial@31000 {
+			device_type = "serial";
+			compatible = "ns16550";
+			reg = <0 0x31100 0xa00>;
+			reg-shift = <2>;
+			reg-io-width = <4>;
+			clock-frequency = <133333333>;
+			interrupt-parent = <&pic>;
+			interrupts = <18>;
+		};
+		i2c0: ocores@32000 {
+			compatible = "opencores,i2c-ocores";
+			#address-cells = <1>;
+			#size-cells = <0>;
+			reg = <0 0x32100 0xa00>;
+			reg-shift = <2>;
+			reg-io-width = <4>;
+			clock-frequency = <32000000>;
+			interrupt-parent = <&pic>;
+			interrupts = <30>;
+		};
+		i2c1: ocores@33000 {
+			compatible = "opencores,i2c-ocores";
+			#address-cells = <1>;
+			#size-cells = <0>;
+			reg = <0 0x33100 0xa00>;
+			reg-shift = <2>;
+			reg-io-width = <4>;
+			clock-frequency = <32000000>;
+			interrupt-parent = <&pic>;
+			interrupts = <31>;
+
+			rtc@68 {
+				compatible = "dallas,ds1374";
+				reg = <0x68>;
+			};
+
+			dtt@4c {
+				compatible = "national,lm90";
+				reg = <0x4c>;
+			};
+		};
+		pic: pic@4000 {
+			interrupt-controller;
+			#address-cells = <0>;
+			#interrupt-cells = <1>;
+			reg = <0 0x4000 0x200>;
+		};
+
+		nor_flash@1,0 {
+			compatible = "cfi-flash";
+			#address-cells = <1>;
+			#size-cells = <1>;
+			bank-width = <2>;
+			reg = <1 0 0x1000000>;
+
+			partition@0 {
+				label = "x-loader";
+				reg = <0x0 0x100000>; /* 1M */
+				read-only;
+			};
+
+			partition@100000 {
+				label = "u-boot";
+				reg = <0x100000 0x100000>; /* 1M */
+			};
+
+			partition@200000 {
+				label = "kernel";
+				reg = <0x200000 0x500000>; /* 5M */
+			};
+
+			partition@700000 {
+				label = "rootfs";
+				reg = <0x700000 0x800000>; /* 8M */
+			};
+
+			partition@f00000 {
+				label = "env";
+				reg = <0xf00000 0x100000>; /* 1M */
+				read-only;
+			};
+		};
+fmn@node-0 {
+        default-credits = <50>;
+        default-queue-size = <16384>;
+        fmn-spill-mem-base = <0x00000000 0x10000000>; /*0 - dynamic allocation, only for 64 bit linux */
+        fmn-spill-mem-size = <0x00000000 0x02000000>;
+	q-config {
+		/* credits from station     
+		   "cpu popq pcie0 pcie1 pcie2 pcie3 gdx rsa crypto cmp poe nae regx srio"
+		   The order and number of station should be matching with the list given above
+		   Here, credits 0 means the default credits. 
+		   Right now there is no way to configure credit of zero */
+
+                cpu {
+                        queue-size = <32768>; /* queue size for all the cpu vcs */
+                        credits-from {
+                                node-0 = <0 0 0 0 0 0 0 0 0 0 500 0 0 150>;
+                        };
+                };
+
+                nae {
+                        credits-from {
+                                node-0 = <100 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                        };
+                };
+               srio {
+                       credits-from {
+                                node-0 = <150 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                        };
+               };
+	};
+};
+fmn@node-1{
+        default-credits = <50>;
+        default-queue-size = <16384>;
+        fmn-spill-mem-base = <0x00000000 0x00000000>; /*0 - dynamic allocation */
+        fmn-spill-mem-size = <0x00000000 0x02000000>;
+	q-config{
+
+	};
+};
+fmn@node-2{
+
+};
+fmn@node-3{
+
+};
+  nae@node-0 {
+	model = "MIPS,XLP8XX NAE CFG";
+	compatible = "NETL,XLP8XX_A0";
+	#address-cells = <1>;
+	#size-cells = <1>;
+	frequency = <500>;
+
+	ucore {
+
+		src@1 {
+			num-opcodes = <0x240>;
+			timestamp = "Tue Apr 23 13:07:50 2013\n";
+			mask = <0xffff>;
+			opcodes = <0x3c1c0010 0x279cf808 0x3c020010 0x2442f808 0x3c030010 0x2463f808 0xac400000 0x43082b 0x1420fffd 0x24420004 0x3c1d0010 0x27bdf9c0 0x27a50020 0x27a60028 0xaca00000 0xacc00000 0xc000029 0x2021 0x1000ffff 0x0 0x3c020000 0x8c420934 0x27bdffe0 0x2403ffff 0xafbf001c 0xafb10018 0x10430009 0xafb00014 0x3c100000 0x26100934 0x2411ffff 0x40f809 0x2610fffc 0x8e020000 0x1451fffc 0x0 0x8fbf001c 0x8fb10018 0x8fb00014 0x3e00008 0x27bd0020 0x27bdfea8 0xafa00030 0xafa0002c 0xafa00028 0xafa00024 0xafa00020 0xafa0001c 0xafa00018 0xafa00014 0xafa00010 0xafa0000c 0xafa00008 0xafa00004 0x8fa30004 0x2c620048 0x10400012 0x3c040001 0x34848000 0x8fb80004 0x8fad0004 0x187080 0xd6080 0x1845821 0x8d6a0000 0x27af0034 0x1ee4821 0xad2a0000 0x8fa80004 0x25070001 0xafa70004 0x8fa60004 0x2cc50048 0x14a0fff1 0x0 0x8fa20040 0x30590002 0x13200050 0x3c020010 0x3c1f2aaa 0x37e3aaab 0x24060800 0x3c050178 0x3c040170 0x34088004 0x8d070000 0x8c4ffe4c 0xf3c02 0xafa70008 0x8c4dfe50 0xd7402 0xafae002c 0x904cfe61 0x318b001f 0xafab0000 0x8fab0008 0x8fac002c 0x8fb80000 0x3030018 0x184fc3 0x4010 0x1094023 0x85040 0x8f8c0 0x250d0006 0x3eac823 0xd7080 0x3193823 0x3ae4821 0x8d2a0034 0x77880 0x8fb90048 0x1e73821 0xeaf806 0x33ef001f 0x19c200 0x8fae0038 0x1f86821 0x8faa0044 0xd4880 0x1140001d 0x12e4821 0x299805dd 0x13000020 0x0 0x250a000c 0xa6080 0x3ac5021 0x8d5f0034 0xffc806 0x11660007 0x332a001f 0x25080012 0x86880 0x3ad7021 0x8dcb0034 0xeb4006 0x310a001f 0x31390fff 0x19c200 0x370f0001 0x34088030 0xad0f0000 0x8fa70040 0x30e90008 0x11200006 0xa5380 0x34088000 0x8000054 0xad040000 0x8000085 0x2508000c 0x145f825 0x34088000 0x8000054 0xad1f0000 0x800007e 0x250a0012 0x8fa40040 0x30830001 0x146000e2 0x3c020010 0x8fa60040 0x30c50004 0x10a00198 0x3c02dead 0x3c030002 0x80000ae 0x3442beef 0xafa00004 0x8fa70004 0x2ce90064 0x1520017f 0x0 0x8c6fbffc 0x15e2fff9 0x3c0d0001 0x3c03dead 0x3463beff 0x3c192aaa 0x3c1f0178 0x3c080170 0x3c020010 0x2466fff0 0x35a5c000 0x3724aaab 0x240a0800 0x27e90018 0x25070018 0x34088004 0x8d0c0000 0x8c59fe4c 0x194402 0xafa80008 0x8c58fe50 0x185c02 0xafab002c 0x8c4ffe54 0x31ed00ff 0xafad0018 0x8c4efe00 0xafae0010 0x8c5ffe04 0xafbf000c 0x8c59fe08 0xafb90020 0x9058fe01 0x904bfe02 0x186a00 0xb7c00 0x8fa80018 0x904bfe05 0x1aff821 0x904efe00 0x904ffe06 0x9059fe03 0xac48fe0c 0x3eec021 0x1834021 0x905ffe04 0x196600 0xb7200 0xf6c00 0x1cdc821 0x30cc021 0x904cfe07 0x33f7821 0x904efe09 0x905ffe0a 0xc5e00 0x1eb6821 0xe6200 0x904bfe08 0x904efe0b 0x1fcc00 0x1997821 0x1ebc821 0xefe00 0x33f6021 0x188c821 0x195f02 0x197900 0x30cf823 0x16f7025 0x3ee7826 0x1a86821 0xfc180 0xf4682 0x1af6023 0x1185825 0x16cc026 0x32df821 0x18ce02 0x186a00 0x3f84023 0x32d7025 0x1c8c826 0x1ff6021 0x197c02 0x19fc00 0x30cc021 0x1ff5825 0x1996023 0x16cf826 0x1f4342 0x1f6cc0 0x10d7025 0x31f7823 0x1cf7826 0x904dfe0f 0x904efe0e 0x338c821 0xf5f02 0xf6100 0x16cc025 0x3f9f821 0x904cfe0c 0x32f4023 0xe5c00 0xdce00 0x904dfe0d 0x1ff7821 0x3084026 0x32bc021 0x30cc821 0xd7200 0xf6482 0xfc380 0x32e5821 0x1986825 0x10fc826 0x32dc823 0x17ff821 0x197542 0x195ac0 0x1cb4025 0x33f6026 0x1886023 0xcc1c2 0xcfe40 0x31f6825 0x18f5826 0x16d5823 0xb7402 0xb4400 0x1c87825 0x179c026 0x30fc023 0x18ff02 0x18c900 0x30c4026 0x3f96825 0x10d7023 0xe7c82 0xe6380 0x1cbc826 0x1ecf825 0x33f6823 0x1b84026 0xd7202 0x10e5823 0x316f0fff 0xafaf0014 0x8fac0014 0xac4cfe04 0xac46fe00 0x8fbf0014 0x1fc880 0x325c021 0x8f0d0000 0x31ae001f 0xafae0000 0x8fad0008 0x8fae002c 0x8fb90000 0x3240018 0x1947c3 0x5810 0x1685823 0xb6040 0xb78c0 0x1ecf823 0x256f0006 0xf6080 0x33f4023 0x3acf821 0x8ff90034 0x8c080 0x8faf0048 0x3084021 0x119c006 0x330c001f 0xfca00 0x1997821 0x8fbf0038 0x8fac0044 0xfc080 0x118000cf 0x31f7821 0x29cc05dd 0x118000d2 0x0 0x256c000c 0xcc880 0x3b9c021 0x8f0e0034 0x10ef806 0x11aa0007 0x33ec001f 0x256b0012 0xbf880 0x3bf6021 0x8d8b0034 0x10b6806 0x31ac001f 0x31f90fff 0x19c200 0x370e0001 0x34088030 0xad0e0000 0x8fa80040 0x310f0008 0x11e000b8 0xc5b80 0x34088000 0x80000bd 0xad070000 0x3c089e37 0x3c0c2aaa 0x2446fe4c 0x24050006 0x250379b9 0x3584aaab 0x240a0800 0x3c090178 0x3c070170 0x34088004 0x8d0b0000 0x8c4cfe4c 0xcfc02 0xafbf0008 0x8c59fe4c 0x19c202 0x330f000f 0xafaf0030 0x8c4dfe50 0xd7402 0xafae002c 0x8c4bfe54 0x316800ff 0xafa80018 0x8fac0030 0xcf880 0x3e64021 0x8d19000c 0x19c302 0x330f000f 0xafaf0028 0x8d0d000c 0x31ae003f 0xafae0024 0x8fab0018 0x11650071 0x0 0x8c4ffe00 0xafaf0010 0x8c4cfe04 0xafac000c 0x8c48fe08 0xafa80020 0x8fae0010 0x8fab000c 0x8fa80020 0x1c3f821 0x1637821 0x3e86823 0x1afc823 0x8c342 0x338c826 0x1e86023 0x1995823 0x197200 0x1cb7026 0x119f823 0x3eec023 0xe6b42 0x1b8c026 0x32e7823 0x1f84023 0x186302 0x1886026 0x1d85823 0x16cc823 0xcfc00 0x3f9c826 0x30c6823 0x1b97023 0x197942 0x1ee7026 0x1994023 0x10ef823 0xe58c2 0x17f6026 0x32ec023 0x30c7823 0xc6a80 0x1af5826 0x1cc4023 0x10bf823 0xbcbc2 0x33fc026 0xafb80014 0x8fad0014 0x31af001f 0xafaf0000 0x8fad0008 0x8fae002c 0x8fbf0000 0x3e40018 0x1f47c3 0x5810 0x1685823 0xbc840 0xb60c0 0x1997823 0x256c0006 0xcc880 0x3ef4023 0x3b9f821 0x8fef0034 0x8c080 0x8fac0048 0x3084021 0x10fc006 0x3319001f 0xc7a00 0x32f6021 0x8fbf0038 0x8fb90044 0xcc080 0x1320001d 0x31f7821 0x29ce05dd 0x11c00032 0x0 0x256c000c 0xc6080 0x3acc821 0x8f3f0034 0x11fc006 0x11aa0007 0x330c001f 0x256b0012 0xbc080 0x3b87021 0x8dcb0034 0x10b6806 0x31ac001f 0x31ed0fff 0xdca00 0x373f0001 0x34088030 0xad1f0000 0x8fa80040 0x310f0008 0x11e00006 0xc5b80 0x34088000 0x800018c 0xad070000 0x8000201 0x256b000c 0x1696025 0x34088000 0x800018c 0xad0c0000 0x8fae0024 0x31cb0010 0x1160ff8d 0x0 0x8fb90028 0x8fbf0030 0x8faf002c 0x3f9c021 0x186880 0x15afff86 0x0 0x8d0e0004 0xe5c02 0xafab001c 0x8fac001c 0x3188001f 0x80001db 0xafa80000 0x80001fa 0x256c0012 0x8fb80004 0x270e0001 0xafae0004 0x8fa40004 0x2c8a0064 0x1140fe7c 0x0 0x800022c 0x0 0x8000172 0x256b000c 0x1696825 0x34088000 0x80000bd 0xad0d0000 0x800016b 0x256c0012 0x1021 0x3e00008 0x27bd0158>;
+			};
+		};
+        freein-fifo-config {
+                /* 
+                        1. Ucore is going to use upto max queues(16 for XLP, 8 for storm) for buffer mgmt
+                        2. Onnchip desc size per queue will be configured from arry below
+                   If spill descs per queue is specified,
+                        1. spill will be enabled for all the queues(except mgmt) using the spill memory specified in the OS config file.
+                */
+		freein-fifo-spill-mem-range = <0x00000000 0x00000000 0x00000000 0x00200000>; // spill address is allocated dynamically
+                freein-fifo-onchip-num-descs = <56 56 56 56 56 56 56 56 56 56 56 56 56 56 56 56 56 56>; 
+                freein-fifo-spill-num-descs = <1200>;
+		/* If port-fifo-en is not specified(0/1), it will be set to 1 
+		   while building the linux dtb file. For all the othercases it will be set to 0.
+		   See build-dtb.sh. If required, user can explicitly set the value here.
+		   */
+		port-fifo-en = <1>;
+        };
+
+	// VFBID MAP: Upto 127 entries
+	// (each entry is a pair of (vfbid , dest-vc)
+	// Legal range: (vfbid (0 - 126), dest-vc (0 - 4095))
+	vfbid-config {
+	};
+
+	// Packet Ordering Engine (POE)
+	poe {	
+	
+		mode = "bypass";
+
+                distribution-enable = <1>;
+                // 16 bit mask
+                dist-drop-enable = <0>;
+                // 8 bit mask
+                class-drop-enable = <0>;
+                drop-timer = <0>;
+                dest-threshold = <0xa>;
+                dist-threshold = <0xa 0xa 0xa 0xa>;
+                statistics-enable = <0>;
+
+//		poe-spill-address = <0xec00000>;
+//		poe-spill-length = <0x10000>;
+
+		// Comminting the actual value to be given to
+		// POE as POE is not getting called in the
+		// regular case
+		poe-spill-address = <0x0>;
+		poe-spill-length =  <0x0>;
+		
+		// Each vector is 512 bit with masb indicating vc 512 and lsb indicating vc 0
+		// Format : 512-bit-vector is specified as 16 32-bit words
+		// Left most word has the vc range 511-479 right most word has vc range 31 - 0
+		// Each word has the MSB select higer vc number and LSB select lower vc num
+                distribution_vectors {
+                                     dv0  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0x1>;
+                                     dv1  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv2  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv3  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv4  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv5  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv6  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv7  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv8  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv9  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv10 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv11 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv12 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv13 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv14 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv15 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                };
+	};
+
+	complex@0 {
+		device_type = "nae-complex";
+		mode = "xaui";
+		xaui {
+			loopback = <0>;
+
+			// Max ingress fifo size 256 units (size of one unit is 64 byte)
+			iface-fifo-size = <55>;
+
+			// Max parser sequence fifo size 1024 packets 
+			// (if 1588 Timestamp is not required, then max size increases to 2048)
+			parser-sequence-fifo-size = <225>;
+
+			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels 
+			num-channels = <1>;
+			rx-buffer-size = <944>;
+
+			// Max available descriptors are 1024  (across all complexes).
+			// Per port num_free_descriptors must be even number
+			num-free-descs = <150>;
+			free-desc-size = <2048>;
+			higig-mode = <0>;
+			xgmii-speed = <10>;
+			// In xlp3xx number of ucores available is 8. so, ucore_mask for xlp3xx is (ucore-mask & 0xFF)
+			ucore-mask = <0xffff>;
+			vlan-pri-en = <0x0>; 
+			/* To enable change it to  <1> */
+			msec-port-enable  = <0>;
+		};
+		rxaui {
+			loopback = <0>;
+
+                        // 0:xaui 1:rxaui.xaui 2:rxaui.broadcom 3:rxaui.marvell
+                        submode  = <2>;
+                        // 0: disable ; 1: enable
+                        scrambler  = <0>;
+
+			// Max ingress fifo size 256 units (size of one unit is 64 byte)
+			iface-fifo-size = <55>;
+
+			// Max parser sequence fifo size 1024 packets 
+			// (if 1588 Timestamp is not required, then max size increases to 2048)
+			parser-sequence-fifo-size = <225>;
+
+			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels 
+			num-channels = <1>;
+			rx-buffer-size = <944>;
+
+			// Max available descriptors are 1024  (across all complexes).
+			// Per port num_free_descriptors must be even number
+			num-free-descs = <150>;
+			free-desc-size = <2048>;
+			higig-mode = <0>;
+			xgmii-speed = <10>;
+			// In xlp3xx number of ucores available is 8. so, ucore_mask for xlp3xx is (ucore-mask & 0xFF)
+			ucore-mask = <0xffff>;
+			/* To enable change it to  <1> */
+			msec-port-enable  = <0>;
+		};
+		sgmii {
+	                loopback = <0 0 0 0>;
+			mgmt-port = <0 0 0 0>;
+        	        // Max ingress fifo size 256 units (size of one unit is 64 byte)
+                	iface-fifo-size = <13 13 13 13>;
+
+	                ext-phy-addr = <4 7 6 5>;
+        	        ext-phy-bus = <1 1 1 1>;
+
+	                // Max parser sequence fifo size 1024 packets
+        	        // (if 1588 Timestamp is not required, then max size increases to 2048)
+                	num-channels = <1 1 1 1>;
+	                parser-sequence-fifo-size = <62 62 62 62>;
+
+        	        rx-buffer-size = <128 128 128 128>;
+
+                	// Max available descriptors are 1024 (across all complexes).
+	                // Per port num_free_descriptors must be even number
+        	        num-free-descs = <52 52 52 52>;
+                	free-desc-size = <2048 2048 2048 2048>;
+	                ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+			/* To enable change it to  <0xf> . 0xf = 1111, enable 4 ports in one complex*/
+			msec-port-enable  = <0x0>;
+		};
+                interlaken {
+                        //select daughter board : cortina or loopback
+                        db = "cortina";
+
+                        loopback = <0>;
+
+                        // Maximum number of lanes per interface = 8 (from 2 complexes)
+                        num-lanes = <4>;
+                        // lanerate 0 = 3.125Gbps , 1 = 6.25Gbps
+                        lane-rate = <0>;
+
+                        // Max ingress fifo size 256 units (size of one unit is 64 byte)
+                        iface-fifo-size = <110>;
+
+                        // Max parser sequence fifo size 1024 packets
+                        // (if 1588 Timestamp is not required, then max size increases to 2048)
+                        parser-sequence-fifo-size = <225>;
+
+			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
+                        num-channels = <4>;
+                        rx-buffer-size = <1840>;
+
+                        // Max available descriptors are 1024  (across all complexes).
+                        // Per port num_free_descriptors must be even number
+                        num-free-descs = <300>;
+                        free-desc-size = <2048>;
+                        ucore-mask = <0xffff>;
+                };
+
+	};
+	complex@1 {
+		device_type = "nae-complex";
+		mode = "xaui";
+		xaui {
+			loopback = <0>;
+			// Max ingress fifo size 256 units (size of one unit is 64 byte)
+			iface-fifo-size = <55>;
+
+			// Max parser sequence fifo size 1024 packets 
+			// (if 1588 Timestamp is not required, then max size increases to 2048)
+			parser-sequence-fifo-size = <225>;
+			
+			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
+			num-channels = <1>;
+			rx-buffer-size = <944>;
+	
+			// Max available descriptors are 1024  (across all complexes).
+			// Per port num_free_descriptors must be even number
+			num-free-descs = <150>;
+			free-desc-size = <2048>;
+			higig-mode = <0>;
+			xgmii-speed = <10>;
+			ucore-mask = <0xffff>;
+			vlan-pri-en = <0x0>; 
+			/* To enable change it to  <1> */
+			msec-port-enable  = <0>;
+		};
+		rxaui {
+			loopback = <0>;
+
+                        // 0:xaui 1:rxaui.xaui 2:rxaui.broadcom 3:rxaui.marvell
+                        submode  = <2>;
+                        // 0: disable ; 1: enable
+                        scrambler  = <0>;
+
+			// Max ingress fifo size 256 units (size of one unit is 64 byte)
+			iface-fifo-size = <55>;
+
+			// Max parser sequence fifo size 1024 packets 
+			// (if 1588 Timestamp is not required, then max size increases to 2048)
+			parser-sequence-fifo-size = <225>;
+			
+			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
+			num-channels = <1>;
+			rx-buffer-size = <944>;
+	
+			// Max available descriptors are 1024  (across all complexes).
+			// Per port num_free_descriptors must be even number
+			num-free-descs = <150>;
+			free-desc-size = <2048>;
+			higig-mode = <0>;
+			xgmii-speed = <10>;
+			ucore-mask = <0xffff>;
+			/* To enable change it to  <1> */
+			msec-port-enable  = <0>;
+		};
+		sgmii {
+	                loopback = <0 0 0 0>;
+
+	                // Max ingress fifo size 256 units (size of one unit is 64 byte)
+        	        iface-fifo-size = <13 13 13 13>;
+
+                	ext-phy-addr = <8 11 10 9>;
+	                ext-phy-bus = <1 1 1 1>;
+
+        	        // Max parser sequence fifo size 1024 packets
+                	// (if 1588 Timestamp is not required, then max size increases to 2048)
+	                num-channels = <1 1 1 1>;
+        	        parser-sequence-fifo-size = <62 62 62 62>;
+
+			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
+        	        rx-buffer-size = <128 128 128 128>;
+
+
+                	// Max available descriptors are 1024 (across all complexes).
+	                // Per port num_free_descriptors must be even number
+        	        num-free-descs = <52 52 52 52>;
+                	free-desc-size = <2048 2048 2048 2048>;
+	                ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+			/* To enable change it to  <0xf> . 0xf = 1111, enable 4 ports in one complex*/
+			msec-port-enable  = <0x0>;
+		};
+
+	};
+	complex@2 {
+		device_type = "nae-complex";
+		mode = "xaui";
+                xaui {
+                        loopback = <0>;
+                        // Max ingress fifo size 256 units (size of one unit is 64 byte)
+                        iface-fifo-size = <55>;
+
+                        // Max parser sequence fifo size 1024 packets
+                        // (if 1588 Timestamp is not required, then max size increases to 2048)
+                        parser-sequence-fifo-size = <225>;
+			
+			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
+                        num-channels = <1>;
+                        rx-buffer-size = <944>;
+
+                        // Max available descriptors are 1024  (across all complexes).
+                        // Per port num_free_descriptors must be even number
+                        num-free-descs = <150>;
+                        free-desc-size = <2048>;
+			higig-mode = <0>;
+			xgmii-speed = <10>;
+                        ucore-mask = <0xffff>;
+			vlan-pri-en = <0x0>; 
+                };
+                rxaui {
+                        loopback = <0>;
+
+                        // 0:xaui 1:rxaui.xaui 2:rxaui.broadcom 3:rxaui.marvell
+                        submode  = <2>;
+                        // 0: disable ; 1: enable
+                        scrambler  = <0>;
+
+                        // Max ingress fifo size 256 units (size of one unit is 64 byte)
+                        iface-fifo-size = <55>;
+
+                        // Max parser sequence fifo size 1024 packets
+                        // (if 1588 Timestamp is not required, then max size increases to 2048)
+                        parser-sequence-fifo-size = <225>;
+			
+			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
+                        num-channels = <1>;
+                        rx-buffer-size = <944>;
+
+                        // Max available descriptors are 1024  (across all complexes).
+                        // Per port num_free_descriptors must be even number
+                        num-free-descs = <150>;
+                        free-desc-size = <2048>;
+			higig-mode = <0>;
+			xgmii-speed = <10>;
+                        ucore-mask = <0xffff>;
+                };
+
+		interlaken {
+	                //select daughter board : cortina or loopback
+        	        db = "cortina";
+
+                	loopback = <0>;
+
+	                // Maximum number of lanes per interface = 8 (from 2 complexes)
+        	        num-lanes = <4>;
+                	// lanerate 0 = 3.125Gbps , 1 = 6.25Gbps
+	                lane-rate = <0>;
+	
+        	        // Max ingress fifo size 256 units (size of one unit is 64 byte)
+                	iface-fifo-size = <110>;
+
+	                // Max parser sequence fifo size 1024 packets
+        	        // (if 1588 Timestamp is not required, then max size increases to 2048)
+                	parser-sequence-fifo-size = <225>;
+			
+			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
+                	num-channels = <4>;
+	                rx-buffer-size = <1840>;
+
+	                // Max available descriptors are 1024  (across all complexes).
+        	        // Per port num_free_descriptors must be even number
+                	num-free-descs = <300>;
+	                free-desc-size = <2048>;
+        	        ucore-mask = <0xffff>;
+		};
+		sgmii {
+        	        loopback = <0 0 0 0>;
+
+                	// Max ingress fifo size 256 units (size of one unit is 64 byte)
+	                iface-fifo-size = <13 13 13 13>;
+
+        	        ext-phy-addr = <0 3 2 1>;
+                	ext-phy-bus = <1 1 1 1>;
+
+	                // Max parser sequence fifo size 1024 packets
+        	        // (if 1588 Timestamp is not required, then max size increases to 2048)
+                	num-channels = <1 1 1 1>;
+	                parser-sequence-fifo-size = <62 62 62 62>;
+
+			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
+	                rx-buffer-size = <128 128 128 128>;
+
+
+        	        // Max available descriptors are 1024 (across all complexes).
+                	// Per port num_free_descriptors must be even number
+	                num-free-descs = <52 52 52 52>;
+        	        free-desc-size = <2048 2048 2048 2048>;
+                	ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+		};
+	};
+	complex@3 {
+		device_type = "nae-complex";
+		mode = "xaui";
+		xaui {
+			loopback = <0>;
+			// Max ingress fifo size 256 units (size of one unit is 64 byte)
+			iface-fifo-size = <55>;
+
+			// Max parser sequence fifo size 1024 packets 
+			// (if 1588 Timestamp is not required, then max size increases to 2048)
+			parser-sequence-fifo-size = <225>;
+	
+			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
+			num-channels = <1>;
+			rx-buffer-size = <944>;
+
+			// Max available descriptors are 1024  (across all complexes).
+			// Per port num_free_descriptors must be even number
+			num-free-descs = <150>;
+			free-desc-size = <2048>;
+			higig-mode = <0>;
+			xgmii-speed = <10>;
+			ucore-mask = <0xffff>;
+			vlan-pri-en = <0x0>; 
+		};
+		rxaui {
+			loopback = <0>;
+
+                        // 0:xaui 1:rxaui.xaui 2:rxaui.broadcom 3:rxaui.marvell
+                        submode  = <2>;
+                        // 0: disable ; 1: enable
+                        scrambler  = <0>;
+
+			// Max ingress fifo size 256 units (size of one unit is 64 byte)
+			iface-fifo-size = <55>;
+
+			// Max parser sequence fifo size 1024 packets 
+			// (if 1588 Timestamp is not required, then max size increases to 2048)
+			parser-sequence-fifo-size = <225>;
+	
+			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
+			num-channels = <1>;
+			rx-buffer-size = <944>;
+
+			// Max available descriptors are 1024  (across all complexes).
+			// Per port num_free_descriptors must be even number
+			num-free-descs = <150>;
+			free-desc-size = <2048>;
+			higig-mode = <0>;
+			xgmii-speed = <10>;
+			ucore-mask = <0xffff>;
+		};
+                sgmii {
+                        loopback = <0 0 0 0>;
+
+                        // Max ingress fifo size 256 units (size of one unit is 64 byte)
+                        iface-fifo-size = <13 13 13 13>;
+
+                        ext-phy-addr = <12 15 14 13>;
+                        ext-phy-bus = <1 1 1 1>;
+
+                        // Max parser sequence fifo size 1024 packets
+                        // (if 1588 Timestamp is not required, then max size increases to 2048)
+                        num-channels = <1 1 1 1>;
+                        parser-sequence-fifo-size = <62 62 62 62>;
+
+			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
+                        rx-buffer-size = <128 128 128 128>;
+
+
+                        // Max available descriptors are 1024 (across all complexes).
+                        // Per port num_free_descriptors must be even number
+                        num-free-descs = <52 52 52 52>;
+                        free-desc-size = <2048 2048 2048 2048>;
+                        ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+                };
+	};
+	complex@4 {
+		device_type = "nae-complex";
+		mode = "sgmii";
+
+		sgmii {
+			loopback = <0 0>;
+	
+			mgmt-port = <1 0>;
+
+			// Max ingress fifo size 256 units (size of one unit is 64 byte)
+			iface-fifo-size = <13 13>;
+                
+			ext-phy-addr = <16 17>;
+        	        ext-phy-bus = <0 0>;
+
+			// Max parser sequence fifo size 1024 packets 
+			// (if 1588 Timestamp is not required, then max size increases to 2048)
+			num-channels = <1 1>;
+			parser-sequence-fifo-size = <62 62>;
+
+			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
+			rx-buffer-size = <128 128>;
+				   
+
+			// Max available descriptors are 1024 (across all complexes).
+			// Per port num_free_descriptors must be even number
+			num-free-descs = <52 52>;
+			free-desc-size = <2048 2048>;
+			ucore-mask = <0xffff 0xffff>;
+		};
+	};
+};
+   nae@node-1 {
+	model = "MIPS,XLP8XX NAE CFG";
+	compatible = "NETL,XLP8XX_A0";
+	#address-cells = <1>;
+	#size-cells = <1>;
+	frequency = <500>;
+
+	ucore {
+		src@1 {
+			num-opcodes = <0x240>;
+			timestamp = "Tue Apr 23 13:07:50 2013\n";
+			mask = <0xffff>;
+			opcodes = <0x3c1c0010 0x279cf808 0x3c020010 0x2442f808 0x3c030010 0x2463f808 0xac400000 0x43082b 0x1420fffd 0x24420004 0x3c1d0010 0x27bdf9c0 0x27a50020 0x27a60028 0xaca00000 0xacc00000 0xc000029 0x2021 0x1000ffff 0x0 0x3c020000 0x8c420934 0x27bdffe0 0x2403ffff 0xafbf001c 0xafb10018 0x10430009 0xafb00014 0x3c100000 0x26100934 0x2411ffff 0x40f809 0x2610fffc 0x8e020000 0x1451fffc 0x0 0x8fbf001c 0x8fb10018 0x8fb00014 0x3e00008 0x27bd0020 0x27bdfea8 0xafa00030 0xafa0002c 0xafa00028 0xafa00024 0xafa00020 0xafa0001c 0xafa00018 0xafa00014 0xafa00010 0xafa0000c 0xafa00008 0xafa00004 0x8fa30004 0x2c620048 0x10400012 0x3c040001 0x34848000 0x8fb80004 0x8fad0004 0x187080 0xd6080 0x1845821 0x8d6a0000 0x27af0034 0x1ee4821 0xad2a0000 0x8fa80004 0x25070001 0xafa70004 0x8fa60004 0x2cc50048 0x14a0fff1 0x0 0x8fa20040 0x30590002 0x13200050 0x3c020010 0x3c1f2aaa 0x37e3aaab 0x24060800 0x3c050178 0x3c040170 0x34088004 0x8d070000 0x8c4ffe4c 0xf3c02 0xafa70008 0x8c4dfe50 0xd7402 0xafae002c 0x904cfe61 0x318b001f 0xafab0000 0x8fab0008 0x8fac002c 0x8fb80000 0x3030018 0x184fc3 0x4010 0x1094023 0x85040 0x8f8c0 0x250d0006 0x3eac823 0xd7080 0x3193823 0x3ae4821 0x8d2a0034 0x77880 0x8fb90048 0x1e73821 0xeaf806 0x33ef001f 0x19c200 0x8fae0038 0x1f86821 0x8faa0044 0xd4880 0x1140001d 0x12e4821 0x299805dd 0x13000020 0x0 0x250a000c 0xa6080 0x3ac5021 0x8d5f0034 0xffc806 0x11660007 0x332a001f 0x25080012 0x86880 0x3ad7021 0x8dcb0034 0xeb4006 0x310a001f 0x31390fff 0x19c200 0x370f0001 0x34088030 0xad0f0000 0x8fa70040 0x30e90008 0x11200006 0xa5380 0x34088000 0x8000054 0xad040000 0x8000085 0x2508000c 0x145f825 0x34088000 0x8000054 0xad1f0000 0x800007e 0x250a0012 0x8fa40040 0x30830001 0x146000e2 0x3c020010 0x8fa60040 0x30c50004 0x10a00198 0x3c02dead 0x3c030002 0x80000ae 0x3442beef 0xafa00004 0x8fa70004 0x2ce90064 0x1520017f 0x0 0x8c6fbffc 0x15e2fff9 0x3c0d0001 0x3c03dead 0x3463beff 0x3c192aaa 0x3c1f0178 0x3c080170 0x3c020010 0x2466fff0 0x35a5c000 0x3724aaab 0x240a0800 0x27e90018 0x25070018 0x34088004 0x8d0c0000 0x8c59fe4c 0x194402 0xafa80008 0x8c58fe50 0x185c02 0xafab002c 0x8c4ffe54 0x31ed00ff 0xafad0018 0x8c4efe00 0xafae0010 0x8c5ffe04 0xafbf000c 0x8c59fe08 0xafb90020 0x9058fe01 0x904bfe02 0x186a00 0xb7c00 0x8fa80018 0x904bfe05 0x1aff821 0x904efe00 0x904ffe06 0x9059fe03 0xac48fe0c 0x3eec021 0x1834021 0x905ffe04 0x196600 0xb7200 0xf6c00 0x1cdc821 0x30cc021 0x904cfe07 0x33f7821 0x904efe09 0x905ffe0a 0xc5e00 0x1eb6821 0xe6200 0x904bfe08 0x904efe0b 0x1fcc00 0x1997821 0x1ebc821 0xefe00 0x33f6021 0x188c821 0x195f02 0x197900 0x30cf823 0x16f7025 0x3ee7826 0x1a86821 0xfc180 0xf4682 0x1af6023 0x1185825 0x16cc026 0x32df821 0x18ce02 0x186a00 0x3f84023 0x32d7025 0x1c8c826 0x1ff6021 0x197c02 0x19fc00 0x30cc021 0x1ff5825 0x1996023 0x16cf826 0x1f4342 0x1f6cc0 0x10d7025 0x31f7823 0x1cf7826 0x904dfe0f 0x904efe0e 0x338c821 0xf5f02 0xf6100 0x16cc025 0x3f9f821 0x904cfe0c 0x32f4023 0xe5c00 0xdce00 0x904dfe0d 0x1ff7821 0x3084026 0x32bc021 0x30cc821 0xd7200 0xf6482 0xfc380 0x32e5821 0x1986825 0x10fc826 0x32dc823 0x17ff821 0x197542 0x195ac0 0x1cb4025 0x33f6026 0x1886023 0xcc1c2 0xcfe40 0x31f6825 0x18f5826 0x16d5823 0xb7402 0xb4400 0x1c87825 0x179c026 0x30fc023 0x18ff02 0x18c900 0x30c4026 0x3f96825 0x10d7023 0xe7c82 0xe6380 0x1cbc826 0x1ecf825 0x33f6823 0x1b84026 0xd7202 0x10e5823 0x316f0fff 0xafaf0014 0x8fac0014 0xac4cfe04 0xac46fe00 0x8fbf0014 0x1fc880 0x325c021 0x8f0d0000 0x31ae001f 0xafae0000 0x8fad0008 0x8fae002c 0x8fb90000 0x3240018 0x1947c3 0x5810 0x1685823 0xb6040 0xb78c0 0x1ecf823 0x256f0006 0xf6080 0x33f4023 0x3acf821 0x8ff90034 0x8c080 0x8faf0048 0x3084021 0x119c006 0x330c001f 0xfca00 0x1997821 0x8fbf0038 0x8fac0044 0xfc080 0x118000cf 0x31f7821 0x29cc05dd 0x118000d2 0x0 0x256c000c 0xcc880 0x3b9c021 0x8f0e0034 0x10ef806 0x11aa0007 0x33ec001f 0x256b0012 0xbf880 0x3bf6021 0x8d8b0034 0x10b6806 0x31ac001f 0x31f90fff 0x19c200 0x370e0001 0x34088030 0xad0e0000 0x8fa80040 0x310f0008 0x11e000b8 0xc5b80 0x34088000 0x80000bd 0xad070000 0x3c089e37 0x3c0c2aaa 0x2446fe4c 0x24050006 0x250379b9 0x3584aaab 0x240a0800 0x3c090178 0x3c070170 0x34088004 0x8d0b0000 0x8c4cfe4c 0xcfc02 0xafbf0008 0x8c59fe4c 0x19c202 0x330f000f 0xafaf0030 0x8c4dfe50 0xd7402 0xafae002c 0x8c4bfe54 0x316800ff 0xafa80018 0x8fac0030 0xcf880 0x3e64021 0x8d19000c 0x19c302 0x330f000f 0xafaf0028 0x8d0d000c 0x31ae003f 0xafae0024 0x8fab0018 0x11650071 0x0 0x8c4ffe00 0xafaf0010 0x8c4cfe04 0xafac000c 0x8c48fe08 0xafa80020 0x8fae0010 0x8fab000c 0x8fa80020 0x1c3f821 0x1637821 0x3e86823 0x1afc823 0x8c342 0x338c826 0x1e86023 0x1995823 0x197200 0x1cb7026 0x119f823 0x3eec023 0xe6b42 0x1b8c026 0x32e7823 0x1f84023 0x186302 0x1886026 0x1d85823 0x16cc823 0xcfc00 0x3f9c826 0x30c6823 0x1b97023 0x197942 0x1ee7026 0x1994023 0x10ef823 0xe58c2 0x17f6026 0x32ec023 0x30c7823 0xc6a80 0x1af5826 0x1cc4023 0x10bf823 0xbcbc2 0x33fc026 0xafb80014 0x8fad0014 0x31af001f 0xafaf0000 0x8fad0008 0x8fae002c 0x8fbf0000 0x3e40018 0x1f47c3 0x5810 0x1685823 0xbc840 0xb60c0 0x1997823 0x256c0006 0xcc880 0x3ef4023 0x3b9f821 0x8fef0034 0x8c080 0x8fac0048 0x3084021 0x10fc006 0x3319001f 0xc7a00 0x32f6021 0x8fbf0038 0x8fb90044 0xcc080 0x1320001d 0x31f7821 0x29ce05dd 0x11c00032 0x0 0x256c000c 0xc6080 0x3acc821 0x8f3f0034 0x11fc006 0x11aa0007 0x330c001f 0x256b0012 0xbc080 0x3b87021 0x8dcb0034 0x10b6806 0x31ac001f 0x31ed0fff 0xdca00 0x373f0001 0x34088030 0xad1f0000 0x8fa80040 0x310f0008 0x11e00006 0xc5b80 0x34088000 0x800018c 0xad070000 0x8000201 0x256b000c 0x1696025 0x34088000 0x800018c 0xad0c0000 0x8fae0024 0x31cb0010 0x1160ff8d 0x0 0x8fb90028 0x8fbf0030 0x8faf002c 0x3f9c021 0x186880 0x15afff86 0x0 0x8d0e0004 0xe5c02 0xafab001c 0x8fac001c 0x3188001f 0x80001db 0xafa80000 0x80001fa 0x256c0012 0x8fb80004 0x270e0001 0xafae0004 0x8fa40004 0x2c8a0064 0x1140fe7c 0x0 0x800022c 0x0 0x8000172 0x256b000c 0x1696825 0x34088000 0x80000bd 0xad0d0000 0x800016b 0x256c0012 0x1021 0x3e00008 0x27bd0158>;
+			};
+		};
+
+        freein-fifo-config {
+                /* 
+                        1. Ucore is going to use upto max queues(16 for XLP, 8 for storm) for buffer mgmt
+                        2. Onnchip desc size per queue will be configured from arry below
+                   If spill descs per queue is specified,
+                        1. spill will be enabled for all the queues(except mgmt) using the spill memory specified in the OS config file.
+                */
+		freein-fifo-spill-mem-range = <0x00000000 0x00000000 0x00000000 0x00200000>; // Spill address will be allocated dynamically
+                freein-fifo-onchip-num-descs = <56 56 56 56 56 56 56 56 56 56 56 56 56 56 56 56 56 56>;
+                freein-fifo-spill-num-descs = <1200>;
+
+		/* If port-fifo-en is not specified(0/1), it will be set to 1 
+		   while building the linux dtb file. For all the othercases it will be set to 0.
+		   See build-dtb.sh. If required, user can explicitly set the value here.
+		   */
+		port-fifo-en = <1>;
+        };
+
+	// VFBID MAP: Upto 127 entries
+	// (each entry is a pair of (vfbid , dest-vc)
+	// Legal range: (vfbid (0 - 126), dest-vc (0 - 4095))
+	vfbid-config {
+	};
+
+	// Packet Ordering Engine (POE)
+	poe {	
+	
+		mode = "bypass";
+
+		// Each vector is 512 bit with masb indicating vc 512 and lsb indicating vc 0
+		// Format : 512-bit-vector is specified as 16 32-bit words
+		// Left most word has the vc range 511-479 right most word has vc range 31 - 0
+		// Each word has the MSB select higer vc number and LSB select lower vc num
+		
+		distribution-enable = <1>;
+		// 16 bit mask
+		dist-drop-enable = <0>;	 
+		// 8 bit mask
+		class-drop-enable = <0>;
+		drop-timer = <0>;
+		dest-threshold = <0xa>;
+		dist-threshold = <0xa 0xa 0xa 0xa>;
+		statistics-enable = <0>;
+ 
+                distribution_vectors {
+                                     dv0  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0x1>;
+                                     dv1  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv2  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv3  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv4  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv5  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv6  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv7  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv8  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv9  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv10 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv11 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv12 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv13 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv14 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv15 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                };
+	};
+
+	complex@0 {
+		device_type = "nae-complex";
+		mode = "xaui";
+		xaui {
+			loopback = <0>;
+			// Max ingress fifo size 256 units (size of one unit is 64 byte)
+			iface-fifo-size = <55>;
+
+			// Max parser sequence fifo size 1024 packets 
+			// (if 1588 Timestamp is not required, then max size increases to 2048)
+			parser-sequence-fifo-size = <225>;
+
+			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
+			num-channels = <1>;
+			rx-buffer-size = <944>;
+
+			// Max available descriptors are 1024  (across all complexes).
+			// Per port num_free_descriptors must be even number
+			num-free-descs = <150>;
+			free-desc-size = <2048>;
+			higig-mode = <0>;
+			xgmii-speed = <10>;
+			ucore-mask = <0xffff>;
+		};
+		rxaui {
+			loopback = <0>;
+
+                        // 0:xaui 1:rxaui.xaui 2:rxaui.broadcom 3:rxaui.marvell
+                        submode  = <2>;
+                        // 0: disable ; 1: enable
+                        scrambler  = <0>;
+
+			// Max ingress fifo size 256 units (size of one unit is 64 byte)
+			iface-fifo-size = <55>;
+
+			// Max parser sequence fifo size 1024 packets 
+			// (if 1588 Timestamp is not required, then max size increases to 2048)
+			parser-sequence-fifo-size = <225>;
+
+			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
+			num-channels = <1>;
+			rx-buffer-size = <944>;
+
+			// Max available descriptors are 1024  (across all complexes).
+			// Per port num_free_descriptors must be even number
+			num-free-descs = <150>;
+			free-desc-size = <2048>;
+			higig-mode = <0>;
+			xgmii-speed = <10>;
+			ucore-mask = <0xffff>;
+		};
+		sgmii {
+	                loopback = <0 0 0 0>;
+	
+        	        // Max ingress fifo size 256 units (size of one unit is 64 byte)
+                	iface-fifo-size = <13 13 13 13>;
+
+	                ext-phy-addr = <4 7 6 5>;
+        	        ext-phy-bus = <1 1 1 1>;
+
+	                // Max parser sequence fifo size 1024 packets
+        	        // (if 1588 Timestamp is not required, then max size increases to 2048)
+                	num-channels = <1 1 1 1>;
+	                parser-sequence-fifo-size = <62 62 62 62>;
+
+			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
+        	        rx-buffer-size = <128 128 128 128>;
+
+
+                	// Max available descriptors are 1024 (across all complexes).
+	                // Per port num_free_descriptors must be even number
+        	        num-free-descs = <52 52 52 52>;
+                	free-desc-size = <2048 2048 2048 2048>;
+	                ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+		};
+                interlaken {
+                        //select daughter board : cortina or loopback
+                        db = "cortina";
+
+                        loopback = <0>;
+
+                        // Maximum number of lanes per interface = 8 (from 2 complexes)
+                        num-lanes = <4>;
+                        // lanerate 0 = 3.125Gbps , 1 = 6.25Gbps
+                        lane-rate = <0>;
+
+                        // Max ingress fifo size 256 units (size of one unit is 64 byte)
+                        iface-fifo-size = <110>;
+
+                        // Max parser sequence fifo size 1024 packets
+                        // (if 1588 Timestamp is not required, then max size increases to 2048)
+                        parser-sequence-fifo-size = <225>;
+
+                        // Since rx_buffer is per context, the buffer size given here will be divided by num-channels
+                        num-channels = <4>;
+                        rx-buffer-size = <1840>;
+
+                        // Max available descriptors are 1024  (across all complexes).
+                        // Per port num_free_descriptors must be even number
+                        num-free-descs = <300>;
+                        free-desc-size = <2048>;
+                        ucore-mask = <0xffff>;
+                };
+	};
+	complex@1 {
+		device_type = "nae-complex";
+		mode = "xaui";
+		xaui {
+			loopback = <0>;
+			// Max ingress fifo size 256 units (size of one unit is 64 byte)
+			iface-fifo-size = <55>;
+
+			// Max parser sequence fifo size 1024 packets 
+			// (if 1588 Timestamp is not required, then max size increases to 2048)
+			parser-sequence-fifo-size = <225>;
+
+			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
+			num-channels = <1>;
+			rx-buffer-size = <944>;
+	
+			// Max available descriptors are 1024  (across all complexes).
+			// Per port num_free_descriptors must be even number
+			num-free-descs = <150>;
+			free-desc-size = <2048>;
+			higig-mode = <0>;
+			xgmii-speed = <10>;
+			ucore-mask = <0xffff>;
+		};
+		rxaui {
+			loopback = <0>;
+
+                        // 0:xaui 1:rxaui.xaui 2:rxaui.broadcom 3:rxaui.marvell
+                        submode  = <2>;
+                        // 0: disable ; 1: enable
+                        scrambler  = <0>;
+
+			// Max ingress fifo size 256 units (size of one unit is 64 byte)
+			iface-fifo-size = <55>;
+
+			// Max parser sequence fifo size 1024 packets 
+			// (if 1588 Timestamp is not required, then max size increases to 2048)
+			parser-sequence-fifo-size = <225>;
+
+			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
+			num-channels = <1>;
+			rx-buffer-size = <944>;
+	
+			// Max available descriptors are 1024  (across all complexes).
+			// Per port num_free_descriptors must be even number
+			num-free-descs = <150>;
+			free-desc-size = <2048>;
+			higig-mode = <0>;
+			xgmii-speed = <10>;
+			ucore-mask = <0xffff>;  
+		};
+		sgmii {
+	                loopback = <0 0 0 0>;
+
+	                // Max ingress fifo size 256 units (size of one unit is 64 byte)
+        	        iface-fifo-size = <13 13 13 13>;
+
+                	ext-phy-addr = <8 11 10 9>;
+	                ext-phy-bus = <1 1 1 1>;
+
+        	        // Max parser sequence fifo size 1024 packets
+                	// (if 1588 Timestamp is not required, then max size increases to 2048)
+	                num-channels = <1 1 1 1>;
+        	        parser-sequence-fifo-size = <62 62 62 62>;
+
+			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
+        	        rx-buffer-size = <128 128 128 128>;
+
+
+                	// Max available descriptors are 1024 (across all complexes).
+	                // Per port num_free_descriptors must be even number
+        	        num-free-descs = <52 52 52 52>;
+                	free-desc-size = <2048 2048 2048 2048>;
+	                ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+		};
+
+	};
+	complex@2 {
+		device_type = "nae-complex";
+		mode = "xaui";
+                xaui {
+                        loopback = <0>;
+                        // Max ingress fifo size 256 units (size of one unit is 64 byte)
+                        iface-fifo-size = <55>;
+
+                        // Max parser sequence fifo size 1024 packets
+                        // (if 1588 Timestamp is not required, then max size increases to 2048)
+                        parser-sequence-fifo-size = <225>;
+
+                        num-channels = <1>;
+                        rx-buffer-size = <944>;
+
+                        // Max available descriptors are 1024  (across all complexes).
+                        // Per port num_free_descriptors must be even number
+                        num-free-descs = <150>;
+                        free-desc-size = <2048>;
+			higig-mode = <0>;
+			xgmii-speed = <10>;
+                        ucore-mask = <0xffff>;
+                };
+                rxaui {
+                        loopback = <0>;
+
+                        // 0:xaui 1:rxaui.xaui 2:rxaui.broadcom 3:rxaui.marvell
+                        submode  = <2>;
+                        // 0: disable ; 1: enable
+                        scrambler  = <0>;
+
+                        // Max ingress fifo size 256 units (size of one unit is 64 byte)
+                        iface-fifo-size = <55>;
+
+                        // Max parser sequence fifo size 1024 packets
+                        // (if 1588 Timestamp is not required, then max size increases to 2048)
+                        parser-sequence-fifo-size = <225>;
+
+                        num-channels = <1>;
+                        rx-buffer-size = <944>;
+
+                        // Max available descriptors are 1024  (across all complexes).
+                        // Per port num_free_descriptors must be even number
+                        num-free-descs = <150>;
+                        free-desc-size = <2048>;
+			higig-mode = <0>;
+			xgmii-speed = <10>;
+                        ucore-mask = <0xffff>;
+                };
+
+		interlaken {
+	                //select daughter board : cortina or loopback
+        	        db = "cortina";
+
+                	loopback = <0>;
+
+	                // Maximum number of lanes per interface = 8 (from 2 complexes)
+        	        num-lanes = <4>;
+                	// lanerate 0 = 3.125Gbps , 1 = 6.25Gbps
+	                lane-rate = <0>;
+	
+        	        // Max ingress fifo size 256 units (size of one unit is 64 byte)
+                	iface-fifo-size = <110>;
+
+	                // Max parser sequence fifo size 1024 packets
+        	        // (if 1588 Timestamp is not required, then max size increases to 2048)
+                	parser-sequence-fifo-size = <225>;
+
+			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
+                	num-channels = <4>;
+	                rx-buffer-size = <1840>;
+
+	                // Max available descriptors are 1024  (across all complexes).
+        	        // Per port num_free_descriptors must be even number
+                	num-free-descs = <300>;
+	                free-desc-size = <2048>;
+        	        ucore-mask = <0xffff>;
+		};
+		sgmii {
+        	        loopback = <0 0 0 0>;
+
+                	// Max ingress fifo size 256 units (size of one unit is 64 byte)
+	                iface-fifo-size = <13 13 13 13>;
+
+        	        ext-phy-addr = <0 3 2 1>;
+                	ext-phy-bus = <1 1 1 1>;
+
+	                // Max parser sequence fifo size 1024 packets
+        	        // (if 1588 Timestamp is not required, then max size increases to 2048)
+                	num-channels = <1 1 1 1>;
+	                parser-sequence-fifo-size = <62 62 62 62>;
+
+			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
+	                rx-buffer-size = <128 128 128 128>;
+
+
+        	        // Max available descriptors are 1024 (across all complexes).
+                	// Per port num_free_descriptors must be even number
+	                num-free-descs = <52 52 52 52>;
+        	        free-desc-size = <2048 2048 2048 2048>;
+                	ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+		};
+	};
+	complex@3 {
+		device_type = "nae-complex";
+		mode = "xaui";
+		xaui {
+			loopback = <0>;
+
+			// Max ingress fifo size 256 units (size of one unit is 64 byte)
+			iface-fifo-size = <55>;
+
+			// Max parser sequence fifo size 1024 packets 
+			// (if 1588 Timestamp is not required, then max size increases to 2048)
+			parser-sequence-fifo-size = <225>;
+
+			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
+			num-channels = <1>;
+			rx-buffer-size = <944>;
+
+			// Max available descriptors are 1024  (across all complexes).
+			// Per port num_free_descriptors must be even number
+			num-free-descs = <150>;
+			free-desc-size = <2048>;
+			higig-mode = <0>;
+			xgmii-speed = <10>;
+			ucore-mask = <0xffff>;
+		};
+		rxaui {
+			loopback = <0>;
+
+                        // 0:xaui 1:rxaui.xaui 2:rxaui.broadcom 3:rxaui.marvell
+                        submode  = <2>;
+                        // 0: disable ; 1: enable
+                        scrambler  = <0>;
+
+			// Max ingress fifo size 256 units (size of one unit is 64 byte)
+			iface-fifo-size = <55>;
+
+			// Max parser sequence fifo size 1024 packets 
+			// (if 1588 Timestamp is not required, then max size increases to 2048)
+			parser-sequence-fifo-size = <225>;
+
+			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
+			num-channels = <1>;
+			rx-buffer-size = <944>;
+
+			// Max available descriptors are 1024  (across all complexes).
+			// Per port num_free_descriptors must be even number
+			num-free-descs = <150>;
+			free-desc-size = <2048>;
+			higig-mode = <0>;
+			ucore-mask = <0xffff>;
+		};
+	};
+	complex@4 {
+		device_type = "nae-complex";
+		mode = "sgmii";
+
+		sgmii {
+			loopback = <0 0>;
+			mgmt-port = <1 0>;
+			// Max ingress fifo size 256 units (size of one unit is 64 byte)
+			iface-fifo-size = <13 13>;
+ 		               
+			ext-phy-addr = <16 17>;
+        	        ext-phy-bus = <0 0>;
+
+			// Max parser sequence fifo size 1024 packets 
+			// (if 1588 Timestamp is not required, then max size increases to 2048)
+			num-channels = <1 1>;
+			parser-sequence-fifo-size = <62 62>;
+	
+			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
+			rx-buffer-size = <128 128>;
+				   
+
+			// Max available descriptors are 1024 (across all complexes).
+			// Per port num_free_descriptors must be even number
+			num-free-descs = <52 52>;
+			free-desc-size = <2048 2048>;
+			ucore-mask = <0xffff 0xffff>;
+		};
+	};
+};
+nae@node-2 {
+
+};
+nae@node-3 {
+
+};
+		nodes {
+			num-nodes = <2>;
+		};
+
+	};
+	frequency-config {
+		nae = <500>;
+		sae = <500>;
+		rsa = <500>;
+		dtre = <250>;
+		cde = <250>;
+	};
+};
+
diff --git a/arch/mips/boot/dts/xlp2xx-helinux-ipsec.dts b/arch/mips/boot/dts/xlp2xx-helinux-ipsec.dts
new file mode 100644
index 0000000..8456918
--- /dev/null
+++ b/arch/mips/boot/dts/xlp2xx-helinux-ipsec.dts
@@ -0,0 +1,269 @@
+/dts-v1/;
+
+/ {
+	model = "netlogic,XLP-FVP";
+	compatible = "netlogic,xlp";
+	#address-cells = <0x2>;
+	#size-cells = <0x2>;
+
+	memory {
+		device_type = "memory";
+		reg = <0x0 0x1000000 0x0 0xb000000 0x0 0xe0000000 0x0 0x20000000>;
+	};
+
+	hypervisor {
+		hypervisor-name = "Xen";
+		alloc_dom0_memory = <0x0>;
+		bootargs = "ncores=4 dom0_loadaddr=0x72000000 dom0_size=0x1c000000 dom0_cpumask=0xffff -- ";
+		domain_heap = <0x80000000 0x20000000>;
+	};
+
+	doms {
+		#address-cells = <0x1>;
+		#size-cells = <0x1>;
+
+		dom@0 {
+			device_type = "domain";
+			os = "linux";
+			#address-cells = <0x1>;
+			#size-cells = <0x1>;
+
+			cpu {
+				onlinemask = <0xff>;
+				nae-rx-vc = <0x1>;
+				nae-fb-vc = <0x2>;
+				sae-rx-vc = <0x1>;
+				sae-rx-sync-vc = <0x3>;
+				napi-vc-mask = <0x6>;
+			};
+
+			uart {
+				id = <0x0>;
+				owner = <0x1>;
+				sharedcfg = <0x1f000000>;
+			};
+
+			fmn {
+				node_0_vc_mask = <0x66666666>;
+			};
+
+			owner-config {
+				nae = <0x0>;
+				sae = <0x1>;
+				rsa = <0x1>;
+				fmn = <0x1>;
+			};
+		};
+
+		dom@1 {
+			device_type = "domain";
+			os = "netos";
+			heap-size = <0x0 0x8000000>;
+			shared-mem = <0x0 0x40000000 0x0 0x10000000>;
+			#address-cells = <0x1>;
+			#size-cells = <0x1>;
+			app-bootcmd = "smpload";
+			app-loadaddr = "0xf0000000";
+
+			kernel {
+				size = <0x2000000>;
+				location = "/tmp/xen/netos.elf";
+				dom_destroy_hack = <0x0>;
+			};
+
+			cpu {
+				onlinemask = <0xff>;
+				nae-rx-vc = <0x0>;
+				nae-fb-vc = <0x3>;
+				sae-rx-vc = <0x0>;
+				sae-rx-sync-vc = <0x3>;
+				nae-buf-alloc-by-app = <0x1>;
+			};
+
+			uart {
+				id = <0x0>;
+			};
+
+			memory {
+				reg = <0x60000000 0x60000000>;
+			};
+
+			app-param {
+				onlinemask = <0xff>;
+				enable-nae-hw-parser = <0x0>;
+				enable-nae-jumbo = <0x0>;
+				enable-nae-p2p = <0x0>;
+			};
+
+			nae {
+			};
+
+			owner-config {
+				nae = <0x1>;
+				sae = <0x1>;
+				rsa = <0x1>;
+				fmn = <0x1>;
+			};
+
+			fmn {
+				node_0_vc_mask = <0x99999999>;
+			};
+		};
+	};
+
+	chosen {
+		bootargs = "root=/dev/nfs rw nfsroot=192.168.0.1:/nfsroot/rootfs,nfsvers=3 ip=192.168.0.2:192.168.0.1:192.168.0.1:255.255.254.0:xlp:eth0:off console=ttyS0,115200 skew_tick=1";
+	};
+
+	firmware-download {
+		u-boot = <0xc100000 0x3f00000>;
+		sysconfig = <0x100000 0x100000>;
+		hypervisor = <0x8800000 0x800000>;
+		dom0 = <0x9000000 0x3000000>;
+		domU-ramdisk = <0x60000000 0x60800000>;
+	};
+
+	soc {
+		#address-cells = <0x2>;
+		#size-cells = <0x1>;
+		compatible = "simple-bus";
+		ranges = <0x0 0x0 0x0 0x18000000 0x4000000 0x1 0x0 0x0 0x16000000 0x1000000>;
+
+		serial@30000 {
+			device_type = "serial";
+			compatible = "ns16550";
+			reg = <0x0 0x30100 0xa00>;
+			reg-shift = <0x2>;
+			reg-io-width = <0x4>;
+			clock-frequency = <0x7f28155>;
+			interrupt-parent = <0x1>;
+			interrupts = <0x11>;
+		};
+
+		serial@31000 {
+			device_type = "serial";
+			compatible = "ns16550";
+			reg = <0x0 0x31100 0xa00>;
+			reg-shift = <0x2>;
+			reg-io-width = <0x4>;
+			clock-frequency = <0x7f28155>;
+			interrupt-parent = <0x1>;
+			interrupts = <0x12>;
+		};
+
+		ocores@37100 {
+			compatible = "opencores,i2c-ocores";
+			#address-cells = <0x1>;
+			#size-cells = <0x0>;
+			reg = <0x0 0x37100 0x20>;
+			reg-shift = <0x2>;
+			reg-io-width = <0x4>;
+			clock-frequency = <0x1e84800>;
+			interrupt-parent = <0x1>;
+			interrupts = <0x1e>;
+		};
+
+		ocores@37120 {
+			compatible = "opencores,i2c-ocores";
+			#address-cells = <0x1>;
+			#size-cells = <0x0>;
+			reg = <0x0 0x37120 0x20>;
+			reg-shift = <0x2>;
+			reg-io-width = <0x4>;
+			clock-frequency = <0x1e84800>;
+			interrupt-parent = <0x1>;
+			interrupts = <0x1f>;
+
+			rtc@68 {
+				compatible = "dallas,ds1374";
+				reg = <0x68>;
+			};
+
+			dtt@4c {
+				compatible = "national,lm90";
+				reg = <0x4c>;
+			};
+		};
+
+		pic@4000 {
+			interrupt-controller;
+			#address-cells = <0x0>;
+			#interrupt-cells = <0x1>;
+			reg = <0x0 0x4000 0x200>;
+			linux,phandle = <0x1>;
+		};
+
+		nor_flash@1,0 {
+			compatible = "cfi-flash";
+			#address-cells = <0x1>;
+			#size-cells = <0x1>;
+			bank-width = <0x2>;
+			reg = <0x1 0x0 0x1000000>;
+
+			partition@0 {
+				label = "x-loader";
+				reg = <0x0 0x100000>;
+				read-only;
+			};
+
+			partition@100000 {
+				label = "u-boot";
+				reg = <0x100000 0x100000>;
+			};
+
+			partition@200000 {
+				label = "kernel";
+				reg = <0x200000 0x500000>;
+			};
+
+			partition@700000 {
+				label = "rootfs";
+				reg = <0x700000 0x800000>;
+			};
+
+			partition@f00000 {
+				label = "env";
+				reg = <0xf00000 0x100000>;
+				read-only;
+			};
+		};
+
+		fmn@node-0 {
+			default-credits = <0x32>;
+			default-queue-size = <0x4000>;
+			fmn-spill-mem-base = <0x0 0x10000000>;
+			fmn-spill-mem-size = <0x0 0x2000000>;
+
+			q-config {
+			};
+		};
+
+		fmn@node-1 {
+			default-credits = <0x32>;
+			default-queue-size = <0x4000>;
+			fmn-spill-mem-base = <0x0 0x0>;
+			fmn-spill-mem-size = <0x0 0x2000000>;
+
+			q-config {
+			};
+		};
+
+		fmn@node-2 {
+		};
+
+		fmn@node-3 {
+		};
+
+		nodes {
+			num-nodes = <0x1>;
+		};
+	};
+
+	frequency-config {
+		nae = <0xfa>;
+		sae = <0x1f4>;
+		rsa = <0x1f4>;
+		dtre = <0xfa>;
+		cde = <0xfa>;
+	};
+};
diff --git a/arch/mips/boot/dts/xlp2xx-helinux.dts b/arch/mips/boot/dts/xlp2xx-helinux.dts
new file mode 100644
index 0000000..0fb9572
--- /dev/null
+++ b/arch/mips/boot/dts/xlp2xx-helinux.dts
@@ -0,0 +1,844 @@
+/dts-v1/;
+
+/ {
+	model = "netlogic,XLP-FVP";
+	compatible = "netlogic,xlp";
+	#address-cells = <0x2>;
+	#size-cells = <0x2>;
+
+	memory {
+		device_type = "memory";
+		reg = <0x0 0x1000000 0x0 0xb000000 0x0 0xe0000000 0x0 0x20000000>;
+	};
+
+	hypervisor {
+		hypervisor-name = "Xen";
+		alloc_dom0_memory = <0x0>;
+		bootargs = "ncores=4 dom0_loadaddr=0x72000000 dom0_size=0x1c000000 dom0_cpumask=0xffff -- ";
+		domain_heap = <0x80000000 0x20000000>;
+	};
+
+	doms {
+		#address-cells = <0x1>;
+		#size-cells = <0x1>;
+
+		dom@0 {
+			device_type = "domain";
+			os = "linux";
+			#address-cells = <0x1>;
+			#size-cells = <0x1>;
+
+			cpu {
+				onlinemask = <0xff>;
+				nae-rx-vc = <0x1>;
+				nae-fb-vc = <0x2>;
+				sae-rx-vc = <0x1>;
+				sae-rx-sync-vc = <0x3>;
+				napi-vc-mask = <0x6>;
+			};
+
+			uart {
+				id = <0x0>;
+				owner = <0x1>;
+				sharedcfg = <0x1f000000>;
+			};
+
+			fmn {
+				node_0_vc_mask = <0x66666666>;
+			};
+
+			owner-config {
+				nae = <0x0>;
+				sae = <0x1>;
+				rsa = <0x1>;
+				fmn = <0x1>;
+			};
+		};
+
+		dom@1 {
+			device_type = "domain";
+			os = "netos";
+			heap-size = <0x0 0x8000000>;
+			shared-mem = <0x0 0x40000000 0x0 0x10000000>;
+			#address-cells = <0x1>;
+			#size-cells = <0x1>;
+			app-bootcmd = "smpload";
+			app-loadaddr = "0xf0000000";
+
+			kernel {
+				size = <0x2000000>;
+				location = "/tmp/xen/netos.elf";
+				dom_destroy_hack = <0x0>;
+			};
+
+			cpu {
+				onlinemask = <0xff>;
+				nae-rx-vc = <0x0>;
+				nae-fb-vc = <0x3>;
+				sae-rx-vc = <0x0>;
+				sae-rx-sync-vc = <0x3>;
+				nae-buf-alloc-by-app = <0x1>;
+			};
+
+			uart {
+				id = <0x0>;
+			};
+
+			memory {
+				reg = <0x60000000 0x60000000>;
+			};
+
+			app-param {
+				onlinemask = <0xff>;
+				enable-nae-hw-parser = <0x0>;
+				enable-nae-jumbo = <0x0>;
+				enable-nae-p2p = <0x0>;
+			};
+
+			nae {
+			};
+
+			owner-config {
+				nae = <0x1>;
+				sae = <0x1>;
+				rsa = <0x1>;
+				fmn = <0x1>;
+			};
+
+			fmn {
+				node_0_vc_mask = <0x99999999>;
+			};
+		};
+	};
+
+	chosen {
+		bootargs = "root=/dev/nfs rw nfsroot=192.168.0.1:/nfsroot/rootfs,nfsvers=3 ip=192.168.0.2:192.168.0.1:192.168.0.1:255.255.254.0:xlp:eth0:off console=ttyS0,115200 skew_tick=1";
+	};
+
+	firmware-download {
+		u-boot = <0xc100000 0x3f00000>;
+		sysconfig = <0x100000 0x100000>;
+		hypervisor = <0x8800000 0x800000>;
+		dom0 = <0x9000000 0x3000000>;
+		domU-ramdisk = <0x60000000 0x60800000>;
+	};
+
+	soc {
+		#address-cells = <0x2>;
+		#size-cells = <0x1>;
+		compatible = "simple-bus";
+		ranges = <0x0 0x0 0x0 0x18000000 0x4000000 0x1 0x0 0x0 0x16000000 0x1000000>;
+
+		serial@30000 {
+			device_type = "serial";
+			compatible = "ns16550";
+			reg = <0x0 0x30100 0xa00>;
+			reg-shift = <0x2>;
+			reg-io-width = <0x4>;
+			clock-frequency = <0x7f28155>;
+			interrupt-parent = <0x1>;
+			interrupts = <0x11>;
+		};
+
+		serial@31000 {
+			device_type = "serial";
+			compatible = "ns16550";
+			reg = <0x0 0x31100 0xa00>;
+			reg-shift = <0x2>;
+			reg-io-width = <0x4>;
+			clock-frequency = <0x7f28155>;
+			interrupt-parent = <0x1>;
+			interrupts = <0x12>;
+		};
+
+		ocores@37100 {
+			compatible = "opencores,i2c-ocores";
+			#address-cells = <0x1>;
+			#size-cells = <0x0>;
+			reg = <0x0 0x37100 0x20>;
+			reg-shift = <0x2>;
+			reg-io-width = <0x4>;
+			clock-frequency = <0x1e84800>;
+			interrupt-parent = <0x1>;
+			interrupts = <0x1e>;
+		};
+
+		ocores@37120 {
+			compatible = "opencores,i2c-ocores";
+			#address-cells = <0x1>;
+			#size-cells = <0x0>;
+			reg = <0x0 0x37120 0x20>;
+			reg-shift = <0x2>;
+			reg-io-width = <0x4>;
+			clock-frequency = <0x1e84800>;
+			interrupt-parent = <0x1>;
+			interrupts = <0x1f>;
+
+			rtc@68 {
+				compatible = "dallas,ds1374";
+				reg = <0x68>;
+			};
+
+			dtt@4c {
+				compatible = "national,lm90";
+				reg = <0x4c>;
+			};
+		};
+
+		pic@4000 {
+			interrupt-controller;
+			#address-cells = <0x0>;
+			#interrupt-cells = <0x1>;
+			reg = <0x0 0x4000 0x200>;
+			linux,phandle = <0x1>;
+		};
+
+		nor_flash@1,0 {
+			compatible = "cfi-flash";
+			#address-cells = <0x1>;
+			#size-cells = <0x1>;
+			bank-width = <0x2>;
+			reg = <0x1 0x0 0x1000000>;
+
+			partition@0 {
+				label = "x-loader";
+				reg = <0x0 0x100000>;
+				read-only;
+			};
+
+			partition@100000 {
+				label = "u-boot";
+				reg = <0x100000 0x100000>;
+			};
+
+			partition@200000 {
+				label = "kernel";
+				reg = <0x200000 0x500000>;
+			};
+
+			partition@700000 {
+				label = "rootfs";
+				reg = <0x700000 0x800000>;
+			};
+
+			partition@f00000 {
+				label = "env";
+				reg = <0xf00000 0x100000>;
+				read-only;
+			};
+		};
+
+		fmn@node-0 {
+			default-credits = <0x32>;
+			default-queue-size = <0x4000>;
+			fmn-spill-mem-base = <0x0 0x10000000>;
+			fmn-spill-mem-size = <0x0 0x2000000>;
+
+			q-config {
+			};
+		};
+
+		fmn@node-1 {
+			default-credits = <0x32>;
+			default-queue-size = <0x4000>;
+			fmn-spill-mem-base = <0x0 0x0>;
+			fmn-spill-mem-size = <0x0 0x2000000>;
+
+			q-config {
+			};
+		};
+
+		fmn@node-2 {
+		};
+
+		fmn@node-3 {
+		};
+
+		nae@node-0 {
+			model = "MIPS,XLP8XX NAE CFG";
+			compatible = "NETL,XLP8XX_A0";
+			#address-cells = <0x1>;
+			#size-cells = <0x1>;
+			frequency = <0x1f4>;
+
+			ucore {
+
+				src@1 {
+					num-opcodes = <0x3f>;
+					path = "/home/yjin-local/bcm-sdk/sdk-base/sysconfig/nae/ucore/default.c";
+					timestamp = "Tue Apr  9 11:08:25 2013\n";
+					mask = <0xff>;
+					opcodes = <0x3c1c0010 0x279cf808 0x3c020010 0x2442f808 0x3c030010 0x2463f808 0xac400000 0x43082b 0x1420fffd 0x24420004 0x3c1d0010 0x27bdf9c0 0x27a50020 0x27a60028 0xaca00000 0xacc00000 0xc000029 0x2021 0x1000ffff 0x0 0x3c020000 0x8c420130 0x27bdffe0 0x2403ffff 0xafbf001c 0xafb10018 0x10430009 0xafb00014 0x3c100000 0x26100130 0x2411ffff 0x40f809 0x2610fffc 0x8e020000 0x1451fffc 0x0 0x8fbf001c 0x8fb10018 0x8fb00014 0x3e00008 0x27bd0020 0x3c030002 0x8c628000 0x27bdfff8 0x3c060010 0xafa20000 0x24030001 0x24050004 0x24c60001 0x8000037 0x3c020170 0x34088030 0xad050000 0x34088000 0xad020000 0x34088004 0x8d040000 0x8fa40000 0x1483fff8 0x0 0x34088030 0x8000035 0xad060000>;
+				};
+			};
+
+			freein-fifo-config {
+				freein-fifo-spill-mem-range = <0x0 0xfe00000 0x0 0x200000>;
+				freein-fifo-onchip-num-descs = <0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38>;
+				freein-fifo-spill-num-descs = <0x4b0>;
+			};
+
+			vfbid-config {
+				vfbid-map = <0x0 0x1 0x1 0x5 0x2 0x9 0x3 0xd 0x4 0x11 0x5 0x15 0x6 0x19 0x7 0x1d 0x8 0x21 0x9 0x25 0xa 0x29 0xb 0x2d 0xc 0x31 0xd 0x35 0xe 0x39 0xf 0x3d 0x10 0x41 0x11 0x45 0x12 0x49 0x13 0x4d 0x14 0x51 0x15 0x55 0x16 0x59 0x17 0x5d 0x18 0x61 0x19 0x65 0x1a 0x69 0x1b 0x6d 0x1c 0x71 0x1d 0x75 0x1e 0x79 0x1f 0x7d>;
+			};
+
+			poe {
+				mode = "bypass";
+				distribution-enable = <0x1>;
+				dist-drop-enable = <0x0>;
+				class-drop-enable = <0x0>;
+				drop-timer = <0x0>;
+				dest-threshold = <0xa>;
+				dist-threshold = <0xa 0xa 0xa 0xa>;
+				statistics-enable = <0x0>;
+				poe-spill-address = <0x0>;
+				poe-spill-length = <0x0>;
+
+				distribution_vectors {
+					dv0 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1>;
+					dv1 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv2 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv3 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv4 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv5 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv6 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv7 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv8 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv9 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv10 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv11 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv12 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv13 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv14 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv15 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+				};
+			};
+
+			complex@0 {
+				device_type = "nae-complex";
+				mode = "xaui";
+
+				xaui {
+					loopback = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					xgmii-speed = <0xa>;
+					ucore-mask = <0xffff>;
+					vlan-pri-en = <0x0>;
+				};
+
+				rxaui {
+					loopback = <0x0>;
+					submode = <0x2>;
+					scrambler = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					xgmii-speed = <0xa>;
+					ucore-mask = <0xffff>;
+					vlan-pri-en = <0x0>;
+				};
+
+				sgmii {
+					loopback = <0x0 0x0 0x0 0x0>;
+					mgmt-port = <0x0 0x0 0x0 0x0>;
+					iface-fifo-size = <0xd 0xd 0xd 0xd>;
+					ext-phy-addr = <0x4 0x7 0x6 0x5>;
+					ext-phy-bus = <0x1 0x1 0x1 0x1>;
+					num-channels = <0x1 0x1 0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e 0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80 0x80 0x80>;
+					num-free-descs = <0x34 0x34 0x34 0x34>;
+					free-desc-size = <0x800 0x800 0x800 0x800>;
+					ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+				};
+
+				interlaken {
+					db = "cortina";
+					loopback = <0x0>;
+					num-lanes = <0x4>;
+					lane-rate = <0x0>;
+					iface-fifo-size = <0x6e>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x4>;
+					rx-buffer-size = <0x730>;
+					num-free-descs = <0x12c>;
+					free-desc-size = <0x800>;
+					ucore-mask = <0xffff>;
+				};
+			};
+
+			complex@1 {
+				device_type = "nae-complex";
+				mode = "xaui";
+
+				xaui {
+					loopback = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					xgmii-speed = <0xa>;
+					ucore-mask = <0xffff>;
+					vlan-pri-en = <0x0>;
+				};
+
+				rxaui {
+					loopback = <0x0>;
+					submode = <0x2>;
+					scrambler = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					xgmii-speed = <0xa>;
+					ucore-mask = <0xffff>;
+					vlan-pri-en = <0x0>;
+				};
+
+				sgmii {
+					loopback = <0x0 0x0 0x0 0x0>;
+					iface-fifo-size = <0xd 0xd 0xd 0xd>;
+					ext-phy-addr = <0x8 0xb 0xa 0x9>;
+					ext-phy-bus = <0x1 0x1 0x1 0x1>;
+					num-channels = <0x1 0x1 0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e 0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80 0x80 0x80>;
+					num-free-descs = <0x34 0x34 0x34 0x34>;
+					free-desc-size = <0x800 0x800 0x800 0x800>;
+					ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+				};
+			};
+
+			complex@2 {
+				device_type = "nae-complex";
+				mode = "xaui";
+
+				xaui {
+					loopback = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					xgmii-speed = <0xa>;
+					ucore-mask = <0xffff>;
+					vlan-pri-en = <0x0>;
+				};
+
+				rxaui {
+					loopback = <0x0>;
+					submode = <0x2>;
+					scrambler = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					xgmii-speed = <0xa>;
+					ucore-mask = <0xffff>;
+					vlan-pri-en = <0x0>;
+				};
+
+				interlaken {
+					db = "cortina";
+					loopback = <0x0>;
+					num-lanes = <0x4>;
+					lane-rate = <0x0>;
+					iface-fifo-size = <0x6e>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x4>;
+					rx-buffer-size = <0x730>;
+					num-free-descs = <0x12c>;
+					free-desc-size = <0x800>;
+					ucore-mask = <0xffff>;
+				};
+
+				sgmii {
+					loopback = <0x0 0x0 0x0 0x0>;
+					iface-fifo-size = <0xd 0xd 0xd 0xd>;
+					ext-phy-addr = <0x0 0x3 0x2 0x1>;
+					ext-phy-bus = <0x1 0x1 0x1 0x1>;
+					num-channels = <0x1 0x1 0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e 0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80 0x80 0x80>;
+					num-free-descs = <0x34 0x34 0x34 0x34>;
+					free-desc-size = <0x800 0x800 0x800 0x800>;
+					ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+				};
+			};
+
+			complex@3 {
+				device_type = "nae-complex";
+				mode = "xaui";
+
+				xaui {
+					loopback = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					xgmii-speed = <0xa>;
+					ucore-mask = <0xffff>;
+					vlan-pri-en = <0x0>;
+				};
+
+				rxaui {
+					loopback = <0x0>;
+					submode = <0x2>;
+					scrambler = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					xgmii-speed = <0xa>;
+					ucore-mask = <0xffff>;
+					vlan-pri-en = <0x0>;
+				};
+
+				sgmii {
+					loopback = <0x0 0x0 0x0 0x0>;
+					iface-fifo-size = <0xd 0xd 0xd 0xd>;
+					ext-phy-addr = <0xc 0xf 0xe 0xd>;
+					ext-phy-bus = <0x1 0x1 0x1 0x1>;
+					num-channels = <0x1 0x1 0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e 0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80 0x80 0x80>;
+					num-free-descs = <0x34 0x34 0x34 0x34>;
+					free-desc-size = <0x800 0x800 0x800 0x800>;
+					ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+				};
+			};
+
+			complex@4 {
+				device_type = "nae-complex";
+				mode = "sgmii";
+
+				sgmii {
+					loopback = <0x0 0x0>;
+					mgmt-port = <0x1 0x0>;
+					iface-fifo-size = <0xd 0xd>;
+					ext-phy-addr = <0x10 0x11>;
+					ext-phy-bus = <0x0 0x0>;
+					num-channels = <0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80>;
+					num-free-descs = <0x34 0x34>;
+					free-desc-size = <0x800 0x800>;
+					ucore-mask = <0xffff 0xffff>;
+				};
+			};
+		};
+
+		nae@node-1 {
+			model = "MIPS,XLP8XX NAE CFG";
+			compatible = "NETL,XLP8XX_A0";
+			#address-cells = <0x1>;
+			#size-cells = <0x1>;
+			frequency = <0x1f4>;
+
+			ucore {
+
+				src@1 {
+					num-opcodes = <0x3f>;
+					path = "/home/yjin-local/bcm-sdk/sdk-base/sysconfig/nae/ucore/default.c";
+					timestamp = "Tue Apr  9 11:08:25 2013\n";
+					mask = <0xff>;
+					opcodes = <0x3c1c0010 0x279cf808 0x3c020010 0x2442f808 0x3c030010 0x2463f808 0xac400000 0x43082b 0x1420fffd 0x24420004 0x3c1d0010 0x27bdf9c0 0x27a50020 0x27a60028 0xaca00000 0xacc00000 0xc000029 0x2021 0x1000ffff 0x0 0x3c020000 0x8c420130 0x27bdffe0 0x2403ffff 0xafbf001c 0xafb10018 0x10430009 0xafb00014 0x3c100000 0x26100130 0x2411ffff 0x40f809 0x2610fffc 0x8e020000 0x1451fffc 0x0 0x8fbf001c 0x8fb10018 0x8fb00014 0x3e00008 0x27bd0020 0x3c030002 0x8c628000 0x27bdfff8 0x3c060010 0xafa20000 0x24030001 0x24050004 0x24c60001 0x8000037 0x3c020170 0x34088030 0xad050000 0x34088000 0xad020000 0x34088004 0x8d040000 0x8fa40000 0x1483fff8 0x0 0x34088030 0x8000035 0xad060000>;
+				};
+			};
+
+			freein-fifo-config {
+				freein-fifo-onchip-num-descs = <0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38>;
+				freein-fifo-spill-num-descs = <0x0>;
+			};
+
+			vfbid-config {
+				hw-replenish = <0x0>;
+			};
+
+			poe {
+				mode = "bypass";
+				distribution-enable = <0x1>;
+				dist-drop-enable = <0x0>;
+				class-drop-enable = <0x0>;
+				drop-timer = <0x0>;
+				dest-threshold = <0xa>;
+				dist-threshold = <0xa 0xa 0xa 0xa>;
+				statistics-enable = <0x0>;
+
+				distribution_vectors {
+					dv0 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1>;
+					dv1 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv2 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv3 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv4 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv5 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv6 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv7 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv8 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv9 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv10 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv11 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv12 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv13 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv14 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv15 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+				};
+			};
+
+			complex@0 {
+				device_type = "nae-complex";
+				mode = "xaui";
+
+				xaui {
+					loopback = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					ucore-mask = <0xffff>;
+				};
+
+				rxaui {
+					loopback = <0x0>;
+					submode = <0x2>;
+					scrambler = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					ucore-mask = <0xffff>;
+				};
+
+				sgmii {
+					loopback = <0x0 0x0 0x0 0x0>;
+					iface-fifo-size = <0xd 0xd 0xd 0xd>;
+					ext-phy-addr = <0x4 0x7 0x6 0x5>;
+					ext-phy-bus = <0x1 0x1 0x1 0x1>;
+					num-channels = <0x1 0x1 0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e 0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80 0x80 0x80>;
+					num-free-descs = <0x34 0x34 0x34 0x34>;
+					free-desc-size = <0x800 0x800 0x800 0x800>;
+					ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+				};
+
+				interlaken {
+					db = "cortina";
+					loopback = <0x0>;
+					num-lanes = <0x4>;
+					lane-rate = <0x0>;
+					iface-fifo-size = <0x6e>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x4>;
+					rx-buffer-size = <0x730>;
+					num-free-descs = <0x12c>;
+					free-desc-size = <0x800>;
+					ucore-mask = <0xffff>;
+				};
+			};
+
+			complex@1 {
+				device_type = "nae-complex";
+				mode = "xaui";
+
+				xaui {
+					loopback = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					ucore-mask = <0xffff>;
+				};
+
+				rxaui {
+					loopback = <0x0>;
+					submode = <0x2>;
+					scrambler = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					ucore-mask = <0xffff>;
+				};
+
+				sgmii {
+					loopback = <0x0 0x0 0x0 0x0>;
+					iface-fifo-size = <0xd 0xd 0xd 0xd>;
+					ext-phy-addr = <0x8 0xb 0xa 0x9>;
+					ext-phy-bus = <0x1 0x1 0x1 0x1>;
+					num-channels = <0x1 0x1 0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e 0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80 0x80 0x80>;
+					num-free-descs = <0x34 0x34 0x34 0x34>;
+					free-desc-size = <0x800 0x800 0x800 0x800>;
+					ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+				};
+			};
+
+			complex@2 {
+				device_type = "nae-complex";
+				mode = "xaui";
+
+				xaui {
+					loopback = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					ucore-mask = <0xffff>;
+				};
+
+				rxaui {
+					loopback = <0x0>;
+					submode = <0x2>;
+					scrambler = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					ucore-mask = <0xffff>;
+				};
+
+				interlaken {
+					db = "cortina";
+					loopback = <0x0>;
+					num-lanes = <0x4>;
+					lane-rate = <0x0>;
+					iface-fifo-size = <0x6e>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x4>;
+					rx-buffer-size = <0x730>;
+					num-free-descs = <0x12c>;
+					free-desc-size = <0x800>;
+					ucore-mask = <0xffff>;
+				};
+
+				sgmii {
+					loopback = <0x0 0x0 0x0 0x0>;
+					iface-fifo-size = <0xd 0xd 0xd 0xd>;
+					ext-phy-addr = <0x0 0x3 0x2 0x1>;
+					ext-phy-bus = <0x1 0x1 0x1 0x1>;
+					num-channels = <0x1 0x1 0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e 0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80 0x80 0x80>;
+					num-free-descs = <0x34 0x34 0x34 0x34>;
+					free-desc-size = <0x800 0x800 0x800 0x800>;
+					ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+				};
+			};
+
+			complex@3 {
+				device_type = "nae-complex";
+				mode = "xaui";
+
+				xaui {
+					loopback = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					ucore-mask = <0xffff>;
+				};
+
+				rxaui {
+					loopback = <0x0>;
+					submode = <0x2>;
+					scrambler = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					ucore-mask = <0xffff>;
+				};
+			};
+
+			complex@4 {
+				device_type = "nae-complex";
+				mode = "sgmii";
+
+				sgmii {
+					loopback = <0x0 0x0>;
+					mgmt-port = <0x1 0x0>;
+					iface-fifo-size = <0xd 0xd>;
+					ext-phy-addr = <0x10 0x11>;
+					ext-phy-bus = <0x0 0x0>;
+					num-channels = <0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80>;
+					num-free-descs = <0x34 0x34>;
+					free-desc-size = <0x800 0x800>;
+					ucore-mask = <0xffff 0xffff>;
+				};
+			};
+		};
+
+		nae@node-2 {
+		};
+
+		nae@node-3 {
+		};
+
+		nodes {
+			num-nodes = <0x1>;
+		};
+	};
+
+	frequency-config {
+		nae = <0xfa>;
+		sae = <0x1f4>;
+		rsa = <0x1f4>;
+		dtre = <0xfa>;
+		cde = <0xfa>;
+	};
+};
diff --git a/arch/mips/boot/dts/xlp2xx-linux.dts b/arch/mips/boot/dts/xlp2xx-linux.dts
new file mode 100755
index 0000000..e3b5734
--- /dev/null
+++ b/arch/mips/boot/dts/xlp2xx-linux.dts
@@ -0,0 +1,839 @@
+/*
+ * XLP2XX Device Tree Source
+ */
+
+/dts-v1/;
+
+/ {
+	model = "netlogic,XLP-FVP";
+	compatible = "netlogic,xlp";
+	#address-cells = <0x2>;
+	#size-cells = <0x2>;
+
+	memory {
+		device_type = "memory";
+		reg = <0x0 0x1000000 0x0 0xb000000 0x0 0x20000000 0x0 0xa0000000 0x0 0xe0000000 0x0 0x20000000>;
+	};
+
+	hypervisor {
+		hypervisor-name = "Xen";
+		alloc_dom0_memory = <0x0>;
+		bootargs = "ncores=4 dom0_loadaddr=0x72000000 dom0_size=0x1c000000 dom0_cpumask=0xffff -- ";
+		domain_heap = <0x80000000 0x20000000>;
+	};
+
+	doms {
+		#address-cells = <0x1>;
+		#size-cells = <0x1>;
+
+		dom@0 {
+			device_type = "domain";
+			os = "linux";
+			#address-cells = <0x1>;
+			#size-cells = <0x1>;
+
+			cpu {
+				onlinemask = <0xff>;
+				nae-rx-vc = <0x0>;
+				nae-fb-vc = <0x1>;
+				napi-vc-mask = <0xb>;
+				sae-rx-vc = <0x0>;
+				sae-rx-sync-vc = <0x3>;
+				ipsec-async-vc = <0x3>;
+				ipsec-sync-vc = <0x2>;
+			};
+
+			uart {
+				id = <0x0>;
+				owner = <0x1>;
+				sharedcfg = <0x1f000000>;
+			};
+
+			fmn {
+				node_0_vc_mask = <0xbbbbbbbb 0xbbbbbbbb 0xbbbbbbbb 0xbbbbbbbb>;
+			};
+
+			nae {
+				freein-fifo-mask = <0xff 0x0 0x0 0x0>;
+				vfbtbl-sw-offset = <0x0 0x0 0x0 0x0>;
+				vfbtbl-sw-nentries = <0x20 0x20 0x20 0x20>;
+				vfbtbl-hw-offset = <0x20 0x20 0x20 0x20>;
+				vfbtbl-hw-nentries = <0x14 0x14 0x14 0x14>;
+			};
+
+			owner-config {
+				nae = <0x1>;
+				sae = <0x1>;
+				rsa = <0x1>;
+				fmn = <0x1>;
+			};
+		};
+	};
+
+	chosen {
+/*
+		bootargs = " console=ttyS0,115200  rhash_entries=1048576";
+		bootargs = "ramdisk=204800 rd_start=0xffffffff88000000 rd_size=0x01000000 root=/dev/ram rw console=ttyS0,115200";
+*/
+		bootargs = "root=/dev/nfs rw nfsroot=128.224.165.20:/export/pxeboot/vlm-boards/22010 ip=128.224.178.55:128.224.165.20:128.224.178.1:255.255.254.0:xlp:eth0:off console=ttyS0,115200";
+	};
+
+	firmware-download {
+		u-boot = <0xc100000 0x3f00000>;
+		sysconfig = <0x100000 0x100000>;
+		hypervisor = <0x8800000 0x800000>;
+		dom0 = <0x9000000 0x3000000>;
+		domU-ramdisk = <0x60000000 0x60800000>;
+	};
+
+	soc {
+		#address-cells = <0x2>;
+		#size-cells = <0x1>;
+		compatible = "simple-bus";
+		ranges = <0x0 0x0 0x0 0x18000000 0x4000000 0x1 0x0 0x0 0x16000000 0x1000000>;
+
+		serial@30000 {
+			device_type = "serial";
+			compatible = "ns16550";
+			reg = <0x0 0x30100 0xa00>;
+			reg-shift = <0x2>;
+			reg-io-width = <0x4>;
+			clock-frequency = <0x7f28155>;
+			interrupt-parent = <0x1>;
+			interrupts = <0x11>;
+		};
+
+		serial@31000 {
+			device_type = "serial";
+			compatible = "ns16550";
+			reg = <0x0 0x31100 0xa00>;
+			reg-shift = <0x2>;
+			reg-io-width = <0x4>;
+			clock-frequency = <0x7f28155>;
+			interrupt-parent = <0x1>;
+			interrupts = <0x12>;
+		};
+
+		ocores@37100 {
+			compatible = "opencores,i2c-ocores";
+			#address-cells = <0x1>;
+			#size-cells = <0x0>;
+			reg = <0x0 0x37100 0x20>;
+			reg-shift = <0x2>;
+			reg-io-width = <0x4>;
+			clock-frequency = <0x1e84800>;
+			interrupt-parent = <0x1>;
+			interrupts = <0x1e>;
+		};
+
+		ocores@37120 {
+			compatible = "opencores,i2c-ocores";
+			#address-cells = <0x1>;
+			#size-cells = <0x0>;
+			reg = <0x0 0x37120 0x20>;
+			reg-shift = <0x2>;
+			reg-io-width = <0x4>;
+			clock-frequency = <0x1e84800>;
+			interrupt-parent = <0x1>;
+			interrupts = <0x1f>;
+
+			rtc@68 {
+				compatible = "dallas,ds1374";
+				reg = <0x68>;
+			};
+
+			dtt@4c {
+				compatible = "national,lm90";
+				reg = <0x4c>;
+			};
+		};
+
+		pic@4000 {
+			interrupt-controller;
+			#address-cells = <0x0>;
+			#interrupt-cells = <0x1>;
+			reg = <0x0 0x4000 0x200>;
+			linux,phandle = <0x1>;
+		};
+
+		nor_flash@1,0 {
+			compatible = "cfi-flash";
+			#address-cells = <0x1>;
+			#size-cells = <0x1>;
+			bank-width = <0x2>;
+			reg = <0x1 0x0 0x1000000>;
+
+			partition@0 {
+				label = "x-loader";
+				reg = <0x0 0x100000>;
+				read-only;
+			};
+
+			partition@100000 {
+				label = "u-boot";
+				reg = <0x100000 0x100000>;
+			};
+
+			partition@200000 {
+				label = "kernel";
+				reg = <0x200000 0x500000>;
+			};
+
+			partition@700000 {
+				label = "rootfs";
+				reg = <0x700000 0x800000>;
+			};
+
+			partition@f00000 {
+				label = "env";
+				reg = <0xf00000 0x100000>;
+				read-only;
+			};
+		};
+
+		fmn@node-0 {
+			default-credits = <0x32>;
+			default-queue-size = <0x4000>;
+			fmn-spill-mem-base = <0x0 0x10000000>;
+			fmn-spill-mem-size = <0x0 0x2000000>;
+
+			q-config {
+
+				cpu {
+					queue-size = <0x8000>;
+
+					credits-from {
+						node-0 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1f4 0x0 0x0 0x96>;
+					};
+				};
+
+				nae {
+
+					credits-from {
+						node-0 = <0x64 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					};
+				};
+
+				srio {
+
+					credits-from {
+						node-0 = <0x96 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					};
+				};
+			};
+		};
+
+		fmn@node-1 {
+			default-credits = <0x32>;
+			default-queue-size = <0x4000>;
+			fmn-spill-mem-base = <0x0 0x0>;
+			fmn-spill-mem-size = <0x0 0x2000000>;
+
+			q-config {
+			};
+		};
+
+		fmn@node-2 {
+		};
+
+		fmn@node-3 {
+		};
+
+		nae@node-0 {
+			model = "MIPS,XLP8XX NAE CFG";
+			compatible = "NETL,XLP8XX_A0";
+			#address-cells = <0x1>;
+			#size-cells = <0x1>;
+			frequency = <0x1f4>;
+
+			ucore {
+
+				src@1 {
+					num-opcodes = <0x240>;
+					path = "/home/yjin-local/bcm-sdk/sdk-base/sysconfig/nae/ucore/linux-ucore.c";
+					timestamp = "Tue Apr 23 13:07:50 2013\n";
+					mask = <0xff>;
+					opcodes = <0x3c1c0010 0x279cf808 0x3c020010 0x2442f808 0x3c030010 0x2463f808 0xac400000 0x43082b 0x1420fffd 0x24420004 0x3c1d0010 0x27bdf9c0 0x27a50020 0x27a60028 0xaca00000 0xacc00000 0xc000029 0x2021 0x1000ffff 0x0 0x3c020000 0x8c420934 0x27bdffe0 0x2403ffff 0xafbf001c 0xafb10018 0x10430009 0xafb00014 0x3c100000 0x26100934 0x2411ffff 0x40f809 0x2610fffc 0x8e020000 0x1451fffc 0x0 0x8fbf001c 0x8fb10018 0x8fb00014 0x3e00008 0x27bd0020 0x27bdfea8 0xafa00030 0xafa0002c 0xafa00028 0xafa00024 0xafa00020 0xafa0001c 0xafa00018 0xafa00014 0xafa00010 0xafa0000c 0xafa00008 0xafa00004 0x8fa30004 0x2c620048 0x10400012 0x3c040001 0x34848000 0x8fb80004 0x8fad0004 0x187080 0xd6080 0x1845821 0x8d6a0000 0x27af0034 0x1ee4821 0xad2a0000 0x8fa80004 0x25070001 0xafa70004 0x8fa60004 0x2cc50048 0x14a0fff1 0x0 0x8fa20040 0x30590002 0x13200050 0x3c020010 0x3c1f2aaa 0x37e3aaab 0x24060800 0x3c050178 0x3c040170 0x34088004 0x8d070000 0x8c4ffe4c 0xf3c02 0xafa70008 0x8c4dfe50 0xd7402 0xafae002c 0x904cfe61 0x318b001f 0xafab0000 0x8fab0008 0x8fac002c 0x8fb80000 0x3030018 0x184fc3 0x4010 0x1094023 0x85040 0x8f8c0 0x250d0006 0x3eac823 0xd7080 0x3193823 0x3ae4821 0x8d2a0034 0x77880 0x8fb90048 0x1e73821 0xeaf806 0x33ef001f 0x19c200 0x8fae0038 0x1f86821 0x8faa0044 0xd4880 0x1140001d 0x12e4821 0x299805dd 0x13000020 0x0 0x250a000c 0xa6080 0x3ac5021 0x8d5f0034 0xffc806 0x11660007 0x332a001f 0x25080012 0x86880 0x3ad7021 0x8dcb0034 0xeb4006 0x310a001f 0x31390fff 0x19c200 0x370f0001 0x34088030 0xad0f0000 0x8fa70040 0x30e90008 0x11200006 0xa5380 0x34088000 0x8000054 0xad040000 0x8000085 0x2508000c 0x145f825 0x34088000 0x8000054 0xad1f0000 0x800007e 0x250a0012 0x8fa40040 0x30830001 0x146000e2 0x3c020010 0x8fa60040 0x30c50004 0x10a00198 0x3c02dead 0x3c030002 0x80000ae 0x3442beef 0xafa00004 0x8fa70004 0x2ce90064 0x1520017f 0x0 0x8c6fbffc 0x15e2fff9 0x3c0d0001 0x3c03dead 0x3463beff 0x3c192aaa 0x3c1f0178 0x3c080170 0x3c020010 0x2466fff0 0x35a5c000 0x3724aaab 0x240a0800 0x27e90018 0x25070018 0x34088004 0x8d0c0000 0x8c59fe4c 0x194402 0xafa80008 0x8c58fe50 0x185c02 0xafab002c 0x8c4ffe54 0x31ed00ff 0xafad0018 0x8c4efe00 0xafae0010 0x8c5ffe04 0xafbf000c 0x8c59fe08 0xafb90020 0x9058fe01 0x904bfe02 0x186a00 0xb7c00 0x8fa80018 0x904bfe05 0x1aff821 0x904efe00 0x904ffe06 0x9059fe03 0xac48fe0c 0x3eec021 0x1834021 0x905ffe04 0x196600 0xb7200 0xf6c00 0x1cdc821 0x30cc021 0x904cfe07 0x33f7821 0x904efe09 0x905ffe0a 0xc5e00 0x1eb6821 0xe6200 0x904bfe08 0x904efe0b 0x1fcc00 0x1997821 0x1ebc821 0xefe00 0x33f6021 0x188c821 0x195f02 0x197900 0x30cf823 0x16f7025 0x3ee7826 0x1a86821 0xfc180 0xf4682 0x1af6023 0x1185825 0x16cc026 0x32df821 0x18ce02 0x186a00 0x3f84023 0x32d7025 0x1c8c826 0x1ff6021 0x197c02 0x19fc00 0x30cc021 0x1ff5825 0x1996023 0x16cf826 0x1f4342 0x1f6cc0 0x10d7025 0x31f7823 0x1cf7826 0x904dfe0f 0x904efe0e 0x338c821 0xf5f02 0xf6100 0x16cc025 0x3f9f821 0x904cfe0c 0x32f4023 0xe5c00 0xdce00 0x904dfe0d 0x1ff7821 0x3084026 0x32bc021 0x30cc821 0xd7200 0xf6482 0xfc380 0x32e5821 0x1986825 0x10fc826 0x32dc823 0x17ff821 0x197542 0x195ac0 0x1cb4025 0x33f6026 0x1886023 0xcc1c2 0xcfe40 0x31f6825 0x18f5826 0x16d5823 0xb7402 0xb4400 0x1c87825 0x179c026 0x30fc023 0x18ff02 0x18c900 0x30c4026 0x3f96825 0x10d7023 0xe7c82 0xe6380 0x1cbc826 0x1ecf825 0x33f6823 0x1b84026 0xd7202 0x10e5823 0x316f0fff 0xafaf0014 0x8fac0014 0xac4cfe04 0xac46fe00 0x8fbf0014 0x1fc880 0x325c021 0x8f0d0000 0x31ae001f 0xafae0000 0x8fad0008 0x8fae002c 0x8fb90000 0x3240018 0x1947c3 0x5810 0x1685823 0xb6040 0xb78c0 0x1ecf823 0x256f0006 0xf6080 0x33f4023 0x3acf821 0x8ff90034 0x8c080 0x8faf0048 0x3084021 0x119c006 0x330c001f 0xfca00 0x1997821 0x8fbf0038 0x8fac0044 0xfc080 0x118000cf 0x31f7821 0x29cc05dd 0x118000d2 0x0 0x256c000c 0xcc880 0x3b9c021 0x8f0e0034 0x10ef806 0x11aa0007 0x33ec001f 0x256b0012 0xbf880 0x3bf6021 0x8d8b0034 0x10b6806 0x31ac001f 0x31f90fff 0x19c200 0x370e0001 0x34088030 0xad0e0000 0x8fa80040 0x310f0008 0x11e000b8 0xc5b80 0x34088000 0x80000bd 0xad070000 0x3c089e37 0x3c0c2aaa 0x2446fe4c 0x24050006 0x250379b9 0x3584aaab 0x240a0800 0x3c090178 0x3c070170 0x34088004 0x8d0b0000 0x8c4cfe4c 0xcfc02 0xafbf0008 0x8c59fe4c 0x19c202 0x330f000f 0xafaf0030 0x8c4dfe50 0xd7402 0xafae002c 0x8c4bfe54 0x316800ff 0xafa80018 0x8fac0030 0xcf880 0x3e64021 0x8d19000c 0x19c302 0x330f000f 0xafaf0028 0x8d0d000c 0x31ae003f 0xafae0024 0x8fab0018 0x11650071 0x0 0x8c4ffe00 0xafaf0010 0x8c4cfe04 0xafac000c 0x8c48fe08 0xafa80020 0x8fae0010 0x8fab000c 0x8fa80020 0x1c3f821 0x1637821 0x3e86823 0x1afc823 0x8c342 0x338c826 0x1e86023 0x1995823 0x197200 0x1cb7026 0x119f823 0x3eec023 0xe6b42 0x1b8c026 0x32e7823 0x1f84023 0x186302 0x1886026 0x1d85823 0x16cc823 0xcfc00 0x3f9c826 0x30c6823 0x1b97023 0x197942 0x1ee7026 0x1994023 0x10ef823 0xe58c2 0x17f6026 0x32ec023 0x30c7823 0xc6a80 0x1af5826 0x1cc4023 0x10bf823 0xbcbc2 0x33fc026 0xafb80014 0x8fad0014 0x31af001f 0xafaf0000 0x8fad0008 0x8fae002c 0x8fbf0000 0x3e40018 0x1f47c3 0x5810 0x1685823 0xbc840 0xb60c0 0x1997823 0x256c0006 0xcc880 0x3ef4023 0x3b9f821 0x8fef0034 0x8c080 0x8fac0048 0x3084021 0x10fc006 0x3319001f 0xc7a00 0x32f6021 0x8fbf0038 0x8fb90044 0xcc080 0x1320001d 0x31f7821 0x29ce05dd 0x11c00032 0x0 0x256c000c 0xc6080 0x3acc821 0x8f3f0034 0x11fc006 0x11aa0007 0x330c001f 0x256b0012 0xbc080 0x3b87021 0x8dcb0034 0x10b6806 0x31ac001f 0x31ed0fff 0xdca00 0x373f0001 0x34088030 0xad1f0000 0x8fa80040 0x310f0008 0x11e00006 0xc5b80 0x34088000 0x800018c 0xad070000 0x8000201 0x256b000c 0x1696025 0x34088000 0x800018c 0xad0c0000 0x8fae0024 0x31cb0010 0x1160ff8d 0x0 0x8fb90028 0x8fbf0030 0x8faf002c 0x3f9c021 0x186880 0x15afff86 0x0 0x8d0e0004 0xe5c02 0xafab001c 0x8fac001c 0x3188001f 0x80001db 0xafa80000 0x80001fa 0x256c0012 0x8fb80004 0x270e0001 0xafae0004 0x8fa40004 0x2c8a0064 0x1140fe7c 0x0 0x800022c 0x0 0x8000172 0x256b000c 0x1696825 0x34088000 0x80000bd 0xad0d0000 0x800016b 0x256c0012 0x1021 0x3e00008 0x27bd0158>;
+				};
+			};
+
+			freein-fifo-config {
+				freein-fifo-spill-mem-range = <0x0 0x0 0x0 0x200000>;
+				freein-fifo-onchip-num-descs = <0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38>;
+				freein-fifo-spill-num-descs = <0x4b0>;
+				port-fifo-en = <0x1>;
+			};
+
+			vfbid-config {
+			};
+
+			poe {
+				mode = "bypass";
+				distribution-enable = <0x1>;
+				dist-drop-enable = <0x0>;
+				class-drop-enable = <0x0>;
+				drop-timer = <0x0>;
+				dest-threshold = <0xa>;
+				dist-threshold = <0xa 0xa 0xa 0xa>;
+				statistics-enable = <0x0>;
+				poe-spill-address = <0x0>;
+				poe-spill-length = <0x0>;
+
+				distribution_vectors {
+					dv0 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1>;
+					dv1 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv2 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv3 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv4 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv5 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv6 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv7 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv8 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv9 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv10 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv11 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv12 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv13 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv14 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv15 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+				};
+			};
+
+			complex@0 {
+				device_type = "nae-complex";
+				mode = "xaui";
+
+				xaui {
+					loopback = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					xgmii-speed = <0xa>;
+					ucore-mask = <0xffff>;
+					vlan-pri-en = <0x0>;
+					msec-port-enable = <0x0>;
+				};
+
+				rxaui {
+					loopback = <0x0>;
+					submode = <0x2>;
+					scrambler = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					xgmii-speed = <0xa>;
+					ucore-mask = <0xffff>;
+					msec-port-enable = <0x0>;
+				};
+
+				sgmii {
+					loopback = <0x0 0x0 0x0 0x0>;
+					mgmt-port = <0x0 0x0 0x0 0x0>;
+					iface-fifo-size = <0xd 0xd 0xd 0xd>;
+					ext-phy-addr = <0x4 0x7 0x6 0x5>;
+					ext-phy-bus = <0x1 0x1 0x1 0x1>;
+					num-channels = <0x1 0x1 0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e 0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80 0x80 0x80>;
+					num-free-descs = <0x34 0x34 0x34 0x34>;
+					free-desc-size = <0x800 0x800 0x800 0x800>;
+					ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+					msec-port-enable = <0x0>;
+				};
+
+				interlaken {
+					db = "cortina";
+					loopback = <0x0>;
+					num-lanes = <0x4>;
+					lane-rate = <0x0>;
+					iface-fifo-size = <0x6e>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x4>;
+					rx-buffer-size = <0x730>;
+					num-free-descs = <0x12c>;
+					free-desc-size = <0x800>;
+					ucore-mask = <0xffff>;
+				};
+			};
+
+			complex@1 {
+				device_type = "nae-complex";
+				mode = "xaui";
+
+				xaui {
+					loopback = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					xgmii-speed = <0xa>;
+					ucore-mask = <0xffff>;
+					vlan-pri-en = <0x0>;
+					msec-port-enable = <0x0>;
+				};
+
+				rxaui {
+					loopback = <0x0>;
+					submode = <0x2>;
+					scrambler = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					xgmii-speed = <0xa>;
+					ucore-mask = <0xffff>;
+					msec-port-enable = <0x0>;
+				};
+
+				sgmii {
+					loopback = <0x0 0x0 0x0 0x0>;
+					iface-fifo-size = <0xd 0xd 0xd 0xd>;
+					ext-phy-addr = <0x8 0xb 0xa 0x9>;
+					ext-phy-bus = <0x1 0x1 0x1 0x1>;
+					num-channels = <0x1 0x1 0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e 0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80 0x80 0x80>;
+					num-free-descs = <0x34 0x34 0x34 0x34>;
+					free-desc-size = <0x800 0x800 0x800 0x800>;
+					ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+					msec-port-enable = <0x0>;
+				};
+			};
+
+			complex@2 {
+				device_type = "nae-complex";
+				mode = "xaui";
+
+				xaui {
+					loopback = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					xgmii-speed = <0xa>;
+					ucore-mask = <0xffff>;
+					vlan-pri-en = <0x0>;
+				};
+
+				rxaui {
+					loopback = <0x0>;
+					submode = <0x2>;
+					scrambler = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					xgmii-speed = <0xa>;
+					ucore-mask = <0xffff>;
+				};
+
+				interlaken {
+					db = "cortina";
+					loopback = <0x0>;
+					num-lanes = <0x4>;
+					lane-rate = <0x0>;
+					iface-fifo-size = <0x6e>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x4>;
+					rx-buffer-size = <0x730>;
+					num-free-descs = <0x12c>;
+					free-desc-size = <0x800>;
+					ucore-mask = <0xffff>;
+				};
+
+				sgmii {
+					loopback = <0x0 0x0 0x0 0x0>;
+					iface-fifo-size = <0xd 0xd 0xd 0xd>;
+					ext-phy-addr = <0x0 0x3 0x2 0x1>;
+					ext-phy-bus = <0x1 0x1 0x1 0x1>;
+					num-channels = <0x1 0x1 0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e 0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80 0x80 0x80>;
+					num-free-descs = <0x34 0x34 0x34 0x34>;
+					free-desc-size = <0x800 0x800 0x800 0x800>;
+					ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+				};
+			};
+
+			complex@3 {
+				device_type = "nae-complex";
+				mode = "xaui";
+
+				xaui {
+					loopback = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					xgmii-speed = <0xa>;
+					ucore-mask = <0xffff>;
+					vlan-pri-en = <0x0>;
+				};
+
+				rxaui {
+					loopback = <0x0>;
+					submode = <0x2>;
+					scrambler = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					xgmii-speed = <0xa>;
+					ucore-mask = <0xffff>;
+				};
+
+				sgmii {
+					loopback = <0x0 0x0 0x0 0x0>;
+					iface-fifo-size = <0xd 0xd 0xd 0xd>;
+					ext-phy-addr = <0xc 0xf 0xe 0xd>;
+					ext-phy-bus = <0x1 0x1 0x1 0x1>;
+					num-channels = <0x1 0x1 0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e 0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80 0x80 0x80>;
+					num-free-descs = <0x34 0x34 0x34 0x34>;
+					free-desc-size = <0x800 0x800 0x800 0x800>;
+					ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+				};
+			};
+
+			complex@4 {
+				device_type = "nae-complex";
+				mode = "sgmii";
+
+				sgmii {
+					loopback = <0x0 0x0>;
+					mgmt-port = <0x1 0x0>;
+					iface-fifo-size = <0xd 0xd>;
+					ext-phy-addr = <0x10 0x11>;
+					ext-phy-bus = <0x0 0x0>;
+					num-channels = <0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80>;
+					num-free-descs = <0x34 0x34>;
+					free-desc-size = <0x800 0x800>;
+					ucore-mask = <0xffff 0xffff>;
+				};
+			};
+		};
+
+		nae@node-1 {
+			model = "MIPS,XLP8XX NAE CFG";
+			compatible = "NETL,XLP8XX_A0";
+			#address-cells = <0x1>;
+			#size-cells = <0x1>;
+			frequency = <0x1f4>;
+
+			ucore {
+
+				src@1 {
+					num-opcodes = <0x240>;
+					path = "/home/yjin-local/bcm-sdk/sdk-base/sysconfig/nae/ucore/linux-ucore.c";
+					timestamp = "Tue Apr 23 13:07:50 2013\n";
+					mask = <0xff>;
+					opcodes = <0x3c1c0010 0x279cf808 0x3c020010 0x2442f808 0x3c030010 0x2463f808 0xac400000 0x43082b 0x1420fffd 0x24420004 0x3c1d0010 0x27bdf9c0 0x27a50020 0x27a60028 0xaca00000 0xacc00000 0xc000029 0x2021 0x1000ffff 0x0 0x3c020000 0x8c420934 0x27bdffe0 0x2403ffff 0xafbf001c 0xafb10018 0x10430009 0xafb00014 0x3c100000 0x26100934 0x2411ffff 0x40f809 0x2610fffc 0x8e020000 0x1451fffc 0x0 0x8fbf001c 0x8fb10018 0x8fb00014 0x3e00008 0x27bd0020 0x27bdfea8 0xafa00030 0xafa0002c 0xafa00028 0xafa00024 0xafa00020 0xafa0001c 0xafa00018 0xafa00014 0xafa00010 0xafa0000c 0xafa00008 0xafa00004 0x8fa30004 0x2c620048 0x10400012 0x3c040001 0x34848000 0x8fb80004 0x8fad0004 0x187080 0xd6080 0x1845821 0x8d6a0000 0x27af0034 0x1ee4821 0xad2a0000 0x8fa80004 0x25070001 0xafa70004 0x8fa60004 0x2cc50048 0x14a0fff1 0x0 0x8fa20040 0x30590002 0x13200050 0x3c020010 0x3c1f2aaa 0x37e3aaab 0x24060800 0x3c050178 0x3c040170 0x34088004 0x8d070000 0x8c4ffe4c 0xf3c02 0xafa70008 0x8c4dfe50 0xd7402 0xafae002c 0x904cfe61 0x318b001f 0xafab0000 0x8fab0008 0x8fac002c 0x8fb80000 0x3030018 0x184fc3 0x4010 0x1094023 0x85040 0x8f8c0 0x250d0006 0x3eac823 0xd7080 0x3193823 0x3ae4821 0x8d2a0034 0x77880 0x8fb90048 0x1e73821 0xeaf806 0x33ef001f 0x19c200 0x8fae0038 0x1f86821 0x8faa0044 0xd4880 0x1140001d 0x12e4821 0x299805dd 0x13000020 0x0 0x250a000c 0xa6080 0x3ac5021 0x8d5f0034 0xffc806 0x11660007 0x332a001f 0x25080012 0x86880 0x3ad7021 0x8dcb0034 0xeb4006 0x310a001f 0x31390fff 0x19c200 0x370f0001 0x34088030 0xad0f0000 0x8fa70040 0x30e90008 0x11200006 0xa5380 0x34088000 0x8000054 0xad040000 0x8000085 0x2508000c 0x145f825 0x34088000 0x8000054 0xad1f0000 0x800007e 0x250a0012 0x8fa40040 0x30830001 0x146000e2 0x3c020010 0x8fa60040 0x30c50004 0x10a00198 0x3c02dead 0x3c030002 0x80000ae 0x3442beef 0xafa00004 0x8fa70004 0x2ce90064 0x1520017f 0x0 0x8c6fbffc 0x15e2fff9 0x3c0d0001 0x3c03dead 0x3463beff 0x3c192aaa 0x3c1f0178 0x3c080170 0x3c020010 0x2466fff0 0x35a5c000 0x3724aaab 0x240a0800 0x27e90018 0x25070018 0x34088004 0x8d0c0000 0x8c59fe4c 0x194402 0xafa80008 0x8c58fe50 0x185c02 0xafab002c 0x8c4ffe54 0x31ed00ff 0xafad0018 0x8c4efe00 0xafae0010 0x8c5ffe04 0xafbf000c 0x8c59fe08 0xafb90020 0x9058fe01 0x904bfe02 0x186a00 0xb7c00 0x8fa80018 0x904bfe05 0x1aff821 0x904efe00 0x904ffe06 0x9059fe03 0xac48fe0c 0x3eec021 0x1834021 0x905ffe04 0x196600 0xb7200 0xf6c00 0x1cdc821 0x30cc021 0x904cfe07 0x33f7821 0x904efe09 0x905ffe0a 0xc5e00 0x1eb6821 0xe6200 0x904bfe08 0x904efe0b 0x1fcc00 0x1997821 0x1ebc821 0xefe00 0x33f6021 0x188c821 0x195f02 0x197900 0x30cf823 0x16f7025 0x3ee7826 0x1a86821 0xfc180 0xf4682 0x1af6023 0x1185825 0x16cc026 0x32df821 0x18ce02 0x186a00 0x3f84023 0x32d7025 0x1c8c826 0x1ff6021 0x197c02 0x19fc00 0x30cc021 0x1ff5825 0x1996023 0x16cf826 0x1f4342 0x1f6cc0 0x10d7025 0x31f7823 0x1cf7826 0x904dfe0f 0x904efe0e 0x338c821 0xf5f02 0xf6100 0x16cc025 0x3f9f821 0x904cfe0c 0x32f4023 0xe5c00 0xdce00 0x904dfe0d 0x1ff7821 0x3084026 0x32bc021 0x30cc821 0xd7200 0xf6482 0xfc380 0x32e5821 0x1986825 0x10fc826 0x32dc823 0x17ff821 0x197542 0x195ac0 0x1cb4025 0x33f6026 0x1886023 0xcc1c2 0xcfe40 0x31f6825 0x18f5826 0x16d5823 0xb7402 0xb4400 0x1c87825 0x179c026 0x30fc023 0x18ff02 0x18c900 0x30c4026 0x3f96825 0x10d7023 0xe7c82 0xe6380 0x1cbc826 0x1ecf825 0x33f6823 0x1b84026 0xd7202 0x10e5823 0x316f0fff 0xafaf0014 0x8fac0014 0xac4cfe04 0xac46fe00 0x8fbf0014 0x1fc880 0x325c021 0x8f0d0000 0x31ae001f 0xafae0000 0x8fad0008 0x8fae002c 0x8fb90000 0x3240018 0x1947c3 0x5810 0x1685823 0xb6040 0xb78c0 0x1ecf823 0x256f0006 0xf6080 0x33f4023 0x3acf821 0x8ff90034 0x8c080 0x8faf0048 0x3084021 0x119c006 0x330c001f 0xfca00 0x1997821 0x8fbf0038 0x8fac0044 0xfc080 0x118000cf 0x31f7821 0x29cc05dd 0x118000d2 0x0 0x256c000c 0xcc880 0x3b9c021 0x8f0e0034 0x10ef806 0x11aa0007 0x33ec001f 0x256b0012 0xbf880 0x3bf6021 0x8d8b0034 0x10b6806 0x31ac001f 0x31f90fff 0x19c200 0x370e0001 0x34088030 0xad0e0000 0x8fa80040 0x310f0008 0x11e000b8 0xc5b80 0x34088000 0x80000bd 0xad070000 0x3c089e37 0x3c0c2aaa 0x2446fe4c 0x24050006 0x250379b9 0x3584aaab 0x240a0800 0x3c090178 0x3c070170 0x34088004 0x8d0b0000 0x8c4cfe4c 0xcfc02 0xafbf0008 0x8c59fe4c 0x19c202 0x330f000f 0xafaf0030 0x8c4dfe50 0xd7402 0xafae002c 0x8c4bfe54 0x316800ff 0xafa80018 0x8fac0030 0xcf880 0x3e64021 0x8d19000c 0x19c302 0x330f000f 0xafaf0028 0x8d0d000c 0x31ae003f 0xafae0024 0x8fab0018 0x11650071 0x0 0x8c4ffe00 0xafaf0010 0x8c4cfe04 0xafac000c 0x8c48fe08 0xafa80020 0x8fae0010 0x8fab000c 0x8fa80020 0x1c3f821 0x1637821 0x3e86823 0x1afc823 0x8c342 0x338c826 0x1e86023 0x1995823 0x197200 0x1cb7026 0x119f823 0x3eec023 0xe6b42 0x1b8c026 0x32e7823 0x1f84023 0x186302 0x1886026 0x1d85823 0x16cc823 0xcfc00 0x3f9c826 0x30c6823 0x1b97023 0x197942 0x1ee7026 0x1994023 0x10ef823 0xe58c2 0x17f6026 0x32ec023 0x30c7823 0xc6a80 0x1af5826 0x1cc4023 0x10bf823 0xbcbc2 0x33fc026 0xafb80014 0x8fad0014 0x31af001f 0xafaf0000 0x8fad0008 0x8fae002c 0x8fbf0000 0x3e40018 0x1f47c3 0x5810 0x1685823 0xbc840 0xb60c0 0x1997823 0x256c0006 0xcc880 0x3ef4023 0x3b9f821 0x8fef0034 0x8c080 0x8fac0048 0x3084021 0x10fc006 0x3319001f 0xc7a00 0x32f6021 0x8fbf0038 0x8fb90044 0xcc080 0x1320001d 0x31f7821 0x29ce05dd 0x11c00032 0x0 0x256c000c 0xc6080 0x3acc821 0x8f3f0034 0x11fc006 0x11aa0007 0x330c001f 0x256b0012 0xbc080 0x3b87021 0x8dcb0034 0x10b6806 0x31ac001f 0x31ed0fff 0xdca00 0x373f0001 0x34088030 0xad1f0000 0x8fa80040 0x310f0008 0x11e00006 0xc5b80 0x34088000 0x800018c 0xad070000 0x8000201 0x256b000c 0x1696025 0x34088000 0x800018c 0xad0c0000 0x8fae0024 0x31cb0010 0x1160ff8d 0x0 0x8fb90028 0x8fbf0030 0x8faf002c 0x3f9c021 0x186880 0x15afff86 0x0 0x8d0e0004 0xe5c02 0xafab001c 0x8fac001c 0x3188001f 0x80001db 0xafa80000 0x80001fa 0x256c0012 0x8fb80004 0x270e0001 0xafae0004 0x8fa40004 0x2c8a0064 0x1140fe7c 0x0 0x800022c 0x0 0x8000172 0x256b000c 0x1696825 0x34088000 0x80000bd 0xad0d0000 0x800016b 0x256c0012 0x1021 0x3e00008 0x27bd0158>;
+				};
+			};
+
+			freein-fifo-config {
+				freein-fifo-spill-mem-range = <0x0 0x0 0x0 0x200000>;
+				freein-fifo-onchip-num-descs = <0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38>;
+				freein-fifo-spill-num-descs = <0x4b0>;
+				port-fifo-en = <0x1>;
+			};
+
+			vfbid-config {
+			};
+
+			poe {
+				mode = "bypass";
+				distribution-enable = <0x1>;
+				dist-drop-enable = <0x0>;
+				class-drop-enable = <0x0>;
+				drop-timer = <0x0>;
+				dest-threshold = <0xa>;
+				dist-threshold = <0xa 0xa 0xa 0xa>;
+				statistics-enable = <0x0>;
+
+				distribution_vectors {
+					dv0 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1>;
+					dv1 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv2 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv3 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv4 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv5 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv6 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv7 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv8 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv9 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv10 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv11 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv12 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv13 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv14 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv15 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+				};
+			};
+
+			complex@0 {
+				device_type = "nae-complex";
+				mode = "xaui";
+
+				xaui {
+					loopback = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					xgmii-speed = <0xa>;
+					ucore-mask = <0xffff>;
+				};
+
+				rxaui {
+					loopback = <0x0>;
+					submode = <0x2>;
+					scrambler = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					xgmii-speed = <0xa>;
+					ucore-mask = <0xffff>;
+				};
+
+				sgmii {
+					loopback = <0x0 0x0 0x0 0x0>;
+					iface-fifo-size = <0xd 0xd 0xd 0xd>;
+					ext-phy-addr = <0x4 0x7 0x6 0x5>;
+					ext-phy-bus = <0x1 0x1 0x1 0x1>;
+					num-channels = <0x1 0x1 0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e 0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80 0x80 0x80>;
+					num-free-descs = <0x34 0x34 0x34 0x34>;
+					free-desc-size = <0x800 0x800 0x800 0x800>;
+					ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+				};
+
+				interlaken {
+					db = "cortina";
+					loopback = <0x0>;
+					num-lanes = <0x4>;
+					lane-rate = <0x0>;
+					iface-fifo-size = <0x6e>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x4>;
+					rx-buffer-size = <0x730>;
+					num-free-descs = <0x12c>;
+					free-desc-size = <0x800>;
+					ucore-mask = <0xffff>;
+				};
+			};
+
+			complex@1 {
+				device_type = "nae-complex";
+				mode = "xaui";
+
+				xaui {
+					loopback = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					xgmii-speed = <0xa>;
+					ucore-mask = <0xffff>;
+				};
+
+				rxaui {
+					loopback = <0x0>;
+					submode = <0x2>;
+					scrambler = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					xgmii-speed = <0xa>;
+					ucore-mask = <0xffff>;
+				};
+
+				sgmii {
+					loopback = <0x0 0x0 0x0 0x0>;
+					iface-fifo-size = <0xd 0xd 0xd 0xd>;
+					ext-phy-addr = <0x8 0xb 0xa 0x9>;
+					ext-phy-bus = <0x1 0x1 0x1 0x1>;
+					num-channels = <0x1 0x1 0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e 0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80 0x80 0x80>;
+					num-free-descs = <0x34 0x34 0x34 0x34>;
+					free-desc-size = <0x800 0x800 0x800 0x800>;
+					ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+				};
+			};
+
+			complex@2 {
+				device_type = "nae-complex";
+				mode = "xaui";
+
+				xaui {
+					loopback = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					xgmii-speed = <0xa>;
+					ucore-mask = <0xffff>;
+				};
+
+				rxaui {
+					loopback = <0x0>;
+					submode = <0x2>;
+					scrambler = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					xgmii-speed = <0xa>;
+					ucore-mask = <0xffff>;
+				};
+
+				interlaken {
+					db = "cortina";
+					loopback = <0x0>;
+					num-lanes = <0x4>;
+					lane-rate = <0x0>;
+					iface-fifo-size = <0x6e>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x4>;
+					rx-buffer-size = <0x730>;
+					num-free-descs = <0x12c>;
+					free-desc-size = <0x800>;
+					ucore-mask = <0xffff>;
+				};
+
+				sgmii {
+					loopback = <0x0 0x0 0x0 0x0>;
+					iface-fifo-size = <0xd 0xd 0xd 0xd>;
+					ext-phy-addr = <0x0 0x3 0x2 0x1>;
+					ext-phy-bus = <0x1 0x1 0x1 0x1>;
+					num-channels = <0x1 0x1 0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e 0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80 0x80 0x80>;
+					num-free-descs = <0x34 0x34 0x34 0x34>;
+					free-desc-size = <0x800 0x800 0x800 0x800>;
+					ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+				};
+			};
+
+			complex@3 {
+				device_type = "nae-complex";
+				mode = "xaui";
+
+				xaui {
+					loopback = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					xgmii-speed = <0xa>;
+					ucore-mask = <0xffff>;
+				};
+
+				rxaui {
+					loopback = <0x0>;
+					submode = <0x2>;
+					scrambler = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					ucore-mask = <0xffff>;
+				};
+			};
+
+			complex@4 {
+				device_type = "nae-complex";
+				mode = "sgmii";
+
+				sgmii {
+					loopback = <0x0 0x0>;
+					mgmt-port = <0x1 0x0>;
+					iface-fifo-size = <0xd 0xd>;
+					ext-phy-addr = <0x10 0x11>;
+					ext-phy-bus = <0x0 0x0>;
+					num-channels = <0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80>;
+					num-free-descs = <0x34 0x34>;
+					free-desc-size = <0x800 0x800>;
+					ucore-mask = <0xffff 0xffff>;
+				};
+			};
+		};
+
+		nae@node-2 {
+		};
+
+		nae@node-3 {
+		};
+
+		nodes {
+			num-nodes = <0x1>;
+		};
+	};
+
+	frequency-config {
+		nae = <0xfa>;
+		sae = <0x1f4>;
+		rsa = <0x1f4>;
+		dtre = <0xfa>;
+		cde = <0xfa>;
+	};
+};
diff --git a/arch/mips/boot/dts/xlp8xx-helinux-nat.dts b/arch/mips/boot/dts/xlp8xx-helinux-nat.dts
new file mode 100644
index 0000000..4cde5ee
--- /dev/null
+++ b/arch/mips/boot/dts/xlp8xx-helinux-nat.dts
@@ -0,0 +1,745 @@
+/dts-v1/;
+
+/ {
+	model = "netlogic,XLP-EVP";
+	compatible = "netlogic,xlp";
+	#address-cells = <0x2>;
+	#size-cells = <0x2>;
+
+	memory {
+		device_type = "memory";
+		reg = <0x0 0x1000000 0x0 0xb000000 0x0 0x20000000 0x0 0x40000000>;
+	};
+
+	hypervisor {
+		hypervisor-name = "Xen";
+		alloc_dom0_memory = <0x0>;
+		bootargs = "ncores=8 dom0_loadaddr=0x72000000 dom0_size=0x1c000000 dom0_cpumask=0xffffffff -- ";
+		domain_heap = <0x80000000 0x20000000>;
+	};
+
+	doms {
+		#address-cells = <0x1>;
+		#size-cells = <0x1>;
+
+		dom@0 {
+			device_type = "domain";
+			os = "linux";
+			#address-cells = <0x1>;
+			#size-cells = <0x1>;
+
+			cpu {
+				onlinemask = <0xffffffff>;
+				nae-rx-vc = <0x0>;
+				nae-fb-vc = <0x1>;
+				napi-vc-mask = <0x3>;
+			};
+
+			uart {
+				id = <0x0>;
+				owner = <0x1>;
+				sharedcfg = <0x1f000000>;
+			};
+
+			fmn {
+				node_0_vc_mask = <0x33333333 0x33333333 0x33333333 0x33333333>;
+				node_1_vc_mask = <0x33333333 0x33333333 0x33333333 0x33333333>;
+				node_2_vc_mask = <0x33333333 0x33333333 0x33333333 0x33333333>;
+				node_3_vc_mask = <0x33333333 0x33333333 0x33333333 0x33333333>;
+			};
+
+			nae {
+				sh-domains = <0x1>;
+				freein-fifo-mask = <0x30000 0x0 0x0 0x0>;
+				vfbtbl-sw-offset = <0x0 0x0 0x0 0x0>;
+				vfbtbl-sw-nentries = <0x20 0x20 0x20 0x20>;
+				vfbtbl-hw-offset = <0x20 0x20 0x20 0x20>;
+				vfbtbl-hw-nentries = <0x0 0x0 0x0 0x0>;
+			};
+
+			owner-config {
+				nae = <0x1>;
+				sae = <0x1>;
+				rsa = <0x1>;
+				fmn = <0x1>;
+			};
+		};
+
+		dom@1 {
+			device_type = "domain";
+			os = "netos";
+			heap-size = <0x0 0x8000000>;
+			shared-mem = <0x0 0xe0000000 0x1 0x0>;
+			#address-cells = <0x1>;
+			#size-cells = <0x1>;
+			app-bootcmd = "smpload";
+			app-loadaddr = "0xf0000000";
+
+			kernel {
+				size = <0x2000000>;
+				location = "/tmp/xen/netos.elf";
+				dom_destroy_hack = <0x0>;
+			};
+
+			cpu {
+				onlinemask = <0xffffffff>;
+				nae-rx-vc = <0x2>;
+				nae-fb-vc = <0x3>;
+			};
+
+			uart {
+				id = <0x0>;
+			};
+
+			memory {
+				reg = <0x60000000 0x60000000>;
+			};
+
+			app-param {
+				onlinemask = <0xffff>;
+			};
+
+			nae {
+				sh-domains = <0x0>;
+				freein-fifo-mask = <0xffff 0x0 0x0 0x0>;
+				vfbtbl-sw-offset = <0x0 0x0 0x0 0x0>;
+				vfbtbl-sw-nentries = <0x0 0x0 0x0 0x0>;
+				vfbtbl-hw-offset = <0x20 0x20 0x20 0x20>;
+				vfbtbl-hw-nentries = <0x14 0x14 0x14 0x14>;
+				freein-fifo-replenish-by-owner = <0x1>;
+				freein-fifo-replenish-addr-info = <0x0 0x0 0x88000000 0x0 0x10000000>;
+				freein-fifo-replenish-desc-info = <0x0 0xffff 0x800 0x0 0x708>;
+			};
+
+			owner-config {
+				nae = <0x0>;
+				sae = <0x0>;
+				rsa = <0x0>;
+			};
+		};
+	};
+
+	chosen {
+		bootargs = " console=ttyS0,115200 skew_tick=1";
+	};
+
+	firmware-download {
+		u-boot = <0xc100000 0x3f00000>;
+		sysconfig = <0x100000 0x100000>;
+		hypervisor = <0x8800000 0x800000>;
+		dom0 = <0x9000000 0x3000000>;
+		domU-ramdisk = <0x60000000 0x60800000>;
+	};
+
+	soc {
+		#address-cells = <0x2>;
+		#size-cells = <0x1>;
+		compatible = "simple-bus";
+		ranges = <0x0 0x0 0x0 0x18000000 0x4000000 0x1 0x0 0x0 0x16000000 0x1000000>;
+
+		serial@30000 {
+			device_type = "serial";
+			compatible = "ns16550";
+			reg = <0x0 0x30100 0xa00>;
+			reg-shift = <0x2>;
+			reg-io-width = <0x4>;
+			clock-frequency = <0x7f28155>;
+			interrupt-parent = <0x1>;
+			interrupts = <0x11>;
+		};
+
+		serial@31000 {
+			device_type = "serial";
+			compatible = "ns16550";
+			reg = <0x0 0x31100 0xa00>;
+			reg-shift = <0x2>;
+			reg-io-width = <0x4>;
+			clock-frequency = <0x7f28155>;
+			interrupt-parent = <0x1>;
+			interrupts = <0x12>;
+		};
+
+		ocores@32000 {
+			compatible = "opencores,i2c-ocores";
+			#address-cells = <0x1>;
+			#size-cells = <0x0>;
+			reg = <0x0 0x32100 0xa00>;
+			reg-shift = <0x2>;
+			reg-io-width = <0x4>;
+			clock-frequency = <0x1e84800>;
+			interrupt-parent = <0x1>;
+			interrupts = <0x1e>;
+		};
+
+		ocores@33000 {
+			compatible = "opencores,i2c-ocores";
+			#address-cells = <0x1>;
+			#size-cells = <0x0>;
+			reg = <0x0 0x33100 0xa00>;
+			reg-shift = <0x2>;
+			reg-io-width = <0x4>;
+			clock-frequency = <0x1e84800>;
+			interrupt-parent = <0x1>;
+			interrupts = <0x1f>;
+
+			rtc@68 {
+				compatible = "dallas,ds1374";
+				reg = <0x68>;
+			};
+
+			dtt@4c {
+				compatible = "national,lm90";
+				reg = <0x4c>;
+			};
+		};
+
+		pic@4000 {
+			interrupt-controller;
+			#address-cells = <0x0>;
+			#interrupt-cells = <0x1>;
+			reg = <0x0 0x4000 0x200>;
+			linux,phandle = <0x1>;
+		};
+
+		nor_flash@1,0 {
+			compatible = "cfi-flash";
+			#address-cells = <0x1>;
+			#size-cells = <0x1>;
+			bank-width = <0x2>;
+			reg = <0x1 0x0 0x1000000>;
+
+			partition@0 {
+				label = "x-loader";
+				reg = <0x0 0x100000>;
+				read-only;
+			};
+
+			partition@100000 {
+				label = "u-boot";
+				reg = <0x100000 0x100000>;
+			};
+
+			partition@200000 {
+				label = "kernel";
+				reg = <0x200000 0x500000>;
+			};
+
+			partition@700000 {
+				label = "rootfs";
+				reg = <0x700000 0x800000>;
+			};
+
+			partition@f00000 {
+				label = "env";
+				reg = <0xf00000 0x100000>;
+				read-only;
+			};
+		};
+
+		fmn@node-0 {
+			default-credits = <0x32>;
+			default-queue-size = <0x4000>;
+			fmn-spill-mem-base = <0x0 0x80000000>;
+			fmn-spill-mem-size = <0x0 0x2000000>;
+
+			q-config {
+
+				cpu {
+					queue-size = <0xffff>;
+
+					credits-from {
+						node-0 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x9c4 0x0 0x0 0x0>;
+					};
+				};
+
+				nae {
+					queue-size = <0x8000>;
+
+					credits-from {
+						node-0 = <0x96 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					};
+				};
+			};
+		};
+
+		fmn@node-1 {
+			default-credits = <0x32>;
+			default-queue-size = <0x4000>;
+			fmn-spill-mem-base = <0x2 0xa9400000>;
+			fmn-spill-mem-size = <0x0 0x2000000>;
+
+			q-config {
+
+				cpu {
+					queue-size = <0xffff>;
+
+					credits-from {
+						node-1 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x9c4 0x0 0x0 0x0>;
+					};
+				};
+
+				nae {
+					queue-size = <0x8000>;
+
+					credits-from {
+						node-1 = <0x96 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					};
+				};
+			};
+		};
+
+		fmn@node-2 {
+		};
+
+		fmn@node-3 {
+		};
+
+		nae@node-0 {
+			model = "MIPS,XLP8XX NAE CFG";
+			compatible = "NETL,XLP8XX_A0";
+			#address-cells = <0x1>;
+			#size-cells = <0x1>;
+			frequency = <0x1f4>;
+
+			ucore {
+
+				src@1 {
+					num-opcodes = <0xdd>;
+					path = "/buildarea3/gzhou1/wr_project/sdk-2.3.new/sdk-base/sysconfig/nae/ucore/nat-ucore.c";
+					timestamp = "Thu Mar 28 14:19:27 2013\n";
+					mask = <0xffff>;
+					opcodes = <0x3c1c0010 0x279cf808 0x3c020010 0x2442f808 0x3c030010 0x2463f808 0xac400000 0x43082b 0x1420fffd 0x24420004 0x3c1d0010 0x27bdf9c0 0x27a50020 0x27a60028 0xaca00000 0xacc00000 0xc000029 0x2021 0x1000ffff 0x0 0x3c020000 0x8c4203a8 0x27bdffe0 0x2403ffff 0xafbf001c 0xafb10018 0x10430009 0xafb00014 0x3c100000 0x261003a8 0x2411ffff 0x40f809 0x2610fffc 0x8e020000 0x1451fffc 0x0 0x8fbf001c 0x8fb10018 0x8fb00014 0x3e00008 0x27bd0020 0x3c030001 0x27bdfee0 0x1021 0x34638000 0x24050048 0x2c880 0x323c021 0x8f0e0000 0x244d0001 0xd6080 0x3b97821 0xadee0000 0x1835821 0x8d690000 0x24480002 0x83880 0x3ac5021 0xad490000 0xe32021 0x8c990000 0x24580003 0x187880 0x3a73021 0xacd90000 0x1e37021 0x8dcc0000 0x244b0004 0xb5080 0x3af6821 0xadac0000 0x1434821 0x8d270000 0x24460005 0x62080 0x3aa4021 0xad070000 0x83c821 0x8f2f0000 0x244e0006 0x3a4c021 0xe6880 0xaf0f0000 0x1a36021 0x8d8a0000 0x24490007 0x94080 0x3ad5821 0xad6a0000 0x1033821 0x8ce40000 0x3a83021 0x24420008 0xacc40000 0x1445ffd0 0x2c880 0x3c02aaaa 0x1821 0x3c050010 0x3444aaab 0x3c090178 0x3c060001 0x8000087 0x3c070002 0x8faf00c0 0x15e00032 0x0 0x254d0006 0xd7080 0x3ae6021 0x8d8b0000 0x8fb90014 0x10b1006 0x254b000c 0x304f001f 0xb1080 0x19c200 0x3a2c821 0x1f86821 0x8fae0004 0x8f380000 0xd6080 0x1184006 0x18e6821 0x310b001f 0x3c0c0178 0x31b90fff 0x19c200 0x370d0001 0x34088030 0xad0d0000 0xb4380 0x10c6025 0x34088000 0xad0c0000 0x34088004 0x8d0e0000 0x8cadfe5c 0xd6402 0x3198001f 0x3040019 0x31cd001f 0x5010 0x25acfff0 0xa5082 0xa58c0 0xa1040 0x162c823 0x3194023 0x87880 0x2d8b0002 0x1560ffd3 0x1e84021 0x8fae0060 0x11c0ffcd 0x0 0x8faf0014 0x15e00020 0x0 0x8fb90060 0x326c024 0x17000009 0x3c0c0178 0x8ceb8060 0x1661024 0x10400033 0x0 0x8fae0060 0x1c66025 0xafac0060 0x3c0c0178 0x2558001e 0x187880 0x3af6821 0x8dae0000 0x8fb90064 0x10e5806 0x3162001f 0x2c080 0x306f0001 0x3196821 0x1af6821 0x24630001 0x254a0024 0xa7880 0x3af7021 0x8dcb0000 0x10b5006 0x800007e 0x314b001f 0x8fb900c0 0x3266024 0x15800009 0x3c0c0178 0x8ceb80c0 0x1661024 0x10400016 0x0 0x8fad00c0 0x3c0c0178 0x1a67025 0xafae00c0 0x25420036 0x2c880 0x3b9c021 0x8f0d0000 0x8faf00c4 0x10d7006 0x31cb001f 0x25e20400 0xbc880 0x30780001 0x597821 0x1f86821 0x24630001 0x80000b8 0x254a003c 0x80000ab 0x252c0002 0x80000ca 0x252c0002>;
+				};
+			};
+
+			freein-fifo-config {
+				freein-fifo-spill-mem-range = <0x0 0x84000000 0x0 0x200000>;
+				freein-fifo-onchip-num-descs = <0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38>;
+				freein-fifo-spill-num-descs = <0x7d0>;
+			};
+
+			vfbid-config {
+			};
+
+			poe {
+				mode = "bypass";
+				distribution-enable = <0x1>;
+				dist-drop-enable = <0x0>;
+				class-drop-enable = <0x0>;
+				drop-timer = <0x0>;
+				dest-threshold = <0xa>;
+				dist-threshold = <0xa 0xa 0xa 0xa>;
+				statistics-enable = <0x0>;
+
+				distribution_vectors {
+					dv0 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1>;
+					dv1 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv2 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv3 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv4 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv5 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv6 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv7 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv8 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv9 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv10 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv11 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv12 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv13 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv14 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv15 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+				};
+			};
+
+			complex@0 {
+				device_type = "nae-complex";
+				mode = "xaui";
+
+				xaui {
+					loopback = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					ucore-mask = <0xffff>;
+				};
+
+				sgmii {
+					loopback = <0x0 0x0 0x0 0x0>;
+					mgmt-port = <0x0 0x0 0x0 0x0>;
+					iface-fifo-size = <0xd 0xd 0xd 0xd>;
+					ext-phy-addr = <0x4 0x7 0x6 0x5>;
+					ext-phy-bus = <0x1 0x1 0x1 0x1>;
+					num-channels = <0x1 0x1 0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e 0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80 0x80 0x80>;
+					num-free-descs = <0x34 0x34 0x34 0x34>;
+					free-desc-size = <0x800 0x800 0x800 0x800>;
+					ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+				};
+
+				interlaken {
+					db = "cortina";
+					loopback = <0x0>;
+					num-lanes = <0x4>;
+					lane-rate = <0x0>;
+					iface-fifo-size = <0x6e>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x4>;
+					rx-buffer-size = <0x730>;
+					num-free-descs = <0x12c>;
+					free-desc-size = <0x800>;
+					ucore-mask = <0xffff>;
+				};
+			};
+
+			complex@1 {
+				device_type = "nae-complex";
+				mode = "xaui";
+
+				xaui {
+					loopback = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					ucore-mask = <0xffff>;
+				};
+
+				sgmii {
+					loopback = <0x0 0x0 0x0 0x0>;
+					iface-fifo-size = <0xd 0xd 0xd 0xd>;
+					ext-phy-addr = <0x8 0xb 0xa 0x9>;
+					ext-phy-bus = <0x1 0x1 0x1 0x1>;
+					num-channels = <0x1 0x1 0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e 0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80 0x80 0x80>;
+					num-free-descs = <0x34 0x34 0x34 0x34>;
+					free-desc-size = <0x800 0x800 0x800 0x800>;
+					ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+				};
+			};
+
+			complex@2 {
+				device_type = "nae-complex";
+				mode = "xaui";
+
+				xaui {
+					loopback = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					ucore-mask = <0xffff>;
+				};
+
+				interlaken {
+					db = "cortina";
+					loopback = <0x0>;
+					num-lanes = <0x4>;
+					lane-rate = <0x0>;
+					iface-fifo-size = <0x6e>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x4>;
+					rx-buffer-size = <0x730>;
+					num-free-descs = <0x12c>;
+					free-desc-size = <0x800>;
+					ucore-mask = <0xffff>;
+				};
+
+				sgmii {
+					loopback = <0x0 0x0 0x0 0x0>;
+					iface-fifo-size = <0xd 0xd 0xd 0xd>;
+					ext-phy-addr = <0x0 0x3 0x2 0x1>;
+					ext-phy-bus = <0x1 0x1 0x1 0x1>;
+					num-channels = <0x1 0x1 0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e 0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80 0x80 0x80>;
+					num-free-descs = <0x34 0x34 0x34 0x34>;
+					free-desc-size = <0x800 0x800 0x800 0x800>;
+					ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+				};
+			};
+
+			complex@3 {
+				device_type = "nae-complex";
+				mode = "xaui";
+
+				xaui {
+					loopback = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					ucore-mask = <0xffff>;
+				};
+
+				sgmii {
+					loopback = <0x0 0x0 0x0 0x0>;
+					iface-fifo-size = <0xd 0xd 0xd 0xd>;
+					ext-phy-addr = <0xc 0xf 0xe 0xd>;
+					ext-phy-bus = <0x1 0x1 0x1 0x1>;
+					num-channels = <0x1 0x1 0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e 0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80 0x80 0x80>;
+					num-free-descs = <0x34 0x34 0x34 0x34>;
+					free-desc-size = <0x800 0x800 0x800 0x800>;
+					ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+				};
+			};
+
+			complex@4 {
+				device_type = "nae-complex";
+				mode = "sgmii";
+
+				sgmii {
+					loopback = <0x0 0x0>;
+					mgmt-port = <0x1 0x0>;
+					iface-fifo-size = <0xd 0xd>;
+					ext-phy-addr = <0x10 0x11>;
+					ext-phy-bus = <0x0 0x0>;
+					num-channels = <0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80>;
+					num-free-descs = <0x34 0x34>;
+					free-desc-size = <0x800 0x800>;
+					ucore-mask = <0xffff 0xffff>;
+				};
+			};
+		};
+
+		nae@node-1 {
+			model = "MIPS,XLP8XX NAE CFG";
+			compatible = "NETL,XLP8XX_A0";
+			#address-cells = <0x1>;
+			#size-cells = <0x1>;
+			frequency = <0x1f4>;
+
+			ucore {
+
+				src@1 {
+					num-opcodes = <0xdd>;
+					path = "/buildarea3/gzhou1/wr_project/sdk-2.3.new/sdk-base/sysconfig/nae/ucore/nat-ucore.c";
+					timestamp = "Thu Mar 28 14:19:27 2013\n";
+					mask = <0xffff>;
+					opcodes = <0x3c1c0010 0x279cf808 0x3c020010 0x2442f808 0x3c030010 0x2463f808 0xac400000 0x43082b 0x1420fffd 0x24420004 0x3c1d0010 0x27bdf9c0 0x27a50020 0x27a60028 0xaca00000 0xacc00000 0xc000029 0x2021 0x1000ffff 0x0 0x3c020000 0x8c4203a8 0x27bdffe0 0x2403ffff 0xafbf001c 0xafb10018 0x10430009 0xafb00014 0x3c100000 0x261003a8 0x2411ffff 0x40f809 0x2610fffc 0x8e020000 0x1451fffc 0x0 0x8fbf001c 0x8fb10018 0x8fb00014 0x3e00008 0x27bd0020 0x3c030001 0x27bdfee0 0x1021 0x34638000 0x24050048 0x2c880 0x323c021 0x8f0e0000 0x244d0001 0xd6080 0x3b97821 0xadee0000 0x1835821 0x8d690000 0x24480002 0x83880 0x3ac5021 0xad490000 0xe32021 0x8c990000 0x24580003 0x187880 0x3a73021 0xacd90000 0x1e37021 0x8dcc0000 0x244b0004 0xb5080 0x3af6821 0xadac0000 0x1434821 0x8d270000 0x24460005 0x62080 0x3aa4021 0xad070000 0x83c821 0x8f2f0000 0x244e0006 0x3a4c021 0xe6880 0xaf0f0000 0x1a36021 0x8d8a0000 0x24490007 0x94080 0x3ad5821 0xad6a0000 0x1033821 0x8ce40000 0x3a83021 0x24420008 0xacc40000 0x1445ffd0 0x2c880 0x3c02aaaa 0x1821 0x3c050010 0x3444aaab 0x3c090178 0x3c060001 0x8000087 0x3c070002 0x8faf00c0 0x15e00032 0x0 0x254d0006 0xd7080 0x3ae6021 0x8d8b0000 0x8fb90014 0x10b1006 0x254b000c 0x304f001f 0xb1080 0x19c200 0x3a2c821 0x1f86821 0x8fae0004 0x8f380000 0xd6080 0x1184006 0x18e6821 0x310b001f 0x3c0c0178 0x31b90fff 0x19c200 0x370d0001 0x34088030 0xad0d0000 0xb4380 0x10c6025 0x34088000 0xad0c0000 0x34088004 0x8d0e0000 0x8cadfe5c 0xd6402 0x3198001f 0x3040019 0x31cd001f 0x5010 0x25acfff0 0xa5082 0xa58c0 0xa1040 0x162c823 0x3194023 0x87880 0x2d8b0002 0x1560ffd3 0x1e84021 0x8fae0060 0x11c0ffcd 0x0 0x8faf0014 0x15e00020 0x0 0x8fb90060 0x326c024 0x17000009 0x3c0c0178 0x8ceb8060 0x1661024 0x10400033 0x0 0x8fae0060 0x1c66025 0xafac0060 0x3c0c0178 0x2558001e 0x187880 0x3af6821 0x8dae0000 0x8fb90064 0x10e5806 0x3162001f 0x2c080 0x306f0001 0x3196821 0x1af6821 0x24630001 0x254a0024 0xa7880 0x3af7021 0x8dcb0000 0x10b5006 0x800007e 0x314b001f 0x8fb900c0 0x3266024 0x15800009 0x3c0c0178 0x8ceb80c0 0x1661024 0x10400016 0x0 0x8fad00c0 0x3c0c0178 0x1a67025 0xafae00c0 0x25420036 0x2c880 0x3b9c021 0x8f0d0000 0x8faf00c4 0x10d7006 0x31cb001f 0x25e20400 0xbc880 0x30780001 0x597821 0x1f86821 0x24630001 0x80000b8 0x254a003c 0x80000ab 0x252c0002 0x80000ca 0x252c0002>;
+				};
+			};
+
+			freein-fifo-config {
+				freein-fifo-spill-mem-range = <0x2 0xad400000 0x0 0x200000>;
+				freein-fifo-onchip-num-descs = <0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38>;
+				freein-fifo-spill-num-descs = <0x7d0>;
+			};
+
+			vfbid-config {
+			};
+
+			poe {
+				mode = "bypass";
+				distribution-enable = <0x1>;
+				dist-drop-enable = <0x0>;
+				class-drop-enable = <0x0>;
+				drop-timer = <0x0>;
+				dest-threshold = <0xa>;
+				dist-threshold = <0xa 0xa 0xa 0xa>;
+				statistics-enable = <0x0>;
+
+				distribution_vectors {
+					dv0 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1>;
+					dv1 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv2 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv3 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv4 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv5 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv6 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv7 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv8 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv9 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv10 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv11 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv12 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv13 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv14 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv15 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+				};
+			};
+
+			complex@0 {
+				device_type = "nae-complex";
+				mode = "xaui";
+
+				xaui {
+					loopback = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					ucore-mask = <0xffff>;
+				};
+
+				sgmii {
+					loopback = <0x0 0x0 0x0 0x0>;
+					iface-fifo-size = <0xd 0xd 0xd 0xd>;
+					ext-phy-addr = <0x4 0x7 0x6 0x5>;
+					ext-phy-bus = <0x1 0x1 0x1 0x1>;
+					num-channels = <0x1 0x1 0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e 0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80 0x80 0x80>;
+					num-free-descs = <0x34 0x34 0x34 0x34>;
+					free-desc-size = <0x800 0x800 0x800 0x800>;
+					ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+				};
+
+				interlaken {
+					db = "cortina";
+					loopback = <0x0>;
+					num-lanes = <0x4>;
+					lane-rate = <0x0>;
+					iface-fifo-size = <0x6e>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x4>;
+					rx-buffer-size = <0x730>;
+					num-free-descs = <0x12c>;
+					free-desc-size = <0x800>;
+					ucore-mask = <0xffff>;
+				};
+			};
+
+			complex@1 {
+				device_type = "nae-complex";
+				mode = "xaui";
+
+				xaui {
+					loopback = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					ucore-mask = <0xffff>;
+				};
+
+				sgmii {
+					loopback = <0x0 0x0 0x0 0x0>;
+					iface-fifo-size = <0xd 0xd 0xd 0xd>;
+					ext-phy-addr = <0x8 0xb 0xa 0x9>;
+					ext-phy-bus = <0x1 0x1 0x1 0x1>;
+					num-channels = <0x1 0x1 0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e 0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80 0x80 0x80>;
+					num-free-descs = <0x34 0x34 0x34 0x34>;
+					free-desc-size = <0x800 0x800 0x800 0x800>;
+					ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+				};
+			};
+
+			complex@2 {
+				device_type = "nae-complex";
+				mode = "xaui";
+
+				xaui {
+					loopback = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					ucore-mask = <0xffff>;
+				};
+
+				interlaken {
+					db = "cortina";
+					loopback = <0x0>;
+					num-lanes = <0x4>;
+					lane-rate = <0x0>;
+					iface-fifo-size = <0x6e>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x4>;
+					rx-buffer-size = <0x730>;
+					num-free-descs = <0x12c>;
+					free-desc-size = <0x800>;
+					ucore-mask = <0xffff>;
+				};
+
+				sgmii {
+					loopback = <0x0 0x0 0x0 0x0>;
+					iface-fifo-size = <0xd 0xd 0xd 0xd>;
+					ext-phy-addr = <0x0 0x3 0x2 0x1>;
+					ext-phy-bus = <0x1 0x1 0x1 0x1>;
+					num-channels = <0x1 0x1 0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e 0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80 0x80 0x80>;
+					num-free-descs = <0x34 0x34 0x34 0x34>;
+					free-desc-size = <0x800 0x800 0x800 0x800>;
+					ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+				};
+			};
+
+			complex@3 {
+				device_type = "nae-complex";
+				mode = "xaui";
+
+				xaui {
+					loopback = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					ucore-mask = <0xffff>;
+				};
+			};
+
+			complex@4 {
+				device_type = "nae-complex";
+				mode = "sgmii";
+
+				sgmii {
+					loopback = <0x0 0x0>;
+					mgmt-port = <0x1 0x0>;
+					iface-fifo-size = <0xd 0xd>;
+					ext-phy-addr = <0x10 0x11>;
+					ext-phy-bus = <0x0 0x0>;
+					num-channels = <0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80>;
+					num-free-descs = <0x34 0x34>;
+					free-desc-size = <0x800 0x800>;
+					ucore-mask = <0xffff 0xffff>;
+				};
+			};
+		};
+
+		nae@node-2 {
+		};
+
+		nae@node-3 {
+		};
+
+		nodes {
+			num-nodes = <0x1>;
+		};
+	};
+
+	frequency-config {
+		nae = <0x1f4>;
+		sae = <0x1f4>;
+		rsa = <0x1f4>;
+		dtre = <0xfa>;
+		cde = <0xfa>;
+	};
+};
diff --git a/arch/mips/boot/dts/xlp8xx-helinux-pcienet.dts b/arch/mips/boot/dts/xlp8xx-helinux-pcienet.dts
new file mode 100644
index 0000000..81866b1
--- /dev/null
+++ b/arch/mips/boot/dts/xlp8xx-helinux-pcienet.dts
@@ -0,0 +1,708 @@
+/dts-v1/;
+
+/ {
+	model = "netlogic,XLP-EVP";
+	compatible = "netlogic,xlp";
+	#address-cells = <0x2>;
+	#size-cells = <0x2>;
+
+	memory {
+		device_type = "memory";
+		reg = <0x0 0x1000000 0x0 0xb000000 0x0 0x20000000 0x0 0x26000000>;
+	};
+
+	hypervisor {
+		hypervisor-name = "Xen";
+		alloc_dom0_memory = <0x1>;
+		bootargs = "dom0_loadaddr=0x72000000 dom0_cpumask=0x0f -- ";
+		domain_heap = <0x50000000 0x20000000>;
+	};
+
+	doms {
+		#address-cells = <0x1>;
+		#size-cells = <0x1>;
+
+		dom@0 {
+			device_type = "domain";
+			os = "linux";
+			#address-cells = <0x1>;
+			#size-cells = <0x1>;
+
+			cpu {
+				onlinemask = <0xffff>;
+				napi-vc-mask = <0x0>;
+			};
+
+			uart {
+				id = <0x0>;
+				owner = <0x1>;
+				sharedcfg = <0x1f000000>;
+			};
+
+			fmn {
+				node_0_vc_mask = <0x0 0x0 0x0 0x0>;
+				node_1_vc_mask = <0x0 0x0 0x0 0x0>;
+				node_2_vc_mask = <0x0 0x0 0x0 0x0>;
+				node_3_vc_mask = <0x0 0x0 0x0 0x0>;
+			};
+
+			owner-config {
+				nae = <0x0>;
+				sae = <0x0>;
+				rsa = <0x0>;
+				fmn = <0x1>;
+			};
+		};
+
+		dom@1 {
+			device_type = "domain";
+			os = "netos";
+			heap-size = <0x0 0x2000000>;
+			shared-mem = <0x0 0x50000000 0x0 0x20000000>;
+			#address-cells = <0x1>;
+			#size-cells = <0x1>;
+			app-bootcmd = "smpload";
+			app-loadaddr = "0xf0000000";
+
+			kernel {
+				size = <0x2000000>;
+				location = "/tmp/xen/netos.elf";
+				dom_destroy_hack = <0x0>;
+			};
+
+			cpu {
+				onlinemask = <0xffff>;
+				nae-rx-vc = <0x2>;
+				nae-fb-vc = <0x3>;
+			};
+
+			uart {
+				id = <0x0>;
+			};
+
+			memory {
+				reg = <0x60000000 0x60000000>;
+			};
+
+			app-param {
+				onlinemask = <0xffff>;
+			};
+
+			owner-config {
+				nae = <0x1>;
+				fmn = <0x0>;
+				sae = <0x0>;
+				rsa = <0x0>;
+			};
+		};
+	};
+
+	chosen {
+		bootargs = "xlp_noi2c console=ttyS0,115200 autoboot_pciedrv skew_tick=1";
+	};
+
+	soc {
+		#address-cells = <0x2>;
+		#size-cells = <0x1>;
+		compatible = "simple-bus";
+		ranges = <0x0 0x0 0x0 0x18000000 0x4000000 0x1 0x0 0x0 0x16000000 0x1000000>;
+
+		serial@30000 {
+			device_type = "serial";
+			compatible = "ns16550";
+			reg = <0x0 0x30100 0xa00>;
+			reg-shift = <0x2>;
+			reg-io-width = <0x4>;
+			clock-frequency = <0x7f28155>;
+			interrupt-parent = <0x1>;
+			interrupts = <0x11>;
+		};
+
+		serial@31000 {
+			device_type = "serial";
+			compatible = "ns16550";
+			reg = <0x0 0x31100 0xa00>;
+			reg-shift = <0x2>;
+			reg-io-width = <0x4>;
+			clock-frequency = <0x7f28155>;
+			interrupt-parent = <0x1>;
+			interrupts = <0x12>;
+		};
+
+		ocores@32000 {
+			compatible = "opencores,i2c-ocores";
+			#address-cells = <0x1>;
+			#size-cells = <0x0>;
+			reg = <0x0 0x32100 0xa00>;
+			reg-shift = <0x2>;
+			reg-io-width = <0x4>;
+			clock-frequency = <0x1e84800>;
+			interrupt-parent = <0x1>;
+			interrupts = <0x1e>;
+		};
+
+		ocores@33000 {
+			compatible = "opencores,i2c-ocores";
+			#address-cells = <0x1>;
+			#size-cells = <0x0>;
+			reg = <0x0 0x33100 0xa00>;
+			reg-shift = <0x2>;
+			reg-io-width = <0x4>;
+			clock-frequency = <0x1e84800>;
+			interrupt-parent = <0x1>;
+			interrupts = <0x1f>;
+
+			rtc@68 {
+				compatible = "dallas,ds1374";
+				reg = <0x68>;
+			};
+
+			dtt@4c {
+				compatible = "national,lm90";
+				reg = <0x4c>;
+			};
+		};
+
+		pic@4000 {
+			interrupt-controller;
+			#address-cells = <0x0>;
+			#interrupt-cells = <0x1>;
+			reg = <0x0 0x4000 0x200>;
+			linux,phandle = <0x1>;
+		};
+
+		nor_flash@1,0 {
+			compatible = "cfi-flash";
+			#address-cells = <0x1>;
+			#size-cells = <0x1>;
+			bank-width = <0x2>;
+			reg = <0x1 0x0 0x1000000>;
+
+			partition@0 {
+				label = "x-loader";
+				reg = <0x0 0x100000>;
+				read-only;
+			};
+
+			partition@100000 {
+				label = "u-boot";
+				reg = <0x100000 0x100000>;
+			};
+
+			partition@200000 {
+				label = "kernel";
+				reg = <0x200000 0x500000>;
+			};
+
+			partition@700000 {
+				label = "rootfs";
+				reg = <0x700000 0x800000>;
+			};
+
+			partition@f00000 {
+				label = "env";
+				reg = <0xf00000 0x100000>;
+				read-only;
+			};
+		};
+
+		fmn@node-0 {
+			default-credits = <0x32>;
+			default-queue-size = <0x4000>;
+			fmn-spill-mem-base = <0x0 0x0>;
+			fmn-spill-mem-size = <0x0 0x4000000>;
+
+			q-config {
+
+				cpu {
+					queue-size = <0x8000>;
+
+					credits-from {
+						node-0 = <0x0 0x0 0x1f4 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1f4 0x0 0x0 0x0>;
+					};
+				};
+
+				pcie0 {
+					queue-size = <0x10000>;
+
+					credits-from {
+						node-0 = <0x190 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					};
+				};
+
+				nae {
+					queue-size = <0x8000>;
+
+					credits-from {
+						node-0 = <0x100 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					};
+				};
+			};
+		};
+
+		fmn@node-1 {
+			default-credits = <0x32>;
+			default-queue-size = <0x4000>;
+			fmn-spill-mem-base = <0x0 0x0>;
+			fmn-spill-mem-size = <0x0 0x2000000>;
+
+			q-config {
+			};
+		};
+
+		fmn@node-2 {
+		};
+
+		fmn@node-3 {
+		};
+
+		nae@node-0 {
+			model = "MIPS,XLP8XX NAE CFG";
+			compatible = "NETL,XLP8XX_A0";
+			#address-cells = <0x1>;
+			#size-cells = <0x1>;
+			frequency = <0x1f4>;
+
+			ucore {
+
+				src@1 {
+					num-opcodes = <0x12b>;
+					path = "/buildarea3/gzhou1/wr_project/sdk-2.3.new/sdk-base/sysconfig/nae/ucore/pcienet-ucore.c";
+					timestamp = "Fri Apr 19 18:36:11 2013\n";
+					mask = <0xffff>;
+					opcodes = <0x3c1c0010 0x279cf808 0x3c020010 0x2442f808 0x3c030010 0x2463f808 0xac400000 0x43082b 0x1420fffd 0x24420004 0x3c1d0010 0x27bdf9c0 0x27a50020 0x27a60028 0xaca00000 0xacc00000 0xc000029 0x2021 0x1000ffff 0x0 0x3c020000 0x8c4204e0 0x27bdffe0 0x2403ffff 0xafbf001c 0xafb10018 0x10430009 0xafb00014 0x3c100000 0x261004e0 0x2411ffff 0x40f809 0x2610fffc 0x8e020000 0x1451fffc 0x0 0x8fbf001c 0x8fb10018 0x8fb00014 0x3e00008 0x27bd0020 0x27bdff70 0x3c030001 0xafa00004 0x1021 0x34638000 0x24050020 0x244d0001 0x2c080 0xd5880 0x303c821 0x1636021 0x8f2f0000 0x24480002 0x8d8a0000 0x82080 0x3b87021 0x3ab4821 0x24580003 0x244b0004 0xadcf000c 0x833821 0xad2a000c 0x187080 0xb4880 0x8ce60000 0x1c37821 0x1235021 0x8ded0000 0x3a4c821 0x8d480000 0xaf26000c 0x3ae6021 0x3a93821 0x24460005 0x244e0006 0x24490007 0xad8d000c 0x6c880 0xace8000c 0xe6080 0x93880 0x3232021 0x1836821 0xe34021 0x8c980000 0x8dab0000 0x8d060000 0x3b97821 0x3ac5021 0x3a72021 0x24420008 0xadf8000c 0xad4b000c 0x1445ffd0 0xac86000c 0x3c05dead 0x3c020010 0x24070800 0x24090006 0x240a0011 0x34a3beff 0x3c040170 0x34088004 0x8d180000 0x8c4ffe4c 0x3305001f 0xf7402 0xafae0000 0x8c4dfe50 0xd6402 0xafac0004 0x8c4bfe54 0x316800ff 0xafa80008 0x8fa60000 0x10c700a6 0x0 0x8c46fe58 0x8c4bfe5c 0x6cc00 0xb4402 0x119c025 0xac58fe00 0x8c4efe5c 0x8c4ffe60 0xe6400 0xf6c02 0x1ac5825 0xac4bfe04 0xac40fe08 0xac40fe0c 0x904dfe00 0x9059fe01 0x904efe02 0x1a34021 0x193200 0x1067821 0xec400 0x904bfe03 0x9059fe04 0x9048fe05 0x1f86821 0x9058fe06 0xb6600 0x3237021 0x83200 0x1c65821 0x1ac6821 0x187c00 0x904cfe07 0x9046fe08 0x904efe09 0x16f4021 0x904bfe0a 0xcce00 0xc3c021 0xe7a00 0x9046fe0b 0x1194021 0xb6400 0x30fc821 0x32cc021 0x67600 0x30e3021 0x67f02 0x65900 0x1a66023 0x1ebc825 0x1995826 0xb7682 0xbc180 0x10b7823 0x1d86825 0x1afc026 0xc8c821 0x184602 0x183200 0x3387023 0x1066025 0x18e3026 0x1797821 0x65c02 0x6cc00 0x1e64023 0x1796825 0x1a8c826 0x30f7021 0x19c342 0x197cc0 0x1d95823 0x30f6025 0x18b7826 0xce3021 0x326c821 0xcfc023 0x904cfe0f 0x9046fe0e 0xf6f02 0xf4100 0x1a87025 0xc5e00 0x64400 0x904dfe0c 0x904cfe0d 0x1f97821 0x1d8c026 0x1687021 0x1cd5821 0xc3200 0xf6c82 0xf7380 0x1ae6025 0x1664021 0x30f3026 0xcc3023 0x1195821 0x6cd42 0x642c0 0x328c025 0xcb7026 0x1d87023 0xe69c2 0xe6640 0x1ac5825 0x1cfc826 0x32bc823 0x194402 0x19c400 0x1187825 0x3263026 0xcf3023 0x66f02 0x66100 0xce4026 0x1ac5825 0x10bc023 0x187c82 0x187380 0x3196826 0x1ee6025 0x1ac5823 0x166c826 0xb4202 0x328c023 0x330f001f 0xf7080 0x3ae6821 0x8da8000c 0x28a50010 0x86080 0x10a0002d 0x25860002 0x8fa50000 0x10a70026 0x87882 0x25e50008 0x30d90fff 0x194200 0x35060001 0x34088030 0xad060000 0x57380 0x1c4c025 0x34088000 0xad180000 0x34088000 0xad040000 0x34088004 0x8d180000 0x8c4ffe4c 0x3305001f 0xf7402 0xafae0000 0x8c4dfe50 0xd6402 0xafac0004 0x8c4bfe54 0x316800ff 0xafa80008 0x8fa60000 0x14c7ff5c 0x0 0x8fb90008 0x13290004 0x0 0x8fa60008 0x14caff56 0x0 0x8fa80008 0xac48fe0c 0x8000085 0x904dfe00 0x8fab0004 0x2d6c0600 0x1180ffd8 0x87882 0x8000101 0x82882>;
+				};
+			};
+
+			freein-fifo-config {
+				freein-fifo-spill-mem-range = <0x0 0xfe00000 0x0 0x200000>;
+				freein-fifo-onchip-num-descs = <0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38>;
+				freein-fifo-spill-num-descs = <0x100>;
+				port-fifo-en = <0x1>;
+			};
+
+			vfbid-config {
+			};
+
+			poe {
+				mode = "bypass";
+				distribution-enable = <0x1>;
+				dist-drop-enable = <0x0>;
+				class-drop-enable = <0x0>;
+				drop-timer = <0x0>;
+				dest-threshold = <0xa>;
+				dist-threshold = <0xa 0xa 0xa 0xa>;
+				statistics-enable = <0x0>;
+
+				distribution_vectors {
+					dv0 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1>;
+					dv1 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv2 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv3 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv4 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv5 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv6 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv7 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv8 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv9 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv10 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv11 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv12 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv13 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv14 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv15 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+				};
+			};
+
+			complex@0 {
+				device_type = "nae-complex";
+				mode = "xaui";
+
+				xaui {
+					loopback = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					ucore-mask = <0xffff>;
+				};
+
+				sgmii {
+					loopback = <0x0 0x0 0x0 0x0>;
+					mgmt-port = <0x0 0x0 0x0 0x0>;
+					iface-fifo-size = <0xd 0xd 0xd 0xd>;
+					ext-phy-addr = <0x4 0x7 0x6 0x5>;
+					ext-phy-bus = <0x1 0x1 0x1 0x1>;
+					num-channels = <0x1 0x1 0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e 0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80 0x80 0x80>;
+					num-free-descs = <0x34 0x34 0x34 0x34>;
+					free-desc-size = <0x800 0x800 0x800 0x800>;
+					ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+				};
+
+				interlaken {
+					db = "cortina";
+					loopback = <0x0>;
+					num-lanes = <0x4>;
+					lane-rate = <0x0>;
+					iface-fifo-size = <0x6e>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x4>;
+					rx-buffer-size = <0x730>;
+					num-free-descs = <0x12c>;
+					free-desc-size = <0x800>;
+					ucore-mask = <0xffff>;
+				};
+			};
+
+			complex@1 {
+				device_type = "nae-complex";
+				mode = "xaui";
+
+				xaui {
+					loopback = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					ucore-mask = <0xffff>;
+				};
+
+				sgmii {
+					loopback = <0x0 0x0 0x0 0x0>;
+					iface-fifo-size = <0xd 0xd 0xd 0xd>;
+					ext-phy-addr = <0x8 0xb 0xa 0x9>;
+					ext-phy-bus = <0x1 0x1 0x1 0x1>;
+					num-channels = <0x1 0x1 0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e 0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80 0x80 0x80>;
+					num-free-descs = <0x34 0x34 0x34 0x34>;
+					free-desc-size = <0x800 0x800 0x800 0x800>;
+					ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+				};
+			};
+
+			complex@2 {
+				device_type = "nae-complex";
+				mode = "xaui";
+
+				xaui {
+					loopback = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					ucore-mask = <0xffff>;
+				};
+
+				interlaken {
+					db = "cortina";
+					loopback = <0x0>;
+					num-lanes = <0x4>;
+					lane-rate = <0x0>;
+					iface-fifo-size = <0x6e>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x4>;
+					rx-buffer-size = <0x730>;
+					num-free-descs = <0x12c>;
+					free-desc-size = <0x800>;
+					ucore-mask = <0xffff>;
+				};
+
+				sgmii {
+					loopback = <0x0 0x0 0x0 0x0>;
+					iface-fifo-size = <0xd 0xd 0xd 0xd>;
+					ext-phy-addr = <0x0 0x3 0x2 0x1>;
+					ext-phy-bus = <0x1 0x1 0x1 0x1>;
+					num-channels = <0x1 0x1 0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e 0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80 0x80 0x80>;
+					num-free-descs = <0x34 0x34 0x34 0x34>;
+					free-desc-size = <0x800 0x800 0x800 0x800>;
+					ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+				};
+			};
+
+			complex@3 {
+				device_type = "nae-complex";
+				mode = "xaui";
+
+				xaui {
+					loopback = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					ucore-mask = <0xffff>;
+				};
+
+				sgmii {
+					loopback = <0x0 0x0 0x0 0x0>;
+					iface-fifo-size = <0xd 0xd 0xd 0xd>;
+					ext-phy-addr = <0xc 0xf 0xe 0xd>;
+					ext-phy-bus = <0x1 0x1 0x1 0x1>;
+					num-channels = <0x1 0x1 0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e 0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80 0x80 0x80>;
+					num-free-descs = <0x34 0x34 0x34 0x34>;
+					free-desc-size = <0x800 0x800 0x800 0x800>;
+					ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+				};
+			};
+
+			complex@4 {
+				device_type = "nae-complex";
+				mode = "sgmii";
+
+				sgmii {
+					loopback = <0x0 0x0>;
+					mgmt-port = <0x1 0x0>;
+					iface-fifo-size = <0xd 0xd>;
+					ext-phy-addr = <0x10 0x11>;
+					ext-phy-bus = <0x0 0x0>;
+					num-channels = <0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80>;
+					num-free-descs = <0x34 0x34>;
+					free-desc-size = <0x800 0x800>;
+					ucore-mask = <0xffff 0xffff>;
+				};
+			};
+		};
+
+		nae@node-1 {
+			model = "MIPS,XLP8XX NAE CFG";
+			compatible = "NETL,XLP8XX_A0";
+			#address-cells = <0x1>;
+			#size-cells = <0x1>;
+			frequency = <0x1f4>;
+
+			ucore {
+
+				src@1 {
+					num-opcodes = <0x12b>;
+					path = "/buildarea3/gzhou1/wr_project/sdk-2.3.new/sdk-base/sysconfig/nae/ucore/pcienet-ucore.c";
+					timestamp = "Fri Apr 19 18:36:11 2013\n";
+					mask = <0xffff>;
+					opcodes = <0x3c1c0010 0x279cf808 0x3c020010 0x2442f808 0x3c030010 0x2463f808 0xac400000 0x43082b 0x1420fffd 0x24420004 0x3c1d0010 0x27bdf9c0 0x27a50020 0x27a60028 0xaca00000 0xacc00000 0xc000029 0x2021 0x1000ffff 0x0 0x3c020000 0x8c4204e0 0x27bdffe0 0x2403ffff 0xafbf001c 0xafb10018 0x10430009 0xafb00014 0x3c100000 0x261004e0 0x2411ffff 0x40f809 0x2610fffc 0x8e020000 0x1451fffc 0x0 0x8fbf001c 0x8fb10018 0x8fb00014 0x3e00008 0x27bd0020 0x27bdff70 0x3c030001 0xafa00004 0x1021 0x34638000 0x24050020 0x244d0001 0x2c080 0xd5880 0x303c821 0x1636021 0x8f2f0000 0x24480002 0x8d8a0000 0x82080 0x3b87021 0x3ab4821 0x24580003 0x244b0004 0xadcf000c 0x833821 0xad2a000c 0x187080 0xb4880 0x8ce60000 0x1c37821 0x1235021 0x8ded0000 0x3a4c821 0x8d480000 0xaf26000c 0x3ae6021 0x3a93821 0x24460005 0x244e0006 0x24490007 0xad8d000c 0x6c880 0xace8000c 0xe6080 0x93880 0x3232021 0x1836821 0xe34021 0x8c980000 0x8dab0000 0x8d060000 0x3b97821 0x3ac5021 0x3a72021 0x24420008 0xadf8000c 0xad4b000c 0x1445ffd0 0xac86000c 0x3c05dead 0x3c020010 0x24070800 0x24090006 0x240a0011 0x34a3beff 0x3c040170 0x34088004 0x8d180000 0x8c4ffe4c 0x3305001f 0xf7402 0xafae0000 0x8c4dfe50 0xd6402 0xafac0004 0x8c4bfe54 0x316800ff 0xafa80008 0x8fa60000 0x10c700a6 0x0 0x8c46fe58 0x8c4bfe5c 0x6cc00 0xb4402 0x119c025 0xac58fe00 0x8c4efe5c 0x8c4ffe60 0xe6400 0xf6c02 0x1ac5825 0xac4bfe04 0xac40fe08 0xac40fe0c 0x904dfe00 0x9059fe01 0x904efe02 0x1a34021 0x193200 0x1067821 0xec400 0x904bfe03 0x9059fe04 0x9048fe05 0x1f86821 0x9058fe06 0xb6600 0x3237021 0x83200 0x1c65821 0x1ac6821 0x187c00 0x904cfe07 0x9046fe08 0x904efe09 0x16f4021 0x904bfe0a 0xcce00 0xc3c021 0xe7a00 0x9046fe0b 0x1194021 0xb6400 0x30fc821 0x32cc021 0x67600 0x30e3021 0x67f02 0x65900 0x1a66023 0x1ebc825 0x1995826 0xb7682 0xbc180 0x10b7823 0x1d86825 0x1afc026 0xc8c821 0x184602 0x183200 0x3387023 0x1066025 0x18e3026 0x1797821 0x65c02 0x6cc00 0x1e64023 0x1796825 0x1a8c826 0x30f7021 0x19c342 0x197cc0 0x1d95823 0x30f6025 0x18b7826 0xce3021 0x326c821 0xcfc023 0x904cfe0f 0x9046fe0e 0xf6f02 0xf4100 0x1a87025 0xc5e00 0x64400 0x904dfe0c 0x904cfe0d 0x1f97821 0x1d8c026 0x1687021 0x1cd5821 0xc3200 0xf6c82 0xf7380 0x1ae6025 0x1664021 0x30f3026 0xcc3023 0x1195821 0x6cd42 0x642c0 0x328c025 0xcb7026 0x1d87023 0xe69c2 0xe6640 0x1ac5825 0x1cfc826 0x32bc823 0x194402 0x19c400 0x1187825 0x3263026 0xcf3023 0x66f02 0x66100 0xce4026 0x1ac5825 0x10bc023 0x187c82 0x187380 0x3196826 0x1ee6025 0x1ac5823 0x166c826 0xb4202 0x328c023 0x330f001f 0xf7080 0x3ae6821 0x8da8000c 0x28a50010 0x86080 0x10a0002d 0x25860002 0x8fa50000 0x10a70026 0x87882 0x25e50008 0x30d90fff 0x194200 0x35060001 0x34088030 0xad060000 0x57380 0x1c4c025 0x34088000 0xad180000 0x34088000 0xad040000 0x34088004 0x8d180000 0x8c4ffe4c 0x3305001f 0xf7402 0xafae0000 0x8c4dfe50 0xd6402 0xafac0004 0x8c4bfe54 0x316800ff 0xafa80008 0x8fa60000 0x14c7ff5c 0x0 0x8fb90008 0x13290004 0x0 0x8fa60008 0x14caff56 0x0 0x8fa80008 0xac48fe0c 0x8000085 0x904dfe00 0x8fab0004 0x2d6c0600 0x1180ffd8 0x87882 0x8000101 0x82882>;
+				};
+			};
+
+			freein-fifo-config {
+				freein-fifo-spill-mem-range = <0x0 0x0 0x0 0x200000>;
+				freein-fifo-onchip-num-descs = <0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38>;
+				freein-fifo-spill-num-descs = <0x4b0>;
+			};
+
+			vfbid-config {
+			};
+
+			poe {
+				mode = "bypass";
+				distribution-enable = <0x1>;
+				dist-drop-enable = <0x0>;
+				class-drop-enable = <0x0>;
+				drop-timer = <0x0>;
+				dest-threshold = <0xa>;
+				dist-threshold = <0xa 0xa 0xa 0xa>;
+				statistics-enable = <0x0>;
+
+				distribution_vectors {
+					dv0 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1>;
+					dv1 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv2 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv3 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv4 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv5 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv6 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv7 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv8 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv9 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv10 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv11 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv12 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv13 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv14 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv15 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+				};
+			};
+
+			complex@0 {
+				device_type = "nae-complex";
+				mode = "xaui";
+
+				xaui {
+					loopback = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					ucore-mask = <0xffff>;
+				};
+
+				sgmii {
+					loopback = <0x0 0x0 0x0 0x0>;
+					iface-fifo-size = <0xd 0xd 0xd 0xd>;
+					ext-phy-addr = <0x4 0x7 0x6 0x5>;
+					ext-phy-bus = <0x1 0x1 0x1 0x1>;
+					num-channels = <0x1 0x1 0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e 0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80 0x80 0x80>;
+					num-free-descs = <0x34 0x34 0x34 0x34>;
+					free-desc-size = <0x800 0x800 0x800 0x800>;
+					ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+				};
+
+				interlaken {
+					db = "cortina";
+					loopback = <0x0>;
+					num-lanes = <0x4>;
+					lane-rate = <0x0>;
+					iface-fifo-size = <0x6e>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x4>;
+					rx-buffer-size = <0x730>;
+					num-free-descs = <0x12c>;
+					free-desc-size = <0x800>;
+					ucore-mask = <0xffff>;
+				};
+			};
+
+			complex@1 {
+				device_type = "nae-complex";
+				mode = "xaui";
+
+				xaui {
+					loopback = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					ucore-mask = <0xffff>;
+				};
+
+				sgmii {
+					loopback = <0x0 0x0 0x0 0x0>;
+					iface-fifo-size = <0xd 0xd 0xd 0xd>;
+					ext-phy-addr = <0x8 0xb 0xa 0x9>;
+					ext-phy-bus = <0x1 0x1 0x1 0x1>;
+					num-channels = <0x1 0x1 0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e 0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80 0x80 0x80>;
+					num-free-descs = <0x34 0x34 0x34 0x34>;
+					free-desc-size = <0x800 0x800 0x800 0x800>;
+					ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+				};
+			};
+
+			complex@2 {
+				device_type = "nae-complex";
+				mode = "xaui";
+
+				xaui {
+					loopback = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					ucore-mask = <0xffff>;
+				};
+
+				interlaken {
+					db = "cortina";
+					loopback = <0x0>;
+					num-lanes = <0x4>;
+					lane-rate = <0x0>;
+					iface-fifo-size = <0x6e>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x4>;
+					rx-buffer-size = <0x730>;
+					num-free-descs = <0x12c>;
+					free-desc-size = <0x800>;
+					ucore-mask = <0xffff>;
+				};
+
+				sgmii {
+					loopback = <0x0 0x0 0x0 0x0>;
+					iface-fifo-size = <0xd 0xd 0xd 0xd>;
+					ext-phy-addr = <0x0 0x3 0x2 0x1>;
+					ext-phy-bus = <0x1 0x1 0x1 0x1>;
+					num-channels = <0x1 0x1 0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e 0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80 0x80 0x80>;
+					num-free-descs = <0x34 0x34 0x34 0x34>;
+					free-desc-size = <0x800 0x800 0x800 0x800>;
+					ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+				};
+			};
+
+			complex@3 {
+				device_type = "nae-complex";
+				mode = "xaui";
+
+				xaui {
+					loopback = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					ucore-mask = <0xffff>;
+				};
+			};
+
+			complex@4 {
+				device_type = "nae-complex";
+				mode = "sgmii";
+
+				sgmii {
+					loopback = <0x0 0x0>;
+					mgmt-port = <0x1 0x0>;
+					iface-fifo-size = <0xd 0xd>;
+					ext-phy-addr = <0x10 0x11>;
+					ext-phy-bus = <0x0 0x0>;
+					num-channels = <0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80>;
+					num-free-descs = <0x34 0x34>;
+					free-desc-size = <0x800 0x800>;
+					ucore-mask = <0xffff 0xffff>;
+				};
+			};
+		};
+
+		nae@node-2 {
+		};
+
+		nae@node-3 {
+		};
+
+		nodes {
+			num-nodes = <0x1>;
+		};
+	};
+
+	frequency-config {
+		nae = <0x1f4>;
+		sae = <0x1f4>;
+		rsa = <0x1f4>;
+		dtre = <0xfa>;
+		cde = <0xfa>;
+	};
+};
diff --git a/arch/mips/boot/dts/xlp8xx-helinux.dts b/arch/mips/boot/dts/xlp8xx-helinux.dts
new file mode 100644
index 0000000..4ebccc4
--- /dev/null
+++ b/arch/mips/boot/dts/xlp8xx-helinux.dts
@@ -0,0 +1,912 @@
+/dts-v1/;
+
+/ {
+	model = "netlogic,XLP-EVP";
+	compatible = "netlogic,xlp";
+	#address-cells = <0x2>;
+	#size-cells = <0x2>;
+
+	memory {
+		device_type = "memory";
+		reg = <0x0 0x1000000 0x0 0xb000000 0x0 0xe0000000 0x0 0xc0000000>;
+	};
+
+	hypervisor {
+		hypervisor-name = "Xen";
+		alloc_dom0_memory = <0x0>;
+		bootargs = "ncores=8 dom0_loadaddr=0x72000000 dom0_size=0x1c000000 dom0_cpumask=0xffffffff -- ";
+		domain_heap = <0x80000000 0x20000000>;
+	};
+
+	doms {
+		#address-cells = <0x1>;
+		#size-cells = <0x1>;
+
+		dom@0 {
+			device_type = "domain";
+			os = "linux";
+			#address-cells = <0x1>;
+			#size-cells = <0x1>;
+
+			cpu {
+				onlinemask = <0xffffffff>;
+				nae-rx-vc = <0x1>;
+				nae-fb-vc = <0x1>;
+				sae-rx-vc = <0x1>;
+				sae-rx-sync-vc = <0x3>;
+				napi-vc-mask = <0x2>;
+			};
+
+			uart {
+				id = <0x0>;
+				owner = <0x1>;
+				sharedcfg = <0x1f000000>;
+			};
+
+			fmn {
+				node_0_vc_mask = <0x22222222 0x22222222 0x22222222 0x22222222>;
+				node_1_vc_mask = <0x22222222 0x22222222 0x22222222 0x22222222>;
+				node_2_vc_mask = <0x22222222 0x22222222 0x22222222 0x22222222>;
+				node_3_vc_mask = <0x22222222 0x22222222 0x22222222 0x22222222>;
+			};
+
+			pic {
+			};
+
+			owner-config {
+				nae = <0x0>;
+				sae = <0x1>;
+				rsa = <0x1>;
+				fmn = <0x1>;
+			};
+		};
+
+		dom@1 {
+			device_type = "domain";
+			os = "netos";
+			heap-size = <0x0 0x8000000>;
+			shared-mem = <0x0 0x40000000 0x0 0x10000000>;
+			#address-cells = <0x1>;
+			#size-cells = <0x1>;
+			app-bootcmd = "smpload";
+			app-loadaddr = "0xf0000000";
+
+			kernel {
+				size = <0x2000000>;
+				location = "/tmp/xen/netos.elf";
+				dom_destroy_hack = <0x0>;
+			};
+
+			cpu {
+				onlinemask = <0xffff>;
+				nae-rx-vc = <0x0>;
+				dtre-rx-vc = <0x2>;
+				nae-fb-vc = <0x3>;
+				sae-rx-vc = <0x0>;
+				sae-rx-sync-vc = <0x0>;
+				nae-buf-alloc-by-app = <0x1>;
+			};
+
+			uart {
+				id = <0x0>;
+			};
+
+			memory {
+				reg = <0x60000000 0x60000000>;
+			};
+
+			app-param {
+				onlinemask = <0xffff>;
+				enable-nae-hw-parser = <0x1>;
+				enable-nae-jumbo = <0x0>;
+				enable-nae-p2p = <0x0>;
+			};
+
+			nae {
+			};
+
+			owner-config {
+				nae = <0x1>;
+				sae = <0x1>;
+				rsa = <0x1>;
+				fmn = <0x1>;
+				dtr = <0x1>;
+			};
+
+			fmn {
+				node_0_vc_mask = <0x99999999 0x99999999 0x99999999 0x99999999>;
+				node_1_vc_mask = <0x99999999 0x99999999 0x99999999 0x99999999>;
+				node_2_vc_mask = <0x99999999 0x99999999 0x99999999 0x99999999>;
+				node_3_vc_mask = <0x99999999 0x99999999 0x99999999 0x99999999>;
+			};
+
+			kbp {
+				buffers-cpuid-offset-quantity = <0x0 0x0 0x40 0x1 0x40 0x40 0x2 0x80 0x40 0x3 0xc0 0x40 0x4 0x100 0x40 0x5 0x140 0x40 0x6 0x180 0x40 0x7 0x1c0 0x40 0x8 0x200 0x40 0x9 0x240 0x40 0xa 0x280 0x40 0xb 0x2c0 0x40 0xc 0x300 0x40 0xd 0x340 0x40 0xe 0x380 0x40 0xf 0x3c0 0x40 0x10 0x400 0x40 0x11 0x440 0x40 0x12 0x480 0x40 0x13 0x4c0 0x40 0x14 0x500 0x40 0x15 0x540 0x40 0x16 0x580 0x40 0x17 0x5c0 0x40 0x18 0x600 0x40 0x19 0x640 0x40 0x1a 0x680 0x40 0x1b 0x6c0 0x40 0x1c 0x700 0x40 0x1d 0x740 0x40 0x1e 0x780 0x40 0x1f 0x7c0 0x40>;
+				memory-offsethigh-offsetlow = <0x1 0x0>;
+			};
+		};
+
+		dom@2 {
+			device_type = "domain";
+			os = "netos";
+			heap-size = <0x0 0x8000000>;
+			shared-mem = <0x0 0x48000000 0x0 0x10000000>;
+			#address-cells = <0x1>;
+			#size-cells = <0x1>;
+			app-bootcmd = "smpload";
+			app-loadaddr = "0xf0000000";
+
+			kernel {
+				size = <0x2000000>;
+				location = "/tmp/xen/netos.elf";
+				dom_destroy_hack = <0x0>;
+			};
+
+			cpu {
+				onlinemask = <0xffff0000>;
+				nae-rx-vc = <0x0>;
+				nae-fb-vc = <0x3>;
+				nae-buf-alloc-by-app = <0x1>;
+			};
+
+			uart {
+				id = <0x0>;
+			};
+
+			memory {
+				reg = <0xe0000000 0x60000000>;
+			};
+
+			app-param {
+				onlinemask = <0xffff0000>;
+			};
+
+			nae {
+			};
+
+			owner-config {
+				nae = <0x0>;
+				sae = <0x0>;
+				rsa = <0x0>;
+			};
+
+			fmn {
+				node_0_vc_mask = <0x99999999 0x99999999 0x99999999 0x99999999>;
+				node_1_vc_mask = <0x99999999 0x99999999 0x99999999 0x99999999>;
+				node_2_vc_mask = <0x99999999 0x99999999 0x99999999 0x99999999>;
+				node_3_vc_mask = <0x99999999 0x99999999 0x99999999 0x99999999>;
+			};
+		};
+	};
+
+	chosen {
+		bootargs = " console=ttyS0,115200  skew_tick=1";
+	};
+
+	firmware-download {
+		u-boot = <0xc100000 0x3f00000>;
+		sysconfig = <0x100000 0x100000>;
+		hypervisor = <0x8800000 0x800000>;
+		dom0 = <0x9000000 0x3000000>;
+		domU-ramdisk = <0x60000000 0x60800000>;
+	};
+
+	soc {
+		#address-cells = <0x2>;
+		#size-cells = <0x1>;
+		compatible = "simple-bus";
+		ranges = <0x0 0x0 0x0 0x18000000 0x4000000 0x1 0x0 0x0 0x16000000 0x1000000>;
+
+		serial@30000 {
+			device_type = "serial";
+			compatible = "ns16550";
+			reg = <0x0 0x30100 0xa00>;
+			reg-shift = <0x2>;
+			reg-io-width = <0x4>;
+			clock-frequency = <0x7f28155>;
+			interrupt-parent = <0x1>;
+			interrupts = <0x11>;
+		};
+
+		serial@31000 {
+			device_type = "serial";
+			compatible = "ns16550";
+			reg = <0x0 0x31100 0xa00>;
+			reg-shift = <0x2>;
+			reg-io-width = <0x4>;
+			clock-frequency = <0x7f28155>;
+			interrupt-parent = <0x1>;
+			interrupts = <0x12>;
+		};
+
+		ocores@32000 {
+			compatible = "opencores,i2c-ocores";
+			#address-cells = <0x1>;
+			#size-cells = <0x0>;
+			reg = <0x0 0x32100 0xa00>;
+			reg-shift = <0x2>;
+			reg-io-width = <0x4>;
+			clock-frequency = <0x1e84800>;
+			interrupt-parent = <0x1>;
+			interrupts = <0x1e>;
+		};
+
+		ocores@33000 {
+			compatible = "opencores,i2c-ocores";
+			#address-cells = <0x1>;
+			#size-cells = <0x0>;
+			reg = <0x0 0x33100 0xa00>;
+			reg-shift = <0x2>;
+			reg-io-width = <0x4>;
+			clock-frequency = <0x1e84800>;
+			interrupt-parent = <0x1>;
+			interrupts = <0x1f>;
+
+			rtc@68 {
+				compatible = "dallas,ds1374";
+				reg = <0x68>;
+			};
+
+			dtt@4c {
+				compatible = "national,lm90";
+				reg = <0x4c>;
+			};
+		};
+
+		pic@4000 {
+			interrupt-controller;
+			#address-cells = <0x0>;
+			#interrupt-cells = <0x1>;
+			reg = <0x0 0x4000 0x200>;
+			linux,phandle = <0x1>;
+		};
+
+		nor_flash@1,0 {
+			compatible = "cfi-flash";
+			#address-cells = <0x1>;
+			#size-cells = <0x1>;
+			bank-width = <0x2>;
+			reg = <0x1 0x0 0x1000000>;
+
+			partition@0 {
+				label = "x-loader";
+				reg = <0x0 0x100000>;
+				read-only;
+			};
+
+			partition@100000 {
+				label = "u-boot";
+				reg = <0x100000 0x100000>;
+			};
+
+			partition@200000 {
+				label = "kernel";
+				reg = <0x200000 0x500000>;
+			};
+
+			partition@700000 {
+				label = "rootfs";
+				reg = <0x700000 0x800000>;
+			};
+
+			partition@f00000 {
+				label = "env";
+				reg = <0xf00000 0x100000>;
+				read-only;
+			};
+		};
+
+		fmn@node-0 {
+			default-credits = <0x32>;
+			default-queue-size = <0x4000>;
+			fmn-spill-mem-base = <0x0 0x10000000>;
+			fmn-spill-mem-size = <0x0 0x2000000>;
+
+			q-config {
+			};
+		};
+
+		fmn@node-1 {
+			default-credits = <0x32>;
+			default-queue-size = <0x4000>;
+			fmn-spill-mem-base = <0x0 0x0>;
+			fmn-spill-mem-size = <0x0 0x2000000>;
+
+			q-config {
+			};
+		};
+
+		fmn@node-2 {
+		};
+
+		fmn@node-3 {
+		};
+
+		nae@node-0 {
+			model = "MIPS,XLP8XX NAE CFG";
+			compatible = "NETL,XLP8XX_A0";
+			#address-cells = <0x1>;
+			#size-cells = <0x1>;
+			frequency = <0x1f4>;
+
+			ucore {
+
+				src@1 {
+					num-opcodes = <0x3f>;
+					path = "/buildarea3/gzhou1/wr_project/sdk-2.3.new/sdk-base/sysconfig/nae/ucore/default.c";
+					timestamp = "Thu Mar 28 14:19:27 2013\n";
+					mask = <0xffff>;
+					opcodes = <0x3c1c0010 0x279cf808 0x3c020010 0x2442f808 0x3c030010 0x2463f808 0xac400000 0x43082b 0x1420fffd 0x24420004 0x3c1d0010 0x27bdf9c0 0x27a50020 0x27a60028 0xaca00000 0xacc00000 0xc000029 0x2021 0x1000ffff 0x0 0x3c020000 0x8c420130 0x27bdffe0 0x2403ffff 0xafbf001c 0xafb10018 0x10430009 0xafb00014 0x3c100000 0x26100130 0x2411ffff 0x40f809 0x2610fffc 0x8e020000 0x1451fffc 0x0 0x8fbf001c 0x8fb10018 0x8fb00014 0x3e00008 0x27bd0020 0x3c030002 0x8c628000 0x27bdfff8 0x3c060010 0xafa20000 0x24030001 0x24050004 0x24c60001 0x8000037 0x3c020170 0x34088030 0xad050000 0x34088000 0xad020000 0x34088004 0x8d040000 0x8fa40000 0x1483fff8 0x0 0x34088030 0x8000035 0xad060000>;
+				};
+			};
+
+			freein-fifo-config {
+				freein-fifo-spill-mem-range = <0x0 0xfe00000 0x0 0x200000>;
+				freein-fifo-onchip-num-descs = <0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38>;
+				freein-fifo-spill-num-descs = <0x4b0>;
+			};
+
+			vfbid-config {
+				vfbid-map = <0x0 0x1 0x1 0x5 0x2 0x9 0x3 0xd 0x4 0x11 0x5 0x15 0x6 0x19 0x7 0x1d 0x8 0x21 0x9 0x25 0xa 0x29 0xb 0x2d 0xc 0x31 0xd 0x35 0xe 0x39 0xf 0x3d 0x10 0x41 0x11 0x45 0x12 0x49 0x13 0x4d 0x14 0x51 0x15 0x55 0x16 0x59 0x17 0x5d 0x18 0x61 0x19 0x65 0x1a 0x69 0x1b 0x6d 0x1c 0x71 0x1d 0x75 0x1e 0x79 0x1f 0x7d>;
+			};
+
+			poe {
+				mode = "bypass";
+				distribution-enable = <0x1>;
+				dist-drop-enable = <0x0>;
+				class-drop-enable = <0x0>;
+				drop-timer = <0x0>;
+				dest-threshold = <0xa>;
+				dist-threshold = <0xa 0xa 0xa 0xa>;
+				statistics-enable = <0x0>;
+				poe-spill-address = <0x0>;
+				poe-spill-length = <0x0>;
+
+				distribution_vectors {
+					dv0 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1>;
+					dv1 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv2 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv3 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv4 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv5 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv6 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv7 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv8 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv9 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv10 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv11 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv12 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv13 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv14 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv15 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+				};
+			};
+
+			complex@0 {
+				device_type = "nae-complex";
+				mode = "xaui";
+
+				xaui {
+					loopback = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					xgmii-speed = <0xa>;
+					ucore-mask = <0xffff>;
+					vlan-pri-en = <0x0>;
+				};
+
+				rxaui {
+					loopback = <0x0>;
+					submode = <0x2>;
+					scrambler = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					xgmii-speed = <0xa>;
+					ucore-mask = <0xffff>;
+					vlan-pri-en = <0x0>;
+				};
+
+				sgmii {
+					loopback = <0x0 0x0 0x0 0x0>;
+					mgmt-port = <0x0 0x0 0x0 0x0>;
+					iface-fifo-size = <0xd 0xd 0xd 0xd>;
+					ext-phy-addr = <0x4 0x7 0x6 0x5>;
+					ext-phy-bus = <0x1 0x1 0x1 0x1>;
+					num-channels = <0x1 0x1 0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e 0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80 0x80 0x80>;
+					num-free-descs = <0x34 0x34 0x34 0x34>;
+					free-desc-size = <0x800 0x800 0x800 0x800>;
+					ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+				};
+
+				interlaken {
+					db = "cortina";
+					loopback = <0x0>;
+					num-lanes = <0x4>;
+					lane-rate = <0x0>;
+					iface-fifo-size = <0x6e>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x4>;
+					rx-buffer-size = <0x730>;
+					num-free-descs = <0x12c>;
+					free-desc-size = <0x800>;
+					ucore-mask = <0xffff>;
+				};
+			};
+
+			complex@1 {
+				device_type = "nae-complex";
+				mode = "xaui";
+
+				xaui {
+					loopback = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					xgmii-speed = <0xa>;
+					ucore-mask = <0xffff>;
+					vlan-pri-en = <0x0>;
+				};
+
+				rxaui {
+					loopback = <0x0>;
+					submode = <0x2>;
+					scrambler = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					xgmii-speed = <0xa>;
+					ucore-mask = <0xffff>;
+					vlan-pri-en = <0x0>;
+				};
+
+				sgmii {
+					loopback = <0x0 0x0 0x0 0x0>;
+					iface-fifo-size = <0xd 0xd 0xd 0xd>;
+					ext-phy-addr = <0x8 0xb 0xa 0x9>;
+					ext-phy-bus = <0x1 0x1 0x1 0x1>;
+					num-channels = <0x1 0x1 0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e 0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80 0x80 0x80>;
+					num-free-descs = <0x34 0x34 0x34 0x34>;
+					free-desc-size = <0x800 0x800 0x800 0x800>;
+					ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+				};
+			};
+
+			complex@2 {
+				device_type = "nae-complex";
+				mode = "xaui";
+
+				xaui {
+					loopback = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					xgmii-speed = <0xa>;
+					ucore-mask = <0xffff>;
+					vlan-pri-en = <0x0>;
+				};
+
+				rxaui {
+					loopback = <0x0>;
+					submode = <0x2>;
+					scrambler = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					xgmii-speed = <0xa>;
+					ucore-mask = <0xffff>;
+					vlan-pri-en = <0x0>;
+				};
+
+				interlaken {
+					db = "cortina";
+					loopback = <0x0>;
+					num-lanes = <0x4>;
+					lane-rate = <0x0>;
+					iface-fifo-size = <0x6e>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x4>;
+					rx-buffer-size = <0x730>;
+					num-free-descs = <0x12c>;
+					free-desc-size = <0x800>;
+					ucore-mask = <0xffff>;
+				};
+
+				sgmii {
+					loopback = <0x0 0x0 0x0 0x0>;
+					iface-fifo-size = <0xd 0xd 0xd 0xd>;
+					ext-phy-addr = <0x0 0x3 0x2 0x1>;
+					ext-phy-bus = <0x1 0x1 0x1 0x1>;
+					num-channels = <0x1 0x1 0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e 0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80 0x80 0x80>;
+					num-free-descs = <0x34 0x34 0x34 0x34>;
+					free-desc-size = <0x800 0x800 0x800 0x800>;
+					ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+				};
+			};
+
+			complex@3 {
+				device_type = "nae-complex";
+				mode = "xaui";
+
+				xaui {
+					loopback = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					xgmii-speed = <0xa>;
+					ucore-mask = <0xffff>;
+					vlan-pri-en = <0x0>;
+				};
+
+				rxaui {
+					loopback = <0x0>;
+					submode = <0x2>;
+					scrambler = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					xgmii-speed = <0xa>;
+					ucore-mask = <0xffff>;
+					vlan-pri-en = <0x0>;
+				};
+
+				sgmii {
+					loopback = <0x0 0x0 0x0 0x0>;
+					iface-fifo-size = <0xd 0xd 0xd 0xd>;
+					ext-phy-addr = <0xc 0xf 0xe 0xd>;
+					ext-phy-bus = <0x1 0x1 0x1 0x1>;
+					num-channels = <0x1 0x1 0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e 0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80 0x80 0x80>;
+					num-free-descs = <0x34 0x34 0x34 0x34>;
+					free-desc-size = <0x800 0x800 0x800 0x800>;
+					ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+				};
+			};
+
+			complex@4 {
+				device_type = "nae-complex";
+				mode = "sgmii";
+
+				sgmii {
+					loopback = <0x0 0x0>;
+					mgmt-port = <0x1 0x0>;
+					iface-fifo-size = <0xd 0xd>;
+					ext-phy-addr = <0x10 0x11>;
+					ext-phy-bus = <0x0 0x0>;
+					num-channels = <0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80>;
+					num-free-descs = <0x34 0x34>;
+					free-desc-size = <0x800 0x800>;
+					ucore-mask = <0xffff 0xffff>;
+				};
+			};
+		};
+
+		nae@node-1 {
+			model = "MIPS,XLP8XX NAE CFG";
+			compatible = "NETL,XLP8XX_A0";
+			#address-cells = <0x1>;
+			#size-cells = <0x1>;
+			frequency = <0x1f4>;
+
+			ucore {
+
+				src@1 {
+					num-opcodes = <0x3f>;
+					path = "/buildarea3/gzhou1/wr_project/sdk-2.3.new/sdk-base/sysconfig/nae/ucore/default.c";
+					timestamp = "Thu Mar 28 14:19:27 2013\n";
+					mask = <0xffff>;
+					opcodes = <0x3c1c0010 0x279cf808 0x3c020010 0x2442f808 0x3c030010 0x2463f808 0xac400000 0x43082b 0x1420fffd 0x24420004 0x3c1d0010 0x27bdf9c0 0x27a50020 0x27a60028 0xaca00000 0xacc00000 0xc000029 0x2021 0x1000ffff 0x0 0x3c020000 0x8c420130 0x27bdffe0 0x2403ffff 0xafbf001c 0xafb10018 0x10430009 0xafb00014 0x3c100000 0x26100130 0x2411ffff 0x40f809 0x2610fffc 0x8e020000 0x1451fffc 0x0 0x8fbf001c 0x8fb10018 0x8fb00014 0x3e00008 0x27bd0020 0x3c030002 0x8c628000 0x27bdfff8 0x3c060010 0xafa20000 0x24030001 0x24050004 0x24c60001 0x8000037 0x3c020170 0x34088030 0xad050000 0x34088000 0xad020000 0x34088004 0x8d040000 0x8fa40000 0x1483fff8 0x0 0x34088030 0x8000035 0xad060000>;
+				};
+			};
+
+			freein-fifo-config {
+				freein-fifo-onchip-num-descs = <0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38>;
+				freein-fifo-spill-num-descs = <0x0>;
+			};
+
+			vfbid-config {
+				hw-replenish = <0x0>;
+			};
+
+			poe {
+				mode = "bypass";
+				distribution-enable = <0x1>;
+				dist-drop-enable = <0x0>;
+				class-drop-enable = <0x0>;
+				drop-timer = <0x0>;
+				dest-threshold = <0xa>;
+				dist-threshold = <0xa 0xa 0xa 0xa>;
+				statistics-enable = <0x0>;
+
+				distribution_vectors {
+					dv0 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1>;
+					dv1 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv2 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv3 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv4 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv5 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv6 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv7 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv8 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv9 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv10 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv11 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv12 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv13 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv14 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv15 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+				};
+			};
+
+			complex@0 {
+				device_type = "nae-complex";
+				mode = "xaui";
+
+				xaui {
+					loopback = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					ucore-mask = <0xffff>;
+				};
+
+				rxaui {
+					loopback = <0x0>;
+					submode = <0x2>;
+					scrambler = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					ucore-mask = <0xffff>;
+				};
+
+				sgmii {
+					loopback = <0x0 0x0 0x0 0x0>;
+					iface-fifo-size = <0xd 0xd 0xd 0xd>;
+					ext-phy-addr = <0x4 0x7 0x6 0x5>;
+					ext-phy-bus = <0x1 0x1 0x1 0x1>;
+					num-channels = <0x1 0x1 0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e 0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80 0x80 0x80>;
+					num-free-descs = <0x34 0x34 0x34 0x34>;
+					free-desc-size = <0x800 0x800 0x800 0x800>;
+					ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+				};
+
+				interlaken {
+					db = "cortina";
+					loopback = <0x0>;
+					num-lanes = <0x4>;
+					lane-rate = <0x0>;
+					iface-fifo-size = <0x6e>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x4>;
+					rx-buffer-size = <0x730>;
+					num-free-descs = <0x12c>;
+					free-desc-size = <0x800>;
+					ucore-mask = <0xffff>;
+				};
+			};
+
+			complex@1 {
+				device_type = "nae-complex";
+				mode = "xaui";
+
+				xaui {
+					loopback = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					ucore-mask = <0xffff>;
+				};
+
+				rxaui {
+					loopback = <0x0>;
+					submode = <0x2>;
+					scrambler = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					ucore-mask = <0xffff>;
+				};
+
+				sgmii {
+					loopback = <0x0 0x0 0x0 0x0>;
+					iface-fifo-size = <0xd 0xd 0xd 0xd>;
+					ext-phy-addr = <0x8 0xb 0xa 0x9>;
+					ext-phy-bus = <0x1 0x1 0x1 0x1>;
+					num-channels = <0x1 0x1 0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e 0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80 0x80 0x80>;
+					num-free-descs = <0x34 0x34 0x34 0x34>;
+					free-desc-size = <0x800 0x800 0x800 0x800>;
+					ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+				};
+			};
+
+			complex@2 {
+				device_type = "nae-complex";
+				mode = "xaui";
+
+				xaui {
+					loopback = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					ucore-mask = <0xffff>;
+				};
+
+				rxaui {
+					loopback = <0x0>;
+					submode = <0x2>;
+					scrambler = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					ucore-mask = <0xffff>;
+				};
+
+				interlaken {
+					db = "cortina";
+					loopback = <0x0>;
+					num-lanes = <0x4>;
+					lane-rate = <0x0>;
+					iface-fifo-size = <0x6e>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x4>;
+					rx-buffer-size = <0x730>;
+					num-free-descs = <0x12c>;
+					free-desc-size = <0x800>;
+					ucore-mask = <0xffff>;
+				};
+
+				sgmii {
+					loopback = <0x0 0x0 0x0 0x0>;
+					iface-fifo-size = <0xd 0xd 0xd 0xd>;
+					ext-phy-addr = <0x0 0x3 0x2 0x1>;
+					ext-phy-bus = <0x1 0x1 0x1 0x1>;
+					num-channels = <0x1 0x1 0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e 0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80 0x80 0x80>;
+					num-free-descs = <0x34 0x34 0x34 0x34>;
+					free-desc-size = <0x800 0x800 0x800 0x800>;
+					ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+				};
+			};
+
+			complex@3 {
+				device_type = "nae-complex";
+				mode = "xaui";
+
+				xaui {
+					loopback = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					ucore-mask = <0xffff>;
+				};
+
+				rxaui {
+					loopback = <0x0>;
+					submode = <0x2>;
+					scrambler = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					ucore-mask = <0xffff>;
+				};
+			};
+
+			complex@4 {
+				device_type = "nae-complex";
+				mode = "sgmii";
+
+				sgmii {
+					loopback = <0x0 0x0>;
+					mgmt-port = <0x1 0x0>;
+					iface-fifo-size = <0xd 0xd>;
+					ext-phy-addr = <0x10 0x11>;
+					ext-phy-bus = <0x0 0x0>;
+					num-channels = <0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80>;
+					num-free-descs = <0x34 0x34>;
+					free-desc-size = <0x800 0x800>;
+					ucore-mask = <0xffff 0xffff>;
+				};
+			};
+		};
+
+		nae@node-2 {
+		};
+
+		nae@node-3 {
+		};
+
+		nodes {
+			num-nodes = <0x1>;
+		};
+	};
+
+	frequency-config {
+		nae = <0x1f4>;
+		sae = <0x1f4>;
+		rsa = <0x1f4>;
+		dtre = <0x1f4>;
+		cde = <0xfa>;
+	};
+};
diff --git a/arch/mips/boot/dts/xlp9xx-linux.dts b/arch/mips/boot/dts/xlp9xx-linux.dts
index fce51a2..c0c3fec 100644
--- a/arch/mips/boot/dts/xlp9xx-linux.dts
+++ b/arch/mips/boot/dts/xlp9xx-linux.dts
@@ -1,4 +1,4 @@
-/*
+/* 
  *XLP9XX Device Tree Source
 */
 
@@ -108,7 +108,7 @@
                                         ucore-mask = <0x1 0 0 0>;
                                         sram-off = <0 0 0 0>;
                                 };
-				net@1 {
+				net@1 { 
                                         port-mask = <0x4 0 0 0>;
                                         frinlifo-mask = <0xffff 0 0 0>;
                                         frinlifo-shared-mode = <0 0 0 0>;
@@ -122,8 +122,8 @@
 		dom@1 {
 			device_type = "domain";
 
-			cpu {
-                                onlinemask = <0xffff>;
+			cpu {   
+                                onlinemask = <0xffff>; 
                                 nae-rx-vc = <2>;
 			};
 
@@ -151,16 +151,16 @@
                                 onlinemask = <0xffff>;
 			};
 		};
-                dom@2 {
+                dom@2 { 
                         device_type = "domain";
 
-                        cpu {
+                        cpu {   
                                 onlinemask = <0xffff0000 0x0 0x0>;
                                 nae-rx-vc = <2>;
                         };
 
                         resource-allocation {
-                                net@0 {
+                                net@0 { 
                                         port-mask = <0x0 0 0 0>;
                                         frinlifo-mask = <0x00 0 0 0>;
                                         frinlifo-shared-mode = <0 0 0 0>;
@@ -171,7 +171,7 @@
 					max-l3rules = <0 0 0 0>;
 					max-l4rules = <0 0 0 0>;
                                 };
-                                net@1 {
+                                net@1 { 
                                         port-mask = <0x3 0 0 0>;
                                         frinlifo-mask = <0xff 0 0 0>;
                                         frinlifo-shared-mode = <0xff 0 0 0>;
@@ -262,7 +262,7 @@
 				compatible = "dallas,ds1374";
 				reg = <0x68>;
 			};
-
+			
 			eeprom@57 {
                                 compatible = "xlpge_eeprom";
                                 reg = <0x57>;
@@ -380,10 +380,10 @@
 			fmn-spill-mem-base = <0x00000000 0x10000000>; /*0 - dynamic allocation, only for 64 bit linux */
 			fmn-spill-mem-size = <0x00000000 0x02000000>;
 			q-config {
-				/* credits from station
+				/* credits from station     
 				   "cpu popq pcie0 pcie1 pcie2 pcie3 gdx gdx1 rsa crypto cmp poe nae regx srio lzs"
 				   The order and number of station should be matching with the list given above
-				   Here, credits 0 means the default credits.
+				   Here, credits 0 means the default credits. 
 				   Right now there is no way to configure credit of zero */
 
 				cpu {
@@ -423,7 +423,7 @@
 
 			     };
 		       };
-
+		     
 		       nae-0 {
 			     frequency = <667>;
 			     ale-bypass = <1>;         /* 0 = enable ALE, 1 = bypass ALE */
@@ -437,77 +437,77 @@
 						timestamp = "Sun Oct 13 02:42:55 2013";
 						mask = <0xffff>;
 						opcodes = <
-							0x3c1c0010
-							0x279cf808
-							0x3c020010
-							0x2442f808
-							0x3c030010
-							0x2463f808
-							0xac400000
-							0x0043082b
-							0x1420fffd
-							0x24420004
-							0x3c1d0010
-							0x27bdf9c0
-							0x27a50020
-							0x27a60028
-							0xaca00000
-							0xacc00000
-							0x0c000029
-							0x00002021
-							0x1000ffff
-							0x00000000
-							0x3c020000
-							0x8c420140
-							0x27bdffe0
-							0x2403ffff
-							0xafbf001c
-							0xafb10018
-							0x10430009
-							0xafb00014
-							0x3c100000
-							0x26100140
-							0x2411ffff
-							0x0040f809
-							0x2610fffc
-							0x8e020000
-							0x1451fffc
-							0x00000000
-							0x8fbf001c
-							0x8fb10018
-							0x8fb00014
-							0x03e00008
-							0x27bd0020
-							0x3c040001
-							0x34838000
-							0x8c620000
-							0x27bdfff8
-							0x3c070020
-							0xafa20000
-							0x24040100
-							0x24030001
-							0x24060004
-							0x24e70001
-							0x08000039
-							0x3c020170
-							0x34088030
-							0xad060000
-							0x34088000
-							0xad020000
-							0x34088004
-							0x8d050000
-							0x34088034
-							0xad040000
-							0x8fa50000
-							0x14a3fff6
-							0x00000000
-							0x34088030
-							0x08000037
-							0xad070000
+							0x3c1c0010 
+							0x279cf808 
+							0x3c020010 
+							0x2442f808 
+							0x3c030010 
+							0x2463f808 
+							0xac400000 
+							0x0043082b 
+							0x1420fffd 
+							0x24420004 
+							0x3c1d0010 
+							0x27bdf9c0 
+							0x27a50020 
+							0x27a60028 
+							0xaca00000 
+							0xacc00000 
+							0x0c000029 
+							0x00002021 
+							0x1000ffff 
+							0x00000000 
+							0x3c020000 
+							0x8c420140 
+							0x27bdffe0 
+							0x2403ffff 
+							0xafbf001c 
+							0xafb10018 
+							0x10430009 
+							0xafb00014 
+							0x3c100000 
+							0x26100140 
+							0x2411ffff 
+							0x0040f809 
+							0x2610fffc 
+							0x8e020000 
+							0x1451fffc 
+							0x00000000 
+							0x8fbf001c 
+							0x8fb10018 
+							0x8fb00014 
+							0x03e00008 
+							0x27bd0020 
+							0x3c040001 
+							0x34838000 
+							0x8c620000 
+							0x27bdfff8 
+							0x3c070020 
+							0xafa20000 
+							0x24040100 
+							0x24030001 
+							0x24060004 
+							0x24e70001 
+							0x08000039 
+							0x3c020170 
+							0x34088030 
+							0xad060000 
+							0x34088000 
+							0xad020000 
+							0x34088004 
+							0x8d050000 
+							0x34088034 
+							0xad040000 
+							0x8fa50000 
+							0x14a3fff6 
+							0x00000000 
+							0x34088030 
+							0x08000037 
+							0xad070000 
 						>;
 					};
 				};
-
+		 
 			     freein-fifo-config {
 				 /*
 					1. Ucore is going to use upto max queues(16 for XLP, 8 for storm) for buffer mgmt
@@ -520,13 +520,13 @@
 				freein-fifo-spill-num-descs = <1200>;
 				freein-desc-size = <3072 3072 3072 3072 3072 3072 3072 3072 3072 3072 3072 3072 3072 3072 3072 3072 3072 3072>;
 				 port-fifo-en = <1>;
-			     };
-
+			     };  
+			     
 			     complex@0 {
-
+			     
 				mode = "xaui"; /* xaui, rxaui, xfi, xlaui , sgmii, interlaken */
 
-				xgmac {                           /* valid when mode = xaui, rxaui or xfi */
+				xgmac {                           /* valid when mode = xaui, rxaui or xfi */ 
 				     loopback = <0 0 0 0>;             /* loopback = 0 or 1 */
 				     num-channels = <1 1 1 1>;         /* num-channels = 1 to 8 */
 				     num-free-descs = <150 150 150 150>;     /* Number of free descriptors, per port, if free in lifo is not in shared mode*/
@@ -538,7 +538,7 @@
 				     /* rxaui specific params*/
 				     submode  = <0 0 0 0>;             /* NLP1042 0: no nlp1042 support, 1:phy in xaui mode : 2:rxaui mode1, 3: rxaui_mode2 */
 				     scrambler  = <0 0 0 0>;           /* scrambler disable = 0, enable = 1 */
-				     ext-phy-addr = <0 1 0 0>;		/*phy adress in exaui mode. only 2 entries are used.*/
+				     ext-phy-addr = <0 1 0 0>;		/*phy adress in exaui mode. only 2 entries are used.*/	
 				     ext-phy-bus = <0 0 0 0>;           /* phy bus numbers */
 				     /* To enable change it to  <3> */
 				     msec-port-enable  = <0>;
@@ -571,13 +571,13 @@
 				     num-free-descs = <300>;     /* Number of free descriptors, per port, if free in lifo is not in shared mode*/
 				     free-desc-size = <2048>;    /* descriptor size */
 				};
-			     };
+			     }; 
 
 			     complex@1 {
 
 				mode = "xaui"; /* xaui, rxaui, xfi, xlaui , sgmii, interlaken */
 
-				xgmac {                           /* valid when mode = xaui, rxaui or xfi */
+				xgmac {                           /* valid when mode = xaui, rxaui or xfi */ 
 				     loopback = <0 0 0 0>;             /* loopback = 0 or 1 */
 				     num-channels = <1 1 1 1>;         /* num-channels = 1 to 8 */
 				     num-free-descs = <150 150 150 150>;     /* Number of free descriptors, per port, if free in lifo is not in shared mode*/
@@ -589,7 +589,7 @@
 				     /* rxaui specific params*/
 				     submode  = <0 0 0 0>;             /* NLP1042 0: no nlp1042 support, 1:phy in xaui mode : 2:rxaui mode1, 3: rxaui_mode2 */
 				     scrambler  = <0 0 0 0>;           /* scrambler disable = 0, enable = 1 */
-				     ext-phy-addr = <4 5 0 0>;	/*phy adress in exaui mode. only 2 entries are used.*/
+				     ext-phy-addr = <4 5 0 0>;	/*phy adress in exaui mode. only 2 entries are used.*/	
 				     ext-phy-bus = <0 0 0 0>;                /* phy bus numbers */
 				     /* To enable change it to  <3> */
 				     msec-port-enable  = <0>;
@@ -613,7 +613,7 @@
 
 				interlaken {                     /* valid when mode = interlaken */
 				     db = "cortina";             /* select daughter board : cortina or loopback */
-				     loopback = <0>;             /* loopback = 0 or 1 */
+				     loopback = <0>;             /* loopback = 0 or 1 */  
 				     num-lanes = <4>;            /* Maximum number of lanes per interface = 8 (from 2 complexes) */
 				     lane-rate = <0>;            /* lanerate 0 = 3.125Gbps , 1 = 6.25Gbps */
 				     num-channels = <4>;         /* num-channels = 1 to 4 */
@@ -621,7 +621,7 @@
 				     free-desc-size = <2048>;    /* descriptor size */
 				};
 			     };
-
+		  
 			     complex@2 {
 				mode = "sgmii"; /* sgmii only */
 				sgmii {
@@ -645,21 +645,21 @@
 									   3:Class 7-6 reserved for CPU, 4:Class 7 reserved for CPU */
 			    class-drop-enable = <0>;                    /* 8 bit mask */
 			    drop-timer = <0>;                           /* Drop timer */
-			    dest-threshold = <0xa>;
+			    dest-threshold = <0xa>;                     
 			    dist-threshold = <0xa 0xa 0xa 0xa>;         /* Dist threshold group 0..3 */
-			    statistics-enable = <0>;
+			    statistics-enable = <0>;                    
 
-			    poe-spill-address = <0 0>;  /*  <0xec00000>  */
+			    poe-spill-address = <0 0>;  /*  <0xec00000>  */ 
 			    poe-spill-length =  <0>;  /*  <0x1000000>  */
 
 			    din-spill-address = <0 0>;
 			    din-spill-size = <0x00100000>;
-
+			    
 			    distribution {
 				default-thread-sel = <0>;    /* Valid values: Thread Select 0..3 */
 			    };
 		       };
-
+		  
 		       nae-1 {
 			     frequency = <667>;
 			     ale-bypass = <1>;         /* 0 = enable ALE, 1 = bypass ALE */
@@ -674,73 +674,73 @@
 						timestamp = "Sun Oct 13 02:42:55 2013";
 						mask = <0xffff>;
 						opcodes = <
-							0x3c1c0010
-							0x279cf808
-							0x3c020010
-							0x2442f808
-							0x3c030010
-							0x2463f808
-							0xac400000
-							0x0043082b
-							0x1420fffd
-							0x24420004
-							0x3c1d0010
-							0x27bdf9c0
-							0x27a50020
-							0x27a60028
-							0xaca00000
-							0xacc00000
-							0x0c000029
-							0x00002021
-							0x1000ffff
-							0x00000000
-							0x3c020000
-							0x8c420140
-							0x27bdffe0
-							0x2403ffff
-							0xafbf001c
-							0xafb10018
-							0x10430009
-							0xafb00014
-							0x3c100000
-							0x26100140
-							0x2411ffff
-							0x0040f809
-							0x2610fffc
-							0x8e020000
-							0x1451fffc
-							0x00000000
-							0x8fbf001c
-							0x8fb10018
-							0x8fb00014
-							0x03e00008
-							0x27bd0020
-							0x3c040001
-							0x34838000
-							0x8c620000
-							0x27bdfff8
-							0x3c070020
-							0xafa20000
-							0x24040100
-							0x24030001
-							0x24060004
-							0x24e70001
-							0x08000039
-							0x3c020170
-							0x34088030
-							0xad060000
-							0x34088000
-							0xad020000
-							0x34088004
-							0x8d050000
-							0x34088034
-							0xad040000
-							0x8fa50000
-							0x14a3fff6
-							0x00000000
-							0x34088030
-							0x08000037
-							0xad070000
+							0x3c1c0010 
+							0x279cf808 
+							0x3c020010 
+							0x2442f808 
+							0x3c030010 
+							0x2463f808 
+							0xac400000 
+							0x0043082b 
+							0x1420fffd 
+							0x24420004 
+							0x3c1d0010 
+							0x27bdf9c0 
+							0x27a50020 
+							0x27a60028 
+							0xaca00000 
+							0xacc00000 
+							0x0c000029 
+							0x00002021 
+							0x1000ffff 
+							0x00000000 
+							0x3c020000 
+							0x8c420140 
+							0x27bdffe0 
+							0x2403ffff 
+							0xafbf001c 
+							0xafb10018 
+							0x10430009 
+							0xafb00014 
+							0x3c100000 
+							0x26100140 
+							0x2411ffff 
+							0x0040f809 
+							0x2610fffc 
+							0x8e020000 
+							0x1451fffc 
+							0x00000000 
+							0x8fbf001c 
+							0x8fb10018 
+							0x8fb00014 
+							0x03e00008 
+							0x27bd0020 
+							0x3c040001 
+							0x34838000 
+							0x8c620000 
+							0x27bdfff8 
+							0x3c070020 
+							0xafa20000 
+							0x24040100 
+							0x24030001 
+							0x24060004 
+							0x24e70001 
+							0x08000039 
+							0x3c020170 
+							0x34088030 
+							0xad060000 
+							0x34088000 
+							0xad020000 
+							0x34088004 
+							0x8d050000 
+							0x34088034 
+							0xad040000 
+							0x8fa50000 
+							0x14a3fff6 
+							0x00000000 
+							0x34088030 
+							0x08000037 
+							0xad070000 
 						>;
 					};
 				};
@@ -756,14 +756,14 @@
 				freein-fifo-onchip-num-descs = <64 64 64 64 64 64 64 64 64 64 64 64 64 64 64 64>;
 				freein-fifo-spill-num-descs = <1200>;
 				freein-desc-size = <3072 3072 3072 3072 3072 3072 3072 3072 3072 3072 3072 3072 3072 3072 3072 3072 3072 3072>;
-				 port-fifo-en = <1>;
+				 port-fifo-en = <1>;	
 			     };
 
 			     complex@0 {
 
 				mode = "xaui";	/* xaui, rxaui, xfi, xlaui , sgmii, interlaken */
 
-				xgmac {                           /* valid when mode = xaui, rxaui or xfi */
+				xgmac {                           /* valid when mode = xaui, rxaui or xfi */ 
 				     loopback = <0 0 0 0>;             /* loopback = 0 or 1 */
 				     num-channels = <1 1 1 1>;         /* num-channels = 1 to 8 */
 				     num-free-descs = <150 150 150 150>;     /* Number of free descriptors, per port, if free in lifo is not in shared mode*/
@@ -775,7 +775,7 @@
 				     /* rxaui specific params*/
 				     submode  = <0 0 0 0>;             /* NLP1042 0: no nlp1042 support, 1:phy in xaui mode : 2:rxaui mode1, 3: rxaui_mode2 */
 				     scrambler  = <0 0 0 0>;           /* scrambler disable = 0, enable = 1 */
-				     ext-phy-addr = <8 9 0 0>;		/*phy adress in exaui mode.*/
+				     ext-phy-addr = <8 9 0 0>;		/*phy adress in exaui mode.*/	
 				     ext-phy-bus = <0 0 0 0>;           /* phy bus numbers */
 				     /* To enable change it to  <3> */
 				     msec-port-enable  = <0>;
@@ -809,13 +809,13 @@
 				     free-desc-size = <2048>;    /* descriptor size */
 				};
 
-			     };
+			     };  
 
-			     complex@1 {
+			     complex@1 {                    
 
 				mode = "xaui";   /* xaui, rxaui, xfi, xlaui , sgmii, interlaken */
 
-				xgmac {                           /* valid when mode = xaui, rxaui or xfi */
+				xgmac {                           /* valid when mode = xaui, rxaui or xfi */ 
 				     loopback = <0 0 0 0>;             /* loopback = 0 or 1 */
 				     num-channels = <1 1 1 1>;         /* num-channels = 1 to 8 */
 				     num-free-descs = <150 150 150 150>;     /* Number of free descriptors, per port, if free in lifo is not in shared mode*/
@@ -826,7 +826,7 @@
 				     /* rxaui specific params*/
 				     submode  = <0 0 0 0>;             /* NLP1042 0: no nlp1042 support, 1:phy in xaui mode : 2:rxaui mode1, 3: rxaui_mode2 */
 				     scrambler  = <0 0 0 0>;           /* scrambler disable = 0, enable = 1 */
-				     ext-phy-addr = <12 13 0 0>;	/*phy adress in exaui mode. only 2 entries are used.*/
+				     ext-phy-addr = <12 13 0 0>;	/*phy adress in exaui mode. only 2 entries are used.*/	
 				     ext-phy-bus = <0 0 0 0>;           /* phy bus numbers */
 				     /* To enable change it to  <3> */
 				     msec-port-enable  = <0>;
@@ -900,7 +900,7 @@
 			    };
 		       };
 		};
-
+	  
 		nodes {
 			num-nodes = <1>;
 		};
diff --git a/arch/mips/boot/dts/xlp_evp.dts b/arch/mips/boot/dts/xlp_evp.dts
new file mode 100644
index 0000000..1c60189
--- /dev/null
+++ b/arch/mips/boot/dts/xlp_evp.dts
@@ -0,0 +1,742 @@
+/* XLP8XX Device Tree Source
+ *
+ */
+
+/dts-v1/;
+/ {
+	model = "netlogic,XLP-EVP";
+        compatible = "netlogic,xlp";
+        #address-cells = <2>;
+        #size-cells = <2>;
+	/*memory range for linux. This will not appear in dom0*/
+        memory {
+                device_type = "memory";
+                reg =  <0 0x01000000 0 0x0B000000   
+                        0 0x20000000 0 0xa0000000
+                        0 0xe0000000 0 0x20000000>;
+        };
+
+
+	hypervisor {
+		hypervisor-name = "Xen";
+		alloc_dom0_memory = <0>;
+		bootargs = "ncores=8 dom0_loadaddr=0x72000000 dom0_size=0x1c000000 dom0_cpumask=0xffffffff -- ";
+		domain_heap = <0x80000000 0x20000000>;
+	};
+	doms {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		dom@0 {
+			device_type = "domain";
+			os = "linux";
+
+			#address-cells = <1>;
+			#size-cells = <1>;
+
+			cpu {
+				onlinemask = <0xffffffff>;
+				nae-rx-vc = <0x0>;
+				nae-fb-vc = <0x1>;
+				napi-vc-mask = <0xb>;
+				sae-rx-vc = <0x0>;
+				sae-rx-sync-vc = <0x3>;
+				ipsec-async-vc = <0x3>;
+				ipsec-sync-vc = <0x2>;
+			};
+
+			uart {
+				id = <0x0>;
+				owner = <0x1>;
+				sharedcfg = <0x1f000000>;
+			};
+
+			fmn {
+				node_0_vc_mask = <0xbbbbbbbb 0xbbbbbbbb 0xbbbbbbbb 0xbbbbbbbb>;
+				node_1_vc_mask = <0xbbbbbbbb 0xbbbbbbbb 0xbbbbbbbb 0xbbbbbbbb>;
+				node_2_vc_mask = <0xbbbbbbbb 0xbbbbbbbb 0xbbbbbbbb 0xbbbbbbbb>;
+				node_3_vc_mask = <0xbbbbbbbb 0xbbbbbbbb 0xbbbbbbbb 0xbbbbbbbb>;
+			};
+
+			pic {
+			};
+
+			nae {
+				freein-fifo-mask = <0x3ffff 0x0 0x0 0x0>;
+				vfbtbl-sw-offset = <0x0 0x0 0x0 0x0>;
+				vfbtbl-sw-nentries = <0x20 0x20 0x20 0x20>;
+				vfbtbl-hw-offset = <0x20 0x20 0x20 0x20>;
+				vfbtbl-hw-nentries = <0x14 0x14 0x14 0x14>;
+			};
+
+			owner-config {
+				nae = <0x1>;
+				sae = <0x1>;
+				rsa = <0x1>;
+				fmn = <0x1>;
+			};
+		};
+	};
+
+	chosen {
+/*
+		bootargs = "ramdisk=204800 rd_start=0xffffffff88000000 rd_size=0x01000000 root=/dev/ram rw console=ttyS0,115200 mem=2048m@8192m";
+*/
+		bootargs = "root=/dev/nfs rw nfsroot=192.168.0.1:/rootfs,nfsvers=3 ip=192.168.0.2:192.168.0.1:192.168.0.1:255.255.254.0:xlp:eth2:off console=ttyS0,115200 skew_tick=1";
+	};
+
+	firmware-download {
+		u-boot = <0xc100000 0x3f00000>;
+		sysconfig = <0x100000 0x100000>;
+		hypervisor = <0x8800000 0x800000>;
+		dom0 = <0x9000000 0x3000000>;
+		domU-ramdisk = <0x60000000 0x60800000>;
+	};
+
+	soc {
+
+		fmn@node-0 {
+			default-credits = <0x32>;
+			default-queue-size = <0x4000>;
+			fmn-spill-mem-base = <0x0 0x10000000>;
+			fmn-spill-mem-size = <0x0 0x2000000>;
+
+			q-config {
+
+				cpu {
+					queue-size = <0x8000>;
+
+					credits-from {
+						node-0 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1f4 0x0 0x0 0x96>;
+					};
+				};
+
+				nae {
+
+					credits-from {
+						node-0 = <0x64 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					};
+				};
+
+				srio {
+
+					credits-from {
+						node-0 = <0x96 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					};
+				};
+			};
+		};
+
+		fmn@node-1 {
+			default-credits = <0x32>;
+			default-queue-size = <0x4000>;
+			fmn-spill-mem-base = <0x0 0x0>;
+			fmn-spill-mem-size = <0x0 0x2000000>;
+
+			q-config {
+			};
+		};
+
+		fmn@node-2 {
+		};
+
+		fmn@node-3 {
+		};
+
+		nae@node-0 {
+			model = "MIPS,XLP8XX NAE CFG";
+			compatible = "NETL,XLP8XX_A0";
+			#address-cells = <0x1>;
+			#size-cells = <0x1>;
+			frequency = <0x1f4>;
+
+			ucore {
+
+				src@1 {
+					num-opcodes = <0x240>;
+					path = "/home/yjin-local/bcm-sdk/sdk-base/sysconfig/nae/ucore/linux-ucore.c";
+					timestamp = "Tue Apr  9 11:08:25 2013\n";
+					mask = <0xffff>;
+					opcodes = <0x3c1c0010 0x279cf808 0x3c020010 0x2442f808 0x3c030010 0x2463f808 0xac400000 0x43082b 0x1420fffd 0x24420004 0x3c1d0010 0x27bdf9c0 0x27a50020 0x27a60028 0xaca00000 0xacc00000 0xc000029 0x2021 0x1000ffff 0x0 0x3c020000 0x8c420934 0x27bdffe0 0x2403ffff 0xafbf001c 0xafb10018 0x10430009 0xafb00014 0x3c100000 0x26100934 0x2411ffff 0x40f809 0x2610fffc 0x8e020000 0x1451fffc 0x0 0x8fbf001c 0x8fb10018 0x8fb00014 0x3e00008 0x27bd0020 0x27bdfea8 0xafa00030 0xafa0002c 0xafa00028 0xafa00024 0xafa00020 0xafa0001c 0xafa00018 0xafa00014 0xafa00010 0xafa0000c 0xafa00008 0xafa00004 0x8fa30004 0x2c620048 0x10400012 0x3c040001 0x34848000 0x8fb80004 0x8fad0004 0x187080 0xd6080 0x1845821 0x8d6a0000 0x27af0034 0x1ee4821 0xad2a0000 0x8fa80004 0x25070001 0xafa70004 0x8fa60004 0x2cc50048 0x14a0fff1 0x0 0x8fa20040 0x30590002 0x13200050 0x3c020010 0x3c1f2aaa 0x37e3aaab 0x24060800 0x3c050178 0x3c040170 0x34088004 0x8d070000 0x8c4ffe4c 0xf3c02 0xafa70008 0x8c4dfe50 0xd7402 0xafae002c 0x904cfe61 0x318b001f 0xafab0000 0x8fab0008 0x8fac002c 0x8fb80000 0x3030018 0x184fc3 0x4010 0x1094023 0x85040 0x8f8c0 0x250d0006 0x3eac823 0xd7080 0x3193823 0x3ae4821 0x8d2a0034 0x77880 0x8fb90048 0x1e73821 0xeaf806 0x33ef001f 0x19c200 0x8fae0038 0x1f86821 0x8faa0044 0xd4880 0x1140001d 0x12e4821 0x299805dd 0x13000020 0x0 0x250a000c 0xa6080 0x3ac5021 0x8d5f0034 0xffc806 0x11660007 0x332a001f 0x25080012 0x86880 0x3ad7021 0x8dcb0034 0xeb4006 0x310a001f 0x31390fff 0x19c200 0x370f0001 0x34088030 0xad0f0000 0x8fa70040 0x30e90008 0x11200006 0xa5380 0x34088000 0x8000054 0xad040000 0x8000085 0x2508000c 0x145f825 0x34088000 0x8000054 0xad1f0000 0x800007e 0x250a0012 0x8fa40040 0x30830001 0x146000e2 0x3c020010 0x8fa60040 0x30c50004 0x10a00198 0x3c02dead 0x3c030002 0x80000ae 0x3442beef 0xafa00004 0x8fa70004 0x2ce90064 0x1520017f 0x0 0x8c6fbffc 0x15e2fff9 0x3c0d0001 0x3c03dead 0x3463beff 0x3c192aaa 0x3c1f0178 0x3c080170 0x3c020010 0x2466fff0 0x35a5c000 0x3724aaab 0x240a0800 0x27e90018 0x25070018 0x34088004 0x8d0c0000 0x8c59fe4c 0x194402 0xafa80008 0x8c58fe50 0x185c02 0xafab002c 0x8c4ffe54 0x31ed00ff 0xafad0018 0x8c4efe00 0xafae0010 0x8c5ffe04 0xafbf000c 0x8c59fe08 0xafb90020 0x9058fe01 0x904bfe02 0x186a00 0xb7c00 0x8fa80018 0x904bfe05 0x1aff821 0x904efe00 0x904ffe06 0x9059fe03 0xac48fe0c 0x3eec021 0x1834021 0x905ffe04 0x196600 0xb7200 0xf6c00 0x1cdc821 0x30cc021 0x904cfe07 0x33f7821 0x904efe09 0x905ffe0a 0xc5e00 0x1eb6821 0xe6200 0x904bfe08 0x904efe0b 0x1fcc00 0x1997821 0x1ebc821 0xefe00 0x33f6021 0x188c821 0x195f02 0x197900 0x30cf823 0x16f7025 0x3ee7826 0x1a86821 0xfc180 0xf4682 0x1af6023 0x1185825 0x16cc026 0x32df821 0x18ce02 0x186a00 0x3f84023 0x32d7025 0x1c8c826 0x1ff6021 0x197c02 0x19fc00 0x30cc021 0x1ff5825 0x1996023 0x16cf826 0x1f4342 0x1f6cc0 0x10d7025 0x31f7823 0x1cf7826 0x904dfe0f 0x904efe0e 0x338c821 0xf5f02 0xf6100 0x16cc025 0x3f9f821 0x904cfe0c 0x32f4023 0xe5c00 0xdce00 0x904dfe0d 0x1ff7821 0x3084026 0x32bc021 0x30cc821 0xd7200 0xf6482 0xfc380 0x32e5821 0x1986825 0x10fc826 0x32dc823 0x17ff821 0x197542 0x195ac0 0x1cb4025 0x33f6026 0x1886023 0xcc1c2 0xcfe40 0x31f6825 0x18f5826 0x16d5823 0xb7402 0xb4400 0x1c87825 0x179c026 0x30fc023 0x18ff02 0x18c900 0x30c4026 0x3f96825 0x10d7023 0xe7c82 0xe6380 0x1cbc826 0x1ecf825 0x33f6823 0x1b84026 0xd7202 0x10e5823 0x316f0fff 0xafaf0014 0x8fac0014 0xac4cfe04 0xac46fe00 0x8fbf0014 0x1fc880 0x325c021 0x8f0d0000 0x31ae001f 0xafae0000 0x8fad0008 0x8fae002c 0x8fb90000 0x3240018 0x1947c3 0x5810 0x1685823 0xb6040 0xb78c0 0x1ecf823 0x256f0006 0xf6080 0x33f4023 0x3acf821 0x8ff90034 0x8c080 0x8faf0048 0x3084021 0x119c006 0x330c001f 0xfca00 0x1997821 0x8fbf0038 0x8fac0044 0xfc080 0x118000cf 0x31f7821 0x29cc05dd 0x118000d2 0x0 0x256c000c 0xcc880 0x3b9c021 0x8f0e0034 0x10ef806 0x11aa0007 0x33ec001f 0x256b0012 0xbf880 0x3bf6021 0x8d8b0034 0x10b6806 0x31ac001f 0x31f90fff 0x19c200 0x370e0001 0x34088030 0xad0e0000 0x8fa80040 0x310f0008 0x11e000b8 0xc5b80 0x34088000 0x80000bd 0xad070000 0x3c089e37 0x3c0c2aaa 0x2446fe4c 0x24050006 0x250379b9 0x3584aaab 0x240a0800 0x3c090178 0x3c070170 0x34088004 0x8d0b0000 0x8c4cfe4c 0xcfc02 0xafbf0008 0x8c59fe4c 0x19c202 0x330f000f 0xafaf0030 0x8c4dfe50 0xd7402 0xafae002c 0x8c4bfe54 0x316800ff 0xafa80018 0x8fac0030 0xcf880 0x3e64021 0x8d19000c 0x19c302 0x330f000f 0xafaf0028 0x8d0d000c 0x31ae003f 0xafae0024 0x8fab0018 0x11650071 0x0 0x8c4ffe00 0xafaf0010 0x8c4cfe04 0xafac000c 0x8c48fe08 0xafa80020 0x8fae0010 0x8fab000c 0x8fa80020 0x1c3f821 0x1637821 0x3e86823 0x1afc823 0x8c342 0x338c826 0x1e86023 0x1995823 0x197200 0x1cb7026 0x119f823 0x3eec023 0xe6b42 0x1b8c026 0x32e7823 0x1f84023 0x186302 0x1886026 0x1d85823 0x16cc823 0xcfc00 0x3f9c826 0x30c6823 0x1b97023 0x197942 0x1ee7026 0x1994023 0x10ef823 0xe58c2 0x17f6026 0x32ec023 0x30c7823 0xc6a80 0x1af5826 0x1cc4023 0x10bf823 0xbcbc2 0x33fc026 0xafb80014 0x8fad0014 0x31af001f 0xafaf0000 0x8fad0008 0x8fae002c 0x8fbf0000 0x3e40018 0x1f47c3 0x5810 0x1685823 0xbc840 0xb60c0 0x1997823 0x256c0006 0xcc880 0x3ef4023 0x3b9f821 0x8fef0034 0x8c080 0x8fac0048 0x3084021 0x10fc006 0x3319001f 0xc7a00 0x32f6021 0x8fbf0038 0x8fb90044 0xcc080 0x1320001d 0x31f7821 0x29ce05dd 0x11c00032 0x0 0x256c000c 0xc6080 0x3acc821 0x8f3f0034 0x11fc006 0x11aa0007 0x330c001f 0x256b0012 0xbc080 0x3b87021 0x8dcb0034 0x10b6806 0x31ac001f 0x31ed0fff 0xdca00 0x373f0001 0x34088030 0xad1f0000 0x8fa80040 0x310f0008 0x11e00006 0xc5b80 0x34088000 0x800018c 0xad070000 0x8000201 0x256b000c 0x1696025 0x34088000 0x800018c 0xad0c0000 0x8fae0024 0x31cb0010 0x1160ff8d 0x0 0x8fb90028 0x8fbf0030 0x8faf002c 0x3f9c021 0x186880 0x15afff86 0x0 0x8d0e0004 0xe5c02 0xafab001c 0x8fac001c 0x3188001f 0x80001db 0xafa80000 0x80001fa 0x256c0012 0x8fb80004 0x270e0001 0xafae0004 0x8fa40004 0x2c8a0064 0x1140fe7c 0x0 0x800022c 0x0 0x8000172 0x256b000c 0x1696825 0x34088000 0x80000bd 0xad0d0000 0x800016b 0x256c0012 0x1021 0x3e00008 0x27bd0158>;
+				};
+			};
+
+			freein-fifo-config {
+				freein-fifo-spill-mem-range = <0x0 0x0 0x0 0x200000>;
+				freein-fifo-onchip-num-descs = <0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38>;
+				freein-fifo-spill-num-descs = <0x4b0>;
+				port-fifo-en = <0x1>;
+			};
+
+			vfbid-config {
+			};
+
+			poe {
+				mode = "bypass";
+				distribution-enable = <0x1>;
+				dist-drop-enable = <0x0>;
+				class-drop-enable = <0x0>;
+				drop-timer = <0x0>;
+				dest-threshold = <0xa>;
+				dist-threshold = <0xa 0xa 0xa 0xa>;
+				statistics-enable = <0x0>;
+				poe-spill-address = <0x0>;
+				poe-spill-length = <0x0>;
+
+				distribution_vectors {
+					dv0 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1>;
+					dv1 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv2 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv3 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv4 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv5 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv6 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv7 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv8 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv9 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv10 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv11 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv12 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv13 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv14 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv15 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+				};
+			};
+
+			complex@0 {
+				device_type = "nae-complex";
+				mode = "xaui";
+
+				xaui {
+					loopback = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					xgmii-speed = <0xa>;
+					ucore-mask = <0xffff>;
+					vlan-pri-en = <0x0>;
+					msec-port-enable = <0x0>;
+				};
+
+				rxaui {
+					loopback = <0x0>;
+					submode = <0x2>;
+					scrambler = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					xgmii-speed = <0xa>;
+					ucore-mask = <0xffff>;
+					msec-port-enable = <0x0>;
+				};
+
+				sgmii {
+					loopback = <0x0 0x0 0x0 0x0>;
+					mgmt-port = <0x0 0x0 0x0 0x0>;
+					iface-fifo-size = <0xd 0xd 0xd 0xd>;
+					ext-phy-addr = <0x4 0x7 0x6 0x5>;
+					ext-phy-bus = <0x1 0x1 0x1 0x1>;
+					num-channels = <0x1 0x1 0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e 0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80 0x80 0x80>;
+					num-free-descs = <0x34 0x34 0x34 0x34>;
+					free-desc-size = <0x800 0x800 0x800 0x800>;
+					ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+					msec-port-enable = <0x0>;
+				};
+
+				interlaken {
+					db = "cortina";
+					loopback = <0x0>;
+					num-lanes = <0x4>;
+					lane-rate = <0x0>;
+					iface-fifo-size = <0x6e>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x4>;
+					rx-buffer-size = <0x730>;
+					num-free-descs = <0x12c>;
+					free-desc-size = <0x800>;
+					ucore-mask = <0xffff>;
+				};
+			};
+
+			complex@1 {
+				device_type = "nae-complex";
+				mode = "xaui";
+
+				xaui {
+					loopback = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					xgmii-speed = <0xa>;
+					ucore-mask = <0xffff>;
+					vlan-pri-en = <0x0>;
+					msec-port-enable = <0x0>;
+				};
+
+				rxaui {
+					loopback = <0x0>;
+					submode = <0x2>;
+					scrambler = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					xgmii-speed = <0xa>;
+					ucore-mask = <0xffff>;
+					msec-port-enable = <0x0>;
+				};
+
+				sgmii {
+					loopback = <0x0 0x0 0x0 0x0>;
+					iface-fifo-size = <0xd 0xd 0xd 0xd>;
+					ext-phy-addr = <0x8 0xb 0xa 0x9>;
+					ext-phy-bus = <0x1 0x1 0x1 0x1>;
+					num-channels = <0x1 0x1 0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e 0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80 0x80 0x80>;
+					num-free-descs = <0x34 0x34 0x34 0x34>;
+					free-desc-size = <0x800 0x800 0x800 0x800>;
+					ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+					msec-port-enable = <0x0>;
+				};
+			};
+
+			complex@2 {
+				device_type = "nae-complex";
+				mode = "xaui";
+
+				xaui {
+					loopback = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					xgmii-speed = <0xa>;
+					ucore-mask = <0xffff>;
+					vlan-pri-en = <0x0>;
+				};
+
+				rxaui {
+					loopback = <0x0>;
+					submode = <0x2>;
+					scrambler = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					xgmii-speed = <0xa>;
+					ucore-mask = <0xffff>;
+				};
+
+				interlaken {
+					db = "cortina";
+					loopback = <0x0>;
+					num-lanes = <0x4>;
+					lane-rate = <0x0>;
+					iface-fifo-size = <0x6e>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x4>;
+					rx-buffer-size = <0x730>;
+					num-free-descs = <0x12c>;
+					free-desc-size = <0x800>;
+					ucore-mask = <0xffff>;
+				};
+
+				sgmii {
+					loopback = <0x0 0x0 0x0 0x0>;
+					iface-fifo-size = <0xd 0xd 0xd 0xd>;
+					ext-phy-addr = <0x0 0x3 0x2 0x1>;
+					ext-phy-bus = <0x1 0x1 0x1 0x1>;
+					num-channels = <0x1 0x1 0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e 0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80 0x80 0x80>;
+					num-free-descs = <0x34 0x34 0x34 0x34>;
+					free-desc-size = <0x800 0x800 0x800 0x800>;
+					ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+				};
+			};
+
+			complex@3 {
+				device_type = "nae-complex";
+				mode = "xaui";
+
+				xaui {
+					loopback = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					xgmii-speed = <0xa>;
+					ucore-mask = <0xffff>;
+					vlan-pri-en = <0x0>;
+				};
+
+				rxaui {
+					loopback = <0x0>;
+					submode = <0x2>;
+					scrambler = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					xgmii-speed = <0xa>;
+					ucore-mask = <0xffff>;
+				};
+
+				sgmii {
+					loopback = <0x0 0x0 0x0 0x0>;
+					iface-fifo-size = <0xd 0xd 0xd 0xd>;
+					ext-phy-addr = <0xc 0xf 0xe 0xd>;
+					ext-phy-bus = <0x1 0x1 0x1 0x1>;
+					num-channels = <0x1 0x1 0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e 0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80 0x80 0x80>;
+					num-free-descs = <0x34 0x34 0x34 0x34>;
+					free-desc-size = <0x800 0x800 0x800 0x800>;
+					ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+				};
+			};
+
+			complex@4 {
+				device_type = "nae-complex";
+				mode = "sgmii";
+
+				sgmii {
+					loopback = <0x0 0x0>;
+					mgmt-port = <0x1 0x0>;
+					iface-fifo-size = <0xd 0xd>;
+					ext-phy-addr = <0x10 0x11>;
+					ext-phy-bus = <0x0 0x0>;
+					num-channels = <0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80>;
+					num-free-descs = <0x34 0x34>;
+					free-desc-size = <0x800 0x800>;
+					ucore-mask = <0xffff 0xffff>;
+				};
+			};
+		};
+
+		nae@node-1 {
+			model = "MIPS,XLP8XX NAE CFG";
+			compatible = "NETL,XLP8XX_A0";
+			#address-cells = <0x1>;
+			#size-cells = <0x1>;
+			frequency = <0x1f4>;
+
+			ucore {
+
+				src@1 {
+					num-opcodes = <0x240>;
+					path = "/home/yjin-local/bcm-sdk/sdk-base/sysconfig/nae/ucore/linux-ucore.c";
+					timestamp = "Tue Apr  9 11:08:25 2013\n";
+					mask = <0xffff>;
+					opcodes = <0x3c1c0010 0x279cf808 0x3c020010 0x2442f808 0x3c030010 0x2463f808 0xac400000 0x43082b 0x1420fffd 0x24420004 0x3c1d0010 0x27bdf9c0 0x27a50020 0x27a60028 0xaca00000 0xacc00000 0xc000029 0x2021 0x1000ffff 0x0 0x3c020000 0x8c420934 0x27bdffe0 0x2403ffff 0xafbf001c 0xafb10018 0x10430009 0xafb00014 0x3c100000 0x26100934 0x2411ffff 0x40f809 0x2610fffc 0x8e020000 0x1451fffc 0x0 0x8fbf001c 0x8fb10018 0x8fb00014 0x3e00008 0x27bd0020 0x27bdfea8 0xafa00030 0xafa0002c 0xafa00028 0xafa00024 0xafa00020 0xafa0001c 0xafa00018 0xafa00014 0xafa00010 0xafa0000c 0xafa00008 0xafa00004 0x8fa30004 0x2c620048 0x10400012 0x3c040001 0x34848000 0x8fb80004 0x8fad0004 0x187080 0xd6080 0x1845821 0x8d6a0000 0x27af0034 0x1ee4821 0xad2a0000 0x8fa80004 0x25070001 0xafa70004 0x8fa60004 0x2cc50048 0x14a0fff1 0x0 0x8fa20040 0x30590002 0x13200050 0x3c020010 0x3c1f2aaa 0x37e3aaab 0x24060800 0x3c050178 0x3c040170 0x34088004 0x8d070000 0x8c4ffe4c 0xf3c02 0xafa70008 0x8c4dfe50 0xd7402 0xafae002c 0x904cfe61 0x318b001f 0xafab0000 0x8fab0008 0x8fac002c 0x8fb80000 0x3030018 0x184fc3 0x4010 0x1094023 0x85040 0x8f8c0 0x250d0006 0x3eac823 0xd7080 0x3193823 0x3ae4821 0x8d2a0034 0x77880 0x8fb90048 0x1e73821 0xeaf806 0x33ef001f 0x19c200 0x8fae0038 0x1f86821 0x8faa0044 0xd4880 0x1140001d 0x12e4821 0x299805dd 0x13000020 0x0 0x250a000c 0xa6080 0x3ac5021 0x8d5f0034 0xffc806 0x11660007 0x332a001f 0x25080012 0x86880 0x3ad7021 0x8dcb0034 0xeb4006 0x310a001f 0x31390fff 0x19c200 0x370f0001 0x34088030 0xad0f0000 0x8fa70040 0x30e90008 0x11200006 0xa5380 0x34088000 0x8000054 0xad040000 0x8000085 0x2508000c 0x145f825 0x34088000 0x8000054 0xad1f0000 0x800007e 0x250a0012 0x8fa40040 0x30830001 0x146000e2 0x3c020010 0x8fa60040 0x30c50004 0x10a00198 0x3c02dead 0x3c030002 0x80000ae 0x3442beef 0xafa00004 0x8fa70004 0x2ce90064 0x1520017f 0x0 0x8c6fbffc 0x15e2fff9 0x3c0d0001 0x3c03dead 0x3463beff 0x3c192aaa 0x3c1f0178 0x3c080170 0x3c020010 0x2466fff0 0x35a5c000 0x3724aaab 0x240a0800 0x27e90018 0x25070018 0x34088004 0x8d0c0000 0x8c59fe4c 0x194402 0xafa80008 0x8c58fe50 0x185c02 0xafab002c 0x8c4ffe54 0x31ed00ff 0xafad0018 0x8c4efe00 0xafae0010 0x8c5ffe04 0xafbf000c 0x8c59fe08 0xafb90020 0x9058fe01 0x904bfe02 0x186a00 0xb7c00 0x8fa80018 0x904bfe05 0x1aff821 0x904efe00 0x904ffe06 0x9059fe03 0xac48fe0c 0x3eec021 0x1834021 0x905ffe04 0x196600 0xb7200 0xf6c00 0x1cdc821 0x30cc021 0x904cfe07 0x33f7821 0x904efe09 0x905ffe0a 0xc5e00 0x1eb6821 0xe6200 0x904bfe08 0x904efe0b 0x1fcc00 0x1997821 0x1ebc821 0xefe00 0x33f6021 0x188c821 0x195f02 0x197900 0x30cf823 0x16f7025 0x3ee7826 0x1a86821 0xfc180 0xf4682 0x1af6023 0x1185825 0x16cc026 0x32df821 0x18ce02 0x186a00 0x3f84023 0x32d7025 0x1c8c826 0x1ff6021 0x197c02 0x19fc00 0x30cc021 0x1ff5825 0x1996023 0x16cf826 0x1f4342 0x1f6cc0 0x10d7025 0x31f7823 0x1cf7826 0x904dfe0f 0x904efe0e 0x338c821 0xf5f02 0xf6100 0x16cc025 0x3f9f821 0x904cfe0c 0x32f4023 0xe5c00 0xdce00 0x904dfe0d 0x1ff7821 0x3084026 0x32bc021 0x30cc821 0xd7200 0xf6482 0xfc380 0x32e5821 0x1986825 0x10fc826 0x32dc823 0x17ff821 0x197542 0x195ac0 0x1cb4025 0x33f6026 0x1886023 0xcc1c2 0xcfe40 0x31f6825 0x18f5826 0x16d5823 0xb7402 0xb4400 0x1c87825 0x179c026 0x30fc023 0x18ff02 0x18c900 0x30c4026 0x3f96825 0x10d7023 0xe7c82 0xe6380 0x1cbc826 0x1ecf825 0x33f6823 0x1b84026 0xd7202 0x10e5823 0x316f0fff 0xafaf0014 0x8fac0014 0xac4cfe04 0xac46fe00 0x8fbf0014 0x1fc880 0x325c021 0x8f0d0000 0x31ae001f 0xafae0000 0x8fad0008 0x8fae002c 0x8fb90000 0x3240018 0x1947c3 0x5810 0x1685823 0xb6040 0xb78c0 0x1ecf823 0x256f0006 0xf6080 0x33f4023 0x3acf821 0x8ff90034 0x8c080 0x8faf0048 0x3084021 0x119c006 0x330c001f 0xfca00 0x1997821 0x8fbf0038 0x8fac0044 0xfc080 0x118000cf 0x31f7821 0x29cc05dd 0x118000d2 0x0 0x256c000c 0xcc880 0x3b9c021 0x8f0e0034 0x10ef806 0x11aa0007 0x33ec001f 0x256b0012 0xbf880 0x3bf6021 0x8d8b0034 0x10b6806 0x31ac001f 0x31f90fff 0x19c200 0x370e0001 0x34088030 0xad0e0000 0x8fa80040 0x310f0008 0x11e000b8 0xc5b80 0x34088000 0x80000bd 0xad070000 0x3c089e37 0x3c0c2aaa 0x2446fe4c 0x24050006 0x250379b9 0x3584aaab 0x240a0800 0x3c090178 0x3c070170 0x34088004 0x8d0b0000 0x8c4cfe4c 0xcfc02 0xafbf0008 0x8c59fe4c 0x19c202 0x330f000f 0xafaf0030 0x8c4dfe50 0xd7402 0xafae002c 0x8c4bfe54 0x316800ff 0xafa80018 0x8fac0030 0xcf880 0x3e64021 0x8d19000c 0x19c302 0x330f000f 0xafaf0028 0x8d0d000c 0x31ae003f 0xafae0024 0x8fab0018 0x11650071 0x0 0x8c4ffe00 0xafaf0010 0x8c4cfe04 0xafac000c 0x8c48fe08 0xafa80020 0x8fae0010 0x8fab000c 0x8fa80020 0x1c3f821 0x1637821 0x3e86823 0x1afc823 0x8c342 0x338c826 0x1e86023 0x1995823 0x197200 0x1cb7026 0x119f823 0x3eec023 0xe6b42 0x1b8c026 0x32e7823 0x1f84023 0x186302 0x1886026 0x1d85823 0x16cc823 0xcfc00 0x3f9c826 0x30c6823 0x1b97023 0x197942 0x1ee7026 0x1994023 0x10ef823 0xe58c2 0x17f6026 0x32ec023 0x30c7823 0xc6a80 0x1af5826 0x1cc4023 0x10bf823 0xbcbc2 0x33fc026 0xafb80014 0x8fad0014 0x31af001f 0xafaf0000 0x8fad0008 0x8fae002c 0x8fbf0000 0x3e40018 0x1f47c3 0x5810 0x1685823 0xbc840 0xb60c0 0x1997823 0x256c0006 0xcc880 0x3ef4023 0x3b9f821 0x8fef0034 0x8c080 0x8fac0048 0x3084021 0x10fc006 0x3319001f 0xc7a00 0x32f6021 0x8fbf0038 0x8fb90044 0xcc080 0x1320001d 0x31f7821 0x29ce05dd 0x11c00032 0x0 0x256c000c 0xc6080 0x3acc821 0x8f3f0034 0x11fc006 0x11aa0007 0x330c001f 0x256b0012 0xbc080 0x3b87021 0x8dcb0034 0x10b6806 0x31ac001f 0x31ed0fff 0xdca00 0x373f0001 0x34088030 0xad1f0000 0x8fa80040 0x310f0008 0x11e00006 0xc5b80 0x34088000 0x800018c 0xad070000 0x8000201 0x256b000c 0x1696025 0x34088000 0x800018c 0xad0c0000 0x8fae0024 0x31cb0010 0x1160ff8d 0x0 0x8fb90028 0x8fbf0030 0x8faf002c 0x3f9c021 0x186880 0x15afff86 0x0 0x8d0e0004 0xe5c02 0xafab001c 0x8fac001c 0x3188001f 0x80001db 0xafa80000 0x80001fa 0x256c0012 0x8fb80004 0x270e0001 0xafae0004 0x8fa40004 0x2c8a0064 0x1140fe7c 0x0 0x800022c 0x0 0x8000172 0x256b000c 0x1696825 0x34088000 0x80000bd 0xad0d0000 0x800016b 0x256c0012 0x1021 0x3e00008 0x27bd0158>;
+				};
+			};
+
+			freein-fifo-config {
+				freein-fifo-spill-mem-range = <0x0 0x0 0x0 0x200000>;
+				freein-fifo-onchip-num-descs = <0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38>;
+				freein-fifo-spill-num-descs = <0x4b0>;
+				port-fifo-en = <0x1>;
+			};
+
+			vfbid-config {
+			};
+
+			poe {
+				mode = "bypass";
+				distribution-enable = <0x1>;
+				dist-drop-enable = <0x0>;
+				class-drop-enable = <0x0>;
+				drop-timer = <0x0>;
+				dest-threshold = <0xa>;
+				dist-threshold = <0xa 0xa 0xa 0xa>;
+				statistics-enable = <0x0>;
+
+				distribution_vectors {
+					dv0 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1>;
+					dv1 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv2 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv3 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv4 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv5 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv6 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv7 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv8 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv9 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv10 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv11 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv12 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv13 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv14 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv15 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+				};
+			};
+
+			complex@0 {
+				device_type = "nae-complex";
+				mode = "xaui";
+
+				xaui {
+					loopback = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					xgmii-speed = <0xa>;
+					ucore-mask = <0xffff>;
+				};
+
+				rxaui {
+					loopback = <0x0>;
+					submode = <0x2>;
+					scrambler = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					xgmii-speed = <0xa>;
+					ucore-mask = <0xffff>;
+				};
+
+				sgmii {
+					loopback = <0x0 0x0 0x0 0x0>;
+					iface-fifo-size = <0xd 0xd 0xd 0xd>;
+					ext-phy-addr = <0x4 0x7 0x6 0x5>;
+					ext-phy-bus = <0x1 0x1 0x1 0x1>;
+					num-channels = <0x1 0x1 0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e 0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80 0x80 0x80>;
+					num-free-descs = <0x34 0x34 0x34 0x34>;
+					free-desc-size = <0x800 0x800 0x800 0x800>;
+					ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+				};
+
+				interlaken {
+					db = "cortina";
+					loopback = <0x0>;
+					num-lanes = <0x4>;
+					lane-rate = <0x0>;
+					iface-fifo-size = <0x6e>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x4>;
+					rx-buffer-size = <0x730>;
+					num-free-descs = <0x12c>;
+					free-desc-size = <0x800>;
+					ucore-mask = <0xffff>;
+				};
+			};
+
+			complex@1 {
+				device_type = "nae-complex";
+				mode = "xaui";
+
+				xaui {
+					loopback = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					xgmii-speed = <0xa>;
+					ucore-mask = <0xffff>;
+				};
+
+				rxaui {
+					loopback = <0x0>;
+					submode = <0x2>;
+					scrambler = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					xgmii-speed = <0xa>;
+					ucore-mask = <0xffff>;
+				};
+
+				sgmii {
+					loopback = <0x0 0x0 0x0 0x0>;
+					iface-fifo-size = <0xd 0xd 0xd 0xd>;
+					ext-phy-addr = <0x8 0xb 0xa 0x9>;
+					ext-phy-bus = <0x1 0x1 0x1 0x1>;
+					num-channels = <0x1 0x1 0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e 0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80 0x80 0x80>;
+					num-free-descs = <0x34 0x34 0x34 0x34>;
+					free-desc-size = <0x800 0x800 0x800 0x800>;
+					ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+				};
+			};
+
+			complex@2 {
+				device_type = "nae-complex";
+				mode = "xaui";
+
+				xaui {
+					loopback = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					xgmii-speed = <0xa>;
+					ucore-mask = <0xffff>;
+				};
+
+				rxaui {
+					loopback = <0x0>;
+					submode = <0x2>;
+					scrambler = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					xgmii-speed = <0xa>;
+					ucore-mask = <0xffff>;
+				};
+
+				interlaken {
+					db = "cortina";
+					loopback = <0x0>;
+					num-lanes = <0x4>;
+					lane-rate = <0x0>;
+					iface-fifo-size = <0x6e>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x4>;
+					rx-buffer-size = <0x730>;
+					num-free-descs = <0x12c>;
+					free-desc-size = <0x800>;
+					ucore-mask = <0xffff>;
+				};
+
+				sgmii {
+					loopback = <0x0 0x0 0x0 0x0>;
+					iface-fifo-size = <0xd 0xd 0xd 0xd>;
+					ext-phy-addr = <0x0 0x3 0x2 0x1>;
+					ext-phy-bus = <0x1 0x1 0x1 0x1>;
+					num-channels = <0x1 0x1 0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e 0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80 0x80 0x80>;
+					num-free-descs = <0x34 0x34 0x34 0x34>;
+					free-desc-size = <0x800 0x800 0x800 0x800>;
+					ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+				};
+			};
+
+			complex@3 {
+				device_type = "nae-complex";
+				mode = "xaui";
+
+				xaui {
+					loopback = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					xgmii-speed = <0xa>;
+					ucore-mask = <0xffff>;
+				};
+
+				rxaui {
+					loopback = <0x0>;
+					submode = <0x2>;
+					scrambler = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					ucore-mask = <0xffff>;
+				};
+			};
+
+			complex@4 {
+				device_type = "nae-complex";
+				mode = "sgmii";
+
+				sgmii {
+					loopback = <0x0 0x0>;
+					mgmt-port = <0x1 0x0>;
+					iface-fifo-size = <0xd 0xd>;
+					ext-phy-addr = <0x10 0x11>;
+					ext-phy-bus = <0x0 0x0>;
+					num-channels = <0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80>;
+					num-free-descs = <0x34 0x34>;
+					free-desc-size = <0x800 0x800>;
+					ucore-mask = <0xffff 0xffff>;
+				};
+			};
+		};
+
+		nae@node-2 {
+		};
+
+		nae@node-3 {
+		};
+
+		nodes {
+			num-nodes = <0x1>;
+		};
+	};
+
+	frequency-config {
+		nae = <0x1f4>;
+		sae = <0x1f4>;
+		rsa = <0x1f4>;
+		dtre = <0xfa>;
+		cde = <0xfa>;
+	};
+};
-- 
1.7.9.5

