

================================================================
== Vitis HLS Report for 'spmm_hls_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_29_1'
================================================================
* Date:           Tue Sep  9 18:13:39 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        spmm_prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  1.374 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_81_1_VITIS_LOOP_29_1  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 5 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A_stream, void @empty_10, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln38_read = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %zext_ln38"   --->   Operation 7 'read' 'zext_ln38_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.38ns)   --->   "%store_ln0 = store i33 0, i33 %indvar_flatten"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.27>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i33 %indvar_flatten" [src/spmm_device_fpga.cpp:81]   --->   Operation 10 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.88ns)   --->   "%icmp_ln81 = icmp_eq  i33 %indvar_flatten_load, i33 %zext_ln38_read" [src/spmm_device_fpga.cpp:81]   --->   Operation 11 'icmp' 'icmp_ln81' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.89ns)   --->   "%add_ln81 = add i33 %indvar_flatten_load, i33 1" [src/spmm_device_fpga.cpp:81]   --->   Operation 12 'add' 'add_ln81' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81, void %for.inc, void %for.end.loopexit.exitStub" [src/spmm_device_fpga.cpp:81]   --->   Operation 13 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.38ns)   --->   "%store_ln29 = store i33 %add_ln81, i33 %indvar_flatten" [src/spmm_device_fpga.cpp:29]   --->   Operation 14 'store' 'store_ln29' <Predicate = (!icmp_ln81)> <Delay = 0.38>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 20 'ret' 'ret_ln0' <Predicate = (icmp_ln81)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.37>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_81_1_VITIS_LOOP_29_1_str"   --->   Operation 15 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln30 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [src/spmm_device_fpga.cpp:30]   --->   Operation 16 'specpipeline' 'specpipeline_ln30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [src/spmm_device_fpga.cpp:29]   --->   Operation 17 'specloopname' 'specloopname_ln29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (1.37ns)   --->   "%p_0 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %A_stream" [src/spmm_device_fpga.cpp:31]   --->   Operation 18 'read' 'p_0' <Predicate = true> <Delay = 1.37> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln29 = br void %for.body.i" [src/spmm_device_fpga.cpp:29]   --->   Operation 19 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten') [3]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten' [6]  (0.387 ns)

 <State 2>: 1.28ns
The critical path consists of the following:
	'load' operation ('indvar_flatten_load', src/spmm_device_fpga.cpp:81) on local variable 'indvar_flatten' [9]  (0 ns)
	'add' operation ('add_ln81', src/spmm_device_fpga.cpp:81) [11]  (0.89 ns)
	'store' operation ('store_ln29', src/spmm_device_fpga.cpp:29) of variable 'add_ln81', src/spmm_device_fpga.cpp:81 on local variable 'indvar_flatten' [18]  (0.387 ns)

 <State 3>: 1.37ns
The critical path consists of the following:
	fifo read operation ('p_0', src/spmm_device_fpga.cpp:31) on port 'A_stream' (src/spmm_device_fpga.cpp:31) [17]  (1.37 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
