#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000017fa1a24d30 .scope module, "cla5_pipelined_tb" "cla5_pipelined_tb" 2 2;
 .timescale -9 -12;
v0000017fa1a862c0_0 .var "A_in", 4 0;
v0000017fa1a85be0_0 .var "B_in", 4 0;
v0000017fa1a84e20_0 .var "Cin_in", 0 0;
v0000017fa1a84b00_0 .net "Cout_out", 0 0, v0000017fa1a76e40_0;  1 drivers
v0000017fa1a84920_0 .net "S_out", 4 0, L_0000017fa1a85aa0;  1 drivers
v0000017fa1a85fa0_0 .var "clk", 0 0;
S_0000017fa1a1d180 .scope module, "dut" "cla5_pipelined" 2 11, 3 3 0, S_0000017fa1a24d30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "A_in";
    .port_info 2 /INPUT 5 "B_in";
    .port_info 3 /INPUT 1 "Cin_in";
    .port_info 4 /OUTPUT 5 "S_out";
    .port_info 5 /OUTPUT 1 "Cout_out";
v0000017fa1a85320_0 .net "A_in", 4 0, v0000017fa1a862c0_0;  1 drivers
v0000017fa1a858c0_0 .net "A_reg", 4 0, L_0000017fa1a85460;  1 drivers
v0000017fa1a855a0_0 .net "B_in", 4 0, v0000017fa1a85be0_0;  1 drivers
v0000017fa1a85780_0 .net "B_reg", 4 0, L_0000017fa1a85820;  1 drivers
v0000017fa1a84ec0_0 .net "Cin_in", 0 0, v0000017fa1a84e20_0;  1 drivers
v0000017fa1a86720_0 .net "Cin_reg", 0 0, v0000017fa1a768a0_0;  1 drivers
v0000017fa1a85140_0 .net "Cout_out", 0 0, v0000017fa1a76e40_0;  alias, 1 drivers
v0000017fa1a84a60_0 .net "S_out", 4 0, L_0000017fa1a85aa0;  alias, 1 drivers
v0000017fa1a85960_0 .net "c_comb", 0 0, L_0000017fa1a87b50;  1 drivers
v0000017fa1a86400_0 .net "clk", 0 0, v0000017fa1a85fa0_0;  1 drivers
v0000017fa1a85d20_0 .net "s_comb", 4 0, L_0000017fa1a09280;  1 drivers
L_0000017fa1a865e0 .part v0000017fa1a862c0_0, 0, 1;
L_0000017fa1a85a00 .part v0000017fa1a862c0_0, 1, 1;
L_0000017fa1a860e0 .part v0000017fa1a862c0_0, 2, 1;
L_0000017fa1a85640 .part v0000017fa1a862c0_0, 3, 1;
L_0000017fa1a853c0 .part v0000017fa1a862c0_0, 4, 1;
LS_0000017fa1a85460_0_0 .concat8 [ 1 1 1 1], v0000017fa1a764e0_0, v0000017fa1a76da0_0, v0000017fa1a76260_0, v0000017fa1a77ac0_0;
LS_0000017fa1a85460_0_4 .concat8 [ 1 0 0 0], v0000017fa1a770c0_0;
L_0000017fa1a85460 .concat8 [ 4 1 0 0], LS_0000017fa1a85460_0_0, LS_0000017fa1a85460_0_4;
L_0000017fa1a864a0 .part v0000017fa1a85be0_0, 0, 1;
L_0000017fa1a851e0 .part v0000017fa1a85be0_0, 1, 1;
L_0000017fa1a85500 .part v0000017fa1a85be0_0, 2, 1;
L_0000017fa1a86540 .part v0000017fa1a85be0_0, 3, 1;
L_0000017fa1a856e0 .part v0000017fa1a85be0_0, 4, 1;
LS_0000017fa1a85820_0_0 .concat8 [ 1 1 1 1], v0000017fa1a77160_0, v0000017fa1a766c0_0, v0000017fa1a76c60_0, v0000017fa1a77980_0;
LS_0000017fa1a85820_0_4 .concat8 [ 1 0 0 0], v0000017fa1a772a0_0;
L_0000017fa1a85820 .concat8 [ 4 1 0 0], LS_0000017fa1a85820_0_0, LS_0000017fa1a85820_0_4;
L_0000017fa1a85dc0 .part L_0000017fa1a09280, 0, 1;
L_0000017fa1a84ba0 .part L_0000017fa1a09280, 1, 1;
L_0000017fa1a84ce0 .part L_0000017fa1a09280, 2, 1;
L_0000017fa1a84c40 .part L_0000017fa1a09280, 3, 1;
L_0000017fa1a85e60 .part L_0000017fa1a09280, 4, 1;
LS_0000017fa1a85aa0_0_0 .concat8 [ 1 1 1 1], v0000017fa1a77c00_0, v0000017fa1a77480_0, v0000017fa1a77520_0, v0000017fa1a778e0_0;
LS_0000017fa1a85aa0_0_4 .concat8 [ 1 0 0 0], v0000017fa1a763a0_0;
L_0000017fa1a85aa0 .concat8 [ 4 1 0 0], LS_0000017fa1a85aa0_0_0, LS_0000017fa1a85aa0_0_4;
S_0000017fa1a23c40 .scope module, "cla_inst" "cla5_manchester" 3 33, 3 68 0, S_0000017fa1a1d180;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "A";
    .port_info 1 /INPUT 5 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 5 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000017fa1a09910 .functor XOR 5, L_0000017fa1a85460, L_0000017fa1a85820, C4<00000>, C4<00000>;
L_0000017fa1a097c0 .functor AND 5, L_0000017fa1a85460, L_0000017fa1a85820, C4<11111>, C4<11111>;
L_0000017fa1a099f0 .functor BUFZ 1, v0000017fa1a768a0_0, C4<0>, C4<0>, C4<0>;
L_0000017fa1a09f30 .functor AND 1, L_0000017fa1a849c0, L_0000017fa1a84d80, C4<1>, C4<1>;
L_0000017fa1a09a60 .functor OR 1, L_0000017fa1a86040, L_0000017fa1a09f30, C4<0>, C4<0>;
L_0000017fa1a09b40 .functor AND 1, L_0000017fa1a84f60, L_0000017fa1a85f00, C4<1>, C4<1>;
L_0000017fa1a09130 .functor OR 1, L_0000017fa1a85b40, L_0000017fa1a09b40, C4<0>, C4<0>;
L_0000017fa1a091a0 .functor AND 1, L_0000017fa1a86680, L_0000017fa1a85c80, C4<1>, C4<1>;
L_0000017fa1a09e50 .functor OR 1, L_0000017fa1a85000, L_0000017fa1a091a0, C4<0>, C4<0>;
L_0000017fa1a09d00 .functor AND 1, L_0000017fa1a86360, L_0000017fa1a85280, C4<1>, C4<1>;
L_0000017fa1a09bb0 .functor OR 1, L_0000017fa1a86220, L_0000017fa1a09d00, C4<0>, C4<0>;
L_0000017fa1a09050 .functor AND 1, L_0000017fa1a86c50, L_0000017fa1a87790, C4<1>, C4<1>;
L_0000017fa1a09210 .functor OR 1, L_0000017fa1a850a0, L_0000017fa1a09050, C4<0>, C4<0>;
L_0000017fa1a09280 .functor XOR 5, L_0000017fa1a09910, L_0000017fa1a87fb0, C4<00000>, C4<00000>;
v0000017fa1a160f0_0 .net "A", 4 0, L_0000017fa1a85460;  alias, 1 drivers
v0000017fa1a171d0_0 .net "B", 4 0, L_0000017fa1a85820;  alias, 1 drivers
v0000017fa1a164b0_0 .net "C", 5 0, L_0000017fa1a867c0;  1 drivers
v0000017fa1a17310_0 .net "Cin", 0 0, v0000017fa1a768a0_0;  alias, 1 drivers
v0000017fa1a15d30_0 .net "Cout", 0 0, L_0000017fa1a87b50;  alias, 1 drivers
v0000017fa1a15970_0 .net "G", 4 0, L_0000017fa1a097c0;  1 drivers
v0000017fa1a15470_0 .net "P", 4 0, L_0000017fa1a09910;  1 drivers
v0000017fa1a16f50_0 .net "S", 4 0, L_0000017fa1a09280;  alias, 1 drivers
v0000017fa1a15ab0_0 .net *"_ivl_11", 0 0, L_0000017fa1a86040;  1 drivers
v0000017fa1a165f0_0 .net *"_ivl_13", 0 0, L_0000017fa1a849c0;  1 drivers
v0000017fa1a15510_0 .net *"_ivl_15", 0 0, L_0000017fa1a84d80;  1 drivers
v0000017fa1a16690_0 .net *"_ivl_16", 0 0, L_0000017fa1a09f30;  1 drivers
v0000017fa1a167d0_0 .net *"_ivl_18", 0 0, L_0000017fa1a09a60;  1 drivers
v0000017fa1a16870_0 .net *"_ivl_23", 0 0, L_0000017fa1a85b40;  1 drivers
v0000017fa1a16a50_0 .net *"_ivl_25", 0 0, L_0000017fa1a84f60;  1 drivers
v0000017fa1a16ff0_0 .net *"_ivl_27", 0 0, L_0000017fa1a85f00;  1 drivers
v0000017fa1a16910_0 .net *"_ivl_28", 0 0, L_0000017fa1a09b40;  1 drivers
v0000017fa1a15dd0_0 .net *"_ivl_30", 0 0, L_0000017fa1a09130;  1 drivers
v0000017fa1a15790_0 .net *"_ivl_35", 0 0, L_0000017fa1a85000;  1 drivers
v0000017fa1a169b0_0 .net *"_ivl_37", 0 0, L_0000017fa1a86680;  1 drivers
v0000017fa1a16af0_0 .net *"_ivl_39", 0 0, L_0000017fa1a85c80;  1 drivers
v0000017fa1a15e70_0 .net *"_ivl_40", 0 0, L_0000017fa1a091a0;  1 drivers
v0000017fa1a16c30_0 .net *"_ivl_42", 0 0, L_0000017fa1a09e50;  1 drivers
v0000017fa1a16cd0_0 .net *"_ivl_47", 0 0, L_0000017fa1a86220;  1 drivers
v0000017fa1a155b0_0 .net *"_ivl_49", 0 0, L_0000017fa1a86360;  1 drivers
v0000017fa1a15830_0 .net *"_ivl_51", 0 0, L_0000017fa1a85280;  1 drivers
v0000017fa1a158d0_0 .net *"_ivl_52", 0 0, L_0000017fa1a09d00;  1 drivers
v0000017fa1a0f730_0 .net *"_ivl_54", 0 0, L_0000017fa1a09bb0;  1 drivers
v0000017fa1a0f5f0_0 .net *"_ivl_60", 0 0, L_0000017fa1a850a0;  1 drivers
v0000017fa1a0efb0_0 .net *"_ivl_62", 0 0, L_0000017fa1a86c50;  1 drivers
v0000017fa1a0fc30_0 .net *"_ivl_64", 0 0, L_0000017fa1a87790;  1 drivers
v0000017fa1a0fa50_0 .net *"_ivl_65", 0 0, L_0000017fa1a09050;  1 drivers
v0000017fa1a0ef10_0 .net *"_ivl_67", 0 0, L_0000017fa1a09210;  1 drivers
v0000017fa1a0f4b0_0 .net *"_ivl_7", 0 0, L_0000017fa1a099f0;  1 drivers
v0000017fa1a0fb90_0 .net *"_ivl_70", 4 0, L_0000017fa1a87fb0;  1 drivers
L_0000017fa1a86040 .part L_0000017fa1a097c0, 0, 1;
L_0000017fa1a849c0 .part L_0000017fa1a09910, 0, 1;
L_0000017fa1a84d80 .part L_0000017fa1a867c0, 0, 1;
L_0000017fa1a85b40 .part L_0000017fa1a097c0, 1, 1;
L_0000017fa1a84f60 .part L_0000017fa1a09910, 1, 1;
L_0000017fa1a85f00 .part L_0000017fa1a867c0, 1, 1;
L_0000017fa1a85000 .part L_0000017fa1a097c0, 2, 1;
L_0000017fa1a86680 .part L_0000017fa1a09910, 2, 1;
L_0000017fa1a85c80 .part L_0000017fa1a867c0, 2, 1;
L_0000017fa1a86220 .part L_0000017fa1a097c0, 3, 1;
L_0000017fa1a86360 .part L_0000017fa1a09910, 3, 1;
L_0000017fa1a85280 .part L_0000017fa1a867c0, 3, 1;
LS_0000017fa1a867c0_0_0 .concat8 [ 1 1 1 1], L_0000017fa1a099f0, L_0000017fa1a09a60, L_0000017fa1a09130, L_0000017fa1a09e50;
LS_0000017fa1a867c0_0_4 .concat8 [ 1 1 0 0], L_0000017fa1a09bb0, L_0000017fa1a09210;
L_0000017fa1a867c0 .concat8 [ 4 2 0 0], LS_0000017fa1a867c0_0_0, LS_0000017fa1a867c0_0_4;
L_0000017fa1a850a0 .part L_0000017fa1a097c0, 4, 1;
L_0000017fa1a86c50 .part L_0000017fa1a09910, 4, 1;
L_0000017fa1a87790 .part L_0000017fa1a867c0, 4, 1;
L_0000017fa1a87fb0 .part L_0000017fa1a867c0, 0, 5;
L_0000017fa1a87b50 .part L_0000017fa1a867c0, 5, 1;
S_0000017fa1a23dd0 .scope module, "dfc" "dff_posedge" 3 27, 3 55 0, S_0000017fa1a1d180;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
v0000017fa1a0fcd0_0 .net "clk", 0 0, v0000017fa1a85fa0_0;  alias, 1 drivers
v0000017fa1a77660_0 .net "d", 0 0, v0000017fa1a84e20_0;  alias, 1 drivers
v0000017fa1a768a0_0 .var "q", 0 0;
E_0000017fa1a1f5d0 .event posedge, v0000017fa1a0fcd0_0;
S_0000017fa19fef50 .scope module, "dfcout" "dff_posedge" 3 48, 3 55 0, S_0000017fa1a1d180;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
v0000017fa1a76760_0 .net "clk", 0 0, v0000017fa1a85fa0_0;  alias, 1 drivers
v0000017fa1a76800_0 .net "d", 0 0, L_0000017fa1a87b50;  alias, 1 drivers
v0000017fa1a76e40_0 .var "q", 0 0;
S_0000017fa19f94b0 .scope generate, "gen_input_dffs_a[0]" "gen_input_dffs_a[0]" 3 19, 3 19 0, S_0000017fa1a1d180;
 .timescale -9 -12;
P_0000017fa1a1e810 .param/l "i" 0 3 19, +C4<00>;
S_0000017fa19f9640 .scope module, "dfa" "dff_posedge" 3 20, 3 55 0, S_0000017fa19f94b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
v0000017fa1a76620_0 .net "clk", 0 0, v0000017fa1a85fa0_0;  alias, 1 drivers
v0000017fa1a761c0_0 .net "d", 0 0, L_0000017fa1a865e0;  1 drivers
v0000017fa1a764e0_0 .var "q", 0 0;
S_0000017fa1a20f10 .scope generate, "gen_input_dffs_a[1]" "gen_input_dffs_a[1]" 3 19, 3 19 0, S_0000017fa1a1d180;
 .timescale -9 -12;
P_0000017fa1a1eb90 .param/l "i" 0 3 19, +C4<01>;
S_0000017fa1a210a0 .scope module, "dfa" "dff_posedge" 3 20, 3 55 0, S_0000017fa1a20f10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
v0000017fa1a76bc0_0 .net "clk", 0 0, v0000017fa1a85fa0_0;  alias, 1 drivers
v0000017fa1a76580_0 .net "d", 0 0, L_0000017fa1a85a00;  1 drivers
v0000017fa1a76da0_0 .var "q", 0 0;
S_0000017fa1a21230 .scope generate, "gen_input_dffs_a[2]" "gen_input_dffs_a[2]" 3 19, 3 19 0, S_0000017fa1a1d180;
 .timescale -9 -12;
P_0000017fa1a1f190 .param/l "i" 0 3 19, +C4<010>;
S_0000017fa19c24d0 .scope module, "dfa" "dff_posedge" 3 20, 3 55 0, S_0000017fa1a21230;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
v0000017fa1a775c0_0 .net "clk", 0 0, v0000017fa1a85fa0_0;  alias, 1 drivers
v0000017fa1a76ee0_0 .net "d", 0 0, L_0000017fa1a860e0;  1 drivers
v0000017fa1a76260_0 .var "q", 0 0;
S_0000017fa19c2660 .scope generate, "gen_input_dffs_a[3]" "gen_input_dffs_a[3]" 3 19, 3 19 0, S_0000017fa1a1d180;
 .timescale -9 -12;
P_0000017fa1a1ed50 .param/l "i" 0 3 19, +C4<011>;
S_0000017fa19c27f0 .scope module, "dfa" "dff_posedge" 3 20, 3 55 0, S_0000017fa19c2660;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
v0000017fa1a76940_0 .net "clk", 0 0, v0000017fa1a85fa0_0;  alias, 1 drivers
v0000017fa1a76080_0 .net "d", 0 0, L_0000017fa1a85640;  1 drivers
v0000017fa1a77ac0_0 .var "q", 0 0;
S_0000017fa1a80050 .scope generate, "gen_input_dffs_a[4]" "gen_input_dffs_a[4]" 3 19, 3 19 0, S_0000017fa1a1d180;
 .timescale -9 -12;
P_0000017fa1a1ef50 .param/l "i" 0 3 19, +C4<0100>;
S_0000017fa1a801e0 .scope module, "dfa" "dff_posedge" 3 20, 3 55 0, S_0000017fa1a80050;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
v0000017fa1a77700_0 .net "clk", 0 0, v0000017fa1a85fa0_0;  alias, 1 drivers
v0000017fa1a76440_0 .net "d", 0 0, L_0000017fa1a853c0;  1 drivers
v0000017fa1a770c0_0 .var "q", 0 0;
S_0000017fa1a80370 .scope generate, "gen_input_dffs_b[0]" "gen_input_dffs_b[0]" 3 22, 3 22 0, S_0000017fa1a1d180;
 .timescale -9 -12;
P_0000017fa1a1eb50 .param/l "i" 0 3 22, +C4<00>;
S_0000017fa1a80500 .scope module, "dfb" "dff_posedge" 3 23, 3 55 0, S_0000017fa1a80370;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
v0000017fa1a77d40_0 .net "clk", 0 0, v0000017fa1a85fa0_0;  alias, 1 drivers
v0000017fa1a777a0_0 .net "d", 0 0, L_0000017fa1a864a0;  1 drivers
v0000017fa1a77160_0 .var "q", 0 0;
S_0000017fa1a80d20 .scope generate, "gen_input_dffs_b[1]" "gen_input_dffs_b[1]" 3 22, 3 22 0, S_0000017fa1a1d180;
 .timescale -9 -12;
P_0000017fa1a1f250 .param/l "i" 0 3 22, +C4<01>;
S_0000017fa1a80eb0 .scope module, "dfb" "dff_posedge" 3 23, 3 55 0, S_0000017fa1a80d20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
v0000017fa1a76f80_0 .net "clk", 0 0, v0000017fa1a85fa0_0;  alias, 1 drivers
v0000017fa1a769e0_0 .net "d", 0 0, L_0000017fa1a851e0;  1 drivers
v0000017fa1a766c0_0 .var "q", 0 0;
S_0000017fa1a81360 .scope generate, "gen_input_dffs_b[2]" "gen_input_dffs_b[2]" 3 22, 3 22 0, S_0000017fa1a1d180;
 .timescale -9 -12;
P_0000017fa1a1f010 .param/l "i" 0 3 22, +C4<010>;
S_0000017fa1a80a00 .scope module, "dfb" "dff_posedge" 3 23, 3 55 0, S_0000017fa1a81360;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
v0000017fa1a76d00_0 .net "clk", 0 0, v0000017fa1a85fa0_0;  alias, 1 drivers
v0000017fa1a77de0_0 .net "d", 0 0, L_0000017fa1a85500;  1 drivers
v0000017fa1a76c60_0 .var "q", 0 0;
S_0000017fa1a814f0 .scope generate, "gen_input_dffs_b[3]" "gen_input_dffs_b[3]" 3 22, 3 22 0, S_0000017fa1a1d180;
 .timescale -9 -12;
P_0000017fa1a1f090 .param/l "i" 0 3 22, +C4<011>;
S_0000017fa1a81040 .scope module, "dfb" "dff_posedge" 3 23, 3 55 0, S_0000017fa1a814f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
v0000017fa1a76300_0 .net "clk", 0 0, v0000017fa1a85fa0_0;  alias, 1 drivers
v0000017fa1a76a80_0 .net "d", 0 0, L_0000017fa1a86540;  1 drivers
v0000017fa1a77980_0 .var "q", 0 0;
S_0000017fa1a806e0 .scope generate, "gen_input_dffs_b[4]" "gen_input_dffs_b[4]" 3 22, 3 22 0, S_0000017fa1a1d180;
 .timescale -9 -12;
P_0000017fa1a1e850 .param/l "i" 0 3 22, +C4<0100>;
S_0000017fa1a80b90 .scope module, "dfb" "dff_posedge" 3 23, 3 55 0, S_0000017fa1a806e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
v0000017fa1a77020_0 .net "clk", 0 0, v0000017fa1a85fa0_0;  alias, 1 drivers
v0000017fa1a77200_0 .net "d", 0 0, L_0000017fa1a856e0;  1 drivers
v0000017fa1a772a0_0 .var "q", 0 0;
S_0000017fa1a811d0 .scope generate, "gen_output_dffs[0]" "gen_output_dffs[0]" 3 44, 3 44 0, S_0000017fa1a1d180;
 .timescale -9 -12;
P_0000017fa1a1f150 .param/l "j" 0 3 44, +C4<00>;
S_0000017fa1a80870 .scope module, "dfo" "dff_posedge" 3 45, 3 55 0, S_0000017fa1a811d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
v0000017fa1a77e80_0 .net "clk", 0 0, v0000017fa1a85fa0_0;  alias, 1 drivers
v0000017fa1a76b20_0 .net "d", 0 0, L_0000017fa1a85dc0;  1 drivers
v0000017fa1a77c00_0 .var "q", 0 0;
S_0000017fa1a82d40 .scope generate, "gen_output_dffs[1]" "gen_output_dffs[1]" 3 44, 3 44 0, S_0000017fa1a1d180;
 .timescale -9 -12;
P_0000017fa1a1f3d0 .param/l "j" 0 3 44, +C4<01>;
S_0000017fa1a83b50 .scope module, "dfo" "dff_posedge" 3 45, 3 55 0, S_0000017fa1a82d40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
v0000017fa1a77340_0 .net "clk", 0 0, v0000017fa1a85fa0_0;  alias, 1 drivers
v0000017fa1a773e0_0 .net "d", 0 0, L_0000017fa1a84ba0;  1 drivers
v0000017fa1a77480_0 .var "q", 0 0;
S_0000017fa1a84190 .scope generate, "gen_output_dffs[2]" "gen_output_dffs[2]" 3 44, 3 44 0, S_0000017fa1a1d180;
 .timescale -9 -12;
P_0000017fa1a1ecd0 .param/l "j" 0 3 44, +C4<010>;
S_0000017fa1a836a0 .scope module, "dfo" "dff_posedge" 3 45, 3 55 0, S_0000017fa1a84190;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
v0000017fa1a77a20_0 .net "clk", 0 0, v0000017fa1a85fa0_0;  alias, 1 drivers
v0000017fa1a77ca0_0 .net "d", 0 0, L_0000017fa1a84ce0;  1 drivers
v0000017fa1a77520_0 .var "q", 0 0;
S_0000017fa1a83060 .scope generate, "gen_output_dffs[3]" "gen_output_dffs[3]" 3 44, 3 44 0, S_0000017fa1a1d180;
 .timescale -9 -12;
P_0000017fa1a1ed10 .param/l "j" 0 3 44, +C4<011>;
S_0000017fa1a83380 .scope module, "dfo" "dff_posedge" 3 45, 3 55 0, S_0000017fa1a83060;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
v0000017fa1a77840_0 .net "clk", 0 0, v0000017fa1a85fa0_0;  alias, 1 drivers
v0000017fa1a77f20_0 .net "d", 0 0, L_0000017fa1a84c40;  1 drivers
v0000017fa1a778e0_0 .var "q", 0 0;
S_0000017fa1a83830 .scope generate, "gen_output_dffs[4]" "gen_output_dffs[4]" 3 44, 3 44 0, S_0000017fa1a1d180;
 .timescale -9 -12;
P_0000017fa1a1f350 .param/l "j" 0 3 44, +C4<0100>;
S_0000017fa1a83ce0 .scope module, "dfo" "dff_posedge" 3 45, 3 55 0, S_0000017fa1a83830;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
v0000017fa1a77b60_0 .net "clk", 0 0, v0000017fa1a85fa0_0;  alias, 1 drivers
v0000017fa1a76120_0 .net "d", 0 0, L_0000017fa1a85e60;  1 drivers
v0000017fa1a763a0_0 .var "q", 0 0;
    .scope S_0000017fa19f9640;
T_0 ;
    %wait E_0000017fa1a1f5d0;
    %load/vec4 v0000017fa1a761c0_0;
    %assign/vec4 v0000017fa1a764e0_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0000017fa1a210a0;
T_1 ;
    %wait E_0000017fa1a1f5d0;
    %load/vec4 v0000017fa1a76580_0;
    %assign/vec4 v0000017fa1a76da0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0000017fa19c24d0;
T_2 ;
    %wait E_0000017fa1a1f5d0;
    %load/vec4 v0000017fa1a76ee0_0;
    %assign/vec4 v0000017fa1a76260_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0000017fa19c27f0;
T_3 ;
    %wait E_0000017fa1a1f5d0;
    %load/vec4 v0000017fa1a76080_0;
    %assign/vec4 v0000017fa1a77ac0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0000017fa1a801e0;
T_4 ;
    %wait E_0000017fa1a1f5d0;
    %load/vec4 v0000017fa1a76440_0;
    %assign/vec4 v0000017fa1a770c0_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0000017fa1a80500;
T_5 ;
    %wait E_0000017fa1a1f5d0;
    %load/vec4 v0000017fa1a777a0_0;
    %assign/vec4 v0000017fa1a77160_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0000017fa1a80eb0;
T_6 ;
    %wait E_0000017fa1a1f5d0;
    %load/vec4 v0000017fa1a769e0_0;
    %assign/vec4 v0000017fa1a766c0_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0000017fa1a80a00;
T_7 ;
    %wait E_0000017fa1a1f5d0;
    %load/vec4 v0000017fa1a77de0_0;
    %assign/vec4 v0000017fa1a76c60_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0000017fa1a81040;
T_8 ;
    %wait E_0000017fa1a1f5d0;
    %load/vec4 v0000017fa1a76a80_0;
    %assign/vec4 v0000017fa1a77980_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0000017fa1a80b90;
T_9 ;
    %wait E_0000017fa1a1f5d0;
    %load/vec4 v0000017fa1a77200_0;
    %assign/vec4 v0000017fa1a772a0_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0000017fa1a80870;
T_10 ;
    %wait E_0000017fa1a1f5d0;
    %load/vec4 v0000017fa1a76b20_0;
    %assign/vec4 v0000017fa1a77c00_0, 0;
    %jmp T_10;
    .thread T_10;
    .scope S_0000017fa1a83b50;
T_11 ;
    %wait E_0000017fa1a1f5d0;
    %load/vec4 v0000017fa1a773e0_0;
    %assign/vec4 v0000017fa1a77480_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0000017fa1a836a0;
T_12 ;
    %wait E_0000017fa1a1f5d0;
    %load/vec4 v0000017fa1a77ca0_0;
    %assign/vec4 v0000017fa1a77520_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000017fa1a83380;
T_13 ;
    %wait E_0000017fa1a1f5d0;
    %load/vec4 v0000017fa1a77f20_0;
    %assign/vec4 v0000017fa1a778e0_0, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_0000017fa1a83ce0;
T_14 ;
    %wait E_0000017fa1a1f5d0;
    %load/vec4 v0000017fa1a76120_0;
    %assign/vec4 v0000017fa1a763a0_0, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_0000017fa1a23dd0;
T_15 ;
    %wait E_0000017fa1a1f5d0;
    %load/vec4 v0000017fa1a77660_0;
    %assign/vec4 v0000017fa1a768a0_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_0000017fa19fef50;
T_16 ;
    %wait E_0000017fa1a1f5d0;
    %load/vec4 v0000017fa1a76800_0;
    %assign/vec4 v0000017fa1a76e40_0, 0;
    %jmp T_16;
    .thread T_16;
    .scope S_0000017fa1a24d30;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017fa1a85fa0_0, 0, 1;
    %end;
    .thread T_17;
    .scope S_0000017fa1a24d30;
T_18 ;
    %delay 5000, 0;
    %load/vec4 v0000017fa1a85fa0_0;
    %inv;
    %store/vec4 v0000017fa1a85fa0_0, 0, 1;
    %jmp T_18;
    .thread T_18;
    .scope S_0000017fa1a24d30;
T_19 ;
    %vpi_call 2 24 "$dumpfile", "cla5_pipelined_tb.vcd" {0 0 0};
    %vpi_call 2 25 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000017fa1a24d30 {0 0 0};
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0000017fa1a862c0_0, 0, 5;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0000017fa1a85be0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017fa1a84e20_0, 0, 1;
    %delay 40000, 0;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0000017fa1a862c0_0, 0, 5;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0000017fa1a85be0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017fa1a84e20_0, 0, 1;
    %delay 40000, 0;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0000017fa1a862c0_0, 0, 5;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0000017fa1a85be0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017fa1a84e20_0, 0, 1;
    %delay 40000, 0;
    %pushi/vec4 28, 0, 5;
    %store/vec4 v0000017fa1a862c0_0, 0, 5;
    %pushi/vec4 28, 0, 5;
    %store/vec4 v0000017fa1a85be0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017fa1a84e20_0, 0, 1;
    %delay 40000, 0;
    %vpi_call 2 43 "$display", "PIPELINED TB: finished at time %0t ns", $time {0 0 0};
    %delay 20000, 0;
    %vpi_call 2 44 "$finish" {0 0 0};
    %end;
    .thread T_19;
    .scope S_0000017fa1a24d30;
T_20 ;
    %wait E_0000017fa1a1f5d0;
    %delay 0, 0;
    %vpi_call 2 49 "$display", "t=%0t ns : A_in=%b B_in=%b Cin=%b => S_out=%b Cout_out=%b", $time, v0000017fa1a862c0_0, v0000017fa1a85be0_0, v0000017fa1a84e20_0, v0000017fa1a84920_0, v0000017fa1a84b00_0 {0 0 0};
    %jmp T_20;
    .thread T_20;
    .scope S_0000017fa1a24d30;
T_21 ;
    %vpi_call 2 53 "$display", "Time(ns) | clk | A_in  B_in  Cin | S_out Cout_out" {0 0 0};
    %vpi_call 2 54 "$monitor", "%8t |  %b  | %b %b %b | %b %b", $time, v0000017fa1a85fa0_0, v0000017fa1a862c0_0, v0000017fa1a85be0_0, v0000017fa1a84e20_0, v0000017fa1a84920_0, v0000017fa1a84b00_0 {0 0 0};
    %end;
    .thread T_21;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_integrated.v";
    "integrated_cla5.v";
