// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module L3_wlo_166 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        x_0_0_V_read,
        x_0_1_V_read,
        x_1_0_V_read,
        x_1_1_V_read,
        x_2_0_V_read,
        x_2_1_V_read,
        x_3_0_V_read,
        x_3_1_V_read,
        x_4_0_V_read,
        x_4_1_V_read,
        x_5_0_V_read,
        x_5_1_V_read,
        x_6_0_V_read,
        x_6_1_V_read,
        x_7_0_V_read,
        x_7_1_V_read,
        x_8_0_V_read,
        x_8_1_V_read,
        x_9_0_V_read,
        x_9_1_V_read,
        x_10_0_V_read,
        x_10_1_V_read,
        x_11_0_V_read,
        x_11_1_V_read,
        x_12_0_V_read,
        x_12_1_V_read,
        x_13_0_V_read,
        x_13_1_V_read,
        x_14_0_V_read,
        x_14_1_V_read,
        x_15_0_V_read,
        x_15_1_V_read,
        x_16_0_V_read,
        x_16_1_V_read,
        x_17_0_V_read,
        x_17_1_V_read,
        x_18_0_V_read,
        x_18_1_V_read,
        x_19_0_V_read,
        x_19_1_V_read,
        x_20_0_V_read,
        x_20_1_V_read,
        x_21_0_V_read,
        x_21_1_V_read,
        x_22_0_V_read,
        x_22_1_V_read,
        x_23_0_V_read,
        x_23_1_V_read,
        x_24_0_V_read,
        x_24_1_V_read,
        x_25_0_V_read,
        x_25_1_V_read,
        y_L3_V_address0,
        y_L3_V_ce0,
        y_L3_V_we0,
        y_L3_V_d0
);

parameter    ap_ST_fsm_state1 = 6'd1;
parameter    ap_ST_fsm_pp0_stage0 = 6'd2;
parameter    ap_ST_fsm_pp0_stage1 = 6'd4;
parameter    ap_ST_fsm_pp0_stage2 = 6'd8;
parameter    ap_ST_fsm_pp0_stage3 = 6'd16;
parameter    ap_ST_fsm_state32 = 6'd32;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [15:0] x_0_0_V_read;
input  [15:0] x_0_1_V_read;
input  [15:0] x_1_0_V_read;
input  [15:0] x_1_1_V_read;
input  [15:0] x_2_0_V_read;
input  [15:0] x_2_1_V_read;
input  [15:0] x_3_0_V_read;
input  [15:0] x_3_1_V_read;
input  [15:0] x_4_0_V_read;
input  [15:0] x_4_1_V_read;
input  [15:0] x_5_0_V_read;
input  [15:0] x_5_1_V_read;
input  [15:0] x_6_0_V_read;
input  [15:0] x_6_1_V_read;
input  [15:0] x_7_0_V_read;
input  [15:0] x_7_1_V_read;
input  [15:0] x_8_0_V_read;
input  [15:0] x_8_1_V_read;
input  [15:0] x_9_0_V_read;
input  [15:0] x_9_1_V_read;
input  [15:0] x_10_0_V_read;
input  [15:0] x_10_1_V_read;
input  [15:0] x_11_0_V_read;
input  [15:0] x_11_1_V_read;
input  [15:0] x_12_0_V_read;
input  [15:0] x_12_1_V_read;
input  [15:0] x_13_0_V_read;
input  [15:0] x_13_1_V_read;
input  [15:0] x_14_0_V_read;
input  [15:0] x_14_1_V_read;
input  [15:0] x_15_0_V_read;
input  [15:0] x_15_1_V_read;
input  [15:0] x_16_0_V_read;
input  [15:0] x_16_1_V_read;
input  [15:0] x_17_0_V_read;
input  [15:0] x_17_1_V_read;
input  [15:0] x_18_0_V_read;
input  [15:0] x_18_1_V_read;
input  [15:0] x_19_0_V_read;
input  [15:0] x_19_1_V_read;
input  [15:0] x_20_0_V_read;
input  [15:0] x_20_1_V_read;
input  [15:0] x_21_0_V_read;
input  [15:0] x_21_1_V_read;
input  [15:0] x_22_0_V_read;
input  [15:0] x_22_1_V_read;
input  [15:0] x_23_0_V_read;
input  [15:0] x_23_1_V_read;
input  [15:0] x_24_0_V_read;
input  [15:0] x_24_1_V_read;
input  [15:0] x_25_0_V_read;
input  [15:0] x_25_1_V_read;
output  [6:0] y_L3_V_address0;
output   y_L3_V_ce0;
output   y_L3_V_we0;
output  [15:0] y_L3_V_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg y_L3_V_ce0;
reg y_L3_V_we0;

(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [6:0] L2_BIAS_V_address0;
reg    L2_BIAS_V_ce0;
wire   [8:0] L2_BIAS_V_q0;
wire   [6:0] L2_WEIGHTS_V_0_address0;
reg    L2_WEIGHTS_V_0_ce0;
wire   [5:0] L2_WEIGHTS_V_0_q0;
wire   [6:0] L2_WEIGHTS_V_1_address0;
reg    L2_WEIGHTS_V_1_ce0;
wire   [8:0] L2_WEIGHTS_V_1_q0;
wire   [6:0] L2_WEIGHTS_V_2_address0;
reg    L2_WEIGHTS_V_2_ce0;
wire   [3:0] L2_WEIGHTS_V_2_q0;
wire   [6:0] L2_WEIGHTS_V_3_address0;
reg    L2_WEIGHTS_V_3_ce0;
wire   [5:0] L2_WEIGHTS_V_3_q0;
wire   [6:0] L2_WEIGHTS_V_4_address0;
reg    L2_WEIGHTS_V_4_ce0;
wire   [8:0] L2_WEIGHTS_V_4_q0;
wire   [6:0] L2_WEIGHTS_V_5_address0;
reg    L2_WEIGHTS_V_5_ce0;
wire   [7:0] L2_WEIGHTS_V_5_q0;
wire   [6:0] L2_WEIGHTS_V_6_address0;
reg    L2_WEIGHTS_V_6_ce0;
wire   [7:0] L2_WEIGHTS_V_6_q0;
wire   [6:0] L2_WEIGHTS_V_7_address0;
reg    L2_WEIGHTS_V_7_ce0;
wire   [7:0] L2_WEIGHTS_V_7_q0;
wire   [6:0] L2_WEIGHTS_V_8_address0;
reg    L2_WEIGHTS_V_8_ce0;
wire   [7:0] L2_WEIGHTS_V_8_q0;
wire   [6:0] L2_WEIGHTS_V_9_address0;
reg    L2_WEIGHTS_V_9_ce0;
wire   [8:0] L2_WEIGHTS_V_9_q0;
wire   [6:0] L2_WEIGHTS_V_10_address0;
reg    L2_WEIGHTS_V_10_ce0;
wire   [8:0] L2_WEIGHTS_V_10_q0;
wire   [6:0] L2_WEIGHTS_V_11_address0;
reg    L2_WEIGHTS_V_11_ce0;
wire   [9:0] L2_WEIGHTS_V_11_q0;
wire   [6:0] L2_WEIGHTS_V_12_address0;
reg    L2_WEIGHTS_V_12_ce0;
wire   [8:0] L2_WEIGHTS_V_12_q0;
wire   [6:0] L2_WEIGHTS_V_13_address0;
reg    L2_WEIGHTS_V_13_ce0;
wire   [7:0] L2_WEIGHTS_V_13_q0;
wire   [6:0] L2_WEIGHTS_V_14_address0;
reg    L2_WEIGHTS_V_14_ce0;
wire   [8:0] L2_WEIGHTS_V_14_q0;
wire   [6:0] L2_WEIGHTS_V_15_address0;
reg    L2_WEIGHTS_V_15_ce0;
wire   [8:0] L2_WEIGHTS_V_15_q0;
wire   [6:0] L2_WEIGHTS_V_16_address0;
reg    L2_WEIGHTS_V_16_ce0;
wire   [5:0] L2_WEIGHTS_V_16_q0;
wire   [6:0] L2_WEIGHTS_V_17_address0;
reg    L2_WEIGHTS_V_17_ce0;
wire   [4:0] L2_WEIGHTS_V_17_q0;
wire   [6:0] L2_WEIGHTS_V_18_address0;
reg    L2_WEIGHTS_V_18_ce0;
wire   [4:0] L2_WEIGHTS_V_18_q0;
wire   [6:0] L2_WEIGHTS_V_19_address0;
reg    L2_WEIGHTS_V_19_ce0;
wire   [5:0] L2_WEIGHTS_V_19_q0;
wire   [6:0] L2_WEIGHTS_V_20_address0;
reg    L2_WEIGHTS_V_20_ce0;
wire   [4:0] L2_WEIGHTS_V_20_q0;
wire   [6:0] L2_WEIGHTS_V_21_address0;
reg    L2_WEIGHTS_V_21_ce0;
wire   [5:0] L2_WEIGHTS_V_21_q0;
wire   [6:0] L2_WEIGHTS_V_22_address0;
reg    L2_WEIGHTS_V_22_ce0;
wire   [7:0] L2_WEIGHTS_V_22_q0;
wire   [6:0] L2_WEIGHTS_V_23_address0;
reg    L2_WEIGHTS_V_23_ce0;
wire   [8:0] L2_WEIGHTS_V_23_q0;
wire   [6:0] L2_WEIGHTS_V_24_address0;
reg    L2_WEIGHTS_V_24_ce0;
wire   [4:0] L2_WEIGHTS_V_24_q0;
wire   [6:0] L2_WEIGHTS_V_25_address0;
reg    L2_WEIGHTS_V_25_ce0;
wire   [6:0] L2_WEIGHTS_V_25_q0;
wire   [6:0] L2_WEIGHTS_V_26_address0;
reg    L2_WEIGHTS_V_26_ce0;
wire   [8:0] L2_WEIGHTS_V_26_q0;
wire   [6:0] L2_WEIGHTS_V_27_address0;
reg    L2_WEIGHTS_V_27_ce0;
wire   [8:0] L2_WEIGHTS_V_27_q0;
wire   [6:0] L2_WEIGHTS_V_28_address0;
reg    L2_WEIGHTS_V_28_ce0;
wire   [3:0] L2_WEIGHTS_V_28_q0;
wire   [6:0] L2_WEIGHTS_V_29_address0;
reg    L2_WEIGHTS_V_29_ce0;
wire   [7:0] L2_WEIGHTS_V_29_q0;
wire   [6:0] L2_WEIGHTS_V_30_address0;
reg    L2_WEIGHTS_V_30_ce0;
wire   [8:0] L2_WEIGHTS_V_30_q0;
wire   [6:0] L2_WEIGHTS_V_31_address0;
reg    L2_WEIGHTS_V_31_ce0;
wire   [8:0] L2_WEIGHTS_V_31_q0;
wire   [6:0] L2_WEIGHTS_V_32_address0;
reg    L2_WEIGHTS_V_32_ce0;
wire   [8:0] L2_WEIGHTS_V_32_q0;
wire   [6:0] L2_WEIGHTS_V_33_address0;
reg    L2_WEIGHTS_V_33_ce0;
wire   [3:0] L2_WEIGHTS_V_33_q0;
wire   [6:0] L2_WEIGHTS_V_34_address0;
reg    L2_WEIGHTS_V_34_ce0;
wire   [8:0] L2_WEIGHTS_V_34_q0;
wire   [6:0] L2_WEIGHTS_V_35_address0;
reg    L2_WEIGHTS_V_35_ce0;
wire   [8:0] L2_WEIGHTS_V_35_q0;
wire   [6:0] L2_WEIGHTS_V_36_address0;
reg    L2_WEIGHTS_V_36_ce0;
wire   [5:0] L2_WEIGHTS_V_36_q0;
wire   [6:0] L2_WEIGHTS_V_37_address0;
reg    L2_WEIGHTS_V_37_ce0;
wire   [8:0] L2_WEIGHTS_V_37_q0;
wire   [6:0] L2_WEIGHTS_V_38_address0;
reg    L2_WEIGHTS_V_38_ce0;
wire   [8:0] L2_WEIGHTS_V_38_q0;
wire   [6:0] L2_WEIGHTS_V_39_address0;
reg    L2_WEIGHTS_V_39_ce0;
wire   [8:0] L2_WEIGHTS_V_39_q0;
wire   [6:0] L2_WEIGHTS_V_40_address0;
reg    L2_WEIGHTS_V_40_ce0;
wire   [4:0] L2_WEIGHTS_V_40_q0;
wire   [6:0] L2_WEIGHTS_V_41_address0;
reg    L2_WEIGHTS_V_41_ce0;
wire   [8:0] L2_WEIGHTS_V_41_q0;
wire   [6:0] L2_WEIGHTS_V_42_address0;
reg    L2_WEIGHTS_V_42_ce0;
wire   [8:0] L2_WEIGHTS_V_42_q0;
wire   [6:0] L2_WEIGHTS_V_43_address0;
reg    L2_WEIGHTS_V_43_ce0;
wire   [8:0] L2_WEIGHTS_V_43_q0;
wire   [6:0] L2_WEIGHTS_V_44_address0;
reg    L2_WEIGHTS_V_44_ce0;
wire   [4:0] L2_WEIGHTS_V_44_q0;
wire   [6:0] L2_WEIGHTS_V_45_address0;
reg    L2_WEIGHTS_V_45_ce0;
wire   [7:0] L2_WEIGHTS_V_45_q0;
wire   [6:0] L2_WEIGHTS_V_46_address0;
reg    L2_WEIGHTS_V_46_ce0;
wire   [5:0] L2_WEIGHTS_V_46_q0;
wire   [6:0] L2_WEIGHTS_V_47_address0;
reg    L2_WEIGHTS_V_47_ce0;
wire   [4:0] L2_WEIGHTS_V_47_q0;
wire   [6:0] L2_WEIGHTS_V_48_address0;
reg    L2_WEIGHTS_V_48_ce0;
wire   [7:0] L2_WEIGHTS_V_48_q0;
wire   [6:0] L2_WEIGHTS_V_49_address0;
reg    L2_WEIGHTS_V_49_ce0;
wire   [8:0] L2_WEIGHTS_V_49_q0;
wire   [6:0] L2_WEIGHTS_V_50_address0;
reg    L2_WEIGHTS_V_50_ce0;
wire   [7:0] L2_WEIGHTS_V_50_q0;
wire   [6:0] L2_WEIGHTS_V_51_address0;
reg    L2_WEIGHTS_V_51_ce0;
wire   [8:0] L2_WEIGHTS_V_51_q0;
reg   [6:0] i_0_reg_1276;
wire  signed [21:0] sext_ln1116_fu_1287_p1;
reg  signed [21:0] sext_ln1116_reg_2957;
wire  signed [24:0] sext_ln1116_1_fu_1291_p1;
reg  signed [24:0] sext_ln1116_1_reg_2962;
wire  signed [19:0] sext_ln1116_2_fu_1295_p1;
reg  signed [19:0] sext_ln1116_2_reg_2967;
wire  signed [21:0] sext_ln1116_3_fu_1299_p1;
reg  signed [21:0] sext_ln1116_3_reg_2972;
wire  signed [24:0] sext_ln1116_4_fu_1303_p1;
reg  signed [24:0] sext_ln1116_4_reg_2977;
wire  signed [23:0] sext_ln1116_5_fu_1307_p1;
reg  signed [23:0] sext_ln1116_5_reg_2982;
wire  signed [23:0] sext_ln1116_6_fu_1311_p1;
reg  signed [23:0] sext_ln1116_6_reg_2987;
wire  signed [23:0] sext_ln1116_7_fu_1315_p1;
reg  signed [23:0] sext_ln1116_7_reg_2992;
wire  signed [23:0] sext_ln1116_8_fu_1319_p1;
reg  signed [23:0] sext_ln1116_8_reg_2997;
wire  signed [24:0] sext_ln1116_9_fu_1323_p1;
reg  signed [24:0] sext_ln1116_9_reg_3002;
wire  signed [24:0] sext_ln1192_1_fu_1327_p1;
reg  signed [24:0] sext_ln1192_1_reg_3007;
wire  signed [25:0] sext_ln1192_fu_1331_p1;
reg  signed [25:0] sext_ln1192_reg_3012;
wire  signed [24:0] sext_ln1116_10_fu_1335_p1;
reg  signed [24:0] sext_ln1116_10_reg_3017;
wire  signed [23:0] sext_ln1116_11_fu_1339_p1;
reg  signed [23:0] sext_ln1116_11_reg_3022;
wire  signed [24:0] sext_ln1116_12_fu_1343_p1;
reg  signed [24:0] sext_ln1116_12_reg_3027;
wire  signed [24:0] sext_ln1116_13_fu_1347_p1;
reg  signed [24:0] sext_ln1116_13_reg_3032;
wire  signed [21:0] sext_ln1116_14_fu_1351_p1;
reg  signed [21:0] sext_ln1116_14_reg_3037;
wire  signed [20:0] sext_ln1116_15_fu_1355_p1;
reg  signed [20:0] sext_ln1116_15_reg_3042;
wire  signed [20:0] sext_ln1116_16_fu_1359_p1;
reg  signed [20:0] sext_ln1116_16_reg_3047;
wire  signed [21:0] sext_ln1116_17_fu_1363_p1;
reg  signed [21:0] sext_ln1116_17_reg_3052;
wire  signed [20:0] sext_ln1116_18_fu_1367_p1;
reg  signed [20:0] sext_ln1116_18_reg_3057;
wire  signed [21:0] sext_ln1116_19_fu_1371_p1;
reg  signed [21:0] sext_ln1116_19_reg_3062;
wire  signed [23:0] sext_ln1116_20_fu_1375_p1;
reg  signed [23:0] sext_ln1116_20_reg_3067;
wire  signed [24:0] sext_ln1116_21_fu_1379_p1;
reg  signed [24:0] sext_ln1116_21_reg_3072;
wire  signed [20:0] sext_ln1116_22_fu_1383_p1;
reg  signed [20:0] sext_ln1116_22_reg_3077;
wire  signed [22:0] sext_ln1116_23_fu_1387_p1;
reg  signed [22:0] sext_ln1116_23_reg_3082;
wire  signed [24:0] sext_ln1116_24_fu_1391_p1;
reg  signed [24:0] sext_ln1116_24_reg_3087;
wire  signed [24:0] sext_ln1116_25_fu_1395_p1;
reg  signed [24:0] sext_ln1116_25_reg_3092;
wire  signed [19:0] sext_ln1116_26_fu_1399_p1;
reg  signed [19:0] sext_ln1116_26_reg_3097;
wire  signed [23:0] sext_ln1116_27_fu_1403_p1;
reg  signed [23:0] sext_ln1116_27_reg_3102;
wire  signed [24:0] sext_ln1116_28_fu_1407_p1;
reg  signed [24:0] sext_ln1116_28_reg_3107;
wire  signed [24:0] sext_ln1116_29_fu_1411_p1;
reg  signed [24:0] sext_ln1116_29_reg_3112;
wire  signed [24:0] sext_ln1116_30_fu_1415_p1;
reg  signed [24:0] sext_ln1116_30_reg_3117;
wire  signed [19:0] sext_ln1116_31_fu_1419_p1;
reg  signed [19:0] sext_ln1116_31_reg_3122;
wire  signed [24:0] sext_ln1116_32_fu_1423_p1;
reg  signed [24:0] sext_ln1116_32_reg_3127;
wire  signed [24:0] sext_ln1116_33_fu_1427_p1;
reg  signed [24:0] sext_ln1116_33_reg_3132;
wire  signed [21:0] sext_ln1116_34_fu_1431_p1;
reg  signed [21:0] sext_ln1116_34_reg_3137;
wire  signed [24:0] sext_ln1116_35_fu_1435_p1;
reg  signed [24:0] sext_ln1116_35_reg_3142;
wire  signed [24:0] sext_ln1116_36_fu_1439_p1;
reg  signed [24:0] sext_ln1116_36_reg_3147;
wire  signed [24:0] sext_ln1116_37_fu_1443_p1;
reg  signed [24:0] sext_ln1116_37_reg_3152;
wire  signed [20:0] sext_ln1116_38_fu_1447_p1;
reg  signed [20:0] sext_ln1116_38_reg_3157;
wire  signed [24:0] sext_ln1116_39_fu_1451_p1;
reg  signed [24:0] sext_ln1116_39_reg_3162;
wire  signed [24:0] sext_ln1116_40_fu_1455_p1;
reg  signed [24:0] sext_ln1116_40_reg_3167;
wire  signed [24:0] sext_ln1116_41_fu_1459_p1;
reg  signed [24:0] sext_ln1116_41_reg_3172;
wire  signed [20:0] sext_ln1116_42_fu_1463_p1;
reg  signed [20:0] sext_ln1116_42_reg_3177;
wire  signed [23:0] sext_ln1116_43_fu_1467_p1;
reg  signed [23:0] sext_ln1116_43_reg_3182;
wire  signed [21:0] sext_ln1116_44_fu_1471_p1;
reg  signed [21:0] sext_ln1116_44_reg_3187;
wire  signed [20:0] sext_ln1116_45_fu_1475_p1;
reg  signed [20:0] sext_ln1116_45_reg_3192;
wire  signed [23:0] sext_ln1116_46_fu_1479_p1;
reg  signed [23:0] sext_ln1116_46_reg_3197;
wire  signed [24:0] sext_ln1116_47_fu_1483_p1;
reg  signed [24:0] sext_ln1116_47_reg_3202;
wire  signed [23:0] sext_ln638_fu_1487_p1;
reg  signed [23:0] sext_ln638_reg_3207;
wire  signed [24:0] sext_ln638_1_fu_1491_p1;
reg  signed [24:0] sext_ln638_1_reg_3212;
wire   [0:0] icmp_ln638_fu_1495_p2;
reg   [0:0] icmp_ln638_reg_3217;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state6_pp0_stage0_iter1;
wire    ap_block_state10_pp0_stage0_iter2;
wire    ap_block_state14_pp0_stage0_iter3;
wire    ap_block_state18_pp0_stage0_iter4;
wire    ap_block_state22_pp0_stage0_iter5;
wire    ap_block_state26_pp0_stage0_iter6;
wire    ap_block_state30_pp0_stage0_iter7;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln638_reg_3217_pp0_iter1_reg;
reg   [0:0] icmp_ln638_reg_3217_pp0_iter2_reg;
reg   [0:0] icmp_ln638_reg_3217_pp0_iter3_reg;
reg   [0:0] icmp_ln638_reg_3217_pp0_iter4_reg;
reg   [0:0] icmp_ln638_reg_3217_pp0_iter5_reg;
reg   [0:0] icmp_ln638_reg_3217_pp0_iter6_reg;
reg   [0:0] icmp_ln638_reg_3217_pp0_iter7_reg;
wire   [6:0] i_fu_1501_p2;
reg   [6:0] i_reg_3221;
reg    ap_enable_reg_pp0_iter0;
wire   [63:0] zext_ln642_fu_1507_p1;
reg   [63:0] zext_ln642_reg_3226;
reg   [63:0] zext_ln642_reg_3226_pp0_iter1_reg;
reg   [63:0] zext_ln642_reg_3226_pp0_iter2_reg;
reg   [63:0] zext_ln642_reg_3226_pp0_iter3_reg;
reg   [63:0] zext_ln642_reg_3226_pp0_iter4_reg;
reg   [63:0] zext_ln642_reg_3226_pp0_iter5_reg;
reg   [63:0] zext_ln642_reg_3226_pp0_iter6_reg;
reg   [63:0] zext_ln642_reg_3226_pp0_iter7_reg;
reg   [8:0] before_relu_V_reg_3320;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state3_pp0_stage1_iter0;
wire    ap_block_state7_pp0_stage1_iter1;
wire    ap_block_state11_pp0_stage1_iter2;
wire    ap_block_state15_pp0_stage1_iter3;
wire    ap_block_state19_pp0_stage1_iter4;
wire    ap_block_state23_pp0_stage1_iter5;
wire    ap_block_state27_pp0_stage1_iter6;
wire    ap_block_state31_pp0_stage1_iter7;
wire    ap_block_pp0_stage1_11001;
reg  signed [5:0] L2_WEIGHTS_V_0_load_reg_3325;
reg  signed [8:0] L2_WEIGHTS_V_1_load_reg_3330;
reg  signed [3:0] L2_WEIGHTS_V_2_load_reg_3335;
reg  signed [5:0] L2_WEIGHTS_V_3_load_reg_3340;
reg  signed [8:0] L2_WEIGHTS_V_4_load_reg_3345;
reg  signed [7:0] L2_WEIGHTS_V_5_load_reg_3350;
reg  signed [7:0] L2_WEIGHTS_V_6_load_reg_3355;
reg  signed [7:0] L2_WEIGHTS_V_7_load_reg_3360;
reg   [15:0] tmp_2_reg_3365;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state4_pp0_stage2_iter0;
wire    ap_block_state8_pp0_stage2_iter1;
wire    ap_block_state12_pp0_stage2_iter2;
wire    ap_block_state16_pp0_stage2_iter3;
wire    ap_block_state20_pp0_stage2_iter4;
wire    ap_block_state24_pp0_stage2_iter5;
wire    ap_block_state28_pp0_stage2_iter6;
wire    ap_block_pp0_stage2_11001;
reg   [15:0] tmp_4_reg_3370;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state5_pp0_stage3_iter0;
wire    ap_block_state9_pp0_stage3_iter1;
wire    ap_block_state13_pp0_stage3_iter2;
wire    ap_block_state17_pp0_stage3_iter3;
wire    ap_block_state21_pp0_stage3_iter4;
wire    ap_block_state25_pp0_stage3_iter5;
wire    ap_block_state29_pp0_stage3_iter6;
wire    ap_block_pp0_stage3_11001;
reg   [15:0] tmp_6_reg_3375;
reg  signed [7:0] L2_WEIGHTS_V_8_load_reg_3420;
reg   [15:0] tmp_8_reg_3425;
reg  signed [8:0] L2_WEIGHTS_V_9_load_reg_3430;
reg  signed [8:0] L2_WEIGHTS_V_10_load_reg_3435;
reg  signed [9:0] L2_WEIGHTS_V_11_load_reg_3440;
reg  signed [8:0] L2_WEIGHTS_V_12_load_reg_3445;
reg  signed [7:0] L2_WEIGHTS_V_13_load_reg_3450;
reg  signed [8:0] L2_WEIGHTS_V_14_load_reg_3455;
reg  signed [8:0] L2_WEIGHTS_V_15_load_reg_3460;
reg   [15:0] tmp_s_reg_3465;
reg   [15:0] tmp_10_reg_3470;
reg   [15:0] tmp_12_reg_3475;
reg  signed [5:0] L2_WEIGHTS_V_16_load_reg_3520;
reg   [15:0] tmp_14_reg_3525;
reg  signed [4:0] L2_WEIGHTS_V_17_load_reg_3530;
reg  signed [4:0] L2_WEIGHTS_V_18_load_reg_3535;
reg  signed [5:0] L2_WEIGHTS_V_19_load_reg_3540;
reg  signed [4:0] L2_WEIGHTS_V_20_load_reg_3545;
reg  signed [5:0] L2_WEIGHTS_V_21_load_reg_3550;
reg  signed [7:0] L2_WEIGHTS_V_22_load_reg_3555;
reg  signed [8:0] L2_WEIGHTS_V_23_load_reg_3560;
reg   [15:0] tmp_16_reg_3565;
reg   [15:0] tmp_18_reg_3570;
reg   [15:0] tmp_20_reg_3575;
reg  signed [4:0] L2_WEIGHTS_V_24_load_reg_3620;
reg   [15:0] tmp_22_reg_3625;
reg  signed [6:0] L2_WEIGHTS_V_25_load_reg_3630;
reg  signed [8:0] L2_WEIGHTS_V_26_load_reg_3635;
reg  signed [8:0] L2_WEIGHTS_V_27_load_reg_3640;
reg  signed [3:0] L2_WEIGHTS_V_28_load_reg_3645;
reg  signed [7:0] L2_WEIGHTS_V_29_load_reg_3650;
reg  signed [8:0] L2_WEIGHTS_V_30_load_reg_3655;
reg  signed [8:0] L2_WEIGHTS_V_31_load_reg_3660;
reg   [15:0] tmp_24_reg_3665;
reg   [15:0] tmp_26_reg_3670;
reg   [15:0] tmp_28_reg_3675;
reg  signed [8:0] L2_WEIGHTS_V_32_load_reg_3720;
reg   [15:0] tmp_30_reg_3725;
reg  signed [3:0] L2_WEIGHTS_V_33_load_reg_3730;
reg  signed [8:0] L2_WEIGHTS_V_34_load_reg_3735;
reg  signed [8:0] L2_WEIGHTS_V_35_load_reg_3740;
reg  signed [5:0] L2_WEIGHTS_V_36_load_reg_3745;
reg  signed [8:0] L2_WEIGHTS_V_37_load_reg_3750;
reg  signed [8:0] L2_WEIGHTS_V_38_load_reg_3755;
reg  signed [8:0] L2_WEIGHTS_V_39_load_reg_3760;
reg   [15:0] tmp_32_reg_3765;
reg   [15:0] tmp_34_reg_3770;
reg   [15:0] tmp_36_reg_3775;
reg  signed [4:0] L2_WEIGHTS_V_40_load_reg_3820;
reg   [15:0] tmp_38_reg_3825;
reg  signed [8:0] L2_WEIGHTS_V_41_load_reg_3830;
reg  signed [8:0] L2_WEIGHTS_V_42_load_reg_3835;
reg  signed [8:0] L2_WEIGHTS_V_43_load_reg_3840;
reg  signed [4:0] L2_WEIGHTS_V_44_load_reg_3845;
reg  signed [7:0] L2_WEIGHTS_V_45_load_reg_3850;
reg  signed [5:0] L2_WEIGHTS_V_46_load_reg_3855;
reg  signed [4:0] L2_WEIGHTS_V_47_load_reg_3860;
reg   [15:0] tmp_40_reg_3865;
reg   [15:0] tmp_42_reg_3870;
reg   [15:0] tmp_44_reg_3875;
reg  signed [7:0] L2_WEIGHTS_V_48_load_reg_3900;
reg   [15:0] tmp_46_reg_3905;
reg  signed [8:0] L2_WEIGHTS_V_49_load_reg_3910;
reg  signed [7:0] L2_WEIGHTS_V_50_load_reg_3915;
reg  signed [8:0] L2_WEIGHTS_V_51_load_reg_3920;
reg   [15:0] tmp_47_reg_3925;
reg   [15:0] tmp_48_reg_3930;
reg   [15:0] tmp_49_reg_3935;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage1_subdone;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg   [6:0] ap_phi_mux_i_0_phi_fu_1280_p4;
wire    ap_block_pp0_stage0;
wire    ap_block_pp0_stage1;
wire    ap_block_pp0_stage2;
wire  signed [18:0] shl_ln_fu_1523_p3;
wire  signed [21:0] grp_fu_2541_p3;
wire   [11:0] tmp_52_fu_1537_p4;
wire  signed [21:0] tmp_53_fu_1546_p3;
wire  signed [25:0] grp_fu_2549_p3;
wire    ap_block_pp0_stage3;
wire  signed [25:0] grp_fu_2557_p3;
wire   [15:0] tmp_3_fu_1580_p4;
wire  signed [25:0] grp_fu_2565_p3;
wire  signed [25:0] grp_fu_2573_p3;
wire   [15:0] tmp_5_fu_1619_p4;
wire  signed [25:0] grp_fu_2581_p3;
wire  signed [25:0] grp_fu_2589_p3;
wire   [15:0] tmp_7_fu_1658_p4;
wire  signed [25:0] grp_fu_2597_p3;
wire  signed [25:0] grp_fu_2605_p3;
wire   [15:0] tmp_9_fu_1697_p4;
wire  signed [25:0] grp_fu_2613_p3;
wire  signed [25:0] grp_fu_2621_p3;
wire   [15:0] tmp_1_fu_1736_p4;
wire  signed [25:0] grp_fu_2629_p3;
wire  signed [25:0] grp_fu_2637_p3;
wire   [15:0] tmp_11_fu_1775_p4;
wire  signed [25:0] grp_fu_2645_p3;
wire  signed [25:0] grp_fu_2653_p3;
wire   [15:0] tmp_13_fu_1814_p4;
wire  signed [25:0] grp_fu_2661_p3;
wire  signed [25:0] grp_fu_2669_p3;
wire   [15:0] tmp_15_fu_1853_p4;
wire  signed [25:0] grp_fu_2677_p3;
wire  signed [25:0] grp_fu_2685_p3;
wire   [15:0] tmp_17_fu_1892_p4;
wire  signed [25:0] grp_fu_2693_p3;
wire  signed [25:0] grp_fu_2701_p3;
wire   [15:0] tmp_19_fu_1931_p4;
wire  signed [25:0] grp_fu_2709_p3;
wire  signed [25:0] grp_fu_2717_p3;
wire   [15:0] tmp_21_fu_1970_p4;
wire  signed [25:0] grp_fu_2725_p3;
wire  signed [25:0] grp_fu_2733_p3;
wire   [15:0] tmp_23_fu_2009_p4;
wire  signed [25:0] grp_fu_2741_p3;
wire  signed [25:0] grp_fu_2749_p3;
wire   [15:0] tmp_25_fu_2048_p4;
wire  signed [25:0] grp_fu_2757_p3;
wire  signed [25:0] grp_fu_2765_p3;
wire   [15:0] tmp_27_fu_2087_p4;
wire  signed [25:0] grp_fu_2773_p3;
wire  signed [25:0] grp_fu_2781_p3;
wire   [15:0] tmp_29_fu_2126_p4;
wire  signed [25:0] grp_fu_2789_p3;
wire  signed [25:0] grp_fu_2797_p3;
wire   [15:0] tmp_31_fu_2165_p4;
wire  signed [25:0] grp_fu_2805_p3;
wire  signed [25:0] grp_fu_2813_p3;
wire   [15:0] tmp_33_fu_2204_p4;
wire  signed [25:0] grp_fu_2821_p3;
wire  signed [25:0] grp_fu_2829_p3;
wire   [15:0] tmp_35_fu_2243_p4;
wire  signed [25:0] grp_fu_2837_p3;
wire  signed [25:0] grp_fu_2845_p3;
wire   [15:0] tmp_37_fu_2282_p4;
wire  signed [25:0] grp_fu_2853_p3;
wire  signed [25:0] grp_fu_2861_p3;
wire   [15:0] tmp_39_fu_2321_p4;
wire  signed [25:0] grp_fu_2869_p3;
wire  signed [25:0] grp_fu_2877_p3;
wire   [15:0] tmp_41_fu_2360_p4;
wire  signed [25:0] grp_fu_2885_p3;
wire  signed [25:0] grp_fu_2893_p3;
wire   [15:0] tmp_43_fu_2399_p4;
wire  signed [25:0] grp_fu_2901_p3;
wire  signed [25:0] grp_fu_2909_p3;
wire   [15:0] tmp_45_fu_2438_p4;
wire  signed [25:0] grp_fu_2917_p3;
wire  signed [25:0] grp_fu_2925_p3;
wire  signed [25:0] grp_fu_2933_p3;
wire  signed [25:0] grp_fu_2941_p3;
wire  signed [25:0] grp_fu_2949_p3;
wire  signed [15:0] grp_fu_2541_p0;
wire  signed [15:0] grp_fu_2549_p0;
wire  signed [15:0] grp_fu_2557_p0;
wire   [25:0] grp_fu_2557_p2;
wire  signed [15:0] grp_fu_2565_p0;
wire   [25:0] grp_fu_2565_p2;
wire  signed [15:0] grp_fu_2573_p0;
wire   [25:0] grp_fu_2573_p2;
wire  signed [15:0] grp_fu_2581_p0;
wire   [25:0] grp_fu_2581_p2;
wire  signed [15:0] grp_fu_2589_p0;
wire   [25:0] grp_fu_2589_p2;
wire  signed [15:0] grp_fu_2597_p0;
wire   [25:0] grp_fu_2597_p2;
wire  signed [15:0] grp_fu_2605_p0;
wire   [25:0] grp_fu_2605_p2;
wire  signed [15:0] grp_fu_2613_p0;
wire   [25:0] grp_fu_2613_p2;
wire  signed [15:0] grp_fu_2621_p0;
wire   [25:0] grp_fu_2621_p2;
wire  signed [15:0] grp_fu_2629_p0;
wire   [25:0] grp_fu_2629_p2;
wire  signed [15:0] grp_fu_2637_p0;
wire   [25:0] grp_fu_2637_p2;
wire  signed [15:0] grp_fu_2645_p0;
wire   [25:0] grp_fu_2645_p2;
wire  signed [15:0] grp_fu_2653_p0;
wire   [25:0] grp_fu_2653_p2;
wire  signed [15:0] grp_fu_2661_p0;
wire   [25:0] grp_fu_2661_p2;
wire  signed [15:0] grp_fu_2669_p0;
wire   [25:0] grp_fu_2669_p2;
wire  signed [15:0] grp_fu_2677_p0;
wire   [25:0] grp_fu_2677_p2;
wire  signed [15:0] grp_fu_2685_p0;
wire   [25:0] grp_fu_2685_p2;
wire  signed [15:0] grp_fu_2693_p0;
wire   [25:0] grp_fu_2693_p2;
wire  signed [15:0] grp_fu_2701_p0;
wire   [25:0] grp_fu_2701_p2;
wire  signed [15:0] grp_fu_2709_p0;
wire   [25:0] grp_fu_2709_p2;
wire  signed [15:0] grp_fu_2717_p0;
wire   [25:0] grp_fu_2717_p2;
wire  signed [15:0] grp_fu_2725_p0;
wire   [25:0] grp_fu_2725_p2;
wire  signed [15:0] grp_fu_2733_p0;
wire   [25:0] grp_fu_2733_p2;
wire  signed [15:0] grp_fu_2741_p0;
wire   [25:0] grp_fu_2741_p2;
wire  signed [15:0] grp_fu_2749_p0;
wire   [25:0] grp_fu_2749_p2;
wire  signed [15:0] grp_fu_2757_p0;
wire   [25:0] grp_fu_2757_p2;
wire  signed [15:0] grp_fu_2765_p0;
wire   [25:0] grp_fu_2765_p2;
wire  signed [15:0] grp_fu_2773_p0;
wire   [25:0] grp_fu_2773_p2;
wire  signed [15:0] grp_fu_2781_p0;
wire   [25:0] grp_fu_2781_p2;
wire  signed [15:0] grp_fu_2789_p0;
wire   [25:0] grp_fu_2789_p2;
wire  signed [15:0] grp_fu_2797_p0;
wire   [25:0] grp_fu_2797_p2;
wire  signed [15:0] grp_fu_2805_p0;
wire   [25:0] grp_fu_2805_p2;
wire  signed [15:0] grp_fu_2813_p0;
wire   [25:0] grp_fu_2813_p2;
wire  signed [15:0] grp_fu_2821_p0;
wire   [25:0] grp_fu_2821_p2;
wire  signed [15:0] grp_fu_2829_p0;
wire   [25:0] grp_fu_2829_p2;
wire  signed [15:0] grp_fu_2837_p0;
wire   [25:0] grp_fu_2837_p2;
wire  signed [15:0] grp_fu_2845_p0;
wire   [25:0] grp_fu_2845_p2;
wire  signed [15:0] grp_fu_2853_p0;
wire   [25:0] grp_fu_2853_p2;
wire  signed [15:0] grp_fu_2861_p0;
wire   [25:0] grp_fu_2861_p2;
wire  signed [15:0] grp_fu_2869_p0;
wire   [25:0] grp_fu_2869_p2;
wire  signed [15:0] grp_fu_2877_p0;
wire   [25:0] grp_fu_2877_p2;
wire  signed [15:0] grp_fu_2885_p0;
wire   [25:0] grp_fu_2885_p2;
wire  signed [15:0] grp_fu_2893_p0;
wire   [25:0] grp_fu_2893_p2;
wire  signed [15:0] grp_fu_2901_p0;
wire   [25:0] grp_fu_2901_p2;
wire  signed [15:0] grp_fu_2909_p0;
wire   [25:0] grp_fu_2909_p2;
wire  signed [15:0] grp_fu_2917_p0;
wire   [25:0] grp_fu_2917_p2;
wire  signed [15:0] grp_fu_2925_p0;
wire   [25:0] grp_fu_2925_p2;
wire  signed [15:0] grp_fu_2933_p0;
wire   [25:0] grp_fu_2933_p2;
wire  signed [15:0] grp_fu_2941_p0;
wire   [25:0] grp_fu_2941_p2;
wire  signed [15:0] grp_fu_2949_p0;
wire   [25:0] grp_fu_2949_p2;
wire    ap_CS_fsm_state32;
reg   [5:0] ap_NS_fsm;
wire    ap_block_pp0_stage2_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 6'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
end

L3_wlo_166_L2_BIAb1s #(
    .DataWidth( 9 ),
    .AddressRange( 104 ),
    .AddressWidth( 7 ))
L2_BIAS_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(L2_BIAS_V_address0),
    .ce0(L2_BIAS_V_ce0),
    .q0(L2_BIAS_V_q0)
);

L3_wlo_166_L2_WEIb2s #(
    .DataWidth( 6 ),
    .AddressRange( 104 ),
    .AddressWidth( 7 ))
L2_WEIGHTS_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(L2_WEIGHTS_V_0_address0),
    .ce0(L2_WEIGHTS_V_0_ce0),
    .q0(L2_WEIGHTS_V_0_q0)
);

L3_wlo_166_L2_WEIb3s #(
    .DataWidth( 9 ),
    .AddressRange( 104 ),
    .AddressWidth( 7 ))
L2_WEIGHTS_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(L2_WEIGHTS_V_1_address0),
    .ce0(L2_WEIGHTS_V_1_ce0),
    .q0(L2_WEIGHTS_V_1_q0)
);

L3_wlo_166_L2_WEIb4t #(
    .DataWidth( 4 ),
    .AddressRange( 104 ),
    .AddressWidth( 7 ))
L2_WEIGHTS_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(L2_WEIGHTS_V_2_address0),
    .ce0(L2_WEIGHTS_V_2_ce0),
    .q0(L2_WEIGHTS_V_2_q0)
);

L3_wlo_166_L2_WEIb5t #(
    .DataWidth( 6 ),
    .AddressRange( 104 ),
    .AddressWidth( 7 ))
L2_WEIGHTS_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(L2_WEIGHTS_V_3_address0),
    .ce0(L2_WEIGHTS_V_3_ce0),
    .q0(L2_WEIGHTS_V_3_q0)
);

L3_wlo_166_L2_WEIb6t #(
    .DataWidth( 9 ),
    .AddressRange( 104 ),
    .AddressWidth( 7 ))
L2_WEIGHTS_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(L2_WEIGHTS_V_4_address0),
    .ce0(L2_WEIGHTS_V_4_ce0),
    .q0(L2_WEIGHTS_V_4_q0)
);

L3_wlo_166_L2_WEIb7t #(
    .DataWidth( 8 ),
    .AddressRange( 104 ),
    .AddressWidth( 7 ))
L2_WEIGHTS_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(L2_WEIGHTS_V_5_address0),
    .ce0(L2_WEIGHTS_V_5_ce0),
    .q0(L2_WEIGHTS_V_5_q0)
);

L3_wlo_166_L2_WEIb8t #(
    .DataWidth( 8 ),
    .AddressRange( 104 ),
    .AddressWidth( 7 ))
L2_WEIGHTS_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(L2_WEIGHTS_V_6_address0),
    .ce0(L2_WEIGHTS_V_6_ce0),
    .q0(L2_WEIGHTS_V_6_q0)
);

L3_wlo_166_L2_WEIb9t #(
    .DataWidth( 8 ),
    .AddressRange( 104 ),
    .AddressWidth( 7 ))
L2_WEIGHTS_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(L2_WEIGHTS_V_7_address0),
    .ce0(L2_WEIGHTS_V_7_ce0),
    .q0(L2_WEIGHTS_V_7_q0)
);

L3_wlo_166_L2_WEIcau #(
    .DataWidth( 8 ),
    .AddressRange( 104 ),
    .AddressWidth( 7 ))
L2_WEIGHTS_V_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(L2_WEIGHTS_V_8_address0),
    .ce0(L2_WEIGHTS_V_8_ce0),
    .q0(L2_WEIGHTS_V_8_q0)
);

L3_wlo_166_L2_WEIcbu #(
    .DataWidth( 9 ),
    .AddressRange( 104 ),
    .AddressWidth( 7 ))
L2_WEIGHTS_V_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(L2_WEIGHTS_V_9_address0),
    .ce0(L2_WEIGHTS_V_9_ce0),
    .q0(L2_WEIGHTS_V_9_q0)
);

L3_wlo_166_L2_WEIccu #(
    .DataWidth( 9 ),
    .AddressRange( 104 ),
    .AddressWidth( 7 ))
L2_WEIGHTS_V_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(L2_WEIGHTS_V_10_address0),
    .ce0(L2_WEIGHTS_V_10_ce0),
    .q0(L2_WEIGHTS_V_10_q0)
);

L3_wlo_166_L2_WEIcdu #(
    .DataWidth( 10 ),
    .AddressRange( 104 ),
    .AddressWidth( 7 ))
L2_WEIGHTS_V_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(L2_WEIGHTS_V_11_address0),
    .ce0(L2_WEIGHTS_V_11_ce0),
    .q0(L2_WEIGHTS_V_11_q0)
);

L3_wlo_166_L2_WEIceu #(
    .DataWidth( 9 ),
    .AddressRange( 104 ),
    .AddressWidth( 7 ))
L2_WEIGHTS_V_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(L2_WEIGHTS_V_12_address0),
    .ce0(L2_WEIGHTS_V_12_ce0),
    .q0(L2_WEIGHTS_V_12_q0)
);

L3_wlo_166_L2_WEIcfu #(
    .DataWidth( 8 ),
    .AddressRange( 104 ),
    .AddressWidth( 7 ))
L2_WEIGHTS_V_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(L2_WEIGHTS_V_13_address0),
    .ce0(L2_WEIGHTS_V_13_ce0),
    .q0(L2_WEIGHTS_V_13_q0)
);

L3_wlo_166_L2_WEIcgu #(
    .DataWidth( 9 ),
    .AddressRange( 104 ),
    .AddressWidth( 7 ))
L2_WEIGHTS_V_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(L2_WEIGHTS_V_14_address0),
    .ce0(L2_WEIGHTS_V_14_ce0),
    .q0(L2_WEIGHTS_V_14_q0)
);

L3_wlo_166_L2_WEIchv #(
    .DataWidth( 9 ),
    .AddressRange( 104 ),
    .AddressWidth( 7 ))
L2_WEIGHTS_V_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(L2_WEIGHTS_V_15_address0),
    .ce0(L2_WEIGHTS_V_15_ce0),
    .q0(L2_WEIGHTS_V_15_q0)
);

L3_wlo_166_L2_WEIciv #(
    .DataWidth( 6 ),
    .AddressRange( 104 ),
    .AddressWidth( 7 ))
L2_WEIGHTS_V_16_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(L2_WEIGHTS_V_16_address0),
    .ce0(L2_WEIGHTS_V_16_ce0),
    .q0(L2_WEIGHTS_V_16_q0)
);

L3_wlo_166_L2_WEIcjv #(
    .DataWidth( 5 ),
    .AddressRange( 104 ),
    .AddressWidth( 7 ))
L2_WEIGHTS_V_17_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(L2_WEIGHTS_V_17_address0),
    .ce0(L2_WEIGHTS_V_17_ce0),
    .q0(L2_WEIGHTS_V_17_q0)
);

L3_wlo_166_L2_WEIckv #(
    .DataWidth( 5 ),
    .AddressRange( 104 ),
    .AddressWidth( 7 ))
L2_WEIGHTS_V_18_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(L2_WEIGHTS_V_18_address0),
    .ce0(L2_WEIGHTS_V_18_ce0),
    .q0(L2_WEIGHTS_V_18_q0)
);

L3_wlo_166_L2_WEIclv #(
    .DataWidth( 6 ),
    .AddressRange( 104 ),
    .AddressWidth( 7 ))
L2_WEIGHTS_V_19_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(L2_WEIGHTS_V_19_address0),
    .ce0(L2_WEIGHTS_V_19_ce0),
    .q0(L2_WEIGHTS_V_19_q0)
);

L3_wlo_166_L2_WEIcmv #(
    .DataWidth( 5 ),
    .AddressRange( 104 ),
    .AddressWidth( 7 ))
L2_WEIGHTS_V_20_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(L2_WEIGHTS_V_20_address0),
    .ce0(L2_WEIGHTS_V_20_ce0),
    .q0(L2_WEIGHTS_V_20_q0)
);

L3_wlo_166_L2_WEIcnw #(
    .DataWidth( 6 ),
    .AddressRange( 104 ),
    .AddressWidth( 7 ))
L2_WEIGHTS_V_21_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(L2_WEIGHTS_V_21_address0),
    .ce0(L2_WEIGHTS_V_21_ce0),
    .q0(L2_WEIGHTS_V_21_q0)
);

L3_wlo_166_L2_WEIcow #(
    .DataWidth( 8 ),
    .AddressRange( 104 ),
    .AddressWidth( 7 ))
L2_WEIGHTS_V_22_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(L2_WEIGHTS_V_22_address0),
    .ce0(L2_WEIGHTS_V_22_ce0),
    .q0(L2_WEIGHTS_V_22_q0)
);

L3_wlo_166_L2_WEIcpw #(
    .DataWidth( 9 ),
    .AddressRange( 104 ),
    .AddressWidth( 7 ))
L2_WEIGHTS_V_23_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(L2_WEIGHTS_V_23_address0),
    .ce0(L2_WEIGHTS_V_23_ce0),
    .q0(L2_WEIGHTS_V_23_q0)
);

L3_wlo_166_L2_WEIcqw #(
    .DataWidth( 5 ),
    .AddressRange( 104 ),
    .AddressWidth( 7 ))
L2_WEIGHTS_V_24_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(L2_WEIGHTS_V_24_address0),
    .ce0(L2_WEIGHTS_V_24_ce0),
    .q0(L2_WEIGHTS_V_24_q0)
);

L3_wlo_166_L2_WEIcrw #(
    .DataWidth( 7 ),
    .AddressRange( 104 ),
    .AddressWidth( 7 ))
L2_WEIGHTS_V_25_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(L2_WEIGHTS_V_25_address0),
    .ce0(L2_WEIGHTS_V_25_ce0),
    .q0(L2_WEIGHTS_V_25_q0)
);

L3_wlo_166_L2_WEIcsw #(
    .DataWidth( 9 ),
    .AddressRange( 104 ),
    .AddressWidth( 7 ))
L2_WEIGHTS_V_26_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(L2_WEIGHTS_V_26_address0),
    .ce0(L2_WEIGHTS_V_26_ce0),
    .q0(L2_WEIGHTS_V_26_q0)
);

L3_wlo_166_L2_WEIctx #(
    .DataWidth( 9 ),
    .AddressRange( 104 ),
    .AddressWidth( 7 ))
L2_WEIGHTS_V_27_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(L2_WEIGHTS_V_27_address0),
    .ce0(L2_WEIGHTS_V_27_ce0),
    .q0(L2_WEIGHTS_V_27_q0)
);

L3_wlo_166_L2_WEIcux #(
    .DataWidth( 4 ),
    .AddressRange( 104 ),
    .AddressWidth( 7 ))
L2_WEIGHTS_V_28_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(L2_WEIGHTS_V_28_address0),
    .ce0(L2_WEIGHTS_V_28_ce0),
    .q0(L2_WEIGHTS_V_28_q0)
);

L3_wlo_166_L2_WEIcvx #(
    .DataWidth( 8 ),
    .AddressRange( 104 ),
    .AddressWidth( 7 ))
L2_WEIGHTS_V_29_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(L2_WEIGHTS_V_29_address0),
    .ce0(L2_WEIGHTS_V_29_ce0),
    .q0(L2_WEIGHTS_V_29_q0)
);

L3_wlo_166_L2_WEIcwx #(
    .DataWidth( 9 ),
    .AddressRange( 104 ),
    .AddressWidth( 7 ))
L2_WEIGHTS_V_30_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(L2_WEIGHTS_V_30_address0),
    .ce0(L2_WEIGHTS_V_30_ce0),
    .q0(L2_WEIGHTS_V_30_q0)
);

L3_wlo_166_L2_WEIcxx #(
    .DataWidth( 9 ),
    .AddressRange( 104 ),
    .AddressWidth( 7 ))
L2_WEIGHTS_V_31_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(L2_WEIGHTS_V_31_address0),
    .ce0(L2_WEIGHTS_V_31_ce0),
    .q0(L2_WEIGHTS_V_31_q0)
);

L3_wlo_166_L2_WEIcyx #(
    .DataWidth( 9 ),
    .AddressRange( 104 ),
    .AddressWidth( 7 ))
L2_WEIGHTS_V_32_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(L2_WEIGHTS_V_32_address0),
    .ce0(L2_WEIGHTS_V_32_ce0),
    .q0(L2_WEIGHTS_V_32_q0)
);

L3_wlo_166_L2_WEIczy #(
    .DataWidth( 4 ),
    .AddressRange( 104 ),
    .AddressWidth( 7 ))
L2_WEIGHTS_V_33_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(L2_WEIGHTS_V_33_address0),
    .ce0(L2_WEIGHTS_V_33_ce0),
    .q0(L2_WEIGHTS_V_33_q0)
);

L3_wlo_166_L2_WEIcAy #(
    .DataWidth( 9 ),
    .AddressRange( 104 ),
    .AddressWidth( 7 ))
L2_WEIGHTS_V_34_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(L2_WEIGHTS_V_34_address0),
    .ce0(L2_WEIGHTS_V_34_ce0),
    .q0(L2_WEIGHTS_V_34_q0)
);

L3_wlo_166_L2_WEIcBy #(
    .DataWidth( 9 ),
    .AddressRange( 104 ),
    .AddressWidth( 7 ))
L2_WEIGHTS_V_35_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(L2_WEIGHTS_V_35_address0),
    .ce0(L2_WEIGHTS_V_35_ce0),
    .q0(L2_WEIGHTS_V_35_q0)
);

L3_wlo_166_L2_WEIcCy #(
    .DataWidth( 6 ),
    .AddressRange( 104 ),
    .AddressWidth( 7 ))
L2_WEIGHTS_V_36_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(L2_WEIGHTS_V_36_address0),
    .ce0(L2_WEIGHTS_V_36_ce0),
    .q0(L2_WEIGHTS_V_36_q0)
);

L3_wlo_166_L2_WEIcDy #(
    .DataWidth( 9 ),
    .AddressRange( 104 ),
    .AddressWidth( 7 ))
L2_WEIGHTS_V_37_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(L2_WEIGHTS_V_37_address0),
    .ce0(L2_WEIGHTS_V_37_ce0),
    .q0(L2_WEIGHTS_V_37_q0)
);

L3_wlo_166_L2_WEIcEy #(
    .DataWidth( 9 ),
    .AddressRange( 104 ),
    .AddressWidth( 7 ))
L2_WEIGHTS_V_38_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(L2_WEIGHTS_V_38_address0),
    .ce0(L2_WEIGHTS_V_38_ce0),
    .q0(L2_WEIGHTS_V_38_q0)
);

L3_wlo_166_L2_WEIcFz #(
    .DataWidth( 9 ),
    .AddressRange( 104 ),
    .AddressWidth( 7 ))
L2_WEIGHTS_V_39_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(L2_WEIGHTS_V_39_address0),
    .ce0(L2_WEIGHTS_V_39_ce0),
    .q0(L2_WEIGHTS_V_39_q0)
);

L3_wlo_166_L2_WEIcGz #(
    .DataWidth( 5 ),
    .AddressRange( 104 ),
    .AddressWidth( 7 ))
L2_WEIGHTS_V_40_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(L2_WEIGHTS_V_40_address0),
    .ce0(L2_WEIGHTS_V_40_ce0),
    .q0(L2_WEIGHTS_V_40_q0)
);

L3_wlo_166_L2_WEIcHz #(
    .DataWidth( 9 ),
    .AddressRange( 104 ),
    .AddressWidth( 7 ))
L2_WEIGHTS_V_41_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(L2_WEIGHTS_V_41_address0),
    .ce0(L2_WEIGHTS_V_41_ce0),
    .q0(L2_WEIGHTS_V_41_q0)
);

L3_wlo_166_L2_WEIcIz #(
    .DataWidth( 9 ),
    .AddressRange( 104 ),
    .AddressWidth( 7 ))
L2_WEIGHTS_V_42_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(L2_WEIGHTS_V_42_address0),
    .ce0(L2_WEIGHTS_V_42_ce0),
    .q0(L2_WEIGHTS_V_42_q0)
);

L3_wlo_166_L2_WEIcJz #(
    .DataWidth( 9 ),
    .AddressRange( 104 ),
    .AddressWidth( 7 ))
L2_WEIGHTS_V_43_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(L2_WEIGHTS_V_43_address0),
    .ce0(L2_WEIGHTS_V_43_ce0),
    .q0(L2_WEIGHTS_V_43_q0)
);

L3_wlo_166_L2_WEIcKz #(
    .DataWidth( 5 ),
    .AddressRange( 104 ),
    .AddressWidth( 7 ))
L2_WEIGHTS_V_44_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(L2_WEIGHTS_V_44_address0),
    .ce0(L2_WEIGHTS_V_44_ce0),
    .q0(L2_WEIGHTS_V_44_q0)
);

L3_wlo_166_L2_WEIcLz #(
    .DataWidth( 8 ),
    .AddressRange( 104 ),
    .AddressWidth( 7 ))
L2_WEIGHTS_V_45_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(L2_WEIGHTS_V_45_address0),
    .ce0(L2_WEIGHTS_V_45_ce0),
    .q0(L2_WEIGHTS_V_45_q0)
);

L3_wlo_166_L2_WEIcMA #(
    .DataWidth( 6 ),
    .AddressRange( 104 ),
    .AddressWidth( 7 ))
L2_WEIGHTS_V_46_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(L2_WEIGHTS_V_46_address0),
    .ce0(L2_WEIGHTS_V_46_ce0),
    .q0(L2_WEIGHTS_V_46_q0)
);

L3_wlo_166_L2_WEIcNA #(
    .DataWidth( 5 ),
    .AddressRange( 104 ),
    .AddressWidth( 7 ))
L2_WEIGHTS_V_47_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(L2_WEIGHTS_V_47_address0),
    .ce0(L2_WEIGHTS_V_47_ce0),
    .q0(L2_WEIGHTS_V_47_q0)
);

L3_wlo_166_L2_WEIcOA #(
    .DataWidth( 8 ),
    .AddressRange( 104 ),
    .AddressWidth( 7 ))
L2_WEIGHTS_V_48_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(L2_WEIGHTS_V_48_address0),
    .ce0(L2_WEIGHTS_V_48_ce0),
    .q0(L2_WEIGHTS_V_48_q0)
);

L3_wlo_166_L2_WEIcPA #(
    .DataWidth( 9 ),
    .AddressRange( 104 ),
    .AddressWidth( 7 ))
L2_WEIGHTS_V_49_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(L2_WEIGHTS_V_49_address0),
    .ce0(L2_WEIGHTS_V_49_ce0),
    .q0(L2_WEIGHTS_V_49_q0)
);

L3_wlo_166_L2_WEIcQA #(
    .DataWidth( 8 ),
    .AddressRange( 104 ),
    .AddressWidth( 7 ))
L2_WEIGHTS_V_50_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(L2_WEIGHTS_V_50_address0),
    .ce0(L2_WEIGHTS_V_50_ce0),
    .q0(L2_WEIGHTS_V_50_q0)
);

L3_wlo_166_L2_WEIcRA #(
    .DataWidth( 9 ),
    .AddressRange( 104 ),
    .AddressWidth( 7 ))
L2_WEIGHTS_V_51_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(L2_WEIGHTS_V_51_address0),
    .ce0(L2_WEIGHTS_V_51_ce0),
    .q0(L2_WEIGHTS_V_51_q0)
);

DNN_wlo_166_mac_mcSB #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 22 ))
DNN_wlo_166_mac_mcSB_U332(
    .din0(grp_fu_2541_p0),
    .din1(L2_WEIGHTS_V_0_load_reg_3325),
    .din2(shl_ln_fu_1523_p3),
    .dout(grp_fu_2541_p3)
);

DNN_wlo_166_mac_mcTB #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 26 ))
DNN_wlo_166_mac_mcTB_U333(
    .din0(grp_fu_2549_p0),
    .din1(L2_WEIGHTS_V_1_load_reg_3330),
    .din2(tmp_53_fu_1546_p3),
    .dout(grp_fu_2549_p3)
);

DNN_wlo_166_mac_mcUB #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
DNN_wlo_166_mac_mcUB_U334(
    .din0(grp_fu_2557_p0),
    .din1(L2_WEIGHTS_V_2_load_reg_3335),
    .din2(grp_fu_2557_p2),
    .dout(grp_fu_2557_p3)
);

DNN_wlo_166_mac_mcVB #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
DNN_wlo_166_mac_mcVB_U335(
    .din0(grp_fu_2565_p0),
    .din1(L2_WEIGHTS_V_3_load_reg_3340),
    .din2(grp_fu_2565_p2),
    .dout(grp_fu_2565_p3)
);

DNN_wlo_166_mac_mb0s #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
DNN_wlo_166_mac_mb0s_U336(
    .din0(grp_fu_2573_p0),
    .din1(L2_WEIGHTS_V_4_load_reg_3345),
    .din2(grp_fu_2573_p2),
    .dout(grp_fu_2573_p3)
);

DNN_wlo_166_mac_mcWB #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
DNN_wlo_166_mac_mcWB_U337(
    .din0(grp_fu_2581_p0),
    .din1(L2_WEIGHTS_V_5_load_reg_3350),
    .din2(grp_fu_2581_p2),
    .dout(grp_fu_2581_p3)
);

DNN_wlo_166_mac_mcWB #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
DNN_wlo_166_mac_mcWB_U338(
    .din0(grp_fu_2589_p0),
    .din1(L2_WEIGHTS_V_6_load_reg_3355),
    .din2(grp_fu_2589_p2),
    .dout(grp_fu_2589_p3)
);

DNN_wlo_166_mac_mcWB #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
DNN_wlo_166_mac_mcWB_U339(
    .din0(grp_fu_2597_p0),
    .din1(L2_WEIGHTS_V_7_load_reg_3360),
    .din2(grp_fu_2597_p2),
    .dout(grp_fu_2597_p3)
);

DNN_wlo_166_mac_mcWB #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
DNN_wlo_166_mac_mcWB_U340(
    .din0(grp_fu_2605_p0),
    .din1(L2_WEIGHTS_V_8_load_reg_3420),
    .din2(grp_fu_2605_p2),
    .dout(grp_fu_2605_p3)
);

DNN_wlo_166_mac_mb0s #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
DNN_wlo_166_mac_mb0s_U341(
    .din0(grp_fu_2613_p0),
    .din1(L2_WEIGHTS_V_9_load_reg_3430),
    .din2(grp_fu_2613_p2),
    .dout(grp_fu_2613_p3)
);

DNN_wlo_166_mac_mb0s #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
DNN_wlo_166_mac_mb0s_U342(
    .din0(grp_fu_2621_p0),
    .din1(L2_WEIGHTS_V_10_load_reg_3435),
    .din2(grp_fu_2621_p2),
    .dout(grp_fu_2621_p3)
);

DNN_wlo_166_mac_mbZs #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
DNN_wlo_166_mac_mbZs_U343(
    .din0(grp_fu_2629_p0),
    .din1(L2_WEIGHTS_V_11_load_reg_3440),
    .din2(grp_fu_2629_p2),
    .dout(grp_fu_2629_p3)
);

DNN_wlo_166_mac_mb0s #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
DNN_wlo_166_mac_mb0s_U344(
    .din0(grp_fu_2637_p0),
    .din1(L2_WEIGHTS_V_12_load_reg_3445),
    .din2(grp_fu_2637_p2),
    .dout(grp_fu_2637_p3)
);

DNN_wlo_166_mac_mcWB #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
DNN_wlo_166_mac_mcWB_U345(
    .din0(grp_fu_2645_p0),
    .din1(L2_WEIGHTS_V_13_load_reg_3450),
    .din2(grp_fu_2645_p2),
    .dout(grp_fu_2645_p3)
);

DNN_wlo_166_mac_mb0s #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
DNN_wlo_166_mac_mb0s_U346(
    .din0(grp_fu_2653_p0),
    .din1(L2_WEIGHTS_V_14_load_reg_3455),
    .din2(grp_fu_2653_p2),
    .dout(grp_fu_2653_p3)
);

DNN_wlo_166_mac_mb0s #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
DNN_wlo_166_mac_mb0s_U347(
    .din0(grp_fu_2661_p0),
    .din1(L2_WEIGHTS_V_15_load_reg_3460),
    .din2(grp_fu_2661_p2),
    .dout(grp_fu_2661_p3)
);

DNN_wlo_166_mac_mcVB #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
DNN_wlo_166_mac_mcVB_U348(
    .din0(grp_fu_2669_p0),
    .din1(L2_WEIGHTS_V_16_load_reg_3520),
    .din2(grp_fu_2669_p2),
    .dout(grp_fu_2669_p3)
);

DNN_wlo_166_mac_mcXB #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
DNN_wlo_166_mac_mcXB_U349(
    .din0(grp_fu_2677_p0),
    .din1(L2_WEIGHTS_V_17_load_reg_3530),
    .din2(grp_fu_2677_p2),
    .dout(grp_fu_2677_p3)
);

DNN_wlo_166_mac_mcXB #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
DNN_wlo_166_mac_mcXB_U350(
    .din0(grp_fu_2685_p0),
    .din1(L2_WEIGHTS_V_18_load_reg_3535),
    .din2(grp_fu_2685_p2),
    .dout(grp_fu_2685_p3)
);

DNN_wlo_166_mac_mcVB #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
DNN_wlo_166_mac_mcVB_U351(
    .din0(grp_fu_2693_p0),
    .din1(L2_WEIGHTS_V_19_load_reg_3540),
    .din2(grp_fu_2693_p2),
    .dout(grp_fu_2693_p3)
);

DNN_wlo_166_mac_mcXB #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
DNN_wlo_166_mac_mcXB_U352(
    .din0(grp_fu_2701_p0),
    .din1(L2_WEIGHTS_V_20_load_reg_3545),
    .din2(grp_fu_2701_p2),
    .dout(grp_fu_2701_p3)
);

DNN_wlo_166_mac_mcVB #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
DNN_wlo_166_mac_mcVB_U353(
    .din0(grp_fu_2709_p0),
    .din1(L2_WEIGHTS_V_21_load_reg_3550),
    .din2(grp_fu_2709_p2),
    .dout(grp_fu_2709_p3)
);

DNN_wlo_166_mac_mcWB #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
DNN_wlo_166_mac_mcWB_U354(
    .din0(grp_fu_2717_p0),
    .din1(L2_WEIGHTS_V_22_load_reg_3555),
    .din2(grp_fu_2717_p2),
    .dout(grp_fu_2717_p3)
);

DNN_wlo_166_mac_mb0s #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
DNN_wlo_166_mac_mb0s_U355(
    .din0(grp_fu_2725_p0),
    .din1(L2_WEIGHTS_V_23_load_reg_3560),
    .din2(grp_fu_2725_p2),
    .dout(grp_fu_2725_p3)
);

DNN_wlo_166_mac_mcXB #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
DNN_wlo_166_mac_mcXB_U356(
    .din0(grp_fu_2733_p0),
    .din1(L2_WEIGHTS_V_24_load_reg_3620),
    .din2(grp_fu_2733_p2),
    .dout(grp_fu_2733_p3)
);

DNN_wlo_166_mac_mcYC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
DNN_wlo_166_mac_mcYC_U357(
    .din0(grp_fu_2741_p0),
    .din1(L2_WEIGHTS_V_25_load_reg_3630),
    .din2(grp_fu_2741_p2),
    .dout(grp_fu_2741_p3)
);

DNN_wlo_166_mac_mb0s #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
DNN_wlo_166_mac_mb0s_U358(
    .din0(grp_fu_2749_p0),
    .din1(L2_WEIGHTS_V_26_load_reg_3635),
    .din2(grp_fu_2749_p2),
    .dout(grp_fu_2749_p3)
);

DNN_wlo_166_mac_mb0s #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
DNN_wlo_166_mac_mb0s_U359(
    .din0(grp_fu_2757_p0),
    .din1(L2_WEIGHTS_V_27_load_reg_3640),
    .din2(grp_fu_2757_p2),
    .dout(grp_fu_2757_p3)
);

DNN_wlo_166_mac_mcUB #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
DNN_wlo_166_mac_mcUB_U360(
    .din0(grp_fu_2765_p0),
    .din1(L2_WEIGHTS_V_28_load_reg_3645),
    .din2(grp_fu_2765_p2),
    .dout(grp_fu_2765_p3)
);

DNN_wlo_166_mac_mcWB #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
DNN_wlo_166_mac_mcWB_U361(
    .din0(grp_fu_2773_p0),
    .din1(L2_WEIGHTS_V_29_load_reg_3650),
    .din2(grp_fu_2773_p2),
    .dout(grp_fu_2773_p3)
);

DNN_wlo_166_mac_mb0s #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
DNN_wlo_166_mac_mb0s_U362(
    .din0(grp_fu_2781_p0),
    .din1(L2_WEIGHTS_V_30_load_reg_3655),
    .din2(grp_fu_2781_p2),
    .dout(grp_fu_2781_p3)
);

DNN_wlo_166_mac_mb0s #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
DNN_wlo_166_mac_mb0s_U363(
    .din0(grp_fu_2789_p0),
    .din1(L2_WEIGHTS_V_31_load_reg_3660),
    .din2(grp_fu_2789_p2),
    .dout(grp_fu_2789_p3)
);

DNN_wlo_166_mac_mb0s #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
DNN_wlo_166_mac_mb0s_U364(
    .din0(grp_fu_2797_p0),
    .din1(L2_WEIGHTS_V_32_load_reg_3720),
    .din2(grp_fu_2797_p2),
    .dout(grp_fu_2797_p3)
);

DNN_wlo_166_mac_mcUB #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
DNN_wlo_166_mac_mcUB_U365(
    .din0(grp_fu_2805_p0),
    .din1(L2_WEIGHTS_V_33_load_reg_3730),
    .din2(grp_fu_2805_p2),
    .dout(grp_fu_2805_p3)
);

DNN_wlo_166_mac_mb0s #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
DNN_wlo_166_mac_mb0s_U366(
    .din0(grp_fu_2813_p0),
    .din1(L2_WEIGHTS_V_34_load_reg_3735),
    .din2(grp_fu_2813_p2),
    .dout(grp_fu_2813_p3)
);

DNN_wlo_166_mac_mb0s #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
DNN_wlo_166_mac_mb0s_U367(
    .din0(grp_fu_2821_p0),
    .din1(L2_WEIGHTS_V_35_load_reg_3740),
    .din2(grp_fu_2821_p2),
    .dout(grp_fu_2821_p3)
);

DNN_wlo_166_mac_mcVB #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
DNN_wlo_166_mac_mcVB_U368(
    .din0(grp_fu_2829_p0),
    .din1(L2_WEIGHTS_V_36_load_reg_3745),
    .din2(grp_fu_2829_p2),
    .dout(grp_fu_2829_p3)
);

DNN_wlo_166_mac_mb0s #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
DNN_wlo_166_mac_mb0s_U369(
    .din0(grp_fu_2837_p0),
    .din1(L2_WEIGHTS_V_37_load_reg_3750),
    .din2(grp_fu_2837_p2),
    .dout(grp_fu_2837_p3)
);

DNN_wlo_166_mac_mb0s #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
DNN_wlo_166_mac_mb0s_U370(
    .din0(grp_fu_2845_p0),
    .din1(L2_WEIGHTS_V_38_load_reg_3755),
    .din2(grp_fu_2845_p2),
    .dout(grp_fu_2845_p3)
);

DNN_wlo_166_mac_mb0s #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
DNN_wlo_166_mac_mb0s_U371(
    .din0(grp_fu_2853_p0),
    .din1(L2_WEIGHTS_V_39_load_reg_3760),
    .din2(grp_fu_2853_p2),
    .dout(grp_fu_2853_p3)
);

DNN_wlo_166_mac_mcXB #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
DNN_wlo_166_mac_mcXB_U372(
    .din0(grp_fu_2861_p0),
    .din1(L2_WEIGHTS_V_40_load_reg_3820),
    .din2(grp_fu_2861_p2),
    .dout(grp_fu_2861_p3)
);

DNN_wlo_166_mac_mb0s #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
DNN_wlo_166_mac_mb0s_U373(
    .din0(grp_fu_2869_p0),
    .din1(L2_WEIGHTS_V_41_load_reg_3830),
    .din2(grp_fu_2869_p2),
    .dout(grp_fu_2869_p3)
);

DNN_wlo_166_mac_mb0s #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
DNN_wlo_166_mac_mb0s_U374(
    .din0(grp_fu_2877_p0),
    .din1(L2_WEIGHTS_V_42_load_reg_3835),
    .din2(grp_fu_2877_p2),
    .dout(grp_fu_2877_p3)
);

DNN_wlo_166_mac_mb0s #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
DNN_wlo_166_mac_mb0s_U375(
    .din0(grp_fu_2885_p0),
    .din1(L2_WEIGHTS_V_43_load_reg_3840),
    .din2(grp_fu_2885_p2),
    .dout(grp_fu_2885_p3)
);

DNN_wlo_166_mac_mcXB #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
DNN_wlo_166_mac_mcXB_U376(
    .din0(grp_fu_2893_p0),
    .din1(L2_WEIGHTS_V_44_load_reg_3845),
    .din2(grp_fu_2893_p2),
    .dout(grp_fu_2893_p3)
);

DNN_wlo_166_mac_mcWB #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
DNN_wlo_166_mac_mcWB_U377(
    .din0(grp_fu_2901_p0),
    .din1(L2_WEIGHTS_V_45_load_reg_3850),
    .din2(grp_fu_2901_p2),
    .dout(grp_fu_2901_p3)
);

DNN_wlo_166_mac_mcVB #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
DNN_wlo_166_mac_mcVB_U378(
    .din0(grp_fu_2909_p0),
    .din1(L2_WEIGHTS_V_46_load_reg_3855),
    .din2(grp_fu_2909_p2),
    .dout(grp_fu_2909_p3)
);

DNN_wlo_166_mac_mcXB #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
DNN_wlo_166_mac_mcXB_U379(
    .din0(grp_fu_2917_p0),
    .din1(L2_WEIGHTS_V_47_load_reg_3860),
    .din2(grp_fu_2917_p2),
    .dout(grp_fu_2917_p3)
);

DNN_wlo_166_mac_mcWB #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
DNN_wlo_166_mac_mcWB_U380(
    .din0(grp_fu_2925_p0),
    .din1(L2_WEIGHTS_V_48_load_reg_3900),
    .din2(grp_fu_2925_p2),
    .dout(grp_fu_2925_p3)
);

DNN_wlo_166_mac_mb0s #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
DNN_wlo_166_mac_mb0s_U381(
    .din0(grp_fu_2933_p0),
    .din1(L2_WEIGHTS_V_49_load_reg_3910),
    .din2(grp_fu_2933_p2),
    .dout(grp_fu_2933_p3)
);

DNN_wlo_166_mac_mcWB #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
DNN_wlo_166_mac_mcWB_U382(
    .din0(grp_fu_2941_p0),
    .din1(L2_WEIGHTS_V_50_load_reg_3915),
    .din2(grp_fu_2941_p2),
    .dout(grp_fu_2941_p3)
);

DNN_wlo_166_mac_mb0s #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
DNN_wlo_166_mac_mb0s_U383(
    .din0(grp_fu_2949_p0),
    .din1(L2_WEIGHTS_V_51_load_reg_3920),
    .din2(grp_fu_2949_p2),
    .dout(grp_fu_2949_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter7 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln638_reg_3217 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_0_reg_1276 <= i_reg_3221;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        i_0_reg_1276 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln638_reg_3217 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        L2_WEIGHTS_V_0_load_reg_3325 <= L2_WEIGHTS_V_0_q0;
        L2_WEIGHTS_V_1_load_reg_3330 <= L2_WEIGHTS_V_1_q0;
        L2_WEIGHTS_V_2_load_reg_3335 <= L2_WEIGHTS_V_2_q0;
        L2_WEIGHTS_V_3_load_reg_3340 <= L2_WEIGHTS_V_3_q0;
        L2_WEIGHTS_V_4_load_reg_3345 <= L2_WEIGHTS_V_4_q0;
        L2_WEIGHTS_V_5_load_reg_3350 <= L2_WEIGHTS_V_5_q0;
        L2_WEIGHTS_V_6_load_reg_3355 <= L2_WEIGHTS_V_6_q0;
        L2_WEIGHTS_V_7_load_reg_3360 <= L2_WEIGHTS_V_7_q0;
        before_relu_V_reg_3320 <= L2_BIAS_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln638_reg_3217_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        L2_WEIGHTS_V_10_load_reg_3435 <= L2_WEIGHTS_V_10_q0;
        L2_WEIGHTS_V_11_load_reg_3440 <= L2_WEIGHTS_V_11_q0;
        L2_WEIGHTS_V_12_load_reg_3445 <= L2_WEIGHTS_V_12_q0;
        L2_WEIGHTS_V_13_load_reg_3450 <= L2_WEIGHTS_V_13_q0;
        L2_WEIGHTS_V_14_load_reg_3455 <= L2_WEIGHTS_V_14_q0;
        L2_WEIGHTS_V_15_load_reg_3460 <= L2_WEIGHTS_V_15_q0;
        L2_WEIGHTS_V_8_load_reg_3420 <= L2_WEIGHTS_V_8_q0;
        L2_WEIGHTS_V_9_load_reg_3430 <= L2_WEIGHTS_V_9_q0;
        tmp_8_reg_3425 <= {{grp_fu_2597_p3[25:10]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln638_reg_3217_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        L2_WEIGHTS_V_16_load_reg_3520 <= L2_WEIGHTS_V_16_q0;
        L2_WEIGHTS_V_17_load_reg_3530 <= L2_WEIGHTS_V_17_q0;
        L2_WEIGHTS_V_18_load_reg_3535 <= L2_WEIGHTS_V_18_q0;
        L2_WEIGHTS_V_19_load_reg_3540 <= L2_WEIGHTS_V_19_q0;
        L2_WEIGHTS_V_20_load_reg_3545 <= L2_WEIGHTS_V_20_q0;
        L2_WEIGHTS_V_21_load_reg_3550 <= L2_WEIGHTS_V_21_q0;
        L2_WEIGHTS_V_22_load_reg_3555 <= L2_WEIGHTS_V_22_q0;
        L2_WEIGHTS_V_23_load_reg_3560 <= L2_WEIGHTS_V_23_q0;
        tmp_14_reg_3525 <= {{grp_fu_2661_p3[25:10]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln638_reg_3217_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        L2_WEIGHTS_V_24_load_reg_3620 <= L2_WEIGHTS_V_24_q0;
        L2_WEIGHTS_V_25_load_reg_3630 <= L2_WEIGHTS_V_25_q0;
        L2_WEIGHTS_V_26_load_reg_3635 <= L2_WEIGHTS_V_26_q0;
        L2_WEIGHTS_V_27_load_reg_3640 <= L2_WEIGHTS_V_27_q0;
        L2_WEIGHTS_V_28_load_reg_3645 <= L2_WEIGHTS_V_28_q0;
        L2_WEIGHTS_V_29_load_reg_3650 <= L2_WEIGHTS_V_29_q0;
        L2_WEIGHTS_V_30_load_reg_3655 <= L2_WEIGHTS_V_30_q0;
        L2_WEIGHTS_V_31_load_reg_3660 <= L2_WEIGHTS_V_31_q0;
        tmp_22_reg_3625 <= {{grp_fu_2725_p3[25:10]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln638_reg_3217_pp0_iter4_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        L2_WEIGHTS_V_32_load_reg_3720 <= L2_WEIGHTS_V_32_q0;
        L2_WEIGHTS_V_33_load_reg_3730 <= L2_WEIGHTS_V_33_q0;
        L2_WEIGHTS_V_34_load_reg_3735 <= L2_WEIGHTS_V_34_q0;
        L2_WEIGHTS_V_35_load_reg_3740 <= L2_WEIGHTS_V_35_q0;
        L2_WEIGHTS_V_36_load_reg_3745 <= L2_WEIGHTS_V_36_q0;
        L2_WEIGHTS_V_37_load_reg_3750 <= L2_WEIGHTS_V_37_q0;
        L2_WEIGHTS_V_38_load_reg_3755 <= L2_WEIGHTS_V_38_q0;
        L2_WEIGHTS_V_39_load_reg_3760 <= L2_WEIGHTS_V_39_q0;
        tmp_30_reg_3725 <= {{grp_fu_2789_p3[25:10]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln638_reg_3217_pp0_iter5_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        L2_WEIGHTS_V_40_load_reg_3820 <= L2_WEIGHTS_V_40_q0;
        L2_WEIGHTS_V_41_load_reg_3830 <= L2_WEIGHTS_V_41_q0;
        L2_WEIGHTS_V_42_load_reg_3835 <= L2_WEIGHTS_V_42_q0;
        L2_WEIGHTS_V_43_load_reg_3840 <= L2_WEIGHTS_V_43_q0;
        L2_WEIGHTS_V_44_load_reg_3845 <= L2_WEIGHTS_V_44_q0;
        L2_WEIGHTS_V_45_load_reg_3850 <= L2_WEIGHTS_V_45_q0;
        L2_WEIGHTS_V_46_load_reg_3855 <= L2_WEIGHTS_V_46_q0;
        L2_WEIGHTS_V_47_load_reg_3860 <= L2_WEIGHTS_V_47_q0;
        tmp_38_reg_3825 <= {{grp_fu_2853_p3[25:10]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln638_reg_3217_pp0_iter6_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        L2_WEIGHTS_V_48_load_reg_3900 <= L2_WEIGHTS_V_48_q0;
        L2_WEIGHTS_V_49_load_reg_3910 <= L2_WEIGHTS_V_49_q0;
        L2_WEIGHTS_V_50_load_reg_3915 <= L2_WEIGHTS_V_50_q0;
        L2_WEIGHTS_V_51_load_reg_3920 <= L2_WEIGHTS_V_51_q0;
        tmp_46_reg_3905 <= {{grp_fu_2917_p3[25:10]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_reg_3221 <= i_fu_1501_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln638_reg_3217 <= icmp_ln638_fu_1495_p2;
        icmp_ln638_reg_3217_pp0_iter1_reg <= icmp_ln638_reg_3217;
        icmp_ln638_reg_3217_pp0_iter2_reg <= icmp_ln638_reg_3217_pp0_iter1_reg;
        icmp_ln638_reg_3217_pp0_iter3_reg <= icmp_ln638_reg_3217_pp0_iter2_reg;
        icmp_ln638_reg_3217_pp0_iter4_reg <= icmp_ln638_reg_3217_pp0_iter3_reg;
        icmp_ln638_reg_3217_pp0_iter5_reg <= icmp_ln638_reg_3217_pp0_iter4_reg;
        icmp_ln638_reg_3217_pp0_iter6_reg <= icmp_ln638_reg_3217_pp0_iter5_reg;
        icmp_ln638_reg_3217_pp0_iter7_reg <= icmp_ln638_reg_3217_pp0_iter6_reg;
        zext_ln642_reg_3226_pp0_iter1_reg[6 : 0] <= zext_ln642_reg_3226[6 : 0];
        zext_ln642_reg_3226_pp0_iter2_reg[6 : 0] <= zext_ln642_reg_3226_pp0_iter1_reg[6 : 0];
        zext_ln642_reg_3226_pp0_iter3_reg[6 : 0] <= zext_ln642_reg_3226_pp0_iter2_reg[6 : 0];
        zext_ln642_reg_3226_pp0_iter4_reg[6 : 0] <= zext_ln642_reg_3226_pp0_iter3_reg[6 : 0];
        zext_ln642_reg_3226_pp0_iter5_reg[6 : 0] <= zext_ln642_reg_3226_pp0_iter4_reg[6 : 0];
        zext_ln642_reg_3226_pp0_iter6_reg[6 : 0] <= zext_ln642_reg_3226_pp0_iter5_reg[6 : 0];
        zext_ln642_reg_3226_pp0_iter7_reg[6 : 0] <= zext_ln642_reg_3226_pp0_iter6_reg[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        sext_ln1116_10_reg_3017 <= sext_ln1116_10_fu_1335_p1;
        sext_ln1116_11_reg_3022 <= sext_ln1116_11_fu_1339_p1;
        sext_ln1116_12_reg_3027 <= sext_ln1116_12_fu_1343_p1;
        sext_ln1116_13_reg_3032 <= sext_ln1116_13_fu_1347_p1;
        sext_ln1116_14_reg_3037 <= sext_ln1116_14_fu_1351_p1;
        sext_ln1116_15_reg_3042 <= sext_ln1116_15_fu_1355_p1;
        sext_ln1116_16_reg_3047 <= sext_ln1116_16_fu_1359_p1;
        sext_ln1116_17_reg_3052 <= sext_ln1116_17_fu_1363_p1;
        sext_ln1116_18_reg_3057 <= sext_ln1116_18_fu_1367_p1;
        sext_ln1116_19_reg_3062 <= sext_ln1116_19_fu_1371_p1;
        sext_ln1116_1_reg_2962 <= sext_ln1116_1_fu_1291_p1;
        sext_ln1116_20_reg_3067 <= sext_ln1116_20_fu_1375_p1;
        sext_ln1116_21_reg_3072 <= sext_ln1116_21_fu_1379_p1;
        sext_ln1116_22_reg_3077 <= sext_ln1116_22_fu_1383_p1;
        sext_ln1116_23_reg_3082 <= sext_ln1116_23_fu_1387_p1;
        sext_ln1116_24_reg_3087 <= sext_ln1116_24_fu_1391_p1;
        sext_ln1116_25_reg_3092 <= sext_ln1116_25_fu_1395_p1;
        sext_ln1116_26_reg_3097 <= sext_ln1116_26_fu_1399_p1;
        sext_ln1116_27_reg_3102 <= sext_ln1116_27_fu_1403_p1;
        sext_ln1116_28_reg_3107 <= sext_ln1116_28_fu_1407_p1;
        sext_ln1116_29_reg_3112 <= sext_ln1116_29_fu_1411_p1;
        sext_ln1116_2_reg_2967 <= sext_ln1116_2_fu_1295_p1;
        sext_ln1116_30_reg_3117 <= sext_ln1116_30_fu_1415_p1;
        sext_ln1116_31_reg_3122 <= sext_ln1116_31_fu_1419_p1;
        sext_ln1116_32_reg_3127 <= sext_ln1116_32_fu_1423_p1;
        sext_ln1116_33_reg_3132 <= sext_ln1116_33_fu_1427_p1;
        sext_ln1116_34_reg_3137 <= sext_ln1116_34_fu_1431_p1;
        sext_ln1116_35_reg_3142 <= sext_ln1116_35_fu_1435_p1;
        sext_ln1116_36_reg_3147 <= sext_ln1116_36_fu_1439_p1;
        sext_ln1116_37_reg_3152 <= sext_ln1116_37_fu_1443_p1;
        sext_ln1116_38_reg_3157 <= sext_ln1116_38_fu_1447_p1;
        sext_ln1116_39_reg_3162 <= sext_ln1116_39_fu_1451_p1;
        sext_ln1116_3_reg_2972 <= sext_ln1116_3_fu_1299_p1;
        sext_ln1116_40_reg_3167 <= sext_ln1116_40_fu_1455_p1;
        sext_ln1116_41_reg_3172 <= sext_ln1116_41_fu_1459_p1;
        sext_ln1116_42_reg_3177 <= sext_ln1116_42_fu_1463_p1;
        sext_ln1116_43_reg_3182 <= sext_ln1116_43_fu_1467_p1;
        sext_ln1116_44_reg_3187 <= sext_ln1116_44_fu_1471_p1;
        sext_ln1116_45_reg_3192 <= sext_ln1116_45_fu_1475_p1;
        sext_ln1116_46_reg_3197 <= sext_ln1116_46_fu_1479_p1;
        sext_ln1116_47_reg_3202 <= sext_ln1116_47_fu_1483_p1;
        sext_ln1116_4_reg_2977 <= sext_ln1116_4_fu_1303_p1;
        sext_ln1116_5_reg_2982 <= sext_ln1116_5_fu_1307_p1;
        sext_ln1116_6_reg_2987 <= sext_ln1116_6_fu_1311_p1;
        sext_ln1116_7_reg_2992 <= sext_ln1116_7_fu_1315_p1;
        sext_ln1116_8_reg_2997 <= sext_ln1116_8_fu_1319_p1;
        sext_ln1116_9_reg_3002 <= sext_ln1116_9_fu_1323_p1;
        sext_ln1116_reg_2957 <= sext_ln1116_fu_1287_p1;
        sext_ln1192_1_reg_3007 <= sext_ln1192_1_fu_1327_p1;
        sext_ln1192_reg_3012 <= sext_ln1192_fu_1331_p1;
        sext_ln638_1_reg_3212 <= sext_ln638_1_fu_1491_p1;
        sext_ln638_reg_3207 <= sext_ln638_fu_1487_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln638_reg_3217_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        tmp_10_reg_3470 <= {{grp_fu_2629_p3[25:10]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln638_reg_3217_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_12_reg_3475 <= {{grp_fu_2645_p3[25:10]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln638_reg_3217_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        tmp_16_reg_3565 <= {{grp_fu_2677_p3[25:10]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln638_reg_3217_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        tmp_18_reg_3570 <= {{grp_fu_2693_p3[25:10]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln638_reg_3217_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_20_reg_3575 <= {{grp_fu_2709_p3[25:10]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln638_reg_3217_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        tmp_24_reg_3665 <= {{grp_fu_2741_p3[25:10]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln638_reg_3217_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        tmp_26_reg_3670 <= {{grp_fu_2757_p3[25:10]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln638_reg_3217_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_28_reg_3675 <= {{grp_fu_2773_p3[25:10]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln638_reg_3217 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        tmp_2_reg_3365 <= {{grp_fu_2549_p3[25:10]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln638_reg_3217_pp0_iter4_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        tmp_32_reg_3765 <= {{grp_fu_2805_p3[25:10]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln638_reg_3217_pp0_iter4_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        tmp_34_reg_3770 <= {{grp_fu_2821_p3[25:10]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln638_reg_3217_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_36_reg_3775 <= {{grp_fu_2837_p3[25:10]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln638_reg_3217_pp0_iter5_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        tmp_40_reg_3865 <= {{grp_fu_2869_p3[25:10]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln638_reg_3217_pp0_iter5_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        tmp_42_reg_3870 <= {{grp_fu_2885_p3[25:10]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln638_reg_3217_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_44_reg_3875 <= {{grp_fu_2901_p3[25:10]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln638_reg_3217_pp0_iter6_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        tmp_47_reg_3925 <= {{grp_fu_2925_p3[25:10]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln638_reg_3217_pp0_iter6_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        tmp_48_reg_3930 <= {{grp_fu_2933_p3[25:10]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln638_reg_3217_pp0_iter6_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_49_reg_3935 <= {{grp_fu_2941_p3[25:10]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln638_reg_3217 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        tmp_4_reg_3370 <= {{grp_fu_2565_p3[25:10]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln638_reg_3217 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_6_reg_3375 <= {{grp_fu_2581_p3[25:10]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln638_reg_3217_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        tmp_s_reg_3465 <= {{grp_fu_2613_p3[25:10]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln638_fu_1495_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        zext_ln642_reg_3226[6 : 0] <= zext_ln642_fu_1507_p1[6 : 0];
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        L2_BIAS_V_ce0 = 1'b1;
    end else begin
        L2_BIAS_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        L2_WEIGHTS_V_0_ce0 = 1'b1;
    end else begin
        L2_WEIGHTS_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        L2_WEIGHTS_V_10_ce0 = 1'b1;
    end else begin
        L2_WEIGHTS_V_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        L2_WEIGHTS_V_11_ce0 = 1'b1;
    end else begin
        L2_WEIGHTS_V_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        L2_WEIGHTS_V_12_ce0 = 1'b1;
    end else begin
        L2_WEIGHTS_V_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        L2_WEIGHTS_V_13_ce0 = 1'b1;
    end else begin
        L2_WEIGHTS_V_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        L2_WEIGHTS_V_14_ce0 = 1'b1;
    end else begin
        L2_WEIGHTS_V_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        L2_WEIGHTS_V_15_ce0 = 1'b1;
    end else begin
        L2_WEIGHTS_V_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        L2_WEIGHTS_V_16_ce0 = 1'b1;
    end else begin
        L2_WEIGHTS_V_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        L2_WEIGHTS_V_17_ce0 = 1'b1;
    end else begin
        L2_WEIGHTS_V_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        L2_WEIGHTS_V_18_ce0 = 1'b1;
    end else begin
        L2_WEIGHTS_V_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        L2_WEIGHTS_V_19_ce0 = 1'b1;
    end else begin
        L2_WEIGHTS_V_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        L2_WEIGHTS_V_1_ce0 = 1'b1;
    end else begin
        L2_WEIGHTS_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        L2_WEIGHTS_V_20_ce0 = 1'b1;
    end else begin
        L2_WEIGHTS_V_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        L2_WEIGHTS_V_21_ce0 = 1'b1;
    end else begin
        L2_WEIGHTS_V_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        L2_WEIGHTS_V_22_ce0 = 1'b1;
    end else begin
        L2_WEIGHTS_V_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        L2_WEIGHTS_V_23_ce0 = 1'b1;
    end else begin
        L2_WEIGHTS_V_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        L2_WEIGHTS_V_24_ce0 = 1'b1;
    end else begin
        L2_WEIGHTS_V_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        L2_WEIGHTS_V_25_ce0 = 1'b1;
    end else begin
        L2_WEIGHTS_V_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        L2_WEIGHTS_V_26_ce0 = 1'b1;
    end else begin
        L2_WEIGHTS_V_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        L2_WEIGHTS_V_27_ce0 = 1'b1;
    end else begin
        L2_WEIGHTS_V_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        L2_WEIGHTS_V_28_ce0 = 1'b1;
    end else begin
        L2_WEIGHTS_V_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        L2_WEIGHTS_V_29_ce0 = 1'b1;
    end else begin
        L2_WEIGHTS_V_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        L2_WEIGHTS_V_2_ce0 = 1'b1;
    end else begin
        L2_WEIGHTS_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        L2_WEIGHTS_V_30_ce0 = 1'b1;
    end else begin
        L2_WEIGHTS_V_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        L2_WEIGHTS_V_31_ce0 = 1'b1;
    end else begin
        L2_WEIGHTS_V_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        L2_WEIGHTS_V_32_ce0 = 1'b1;
    end else begin
        L2_WEIGHTS_V_32_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        L2_WEIGHTS_V_33_ce0 = 1'b1;
    end else begin
        L2_WEIGHTS_V_33_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        L2_WEIGHTS_V_34_ce0 = 1'b1;
    end else begin
        L2_WEIGHTS_V_34_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        L2_WEIGHTS_V_35_ce0 = 1'b1;
    end else begin
        L2_WEIGHTS_V_35_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        L2_WEIGHTS_V_36_ce0 = 1'b1;
    end else begin
        L2_WEIGHTS_V_36_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        L2_WEIGHTS_V_37_ce0 = 1'b1;
    end else begin
        L2_WEIGHTS_V_37_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        L2_WEIGHTS_V_38_ce0 = 1'b1;
    end else begin
        L2_WEIGHTS_V_38_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        L2_WEIGHTS_V_39_ce0 = 1'b1;
    end else begin
        L2_WEIGHTS_V_39_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        L2_WEIGHTS_V_3_ce0 = 1'b1;
    end else begin
        L2_WEIGHTS_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        L2_WEIGHTS_V_40_ce0 = 1'b1;
    end else begin
        L2_WEIGHTS_V_40_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        L2_WEIGHTS_V_41_ce0 = 1'b1;
    end else begin
        L2_WEIGHTS_V_41_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        L2_WEIGHTS_V_42_ce0 = 1'b1;
    end else begin
        L2_WEIGHTS_V_42_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        L2_WEIGHTS_V_43_ce0 = 1'b1;
    end else begin
        L2_WEIGHTS_V_43_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        L2_WEIGHTS_V_44_ce0 = 1'b1;
    end else begin
        L2_WEIGHTS_V_44_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        L2_WEIGHTS_V_45_ce0 = 1'b1;
    end else begin
        L2_WEIGHTS_V_45_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        L2_WEIGHTS_V_46_ce0 = 1'b1;
    end else begin
        L2_WEIGHTS_V_46_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        L2_WEIGHTS_V_47_ce0 = 1'b1;
    end else begin
        L2_WEIGHTS_V_47_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        L2_WEIGHTS_V_48_ce0 = 1'b1;
    end else begin
        L2_WEIGHTS_V_48_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        L2_WEIGHTS_V_49_ce0 = 1'b1;
    end else begin
        L2_WEIGHTS_V_49_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        L2_WEIGHTS_V_4_ce0 = 1'b1;
    end else begin
        L2_WEIGHTS_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        L2_WEIGHTS_V_50_ce0 = 1'b1;
    end else begin
        L2_WEIGHTS_V_50_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        L2_WEIGHTS_V_51_ce0 = 1'b1;
    end else begin
        L2_WEIGHTS_V_51_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        L2_WEIGHTS_V_5_ce0 = 1'b1;
    end else begin
        L2_WEIGHTS_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        L2_WEIGHTS_V_6_ce0 = 1'b1;
    end else begin
        L2_WEIGHTS_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        L2_WEIGHTS_V_7_ce0 = 1'b1;
    end else begin
        L2_WEIGHTS_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        L2_WEIGHTS_V_8_ce0 = 1'b1;
    end else begin
        L2_WEIGHTS_V_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        L2_WEIGHTS_V_9_ce0 = 1'b1;
    end else begin
        L2_WEIGHTS_V_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln638_fu_1495_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state32) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln638_reg_3217 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_i_0_phi_fu_1280_p4 = i_reg_3221;
    end else begin
        ap_phi_mux_i_0_phi_fu_1280_p4 = i_0_reg_1276;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        y_L3_V_ce0 = 1'b1;
    end else begin
        y_L3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln638_reg_3217_pp0_iter7_reg == 1'd0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        y_L3_V_we0 = 1'b1;
    end else begin
        y_L3_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln638_fu_1495_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln638_fu_1495_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((~((ap_enable_reg_pp0_iter6 == 1'b0) & (1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else if (((ap_enable_reg_pp0_iter6 == 1'b0) & (1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign L2_BIAS_V_address0 = zext_ln642_fu_1507_p1;

assign L2_WEIGHTS_V_0_address0 = zext_ln642_fu_1507_p1;

assign L2_WEIGHTS_V_10_address0 = zext_ln642_reg_3226;

assign L2_WEIGHTS_V_11_address0 = zext_ln642_reg_3226;

assign L2_WEIGHTS_V_12_address0 = zext_ln642_reg_3226;

assign L2_WEIGHTS_V_13_address0 = zext_ln642_reg_3226;

assign L2_WEIGHTS_V_14_address0 = zext_ln642_reg_3226;

assign L2_WEIGHTS_V_15_address0 = zext_ln642_reg_3226;

assign L2_WEIGHTS_V_16_address0 = zext_ln642_reg_3226_pp0_iter1_reg;

assign L2_WEIGHTS_V_17_address0 = zext_ln642_reg_3226_pp0_iter1_reg;

assign L2_WEIGHTS_V_18_address0 = zext_ln642_reg_3226_pp0_iter1_reg;

assign L2_WEIGHTS_V_19_address0 = zext_ln642_reg_3226_pp0_iter1_reg;

assign L2_WEIGHTS_V_1_address0 = zext_ln642_fu_1507_p1;

assign L2_WEIGHTS_V_20_address0 = zext_ln642_reg_3226_pp0_iter1_reg;

assign L2_WEIGHTS_V_21_address0 = zext_ln642_reg_3226_pp0_iter1_reg;

assign L2_WEIGHTS_V_22_address0 = zext_ln642_reg_3226_pp0_iter1_reg;

assign L2_WEIGHTS_V_23_address0 = zext_ln642_reg_3226_pp0_iter1_reg;

assign L2_WEIGHTS_V_24_address0 = zext_ln642_reg_3226_pp0_iter2_reg;

assign L2_WEIGHTS_V_25_address0 = zext_ln642_reg_3226_pp0_iter2_reg;

assign L2_WEIGHTS_V_26_address0 = zext_ln642_reg_3226_pp0_iter2_reg;

assign L2_WEIGHTS_V_27_address0 = zext_ln642_reg_3226_pp0_iter2_reg;

assign L2_WEIGHTS_V_28_address0 = zext_ln642_reg_3226_pp0_iter2_reg;

assign L2_WEIGHTS_V_29_address0 = zext_ln642_reg_3226_pp0_iter2_reg;

assign L2_WEIGHTS_V_2_address0 = zext_ln642_fu_1507_p1;

assign L2_WEIGHTS_V_30_address0 = zext_ln642_reg_3226_pp0_iter2_reg;

assign L2_WEIGHTS_V_31_address0 = zext_ln642_reg_3226_pp0_iter2_reg;

assign L2_WEIGHTS_V_32_address0 = zext_ln642_reg_3226_pp0_iter3_reg;

assign L2_WEIGHTS_V_33_address0 = zext_ln642_reg_3226_pp0_iter3_reg;

assign L2_WEIGHTS_V_34_address0 = zext_ln642_reg_3226_pp0_iter3_reg;

assign L2_WEIGHTS_V_35_address0 = zext_ln642_reg_3226_pp0_iter3_reg;

assign L2_WEIGHTS_V_36_address0 = zext_ln642_reg_3226_pp0_iter3_reg;

assign L2_WEIGHTS_V_37_address0 = zext_ln642_reg_3226_pp0_iter3_reg;

assign L2_WEIGHTS_V_38_address0 = zext_ln642_reg_3226_pp0_iter3_reg;

assign L2_WEIGHTS_V_39_address0 = zext_ln642_reg_3226_pp0_iter3_reg;

assign L2_WEIGHTS_V_3_address0 = zext_ln642_fu_1507_p1;

assign L2_WEIGHTS_V_40_address0 = zext_ln642_reg_3226_pp0_iter4_reg;

assign L2_WEIGHTS_V_41_address0 = zext_ln642_reg_3226_pp0_iter4_reg;

assign L2_WEIGHTS_V_42_address0 = zext_ln642_reg_3226_pp0_iter4_reg;

assign L2_WEIGHTS_V_43_address0 = zext_ln642_reg_3226_pp0_iter4_reg;

assign L2_WEIGHTS_V_44_address0 = zext_ln642_reg_3226_pp0_iter4_reg;

assign L2_WEIGHTS_V_45_address0 = zext_ln642_reg_3226_pp0_iter4_reg;

assign L2_WEIGHTS_V_46_address0 = zext_ln642_reg_3226_pp0_iter4_reg;

assign L2_WEIGHTS_V_47_address0 = zext_ln642_reg_3226_pp0_iter4_reg;

assign L2_WEIGHTS_V_48_address0 = zext_ln642_reg_3226_pp0_iter5_reg;

assign L2_WEIGHTS_V_49_address0 = zext_ln642_reg_3226_pp0_iter5_reg;

assign L2_WEIGHTS_V_4_address0 = zext_ln642_fu_1507_p1;

assign L2_WEIGHTS_V_50_address0 = zext_ln642_reg_3226_pp0_iter5_reg;

assign L2_WEIGHTS_V_51_address0 = zext_ln642_reg_3226_pp0_iter5_reg;

assign L2_WEIGHTS_V_5_address0 = zext_ln642_fu_1507_p1;

assign L2_WEIGHTS_V_6_address0 = zext_ln642_fu_1507_p1;

assign L2_WEIGHTS_V_7_address0 = zext_ln642_fu_1507_p1;

assign L2_WEIGHTS_V_8_address0 = zext_ln642_reg_3226;

assign L2_WEIGHTS_V_9_address0 = zext_ln642_reg_3226;

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd5];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage3_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage2_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage3_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage2_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage3_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage1_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage2_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage3_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage1_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign grp_fu_2541_p0 = sext_ln1116_reg_2957;

assign grp_fu_2549_p0 = sext_ln1116_1_reg_2962;

assign grp_fu_2557_p0 = sext_ln1116_2_reg_2967;

assign grp_fu_2557_p2 = {{tmp_2_reg_3365}, {10'd0}};

assign grp_fu_2565_p0 = sext_ln1116_3_reg_2972;

assign grp_fu_2565_p2 = {{tmp_3_fu_1580_p4}, {10'd0}};

assign grp_fu_2573_p0 = sext_ln1116_4_reg_2977;

assign grp_fu_2573_p2 = {{tmp_4_reg_3370}, {10'd0}};

assign grp_fu_2581_p0 = sext_ln1116_5_reg_2982;

assign grp_fu_2581_p2 = {{tmp_5_fu_1619_p4}, {10'd0}};

assign grp_fu_2589_p0 = sext_ln1116_6_reg_2987;

assign grp_fu_2589_p2 = {{tmp_6_reg_3375}, {10'd0}};

assign grp_fu_2597_p0 = sext_ln1116_7_reg_2992;

assign grp_fu_2597_p2 = {{tmp_7_fu_1658_p4}, {10'd0}};

assign grp_fu_2605_p0 = sext_ln1116_8_reg_2997;

assign grp_fu_2605_p2 = {{tmp_8_reg_3425}, {10'd0}};

assign grp_fu_2613_p0 = sext_ln1116_9_reg_3002;

assign grp_fu_2613_p2 = {{tmp_9_fu_1697_p4}, {10'd0}};

assign grp_fu_2621_p0 = sext_ln1192_1_reg_3007;

assign grp_fu_2621_p2 = {{tmp_s_reg_3465}, {10'd0}};

assign grp_fu_2629_p0 = sext_ln1192_reg_3012;

assign grp_fu_2629_p2 = {{tmp_1_fu_1736_p4}, {10'd0}};

assign grp_fu_2637_p0 = sext_ln1116_10_reg_3017;

assign grp_fu_2637_p2 = {{tmp_10_reg_3470}, {10'd0}};

assign grp_fu_2645_p0 = sext_ln1116_11_reg_3022;

assign grp_fu_2645_p2 = {{tmp_11_fu_1775_p4}, {10'd0}};

assign grp_fu_2653_p0 = sext_ln1116_12_reg_3027;

assign grp_fu_2653_p2 = {{tmp_12_reg_3475}, {10'd0}};

assign grp_fu_2661_p0 = sext_ln1116_13_reg_3032;

assign grp_fu_2661_p2 = {{tmp_13_fu_1814_p4}, {10'd0}};

assign grp_fu_2669_p0 = sext_ln1116_14_reg_3037;

assign grp_fu_2669_p2 = {{tmp_14_reg_3525}, {10'd0}};

assign grp_fu_2677_p0 = sext_ln1116_15_reg_3042;

assign grp_fu_2677_p2 = {{tmp_15_fu_1853_p4}, {10'd0}};

assign grp_fu_2685_p0 = sext_ln1116_16_reg_3047;

assign grp_fu_2685_p2 = {{tmp_16_reg_3565}, {10'd0}};

assign grp_fu_2693_p0 = sext_ln1116_17_reg_3052;

assign grp_fu_2693_p2 = {{tmp_17_fu_1892_p4}, {10'd0}};

assign grp_fu_2701_p0 = sext_ln1116_18_reg_3057;

assign grp_fu_2701_p2 = {{tmp_18_reg_3570}, {10'd0}};

assign grp_fu_2709_p0 = sext_ln1116_19_reg_3062;

assign grp_fu_2709_p2 = {{tmp_19_fu_1931_p4}, {10'd0}};

assign grp_fu_2717_p0 = sext_ln1116_20_reg_3067;

assign grp_fu_2717_p2 = {{tmp_20_reg_3575}, {10'd0}};

assign grp_fu_2725_p0 = sext_ln1116_21_reg_3072;

assign grp_fu_2725_p2 = {{tmp_21_fu_1970_p4}, {10'd0}};

assign grp_fu_2733_p0 = sext_ln1116_22_reg_3077;

assign grp_fu_2733_p2 = {{tmp_22_reg_3625}, {10'd0}};

assign grp_fu_2741_p0 = sext_ln1116_23_reg_3082;

assign grp_fu_2741_p2 = {{tmp_23_fu_2009_p4}, {10'd0}};

assign grp_fu_2749_p0 = sext_ln1116_24_reg_3087;

assign grp_fu_2749_p2 = {{tmp_24_reg_3665}, {10'd0}};

assign grp_fu_2757_p0 = sext_ln1116_25_reg_3092;

assign grp_fu_2757_p2 = {{tmp_25_fu_2048_p4}, {10'd0}};

assign grp_fu_2765_p0 = sext_ln1116_26_reg_3097;

assign grp_fu_2765_p2 = {{tmp_26_reg_3670}, {10'd0}};

assign grp_fu_2773_p0 = sext_ln1116_27_reg_3102;

assign grp_fu_2773_p2 = {{tmp_27_fu_2087_p4}, {10'd0}};

assign grp_fu_2781_p0 = sext_ln1116_28_reg_3107;

assign grp_fu_2781_p2 = {{tmp_28_reg_3675}, {10'd0}};

assign grp_fu_2789_p0 = sext_ln1116_29_reg_3112;

assign grp_fu_2789_p2 = {{tmp_29_fu_2126_p4}, {10'd0}};

assign grp_fu_2797_p0 = sext_ln1116_30_reg_3117;

assign grp_fu_2797_p2 = {{tmp_30_reg_3725}, {10'd0}};

assign grp_fu_2805_p0 = sext_ln1116_31_reg_3122;

assign grp_fu_2805_p2 = {{tmp_31_fu_2165_p4}, {10'd0}};

assign grp_fu_2813_p0 = sext_ln1116_32_reg_3127;

assign grp_fu_2813_p2 = {{tmp_32_reg_3765}, {10'd0}};

assign grp_fu_2821_p0 = sext_ln1116_33_reg_3132;

assign grp_fu_2821_p2 = {{tmp_33_fu_2204_p4}, {10'd0}};

assign grp_fu_2829_p0 = sext_ln1116_34_reg_3137;

assign grp_fu_2829_p2 = {{tmp_34_reg_3770}, {10'd0}};

assign grp_fu_2837_p0 = sext_ln1116_35_reg_3142;

assign grp_fu_2837_p2 = {{tmp_35_fu_2243_p4}, {10'd0}};

assign grp_fu_2845_p0 = sext_ln1116_36_reg_3147;

assign grp_fu_2845_p2 = {{tmp_36_reg_3775}, {10'd0}};

assign grp_fu_2853_p0 = sext_ln1116_37_reg_3152;

assign grp_fu_2853_p2 = {{tmp_37_fu_2282_p4}, {10'd0}};

assign grp_fu_2861_p0 = sext_ln1116_38_reg_3157;

assign grp_fu_2861_p2 = {{tmp_38_reg_3825}, {10'd0}};

assign grp_fu_2869_p0 = sext_ln1116_39_reg_3162;

assign grp_fu_2869_p2 = {{tmp_39_fu_2321_p4}, {10'd0}};

assign grp_fu_2877_p0 = sext_ln1116_40_reg_3167;

assign grp_fu_2877_p2 = {{tmp_40_reg_3865}, {10'd0}};

assign grp_fu_2885_p0 = sext_ln1116_41_reg_3172;

assign grp_fu_2885_p2 = {{tmp_41_fu_2360_p4}, {10'd0}};

assign grp_fu_2893_p0 = sext_ln1116_42_reg_3177;

assign grp_fu_2893_p2 = {{tmp_42_reg_3870}, {10'd0}};

assign grp_fu_2901_p0 = sext_ln1116_43_reg_3182;

assign grp_fu_2901_p2 = {{tmp_43_fu_2399_p4}, {10'd0}};

assign grp_fu_2909_p0 = sext_ln1116_44_reg_3187;

assign grp_fu_2909_p2 = {{tmp_44_reg_3875}, {10'd0}};

assign grp_fu_2917_p0 = sext_ln1116_45_reg_3192;

assign grp_fu_2917_p2 = {{tmp_45_fu_2438_p4}, {10'd0}};

assign grp_fu_2925_p0 = sext_ln1116_46_reg_3197;

assign grp_fu_2925_p2 = {{tmp_46_reg_3905}, {10'd0}};

assign grp_fu_2933_p0 = sext_ln1116_47_reg_3202;

assign grp_fu_2933_p2 = {{tmp_47_reg_3925}, {10'd0}};

assign grp_fu_2941_p0 = sext_ln638_reg_3207;

assign grp_fu_2941_p2 = {{tmp_48_reg_3930}, {10'd0}};

assign grp_fu_2949_p0 = sext_ln638_1_reg_3212;

assign grp_fu_2949_p2 = {{tmp_49_reg_3935}, {10'd0}};

assign i_fu_1501_p2 = (ap_phi_mux_i_0_phi_fu_1280_p4 + 7'd1);

assign icmp_ln638_fu_1495_p2 = ((ap_phi_mux_i_0_phi_fu_1280_p4 == 7'd104) ? 1'b1 : 1'b0);

assign sext_ln1116_10_fu_1335_p1 = $signed(x_6_0_V_read);

assign sext_ln1116_11_fu_1339_p1 = $signed(x_6_1_V_read);

assign sext_ln1116_12_fu_1343_p1 = $signed(x_7_0_V_read);

assign sext_ln1116_13_fu_1347_p1 = $signed(x_7_1_V_read);

assign sext_ln1116_14_fu_1351_p1 = $signed(x_8_0_V_read);

assign sext_ln1116_15_fu_1355_p1 = $signed(x_8_1_V_read);

assign sext_ln1116_16_fu_1359_p1 = $signed(x_9_0_V_read);

assign sext_ln1116_17_fu_1363_p1 = $signed(x_9_1_V_read);

assign sext_ln1116_18_fu_1367_p1 = $signed(x_10_0_V_read);

assign sext_ln1116_19_fu_1371_p1 = $signed(x_10_1_V_read);

assign sext_ln1116_1_fu_1291_p1 = $signed(x_0_1_V_read);

assign sext_ln1116_20_fu_1375_p1 = $signed(x_11_0_V_read);

assign sext_ln1116_21_fu_1379_p1 = $signed(x_11_1_V_read);

assign sext_ln1116_22_fu_1383_p1 = $signed(x_12_0_V_read);

assign sext_ln1116_23_fu_1387_p1 = $signed(x_12_1_V_read);

assign sext_ln1116_24_fu_1391_p1 = $signed(x_13_0_V_read);

assign sext_ln1116_25_fu_1395_p1 = $signed(x_13_1_V_read);

assign sext_ln1116_26_fu_1399_p1 = $signed(x_14_0_V_read);

assign sext_ln1116_27_fu_1403_p1 = $signed(x_14_1_V_read);

assign sext_ln1116_28_fu_1407_p1 = $signed(x_15_0_V_read);

assign sext_ln1116_29_fu_1411_p1 = $signed(x_15_1_V_read);

assign sext_ln1116_2_fu_1295_p1 = $signed(x_1_0_V_read);

assign sext_ln1116_30_fu_1415_p1 = $signed(x_16_0_V_read);

assign sext_ln1116_31_fu_1419_p1 = $signed(x_16_1_V_read);

assign sext_ln1116_32_fu_1423_p1 = $signed(x_17_0_V_read);

assign sext_ln1116_33_fu_1427_p1 = $signed(x_17_1_V_read);

assign sext_ln1116_34_fu_1431_p1 = $signed(x_18_0_V_read);

assign sext_ln1116_35_fu_1435_p1 = $signed(x_18_1_V_read);

assign sext_ln1116_36_fu_1439_p1 = $signed(x_19_0_V_read);

assign sext_ln1116_37_fu_1443_p1 = $signed(x_19_1_V_read);

assign sext_ln1116_38_fu_1447_p1 = $signed(x_20_0_V_read);

assign sext_ln1116_39_fu_1451_p1 = $signed(x_20_1_V_read);

assign sext_ln1116_3_fu_1299_p1 = $signed(x_1_1_V_read);

assign sext_ln1116_40_fu_1455_p1 = $signed(x_21_0_V_read);

assign sext_ln1116_41_fu_1459_p1 = $signed(x_21_1_V_read);

assign sext_ln1116_42_fu_1463_p1 = $signed(x_22_0_V_read);

assign sext_ln1116_43_fu_1467_p1 = $signed(x_22_1_V_read);

assign sext_ln1116_44_fu_1471_p1 = $signed(x_23_0_V_read);

assign sext_ln1116_45_fu_1475_p1 = $signed(x_23_1_V_read);

assign sext_ln1116_46_fu_1479_p1 = $signed(x_24_0_V_read);

assign sext_ln1116_47_fu_1483_p1 = $signed(x_24_1_V_read);

assign sext_ln1116_4_fu_1303_p1 = $signed(x_2_0_V_read);

assign sext_ln1116_5_fu_1307_p1 = $signed(x_2_1_V_read);

assign sext_ln1116_6_fu_1311_p1 = $signed(x_3_0_V_read);

assign sext_ln1116_7_fu_1315_p1 = $signed(x_3_1_V_read);

assign sext_ln1116_8_fu_1319_p1 = $signed(x_4_0_V_read);

assign sext_ln1116_9_fu_1323_p1 = $signed(x_4_1_V_read);

assign sext_ln1116_fu_1287_p1 = $signed(x_0_0_V_read);

assign sext_ln1192_1_fu_1327_p1 = $signed(x_5_0_V_read);

assign sext_ln1192_fu_1331_p1 = $signed(x_5_1_V_read);

assign sext_ln638_1_fu_1491_p1 = $signed(x_25_1_V_read);

assign sext_ln638_fu_1487_p1 = $signed(x_25_0_V_read);

assign shl_ln_fu_1523_p3 = {{before_relu_V_reg_3320}, {10'd0}};

assign tmp_11_fu_1775_p4 = {{grp_fu_2637_p3[25:10]}};

assign tmp_13_fu_1814_p4 = {{grp_fu_2653_p3[25:10]}};

assign tmp_15_fu_1853_p4 = {{grp_fu_2669_p3[25:10]}};

assign tmp_17_fu_1892_p4 = {{grp_fu_2685_p3[25:10]}};

assign tmp_19_fu_1931_p4 = {{grp_fu_2701_p3[25:10]}};

assign tmp_1_fu_1736_p4 = {{grp_fu_2621_p3[25:10]}};

assign tmp_21_fu_1970_p4 = {{grp_fu_2717_p3[25:10]}};

assign tmp_23_fu_2009_p4 = {{grp_fu_2733_p3[25:10]}};

assign tmp_25_fu_2048_p4 = {{grp_fu_2749_p3[25:10]}};

assign tmp_27_fu_2087_p4 = {{grp_fu_2765_p3[25:10]}};

assign tmp_29_fu_2126_p4 = {{grp_fu_2781_p3[25:10]}};

assign tmp_31_fu_2165_p4 = {{grp_fu_2797_p3[25:10]}};

assign tmp_33_fu_2204_p4 = {{grp_fu_2813_p3[25:10]}};

assign tmp_35_fu_2243_p4 = {{grp_fu_2829_p3[25:10]}};

assign tmp_37_fu_2282_p4 = {{grp_fu_2845_p3[25:10]}};

assign tmp_39_fu_2321_p4 = {{grp_fu_2861_p3[25:10]}};

assign tmp_3_fu_1580_p4 = {{grp_fu_2557_p3[25:10]}};

assign tmp_41_fu_2360_p4 = {{grp_fu_2877_p3[25:10]}};

assign tmp_43_fu_2399_p4 = {{grp_fu_2893_p3[25:10]}};

assign tmp_45_fu_2438_p4 = {{grp_fu_2909_p3[25:10]}};

assign tmp_52_fu_1537_p4 = {{grp_fu_2541_p3[21:10]}};

assign tmp_53_fu_1546_p3 = {{tmp_52_fu_1537_p4}, {10'd0}};

assign tmp_5_fu_1619_p4 = {{grp_fu_2573_p3[25:10]}};

assign tmp_7_fu_1658_p4 = {{grp_fu_2589_p3[25:10]}};

assign tmp_9_fu_1697_p4 = {{grp_fu_2605_p3[25:10]}};

assign y_L3_V_address0 = zext_ln642_reg_3226_pp0_iter7_reg;

assign y_L3_V_d0 = {{grp_fu_2949_p3[25:10]}};

assign zext_ln642_fu_1507_p1 = ap_phi_mux_i_0_phi_fu_1280_p4;

always @ (posedge ap_clk) begin
    zext_ln642_reg_3226[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln642_reg_3226_pp0_iter1_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln642_reg_3226_pp0_iter2_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln642_reg_3226_pp0_iter3_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln642_reg_3226_pp0_iter4_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln642_reg_3226_pp0_iter5_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln642_reg_3226_pp0_iter6_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln642_reg_3226_pp0_iter7_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
end

endmodule //L3_wlo_166
