// Seed: 1594698920
module module_0 (
    id_1
);
  inout wire id_1;
  tri0 id_2 = 1;
  assign module_1.id_6 = 0;
  tri id_3 = 1;
endmodule
module module_1 (
    output tri0 id_0,
    output tri1 id_1,
    input tri id_2,
    output tri id_3,
    input uwire id_4,
    output logic id_5,
    output uwire id_6
    , id_11,
    input tri0 id_7,
    output tri0 id_8,
    output supply1 id_9
);
  supply0 id_12;
  module_0 modCall_1 (id_11);
  assign id_6  = 1 == id_4;
  assign id_12 = 1;
  always @(negedge id_7) begin : LABEL_0
    id_5 <= 1;
  end
endmodule
