<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › sh › drivers › dma › dma-sh.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>dma-sh.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * arch/sh/drivers/dma/dma-sh.c</span>
<span class="cm"> *</span>
<span class="cm"> * SuperH On-chip DMAC Support</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2000 Takashi YOSHII</span>
<span class="cm"> * Copyright (C) 2003, 2004 Paul Mundt</span>
<span class="cm"> * Copyright (C) 2005 Andriy Skulysh</span>
<span class="cm"> *</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file &quot;COPYING&quot; in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;mach-dreamcast/mach/dma.h&gt;</span>
<span class="cp">#include &lt;asm/dma.h&gt;</span>
<span class="cp">#include &lt;asm/dma-register.h&gt;</span>
<span class="cp">#include &lt;cpu/dma-register.h&gt;</span>
<span class="cp">#include &lt;cpu/dma.h&gt;</span>

<span class="cm">/*</span>
<span class="cm"> * Define the default configuration for dual address memory-memory transfer.</span>
<span class="cm"> * The 0x400 value represents auto-request, external-&gt;external.</span>
<span class="cm"> */</span>
<span class="cp">#define RS_DUAL	(DM_INC | SM_INC | 0x400 | TS_INDEX2VAL(XMIT_SZ_32BIT))</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">dma_find_base</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">chan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">base</span> <span class="o">=</span> <span class="n">SH_DMAC_BASE0</span><span class="p">;</span>

<span class="cp">#ifdef SH_DMAC_BASE1</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">chan</span> <span class="o">&gt;=</span> <span class="mi">6</span><span class="p">)</span>
		<span class="n">base</span> <span class="o">=</span> <span class="n">SH_DMAC_BASE1</span><span class="p">;</span>
<span class="cp">#endif</span>

	<span class="k">return</span> <span class="n">base</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">dma_base_addr</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">chan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">base</span> <span class="o">=</span> <span class="n">dma_find_base</span><span class="p">(</span><span class="n">chan</span><span class="p">);</span>

	<span class="cm">/* Normalize offset calculation */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">chan</span> <span class="o">&gt;=</span> <span class="mi">9</span><span class="p">)</span>
		<span class="n">chan</span> <span class="o">-=</span> <span class="mi">6</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">chan</span> <span class="o">&gt;=</span> <span class="mi">4</span><span class="p">)</span>
		<span class="n">base</span> <span class="o">+=</span> <span class="mh">0x10</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">base</span> <span class="o">+</span> <span class="p">(</span><span class="n">chan</span> <span class="o">*</span> <span class="mh">0x10</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#ifdef CONFIG_SH_DMA_IRQ_MULTI</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">get_dmte_irq</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">chan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">chan</span> <span class="o">&gt;=</span> <span class="mi">6</span> <span class="o">?</span> <span class="n">DMTE6_IRQ</span> <span class="o">:</span> <span class="n">DMTE0_IRQ</span><span class="p">;</span>
<span class="p">}</span>
<span class="cp">#else</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dmte_irq_map</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">DMTE0_IRQ</span><span class="p">,</span> <span class="n">DMTE0_IRQ</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span> <span class="n">DMTE0_IRQ</span> <span class="o">+</span> <span class="mi">2</span><span class="p">,</span> <span class="n">DMTE0_IRQ</span> <span class="o">+</span> <span class="mi">3</span><span class="p">,</span>

<span class="cp">#ifdef DMTE4_IRQ</span>
	<span class="n">DMTE4_IRQ</span><span class="p">,</span> <span class="n">DMTE4_IRQ</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span>
<span class="cp">#endif</span>

<span class="cp">#ifdef DMTE6_IRQ</span>
	<span class="n">DMTE6_IRQ</span><span class="p">,</span> <span class="n">DMTE6_IRQ</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span>
<span class="cp">#endif</span>

<span class="cp">#ifdef DMTE8_IRQ</span>
	<span class="n">DMTE8_IRQ</span><span class="p">,</span> <span class="n">DMTE9_IRQ</span><span class="p">,</span> <span class="n">DMTE10_IRQ</span><span class="p">,</span> <span class="n">DMTE11_IRQ</span><span class="p">,</span>
<span class="cp">#endif</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">get_dmte_irq</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">chan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">dmte_irq_map</span><span class="p">[</span><span class="n">chan</span><span class="p">];</span>
<span class="p">}</span>
<span class="cp">#endif</span>

<span class="cm">/*</span>
<span class="cm"> * We determine the correct shift size based off of the CHCR transmit size</span>
<span class="cm"> * for the given channel. Since we know that it will take:</span>
<span class="cm"> *</span>
<span class="cm"> *	info-&gt;count &gt;&gt; ts_shift[transmit_size]</span>
<span class="cm"> *</span>
<span class="cm"> * iterations to complete the transfer.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ts_shift</span><span class="p">[]</span> <span class="o">=</span> <span class="n">TS_SHIFT</span><span class="p">;</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">calc_xmit_shift</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_channel</span> <span class="o">*</span><span class="n">chan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">chcr</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">dma_base_addr</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">)</span> <span class="o">+</span> <span class="n">CHCR</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">cnt</span> <span class="o">=</span> <span class="p">((</span><span class="n">chcr</span> <span class="o">&amp;</span> <span class="n">CHCR_TS_LOW_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">CHCR_TS_LOW_SHIFT</span><span class="p">)</span> <span class="o">|</span>
		<span class="p">((</span><span class="n">chcr</span> <span class="o">&amp;</span> <span class="n">CHCR_TS_HIGH_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">CHCR_TS_HIGH_SHIFT</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">ts_shift</span><span class="p">[</span><span class="n">cnt</span><span class="p">];</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * The transfer end interrupt must read the chcr register to end the</span>
<span class="cm"> * hardware interrupt active condition.</span>
<span class="cm"> * Besides that it needs to waken any waiting process, which should handle</span>
<span class="cm"> * setting up the next transfer.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">dma_tei</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dev_id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">dma_channel</span> <span class="o">*</span><span class="n">chan</span> <span class="o">=</span> <span class="n">dev_id</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">chcr</span><span class="p">;</span>

	<span class="n">chcr</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">dma_base_addr</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">)</span> <span class="o">+</span> <span class="n">CHCR</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">chcr</span> <span class="o">&amp;</span> <span class="n">CHCR_TE</span><span class="p">))</span>
		<span class="k">return</span> <span class="n">IRQ_NONE</span><span class="p">;</span>

	<span class="n">chcr</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">CHCR_IE</span> <span class="o">|</span> <span class="n">CHCR_DE</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">chcr</span><span class="p">,</span> <span class="p">(</span><span class="n">dma_base_addr</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">)</span> <span class="o">+</span> <span class="n">CHCR</span><span class="p">));</span>

	<span class="n">wake_up</span><span class="p">(</span><span class="o">&amp;</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">wait_queue</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">sh_dmac_request_dma</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_channel</span> <span class="o">*</span><span class="n">chan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">DMA_TEI_CAPABLE</span><span class="p">)))</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">request_irq</span><span class="p">(</span><span class="n">get_dmte_irq</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">),</span> <span class="n">dma_tei</span><span class="p">,</span> <span class="n">IRQF_SHARED</span><span class="p">,</span>
			   <span class="n">chan</span><span class="o">-&gt;</span><span class="n">dev_id</span><span class="p">,</span> <span class="n">chan</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sh_dmac_free_dma</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_channel</span> <span class="o">*</span><span class="n">chan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">free_irq</span><span class="p">(</span><span class="n">get_dmte_irq</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">),</span> <span class="n">chan</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">sh_dmac_configure_channel</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_channel</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">chcr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">chcr</span><span class="p">)</span>
		<span class="n">chcr</span> <span class="o">=</span> <span class="n">RS_DUAL</span> <span class="o">|</span> <span class="n">CHCR_IE</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">chcr</span> <span class="o">&amp;</span> <span class="n">CHCR_IE</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">chcr</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">CHCR_IE</span><span class="p">;</span>
		<span class="n">chan</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">DMA_TEI_CAPABLE</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">chan</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">DMA_TEI_CAPABLE</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">chcr</span><span class="p">,</span> <span class="p">(</span><span class="n">dma_base_addr</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">)</span> <span class="o">+</span> <span class="n">CHCR</span><span class="p">));</span>

	<span class="n">chan</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">DMA_CONFIGURED</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sh_dmac_enable_dma</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_channel</span> <span class="o">*</span><span class="n">chan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">irq</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">chcr</span><span class="p">;</span>

	<span class="n">chcr</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">dma_base_addr</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">)</span> <span class="o">+</span> <span class="n">CHCR</span><span class="p">);</span>
	<span class="n">chcr</span> <span class="o">|=</span> <span class="n">CHCR_DE</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">DMA_TEI_CAPABLE</span><span class="p">)</span>
		<span class="n">chcr</span> <span class="o">|=</span> <span class="n">CHCR_IE</span><span class="p">;</span>

	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">chcr</span><span class="p">,</span> <span class="p">(</span><span class="n">dma_base_addr</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">)</span> <span class="o">+</span> <span class="n">CHCR</span><span class="p">));</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">DMA_TEI_CAPABLE</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">irq</span> <span class="o">=</span> <span class="n">get_dmte_irq</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">);</span>
		<span class="n">enable_irq</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sh_dmac_disable_dma</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_channel</span> <span class="o">*</span><span class="n">chan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">irq</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">chcr</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">DMA_TEI_CAPABLE</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">irq</span> <span class="o">=</span> <span class="n">get_dmte_irq</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">);</span>
		<span class="n">disable_irq</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">chcr</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">dma_base_addr</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">)</span> <span class="o">+</span> <span class="n">CHCR</span><span class="p">);</span>
	<span class="n">chcr</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">CHCR_DE</span> <span class="o">|</span> <span class="n">CHCR_TE</span> <span class="o">|</span> <span class="n">CHCR_IE</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">chcr</span><span class="p">,</span> <span class="p">(</span><span class="n">dma_base_addr</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">)</span> <span class="o">+</span> <span class="n">CHCR</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">sh_dmac_xfer_dma</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_channel</span> <span class="o">*</span><span class="n">chan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/*</span>
<span class="cm">	 * If we haven&#39;t pre-configured the channel with special flags, use</span>
<span class="cm">	 * the defaults.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">DMA_CONFIGURED</span><span class="p">)))</span>
		<span class="n">sh_dmac_configure_channel</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">sh_dmac_disable_dma</span><span class="p">(</span><span class="n">chan</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Single-address mode usage note!</span>
<span class="cm">	 *</span>
<span class="cm">	 * It&#39;s important that we don&#39;t accidentally write any value to SAR/DAR</span>
<span class="cm">	 * (this includes 0) that hasn&#39;t been directly specified by the user if</span>
<span class="cm">	 * we&#39;re in single-address mode.</span>
<span class="cm">	 *</span>
<span class="cm">	 * In this case, only one address can be defined, anything else will</span>
<span class="cm">	 * result in a DMA address error interrupt (at least on the SH-4),</span>
<span class="cm">	 * which will subsequently halt the transfer.</span>
<span class="cm">	 *</span>
<span class="cm">	 * Channel 2 on the Dreamcast is a special case, as this is used for</span>
<span class="cm">	 * cascading to the PVR2 DMAC. In this case, we still need to write</span>
<span class="cm">	 * SAR and DAR, regardless of value, in order for cascading to work.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">sar</span> <span class="o">||</span> <span class="p">(</span><span class="n">mach_is_dreamcast</span><span class="p">()</span> <span class="o">&amp;&amp;</span>
			  <span class="n">chan</span><span class="o">-&gt;</span><span class="n">chan</span> <span class="o">==</span> <span class="n">PVR2_CASCADE_CHAN</span><span class="p">))</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">sar</span><span class="p">,</span> <span class="p">(</span><span class="n">dma_base_addr</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">)</span> <span class="o">+</span> <span class="n">SAR</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">dar</span> <span class="o">||</span> <span class="p">(</span><span class="n">mach_is_dreamcast</span><span class="p">()</span> <span class="o">&amp;&amp;</span>
			  <span class="n">chan</span><span class="o">-&gt;</span><span class="n">chan</span> <span class="o">==</span> <span class="n">PVR2_CASCADE_CHAN</span><span class="p">))</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">dar</span><span class="p">,</span> <span class="p">(</span><span class="n">dma_base_addr</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">)</span> <span class="o">+</span> <span class="n">DAR</span><span class="p">));</span>

	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">count</span> <span class="o">&gt;&gt;</span> <span class="n">calc_xmit_shift</span><span class="p">(</span><span class="n">chan</span><span class="p">),</span>
		<span class="p">(</span><span class="n">dma_base_addr</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">)</span> <span class="o">+</span> <span class="n">TCR</span><span class="p">));</span>

	<span class="n">sh_dmac_enable_dma</span><span class="p">(</span><span class="n">chan</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">sh_dmac_get_dma_residue</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_channel</span> <span class="o">*</span><span class="n">chan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">__raw_readl</span><span class="p">(</span><span class="n">dma_base_addr</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">)</span> <span class="o">+</span> <span class="n">CHCR</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">CHCR_DE</span><span class="p">))</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">dma_base_addr</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">)</span> <span class="o">+</span> <span class="n">TCR</span><span class="p">)</span>
		 <span class="o">&lt;&lt;</span> <span class="n">calc_xmit_shift</span><span class="p">(</span><span class="n">chan</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * DMAOR handling</span>
<span class="cm"> */</span>
<span class="cp">#if defined(CONFIG_CPU_SUBTYPE_SH7723)	|| \</span>
<span class="cp">    defined(CONFIG_CPU_SUBTYPE_SH7724)	|| \</span>
<span class="cp">    defined(CONFIG_CPU_SUBTYPE_SH7780)	|| \</span>
<span class="cp">    defined(CONFIG_CPU_SUBTYPE_SH7785)</span>
<span class="cp">#define NR_DMAOR	2</span>
<span class="cp">#else</span>
<span class="cp">#define NR_DMAOR	1</span>
<span class="cp">#endif</span>

<span class="cm">/*</span>
<span class="cm"> * DMAOR bases are broken out amongst channel groups. DMAOR0 manages</span>
<span class="cm"> * channels 0 - 5, DMAOR1 6 - 11 (optional).</span>
<span class="cm"> */</span>
<span class="cp">#define dmaor_read_reg(n)		__raw_readw(dma_find_base((n)*6))</span>
<span class="cp">#define dmaor_write_reg(n, data)	__raw_writew(data, dma_find_base(n)*6)</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">dmaor_reset</span><span class="p">(</span><span class="kt">int</span> <span class="n">no</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">dmaor</span> <span class="o">=</span> <span class="n">dmaor_read_reg</span><span class="p">(</span><span class="n">no</span><span class="p">);</span>

	<span class="cm">/* Try to clear the error flags first, incase they are set */</span>
	<span class="n">dmaor</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">DMAOR_NMIF</span> <span class="o">|</span> <span class="n">DMAOR_AE</span><span class="p">);</span>
	<span class="n">dmaor_write_reg</span><span class="p">(</span><span class="n">no</span><span class="p">,</span> <span class="n">dmaor</span><span class="p">);</span>

	<span class="n">dmaor</span> <span class="o">|=</span> <span class="n">DMAOR_INIT</span><span class="p">;</span>
	<span class="n">dmaor_write_reg</span><span class="p">(</span><span class="n">no</span><span class="p">,</span> <span class="n">dmaor</span><span class="p">);</span>

	<span class="cm">/* See if we got an error again */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">dmaor_read_reg</span><span class="p">(</span><span class="n">no</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">DMAOR_AE</span> <span class="o">|</span> <span class="n">DMAOR_NMIF</span><span class="p">)))</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;dma-sh: Can&#39;t initialize DMAOR.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * DMAE handling</span>
<span class="cm"> */</span>
<span class="cp">#ifdef CONFIG_CPU_SH4</span>

<span class="cp">#if defined(DMAE1_IRQ)</span>
<span class="cp">#define NR_DMAE		2</span>
<span class="cp">#else</span>
<span class="cp">#define NR_DMAE		1</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">dmae_name</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;DMAC Address Error0&quot;</span><span class="p">,</span>
	<span class="s">&quot;DMAC Address Error1&quot;</span>
<span class="p">};</span>

<span class="cp">#ifdef CONFIG_SH_DMA_IRQ_MULTI</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">get_dma_error_irq</span><span class="p">(</span><span class="kt">int</span> <span class="n">n</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">get_dmte_irq</span><span class="p">(</span><span class="n">n</span> <span class="o">*</span> <span class="mi">6</span><span class="p">);</span>
<span class="p">}</span>
<span class="cp">#else</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dmae_irq_map</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">DMAE0_IRQ</span><span class="p">,</span>

<span class="cp">#ifdef DMAE1_IRQ</span>
	<span class="n">DMAE1_IRQ</span><span class="p">,</span>
<span class="cp">#endif</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">get_dma_error_irq</span><span class="p">(</span><span class="kt">int</span> <span class="n">n</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">dmae_irq_map</span><span class="p">[</span><span class="n">n</span><span class="p">];</span>
<span class="p">}</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">dma_err</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dummy</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">NR_DMAOR</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">dmaor_reset</span><span class="p">(</span><span class="n">i</span><span class="p">);</span>

	<span class="n">disable_irq</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">dmae_irq_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">n</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">n</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">n</span> <span class="o">&lt;</span> <span class="n">NR_DMAE</span><span class="p">;</span> <span class="n">n</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">i</span> <span class="o">=</span> <span class="n">request_irq</span><span class="p">(</span><span class="n">get_dma_error_irq</span><span class="p">(</span><span class="n">n</span><span class="p">),</span> <span class="n">dma_err</span><span class="p">,</span>
				    <span class="n">IRQF_SHARED</span><span class="p">,</span> <span class="n">dmae_name</span><span class="p">[</span><span class="n">n</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">i</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;%s request_irq fail</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">dmae_name</span><span class="p">[</span><span class="n">n</span><span class="p">]);</span>
			<span class="k">return</span> <span class="n">i</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">dmae_irq_free</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">n</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">n</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">n</span> <span class="o">&lt;</span> <span class="n">NR_DMAE</span><span class="p">;</span> <span class="n">n</span><span class="o">++</span><span class="p">)</span>
		<span class="n">free_irq</span><span class="p">(</span><span class="n">get_dma_error_irq</span><span class="p">(</span><span class="n">n</span><span class="p">),</span> <span class="nb">NULL</span><span class="p">);</span>
<span class="p">}</span>
<span class="cp">#else</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">dmae_irq_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">dmae_irq_free</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
<span class="p">}</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">dma_ops</span> <span class="n">sh_dmac_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">request</span>	<span class="o">=</span> <span class="n">sh_dmac_request_dma</span><span class="p">,</span>
	<span class="p">.</span><span class="n">free</span>		<span class="o">=</span> <span class="n">sh_dmac_free_dma</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get_residue</span>	<span class="o">=</span> <span class="n">sh_dmac_get_dma_residue</span><span class="p">,</span>
	<span class="p">.</span><span class="n">xfer</span>		<span class="o">=</span> <span class="n">sh_dmac_xfer_dma</span><span class="p">,</span>
	<span class="p">.</span><span class="n">configure</span>	<span class="o">=</span> <span class="n">sh_dmac_configure_channel</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">dma_info</span> <span class="n">sh_dmac_info</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh_dmac&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nr_channels</span>	<span class="o">=</span> <span class="n">CONFIG_NR_ONCHIP_DMA_CHANNELS</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">sh_dmac_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">DMAC_CHANNELS_TEI_CAPABLE</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">sh_dmac_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">dma_info</span> <span class="o">*</span><span class="n">info</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">sh_dmac_info</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">rc</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Initialize DMAE, for parts that support it.</span>
<span class="cm">	 */</span>
	<span class="n">rc</span> <span class="o">=</span> <span class="n">dmae_irq_init</span><span class="p">();</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">rc</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">))</span>
		<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Initialize DMAOR, and clean up any error flags that may have</span>
<span class="cm">	 * been set.</span>
<span class="cm">	 */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">NR_DMAOR</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rc</span> <span class="o">=</span> <span class="n">dmaor_reset</span><span class="p">(</span><span class="n">i</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">rc</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">))</span>
			<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">register_dmac</span><span class="p">(</span><span class="n">info</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__exit</span> <span class="nf">sh_dmac_exit</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">dmae_irq_free</span><span class="p">();</span>
	<span class="n">unregister_dmac</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sh_dmac_info</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">subsys_initcall</span><span class="p">(</span><span class="n">sh_dmac_init</span><span class="p">);</span>
<span class="n">module_exit</span><span class="p">(</span><span class="n">sh_dmac_exit</span><span class="p">);</span>

<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Takashi YOSHII, Paul Mundt, Andriy Skulysh&quot;</span><span class="p">);</span>
<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;SuperH On-Chip DMAC Support&quot;</span><span class="p">);</span>
<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL&quot;</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
