Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Aug 26 00:24:06 2020
| Host         : DESKTOP-9GBQU5S running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 23 register/latch pins with no clock driven by root clock pin: sclk/M_ctr_q_reg[24]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 63 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.224        0.000                      0                  124        0.185        0.000                      0                  124        4.500        0.000                       0                    62  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               6.224        0.000                      0                  124        0.185        0.000                      0                  124        4.500        0.000                       0                    62  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        6.224ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.224ns  (required time - arrival time)
  Source:                 btn/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn/M_ctr_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.514ns  (logic 0.828ns (23.561%)  route 2.686ns (76.439%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.607     5.191    btn/CLK
    SLICE_X58Y73         FDRE                                         r  btn/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDRE (Prop_fdre_C_Q)         0.456     5.647 f  btn/M_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.687     6.334    btn/M_ctr_q_reg[4]
    SLICE_X59Y73         LUT4 (Prop_lut4_I1_O)        0.124     6.458 f  btn/M_last_q_i_3/O
                         net (fo=1, routed)           0.806     7.264    btn/M_last_q_i_3_n_0
    SLICE_X59Y74         LUT5 (Prop_lut5_I1_O)        0.124     7.388 f  btn/M_last_q_i_1/O
                         net (fo=4, routed)           0.677     8.064    btn/M_btn_out
    SLICE_X59Y74         LUT1 (Prop_lut1_I0_O)        0.124     8.188 r  btn/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.517     8.705    btn/sel
    SLICE_X58Y72         FDRE                                         r  btn/M_ctr_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.494    14.898    btn/CLK
    SLICE_X58Y72         FDRE                                         r  btn/M_ctr_q_reg[0]/C
                         clock pessimism              0.272    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X58Y72         FDRE (Setup_fdre_C_CE)      -0.205    14.930    btn/M_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.930    
                         arrival time                          -8.705    
  -------------------------------------------------------------------
                         slack                                  6.224    

Slack (MET) :             6.224ns  (required time - arrival time)
  Source:                 btn/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn/M_ctr_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.514ns  (logic 0.828ns (23.561%)  route 2.686ns (76.439%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.607     5.191    btn/CLK
    SLICE_X58Y73         FDRE                                         r  btn/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDRE (Prop_fdre_C_Q)         0.456     5.647 f  btn/M_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.687     6.334    btn/M_ctr_q_reg[4]
    SLICE_X59Y73         LUT4 (Prop_lut4_I1_O)        0.124     6.458 f  btn/M_last_q_i_3/O
                         net (fo=1, routed)           0.806     7.264    btn/M_last_q_i_3_n_0
    SLICE_X59Y74         LUT5 (Prop_lut5_I1_O)        0.124     7.388 f  btn/M_last_q_i_1/O
                         net (fo=4, routed)           0.677     8.064    btn/M_btn_out
    SLICE_X59Y74         LUT1 (Prop_lut1_I0_O)        0.124     8.188 r  btn/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.517     8.705    btn/sel
    SLICE_X58Y72         FDRE                                         r  btn/M_ctr_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.494    14.898    btn/CLK
    SLICE_X58Y72         FDRE                                         r  btn/M_ctr_q_reg[1]/C
                         clock pessimism              0.272    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X58Y72         FDRE (Setup_fdre_C_CE)      -0.205    14.930    btn/M_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.930    
                         arrival time                          -8.705    
  -------------------------------------------------------------------
                         slack                                  6.224    

Slack (MET) :             6.224ns  (required time - arrival time)
  Source:                 btn/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn/M_ctr_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.514ns  (logic 0.828ns (23.561%)  route 2.686ns (76.439%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.607     5.191    btn/CLK
    SLICE_X58Y73         FDRE                                         r  btn/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDRE (Prop_fdre_C_Q)         0.456     5.647 f  btn/M_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.687     6.334    btn/M_ctr_q_reg[4]
    SLICE_X59Y73         LUT4 (Prop_lut4_I1_O)        0.124     6.458 f  btn/M_last_q_i_3/O
                         net (fo=1, routed)           0.806     7.264    btn/M_last_q_i_3_n_0
    SLICE_X59Y74         LUT5 (Prop_lut5_I1_O)        0.124     7.388 f  btn/M_last_q_i_1/O
                         net (fo=4, routed)           0.677     8.064    btn/M_btn_out
    SLICE_X59Y74         LUT1 (Prop_lut1_I0_O)        0.124     8.188 r  btn/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.517     8.705    btn/sel
    SLICE_X58Y72         FDRE                                         r  btn/M_ctr_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.494    14.898    btn/CLK
    SLICE_X58Y72         FDRE                                         r  btn/M_ctr_q_reg[2]/C
                         clock pessimism              0.272    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X58Y72         FDRE (Setup_fdre_C_CE)      -0.205    14.930    btn/M_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.930    
                         arrival time                          -8.705    
  -------------------------------------------------------------------
                         slack                                  6.224    

Slack (MET) :             6.224ns  (required time - arrival time)
  Source:                 btn/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn/M_ctr_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.514ns  (logic 0.828ns (23.561%)  route 2.686ns (76.439%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.607     5.191    btn/CLK
    SLICE_X58Y73         FDRE                                         r  btn/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDRE (Prop_fdre_C_Q)         0.456     5.647 f  btn/M_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.687     6.334    btn/M_ctr_q_reg[4]
    SLICE_X59Y73         LUT4 (Prop_lut4_I1_O)        0.124     6.458 f  btn/M_last_q_i_3/O
                         net (fo=1, routed)           0.806     7.264    btn/M_last_q_i_3_n_0
    SLICE_X59Y74         LUT5 (Prop_lut5_I1_O)        0.124     7.388 f  btn/M_last_q_i_1/O
                         net (fo=4, routed)           0.677     8.064    btn/M_btn_out
    SLICE_X59Y74         LUT1 (Prop_lut1_I0_O)        0.124     8.188 r  btn/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.517     8.705    btn/sel
    SLICE_X58Y72         FDRE                                         r  btn/M_ctr_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.494    14.898    btn/CLK
    SLICE_X58Y72         FDRE                                         r  btn/M_ctr_q_reg[3]/C
                         clock pessimism              0.272    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X58Y72         FDRE (Setup_fdre_C_CE)      -0.205    14.930    btn/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.930    
                         arrival time                          -8.705    
  -------------------------------------------------------------------
                         slack                                  6.224    

Slack (MET) :             6.322ns  (required time - arrival time)
  Source:                 btn/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn/M_ctr_q_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.414ns  (logic 0.828ns (24.254%)  route 2.586ns (75.746%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.607     5.191    btn/CLK
    SLICE_X58Y73         FDRE                                         r  btn/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDRE (Prop_fdre_C_Q)         0.456     5.647 f  btn/M_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.687     6.334    btn/M_ctr_q_reg[4]
    SLICE_X59Y73         LUT4 (Prop_lut4_I1_O)        0.124     6.458 f  btn/M_last_q_i_3/O
                         net (fo=1, routed)           0.806     7.264    btn/M_last_q_i_3_n_0
    SLICE_X59Y74         LUT5 (Prop_lut5_I1_O)        0.124     7.388 f  btn/M_last_q_i_1/O
                         net (fo=4, routed)           0.677     8.064    btn/M_btn_out
    SLICE_X59Y74         LUT1 (Prop_lut1_I0_O)        0.124     8.188 r  btn/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.416     8.605    btn/sel
    SLICE_X58Y74         FDRE                                         r  btn/M_ctr_q_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.491    14.895    btn/CLK
    SLICE_X58Y74         FDRE                                         r  btn/M_ctr_q_reg[10]/C
                         clock pessimism              0.272    15.167    
                         clock uncertainty           -0.035    15.132    
    SLICE_X58Y74         FDRE (Setup_fdre_C_CE)      -0.205    14.927    btn/M_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.927    
                         arrival time                          -8.605    
  -------------------------------------------------------------------
                         slack                                  6.322    

Slack (MET) :             6.322ns  (required time - arrival time)
  Source:                 btn/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn/M_ctr_q_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.414ns  (logic 0.828ns (24.254%)  route 2.586ns (75.746%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.607     5.191    btn/CLK
    SLICE_X58Y73         FDRE                                         r  btn/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDRE (Prop_fdre_C_Q)         0.456     5.647 f  btn/M_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.687     6.334    btn/M_ctr_q_reg[4]
    SLICE_X59Y73         LUT4 (Prop_lut4_I1_O)        0.124     6.458 f  btn/M_last_q_i_3/O
                         net (fo=1, routed)           0.806     7.264    btn/M_last_q_i_3_n_0
    SLICE_X59Y74         LUT5 (Prop_lut5_I1_O)        0.124     7.388 f  btn/M_last_q_i_1/O
                         net (fo=4, routed)           0.677     8.064    btn/M_btn_out
    SLICE_X59Y74         LUT1 (Prop_lut1_I0_O)        0.124     8.188 r  btn/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.416     8.605    btn/sel
    SLICE_X58Y74         FDRE                                         r  btn/M_ctr_q_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.491    14.895    btn/CLK
    SLICE_X58Y74         FDRE                                         r  btn/M_ctr_q_reg[11]/C
                         clock pessimism              0.272    15.167    
                         clock uncertainty           -0.035    15.132    
    SLICE_X58Y74         FDRE (Setup_fdre_C_CE)      -0.205    14.927    btn/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         14.927    
                         arrival time                          -8.605    
  -------------------------------------------------------------------
                         slack                                  6.322    

Slack (MET) :             6.322ns  (required time - arrival time)
  Source:                 btn/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn/M_ctr_q_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.414ns  (logic 0.828ns (24.254%)  route 2.586ns (75.746%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.607     5.191    btn/CLK
    SLICE_X58Y73         FDRE                                         r  btn/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDRE (Prop_fdre_C_Q)         0.456     5.647 f  btn/M_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.687     6.334    btn/M_ctr_q_reg[4]
    SLICE_X59Y73         LUT4 (Prop_lut4_I1_O)        0.124     6.458 f  btn/M_last_q_i_3/O
                         net (fo=1, routed)           0.806     7.264    btn/M_last_q_i_3_n_0
    SLICE_X59Y74         LUT5 (Prop_lut5_I1_O)        0.124     7.388 f  btn/M_last_q_i_1/O
                         net (fo=4, routed)           0.677     8.064    btn/M_btn_out
    SLICE_X59Y74         LUT1 (Prop_lut1_I0_O)        0.124     8.188 r  btn/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.416     8.605    btn/sel
    SLICE_X58Y74         FDRE                                         r  btn/M_ctr_q_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.491    14.895    btn/CLK
    SLICE_X58Y74         FDRE                                         r  btn/M_ctr_q_reg[8]/C
                         clock pessimism              0.272    15.167    
                         clock uncertainty           -0.035    15.132    
    SLICE_X58Y74         FDRE (Setup_fdre_C_CE)      -0.205    14.927    btn/M_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         14.927    
                         arrival time                          -8.605    
  -------------------------------------------------------------------
                         slack                                  6.322    

Slack (MET) :             6.322ns  (required time - arrival time)
  Source:                 btn/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn/M_ctr_q_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.414ns  (logic 0.828ns (24.254%)  route 2.586ns (75.746%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.607     5.191    btn/CLK
    SLICE_X58Y73         FDRE                                         r  btn/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDRE (Prop_fdre_C_Q)         0.456     5.647 f  btn/M_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.687     6.334    btn/M_ctr_q_reg[4]
    SLICE_X59Y73         LUT4 (Prop_lut4_I1_O)        0.124     6.458 f  btn/M_last_q_i_3/O
                         net (fo=1, routed)           0.806     7.264    btn/M_last_q_i_3_n_0
    SLICE_X59Y74         LUT5 (Prop_lut5_I1_O)        0.124     7.388 f  btn/M_last_q_i_1/O
                         net (fo=4, routed)           0.677     8.064    btn/M_btn_out
    SLICE_X59Y74         LUT1 (Prop_lut1_I0_O)        0.124     8.188 r  btn/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.416     8.605    btn/sel
    SLICE_X58Y74         FDRE                                         r  btn/M_ctr_q_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.491    14.895    btn/CLK
    SLICE_X58Y74         FDRE                                         r  btn/M_ctr_q_reg[9]/C
                         clock pessimism              0.272    15.167    
                         clock uncertainty           -0.035    15.132    
    SLICE_X58Y74         FDRE (Setup_fdre_C_CE)      -0.205    14.927    btn/M_ctr_q_reg[9]
  -------------------------------------------------------------------
                         required time                         14.927    
                         arrival time                          -8.605    
  -------------------------------------------------------------------
                         slack                                  6.322    

Slack (MET) :             6.327ns  (required time - arrival time)
  Source:                 btn/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn/M_ctr_q_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.396ns  (logic 0.828ns (24.379%)  route 2.568ns (75.621%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 14.897 - 10.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.607     5.191    btn/CLK
    SLICE_X58Y73         FDRE                                         r  btn/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDRE (Prop_fdre_C_Q)         0.456     5.647 f  btn/M_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.687     6.334    btn/M_ctr_q_reg[4]
    SLICE_X59Y73         LUT4 (Prop_lut4_I1_O)        0.124     6.458 f  btn/M_last_q_i_3/O
                         net (fo=1, routed)           0.806     7.264    btn/M_last_q_i_3_n_0
    SLICE_X59Y74         LUT5 (Prop_lut5_I1_O)        0.124     7.388 f  btn/M_last_q_i_1/O
                         net (fo=4, routed)           0.677     8.064    btn/M_btn_out
    SLICE_X59Y74         LUT1 (Prop_lut1_I0_O)        0.124     8.188 r  btn/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.399     8.587    btn/sel
    SLICE_X58Y76         FDRE                                         r  btn/M_ctr_q_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.493    14.897    btn/CLK
    SLICE_X58Y76         FDRE                                         r  btn/M_ctr_q_reg[16]/C
                         clock pessimism              0.258    15.155    
                         clock uncertainty           -0.035    15.120    
    SLICE_X58Y76         FDRE (Setup_fdre_C_CE)      -0.205    14.915    btn/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         14.915    
                         arrival time                          -8.587    
  -------------------------------------------------------------------
                         slack                                  6.327    

Slack (MET) :             6.327ns  (required time - arrival time)
  Source:                 btn/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn/M_ctr_q_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.396ns  (logic 0.828ns (24.379%)  route 2.568ns (75.621%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 14.897 - 10.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.607     5.191    btn/CLK
    SLICE_X58Y73         FDRE                                         r  btn/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDRE (Prop_fdre_C_Q)         0.456     5.647 f  btn/M_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.687     6.334    btn/M_ctr_q_reg[4]
    SLICE_X59Y73         LUT4 (Prop_lut4_I1_O)        0.124     6.458 f  btn/M_last_q_i_3/O
                         net (fo=1, routed)           0.806     7.264    btn/M_last_q_i_3_n_0
    SLICE_X59Y74         LUT5 (Prop_lut5_I1_O)        0.124     7.388 f  btn/M_last_q_i_1/O
                         net (fo=4, routed)           0.677     8.064    btn/M_btn_out
    SLICE_X59Y74         LUT1 (Prop_lut1_I0_O)        0.124     8.188 r  btn/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.399     8.587    btn/sel
    SLICE_X58Y76         FDRE                                         r  btn/M_ctr_q_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.493    14.897    btn/CLK
    SLICE_X58Y76         FDRE                                         r  btn/M_ctr_q_reg[17]/C
                         clock pessimism              0.258    15.155    
                         clock uncertainty           -0.035    15.120    
    SLICE_X58Y76         FDRE (Setup_fdre_C_CE)      -0.205    14.915    btn/M_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         14.915    
                         arrival time                          -8.587    
  -------------------------------------------------------------------
                         slack                                  6.327    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 btn_pressed_detector/M_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_btn_pressed_dff_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.582     1.526    btn_pressed_detector/CLK
    SLICE_X60Y72         FDRE                                         r  btn_pressed_detector/M_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y72         FDRE (Prop_fdre_C_Q)         0.148     1.674 r  btn_pressed_detector/M_last_q_reg/Q
                         net (fo=1, routed)           0.059     1.733    btn/M_last_q
    SLICE_X60Y72         LUT6 (Prop_lut6_I2_O)        0.098     1.831 r  btn/M_btn_pressed_dff_q_i_1/O
                         net (fo=1, routed)           0.000     1.831    btn_n_2
    SLICE_X60Y72         FDRE                                         r  M_btn_pressed_dff_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.849     2.038    clk_IBUF_BUFG
    SLICE_X60Y72         FDRE                                         r  M_btn_pressed_dff_q_reg/C
                         clock pessimism             -0.513     1.526    
    SLICE_X60Y72         FDRE (Hold_fdre_C_D)         0.120     1.646    M_btn_pressed_dff_q_reg
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 btn/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.582     1.526    btn/sync/CLK
    SLICE_X59Y77         FDRE                                         r  btn/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  btn/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.170     1.837    btn/sync/M_pipe_d[1]
    SLICE_X59Y77         FDRE                                         r  btn/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.849     2.038    btn/sync/CLK
    SLICE_X59Y77         FDRE                                         r  btn/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.513     1.526    
    SLICE_X59Y77         FDRE (Hold_fdre_C_D)         0.066     1.592    btn/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 sclk/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sclk/M_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.587     1.531    sclk/CLK
    SLICE_X62Y67         FDRE                                         r  sclk/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  sclk/M_ctr_q_reg[2]/Q
                         net (fo=1, routed)           0.121     1.793    sclk/M_ctr_q_reg_n_0_[2]
    SLICE_X62Y67         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.904 r  sclk/M_ctr_q_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.904    sclk/M_ctr_q_reg[0]_i_1_n_5
    SLICE_X62Y67         FDRE                                         r  sclk/M_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.855     2.045    sclk/CLK
    SLICE_X62Y67         FDRE                                         r  sclk/M_ctr_q_reg[2]/C
                         clock pessimism             -0.515     1.531    
    SLICE_X62Y67         FDRE (Hold_fdre_C_D)         0.105     1.636    sclk/M_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 sclk/M_ctr_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sclk/M_ctr_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.583     1.527    sclk/CLK
    SLICE_X62Y71         FDRE                                         r  sclk/M_ctr_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y71         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  sclk/M_ctr_q_reg[18]/Q
                         net (fo=1, routed)           0.121     1.789    sclk/M_ctr_q_reg_n_0_[18]
    SLICE_X62Y71         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.900 r  sclk/M_ctr_q_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.900    sclk/M_ctr_q_reg[16]_i_1__0_n_5
    SLICE_X62Y71         FDRE                                         r  sclk/M_ctr_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.851     2.041    sclk/CLK
    SLICE_X62Y71         FDRE                                         r  sclk/M_ctr_q_reg[18]/C
                         clock pessimism             -0.515     1.527    
    SLICE_X62Y71         FDRE (Hold_fdre_C_D)         0.105     1.632    sclk/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 sclk/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sclk/M_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.585     1.529    sclk/CLK
    SLICE_X62Y69         FDRE                                         r  sclk/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  sclk/M_ctr_q_reg[10]/Q
                         net (fo=1, routed)           0.121     1.791    sclk/M_ctr_q_reg_n_0_[10]
    SLICE_X62Y69         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.902 r  sclk/M_ctr_q_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.902    sclk/M_ctr_q_reg[8]_i_1__0_n_5
    SLICE_X62Y69         FDRE                                         r  sclk/M_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.853     2.043    sclk/CLK
    SLICE_X62Y69         FDRE                                         r  sclk/M_ctr_q_reg[10]/C
                         clock pessimism             -0.515     1.529    
    SLICE_X62Y69         FDRE (Hold_fdre_C_D)         0.105     1.634    sclk/M_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 sclk/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sclk/M_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.584     1.528    sclk/CLK
    SLICE_X62Y70         FDRE                                         r  sclk/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y70         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  sclk/M_ctr_q_reg[14]/Q
                         net (fo=1, routed)           0.121     1.790    sclk/M_ctr_q_reg_n_0_[14]
    SLICE_X62Y70         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.901 r  sclk/M_ctr_q_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.901    sclk/M_ctr_q_reg[12]_i_1__0_n_5
    SLICE_X62Y70         FDRE                                         r  sclk/M_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.852     2.042    sclk/CLK
    SLICE_X62Y70         FDRE                                         r  sclk/M_ctr_q_reg[14]/C
                         clock pessimism             -0.515     1.528    
    SLICE_X62Y70         FDRE (Hold_fdre_C_D)         0.105     1.633    sclk/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 sclk/M_ctr_q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sclk/M_ctr_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.583     1.527    sclk/CLK
    SLICE_X62Y72         FDRE                                         r  sclk/M_ctr_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  sclk/M_ctr_q_reg[22]/Q
                         net (fo=1, routed)           0.121     1.789    sclk/M_ctr_q_reg_n_0_[22]
    SLICE_X62Y72         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.900 r  sclk/M_ctr_q_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.900    sclk/M_ctr_q_reg[20]_i_1_n_5
    SLICE_X62Y72         FDRE                                         r  sclk/M_ctr_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.850     2.040    sclk/CLK
    SLICE_X62Y72         FDRE                                         r  sclk/M_ctr_q_reg[22]/C
                         clock pessimism             -0.514     1.527    
    SLICE_X62Y72         FDRE (Hold_fdre_C_D)         0.105     1.632    sclk/M_ctr_q_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 sclk/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sclk/M_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.586     1.530    sclk/CLK
    SLICE_X62Y68         FDRE                                         r  sclk/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  sclk/M_ctr_q_reg[6]/Q
                         net (fo=1, routed)           0.121     1.792    sclk/M_ctr_q_reg_n_0_[6]
    SLICE_X62Y68         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.903 r  sclk/M_ctr_q_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.903    sclk/M_ctr_q_reg[4]_i_1__0_n_5
    SLICE_X62Y68         FDRE                                         r  sclk/M_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.854     2.044    sclk/CLK
    SLICE_X62Y68         FDRE                                         r  sclk/M_ctr_q_reg[6]/C
                         clock pessimism             -0.515     1.530    
    SLICE_X62Y68         FDRE (Hold_fdre_C_D)         0.105     1.635    sclk/M_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.347%)  route 0.200ns (58.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.585     1.529    reset_cond/CLK
    SLICE_X63Y69         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDSE (Prop_fdse_C_Q)         0.141     1.670 r  reset_cond/M_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.200     1.870    reset_cond/M_stage_d[2]
    SLICE_X63Y69         FDSE                                         r  reset_cond/M_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.853     2.043    reset_cond/CLK
    SLICE_X63Y69         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
                         clock pessimism             -0.515     1.529    
    SLICE_X63Y69         FDSE (Hold_fdse_C_D)         0.070     1.599    reset_cond/M_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 btn/M_ctr_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn/M_ctr_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.580     1.524    btn/CLK
    SLICE_X58Y76         FDRE                                         r  btn/M_ctr_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  btn/M_ctr_q_reg[18]/Q
                         net (fo=2, routed)           0.133     1.797    btn/M_ctr_q_reg[18]
    SLICE_X58Y76         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.908 r  btn/M_ctr_q_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.908    btn/M_ctr_q_reg[16]_i_1_n_5
    SLICE_X58Y76         FDRE                                         r  btn/M_ctr_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.846     2.036    btn/CLK
    SLICE_X58Y76         FDRE                                         r  btn/M_ctr_q_reg[18]/C
                         clock pessimism             -0.513     1.524    
    SLICE_X58Y76         FDRE (Hold_fdre_C_D)         0.105     1.629    btn/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y72   M_btn_pressed_dff_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y69   M_finalout_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y69   M_finalout_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y71   M_finalout_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y69   M_finalout_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y69   M_finalout_q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y71   M_finalout_q_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y71   M_finalout_q_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y71   M_finalout_q_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y73   sclk/M_ctr_q_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y72   M_btn_pressed_dff_q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y69   M_finalout_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y69   M_finalout_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y71   M_finalout_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y69   M_finalout_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y69   M_finalout_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y71   M_finalout_q_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y71   M_finalout_q_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y71   M_finalout_q_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y69   M_finalout_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y69   M_finalout_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y69   M_finalout_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y69   M_finalout_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y74   btn/M_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y74   btn/M_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y75   btn/M_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y75   btn/M_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y75   btn/M_ctr_q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y75   btn/M_ctr_q_reg[15]/C



