<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/hongbo/.local/Gowin_V1.9.11.02_SP1_linux/IDE/ipcore/TSE_MAC/data/eth_mac_top.v<br>
/home/hongbo/.local/Gowin_V1.9.11.02_SP1_linux/IDE/ipcore/TSE_MAC/data/eth_mac.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138FPG676AC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Sep 14 11:26:49 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>Triple_Speed_Ethernet_MAC_Top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.22s, Elapsed time = 0h 0m 0.22s, Peak memory usage = 99.633MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.008s, Elapsed time = 0h 0m 0.008s, Peak memory usage = 99.633MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.039s, Elapsed time = 0h 0m 0.039s, Peak memory usage = 99.633MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.026s, Elapsed time = 0h 0m 0.026s, Peak memory usage = 99.633MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.066s, Elapsed time = 0h 0m 0.066s, Peak memory usage = 99.633MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.013s, Elapsed time = 0h 0m 0.013s, Peak memory usage = 99.633MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.015s, Peak memory usage = 99.633MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.005s, Elapsed time = 0h 0m 0.005s, Peak memory usage = 99.633MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.002s, Elapsed time = 0h 0m 0.002s, Peak memory usage = 99.633MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.053s, Elapsed time = 0h 0m 0.053s, Peak memory usage = 99.633MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.032s, Elapsed time = 0h 0m 0.032s, Peak memory usage = 99.633MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.011s, Elapsed time = 0h 0m 0.011s, Peak memory usage = 99.633MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 4s, Elapsed time = 0h 0m 4s, Peak memory usage = 131.484MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.195s, Elapsed time = 0h 0m 0.195s, Peak memory usage = 131.484MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.105s, Elapsed time = 0h 0m 0.105s, Peak memory usage = 131.484MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 4s, Elapsed time = 0h 0m 4s, Peak memory usage = 131.484MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>247</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>247</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>129</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>118</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>1214</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>79</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>1135</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>1236</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>255</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>273</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>708</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>6</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>6</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>8</td>
</tr>
<tr>
<td class="label"><b>IOLOGIC </b></td>
<td>16</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIDDR</td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspODDR</td>
<td>6</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIODELAY</td>
<td>5</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>1250(1244 LUT, 6 ALU) / 138240</td>
<td><1%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>1214 / 139140</td>
<td><1%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 139140</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>1214 / 139140</td>
<td><1%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>0 / 340</td>
<td>0%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>rgmii_rxc</td>
<td>Base</td>
<td>10.000</td>
<td>100.000</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>rgmii_rxc_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>gtx_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>gtx_clk_ibuf/I </td>
</tr>
<tr>
<td>3</td>
<td>clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>clk_ibuf/I </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>rgmii_rxc</td>
<td>100.000(MHz)</td>
<td>172.637(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>gtx_clk</td>
<td>100.000(MHz)</td>
<td>147.411(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>clk</td>
<td>100.000(MHz)</td>
<td>163.901(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.216</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.133</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.349</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/clr_retrans_cnt_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gtx_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gtx_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>gtx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>gtx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>578</td>
<td>gtx_clk_ibuf/O</td>
</tr>
<tr>
<td>0.413</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_0_s3/CLK</td>
</tr>
<tr>
<td>0.795</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>37</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_0_s3/Q</td>
</tr>
<tr>
<td>1.207</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/n1820_s2/I0</td>
</tr>
<tr>
<td>1.786</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/n1820_s2/F</td>
</tr>
<tr>
<td>2.199</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_s31/I0</td>
</tr>
<tr>
<td>2.778</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_s31/F</td>
</tr>
<tr>
<td>3.190</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_s28/I0</td>
</tr>
<tr>
<td>3.769</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_s28/F</td>
</tr>
<tr>
<td>4.181</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_s25/I1</td>
</tr>
<tr>
<td>4.749</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_s25/F</td>
</tr>
<tr>
<td>5.161</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_s24/I0</td>
</tr>
<tr>
<td>5.740</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_s24/F</td>
</tr>
<tr>
<td>6.153</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/n1307_s1/I1</td>
</tr>
<tr>
<td>6.720</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/n1307_s1/F</td>
</tr>
<tr>
<td>7.133</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/clr_retrans_cnt_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>gtx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>gtx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>578</td>
<td>gtx_clk_ibuf/O</td>
</tr>
<tr>
<td>10.413</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/clr_retrans_cnt_s0/CLK</td>
</tr>
<tr>
<td>10.349</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/clr_retrans_cnt_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.450, 51.339%; route: 2.887, 42.969%; tC2Q: 0.382, 5.692%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.276</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.073</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.349</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gtx_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gtx_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>gtx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>gtx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>578</td>
<td>gtx_clk_ibuf/O</td>
</tr>
<tr>
<td>0.413</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_0_s1/CLK</td>
</tr>
<tr>
<td>0.795</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_0_s1/Q</td>
</tr>
<tr>
<td>1.207</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n289_s5/I0</td>
</tr>
<tr>
<td>1.786</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n289_s5/F</td>
</tr>
<tr>
<td>2.199</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n289_s4/I0</td>
</tr>
<tr>
<td>2.778</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n289_s4/F</td>
</tr>
<tr>
<td>3.190</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n289_s3/I2</td>
</tr>
<tr>
<td>3.697</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n289_s3/F</td>
</tr>
<tr>
<td>4.110</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n288_s6/I0</td>
</tr>
<tr>
<td>4.689</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n288_s6/F</td>
</tr>
<tr>
<td>5.101</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n277_s3/I0</td>
</tr>
<tr>
<td>5.680</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n277_s3/F</td>
</tr>
<tr>
<td>6.093</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n277_s2/I1</td>
</tr>
<tr>
<td>6.660</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n277_s2/F</td>
</tr>
<tr>
<td>7.073</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_13_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>gtx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>gtx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>578</td>
<td>gtx_clk_ibuf/O</td>
</tr>
<tr>
<td>10.413</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_13_s1/CLK</td>
</tr>
<tr>
<td>10.349</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_13_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.390, 50.901%; route: 2.887, 43.356%; tC2Q: 0.382, 5.743%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.276</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.073</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.349</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/ifg_end_flag_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gtx_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gtx_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>gtx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>gtx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>578</td>
<td>gtx_clk_ibuf/O</td>
</tr>
<tr>
<td>0.413</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int_1_s0/CLK</td>
</tr>
<tr>
<td>0.795</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int_1_s0/Q</td>
</tr>
<tr>
<td>1.207</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/n626_s17/I0</td>
</tr>
<tr>
<td>1.786</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/n626_s17/F</td>
</tr>
<tr>
<td>2.199</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/n626_s18/I0</td>
</tr>
<tr>
<td>2.778</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/n626_s18/F</td>
</tr>
<tr>
<td>3.190</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/n626_s13/I0</td>
</tr>
<tr>
<td>3.769</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/n626_s13/F</td>
</tr>
<tr>
<td>4.181</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/n626_s7/I1</td>
</tr>
<tr>
<td>4.749</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/n626_s7/F</td>
</tr>
<tr>
<td>5.161</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/n626_s3/I2</td>
</tr>
<tr>
<td>5.669</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/n626_s3/F</td>
</tr>
<tr>
<td>6.081</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/n626_s2/I0</td>
</tr>
<tr>
<td>6.660</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/n626_s2/F</td>
</tr>
<tr>
<td>7.073</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/ifg_end_flag_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>gtx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>gtx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>578</td>
<td>gtx_clk_ibuf/O</td>
</tr>
<tr>
<td>10.413</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/ifg_end_flag_s0/CLK</td>
</tr>
<tr>
<td>10.349</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/ifg_end_flag_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.390, 50.901%; route: 2.887, 43.356%; tC2Q: 0.382, 5.743%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.299</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.050</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.349</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/c_state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gtx_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gtx_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>gtx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>gtx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>578</td>
<td>gtx_clk_ibuf/O</td>
</tr>
<tr>
<td>0.413</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/c_state_0_s0/CLK</td>
</tr>
<tr>
<td>0.795</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>29</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/c_state_0_s0/Q</td>
</tr>
<tr>
<td>1.207</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/n828_s1/I0</td>
</tr>
<tr>
<td>1.786</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/n828_s1/F</td>
</tr>
<tr>
<td>2.199</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n288_s5/I1</td>
</tr>
<tr>
<td>2.766</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n288_s5/F</td>
</tr>
<tr>
<td>3.179</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n288_s4/I1</td>
</tr>
<tr>
<td>3.746</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n288_s4/F</td>
</tr>
<tr>
<td>4.159</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n272_s6/I0</td>
</tr>
<tr>
<td>4.738</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n272_s6/F</td>
</tr>
<tr>
<td>5.150</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n276_s3/I2</td>
</tr>
<tr>
<td>5.658</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n276_s3/F</td>
</tr>
<tr>
<td>6.070</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n276_s2/I1</td>
</tr>
<tr>
<td>6.638</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n276_s2/F</td>
</tr>
<tr>
<td>7.050</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_14_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>gtx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>gtx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>578</td>
<td>gtx_clk_ibuf/O</td>
</tr>
<tr>
<td>10.413</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_14_s1/CLK</td>
</tr>
<tr>
<td>10.349</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_14_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.367, 50.734%; route: 2.887, 43.503%; tC2Q: 0.382, 5.763%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.001</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.349</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/c_state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gtx_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gtx_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>gtx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>gtx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>578</td>
<td>gtx_clk_ibuf/O</td>
</tr>
<tr>
<td>0.413</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/c_state_0_s0/CLK</td>
</tr>
<tr>
<td>0.795</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>29</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/c_state_0_s0/Q</td>
</tr>
<tr>
<td>1.207</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/n828_s1/I0</td>
</tr>
<tr>
<td>1.786</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/n828_s1/F</td>
</tr>
<tr>
<td>2.199</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_s6/I2</td>
</tr>
<tr>
<td>2.706</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_s6/F</td>
</tr>
<tr>
<td>3.119</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_s5/I0</td>
</tr>
<tr>
<td>3.698</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_s5/F</td>
</tr>
<tr>
<td>4.110</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_s3/I2</td>
</tr>
<tr>
<td>4.618</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_s3/F</td>
</tr>
<tr>
<td>5.030</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n285_s3/I1</td>
</tr>
<tr>
<td>5.598</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n285_s3/F</td>
</tr>
<tr>
<td>6.010</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n285_s6/I0</td>
</tr>
<tr>
<td>6.589</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n285_s6/F</td>
</tr>
<tr>
<td>7.001</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_5_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>gtx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>gtx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>578</td>
<td>gtx_clk_ibuf/O</td>
</tr>
<tr>
<td>10.413</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_5_s1/CLK</td>
</tr>
<tr>
<td>10.349</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_5_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.319, 50.370%; route: 2.887, 43.825%; tC2Q: 0.382, 5.805%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
