{
  "module_name": "uncore-power.json",
  "hash_id": "e7aa5089cdc36f0dc47fb7a92d01cf7b0d3ac0ad2178df893711f9fcdc934c74",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/x86/ivytown/uncore-power.json",
  "human_readable_source": "[\n    {\n        \"BriefDescription\": \"pclk Cycles\",\n        \"EventName\": \"UNC_P_CLOCKTICKS\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"The PCU runs off a fixed 800 MHz clock.  This event counts the number of pclk cycles measured while the counter was enabled.  The pclk, like the Memory Controller's dclk, counts at a constant rate making it a good measure of actual wall time.\",\n        \"Unit\": \"PCU\"\n    },\n    {\n        \"BriefDescription\": \"Core 0 C State Transition Cycles\",\n        \"EventCode\": \"0x70\",\n        \"EventName\": \"UNC_P_CORE0_TRANSITION_CYCLES\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles spent performing core C state transitions.  There is one event per core.\",\n        \"Unit\": \"PCU\"\n    },\n    {\n        \"BriefDescription\": \"Core 10 C State Transition Cycles\",\n        \"EventCode\": \"0x7a\",\n        \"EventName\": \"UNC_P_CORE10_TRANSITION_CYCLES\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles spent performing core C state transitions.  There is one event per core.\",\n        \"Unit\": \"PCU\"\n    },\n    {\n        \"BriefDescription\": \"Core 11 C State Transition Cycles\",\n        \"EventCode\": \"0x7b\",\n        \"EventName\": \"UNC_P_CORE11_TRANSITION_CYCLES\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles spent performing core C state transitions.  There is one event per core.\",\n        \"Unit\": \"PCU\"\n    },\n    {\n        \"BriefDescription\": \"Core 12 C State Transition Cycles\",\n        \"EventCode\": \"0x7c\",\n        \"EventName\": \"UNC_P_CORE12_TRANSITION_CYCLES\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles spent performing core C state transitions.  There is one event per core.\",\n        \"Unit\": \"PCU\"\n    },\n    {\n        \"BriefDescription\": \"Core 13 C State Transition Cycles\",\n        \"EventCode\": \"0x7d\",\n        \"EventName\": \"UNC_P_CORE13_TRANSITION_CYCLES\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles spent performing core C state transitions.  There is one event per core.\",\n        \"Unit\": \"PCU\"\n    },\n    {\n        \"BriefDescription\": \"Core 14 C State Transition Cycles\",\n        \"EventCode\": \"0x7e\",\n        \"EventName\": \"UNC_P_CORE14_TRANSITION_CYCLES\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles spent performing core C state transitions.  There is one event per core.\",\n        \"Unit\": \"PCU\"\n    },\n    {\n        \"BriefDescription\": \"Core 1 C State Transition Cycles\",\n        \"EventCode\": \"0x71\",\n        \"EventName\": \"UNC_P_CORE1_TRANSITION_CYCLES\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles spent performing core C state transitions.  There is one event per core.\",\n        \"Unit\": \"PCU\"\n    },\n    {\n        \"BriefDescription\": \"Core 2 C State Transition Cycles\",\n        \"EventCode\": \"0x72\",\n        \"EventName\": \"UNC_P_CORE2_TRANSITION_CYCLES\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles spent performing core C state transitions.  There is one event per core.\",\n        \"Unit\": \"PCU\"\n    },\n    {\n        \"BriefDescription\": \"Core 3 C State Transition Cycles\",\n        \"EventCode\": \"0x73\",\n        \"EventName\": \"UNC_P_CORE3_TRANSITION_CYCLES\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles spent performing core C state transitions.  There is one event per core.\",\n        \"Unit\": \"PCU\"\n    },\n    {\n        \"BriefDescription\": \"Core 4 C State Transition Cycles\",\n        \"EventCode\": \"0x74\",\n        \"EventName\": \"UNC_P_CORE4_TRANSITION_CYCLES\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles spent performing core C state transitions.  There is one event per core.\",\n        \"Unit\": \"PCU\"\n    },\n    {\n        \"BriefDescription\": \"Core 5 C State Transition Cycles\",\n        \"EventCode\": \"0x75\",\n        \"EventName\": \"UNC_P_CORE5_TRANSITION_CYCLES\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles spent performing core C state transitions.  There is one event per core.\",\n        \"Unit\": \"PCU\"\n    },\n    {\n        \"BriefDescription\": \"Core 6 C State Transition Cycles\",\n        \"EventCode\": \"0x76\",\n        \"EventName\": \"UNC_P_CORE6_TRANSITION_CYCLES\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles spent performing core C state transitions.  There is one event per core.\",\n        \"Unit\": \"PCU\"\n    },\n    {\n        \"BriefDescription\": \"Core 7 C State Transition Cycles\",\n        \"EventCode\": \"0x77\",\n        \"EventName\": \"UNC_P_CORE7_TRANSITION_CYCLES\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles spent performing core C state transitions.  There is one event per core.\",\n        \"Unit\": \"PCU\"\n    },\n    {\n        \"BriefDescription\": \"Core 8 C State Transition Cycles\",\n        \"EventCode\": \"0x78\",\n        \"EventName\": \"UNC_P_CORE8_TRANSITION_CYCLES\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles spent performing core C state transitions.  There is one event per core.\",\n        \"Unit\": \"PCU\"\n    },\n    {\n        \"BriefDescription\": \"Core 9 C State Transition Cycles\",\n        \"EventCode\": \"0x79\",\n        \"EventName\": \"UNC_P_CORE9_TRANSITION_CYCLES\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles spent performing core C state transitions.  There is one event per core.\",\n        \"Unit\": \"PCU\"\n    },\n    {\n        \"BriefDescription\": \"Deep C State Rejection - Core 0\",\n        \"EventCode\": \"0x17\",\n        \"EventName\": \"UNC_P_DELAYED_C_STATE_ABORT_CORE0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of times that a deep C state was requested, but the delayed C state algorithm rejected the deep sleep state.  In other words, a wake event occurred before the timer expired that causes a transition into the deeper C state.\",\n        \"Unit\": \"PCU\"\n    },\n    {\n        \"BriefDescription\": \"Deep C State Rejection - Core 1\",\n        \"EventCode\": \"0x18\",\n        \"EventName\": \"UNC_P_DELAYED_C_STATE_ABORT_CORE1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of times that a deep C state was requested, but the delayed C state algorithm rejected the deep sleep state.  In other words, a wake event occurred before the timer expired that causes a transition into the deeper C state.\",\n        \"Unit\": \"PCU\"\n    },\n    {\n        \"BriefDescription\": \"Deep C State Rejection - Core 10\",\n        \"EventCode\": \"0x21\",\n        \"EventName\": \"UNC_P_DELAYED_C_STATE_ABORT_CORE10\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of times that a deep C state was requested, but the delayed C state algorithm rejected the deep sleep state.  In other words, a wake event occurred before the timer expired that causes a transition into the deeper C state.\",\n        \"Unit\": \"PCU\"\n    },\n    {\n        \"BriefDescription\": \"Deep C State Rejection - Core 11\",\n        \"EventCode\": \"0x22\",\n        \"EventName\": \"UNC_P_DELAYED_C_STATE_ABORT_CORE11\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of times that a deep C state was requested, but the delayed C state algorithm rejected the deep sleep state.  In other words, a wake event occurred before the timer expired that causes a transition into the deeper C state.\",\n        \"Unit\": \"PCU\"\n    },\n    {\n        \"BriefDescription\": \"Deep C State Rejection - Core 12\",\n        \"EventCode\": \"0x23\",\n        \"EventName\": \"UNC_P_DELAYED_C_STATE_ABORT_CORE12\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of times that a deep C state was requested, but the delayed C state algorithm rejected the deep sleep state.  In other words, a wake event occurred before the timer expired that causes a transition into the deeper C state.\",\n        \"Unit\": \"PCU\"\n    },\n    {\n        \"BriefDescription\": \"Deep C State Rejection - Core 13\",\n        \"EventCode\": \"0x24\",\n        \"EventName\": \"UNC_P_DELAYED_C_STATE_ABORT_CORE13\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of times that a deep C state was requested, but the delayed C state algorithm rejected the deep sleep state.  In other words, a wake event occurred before the timer expired that causes a transition into the deeper C state.\",\n        \"Unit\": \"PCU\"\n    },\n    {\n        \"BriefDescription\": \"Deep C State Rejection - Core 14\",\n        \"EventCode\": \"0x25\",\n        \"EventName\": \"UNC_P_DELAYED_C_STATE_ABORT_CORE14\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of times that a deep C state was requested, but the delayed C state algorithm rejected the deep sleep state.  In other words, a wake event occurred before the timer expired that causes a transition into the deeper C state.\",\n        \"Unit\": \"PCU\"\n    },\n    {\n        \"BriefDescription\": \"Deep C State Rejection - Core 2\",\n        \"EventCode\": \"0x19\",\n        \"EventName\": \"UNC_P_DELAYED_C_STATE_ABORT_CORE2\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of times that a deep C state was requested, but the delayed C state algorithm rejected the deep sleep state.  In other words, a wake event occurred before the timer expired that causes a transition into the deeper C state.\",\n        \"Unit\": \"PCU\"\n    },\n    {\n        \"BriefDescription\": \"Deep C State Rejection - Core 3\",\n        \"EventCode\": \"0x1a\",\n        \"EventName\": \"UNC_P_DELAYED_C_STATE_ABORT_CORE3\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of times that a deep C state was requested, but the delayed C state algorithm rejected the deep sleep state.  In other words, a wake event occurred before the timer expired that causes a transition into the deeper C state.\",\n        \"Unit\": \"PCU\"\n    },\n    {\n        \"BriefDescription\": \"Deep C State Rejection - Core 4\",\n        \"EventCode\": \"0x1b\",\n        \"EventName\": \"UNC_P_DELAYED_C_STATE_ABORT_CORE4\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of times that a deep C state was requested, but the delayed C state algorithm rejected the deep sleep state.  In other words, a wake event occurred before the timer expired that causes a transition into the deeper C state.\",\n        \"Unit\": \"PCU\"\n    },\n    {\n        \"BriefDescription\": \"Deep C State Rejection - Core 5\",\n        \"EventCode\": \"0x1c\",\n        \"EventName\": \"UNC_P_DELAYED_C_STATE_ABORT_CORE5\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of times that a deep C state was requested, but the delayed C state algorithm rejected the deep sleep state.  In other words, a wake event occurred before the timer expired that causes a transition into the deeper C state.\",\n        \"Unit\": \"PCU\"\n    },\n    {\n        \"BriefDescription\": \"Deep C State Rejection - Core 6\",\n        \"EventCode\": \"0x1d\",\n        \"EventName\": \"UNC_P_DELAYED_C_STATE_ABORT_CORE6\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of times that a deep C state was requested, but the delayed C state algorithm rejected the deep sleep state.  In other words, a wake event occurred before the timer expired that causes a transition into the deeper C state.\",\n        \"Unit\": \"PCU\"\n    },\n    {\n        \"BriefDescription\": \"Deep C State Rejection - Core 7\",\n        \"EventCode\": \"0x1e\",\n        \"EventName\": \"UNC_P_DELAYED_C_STATE_ABORT_CORE7\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of times that a deep C state was requested, but the delayed C state algorithm rejected the deep sleep state.  In other words, a wake event occurred before the timer expired that causes a transition into the deeper C state.\",\n        \"Unit\": \"PCU\"\n    },\n    {\n        \"BriefDescription\": \"Deep C State Rejection - Core 8\",\n        \"EventCode\": \"0x1f\",\n        \"EventName\": \"UNC_P_DELAYED_C_STATE_ABORT_CORE8\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of times that a deep C state was requested, but the delayed C state algorithm rejected the deep sleep state.  In other words, a wake event occurred before the timer expired that causes a transition into the deeper C state.\",\n        \"Unit\": \"PCU\"\n    },\n    {\n        \"BriefDescription\": \"Deep C State Rejection - Core 9\",\n        \"EventCode\": \"0x20\",\n        \"EventName\": \"UNC_P_DELAYED_C_STATE_ABORT_CORE9\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of times that a deep C state was requested, but the delayed C state algorithm rejected the deep sleep state.  In other words, a wake event occurred before the timer expired that causes a transition into the deeper C state.\",\n        \"Unit\": \"PCU\"\n    },\n    {\n        \"BriefDescription\": \"Core 0 C State Demotions\",\n        \"EventCode\": \"0x1e\",\n        \"EventName\": \"UNC_P_DEMOTIONS_CORE0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of times when a configurable cores had a C-state demotion\",\n        \"Unit\": \"PCU\"\n    },\n    {\n        \"BriefDescription\": \"Core 1 C State Demotions\",\n        \"EventCode\": \"0x1f\",\n        \"EventName\": \"UNC_P_DEMOTIONS_CORE1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of times when a configurable cores had a C-state demotion\",\n        \"Unit\": \"PCU\"\n    },\n    {\n        \"BriefDescription\": \"Core 10 C State Demotions\",\n        \"EventCode\": \"0x42\",\n        \"EventName\": \"UNC_P_DEMOTIONS_CORE10\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of times when a configurable cores had a C-state demotion\",\n        \"Unit\": \"PCU\"\n    },\n    {\n        \"BriefDescription\": \"Core 11 C State Demotions\",\n        \"EventCode\": \"0x43\",\n        \"EventName\": \"UNC_P_DEMOTIONS_CORE11\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of times when a configurable cores had a C-state demotion\",\n        \"Unit\": \"PCU\"\n    },\n    {\n        \"BriefDescription\": \"Core 12 C State Demotions\",\n        \"EventCode\": \"0x44\",\n        \"EventName\": \"UNC_P_DEMOTIONS_CORE12\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of times when a configurable cores had a C-state demotion\",\n        \"Unit\": \"PCU\"\n    },\n    {\n        \"BriefDescription\": \"Core 13 C State Demotions\",\n        \"EventCode\": \"0x45\",\n        \"EventName\": \"UNC_P_DEMOTIONS_CORE13\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of times when a configurable cores had a C-state demotion\",\n        \"Unit\": \"PCU\"\n    },\n    {\n        \"BriefDescription\": \"Core 14 C State Demotions\",\n        \"EventCode\": \"0x46\",\n        \"EventName\": \"UNC_P_DEMOTIONS_CORE14\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of times when a configurable cores had a C-state demotion\",\n        \"Unit\": \"PCU\"\n    },\n    {\n        \"BriefDescription\": \"Core 2 C State Demotions\",\n        \"EventCode\": \"0x20\",\n        \"EventName\": \"UNC_P_DEMOTIONS_CORE2\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of times when a configurable cores had a C-state demotion\",\n        \"Unit\": \"PCU\"\n    },\n    {\n        \"BriefDescription\": \"Core 3 C State Demotions\",\n        \"EventCode\": \"0x21\",\n        \"EventName\": \"UNC_P_DEMOTIONS_CORE3\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of times when a configurable cores had a C-state demotion\",\n        \"Unit\": \"PCU\"\n    },\n    {\n        \"BriefDescription\": \"Core 4 C State Demotions\",\n        \"EventCode\": \"0x22\",\n        \"EventName\": \"UNC_P_DEMOTIONS_CORE4\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of times when a configurable cores had a C-state demotion\",\n        \"Unit\": \"PCU\"\n    },\n    {\n        \"BriefDescription\": \"Core 5 C State Demotions\",\n        \"EventCode\": \"0x23\",\n        \"EventName\": \"UNC_P_DEMOTIONS_CORE5\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of times when a configurable cores had a C-state demotion\",\n        \"Unit\": \"PCU\"\n    },\n    {\n        \"BriefDescription\": \"Core 6 C State Demotions\",\n        \"EventCode\": \"0x24\",\n        \"EventName\": \"UNC_P_DEMOTIONS_CORE6\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of times when a configurable cores had a C-state demotion\",\n        \"Unit\": \"PCU\"\n    },\n    {\n        \"BriefDescription\": \"Core 7 C State Demotions\",\n        \"EventCode\": \"0x25\",\n        \"EventName\": \"UNC_P_DEMOTIONS_CORE7\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of times when a configurable cores had a C-state demotion\",\n        \"Unit\": \"PCU\"\n    },\n    {\n        \"BriefDescription\": \"Core 8 C State Demotions\",\n        \"EventCode\": \"0x40\",\n        \"EventName\": \"UNC_P_DEMOTIONS_CORE8\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of times when a configurable cores had a C-state demotion\",\n        \"Unit\": \"PCU\"\n    },\n    {\n        \"BriefDescription\": \"Core 9 C State Demotions\",\n        \"EventCode\": \"0x41\",\n        \"EventName\": \"UNC_P_DEMOTIONS_CORE9\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of times when a configurable cores had a C-state demotion\",\n        \"Unit\": \"PCU\"\n    },\n    {\n        \"BriefDescription\": \"Frequency Residency\",\n        \"EventCode\": \"0xb\",\n        \"EventName\": \"UNC_P_FREQ_BAND0_CYCLES\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of cycles that the uncore was running at a frequency greater than or equal to the frequency that is configured in the filter.  One can use all four counters with this event, so it is possible to track up to 4 configurable bands.  One can use edge detect in conjunction with this event to track the number of times that we transitioned into a frequency greater than or equal to the configurable frequency. One can also use inversion to track cycles when we were less than the configured frequency.\",\n        \"Unit\": \"PCU\"\n    },\n    {\n        \"BriefDescription\": \"Frequency Residency\",\n        \"EventCode\": \"0xc\",\n        \"EventName\": \"UNC_P_FREQ_BAND1_CYCLES\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of cycles that the uncore was running at a frequency greater than or equal to the frequency that is configured in the filter.  One can use all four counters with this event, so it is possible to track up to 4 configurable bands.  One can use edge detect in conjunction with this event to track the number of times that we transitioned into a frequency greater than or equal to the configurable frequency. One can also use inversion to track cycles when we were less than the configured frequency.\",\n        \"Unit\": \"PCU\"\n    },\n    {\n        \"BriefDescription\": \"Frequency Residency\",\n        \"EventCode\": \"0xd\",\n        \"EventName\": \"UNC_P_FREQ_BAND2_CYCLES\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of cycles that the uncore was running at a frequency greater than or equal to the frequency that is configured in the filter.  One can use all four counters with this event, so it is possible to track up to 4 configurable bands.  One can use edge detect in conjunction with this event to track the number of times that we transitioned into a frequency greater than or equal to the configurable frequency. One can also use inversion to track cycles when we were less than the configured frequency.\",\n        \"Unit\": \"PCU\"\n    },\n    {\n        \"BriefDescription\": \"Frequency Residency\",\n        \"EventCode\": \"0xe\",\n        \"EventName\": \"UNC_P_FREQ_BAND3_CYCLES\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of cycles that the uncore was running at a frequency greater than or equal to the frequency that is configured in the filter.  One can use all four counters with this event, so it is possible to track up to 4 configurable bands.  One can use edge detect in conjunction with this event to track the number of times that we transitioned into a frequency greater than or equal to the configurable frequency. One can also use inversion to track cycles when we were less than the configured frequency.\",\n        \"Unit\": \"PCU\"\n    },\n    {\n        \"BriefDescription\": \"Current Strongest Upper Limit Cycles\",\n        \"EventCode\": \"0x7\",\n        \"EventName\": \"UNC_P_FREQ_MAX_CURRENT_CYCLES\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of cycles when current is the upper limit on frequency.\",\n        \"Unit\": \"PCU\"\n    },\n    {\n        \"BriefDescription\": \"Thermal Strongest Upper Limit Cycles\",\n        \"EventCode\": \"0x4\",\n        \"EventName\": \"UNC_P_FREQ_MAX_LIMIT_THERMAL_CYCLES\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of cycles when thermal conditions are the upper limit on frequency.  This is related to the THERMAL_THROTTLE CYCLES_ABOVE_TEMP event, which always counts cycles when we are above the thermal temperature.  This event (STRONGEST_UPPER_LIMIT) is sampled at the output of the algorithm that determines the actual frequency, while THERMAL_THROTTLE looks at the input.\",\n        \"Unit\": \"PCU\"\n    },\n    {\n        \"BriefDescription\": \"OS Strongest Upper Limit Cycles\",\n        \"EventCode\": \"0x6\",\n        \"EventName\": \"UNC_P_FREQ_MAX_OS_CYCLES\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of cycles when the OS is the upper limit on frequency.\",\n        \"Unit\": \"PCU\"\n    },\n    {\n        \"BriefDescription\": \"Power Strongest Upper Limit Cycles\",\n        \"EventCode\": \"0x5\",\n        \"EventName\": \"UNC_P_FREQ_MAX_POWER_CYCLES\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of cycles when power is the upper limit on frequency.\",\n        \"Unit\": \"PCU\"\n    },\n    {\n        \"BriefDescription\": \"IO P Limit Strongest Lower Limit Cycles\",\n        \"EventCode\": \"0x61\",\n        \"EventName\": \"UNC_P_FREQ_MIN_IO_P_CYCLES\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of cycles when IO P Limit is preventing us from dropping the frequency lower.  This algorithm monitors the needs to the IO subsystem on both local and remote sockets and will maintain a frequency high enough to maintain good IO BW.  This is necessary for when all the IA cores on a socket are idle but a user still would like to maintain high IO Bandwidth.\",\n        \"Unit\": \"PCU\"\n    },\n    {\n        \"BriefDescription\": \"Perf P Limit Strongest Lower Limit Cycles\",\n        \"EventCode\": \"0x62\",\n        \"EventName\": \"UNC_P_FREQ_MIN_PERF_P_CYCLES\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of cycles when Perf P Limit is preventing us from dropping the frequency lower.  Perf P Limit is an algorithm that takes input from remote sockets when determining if a socket should drop it's frequency down.  This is largely to minimize increases in snoop and remote read latencies.\",\n        \"Unit\": \"PCU\"\n    },\n    {\n        \"BriefDescription\": \"Cycles spent changing Frequency\",\n        \"EventCode\": \"0x60\",\n        \"EventName\": \"UNC_P_FREQ_TRANS_CYCLES\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of cycles when the system is changing frequency.  This can not be filtered by thread ID.  One can also use it with the occupancy counter that monitors number of threads in C0 to estimate the performance impact that frequency transitions had on the system.\",\n        \"Unit\": \"PCU\"\n    },\n    {\n        \"BriefDescription\": \"Memory Phase Shedding Cycles\",\n        \"EventCode\": \"0x2f\",\n        \"EventName\": \"UNC_P_MEMORY_PHASE_SHEDDING_CYCLES\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of cycles that the PCU has triggered memory phase shedding.  This is a mode that can be run in the iMC physicals that saves power at the expense of additional latency.\",\n        \"Unit\": \"PCU\"\n    },\n    {\n        \"BriefDescription\": \"Package C State Exit Latency\",\n        \"EventCode\": \"0x26\",\n        \"EventName\": \"UNC_P_PKG_C_EXIT_LATENCY\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of cycles that the package is transitioning from package C2 to C3.\",\n        \"Unit\": \"PCU\"\n    },\n    {\n        \"BriefDescription\": \"Package C State Exit Latency\",\n        \"EventCode\": \"0x26\",\n        \"EventName\": \"UNC_P_PKG_C_EXIT_LATENCY_SEL\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of cycles that the package is transitioning from package C2 to C3.\",\n        \"Unit\": \"PCU\"\n    },\n    {\n        \"BriefDescription\": \"Package C State Residency - C0\",\n        \"EventCode\": \"0x2a\",\n        \"EventName\": \"UNC_P_PKG_C_STATE_RESIDENCY_C0_CYCLES\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of cycles that the package is in C0\",\n        \"Unit\": \"PCU\"\n    },\n    {\n        \"BriefDescription\": \"Package C State Residency - C2\",\n        \"EventCode\": \"0x2b\",\n        \"EventName\": \"UNC_P_PKG_C_STATE_RESIDENCY_C2_CYCLES\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of cycles that the package is in C2\",\n        \"Unit\": \"PCU\"\n    },\n    {\n        \"BriefDescription\": \"Package C State Residency - C3\",\n        \"EventCode\": \"0x2c\",\n        \"EventName\": \"UNC_P_PKG_C_STATE_RESIDENCY_C3_CYCLES\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of cycles that the package is in C3\",\n        \"Unit\": \"PCU\"\n    },\n    {\n        \"BriefDescription\": \"Package C State Residency - C6\",\n        \"EventCode\": \"0x2d\",\n        \"EventName\": \"UNC_P_PKG_C_STATE_RESIDENCY_C6_CYCLES\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of cycles that the package is in C6\",\n        \"Unit\": \"PCU\"\n    },\n    {\n        \"BriefDescription\": \"Number of cores in C-State; C0 and C1\",\n        \"EventCode\": \"0x80\",\n        \"EventName\": \"UNC_P_POWER_STATE_OCCUPANCY.CORES_C0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"This is an occupancy event that tracks the number of cores that are in the chosen C-State.  It can be used by itself to get the average number of cores in that C-state with thresholding to generate histograms, or with other PCU events and occupancy triggering to capture other details.\",\n        \"Unit\": \"PCU\"\n    },\n    {\n        \"BriefDescription\": \"Number of cores in C-State; C3\",\n        \"EventCode\": \"0x80\",\n        \"EventName\": \"UNC_P_POWER_STATE_OCCUPANCY.CORES_C3\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"This is an occupancy event that tracks the number of cores that are in the chosen C-State.  It can be used by itself to get the average number of cores in that C-state with thresholding to generate histograms, or with other PCU events and occupancy triggering to capture other details.\",\n        \"Unit\": \"PCU\"\n    },\n    {\n        \"BriefDescription\": \"Number of cores in C-State; C6 and C7\",\n        \"EventCode\": \"0x80\",\n        \"EventName\": \"UNC_P_POWER_STATE_OCCUPANCY.CORES_C6\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"This is an occupancy event that tracks the number of cores that are in the chosen C-State.  It can be used by itself to get the average number of cores in that C-state with thresholding to generate histograms, or with other PCU events and occupancy triggering to capture other details.\",\n        \"Unit\": \"PCU\"\n    },\n    {\n        \"BriefDescription\": \"External Prochot\",\n        \"EventCode\": \"0xa\",\n        \"EventName\": \"UNC_P_PROCHOT_EXTERNAL_CYCLES\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of cycles that we are in external PROCHOT mode.  This mode is triggered when a sensor off the die determines that something off-die (like DRAM) is too hot and must throttle to avoid damaging the chip.\",\n        \"Unit\": \"PCU\"\n    },\n    {\n        \"BriefDescription\": \"Internal Prochot\",\n        \"EventCode\": \"0x9\",\n        \"EventName\": \"UNC_P_PROCHOT_INTERNAL_CYCLES\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of cycles that we are in Internal PROCHOT mode.  This mode is triggered when a sensor on the die determines that we are too hot and must throttle to avoid damaging the chip.\",\n        \"Unit\": \"PCU\"\n    },\n    {\n        \"BriefDescription\": \"Total Core C State Transition Cycles\",\n        \"EventCode\": \"0x63\",\n        \"EventName\": \"UNC_P_TOTAL_TRANSITION_CYCLES\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles spent performing core C state transitions across all cores.\",\n        \"Unit\": \"PCU\"\n    },\n    {\n        \"BriefDescription\": \"Cycles Changing Voltage\",\n        \"EventCode\": \"0x3\",\n        \"EventName\": \"UNC_P_VOLT_TRANS_CYCLES_CHANGE\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of cycles when the system is changing voltage.  There is no filtering supported with this event.  One can use it as a simple event, or use it conjunction with the occupancy events to monitor the number of cores or threads that were impacted by the transition.  This event is calculated by or'ing together the increasing and decreasing events.\",\n        \"Unit\": \"PCU\"\n    },\n    {\n        \"BriefDescription\": \"Cycles Decreasing Voltage\",\n        \"EventCode\": \"0x2\",\n        \"EventName\": \"UNC_P_VOLT_TRANS_CYCLES_DECREASE\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of cycles when the system is decreasing voltage.  There is no filtering supported with this event.  One can use it as a simple event, or use it conjunction with the occupancy events to monitor the number of cores or threads that were impacted by the transition.\",\n        \"Unit\": \"PCU\"\n    },\n    {\n        \"BriefDescription\": \"Cycles Increasing Voltage\",\n        \"EventCode\": \"0x1\",\n        \"EventName\": \"UNC_P_VOLT_TRANS_CYCLES_INCREASE\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of cycles when the system is increasing voltage.  There is no filtering supported with this event.  One can use it as a simple event, or use it conjunction with the occupancy events to monitor the number of cores or threads that were impacted by the transition.\",\n        \"Unit\": \"PCU\"\n    },\n    {\n        \"BriefDescription\": \"VR Hot\",\n        \"EventCode\": \"0x32\",\n        \"EventName\": \"UNC_P_VR_HOT_CYCLES\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"PCU\"\n    }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}