##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyHFCLK
		4.2::Critical Path Report for UARTM_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyHFCLK:R vs. UARTM_IntClock:R)
		5.2::Critical Path Report for (UARTM_IntClock:R vs. UARTM_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 8
Clock: CyHFCLK             | Frequency: 48.69 MHz  | Target: 24.00 MHz  | 
Clock: CyILO               | N/A                   | Target: 0.03 MHz   | 
Clock: CyIMO               | N/A                   | Target: 24.00 MHz  | 
Clock: CyLFCLK             | N/A                   | Target: 0.03 MHz   | 
Clock: CySYSCLK            | N/A                   | Target: 24.00 MHz  | 
Clock: UARTM_IntClock      | Frequency: 42.26 MHz  | Target: 0.92 MHz   | 
Clock: UART_1_SCBCLK       | N/A                   | Target: 0.12 MHz   | 
Clock: UART_1_SCBCLK(FFB)  | N/A                   | Target: 0.12 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock    Capture Clock   Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
--------------  --------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyHFCLK         UARTM_IntClock  41666.7          21130       N/A              N/A         N/A              N/A         N/A              N/A         
UARTM_IntClock  UARTM_IntClock  1.08333e+006     1059673     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name         Clock to Out  Clock Name:Phase  
----------------  ------------  ----------------  
m_rts_pin(0)_PAD  27010         UARTM_IntClock:R  
m_tx_pin(0)_PAD   28434         UARTM_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyHFCLK
*************************************
Clock: CyHFCLK
Frequency: 48.69 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : m_rx_pin(0)/fb
Path End       : \UARTM:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UARTM:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21130p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyHFCLK:R#26 vs. UARTM_IntClock:R#2)   41667
- Setup time                                           -5210
----------------------------------------------------   ----- 
End-of-path required time (ps)                         36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15327
-------------------------------------   ----- 
End-of-path arrival time (ps)           15327
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
m_rx_pin(0)/in_clock                                  iocell7                 0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
m_rx_pin(0)/fb                           iocell7         4047   4047  21130  RISE       1
\UARTM:BUART:rx_postpoll\/main_1         macrocell10     5064   9111  21130  RISE       1
\UARTM:BUART:rx_postpoll\/q              macrocell10     3350  12461  21130  RISE       1
\UARTM:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2865  15327  21130  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:sRX:RxShifter:u0\/clock                      datapathcell1              0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for UARTM_IntClock
********************************************
Clock: UARTM_IntClock
Frequency: 42.26 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UARTM:BUART:tx_state_1\/q
Path End       : \UARTM:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UARTM:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1059673p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UARTM_IntClock:R#1 vs. UARTM_IntClock:R#2)   1083333
- Setup time                                                  -11520
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1071813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12140
-------------------------------------   ----- 
End-of-path arrival time (ps)           12140
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:tx_state_1\/clock_0                          macrocell21                0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UARTM:BUART:tx_state_1\/q                      macrocell21     1250   1250  1059673  RISE       1
\UARTM:BUART:counter_load_not\/main_0           macrocell2      5239   6489  1059673  RISE       1
\UARTM:BUART:counter_load_not\/q                macrocell2      3350   9839  1059673  RISE       1
\UARTM:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2302  12140  1059673  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell3              0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyHFCLK:R vs. UARTM_IntClock:R)
**************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : m_rx_pin(0)/fb
Path End       : \UARTM:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UARTM:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21130p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyHFCLK:R#26 vs. UARTM_IntClock:R#2)   41667
- Setup time                                           -5210
----------------------------------------------------   ----- 
End-of-path required time (ps)                         36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15327
-------------------------------------   ----- 
End-of-path arrival time (ps)           15327
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
m_rx_pin(0)/in_clock                                  iocell7                 0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
m_rx_pin(0)/fb                           iocell7         4047   4047  21130  RISE       1
\UARTM:BUART:rx_postpoll\/main_1         macrocell10     5064   9111  21130  RISE       1
\UARTM:BUART:rx_postpoll\/q              macrocell10     3350  12461  21130  RISE       1
\UARTM:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2865  15327  21130  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:sRX:RxShifter:u0\/clock                      datapathcell1              0      0  RISE       1


5.2::Critical Path Report for (UARTM_IntClock:R vs. UARTM_IntClock:R)
*********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UARTM:BUART:tx_state_1\/q
Path End       : \UARTM:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UARTM:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1059673p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UARTM_IntClock:R#1 vs. UARTM_IntClock:R#2)   1083333
- Setup time                                                  -11520
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1071813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12140
-------------------------------------   ----- 
End-of-path arrival time (ps)           12140
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:tx_state_1\/clock_0                          macrocell21                0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UARTM:BUART:tx_state_1\/q                      macrocell21     1250   1250  1059673  RISE       1
\UARTM:BUART:counter_load_not\/main_0           macrocell2      5239   6489  1059673  RISE       1
\UARTM:BUART:counter_load_not\/q                macrocell2      3350   9839  1059673  RISE       1
\UARTM:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2302  12140  1059673  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell3              0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : m_rx_pin(0)/fb
Path End       : \UARTM:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UARTM:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21130p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyHFCLK:R#26 vs. UARTM_IntClock:R#2)   41667
- Setup time                                           -5210
----------------------------------------------------   ----- 
End-of-path required time (ps)                         36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15327
-------------------------------------   ----- 
End-of-path arrival time (ps)           15327
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
m_rx_pin(0)/in_clock                                  iocell7                 0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
m_rx_pin(0)/fb                           iocell7         4047   4047  21130  RISE       1
\UARTM:BUART:rx_postpoll\/main_1         macrocell10     5064   9111  21130  RISE       1
\UARTM:BUART:rx_postpoll\/q              macrocell10     3350  12461  21130  RISE       1
\UARTM:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2865  15327  21130  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:sRX:RxShifter:u0\/clock                      datapathcell1              0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : m_rx_pin(0)/fb
Path End       : \UARTM:BUART:rx_state_0\/main_9
Capture Clock  : \UARTM:BUART:rx_state_0\/clock_0
Path slack     : 27951p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyHFCLK:R#26 vs. UARTM_IntClock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10205
-------------------------------------   ----- 
End-of-path arrival time (ps)           10205
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
m_rx_pin(0)/in_clock                                  iocell7                 0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
m_rx_pin(0)/fb                   iocell7       4047   4047  21130  RISE       1
\UARTM:BUART:rx_state_0\/main_9  macrocell11   6158  10205  27951  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:rx_state_0\/clock_0                          macrocell11                0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : m_rx_pin(0)/fb
Path End       : \UARTM:BUART:rx_status_3\/main_6
Capture Clock  : \UARTM:BUART:rx_status_3\/clock_0
Path slack     : 27951p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyHFCLK:R#26 vs. UARTM_IntClock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10205
-------------------------------------   ----- 
End-of-path arrival time (ps)           10205
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
m_rx_pin(0)/in_clock                                  iocell7                 0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
m_rx_pin(0)/fb                    iocell7       4047   4047  21130  RISE       1
\UARTM:BUART:rx_status_3\/main_6  macrocell15   6158  10205  27951  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:rx_status_3\/clock_0                         macrocell15                0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : m_rx_pin(0)/fb
Path End       : \UARTM:BUART:rx_last\/main_0
Capture Clock  : \UARTM:BUART:rx_last\/clock_0
Path slack     : 27955p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyHFCLK:R#26 vs. UARTM_IntClock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10202
-------------------------------------   ----- 
End-of-path arrival time (ps)           10202
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
m_rx_pin(0)/in_clock                                  iocell7                 0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
m_rx_pin(0)/fb                iocell7       4047   4047  21130  RISE       1
\UARTM:BUART:rx_last\/main_0  macrocell8    6155  10202  27955  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:rx_last\/clock_0                             macrocell8                 0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : m_rx_pin(0)/fb
Path End       : \UARTM:BUART:rx_state_2\/main_8
Capture Clock  : \UARTM:BUART:rx_state_2\/clock_0
Path slack     : 27972p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyHFCLK:R#26 vs. UARTM_IntClock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10185
-------------------------------------   ----- 
End-of-path arrival time (ps)           10185
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
m_rx_pin(0)/in_clock                                  iocell7                 0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
m_rx_pin(0)/fb                   iocell7       4047   4047  21130  RISE       1
\UARTM:BUART:rx_state_2\/main_8  macrocell12   6138  10185  27972  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:rx_state_2\/clock_0                          macrocell12                0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : m_rx_pin(0)/fb
Path End       : \UARTM:BUART:pollcount_0\/main_2
Capture Clock  : \UARTM:BUART:pollcount_0\/clock_0
Path slack     : 29045p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyHFCLK:R#26 vs. UARTM_IntClock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9111
-------------------------------------   ---- 
End-of-path arrival time (ps)           9111
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
m_rx_pin(0)/in_clock                                  iocell7                 0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
m_rx_pin(0)/fb                    iocell7       4047   4047  21130  RISE       1
\UARTM:BUART:pollcount_0\/main_2  macrocell3    5064   9111  29045  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:pollcount_0\/clock_0                         macrocell3                 0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : m_rx_pin(0)/fb
Path End       : \UARTM:BUART:pollcount_1\/main_3
Capture Clock  : \UARTM:BUART:pollcount_1\/clock_0
Path slack     : 29045p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyHFCLK:R#26 vs. UARTM_IntClock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9111
-------------------------------------   ---- 
End-of-path arrival time (ps)           9111
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
m_rx_pin(0)/in_clock                                  iocell7                 0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
m_rx_pin(0)/fb                    iocell7       4047   4047  21130  RISE       1
\UARTM:BUART:pollcount_1\/main_3  macrocell4    5064   9111  29045  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:pollcount_1\/clock_0                         macrocell4                 0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : m_cts_pin(0)/fb
Path End       : \UARTM:BUART:tx_state_0\/main_5
Capture Clock  : \UARTM:BUART:tx_state_0\/clock_0
Path slack     : 29431p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyHFCLK:R#26 vs. UARTM_IntClock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8725
-------------------------------------   ---- 
End-of-path arrival time (ps)           8725
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
m_cts_pin(0)/in_clock                                 iocell5                 0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
m_cts_pin(0)/fb                  iocell5       4047   4047  29431  RISE       1
\UARTM:BUART:tx_state_0\/main_5  macrocell20   4678   8725  29431  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:tx_state_0\/clock_0                          macrocell20                0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UARTM:BUART:tx_state_1\/q
Path End       : \UARTM:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UARTM:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1059673p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UARTM_IntClock:R#1 vs. UARTM_IntClock:R#2)   1083333
- Setup time                                                  -11520
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1071813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12140
-------------------------------------   ----- 
End-of-path arrival time (ps)           12140
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:tx_state_1\/clock_0                          macrocell21                0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UARTM:BUART:tx_state_1\/q                      macrocell21     1250   1250  1059673  RISE       1
\UARTM:BUART:counter_load_not\/main_0           macrocell2      5239   6489  1059673  RISE       1
\UARTM:BUART:counter_load_not\/q                macrocell2      3350   9839  1059673  RISE       1
\UARTM:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2302  12140  1059673  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell3              0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UARTM:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \UARTM:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UARTM:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1063401p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UARTM_IntClock:R#1 vs. UARTM_IntClock:R#2)   1083333
- Setup time                                                   -6290
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1077043

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13642
-------------------------------------   ----- 
End-of-path arrival time (ps)           13642
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell3              0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UARTM:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell3   5680   5680  1063401  RISE       1
\UARTM:BUART:tx_bitclk_enable_pre\/main_0      macrocell19     2292   7972  1063401  RISE       1
\UARTM:BUART:tx_bitclk_enable_pre\/q           macrocell19     3350  11322  1063401  RISE       1
\UARTM:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell2   2320  13642  1063401  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:sTX:TxShifter:u0\/clock                      datapathcell2              0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UARTM:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UARTM:BUART:sTX:TxSts\/status_0
Capture Clock  : \UARTM:BUART:sTX:TxSts\/clock
Path slack     : 1063937p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UARTM_IntClock:R#1 vs. UARTM_IntClock:R#2)   1083333
- Setup time                                                   -1570
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1081763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17826
-------------------------------------   ----- 
End-of-path arrival time (ps)           17826
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:sTX:TxShifter:u0\/clock                      datapathcell2              0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UARTM:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   5280   5280  1063937  RISE       1
\UARTM:BUART:tx_status_0\/main_2                 macrocell23     3599   8879  1063937  RISE       1
\UARTM:BUART:tx_status_0\/q                      macrocell23     3350  12229  1063937  RISE       1
\UARTM:BUART:sTX:TxSts\/status_0                 statusicell2    5597  17826  1063937  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:sTX:TxSts\/clock                             statusicell2               0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UARTM:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UARTM:BUART:sRX:RxSts\/status_4
Capture Clock  : \UARTM:BUART:sRX:RxSts\/clock
Path slack     : 1067451p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UARTM_IntClock:R#1 vs. UARTM_IntClock:R#2)   1083333
- Setup time                                                   -1570
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1081763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14313
-------------------------------------   ----- 
End-of-path arrival time (ps)           14313
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:sRX:RxShifter:u0\/clock                      datapathcell1              0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UARTM:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  1067451  RISE       1
\UARTM:BUART:rx_status_4\/main_1                 macrocell16     3419   8699  1067451  RISE       1
\UARTM:BUART:rx_status_4\/q                      macrocell16     3350  12049  1067451  RISE       1
\UARTM:BUART:sRX:RxSts\/status_4                 statusicell1    2264  14313  1067451  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:sRX:RxSts\/clock                             statusicell1               0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UARTM:BUART:rx_address_detected\/q
Path End       : \UARTM:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UARTM:BUART:sRX:RxBitCounter\/clock
Path slack     : 1068499p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UARTM_IntClock:R#1 vs. UARTM_IntClock:R#2)   1083333
- Setup time                                                   -4220
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079113

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10615
-------------------------------------   ----- 
End-of-path arrival time (ps)           10615
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:rx_address_detected\/clock_0                 macrocell5                 0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UARTM:BUART:rx_address_detected\/q   macrocell5    1250   1250  1068499  RISE       1
\UARTM:BUART:rx_counter_load\/main_0  macrocell7    3757   5007  1068499  RISE       1
\UARTM:BUART:rx_counter_load\/q       macrocell7    3350   8357  1068499  RISE       1
\UARTM:BUART:sRX:RxBitCounter\/load   count7cell    2258  10615  1068499  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UARTM:BUART:tx_state_1\/q
Path End       : \UARTM:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UARTM:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1068589p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UARTM_IntClock:R#1 vs. UARTM_IntClock:R#2)   1083333
- Setup time                                                   -6290
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1077043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8454
-------------------------------------   ---- 
End-of-path arrival time (ps)           8454
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:tx_state_1\/clock_0                          macrocell21                0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\UARTM:BUART:tx_state_1\/q                macrocell21     1250   1250  1059673  RISE       1
\UARTM:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell2   7204   8454  1068589  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:sTX:TxShifter:u0\/clock                      datapathcell2              0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UARTM:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UARTM:BUART:txn\/main_3
Capture Clock  : \UARTM:BUART:txn\/clock_0
Path slack     : 1070240p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UARTM_IntClock:R#1 vs. UARTM_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9583
-------------------------------------   ---- 
End-of-path arrival time (ps)           9583
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:sTX:TxShifter:u0\/clock                      datapathcell2              0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\UARTM:BUART:sTX:TxShifter:u0\/so_comb  datapathcell2   7280   7280  1070240  RISE       1
\UARTM:BUART:txn\/main_3                macrocell25     2303   9583  1070240  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:txn\/clock_0                                 macrocell25                0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UARTM:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UARTM:BUART:tx_state_0\/main_2
Capture Clock  : \UARTM:BUART:tx_state_0\/clock_0
Path slack     : 1070944p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UARTM_IntClock:R#1 vs. UARTM_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8879
-------------------------------------   ---- 
End-of-path arrival time (ps)           8879
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:sTX:TxShifter:u0\/clock                      datapathcell2              0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UARTM:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   5280   5280  1063937  RISE       1
\UARTM:BUART:tx_state_0\/main_2                  macrocell20     3599   8879  1070944  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:tx_state_0\/clock_0                          macrocell20                0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UARTM:BUART:rx_address_detected\/q
Path End       : \UARTM:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UARTM:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071013p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UARTM_IntClock:R#1 vs. UARTM_IntClock:R#2)   1083333
- Setup time                                                   -6300
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1077033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6020
-------------------------------------   ---- 
End-of-path arrival time (ps)           6020
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:rx_address_detected\/clock_0                 macrocell5                 0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\UARTM:BUART:rx_address_detected\/q       macrocell5      1250   1250  1068499  RISE       1
\UARTM:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell1   4770   6020  1071013  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:sRX:RxShifter:u0\/clock                      datapathcell1              0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UARTM:BUART:rx_bitclk_enable\/q
Path End       : \UARTM:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UARTM:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071177p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UARTM_IntClock:R#1 vs. UARTM_IntClock:R#2)   1083333
- Setup time                                                   -6300
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1077033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5856
-------------------------------------   ---- 
End-of-path arrival time (ps)           5856
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:rx_bitclk_enable\/clock_0                    macrocell6                 0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\UARTM:BUART:rx_bitclk_enable\/q          macrocell6      1250   1250  1071177  RISE       1
\UARTM:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell1   4606   5856  1071177  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:sRX:RxShifter:u0\/clock                      datapathcell1              0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UARTM:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \UARTM:BUART:tx_bitclk\/main_0
Capture Clock  : \UARTM:BUART:tx_bitclk\/clock_0
Path slack     : 1071851p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UARTM_IntClock:R#1 vs. UARTM_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7972
-------------------------------------   ---- 
End-of-path arrival time (ps)           7972
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell3              0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UARTM:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell3   5680   5680  1063401  RISE       1
\UARTM:BUART:tx_bitclk\/main_0                 macrocell18     2292   7972  1071851  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:tx_bitclk\/clock_0                           macrocell18                0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UARTM:BUART:tx_state_1\/q
Path End       : \UARTM:BUART:tx_state_0\/main_0
Capture Clock  : \UARTM:BUART:tx_state_0\/clock_0
Path slack     : 1071947p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UARTM_IntClock:R#1 vs. UARTM_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7876
-------------------------------------   ---- 
End-of-path arrival time (ps)           7876
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:tx_state_1\/clock_0                          macrocell21                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UARTM:BUART:tx_state_1\/q       macrocell21   1250   1250  1059673  RISE       1
\UARTM:BUART:tx_state_0\/main_0  macrocell20   6626   7876  1071947  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:tx_state_0\/clock_0                          macrocell20                0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UARTM:BUART:rx_address_detected\/q
Path End       : \UARTM:BUART:rx_load_fifo\/main_0
Capture Clock  : \UARTM:BUART:rx_load_fifo\/clock_0
Path slack     : 1072376p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UARTM_IntClock:R#1 vs. UARTM_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7448
-------------------------------------   ---- 
End-of-path arrival time (ps)           7448
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:rx_address_detected\/clock_0                 macrocell5                 0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UARTM:BUART:rx_address_detected\/q  macrocell5    1250   1250  1068499  RISE       1
\UARTM:BUART:rx_load_fifo\/main_0    macrocell9    6198   7448  1072376  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:rx_load_fifo\/clock_0                        macrocell9                 0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UARTM:BUART:rx_address_detected\/q
Path End       : \UARTM:BUART:rx_state_0\/main_0
Capture Clock  : \UARTM:BUART:rx_state_0\/clock_0
Path slack     : 1072376p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UARTM_IntClock:R#1 vs. UARTM_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7448
-------------------------------------   ---- 
End-of-path arrival time (ps)           7448
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:rx_address_detected\/clock_0                 macrocell5                 0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UARTM:BUART:rx_address_detected\/q  macrocell5    1250   1250  1068499  RISE       1
\UARTM:BUART:rx_state_0\/main_0      macrocell11   6198   7448  1072376  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:rx_state_0\/clock_0                          macrocell11                0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UARTM:BUART:rx_address_detected\/q
Path End       : \UARTM:BUART:rx_state_3\/main_0
Capture Clock  : \UARTM:BUART:rx_state_3\/clock_0
Path slack     : 1072376p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UARTM_IntClock:R#1 vs. UARTM_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7448
-------------------------------------   ---- 
End-of-path arrival time (ps)           7448
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:rx_address_detected\/clock_0                 macrocell5                 0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UARTM:BUART:rx_address_detected\/q  macrocell5    1250   1250  1068499  RISE       1
\UARTM:BUART:rx_state_3\/main_0      macrocell13   6198   7448  1072376  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:rx_state_3\/clock_0                          macrocell13                0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UARTM:BUART:rx_address_detected\/q
Path End       : \UARTM:BUART:rx_status_3\/main_0
Capture Clock  : \UARTM:BUART:rx_status_3\/clock_0
Path slack     : 1072376p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UARTM_IntClock:R#1 vs. UARTM_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7448
-------------------------------------   ---- 
End-of-path arrival time (ps)           7448
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:rx_address_detected\/clock_0                 macrocell5                 0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UARTM:BUART:rx_address_detected\/q  macrocell5    1250   1250  1068499  RISE       1
\UARTM:BUART:rx_status_3\/main_0     macrocell15   6198   7448  1072376  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:rx_status_3\/clock_0                         macrocell15                0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UARTM:BUART:tx_state_0\/q
Path End       : \UARTM:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UARTM:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072555p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UARTM_IntClock:R#1 vs. UARTM_IntClock:R#2)   1083333
- Setup time                                                   -6290
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1077043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4488
-------------------------------------   ---- 
End-of-path arrival time (ps)           4488
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:tx_state_0\/clock_0                          macrocell20                0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\UARTM:BUART:tx_state_0\/q                macrocell20     1250   1250  1061676  RISE       1
\UARTM:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell2   3238   4488  1072555  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:sTX:TxShifter:u0\/clock                      datapathcell2              0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UARTM:BUART:rx_state_0\/q
Path End       : \UARTM:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UARTM:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072809p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UARTM_IntClock:R#1 vs. UARTM_IntClock:R#2)   1083333
- Setup time                                                   -6300
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1077033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4224
-------------------------------------   ---- 
End-of-path arrival time (ps)           4224
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:rx_state_0\/clock_0                          macrocell11                0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\UARTM:BUART:rx_state_0\/q                macrocell11     1250   1250  1069412  RISE       1
\UARTM:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell1   2974   4224  1072809  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:sRX:RxShifter:u0\/clock                      datapathcell1              0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UARTM:BUART:tx_state_1\/q
Path End       : \UARTM:BUART:tx_state_1\/main_0
Capture Clock  : \UARTM:BUART:tx_state_1\/clock_0
Path slack     : 1073335p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UARTM_IntClock:R#1 vs. UARTM_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6489
-------------------------------------   ---- 
End-of-path arrival time (ps)           6489
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:tx_state_1\/clock_0                          macrocell21                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UARTM:BUART:tx_state_1\/q       macrocell21   1250   1250  1059673  RISE       1
\UARTM:BUART:tx_state_1\/main_0  macrocell21   5239   6489  1073335  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:tx_state_1\/clock_0                          macrocell21                0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UARTM:BUART:rx_bitclk_enable\/q
Path End       : \UARTM:BUART:rx_load_fifo\/main_2
Capture Clock  : \UARTM:BUART:rx_load_fifo\/clock_0
Path slack     : 1073421p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UARTM_IntClock:R#1 vs. UARTM_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6402
-------------------------------------   ---- 
End-of-path arrival time (ps)           6402
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:rx_bitclk_enable\/clock_0                    macrocell6                 0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UARTM:BUART:rx_bitclk_enable\/q   macrocell6    1250   1250  1071177  RISE       1
\UARTM:BUART:rx_load_fifo\/main_2  macrocell9    5152   6402  1073421  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:rx_load_fifo\/clock_0                        macrocell9                 0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UARTM:BUART:rx_bitclk_enable\/q
Path End       : \UARTM:BUART:rx_state_0\/main_2
Capture Clock  : \UARTM:BUART:rx_state_0\/clock_0
Path slack     : 1073421p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UARTM_IntClock:R#1 vs. UARTM_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6402
-------------------------------------   ---- 
End-of-path arrival time (ps)           6402
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:rx_bitclk_enable\/clock_0                    macrocell6                 0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UARTM:BUART:rx_bitclk_enable\/q  macrocell6    1250   1250  1071177  RISE       1
\UARTM:BUART:rx_state_0\/main_2   macrocell11   5152   6402  1073421  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:rx_state_0\/clock_0                          macrocell11                0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UARTM:BUART:rx_bitclk_enable\/q
Path End       : \UARTM:BUART:rx_state_3\/main_2
Capture Clock  : \UARTM:BUART:rx_state_3\/clock_0
Path slack     : 1073421p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UARTM_IntClock:R#1 vs. UARTM_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6402
-------------------------------------   ---- 
End-of-path arrival time (ps)           6402
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:rx_bitclk_enable\/clock_0                    macrocell6                 0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UARTM:BUART:rx_bitclk_enable\/q  macrocell6    1250   1250  1071177  RISE       1
\UARTM:BUART:rx_state_3\/main_2   macrocell13   5152   6402  1073421  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:rx_state_3\/clock_0                          macrocell13                0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UARTM:BUART:rx_bitclk_enable\/q
Path End       : \UARTM:BUART:rx_status_3\/main_2
Capture Clock  : \UARTM:BUART:rx_status_3\/clock_0
Path slack     : 1073421p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UARTM_IntClock:R#1 vs. UARTM_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6402
-------------------------------------   ---- 
End-of-path arrival time (ps)           6402
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:rx_bitclk_enable\/clock_0                    macrocell6                 0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UARTM:BUART:rx_bitclk_enable\/q  macrocell6    1250   1250  1071177  RISE       1
\UARTM:BUART:rx_status_3\/main_2  macrocell15   5152   6402  1073421  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:rx_status_3\/clock_0                         macrocell15                0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UARTM:BUART:rx_bitclk_enable\/q
Path End       : \UARTM:BUART:rx_state_2\/main_2
Capture Clock  : \UARTM:BUART:rx_state_2\/clock_0
Path slack     : 1073448p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UARTM_IntClock:R#1 vs. UARTM_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6375
-------------------------------------   ---- 
End-of-path arrival time (ps)           6375
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:rx_bitclk_enable\/clock_0                    macrocell6                 0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UARTM:BUART:rx_bitclk_enable\/q  macrocell6    1250   1250  1071177  RISE       1
\UARTM:BUART:rx_state_2\/main_2   macrocell12   5125   6375  1073448  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:rx_state_2\/clock_0                          macrocell12                0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UARTM:BUART:tx_state_1\/q
Path End       : \UARTM:BUART:tx_state_2\/main_0
Capture Clock  : \UARTM:BUART:tx_state_2\/clock_0
Path slack     : 1074183p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UARTM_IntClock:R#1 vs. UARTM_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5640
-------------------------------------   ---- 
End-of-path arrival time (ps)           5640
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:tx_state_1\/clock_0                          macrocell21                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UARTM:BUART:tx_state_1\/q       macrocell21   1250   1250  1059673  RISE       1
\UARTM:BUART:tx_state_2\/main_0  macrocell22   4390   5640  1074183  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:tx_state_2\/clock_0                          macrocell22                0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UARTM:BUART:tx_state_1\/q
Path End       : \UARTM:BUART:txn\/main_1
Capture Clock  : \UARTM:BUART:txn\/clock_0
Path slack     : 1074183p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UARTM_IntClock:R#1 vs. UARTM_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5640
-------------------------------------   ---- 
End-of-path arrival time (ps)           5640
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:tx_state_1\/clock_0                          macrocell21                0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\UARTM:BUART:tx_state_1\/q  macrocell21   1250   1250  1059673  RISE       1
\UARTM:BUART:txn\/main_1    macrocell25   4390   5640  1074183  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:txn\/clock_0                                 macrocell25                0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UARTM:BUART:rx_address_detected\/q
Path End       : \UARTM:BUART:rx_state_2\/main_0
Capture Clock  : \UARTM:BUART:rx_state_2\/clock_0
Path slack     : 1074817p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UARTM_IntClock:R#1 vs. UARTM_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5007
-------------------------------------   ---- 
End-of-path arrival time (ps)           5007
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:rx_address_detected\/clock_0                 macrocell5                 0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UARTM:BUART:rx_address_detected\/q  macrocell5    1250   1250  1068499  RISE       1
\UARTM:BUART:rx_state_2\/main_0      macrocell12   3757   5007  1074817  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:rx_state_2\/clock_0                          macrocell12                0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UARTM:BUART:rx_address_detected\/q
Path End       : \UARTM:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UARTM:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074817p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UARTM_IntClock:R#1 vs. UARTM_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5007
-------------------------------------   ---- 
End-of-path arrival time (ps)           5007
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:rx_address_detected\/clock_0                 macrocell5                 0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UARTM:BUART:rx_address_detected\/q      macrocell5    1250   1250  1068499  RISE       1
\UARTM:BUART:rx_state_stop1_reg\/main_0  macrocell14   3757   5007  1074817  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:rx_state_stop1_reg\/clock_0                  macrocell14                0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UARTM:BUART:sRX:RxBitCounter\/count_2
Path End       : \UARTM:BUART:pollcount_0\/main_0
Capture Clock  : \UARTM:BUART:pollcount_0\/clock_0
Path slack     : 1074885p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UARTM_IntClock:R#1 vs. UARTM_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4938
-------------------------------------   ---- 
End-of-path arrival time (ps)           4938
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UARTM:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1074885  RISE       1
\UARTM:BUART:pollcount_0\/main_0        macrocell3    2828   4938  1074885  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:pollcount_0\/clock_0                         macrocell3                 0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UARTM:BUART:sRX:RxBitCounter\/count_2
Path End       : \UARTM:BUART:pollcount_1\/main_0
Capture Clock  : \UARTM:BUART:pollcount_1\/clock_0
Path slack     : 1074885p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UARTM_IntClock:R#1 vs. UARTM_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4938
-------------------------------------   ---- 
End-of-path arrival time (ps)           4938
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UARTM:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1074885  RISE       1
\UARTM:BUART:pollcount_1\/main_0        macrocell4    2828   4938  1074885  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:pollcount_1\/clock_0                         macrocell4                 0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UARTM:BUART:sRX:RxBitCounter\/count_2
Path End       : \UARTM:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UARTM:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074885p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UARTM_IntClock:R#1 vs. UARTM_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4938
-------------------------------------   ---- 
End-of-path arrival time (ps)           4938
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UARTM:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1074885  RISE       1
\UARTM:BUART:rx_bitclk_enable\/main_0   macrocell6    2828   4938  1074885  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:rx_bitclk_enable\/clock_0                    macrocell6                 0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UARTM:BUART:sRX:RxBitCounter\/count_1
Path End       : \UARTM:BUART:pollcount_0\/main_1
Capture Clock  : \UARTM:BUART:pollcount_0\/clock_0
Path slack     : 1074898p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UARTM_IntClock:R#1 vs. UARTM_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4925
-------------------------------------   ---- 
End-of-path arrival time (ps)           4925
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UARTM:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1074898  RISE       1
\UARTM:BUART:pollcount_0\/main_1        macrocell3    2815   4925  1074898  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:pollcount_0\/clock_0                         macrocell3                 0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UARTM:BUART:sRX:RxBitCounter\/count_1
Path End       : \UARTM:BUART:pollcount_1\/main_1
Capture Clock  : \UARTM:BUART:pollcount_1\/clock_0
Path slack     : 1074898p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UARTM_IntClock:R#1 vs. UARTM_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4925
-------------------------------------   ---- 
End-of-path arrival time (ps)           4925
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UARTM:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1074898  RISE       1
\UARTM:BUART:pollcount_1\/main_1        macrocell4    2815   4925  1074898  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:pollcount_1\/clock_0                         macrocell4                 0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UARTM:BUART:sRX:RxBitCounter\/count_1
Path End       : \UARTM:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UARTM:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074898p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UARTM_IntClock:R#1 vs. UARTM_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4925
-------------------------------------   ---- 
End-of-path arrival time (ps)           4925
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UARTM:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1074898  RISE       1
\UARTM:BUART:rx_bitclk_enable\/main_1   macrocell6    2815   4925  1074898  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:rx_bitclk_enable\/clock_0                    macrocell6                 0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UARTM:BUART:sRX:RxBitCounter\/count_0
Path End       : \UARTM:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UARTM:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074900p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UARTM_IntClock:R#1 vs. UARTM_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4923
-------------------------------------   ---- 
End-of-path arrival time (ps)           4923
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UARTM:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  1074900  RISE       1
\UARTM:BUART:rx_bitclk_enable\/main_2   macrocell6    2813   4923  1074900  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:rx_bitclk_enable\/clock_0                    macrocell6                 0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UARTM:BUART:sRX:RxBitCounter\/count_5
Path End       : \UARTM:BUART:rx_load_fifo\/main_6
Capture Clock  : \UARTM:BUART:rx_load_fifo\/clock_0
Path slack     : 1075010p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UARTM_IntClock:R#1 vs. UARTM_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4813
-------------------------------------   ---- 
End-of-path arrival time (ps)           4813
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UARTM:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1075010  RISE       1
\UARTM:BUART:rx_load_fifo\/main_6       macrocell9    2703   4813  1075010  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:rx_load_fifo\/clock_0                        macrocell9                 0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UARTM:BUART:sRX:RxBitCounter\/count_5
Path End       : \UARTM:BUART:rx_state_0\/main_6
Capture Clock  : \UARTM:BUART:rx_state_0\/clock_0
Path slack     : 1075010p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UARTM_IntClock:R#1 vs. UARTM_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4813
-------------------------------------   ---- 
End-of-path arrival time (ps)           4813
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UARTM:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1075010  RISE       1
\UARTM:BUART:rx_state_0\/main_6         macrocell11   2703   4813  1075010  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:rx_state_0\/clock_0                          macrocell11                0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UARTM:BUART:sRX:RxBitCounter\/count_5
Path End       : \UARTM:BUART:rx_state_3\/main_6
Capture Clock  : \UARTM:BUART:rx_state_3\/clock_0
Path slack     : 1075010p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UARTM_IntClock:R#1 vs. UARTM_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4813
-------------------------------------   ---- 
End-of-path arrival time (ps)           4813
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UARTM:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1075010  RISE       1
\UARTM:BUART:rx_state_3\/main_6         macrocell13   2703   4813  1075010  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:rx_state_3\/clock_0                          macrocell13                0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UARTM:BUART:sRX:RxBitCounter\/count_6
Path End       : \UARTM:BUART:rx_load_fifo\/main_5
Capture Clock  : \UARTM:BUART:rx_load_fifo\/clock_0
Path slack     : 1075014p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UARTM_IntClock:R#1 vs. UARTM_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4810
-------------------------------------   ---- 
End-of-path arrival time (ps)           4810
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UARTM:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1075014  RISE       1
\UARTM:BUART:rx_load_fifo\/main_5       macrocell9    2700   4810  1075014  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:rx_load_fifo\/clock_0                        macrocell9                 0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UARTM:BUART:sRX:RxBitCounter\/count_6
Path End       : \UARTM:BUART:rx_state_0\/main_5
Capture Clock  : \UARTM:BUART:rx_state_0\/clock_0
Path slack     : 1075014p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UARTM_IntClock:R#1 vs. UARTM_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4810
-------------------------------------   ---- 
End-of-path arrival time (ps)           4810
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UARTM:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1075014  RISE       1
\UARTM:BUART:rx_state_0\/main_5         macrocell11   2700   4810  1075014  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:rx_state_0\/clock_0                          macrocell11                0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UARTM:BUART:sRX:RxBitCounter\/count_6
Path End       : \UARTM:BUART:rx_state_3\/main_5
Capture Clock  : \UARTM:BUART:rx_state_3\/clock_0
Path slack     : 1075014p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UARTM_IntClock:R#1 vs. UARTM_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4810
-------------------------------------   ---- 
End-of-path arrival time (ps)           4810
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UARTM:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1075014  RISE       1
\UARTM:BUART:rx_state_3\/main_5         macrocell13   2700   4810  1075014  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:rx_state_3\/clock_0                          macrocell13                0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UARTM:BUART:sRX:RxBitCounter\/count_5
Path End       : \UARTM:BUART:rx_state_2\/main_6
Capture Clock  : \UARTM:BUART:rx_state_2\/clock_0
Path slack     : 1075021p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UARTM_IntClock:R#1 vs. UARTM_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4802
-------------------------------------   ---- 
End-of-path arrival time (ps)           4802
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UARTM:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1075010  RISE       1
\UARTM:BUART:rx_state_2\/main_6         macrocell12   2692   4802  1075021  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:rx_state_2\/clock_0                          macrocell12                0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UARTM:BUART:sRX:RxBitCounter\/count_6
Path End       : \UARTM:BUART:rx_state_2\/main_5
Capture Clock  : \UARTM:BUART:rx_state_2\/clock_0
Path slack     : 1075024p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UARTM_IntClock:R#1 vs. UARTM_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4799
-------------------------------------   ---- 
End-of-path arrival time (ps)           4799
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UARTM:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1075014  RISE       1
\UARTM:BUART:rx_state_2\/main_5         macrocell12   2689   4799  1075024  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:rx_state_2\/clock_0                          macrocell12                0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UARTM:BUART:sRX:RxBitCounter\/count_4
Path End       : \UARTM:BUART:rx_load_fifo\/main_7
Capture Clock  : \UARTM:BUART:rx_load_fifo\/clock_0
Path slack     : 1075152p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UARTM_IntClock:R#1 vs. UARTM_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4672
-------------------------------------   ---- 
End-of-path arrival time (ps)           4672
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UARTM:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1075152  RISE       1
\UARTM:BUART:rx_load_fifo\/main_7       macrocell9    2562   4672  1075152  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:rx_load_fifo\/clock_0                        macrocell9                 0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UARTM:BUART:sRX:RxBitCounter\/count_4
Path End       : \UARTM:BUART:rx_state_0\/main_7
Capture Clock  : \UARTM:BUART:rx_state_0\/clock_0
Path slack     : 1075152p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UARTM_IntClock:R#1 vs. UARTM_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4672
-------------------------------------   ---- 
End-of-path arrival time (ps)           4672
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UARTM:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1075152  RISE       1
\UARTM:BUART:rx_state_0\/main_7         macrocell11   2562   4672  1075152  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:rx_state_0\/clock_0                          macrocell11                0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UARTM:BUART:sRX:RxBitCounter\/count_4
Path End       : \UARTM:BUART:rx_state_3\/main_7
Capture Clock  : \UARTM:BUART:rx_state_3\/clock_0
Path slack     : 1075152p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UARTM_IntClock:R#1 vs. UARTM_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4672
-------------------------------------   ---- 
End-of-path arrival time (ps)           4672
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UARTM:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1075152  RISE       1
\UARTM:BUART:rx_state_3\/main_7         macrocell13   2562   4672  1075152  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:rx_state_3\/clock_0                          macrocell13                0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UARTM:BUART:sRX:RxBitCounter\/count_4
Path End       : \UARTM:BUART:rx_state_2\/main_7
Capture Clock  : \UARTM:BUART:rx_state_2\/clock_0
Path slack     : 1075159p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UARTM_IntClock:R#1 vs. UARTM_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4664
-------------------------------------   ---- 
End-of-path arrival time (ps)           4664
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UARTM:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1075152  RISE       1
\UARTM:BUART:rx_state_2\/main_7         macrocell12   2554   4664  1075159  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:rx_state_2\/clock_0                          macrocell12                0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UARTM:BUART:tx_state_0\/q
Path End       : \UARTM:BUART:tx_state_1\/main_1
Capture Clock  : \UARTM:BUART:tx_state_1\/clock_0
Path slack     : 1075338p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UARTM_IntClock:R#1 vs. UARTM_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4486
-------------------------------------   ---- 
End-of-path arrival time (ps)           4486
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:tx_state_0\/clock_0                          macrocell20                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UARTM:BUART:tx_state_0\/q       macrocell20   1250   1250  1061676  RISE       1
\UARTM:BUART:tx_state_1\/main_1  macrocell21   3236   4486  1075338  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:tx_state_1\/clock_0                          macrocell21                0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UARTM:BUART:tx_state_0\/q
Path End       : \UARTM:BUART:tx_state_0\/main_1
Capture Clock  : \UARTM:BUART:tx_state_0\/clock_0
Path slack     : 1075340p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UARTM_IntClock:R#1 vs. UARTM_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4484
-------------------------------------   ---- 
End-of-path arrival time (ps)           4484
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:tx_state_0\/clock_0                          macrocell20                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UARTM:BUART:tx_state_0\/q       macrocell20   1250   1250  1061676  RISE       1
\UARTM:BUART:tx_state_0\/main_1  macrocell20   3234   4484  1075340  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:tx_state_0\/clock_0                          macrocell20                0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UARTM:BUART:tx_state_0\/q
Path End       : \UARTM:BUART:tx_state_2\/main_1
Capture Clock  : \UARTM:BUART:tx_state_2\/clock_0
Path slack     : 1075343p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UARTM_IntClock:R#1 vs. UARTM_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4480
-------------------------------------   ---- 
End-of-path arrival time (ps)           4480
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:tx_state_0\/clock_0                          macrocell20                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UARTM:BUART:tx_state_0\/q       macrocell20   1250   1250  1061676  RISE       1
\UARTM:BUART:tx_state_2\/main_1  macrocell22   3230   4480  1075343  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:tx_state_2\/clock_0                          macrocell22                0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UARTM:BUART:tx_state_0\/q
Path End       : \UARTM:BUART:txn\/main_2
Capture Clock  : \UARTM:BUART:txn\/clock_0
Path slack     : 1075343p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UARTM_IntClock:R#1 vs. UARTM_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4480
-------------------------------------   ---- 
End-of-path arrival time (ps)           4480
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:tx_state_0\/clock_0                          macrocell20                0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\UARTM:BUART:tx_state_0\/q  macrocell20   1250   1250  1061676  RISE       1
\UARTM:BUART:txn\/main_2    macrocell25   3230   4480  1075343  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:txn\/clock_0                                 macrocell25                0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UARTM:BUART:pollcount_1\/q
Path End       : \UARTM:BUART:rx_state_0\/main_8
Capture Clock  : \UARTM:BUART:rx_state_0\/clock_0
Path slack     : 1075376p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UARTM_IntClock:R#1 vs. UARTM_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4447
-------------------------------------   ---- 
End-of-path arrival time (ps)           4447
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:pollcount_1\/clock_0                         macrocell4                 0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UARTM:BUART:pollcount_1\/q      macrocell4    1250   1250  1068351  RISE       1
\UARTM:BUART:rx_state_0\/main_8  macrocell11   3197   4447  1075376  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:rx_state_0\/clock_0                          macrocell11                0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UARTM:BUART:pollcount_1\/q
Path End       : \UARTM:BUART:rx_status_3\/main_5
Capture Clock  : \UARTM:BUART:rx_status_3\/clock_0
Path slack     : 1075376p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UARTM_IntClock:R#1 vs. UARTM_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4447
-------------------------------------   ---- 
End-of-path arrival time (ps)           4447
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:pollcount_1\/clock_0                         macrocell4                 0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UARTM:BUART:pollcount_1\/q       macrocell4    1250   1250  1068351  RISE       1
\UARTM:BUART:rx_status_3\/main_5  macrocell15   3197   4447  1075376  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:rx_status_3\/clock_0                         macrocell15                0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UARTM:BUART:pollcount_0\/q
Path End       : \UARTM:BUART:rx_state_0\/main_10
Capture Clock  : \UARTM:BUART:rx_state_0\/clock_0
Path slack     : 1075381p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UARTM_IntClock:R#1 vs. UARTM_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4442
-------------------------------------   ---- 
End-of-path arrival time (ps)           4442
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:pollcount_0\/clock_0                         macrocell3                 0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UARTM:BUART:pollcount_0\/q       macrocell3    1250   1250  1068356  RISE       1
\UARTM:BUART:rx_state_0\/main_10  macrocell11   3192   4442  1075381  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:rx_state_0\/clock_0                          macrocell11                0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UARTM:BUART:pollcount_0\/q
Path End       : \UARTM:BUART:rx_status_3\/main_7
Capture Clock  : \UARTM:BUART:rx_status_3\/clock_0
Path slack     : 1075381p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UARTM_IntClock:R#1 vs. UARTM_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4442
-------------------------------------   ---- 
End-of-path arrival time (ps)           4442
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:pollcount_0\/clock_0                         macrocell3                 0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UARTM:BUART:pollcount_0\/q       macrocell3    1250   1250  1068356  RISE       1
\UARTM:BUART:rx_status_3\/main_7  macrocell15   3192   4442  1075381  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:rx_status_3\/clock_0                         macrocell15                0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UARTM:BUART:tx_state_2\/q
Path End       : \UARTM:BUART:tx_state_1\/main_2
Capture Clock  : \UARTM:BUART:tx_state_1\/clock_0
Path slack     : 1075489p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UARTM_IntClock:R#1 vs. UARTM_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4335
-------------------------------------   ---- 
End-of-path arrival time (ps)           4335
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:tx_state_2\/clock_0                          macrocell22                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UARTM:BUART:tx_state_2\/q       macrocell22   1250   1250  1061827  RISE       1
\UARTM:BUART:tx_state_1\/main_2  macrocell21   3085   4335  1075489  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:tx_state_1\/clock_0                          macrocell21                0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UARTM:BUART:tx_state_2\/q
Path End       : \UARTM:BUART:tx_state_2\/main_2
Capture Clock  : \UARTM:BUART:tx_state_2\/clock_0
Path slack     : 1075490p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UARTM_IntClock:R#1 vs. UARTM_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4333
-------------------------------------   ---- 
End-of-path arrival time (ps)           4333
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:tx_state_2\/clock_0                          macrocell22                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UARTM:BUART:tx_state_2\/q       macrocell22   1250   1250  1061827  RISE       1
\UARTM:BUART:tx_state_2\/main_2  macrocell22   3083   4333  1075490  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:tx_state_2\/clock_0                          macrocell22                0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UARTM:BUART:tx_state_2\/q
Path End       : \UARTM:BUART:txn\/main_4
Capture Clock  : \UARTM:BUART:txn\/clock_0
Path slack     : 1075490p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UARTM_IntClock:R#1 vs. UARTM_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4333
-------------------------------------   ---- 
End-of-path arrival time (ps)           4333
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:tx_state_2\/clock_0                          macrocell22                0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\UARTM:BUART:tx_state_2\/q  macrocell22   1250   1250  1061827  RISE       1
\UARTM:BUART:txn\/main_4    macrocell25   3083   4333  1075490  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:txn\/clock_0                                 macrocell25                0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UARTM:BUART:rx_state_0\/q
Path End       : \UARTM:BUART:rx_load_fifo\/main_1
Capture Clock  : \UARTM:BUART:rx_load_fifo\/clock_0
Path slack     : 1075608p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UARTM_IntClock:R#1 vs. UARTM_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4215
-------------------------------------   ---- 
End-of-path arrival time (ps)           4215
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:rx_state_0\/clock_0                          macrocell11                0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UARTM:BUART:rx_state_0\/q         macrocell11   1250   1250  1069412  RISE       1
\UARTM:BUART:rx_load_fifo\/main_1  macrocell9    2965   4215  1075608  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:rx_load_fifo\/clock_0                        macrocell9                 0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UARTM:BUART:rx_state_0\/q
Path End       : \UARTM:BUART:rx_state_0\/main_1
Capture Clock  : \UARTM:BUART:rx_state_0\/clock_0
Path slack     : 1075608p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UARTM_IntClock:R#1 vs. UARTM_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4215
-------------------------------------   ---- 
End-of-path arrival time (ps)           4215
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:rx_state_0\/clock_0                          macrocell11                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UARTM:BUART:rx_state_0\/q       macrocell11   1250   1250  1069412  RISE       1
\UARTM:BUART:rx_state_0\/main_1  macrocell11   2965   4215  1075608  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:rx_state_0\/clock_0                          macrocell11                0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UARTM:BUART:rx_state_0\/q
Path End       : \UARTM:BUART:rx_state_3\/main_1
Capture Clock  : \UARTM:BUART:rx_state_3\/clock_0
Path slack     : 1075608p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UARTM_IntClock:R#1 vs. UARTM_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4215
-------------------------------------   ---- 
End-of-path arrival time (ps)           4215
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:rx_state_0\/clock_0                          macrocell11                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UARTM:BUART:rx_state_0\/q       macrocell11   1250   1250  1069412  RISE       1
\UARTM:BUART:rx_state_3\/main_1  macrocell13   2965   4215  1075608  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:rx_state_3\/clock_0                          macrocell13                0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UARTM:BUART:rx_state_0\/q
Path End       : \UARTM:BUART:rx_status_3\/main_1
Capture Clock  : \UARTM:BUART:rx_status_3\/clock_0
Path slack     : 1075608p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UARTM_IntClock:R#1 vs. UARTM_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4215
-------------------------------------   ---- 
End-of-path arrival time (ps)           4215
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:rx_state_0\/clock_0                          macrocell11                0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UARTM:BUART:rx_state_0\/q        macrocell11   1250   1250  1069412  RISE       1
\UARTM:BUART:rx_status_3\/main_1  macrocell15   2965   4215  1075608  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:rx_status_3\/clock_0                         macrocell15                0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UARTM:BUART:tx_state_2\/q
Path End       : \UARTM:BUART:tx_state_0\/main_3
Capture Clock  : \UARTM:BUART:tx_state_0\/clock_0
Path slack     : 1075648p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UARTM_IntClock:R#1 vs. UARTM_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4175
-------------------------------------   ---- 
End-of-path arrival time (ps)           4175
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:tx_state_2\/clock_0                          macrocell22                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UARTM:BUART:tx_state_2\/q       macrocell22   1250   1250  1061827  RISE       1
\UARTM:BUART:tx_state_0\/main_3  macrocell20   2925   4175  1075648  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:tx_state_0\/clock_0                          macrocell20                0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UARTM:BUART:tx_bitclk\/q
Path End       : \UARTM:BUART:tx_state_0\/main_4
Capture Clock  : \UARTM:BUART:tx_state_0\/clock_0
Path slack     : 1075689p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UARTM_IntClock:R#1 vs. UARTM_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4135
-------------------------------------   ---- 
End-of-path arrival time (ps)           4135
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:tx_bitclk\/clock_0                           macrocell18                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UARTM:BUART:tx_bitclk\/q        macrocell18   1250   1250  1062031  RISE       1
\UARTM:BUART:tx_state_0\/main_4  macrocell20   2885   4135  1075689  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:tx_state_0\/clock_0                          macrocell20                0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UARTM:BUART:tx_bitclk\/q
Path End       : \UARTM:BUART:tx_state_1\/main_3
Capture Clock  : \UARTM:BUART:tx_state_1\/clock_0
Path slack     : 1075693p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UARTM_IntClock:R#1 vs. UARTM_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4130
-------------------------------------   ---- 
End-of-path arrival time (ps)           4130
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:tx_bitclk\/clock_0                           macrocell18                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UARTM:BUART:tx_bitclk\/q        macrocell18   1250   1250  1062031  RISE       1
\UARTM:BUART:tx_state_1\/main_3  macrocell21   2880   4130  1075693  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:tx_state_1\/clock_0                          macrocell21                0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UARTM:BUART:tx_bitclk\/q
Path End       : \UARTM:BUART:tx_state_2\/main_3
Capture Clock  : \UARTM:BUART:tx_state_2\/clock_0
Path slack     : 1075696p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UARTM_IntClock:R#1 vs. UARTM_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4128
-------------------------------------   ---- 
End-of-path arrival time (ps)           4128
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:tx_bitclk\/clock_0                           macrocell18                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UARTM:BUART:tx_bitclk\/q        macrocell18   1250   1250  1062031  RISE       1
\UARTM:BUART:tx_state_2\/main_3  macrocell22   2878   4128  1075696  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:tx_state_2\/clock_0                          macrocell22                0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UARTM:BUART:tx_bitclk\/q
Path End       : \UARTM:BUART:txn\/main_5
Capture Clock  : \UARTM:BUART:txn\/clock_0
Path slack     : 1075696p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UARTM_IntClock:R#1 vs. UARTM_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4128
-------------------------------------   ---- 
End-of-path arrival time (ps)           4128
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:tx_bitclk\/clock_0                           macrocell18                0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UARTM:BUART:tx_bitclk\/q  macrocell18   1250   1250  1062031  RISE       1
\UARTM:BUART:txn\/main_5   macrocell25   2878   4128  1075696  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:txn\/clock_0                                 macrocell25                0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UARTM:BUART:rx_state_0\/q
Path End       : \UARTM:BUART:rx_state_2\/main_1
Capture Clock  : \UARTM:BUART:rx_state_2\/clock_0
Path slack     : 1075730p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UARTM_IntClock:R#1 vs. UARTM_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4093
-------------------------------------   ---- 
End-of-path arrival time (ps)           4093
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:rx_state_0\/clock_0                          macrocell11                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UARTM:BUART:rx_state_0\/q       macrocell11   1250   1250  1069412  RISE       1
\UARTM:BUART:rx_state_2\/main_1  macrocell12   2843   4093  1075730  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:rx_state_2\/clock_0                          macrocell12                0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UARTM:BUART:rx_state_0\/q
Path End       : \UARTM:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UARTM:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075730p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UARTM_IntClock:R#1 vs. UARTM_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4093
-------------------------------------   ---- 
End-of-path arrival time (ps)           4093
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:rx_state_0\/clock_0                          macrocell11                0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UARTM:BUART:rx_state_0\/q               macrocell11   1250   1250  1069412  RISE       1
\UARTM:BUART:rx_state_stop1_reg\/main_1  macrocell14   2843   4093  1075730  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:rx_state_stop1_reg\/clock_0                  macrocell14                0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UARTM:BUART:rx_state_2\/q
Path End       : \UARTM:BUART:rx_load_fifo\/main_4
Capture Clock  : \UARTM:BUART:rx_load_fifo\/clock_0
Path slack     : 1075880p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UARTM_IntClock:R#1 vs. UARTM_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3944
-------------------------------------   ---- 
End-of-path arrival time (ps)           3944
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:rx_state_2\/clock_0                          macrocell12                0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UARTM:BUART:rx_state_2\/q         macrocell12   1250   1250  1069568  RISE       1
\UARTM:BUART:rx_load_fifo\/main_4  macrocell9    2694   3944  1075880  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:rx_load_fifo\/clock_0                        macrocell9                 0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UARTM:BUART:rx_state_2\/q
Path End       : \UARTM:BUART:rx_state_0\/main_4
Capture Clock  : \UARTM:BUART:rx_state_0\/clock_0
Path slack     : 1075880p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UARTM_IntClock:R#1 vs. UARTM_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3944
-------------------------------------   ---- 
End-of-path arrival time (ps)           3944
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:rx_state_2\/clock_0                          macrocell12                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UARTM:BUART:rx_state_2\/q       macrocell12   1250   1250  1069568  RISE       1
\UARTM:BUART:rx_state_0\/main_4  macrocell11   2694   3944  1075880  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:rx_state_0\/clock_0                          macrocell11                0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UARTM:BUART:rx_state_2\/q
Path End       : \UARTM:BUART:rx_state_3\/main_4
Capture Clock  : \UARTM:BUART:rx_state_3\/clock_0
Path slack     : 1075880p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UARTM_IntClock:R#1 vs. UARTM_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3944
-------------------------------------   ---- 
End-of-path arrival time (ps)           3944
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:rx_state_2\/clock_0                          macrocell12                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UARTM:BUART:rx_state_2\/q       macrocell12   1250   1250  1069568  RISE       1
\UARTM:BUART:rx_state_3\/main_4  macrocell13   2694   3944  1075880  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:rx_state_3\/clock_0                          macrocell13                0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UARTM:BUART:rx_state_2\/q
Path End       : \UARTM:BUART:rx_status_3\/main_4
Capture Clock  : \UARTM:BUART:rx_status_3\/clock_0
Path slack     : 1075880p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UARTM_IntClock:R#1 vs. UARTM_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3944
-------------------------------------   ---- 
End-of-path arrival time (ps)           3944
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:rx_state_2\/clock_0                          macrocell12                0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UARTM:BUART:rx_state_2\/q        macrocell12   1250   1250  1069568  RISE       1
\UARTM:BUART:rx_status_3\/main_4  macrocell15   2694   3944  1075880  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:rx_status_3\/clock_0                         macrocell15                0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UARTM:BUART:rx_state_2\/q
Path End       : \UARTM:BUART:rx_state_2\/main_4
Capture Clock  : \UARTM:BUART:rx_state_2\/clock_0
Path slack     : 1075886p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UARTM_IntClock:R#1 vs. UARTM_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3937
-------------------------------------   ---- 
End-of-path arrival time (ps)           3937
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:rx_state_2\/clock_0                          macrocell12                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UARTM:BUART:rx_state_2\/q       macrocell12   1250   1250  1069568  RISE       1
\UARTM:BUART:rx_state_2\/main_4  macrocell12   2687   3937  1075886  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:rx_state_2\/clock_0                          macrocell12                0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UARTM:BUART:rx_state_2\/q
Path End       : \UARTM:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UARTM:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075886p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UARTM_IntClock:R#1 vs. UARTM_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3937
-------------------------------------   ---- 
End-of-path arrival time (ps)           3937
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:rx_state_2\/clock_0                          macrocell12                0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UARTM:BUART:rx_state_2\/q               macrocell12   1250   1250  1069568  RISE       1
\UARTM:BUART:rx_state_stop1_reg\/main_3  macrocell14   2687   3937  1075886  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:rx_state_stop1_reg\/clock_0                  macrocell14                0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UARTM:BUART:txn\/q
Path End       : \UARTM:BUART:txn\/main_0
Capture Clock  : \UARTM:BUART:txn\/clock_0
Path slack     : 1075964p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UARTM_IntClock:R#1 vs. UARTM_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:txn\/clock_0                                 macrocell25                0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\UARTM:BUART:txn\/q       macrocell25   1250   1250  1075964  RISE       1
\UARTM:BUART:txn\/main_0  macrocell25   2609   3859  1075964  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:txn\/clock_0                                 macrocell25                0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UARTM:BUART:rx_state_3\/q
Path End       : \UARTM:BUART:rx_state_2\/main_3
Capture Clock  : \UARTM:BUART:rx_state_2\/clock_0
Path slack     : 1076024p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UARTM_IntClock:R#1 vs. UARTM_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3799
-------------------------------------   ---- 
End-of-path arrival time (ps)           3799
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:rx_state_3\/clock_0                          macrocell13                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UARTM:BUART:rx_state_3\/q       macrocell13   1250   1250  1069706  RISE       1
\UARTM:BUART:rx_state_2\/main_3  macrocell12   2549   3799  1076024  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:rx_state_2\/clock_0                          macrocell12                0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UARTM:BUART:rx_state_3\/q
Path End       : \UARTM:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UARTM:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1076024p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UARTM_IntClock:R#1 vs. UARTM_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3799
-------------------------------------   ---- 
End-of-path arrival time (ps)           3799
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:rx_state_3\/clock_0                          macrocell13                0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UARTM:BUART:rx_state_3\/q               macrocell13   1250   1250  1069706  RISE       1
\UARTM:BUART:rx_state_stop1_reg\/main_2  macrocell14   2549   3799  1076024  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:rx_state_stop1_reg\/clock_0                  macrocell14                0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UARTM:BUART:rx_state_3\/q
Path End       : \UARTM:BUART:rx_load_fifo\/main_3
Capture Clock  : \UARTM:BUART:rx_load_fifo\/clock_0
Path slack     : 1076031p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UARTM_IntClock:R#1 vs. UARTM_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3793
-------------------------------------   ---- 
End-of-path arrival time (ps)           3793
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:rx_state_3\/clock_0                          macrocell13                0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UARTM:BUART:rx_state_3\/q         macrocell13   1250   1250  1069706  RISE       1
\UARTM:BUART:rx_load_fifo\/main_3  macrocell9    2543   3793  1076031  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:rx_load_fifo\/clock_0                        macrocell9                 0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UARTM:BUART:rx_state_3\/q
Path End       : \UARTM:BUART:rx_state_0\/main_3
Capture Clock  : \UARTM:BUART:rx_state_0\/clock_0
Path slack     : 1076031p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UARTM_IntClock:R#1 vs. UARTM_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3793
-------------------------------------   ---- 
End-of-path arrival time (ps)           3793
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:rx_state_3\/clock_0                          macrocell13                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UARTM:BUART:rx_state_3\/q       macrocell13   1250   1250  1069706  RISE       1
\UARTM:BUART:rx_state_0\/main_3  macrocell11   2543   3793  1076031  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:rx_state_0\/clock_0                          macrocell11                0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UARTM:BUART:rx_state_3\/q
Path End       : \UARTM:BUART:rx_state_3\/main_3
Capture Clock  : \UARTM:BUART:rx_state_3\/clock_0
Path slack     : 1076031p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UARTM_IntClock:R#1 vs. UARTM_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3793
-------------------------------------   ---- 
End-of-path arrival time (ps)           3793
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:rx_state_3\/clock_0                          macrocell13                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UARTM:BUART:rx_state_3\/q       macrocell13   1250   1250  1069706  RISE       1
\UARTM:BUART:rx_state_3\/main_3  macrocell13   2543   3793  1076031  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:rx_state_3\/clock_0                          macrocell13                0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UARTM:BUART:rx_state_3\/q
Path End       : \UARTM:BUART:rx_status_3\/main_3
Capture Clock  : \UARTM:BUART:rx_status_3\/clock_0
Path slack     : 1076031p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UARTM_IntClock:R#1 vs. UARTM_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3793
-------------------------------------   ---- 
End-of-path arrival time (ps)           3793
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:rx_state_3\/clock_0                          macrocell13                0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UARTM:BUART:rx_state_3\/q        macrocell13   1250   1250  1069706  RISE       1
\UARTM:BUART:rx_status_3\/main_3  macrocell15   2543   3793  1076031  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:rx_status_3\/clock_0                         macrocell15                0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UARTM:BUART:rx_load_fifo\/q
Path End       : \UARTM:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UARTM:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1076110p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UARTM_IntClock:R#1 vs. UARTM_IntClock:R#2)   1083333
- Setup time                                                   -1930
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1081403

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5293
-------------------------------------   ---- 
End-of-path arrival time (ps)           5293
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:rx_load_fifo\/clock_0                        macrocell9                 0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\UARTM:BUART:rx_load_fifo\/q            macrocell9      1250   1250  1071381  RISE       1
\UARTM:BUART:sRX:RxShifter:u0\/f0_load  datapathcell1   4043   5293  1076110  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:sRX:RxShifter:u0\/clock                      datapathcell1              0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UARTM:BUART:pollcount_1\/q
Path End       : \UARTM:BUART:pollcount_1\/main_2
Capture Clock  : \UARTM:BUART:pollcount_1\/clock_0
Path slack     : 1076267p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UARTM_IntClock:R#1 vs. UARTM_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:pollcount_1\/clock_0                         macrocell4                 0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UARTM:BUART:pollcount_1\/q       macrocell4    1250   1250  1068351  RISE       1
\UARTM:BUART:pollcount_1\/main_2  macrocell4    2307   3557  1076267  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:pollcount_1\/clock_0                         macrocell4                 0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UARTM:BUART:pollcount_0\/q
Path End       : \UARTM:BUART:pollcount_0\/main_3
Capture Clock  : \UARTM:BUART:pollcount_0\/clock_0
Path slack     : 1076271p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UARTM_IntClock:R#1 vs. UARTM_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:pollcount_0\/clock_0                         macrocell3                 0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UARTM:BUART:pollcount_0\/q       macrocell3    1250   1250  1068356  RISE       1
\UARTM:BUART:pollcount_0\/main_3  macrocell3    2302   3552  1076271  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:pollcount_0\/clock_0                         macrocell3                 0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UARTM:BUART:pollcount_0\/q
Path End       : \UARTM:BUART:pollcount_1\/main_4
Capture Clock  : \UARTM:BUART:pollcount_1\/clock_0
Path slack     : 1076271p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UARTM_IntClock:R#1 vs. UARTM_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:pollcount_0\/clock_0                         macrocell3                 0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UARTM:BUART:pollcount_0\/q       macrocell3    1250   1250  1068356  RISE       1
\UARTM:BUART:pollcount_1\/main_4  macrocell4    2302   3552  1076271  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:pollcount_1\/clock_0                         macrocell4                 0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UARTM:BUART:rx_last\/q
Path End       : \UARTM:BUART:rx_state_2\/main_9
Capture Clock  : \UARTM:BUART:rx_state_2\/clock_0
Path slack     : 1076339p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UARTM_IntClock:R#1 vs. UARTM_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3484
-------------------------------------   ---- 
End-of-path arrival time (ps)           3484
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:rx_last\/clock_0                             macrocell8                 0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UARTM:BUART:rx_last\/q          macrocell8    1250   1250  1076339  RISE       1
\UARTM:BUART:rx_state_2\/main_9  macrocell12   2234   3484  1076339  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:rx_state_2\/clock_0                          macrocell12                0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UARTM:BUART:rx_status_3\/q
Path End       : \UARTM:BUART:sRX:RxSts\/status_3
Capture Clock  : \UARTM:BUART:sRX:RxSts\/clock
Path slack     : 1078258p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UARTM_IntClock:R#1 vs. UARTM_IntClock:R#2)   1083333
- Setup time                                                   -1570
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1081763

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3505
-------------------------------------   ---- 
End-of-path arrival time (ps)           3505
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:rx_status_3\/clock_0                         macrocell15                0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UARTM:BUART:rx_status_3\/q       macrocell15    1250   1250  1078258  RISE       1
\UARTM:BUART:sRX:RxSts\/status_3  statusicell1   2255   3505  1078258  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UARTM:BUART:sRX:RxSts\/clock                             statusicell1               0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

