<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>PN7462AU FW API Guide: phCfg_EE_phRFLP_T_Rx_val Struct Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="../../nxp_logo_s.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">PN7462AU FW API Guide
   &#160;<span id="projectnumber">v04.14.00</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('../../',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('d5/def/structph_cfg___e_e__ph_r_f_l_p___t___rx__val.html','../../');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">phCfg_EE_phRFLP_T_Rx_val Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Structure: T_Rx_val.  
 <a href="../../d5/def/structph_cfg___e_e__ph_r_f_l_p___t___rx__val.html#details">More...</a></p>
<div class="dynheader">
Collaboration diagram for phCfg_EE_phRFLP_T_Rx_val:</div>
<div class="dyncontent">
<div class="center"><img src="../../d9/dda/structph_cfg___e_e__ph_r_f_l_p___t___rx__val__coll__graph.png" border="0" usemap="#ph_cfg___e_e__ph_r_f_l_p___t___rx__val_coll__map" alt="Collaboration graph"/></div>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:aa0e720723d5ae5ffefc159be28d0994e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/def/structph_cfg___e_e__ph_r_f_l_p___t___rx__val.html#aa0e720723d5ae5ffefc159be28d0994e">u32_T_RX_GTM_00_ANA_RX_REG</a></td></tr>
<tr class="memdesc:aa0e720723d5ae5ffefc159be28d0994e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_RX_REG.  <a href="#aa0e720723d5ae5ffefc159be28d0994e">More...</a><br /></td></tr>
<tr class="separator:aa0e720723d5ae5ffefc159be28d0994e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0b0c5771500fcccb621622990f7fcc8"><td class="memItemLeft" align="right" valign="top"><a id="ac0b0c5771500fcccb621622990f7fcc8"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/def/structph_cfg___e_e__ph_r_f_l_p___t___rx__val.html#ac0b0c5771500fcccb621622990f7fcc8">u32_T_RX_GTM_01_ANA_AGC_REG</a></td></tr>
<tr class="memdesc:ac0b0c5771500fcccb621622990f7fcc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_AGC_REG. <br /></td></tr>
<tr class="separator:ac0b0c5771500fcccb621622990f7fcc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d6b4a9bec9ab81c844333c4d2034aef"><td class="memItemLeft" align="right" valign="top"><a id="a3d6b4a9bec9ab81c844333c4d2034aef"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/def/structph_cfg___e_e__ph_r_f_l_p___t___rx__val.html#a3d6b4a9bec9ab81c844333c4d2034aef">u32_T_RX_GTM_02_AGC_CONFIG1_REG</a></td></tr>
<tr class="memdesc:a3d6b4a9bec9ab81c844333c4d2034aef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_AGC_CONFIG1_REG. <br /></td></tr>
<tr class="separator:a3d6b4a9bec9ab81c844333c4d2034aef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade37857889fc9e80f455d85b9987b661"><td class="memItemLeft" align="right" valign="top"><a id="ade37857889fc9e80f455d85b9987b661"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/def/structph_cfg___e_e__ph_r_f_l_p___t___rx__val.html#ade37857889fc9e80f455d85b9987b661">u32_T_RX_GTM_03_AGC_CONFIG0_REG</a></td></tr>
<tr class="memdesc:ade37857889fc9e80f455d85b9987b661"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_AGC_CONFIG0_REG. <br /></td></tr>
<tr class="separator:ade37857889fc9e80f455d85b9987b661"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47188859e8b0ec3bfbe1cb11be9aff4a"><td class="memItemLeft" align="right" valign="top"><a id="a47188859e8b0ec3bfbe1cb11be9aff4a"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/def/structph_cfg___e_e__ph_r_f_l_p___t___rx__val.html#a47188859e8b0ec3bfbe1cb11be9aff4a">u32_T_RX_GTM_04_AGC_INPUT_REG</a></td></tr>
<tr class="memdesc:a47188859e8b0ec3bfbe1cb11be9aff4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_AGC_INPUT_REG. <br /></td></tr>
<tr class="separator:a47188859e8b0ec3bfbe1cb11be9aff4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc57bf297faba68e5f77feeb84149db1"><td class="memItemLeft" align="right" valign="top"><a id="acc57bf297faba68e5f77feeb84149db1"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/def/structph_cfg___e_e__ph_r_f_l_p___t___rx__val.html#acc57bf297faba68e5f77feeb84149db1">u32_T_RX_GTM_05_SIGPRO_ADCBCM_THRESHOLD_REG</a></td></tr>
<tr class="memdesc:acc57bf297faba68e5f77feeb84149db1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_SIGPRO_ADCBCM_THRESHOLD_REG. <br /></td></tr>
<tr class="separator:acc57bf297faba68e5f77feeb84149db1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad467d690321f5cb5c73d17d7aea65f4a"><td class="memItemLeft" align="right" valign="top"><a id="ad467d690321f5cb5c73d17d7aea65f4a"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/def/structph_cfg___e_e__ph_r_f_l_p___t___rx__val.html#ad467d690321f5cb5c73d17d7aea65f4a">u32_T_RX_GTM_06_SIGPRO_ADCBCM_CONFIG_REG</a></td></tr>
<tr class="memdesc:ad467d690321f5cb5c73d17d7aea65f4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_SIGPRO_ADCBCM_CONFIG_REG. <br /></td></tr>
<tr class="separator:ad467d690321f5cb5c73d17d7aea65f4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a030be6b82e4185f1e19beb3389e8f717"><td class="memItemLeft" align="right" valign="top"><a id="a030be6b82e4185f1e19beb3389e8f717"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/def/structph_cfg___e_e__ph_r_f_l_p___t___rx__val.html#a030be6b82e4185f1e19beb3389e8f717">u32_T_RX_GTM_07_ANA_CM_CONFIG_REG</a></td></tr>
<tr class="memdesc:a030be6b82e4185f1e19beb3389e8f717"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_CM_CONFIG_REG. <br /></td></tr>
<tr class="separator:a030be6b82e4185f1e19beb3389e8f717"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5ada97b8d7e726e97e688616bc94459"><td class="memItemLeft" align="right" valign="top"><a id="aa5ada97b8d7e726e97e688616bc94459"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/def/structph_cfg___e_e__ph_r_f_l_p___t___rx__val.html#aa5ada97b8d7e726e97e688616bc94459">u32_T_RX_GTM_08_SIGPRO_CM_CONFIG_REG</a></td></tr>
<tr class="memdesc:aa5ada97b8d7e726e97e688616bc94459"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_SIGPRO_CM_CONFIG_REG. <br /></td></tr>
<tr class="separator:aa5ada97b8d7e726e97e688616bc94459"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb35c6222b675c220590858646579fc2"><td class="memItemLeft" align="right" valign="top"><a id="acb35c6222b675c220590858646579fc2"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/def/structph_cfg___e_e__ph_r_f_l_p___t___rx__val.html#acb35c6222b675c220590858646579fc2">u32_T_RX_GTM_09_SIGPRO_RM_CONFIG1_REG</a></td></tr>
<tr class="memdesc:acb35c6222b675c220590858646579fc2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_SIGPRO_RM_CONFIG1_REG. <br /></td></tr>
<tr class="separator:acb35c6222b675c220590858646579fc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf7627b98cba67b465e708cd49ca5037"><td class="memItemLeft" align="right" valign="top"><a id="acf7627b98cba67b465e708cd49ca5037"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/def/structph_cfg___e_e__ph_r_f_l_p___t___rx__val.html#acf7627b98cba67b465e708cd49ca5037">u32_T_RX_GTM_10_BBA_CONTROL_REG</a></td></tr>
<tr class="memdesc:acf7627b98cba67b465e708cd49ca5037"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_BBA_CONTROL_REG. <br /></td></tr>
<tr class="separator:acf7627b98cba67b465e708cd49ca5037"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a031f42f018d4f577b2f74a74580240ec"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/def/structph_cfg___e_e__ph_r_f_l_p___t___rx__val.html#a031f42f018d4f577b2f74a74580240ec">u32_T_RX_A_00_SIGPRO_RM_CONFIG1_REG</a></td></tr>
<tr class="memdesc:a031f42f018d4f577b2f74a74580240ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_SIGPRO_RM_CONFIG1_REG.  <a href="#a031f42f018d4f577b2f74a74580240ec">More...</a><br /></td></tr>
<tr class="separator:a031f42f018d4f577b2f74a74580240ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0ab0425e7a232934f81ec74f03fdf3e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/def/structph_cfg___e_e__ph_r_f_l_p___t___rx__val.html#ab0ab0425e7a232934f81ec74f03fdf3e">u32_T_RX_A_106_00_ANA_RX_REG</a></td></tr>
<tr class="memdesc:ab0ab0425e7a232934f81ec74f03fdf3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_RX_REG.  <a href="#ab0ab0425e7a232934f81ec74f03fdf3e">More...</a><br /></td></tr>
<tr class="separator:ab0ab0425e7a232934f81ec74f03fdf3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3c510c7a17811d842132aa0a33cb244"><td class="memItemLeft" align="right" valign="top"><a id="aa3c510c7a17811d842132aa0a33cb244"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/def/structph_cfg___e_e__ph_r_f_l_p___t___rx__val.html#aa3c510c7a17811d842132aa0a33cb244">u32_T_RX_A_106_01_AGC_CONFIG1_REG</a></td></tr>
<tr class="memdesc:aa3c510c7a17811d842132aa0a33cb244"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_AGC_CONFIG1_REG. <br /></td></tr>
<tr class="separator:aa3c510c7a17811d842132aa0a33cb244"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98a5a489760fb80dbe89537ba1474269"><td class="memItemLeft" align="right" valign="top"><a id="a98a5a489760fb80dbe89537ba1474269"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/def/structph_cfg___e_e__ph_r_f_l_p___t___rx__val.html#a98a5a489760fb80dbe89537ba1474269">u32_T_RX_A_106_02_AGC_CONFIG0_REG</a></td></tr>
<tr class="memdesc:a98a5a489760fb80dbe89537ba1474269"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_AGC_CONFIG0_REG. <br /></td></tr>
<tr class="separator:a98a5a489760fb80dbe89537ba1474269"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb51e7ae09d5ef941783b155e786bb6e"><td class="memItemLeft" align="right" valign="top"><a id="acb51e7ae09d5ef941783b155e786bb6e"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/def/structph_cfg___e_e__ph_r_f_l_p___t___rx__val.html#acb51e7ae09d5ef941783b155e786bb6e">u32_T_RX_A_106_03_SIGPRO_ADCBCM_THRESHOLD_REG</a></td></tr>
<tr class="memdesc:acb51e7ae09d5ef941783b155e786bb6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_SIGPRO_ADCBCM_THRESHOLD_REG. <br /></td></tr>
<tr class="separator:acb51e7ae09d5ef941783b155e786bb6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3f183efe643a17f763ea9494de6eb24"><td class="memItemLeft" align="right" valign="top"><a id="ad3f183efe643a17f763ea9494de6eb24"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/def/structph_cfg___e_e__ph_r_f_l_p___t___rx__val.html#ad3f183efe643a17f763ea9494de6eb24">u32_T_RX_A_106_04_SIGPRO_ADCBCM_CONFIG_REG</a></td></tr>
<tr class="memdesc:ad3f183efe643a17f763ea9494de6eb24"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_SIGPRO_ADCBCM_CONFIG_REG. <br /></td></tr>
<tr class="separator:ad3f183efe643a17f763ea9494de6eb24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c2badefe3dfc0bc0e37bd1ed9a327cc"><td class="memItemLeft" align="right" valign="top"><a id="a0c2badefe3dfc0bc0e37bd1ed9a327cc"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/def/structph_cfg___e_e__ph_r_f_l_p___t___rx__val.html#a0c2badefe3dfc0bc0e37bd1ed9a327cc">u32_T_RX_A_106_05_ANA_CM_CONFIG_REG</a></td></tr>
<tr class="memdesc:a0c2badefe3dfc0bc0e37bd1ed9a327cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_CM_CONFIG_REG. <br /></td></tr>
<tr class="separator:a0c2badefe3dfc0bc0e37bd1ed9a327cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9e0cfe99a3acb4b23a207a03e630dbd"><td class="memItemLeft" align="right" valign="top"><a id="ab9e0cfe99a3acb4b23a207a03e630dbd"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/def/structph_cfg___e_e__ph_r_f_l_p___t___rx__val.html#ab9e0cfe99a3acb4b23a207a03e630dbd">u32_T_RX_A_106_06_SIGPRO_CM_CONFIG_REG</a></td></tr>
<tr class="memdesc:ab9e0cfe99a3acb4b23a207a03e630dbd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_SIGPRO_CM_CONFIG_REG. <br /></td></tr>
<tr class="separator:ab9e0cfe99a3acb4b23a207a03e630dbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2a1ca9293206d1f33af5f750adb7b0c"><td class="memItemLeft" align="right" valign="top"><a id="ae2a1ca9293206d1f33af5f750adb7b0c"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/def/structph_cfg___e_e__ph_r_f_l_p___t___rx__val.html#ae2a1ca9293206d1f33af5f750adb7b0c">u32_T_RX_A_106_07_BBA_CONTROL_REG</a></td></tr>
<tr class="memdesc:ae2a1ca9293206d1f33af5f750adb7b0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_BBA_CONTROL_REG. <br /></td></tr>
<tr class="separator:ae2a1ca9293206d1f33af5f750adb7b0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8c423c94a20d0828cac3441d74c7af5"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/def/structph_cfg___e_e__ph_r_f_l_p___t___rx__val.html#af8c423c94a20d0828cac3441d74c7af5">u32_T_RX_A_212_00_ANA_RX_REG</a></td></tr>
<tr class="memdesc:af8c423c94a20d0828cac3441d74c7af5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_RX_REG.  <a href="#af8c423c94a20d0828cac3441d74c7af5">More...</a><br /></td></tr>
<tr class="separator:af8c423c94a20d0828cac3441d74c7af5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf835149d67045e88cba434516cb1b17"><td class="memItemLeft" align="right" valign="top"><a id="aaf835149d67045e88cba434516cb1b17"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/def/structph_cfg___e_e__ph_r_f_l_p___t___rx__val.html#aaf835149d67045e88cba434516cb1b17">u32_T_RX_A_212_01_AGC_CONFIG1_REG</a></td></tr>
<tr class="memdesc:aaf835149d67045e88cba434516cb1b17"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_AGC_CONFIG1_REG. <br /></td></tr>
<tr class="separator:aaf835149d67045e88cba434516cb1b17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cf8fcded4656796e39ec799126f0c27"><td class="memItemLeft" align="right" valign="top"><a id="a8cf8fcded4656796e39ec799126f0c27"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/def/structph_cfg___e_e__ph_r_f_l_p___t___rx__val.html#a8cf8fcded4656796e39ec799126f0c27">u32_T_RX_A_212_02_AGC_CONFIG0_REG</a></td></tr>
<tr class="memdesc:a8cf8fcded4656796e39ec799126f0c27"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_AGC_CONFIG0_REG. <br /></td></tr>
<tr class="separator:a8cf8fcded4656796e39ec799126f0c27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1b64986467a0f8f412790d45df5c2c2"><td class="memItemLeft" align="right" valign="top"><a id="ae1b64986467a0f8f412790d45df5c2c2"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/def/structph_cfg___e_e__ph_r_f_l_p___t___rx__val.html#ae1b64986467a0f8f412790d45df5c2c2">u32_T_RX_A_212_03_SIGPRO_ADCBCM_THRESHOLD_REG</a></td></tr>
<tr class="memdesc:ae1b64986467a0f8f412790d45df5c2c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_SIGPRO_ADCBCM_THRESHOLD_REG. <br /></td></tr>
<tr class="separator:ae1b64986467a0f8f412790d45df5c2c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a699c90b544f44c4e8165ef0aceca9291"><td class="memItemLeft" align="right" valign="top"><a id="a699c90b544f44c4e8165ef0aceca9291"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/def/structph_cfg___e_e__ph_r_f_l_p___t___rx__val.html#a699c90b544f44c4e8165ef0aceca9291">u32_T_RX_A_212_04_SIGPRO_ADCBCM_CONFIG_REG</a></td></tr>
<tr class="memdesc:a699c90b544f44c4e8165ef0aceca9291"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_SIGPRO_ADCBCM_CONFIG_REG. <br /></td></tr>
<tr class="separator:a699c90b544f44c4e8165ef0aceca9291"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a132a03771e4ed62fd9dbc13bb2e83e67"><td class="memItemLeft" align="right" valign="top"><a id="a132a03771e4ed62fd9dbc13bb2e83e67"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/def/structph_cfg___e_e__ph_r_f_l_p___t___rx__val.html#a132a03771e4ed62fd9dbc13bb2e83e67">u32_T_RX_A_212_05_ANA_CM_CONFIG_REG</a></td></tr>
<tr class="memdesc:a132a03771e4ed62fd9dbc13bb2e83e67"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_CM_CONFIG_REG. <br /></td></tr>
<tr class="separator:a132a03771e4ed62fd9dbc13bb2e83e67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44e4e6329c34a36baac79a98eeb20872"><td class="memItemLeft" align="right" valign="top"><a id="a44e4e6329c34a36baac79a98eeb20872"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/def/structph_cfg___e_e__ph_r_f_l_p___t___rx__val.html#a44e4e6329c34a36baac79a98eeb20872">u32_T_RX_A_212_06_SIGPRO_CM_CONFIG_REG</a></td></tr>
<tr class="memdesc:a44e4e6329c34a36baac79a98eeb20872"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_SIGPRO_CM_CONFIG_REG. <br /></td></tr>
<tr class="separator:a44e4e6329c34a36baac79a98eeb20872"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16f2d5c052aa47050e142b76961fa627"><td class="memItemLeft" align="right" valign="top"><a id="a16f2d5c052aa47050e142b76961fa627"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/def/structph_cfg___e_e__ph_r_f_l_p___t___rx__val.html#a16f2d5c052aa47050e142b76961fa627">u32_T_RX_A_212_07_BBA_CONTROL_REG</a></td></tr>
<tr class="memdesc:a16f2d5c052aa47050e142b76961fa627"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_BBA_CONTROL_REG. <br /></td></tr>
<tr class="separator:a16f2d5c052aa47050e142b76961fa627"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad49be25742ba2bd0bdf1fca13782a71d"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/def/structph_cfg___e_e__ph_r_f_l_p___t___rx__val.html#ad49be25742ba2bd0bdf1fca13782a71d">u32_T_RX_A_424_00_ANA_RX_REG</a></td></tr>
<tr class="memdesc:ad49be25742ba2bd0bdf1fca13782a71d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_RX_REG.  <a href="#ad49be25742ba2bd0bdf1fca13782a71d">More...</a><br /></td></tr>
<tr class="separator:ad49be25742ba2bd0bdf1fca13782a71d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab91758189c8836fc42b2df700ae173a"><td class="memItemLeft" align="right" valign="top"><a id="aab91758189c8836fc42b2df700ae173a"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/def/structph_cfg___e_e__ph_r_f_l_p___t___rx__val.html#aab91758189c8836fc42b2df700ae173a">u32_T_RX_A_424_01_AGC_CONFIG1_REG</a></td></tr>
<tr class="memdesc:aab91758189c8836fc42b2df700ae173a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_AGC_CONFIG1_REG. <br /></td></tr>
<tr class="separator:aab91758189c8836fc42b2df700ae173a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4396ea4e9a963f920611cbe0c5ec3f8d"><td class="memItemLeft" align="right" valign="top"><a id="a4396ea4e9a963f920611cbe0c5ec3f8d"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/def/structph_cfg___e_e__ph_r_f_l_p___t___rx__val.html#a4396ea4e9a963f920611cbe0c5ec3f8d">u32_T_RX_A_424_02_AGC_CONFIG0_REG</a></td></tr>
<tr class="memdesc:a4396ea4e9a963f920611cbe0c5ec3f8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_AGC_CONFIG0_REG. <br /></td></tr>
<tr class="separator:a4396ea4e9a963f920611cbe0c5ec3f8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a108cd31eb3cbd69b25e01a2c4987e078"><td class="memItemLeft" align="right" valign="top"><a id="a108cd31eb3cbd69b25e01a2c4987e078"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/def/structph_cfg___e_e__ph_r_f_l_p___t___rx__val.html#a108cd31eb3cbd69b25e01a2c4987e078">u32_T_RX_A_424_03_SIGPRO_ADCBCM_THRESHOLD_REG</a></td></tr>
<tr class="memdesc:a108cd31eb3cbd69b25e01a2c4987e078"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_SIGPRO_ADCBCM_THRESHOLD_REG. <br /></td></tr>
<tr class="separator:a108cd31eb3cbd69b25e01a2c4987e078"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad80caea2c9b4476412e2c6e66667bd7"><td class="memItemLeft" align="right" valign="top"><a id="aad80caea2c9b4476412e2c6e66667bd7"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/def/structph_cfg___e_e__ph_r_f_l_p___t___rx__val.html#aad80caea2c9b4476412e2c6e66667bd7">u32_T_RX_A_424_04_SIGPRO_ADCBCM_CONFIG_REG</a></td></tr>
<tr class="memdesc:aad80caea2c9b4476412e2c6e66667bd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_SIGPRO_ADCBCM_CONFIG_REG. <br /></td></tr>
<tr class="separator:aad80caea2c9b4476412e2c6e66667bd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1593ce9c597909248097b6c5ad42e67c"><td class="memItemLeft" align="right" valign="top"><a id="a1593ce9c597909248097b6c5ad42e67c"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/def/structph_cfg___e_e__ph_r_f_l_p___t___rx__val.html#a1593ce9c597909248097b6c5ad42e67c">u32_T_RX_A_424_05_ANA_CM_CONFIG_REG</a></td></tr>
<tr class="memdesc:a1593ce9c597909248097b6c5ad42e67c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_CM_CONFIG_REG. <br /></td></tr>
<tr class="separator:a1593ce9c597909248097b6c5ad42e67c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fc6660023737f1d55e76ce3d583ecd2"><td class="memItemLeft" align="right" valign="top"><a id="a9fc6660023737f1d55e76ce3d583ecd2"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/def/structph_cfg___e_e__ph_r_f_l_p___t___rx__val.html#a9fc6660023737f1d55e76ce3d583ecd2">u32_T_RX_A_424_06_SIGPRO_CM_CONFIG_REG</a></td></tr>
<tr class="memdesc:a9fc6660023737f1d55e76ce3d583ecd2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_SIGPRO_CM_CONFIG_REG. <br /></td></tr>
<tr class="separator:a9fc6660023737f1d55e76ce3d583ecd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54127b90fddf94bd009aabb944528069"><td class="memItemLeft" align="right" valign="top"><a id="a54127b90fddf94bd009aabb944528069"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/def/structph_cfg___e_e__ph_r_f_l_p___t___rx__val.html#a54127b90fddf94bd009aabb944528069">u32_T_RX_A_424_07_BBA_CONTROL_REG</a></td></tr>
<tr class="memdesc:a54127b90fddf94bd009aabb944528069"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_BBA_CONTROL_REG. <br /></td></tr>
<tr class="separator:a54127b90fddf94bd009aabb944528069"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5809ef9b0d2055261b324dca10aa323"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/def/structph_cfg___e_e__ph_r_f_l_p___t___rx__val.html#ac5809ef9b0d2055261b324dca10aa323">u32_T_RX_A_848_00_ANA_RX_REG</a></td></tr>
<tr class="memdesc:ac5809ef9b0d2055261b324dca10aa323"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_RX_REG.  <a href="#ac5809ef9b0d2055261b324dca10aa323">More...</a><br /></td></tr>
<tr class="separator:ac5809ef9b0d2055261b324dca10aa323"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ecb7866b2c42ee392005328a7143606"><td class="memItemLeft" align="right" valign="top"><a id="a5ecb7866b2c42ee392005328a7143606"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/def/structph_cfg___e_e__ph_r_f_l_p___t___rx__val.html#a5ecb7866b2c42ee392005328a7143606">u32_T_RX_A_848_01_AGC_CONFIG1_REG</a></td></tr>
<tr class="memdesc:a5ecb7866b2c42ee392005328a7143606"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_AGC_CONFIG1_REG. <br /></td></tr>
<tr class="separator:a5ecb7866b2c42ee392005328a7143606"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2c430575355aa45a9d5533bcee00f66"><td class="memItemLeft" align="right" valign="top"><a id="aa2c430575355aa45a9d5533bcee00f66"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/def/structph_cfg___e_e__ph_r_f_l_p___t___rx__val.html#aa2c430575355aa45a9d5533bcee00f66">u32_T_RX_A_848_02_AGC_CONFIG0_REG</a></td></tr>
<tr class="memdesc:aa2c430575355aa45a9d5533bcee00f66"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_AGC_CONFIG0_REG. <br /></td></tr>
<tr class="separator:aa2c430575355aa45a9d5533bcee00f66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af307c75707c186a5a5a3facf14e857cb"><td class="memItemLeft" align="right" valign="top"><a id="af307c75707c186a5a5a3facf14e857cb"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/def/structph_cfg___e_e__ph_r_f_l_p___t___rx__val.html#af307c75707c186a5a5a3facf14e857cb">u32_T_RX_A_848_03_SIGPRO_ADCBCM_THRESHOLD_REG</a></td></tr>
<tr class="memdesc:af307c75707c186a5a5a3facf14e857cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_SIGPRO_ADCBCM_THRESHOLD_REG. <br /></td></tr>
<tr class="separator:af307c75707c186a5a5a3facf14e857cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90237b6c46ba25879bf7eacd194d0158"><td class="memItemLeft" align="right" valign="top"><a id="a90237b6c46ba25879bf7eacd194d0158"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/def/structph_cfg___e_e__ph_r_f_l_p___t___rx__val.html#a90237b6c46ba25879bf7eacd194d0158">u32_T_RX_A_848_04_SIGPRO_ADCBCM_CONFIG_REG</a></td></tr>
<tr class="memdesc:a90237b6c46ba25879bf7eacd194d0158"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_SIGPRO_ADCBCM_CONFIG_REG. <br /></td></tr>
<tr class="separator:a90237b6c46ba25879bf7eacd194d0158"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d0731a047affaa2ebd5680cfde7b81d"><td class="memItemLeft" align="right" valign="top"><a id="a7d0731a047affaa2ebd5680cfde7b81d"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/def/structph_cfg___e_e__ph_r_f_l_p___t___rx__val.html#a7d0731a047affaa2ebd5680cfde7b81d">u32_T_RX_A_848_05_ANA_CM_CONFIG_REG</a></td></tr>
<tr class="memdesc:a7d0731a047affaa2ebd5680cfde7b81d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_CM_CONFIG_REG. <br /></td></tr>
<tr class="separator:a7d0731a047affaa2ebd5680cfde7b81d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaee058f63fdf6c44c8dda238c97a6996"><td class="memItemLeft" align="right" valign="top"><a id="aaee058f63fdf6c44c8dda238c97a6996"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/def/structph_cfg___e_e__ph_r_f_l_p___t___rx__val.html#aaee058f63fdf6c44c8dda238c97a6996">u32_T_RX_A_848_06_SIGPRO_CM_CONFIG_REG</a></td></tr>
<tr class="memdesc:aaee058f63fdf6c44c8dda238c97a6996"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_SIGPRO_CM_CONFIG_REG. <br /></td></tr>
<tr class="separator:aaee058f63fdf6c44c8dda238c97a6996"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab26b53fdc517c6e7e2e0f46da044e7c6"><td class="memItemLeft" align="right" valign="top"><a id="ab26b53fdc517c6e7e2e0f46da044e7c6"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/def/structph_cfg___e_e__ph_r_f_l_p___t___rx__val.html#ab26b53fdc517c6e7e2e0f46da044e7c6">u32_T_RX_A_848_07_BBA_CONTROL_REG</a></td></tr>
<tr class="memdesc:ab26b53fdc517c6e7e2e0f46da044e7c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_BBA_CONTROL_REG. <br /></td></tr>
<tr class="separator:ab26b53fdc517c6e7e2e0f46da044e7c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac61033c5a0cde25ba95457fda88e5e71"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/def/structph_cfg___e_e__ph_r_f_l_p___t___rx__val.html#ac61033c5a0cde25ba95457fda88e5e71">u32_T_RX_F_00_ANA_RX_REG</a></td></tr>
<tr class="memdesc:ac61033c5a0cde25ba95457fda88e5e71"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_RX_REG.  <a href="#ac61033c5a0cde25ba95457fda88e5e71">More...</a><br /></td></tr>
<tr class="separator:ac61033c5a0cde25ba95457fda88e5e71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5d6a27ddebe7ce9081b8a0b41c62df1"><td class="memItemLeft" align="right" valign="top"><a id="ab5d6a27ddebe7ce9081b8a0b41c62df1"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/def/structph_cfg___e_e__ph_r_f_l_p___t___rx__val.html#ab5d6a27ddebe7ce9081b8a0b41c62df1">u32_T_RX_F_01_AGC_CONFIG1_REG</a></td></tr>
<tr class="memdesc:ab5d6a27ddebe7ce9081b8a0b41c62df1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_AGC_CONFIG1_REG. <br /></td></tr>
<tr class="separator:ab5d6a27ddebe7ce9081b8a0b41c62df1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7effe7c55502b9cbc16a3ba0acc27ef9"><td class="memItemLeft" align="right" valign="top"><a id="a7effe7c55502b9cbc16a3ba0acc27ef9"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/def/structph_cfg___e_e__ph_r_f_l_p___t___rx__val.html#a7effe7c55502b9cbc16a3ba0acc27ef9">u32_T_RX_F_02_AGC_CONFIG0_REG</a></td></tr>
<tr class="memdesc:a7effe7c55502b9cbc16a3ba0acc27ef9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_AGC_CONFIG0_REG. <br /></td></tr>
<tr class="separator:a7effe7c55502b9cbc16a3ba0acc27ef9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9f76d57810712b1811b6d19f279d67a"><td class="memItemLeft" align="right" valign="top"><a id="ac9f76d57810712b1811b6d19f279d67a"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/def/structph_cfg___e_e__ph_r_f_l_p___t___rx__val.html#ac9f76d57810712b1811b6d19f279d67a">u32_T_RX_F_03_SIGPRO_ADCBCM_THRESHOLD_REG</a></td></tr>
<tr class="memdesc:ac9f76d57810712b1811b6d19f279d67a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_SIGPRO_ADCBCM_THRESHOLD_REG. <br /></td></tr>
<tr class="separator:ac9f76d57810712b1811b6d19f279d67a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4abb6919b5c2dc234d691eef726005f"><td class="memItemLeft" align="right" valign="top"><a id="ac4abb6919b5c2dc234d691eef726005f"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/def/structph_cfg___e_e__ph_r_f_l_p___t___rx__val.html#ac4abb6919b5c2dc234d691eef726005f">u32_T_RX_F_04_BBA_CONTROL_REG</a></td></tr>
<tr class="memdesc:ac4abb6919b5c2dc234d691eef726005f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_BBA_CONTROL_REG. <br /></td></tr>
<tr class="separator:ac4abb6919b5c2dc234d691eef726005f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f5f34c24764b4c254b0c4dbde4d8b1a"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/def/structph_cfg___e_e__ph_r_f_l_p___t___rx__val.html#a4f5f34c24764b4c254b0c4dbde4d8b1a">u32_T_RX_F_212_00_SIGPRO_ADCBCM_CONFIG_REG</a></td></tr>
<tr class="memdesc:a4f5f34c24764b4c254b0c4dbde4d8b1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_SIGPRO_ADCBCM_CONFIG_REG.  <a href="#a4f5f34c24764b4c254b0c4dbde4d8b1a">More...</a><br /></td></tr>
<tr class="separator:a4f5f34c24764b4c254b0c4dbde4d8b1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a849529930e060a1e426dc312aef7eb04"><td class="memItemLeft" align="right" valign="top"><a id="a849529930e060a1e426dc312aef7eb04"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/def/structph_cfg___e_e__ph_r_f_l_p___t___rx__val.html#a849529930e060a1e426dc312aef7eb04">u32_T_RX_F_212_01_SIGPRO_CM_CONFIG_REG</a></td></tr>
<tr class="memdesc:a849529930e060a1e426dc312aef7eb04"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_SIGPRO_CM_CONFIG_REG. <br /></td></tr>
<tr class="separator:a849529930e060a1e426dc312aef7eb04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a145b8a46244036afe11766a00b29281c"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/def/structph_cfg___e_e__ph_r_f_l_p___t___rx__val.html#a145b8a46244036afe11766a00b29281c">u32_T_RX_F_424_00_SIGPRO_ADCBCM_CONFIG_REG</a></td></tr>
<tr class="memdesc:a145b8a46244036afe11766a00b29281c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_SIGPRO_ADCBCM_CONFIG_REG.  <a href="#a145b8a46244036afe11766a00b29281c">More...</a><br /></td></tr>
<tr class="separator:a145b8a46244036afe11766a00b29281c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40b4c089e81a770c45de963a1210bdbc"><td class="memItemLeft" align="right" valign="top"><a id="a40b4c089e81a770c45de963a1210bdbc"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/def/structph_cfg___e_e__ph_r_f_l_p___t___rx__val.html#a40b4c089e81a770c45de963a1210bdbc">u32_T_RX_F_424_01_SIGPRO_CM_CONFIG_REG</a></td></tr>
<tr class="memdesc:a40b4c089e81a770c45de963a1210bdbc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_SIGPRO_CM_CONFIG_REG. <br /></td></tr>
<tr class="separator:a40b4c089e81a770c45de963a1210bdbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0a2ecbac0a7f55fa4ba9cedba75c6c6"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/def/structph_cfg___e_e__ph_r_f_l_p___t___rx__val.html#ac0a2ecbac0a7f55fa4ba9cedba75c6c6">u32_T_RX_ACT_00_AGC_CONFIG1_REG</a></td></tr>
<tr class="memdesc:ac0a2ecbac0a7f55fa4ba9cedba75c6c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_AGC_CONFIG1_REG.  <a href="#ac0a2ecbac0a7f55fa4ba9cedba75c6c6">More...</a><br /></td></tr>
<tr class="separator:ac0a2ecbac0a7f55fa4ba9cedba75c6c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac825902881b4113bbe1aca841261766a"><td class="memItemLeft" align="right" valign="top"><a id="ac825902881b4113bbe1aca841261766a"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/def/structph_cfg___e_e__ph_r_f_l_p___t___rx__val.html#ac825902881b4113bbe1aca841261766a">u32_T_RX_ACT_01_AGC_CONFIG0_REG</a></td></tr>
<tr class="memdesc:ac825902881b4113bbe1aca841261766a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_AGC_CONFIG0_REG. <br /></td></tr>
<tr class="separator:ac825902881b4113bbe1aca841261766a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5353fcce82e1d5a573c84c8572e24090"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/def/structph_cfg___e_e__ph_r_f_l_p___t___rx__val.html#a5353fcce82e1d5a573c84c8572e24090">u32_T_RX_A_106_ACT_00_SIGPRO_CM_CONFIG_REG</a></td></tr>
<tr class="memdesc:a5353fcce82e1d5a573c84c8572e24090"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_SIGPRO_CM_CONFIG_REG.  <a href="#a5353fcce82e1d5a573c84c8572e24090">More...</a><br /></td></tr>
<tr class="separator:a5353fcce82e1d5a573c84c8572e24090"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68fdf3f3eac55e2dbd264ab08be3d239"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/def/structph_cfg___e_e__ph_r_f_l_p___t___rx__val.html#a68fdf3f3eac55e2dbd264ab08be3d239">u32_T_RX_F_212_ACT_00_SIGPRO_ADCBCM_THRESHOLD_REG</a></td></tr>
<tr class="memdesc:a68fdf3f3eac55e2dbd264ab08be3d239"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_SIGPRO_ADCBCM_THRESHOLD_REG.  <a href="#a68fdf3f3eac55e2dbd264ab08be3d239">More...</a><br /></td></tr>
<tr class="separator:a68fdf3f3eac55e2dbd264ab08be3d239"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1d6310e1c9ef917f0dd4bb5b67e29bd"><td class="memItemLeft" align="right" valign="top"><a id="ad1d6310e1c9ef917f0dd4bb5b67e29bd"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/def/structph_cfg___e_e__ph_r_f_l_p___t___rx__val.html#ad1d6310e1c9ef917f0dd4bb5b67e29bd">u32_T_RX_F_212_ACT_01_SIGPRO_ADCBCM_CONFIG_REG</a></td></tr>
<tr class="memdesc:ad1d6310e1c9ef917f0dd4bb5b67e29bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_SIGPRO_ADCBCM_CONFIG_REG. <br /></td></tr>
<tr class="separator:ad1d6310e1c9ef917f0dd4bb5b67e29bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7932bc8a1d075826bd7941e0491dce07"><td class="memItemLeft" align="right" valign="top"><a id="a7932bc8a1d075826bd7941e0491dce07"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/def/structph_cfg___e_e__ph_r_f_l_p___t___rx__val.html#a7932bc8a1d075826bd7941e0491dce07">u32_T_RX_F_212_ACT_02_SIGPRO_CM_CONFIG_REG</a></td></tr>
<tr class="memdesc:a7932bc8a1d075826bd7941e0491dce07"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_SIGPRO_CM_CONFIG_REG. <br /></td></tr>
<tr class="separator:a7932bc8a1d075826bd7941e0491dce07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41d721aca0ce33a6c4eb270301b47ad6"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/def/structph_cfg___e_e__ph_r_f_l_p___t___rx__val.html#a41d721aca0ce33a6c4eb270301b47ad6">u32_T_RX_F_424_ACT_00_SIGPRO_ADCBCM_THRESHOLD_REG</a></td></tr>
<tr class="memdesc:a41d721aca0ce33a6c4eb270301b47ad6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_SIGPRO_ADCBCM_THRESHOLD_REG.  <a href="#a41d721aca0ce33a6c4eb270301b47ad6">More...</a><br /></td></tr>
<tr class="separator:a41d721aca0ce33a6c4eb270301b47ad6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa443b05e9e358a7cc134ae6441abde05"><td class="memItemLeft" align="right" valign="top"><a id="aa443b05e9e358a7cc134ae6441abde05"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/def/structph_cfg___e_e__ph_r_f_l_p___t___rx__val.html#aa443b05e9e358a7cc134ae6441abde05">u32_T_RX_F_424_ACT_01_SIGPRO_ADCBCM_CONFIG_REG</a></td></tr>
<tr class="memdesc:aa443b05e9e358a7cc134ae6441abde05"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_SIGPRO_ADCBCM_CONFIG_REG. <br /></td></tr>
<tr class="separator:aa443b05e9e358a7cc134ae6441abde05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47bbe61abd9699e056365355271229ce"><td class="memItemLeft" align="right" valign="top"><a id="a47bbe61abd9699e056365355271229ce"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/def/structph_cfg___e_e__ph_r_f_l_p___t___rx__val.html#a47bbe61abd9699e056365355271229ce">u32_T_RX_F_424_ACT_02_SIGPRO_CM_CONFIG_REG</a></td></tr>
<tr class="memdesc:a47bbe61abd9699e056365355271229ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_SIGPRO_CM_CONFIG_REG. <br /></td></tr>
<tr class="separator:a47bbe61abd9699e056365355271229ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba111d6337c13baadb841793d774491b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/def/structph_cfg___e_e__ph_r_f_l_p___t___rx__val.html#aba111d6337c13baadb841793d774491b">u32_T_RX_B_00_ANA_RX_REG</a></td></tr>
<tr class="memdesc:aba111d6337c13baadb841793d774491b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_RX_REG.  <a href="#aba111d6337c13baadb841793d774491b">More...</a><br /></td></tr>
<tr class="separator:aba111d6337c13baadb841793d774491b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a071196b6e4bf8415ddbac0235dc47df4"><td class="memItemLeft" align="right" valign="top"><a id="a071196b6e4bf8415ddbac0235dc47df4"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/def/structph_cfg___e_e__ph_r_f_l_p___t___rx__val.html#a071196b6e4bf8415ddbac0235dc47df4">u32_T_RX_B_01_BBA_CONTROL_REG</a></td></tr>
<tr class="memdesc:a071196b6e4bf8415ddbac0235dc47df4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_BBA_CONTROL_REG. <br /></td></tr>
<tr class="separator:a071196b6e4bf8415ddbac0235dc47df4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57f609189ebf2d51dd985c40455c2e80"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/def/structph_cfg___e_e__ph_r_f_l_p___t___rx__val.html#a57f609189ebf2d51dd985c40455c2e80">u32_T_RX_B_106_00_SIGPRO_ADCBCM_THRESHOLD_REG</a></td></tr>
<tr class="memdesc:a57f609189ebf2d51dd985c40455c2e80"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_SIGPRO_ADCBCM_THRESHOLD_REG.  <a href="#a57f609189ebf2d51dd985c40455c2e80">More...</a><br /></td></tr>
<tr class="separator:a57f609189ebf2d51dd985c40455c2e80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e215f53c483f1f86521874203688b93"><td class="memItemLeft" align="right" valign="top"><a id="a1e215f53c483f1f86521874203688b93"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/def/structph_cfg___e_e__ph_r_f_l_p___t___rx__val.html#a1e215f53c483f1f86521874203688b93">u32_T_RX_B_106_01_SIGPRO_ADCBCM_CONFIG_REG</a></td></tr>
<tr class="memdesc:a1e215f53c483f1f86521874203688b93"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_SIGPRO_ADCBCM_CONFIG_REG. <br /></td></tr>
<tr class="separator:a1e215f53c483f1f86521874203688b93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07a5f82ff7ea50c76f978fc8b2b9efff"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/def/structph_cfg___e_e__ph_r_f_l_p___t___rx__val.html#a07a5f82ff7ea50c76f978fc8b2b9efff">u32_T_RX_B_212_00_SIGPRO_ADCBCM_THRESHOLD_REG</a></td></tr>
<tr class="memdesc:a07a5f82ff7ea50c76f978fc8b2b9efff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_SIGPRO_ADCBCM_THRESHOLD_REG.  <a href="#a07a5f82ff7ea50c76f978fc8b2b9efff">More...</a><br /></td></tr>
<tr class="separator:a07a5f82ff7ea50c76f978fc8b2b9efff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52f469904d80e644342e6cf092fd512a"><td class="memItemLeft" align="right" valign="top"><a id="a52f469904d80e644342e6cf092fd512a"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/def/structph_cfg___e_e__ph_r_f_l_p___t___rx__val.html#a52f469904d80e644342e6cf092fd512a">u32_T_RX_B_212_01_SIGPRO_ADCBCM_CONFIG_REG</a></td></tr>
<tr class="memdesc:a52f469904d80e644342e6cf092fd512a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_SIGPRO_ADCBCM_CONFIG_REG. <br /></td></tr>
<tr class="separator:a52f469904d80e644342e6cf092fd512a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae10e639df4b014212a3c952c8f92a46"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/def/structph_cfg___e_e__ph_r_f_l_p___t___rx__val.html#aae10e639df4b014212a3c952c8f92a46">u32_T_RX_B_424_00_SIGPRO_ADCBCM_THRESHOLD_REG</a></td></tr>
<tr class="memdesc:aae10e639df4b014212a3c952c8f92a46"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_SIGPRO_ADCBCM_THRESHOLD_REG.  <a href="#aae10e639df4b014212a3c952c8f92a46">More...</a><br /></td></tr>
<tr class="separator:aae10e639df4b014212a3c952c8f92a46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af307658e9d31640e9f40d2e27f06212f"><td class="memItemLeft" align="right" valign="top"><a id="af307658e9d31640e9f40d2e27f06212f"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/def/structph_cfg___e_e__ph_r_f_l_p___t___rx__val.html#af307658e9d31640e9f40d2e27f06212f">u32_T_RX_B_424_01_SIGPRO_ADCBCM_CONFIG_REG</a></td></tr>
<tr class="memdesc:af307658e9d31640e9f40d2e27f06212f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_SIGPRO_ADCBCM_CONFIG_REG. <br /></td></tr>
<tr class="separator:af307658e9d31640e9f40d2e27f06212f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabb6f40b3ba7f395fc0f8fd906d1fd81"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/def/structph_cfg___e_e__ph_r_f_l_p___t___rx__val.html#aabb6f40b3ba7f395fc0f8fd906d1fd81">u32_T_RX_B_848_00_SIGPRO_ADCBCM_THRESHOLD_REG</a></td></tr>
<tr class="memdesc:aabb6f40b3ba7f395fc0f8fd906d1fd81"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_SIGPRO_ADCBCM_THRESHOLD_REG.  <a href="#aabb6f40b3ba7f395fc0f8fd906d1fd81">More...</a><br /></td></tr>
<tr class="separator:aabb6f40b3ba7f395fc0f8fd906d1fd81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a939c82426d46092cdcde568f8a4ad0f0"><td class="memItemLeft" align="right" valign="top"><a id="a939c82426d46092cdcde568f8a4ad0f0"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/def/structph_cfg___e_e__ph_r_f_l_p___t___rx__val.html#a939c82426d46092cdcde568f8a4ad0f0">u32_T_RX_B_848_01_SIGPRO_ADCBCM_CONFIG_REG</a></td></tr>
<tr class="memdesc:a939c82426d46092cdcde568f8a4ad0f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_SIGPRO_ADCBCM_CONFIG_REG. <br /></td></tr>
<tr class="separator:a939c82426d46092cdcde568f8a4ad0f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Structure: T_Rx_val. </p>
<p>Value to be applied to the corresponding CLIF register for CLIF Target Mode - Receive. </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="aa0e720723d5ae5ffefc159be28d0994e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0e720723d5ae5ffefc159be28d0994e">&sect;&nbsp;</a></span>u32_T_RX_GTM_00_ANA_RX_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t phCfg_EE_phRFLP_T_Rx_val::u32_T_RX_GTM_00_ANA_RX_REG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Value for Register CLIF_ANA_RX_REG. </p>
<p>Note: Configuration: T_RX_GTM starts from here. </p>

</div>
</div>
<a id="a031f42f018d4f577b2f74a74580240ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a031f42f018d4f577b2f74a74580240ec">&sect;&nbsp;</a></span>u32_T_RX_A_00_SIGPRO_RM_CONFIG1_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t phCfg_EE_phRFLP_T_Rx_val::u32_T_RX_A_00_SIGPRO_RM_CONFIG1_REG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Value for Register CLIF_SIGPRO_RM_CONFIG1_REG. </p>
<p>Note: Configuration: T_RX_A starts from here. </p>

</div>
</div>
<a id="ab0ab0425e7a232934f81ec74f03fdf3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0ab0425e7a232934f81ec74f03fdf3e">&sect;&nbsp;</a></span>u32_T_RX_A_106_00_ANA_RX_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t phCfg_EE_phRFLP_T_Rx_val::u32_T_RX_A_106_00_ANA_RX_REG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Value for Register CLIF_ANA_RX_REG. </p>
<p>Note: Configuration: T_RX_A_106 starts from here. </p>

</div>
</div>
<a id="af8c423c94a20d0828cac3441d74c7af5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8c423c94a20d0828cac3441d74c7af5">&sect;&nbsp;</a></span>u32_T_RX_A_212_00_ANA_RX_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t phCfg_EE_phRFLP_T_Rx_val::u32_T_RX_A_212_00_ANA_RX_REG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Value for Register CLIF_ANA_RX_REG. </p>
<p>Note: Configuration: T_RX_A_212 starts from here. </p>

</div>
</div>
<a id="ad49be25742ba2bd0bdf1fca13782a71d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad49be25742ba2bd0bdf1fca13782a71d">&sect;&nbsp;</a></span>u32_T_RX_A_424_00_ANA_RX_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t phCfg_EE_phRFLP_T_Rx_val::u32_T_RX_A_424_00_ANA_RX_REG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Value for Register CLIF_ANA_RX_REG. </p>
<p>Note: Configuration: T_RX_A_424 starts from here. </p>

</div>
</div>
<a id="ac5809ef9b0d2055261b324dca10aa323"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5809ef9b0d2055261b324dca10aa323">&sect;&nbsp;</a></span>u32_T_RX_A_848_00_ANA_RX_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t phCfg_EE_phRFLP_T_Rx_val::u32_T_RX_A_848_00_ANA_RX_REG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Value for Register CLIF_ANA_RX_REG. </p>
<p>Note: Configuration: T_RX_A_848 starts from here. </p>

</div>
</div>
<a id="ac61033c5a0cde25ba95457fda88e5e71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac61033c5a0cde25ba95457fda88e5e71">&sect;&nbsp;</a></span>u32_T_RX_F_00_ANA_RX_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t phCfg_EE_phRFLP_T_Rx_val::u32_T_RX_F_00_ANA_RX_REG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Value for Register CLIF_ANA_RX_REG. </p>
<p>Note: Configuration: T_RX_F starts from here. </p>

</div>
</div>
<a id="a4f5f34c24764b4c254b0c4dbde4d8b1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f5f34c24764b4c254b0c4dbde4d8b1a">&sect;&nbsp;</a></span>u32_T_RX_F_212_00_SIGPRO_ADCBCM_CONFIG_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t phCfg_EE_phRFLP_T_Rx_val::u32_T_RX_F_212_00_SIGPRO_ADCBCM_CONFIG_REG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Value for Register CLIF_SIGPRO_ADCBCM_CONFIG_REG. </p>
<p>Note: Configuration: T_RX_F_212 starts from here. </p>

</div>
</div>
<a id="a145b8a46244036afe11766a00b29281c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a145b8a46244036afe11766a00b29281c">&sect;&nbsp;</a></span>u32_T_RX_F_424_00_SIGPRO_ADCBCM_CONFIG_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t phCfg_EE_phRFLP_T_Rx_val::u32_T_RX_F_424_00_SIGPRO_ADCBCM_CONFIG_REG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Value for Register CLIF_SIGPRO_ADCBCM_CONFIG_REG. </p>
<p>Note: Configuration: T_RX_F_424 starts from here. </p>

</div>
</div>
<a id="ac0a2ecbac0a7f55fa4ba9cedba75c6c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0a2ecbac0a7f55fa4ba9cedba75c6c6">&sect;&nbsp;</a></span>u32_T_RX_ACT_00_AGC_CONFIG1_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t phCfg_EE_phRFLP_T_Rx_val::u32_T_RX_ACT_00_AGC_CONFIG1_REG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Value for Register CLIF_AGC_CONFIG1_REG. </p>
<p>Note: Configuration: T_RX_ACT starts from here. </p>

</div>
</div>
<a id="a5353fcce82e1d5a573c84c8572e24090"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5353fcce82e1d5a573c84c8572e24090">&sect;&nbsp;</a></span>u32_T_RX_A_106_ACT_00_SIGPRO_CM_CONFIG_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t phCfg_EE_phRFLP_T_Rx_val::u32_T_RX_A_106_ACT_00_SIGPRO_CM_CONFIG_REG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Value for Register CLIF_SIGPRO_CM_CONFIG_REG. </p>
<p>Note: Configuration: T_RX_A_106_ACT starts from here. </p>

</div>
</div>
<a id="a68fdf3f3eac55e2dbd264ab08be3d239"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68fdf3f3eac55e2dbd264ab08be3d239">&sect;&nbsp;</a></span>u32_T_RX_F_212_ACT_00_SIGPRO_ADCBCM_THRESHOLD_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t phCfg_EE_phRFLP_T_Rx_val::u32_T_RX_F_212_ACT_00_SIGPRO_ADCBCM_THRESHOLD_REG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Value for Register CLIF_SIGPRO_ADCBCM_THRESHOLD_REG. </p>
<p>Note: Configuration: T_RX_F_212_ACT starts from here. </p>

</div>
</div>
<a id="a41d721aca0ce33a6c4eb270301b47ad6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41d721aca0ce33a6c4eb270301b47ad6">&sect;&nbsp;</a></span>u32_T_RX_F_424_ACT_00_SIGPRO_ADCBCM_THRESHOLD_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t phCfg_EE_phRFLP_T_Rx_val::u32_T_RX_F_424_ACT_00_SIGPRO_ADCBCM_THRESHOLD_REG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Value for Register CLIF_SIGPRO_ADCBCM_THRESHOLD_REG. </p>
<p>Note: Configuration: T_RX_F_424_ACT starts from here. </p>

</div>
</div>
<a id="aba111d6337c13baadb841793d774491b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba111d6337c13baadb841793d774491b">&sect;&nbsp;</a></span>u32_T_RX_B_00_ANA_RX_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t phCfg_EE_phRFLP_T_Rx_val::u32_T_RX_B_00_ANA_RX_REG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Value for Register CLIF_ANA_RX_REG. </p>
<p>Note: Configuration: T_RX_B starts from here. </p>

</div>
</div>
<a id="a57f609189ebf2d51dd985c40455c2e80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57f609189ebf2d51dd985c40455c2e80">&sect;&nbsp;</a></span>u32_T_RX_B_106_00_SIGPRO_ADCBCM_THRESHOLD_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t phCfg_EE_phRFLP_T_Rx_val::u32_T_RX_B_106_00_SIGPRO_ADCBCM_THRESHOLD_REG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Value for Register CLIF_SIGPRO_ADCBCM_THRESHOLD_REG. </p>
<p>Note: Configuration: T_RX_B_106 starts from here. </p>

</div>
</div>
<a id="a07a5f82ff7ea50c76f978fc8b2b9efff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07a5f82ff7ea50c76f978fc8b2b9efff">&sect;&nbsp;</a></span>u32_T_RX_B_212_00_SIGPRO_ADCBCM_THRESHOLD_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t phCfg_EE_phRFLP_T_Rx_val::u32_T_RX_B_212_00_SIGPRO_ADCBCM_THRESHOLD_REG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Value for Register CLIF_SIGPRO_ADCBCM_THRESHOLD_REG. </p>
<p>Note: Configuration: T_RX_B_212 starts from here. </p>

</div>
</div>
<a id="aae10e639df4b014212a3c952c8f92a46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae10e639df4b014212a3c952c8f92a46">&sect;&nbsp;</a></span>u32_T_RX_B_424_00_SIGPRO_ADCBCM_THRESHOLD_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t phCfg_EE_phRFLP_T_Rx_val::u32_T_RX_B_424_00_SIGPRO_ADCBCM_THRESHOLD_REG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Value for Register CLIF_SIGPRO_ADCBCM_THRESHOLD_REG. </p>
<p>Note: Configuration: T_RX_B_424 starts from here. </p>

</div>
</div>
<a id="aabb6f40b3ba7f395fc0f8fd906d1fd81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabb6f40b3ba7f395fc0f8fd906d1fd81">&sect;&nbsp;</a></span>u32_T_RX_B_848_00_SIGPRO_ADCBCM_THRESHOLD_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t phCfg_EE_phRFLP_T_Rx_val::u32_T_RX_B_848_00_SIGPRO_ADCBCM_THRESHOLD_REG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Value for Register CLIF_SIGPRO_ADCBCM_THRESHOLD_REG. </p>
<p>Note: Configuration: T_RX_B_848 starts from here. </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>phCommon/inc/<a class="el" href="../../df/df4/ph_cfg___e_e_8h.html">phCfg_EE.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../d5/def/structph_cfg___e_e__ph_r_f_l_p___t___rx__val.html">phCfg_EE_phRFLP_T_Rx_val</a></li>
    <li class="footer">Generated on Fri Nov 23 2018 14:38:30 for PN7462AU FW API Guide by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="../../doxygen.png" alt="doxygen"/></a> 1.8.12 </li>
  </ul>
</div>
</body>
</html>
