// Seed: 1371437995
module module_0;
  wire id_1;
  logic [7:0][-1 'b0] \id_2 = \id_2 ;
  wire id_3, id_4, id_5;
  assign module_1.type_0 = 0;
  wire id_6;
endmodule
module module_1 (
    output wor id_0,
    output supply0 id_1,
    output supply1 id_2,
    output wand id_3,
    input tri id_4,
    input uwire id_5,
    output uwire id_6,
    output wor id_7,
    input wire id_8
);
  wire id_10;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output uwire id_0,
    input  wire  id_1,
    input  tri0  id_2,
    input  tri0  id_3,
    output wand  id_4
);
  wire id_6;
  module_0 modCall_1 ();
endmodule
