<stg><name>aes256_encrypt_ecb</name>


<trans_list>

<trans id="304" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="3" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="4" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="7" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="21" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="21" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="trunc_ln148" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="21" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="trunc_ln148" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="24" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="27" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln148" val="0"/>
<literal name="icmp_ln71_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="27" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71_1" val="1"/>
</and_exp><and_exp><literal name="trunc_ln148" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="29" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="29" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="3" op_0_bw="32">
<![CDATA[
entry:0 %i_7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="8" op_0_bw="32">
<![CDATA[
entry:1 %rcon_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rcon_2"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="768" op_0_bw="32">
<![CDATA[
entry:2 %ctx7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="ctx7"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="768" op_0_bw="64">
<![CDATA[
entry:3 %or_ln79_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="or_ln79_1_loc"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:11 %ctx_read = read i768 @_ssdm_op_Read.ap_auto.i768P0A, i768 %ctx

]]></Node>
<StgValue><ssdm name="ctx_read"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="768" op_2_bw="8" op_3_bw="768">
<![CDATA[
entry:12 %call_ln140 = call void @aes256_encrypt_ecb_Pipeline_ecb1, i768 %ctx_read, i8 %k, i768 %ctx7

]]></Node>
<StgValue><ssdm name="call_ln140"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:13 %store_ln137 = store i8 1, i8 %rcon_2

]]></Node>
<StgValue><ssdm name="store_ln137"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:14 %store_ln137 = store i3 7, i3 %i_7

]]></Node>
<StgValue><ssdm name="store_ln137"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:4 %spectopmodule_ln133 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3

]]></Node>
<StgValue><ssdm name="spectopmodule_ln133"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="768">
<![CDATA[
entry:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i768 %ctx

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="768" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i768 %ctx, void @empty_12, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %k, void @empty_0, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:8 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %k

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %buf_r, void @empty_0, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:10 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %buf_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="768" op_2_bw="8" op_3_bw="768">
<![CDATA[
entry:12 %call_ln140 = call void @aes256_encrypt_ecb_Pipeline_ecb1, i768 %ctx_read, i8 %k, i768 %ctx7

]]></Node>
<StgValue><ssdm name="call_ln140"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
entry:15 %br_ln137 = br void %for.cond5

]]></Node>
<StgValue><ssdm name="br_ln137"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.cond5:0 %i = load i3 %i_7

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.cond5:1 %icmp_ln142 = icmp_eq  i3 %i, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln142"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.cond5:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 7, i64 7, i64 7

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.cond5:3 %br_ln142 = br i1 %icmp_ln142, void %for.body6, void %while.body.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln142"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body6:0 %rcon_2_load = load i8 %rcon_2

]]></Node>
<StgValue><ssdm name="rcon_2_load"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="768" op_0_bw="768" op_1_bw="0">
<![CDATA[
for.body6:1 %ctx7_load_1 = load i768 %ctx7

]]></Node>
<StgValue><ssdm name="ctx7_load_1"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="776" op_0_bw="776" op_1_bw="768" op_2_bw="10" op_3_bw="8">
<![CDATA[
for.body6:3 %call_ret9 = call i776 @aes_expandEncKey, i768 %ctx7_load_1, i10 512, i8 %rcon_2_load

]]></Node>
<StgValue><ssdm name="call_ret9"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body6:6 %add_ln142 = add i3 %i, i3 7

]]></Node>
<StgValue><ssdm name="add_ln142"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body6:9 %store_ln142 = store i3 %add_ln142, i3 %i_7

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="32">
<![CDATA[
while.body.i.preheader:0 %i_11 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_11"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="768" op_0_bw="32">
<![CDATA[
while.body.i.preheader:1 %empty_24 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="32">
<![CDATA[
while.body.i.preheader:2 %rcon_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rcon_1"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="768" op_0_bw="768" op_1_bw="0">
<![CDATA[
while.body.i.preheader:3 %ctx7_load = load i768 %ctx7

]]></Node>
<StgValue><ssdm name="ctx7_load"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="768" op_2_bw="8" op_3_bw="768">
<![CDATA[
while.body.i.preheader:4 %call_ln0 = call void @aes256_encrypt_ecb_Pipeline_cpkey, i768 %ctx7_load, i8 %buf_r, i768 %or_ln79_1_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.preheader:19 %store_ln148 = store i8 1, i8 %rcon_1

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
while.body.i.preheader:21 %store_ln148 = store i4 1, i4 %i_11

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body6:2 %specloopname_ln143 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln143"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="776" op_0_bw="776" op_1_bw="768" op_2_bw="10" op_3_bw="8">
<![CDATA[
for.body6:3 %call_ret9 = call i776 @aes_expandEncKey, i768 %ctx7_load_1, i10 512, i8 %rcon_2_load

]]></Node>
<StgValue><ssdm name="call_ret9"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="768" op_0_bw="776">
<![CDATA[
for.body6:4 %ctx_ret4 = extractvalue i776 %call_ret9

]]></Node>
<StgValue><ssdm name="ctx_ret4"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="776">
<![CDATA[
for.body6:5 %rcon = extractvalue i776 %call_ret9

]]></Node>
<StgValue><ssdm name="rcon"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="768" op_1_bw="768" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body6:7 %store_ln142 = store i768 %ctx_ret4, i768 %ctx7

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body6:8 %store_ln142 = store i8 %rcon, i8 %rcon_2

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
for.body6:10 %br_ln142 = br void %for.cond5

]]></Node>
<StgValue><ssdm name="br_ln142"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="85" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="768" op_2_bw="8" op_3_bw="768">
<![CDATA[
while.body.i.preheader:4 %call_ln0 = call void @aes256_encrypt_ecb_Pipeline_cpkey, i768 %ctx7_load, i8 %buf_r, i768 %or_ln79_1_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="86" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="768" op_0_bw="768" op_1_bw="0">
<![CDATA[
while.body.i.preheader:5 %or_ln79_1_loc_load = load i768 %or_ln79_1_loc

]]></Node>
<StgValue><ssdm name="or_ln79_1_loc_load"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="768" op_2_bw="768" op_3_bw="0">
<![CDATA[
while.body.i.preheader:6 %write_ln79 = write void @_ssdm_op_Write.ap_auto.i768P0A, i768 %ctx, i768 %or_ln79_1_loc_load

]]></Node>
<StgValue><ssdm name="write_ln79"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.preheader:7 %buf_r_addr = getelementptr i8 %buf_r, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="buf_r_addr"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.preheader:8 %buf_r_addr_1 = getelementptr i8 %buf_r, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="buf_r_addr_1"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.preheader:9 %buf_r_addr_2 = getelementptr i8 %buf_r, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="buf_r_addr_2"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.preheader:10 %buf_r_addr_3 = getelementptr i8 %buf_r, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="buf_r_addr_3"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.preheader:11 %buf_r_addr_4 = getelementptr i8 %buf_r, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="buf_r_addr_4"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.preheader:12 %buf_r_addr_5 = getelementptr i8 %buf_r, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="buf_r_addr_5"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.preheader:13 %buf_r_addr_6 = getelementptr i8 %buf_r, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="buf_r_addr_6"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.preheader:14 %buf_r_addr_7 = getelementptr i8 %buf_r, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="buf_r_addr_7"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.preheader:15 %buf_r_addr_8 = getelementptr i8 %buf_r, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="buf_r_addr_8"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.preheader:16 %buf_r_addr_9 = getelementptr i8 %buf_r, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="buf_r_addr_9"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.preheader:17 %buf_r_addr_10 = getelementptr i8 %buf_r, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="buf_r_addr_10"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.preheader:18 %buf_r_addr_11 = getelementptr i8 %buf_r, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="buf_r_addr_11"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="768" op_1_bw="768">
<![CDATA[
while.body.i.preheader:20 %store_ln148 = store i768 %or_ln79_1_loc_load, i768 %empty_24

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
while.body.i.preheader:22 %br_ln148 = br void %for.body15

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="102" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.body15:0 %i_20 = load i4 %i_11

]]></Node>
<StgValue><ssdm name="i_20"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body15:1 %icmp_ln148 = icmp_eq  i4 %i_20, i4 14

]]></Node>
<StgValue><ssdm name="icmp_ln148"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body15:2 %empty_25 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 13, i64 13, i64 13

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body15:3 %br_ln148 = br i1 %icmp_ln148, void %for.body15.split, void %for.end26

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body15.split:1 %call_ln150 = call void @aes_subBytes.1, i8 %buf_r

]]></Node>
<StgValue><ssdm name="call_ln150"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.end26:0 %rcon_1_load = load i8 %rcon_1

]]></Node>
<StgValue><ssdm name="rcon_1_load"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.end26:1 %call_ln156 = call void @aes_subBytes.1, i8 %buf_r

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="768" op_0_bw="768" op_1_bw="768" op_2_bw="0">
<![CDATA[
for.end26:26 %ctx_read_1 = read i768 @_ssdm_op_Read.ap_auto.i768P0A, i768 %ctx

]]></Node>
<StgValue><ssdm name="ctx_read_1"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="776" op_0_bw="776" op_1_bw="768" op_2_bw="10" op_3_bw="8">
<![CDATA[
for.end26:27 %call_ret = call i776 @aes_expandEncKey, i768 %ctx_read_1, i10 0, i8 %rcon_1_load

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="111" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body15.split:1 %call_ln150 = call void @aes_subBytes.1, i8 %buf_r

]]></Node>
<StgValue><ssdm name="call_ln150"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="112" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.body15.split:2 %i_21 = load i4 %buf_r_addr

]]></Node>
<StgValue><ssdm name="i_21"/></StgValue>
</operation>

<operation id="113" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.body15.split:3 %buf_r_load_12 = load i4 %buf_r_addr_1

]]></Node>
<StgValue><ssdm name="buf_r_load_12"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="114" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.body15.split:2 %i_21 = load i4 %buf_r_addr

]]></Node>
<StgValue><ssdm name="i_21"/></StgValue>
</operation>

<operation id="115" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.body15.split:3 %buf_r_load_12 = load i4 %buf_r_addr_1

]]></Node>
<StgValue><ssdm name="buf_r_load_12"/></StgValue>
</operation>

<operation id="116" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.body15.split:5 %buf_r_load_13 = load i4 %buf_r_addr_2

]]></Node>
<StgValue><ssdm name="buf_r_load_13"/></StgValue>
</operation>

<operation id="117" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.body15.split:7 %buf_r_load_14 = load i4 %buf_r_addr_3

]]></Node>
<StgValue><ssdm name="buf_r_load_14"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="118" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.body15.split:5 %buf_r_load_13 = load i4 %buf_r_addr_2

]]></Node>
<StgValue><ssdm name="buf_r_load_13"/></StgValue>
</operation>

<operation id="119" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.body15.split:7 %buf_r_load_14 = load i4 %buf_r_addr_3

]]></Node>
<StgValue><ssdm name="buf_r_load_14"/></StgValue>
</operation>

<operation id="120" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.body15.split:10 %i_22 = load i4 %buf_r_addr_4

]]></Node>
<StgValue><ssdm name="i_22"/></StgValue>
</operation>

<operation id="121" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.body15.split:11 %buf_r_load_16 = load i4 %buf_r_addr_5

]]></Node>
<StgValue><ssdm name="buf_r_load_16"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="122" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.body15.split:10 %i_22 = load i4 %buf_r_addr_4

]]></Node>
<StgValue><ssdm name="i_22"/></StgValue>
</operation>

<operation id="123" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.body15.split:11 %buf_r_load_16 = load i4 %buf_r_addr_5

]]></Node>
<StgValue><ssdm name="buf_r_load_16"/></StgValue>
</operation>

<operation id="124" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.body15.split:14 %j_2 = load i4 %buf_r_addr_6

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="125" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.body15.split:15 %buf_r_load_18 = load i4 %buf_r_addr_7

]]></Node>
<StgValue><ssdm name="buf_r_load_18"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="126" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.body15.split:14 %j_2 = load i4 %buf_r_addr_6

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="127" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.body15.split:15 %buf_r_load_18 = load i4 %buf_r_addr_7

]]></Node>
<StgValue><ssdm name="buf_r_load_18"/></StgValue>
</operation>

<operation id="128" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.body15.split:17 %buf_r_load_19 = load i4 %buf_r_addr_8

]]></Node>
<StgValue><ssdm name="buf_r_load_19"/></StgValue>
</operation>

<operation id="129" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.body15.split:19 %buf_r_load_20 = load i4 %buf_r_addr_9

]]></Node>
<StgValue><ssdm name="buf_r_load_20"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="130" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.body15.split:17 %buf_r_load_19 = load i4 %buf_r_addr_8

]]></Node>
<StgValue><ssdm name="buf_r_load_19"/></StgValue>
</operation>

<operation id="131" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.body15.split:19 %buf_r_load_20 = load i4 %buf_r_addr_9

]]></Node>
<StgValue><ssdm name="buf_r_load_20"/></StgValue>
</operation>

<operation id="132" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.body15.split:22 %j_3 = load i4 %buf_r_addr_10

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="133" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.body15.split:23 %buf_r_load_22 = load i4 %buf_r_addr_11

]]></Node>
<StgValue><ssdm name="buf_r_load_22"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="134" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.body15.split:4 %store_ln88 = store i8 %buf_r_load_12, i4 %buf_r_addr

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>

<operation id="135" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.body15.split:6 %store_ln88 = store i8 %buf_r_load_13, i4 %buf_r_addr_1

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>

<operation id="136" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.body15.split:22 %j_3 = load i4 %buf_r_addr_10

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="137" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.body15.split:23 %buf_r_load_22 = load i4 %buf_r_addr_11

]]></Node>
<StgValue><ssdm name="buf_r_load_22"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="138" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.body15.split:8 %store_ln88 = store i8 %buf_r_load_14, i4 %buf_r_addr_2

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>

<operation id="139" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.body15.split:9 %store_ln88 = store i8 %i_21, i4 %buf_r_addr_3

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="140" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.body15.split:12 %store_ln89 = store i8 %buf_r_load_16, i4 %buf_r_addr_4

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="141" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.body15.split:13 %store_ln89 = store i8 %i_22, i4 %buf_r_addr_5

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="142" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.body15.split:16 %store_ln90 = store i8 %buf_r_load_18, i4 %buf_r_addr_6

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>

<operation id="143" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.body15.split:18 %store_ln90 = store i8 %buf_r_load_19, i4 %buf_r_addr_7

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="144" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.body15.split:20 %store_ln90 = store i8 %buf_r_load_20, i4 %buf_r_addr_8

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>

<operation id="145" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.body15.split:21 %store_ln90 = store i8 %j_2, i4 %buf_r_addr_9

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="146" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body15.split:0 %specloopname_ln137 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln137"/></StgValue>
</operation>

<operation id="147" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.body15.split:24 %store_ln91 = store i8 %buf_r_load_22, i4 %buf_r_addr_10

]]></Node>
<StgValue><ssdm name="store_ln91"/></StgValue>
</operation>

<operation id="148" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.body15.split:25 %store_ln91 = store i8 %j_3, i4 %buf_r_addr_11

]]></Node>
<StgValue><ssdm name="store_ln91"/></StgValue>
</operation>

<operation id="149" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
for.body15.split:26 %br_ln100 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="150" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
for.inc.i:0 %i_15 = phi i5 %add_ln100, void %for.inc.i.split, i5 0, void %for.body15.split

]]></Node>
<StgValue><ssdm name="i_15"/></StgValue>
</operation>

<operation id="151" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="5">
<![CDATA[
for.inc.i:1 %zext_ln100 = zext i5 %i_15

]]></Node>
<StgValue><ssdm name="zext_ln100"/></StgValue>
</operation>

<operation id="152" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
for.inc.i:2 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %i_15, i32 4

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="153" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i:3 %empty_26 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="154" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i:4 %br_ln100 = br i1 %tmp, void %for.inc.i.split, void %aes_mixColumns.exit

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="155" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:1 %buf_r_addr_12 = getelementptr i8 %buf_r, i64 0, i64 %zext_ln100

]]></Node>
<StgValue><ssdm name="buf_r_addr_12"/></StgValue>
</operation>

<operation id="156" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="4">
<![CDATA[
for.inc.i.split:2 %a = load i4 %buf_r_addr_12

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="157" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="4" op_0_bw="5">
<![CDATA[
for.inc.i.split:3 %trunc_ln102 = trunc i5 %i_15

]]></Node>
<StgValue><ssdm name="trunc_ln102"/></StgValue>
</operation>

<operation id="158" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.i.split:4 %or_ln102 = or i4 %trunc_ln102, i4 1

]]></Node>
<StgValue><ssdm name="or_ln102"/></StgValue>
</operation>

<operation id="159" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="4">
<![CDATA[
for.inc.i.split:5 %zext_ln102 = zext i4 %or_ln102

]]></Node>
<StgValue><ssdm name="zext_ln102"/></StgValue>
</operation>

<operation id="160" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:6 %buf_r_addr_13 = getelementptr i8 %buf_r, i64 0, i64 %zext_ln102

]]></Node>
<StgValue><ssdm name="buf_r_addr_13"/></StgValue>
</operation>

<operation id="161" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="4">
<![CDATA[
for.inc.i.split:7 %b = load i4 %buf_r_addr_13

]]></Node>
<StgValue><ssdm name="b"/></StgValue>
</operation>

<operation id="162" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.i.split:49 %add_ln100 = add i5 %i_15, i5 4

]]></Node>
<StgValue><ssdm name="add_ln100"/></StgValue>
</operation>

<operation id="163" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="4">
<![CDATA[
aes_mixColumns.exit:0 %trunc_ln148 = trunc i4 %i_20

]]></Node>
<StgValue><ssdm name="trunc_ln148"/></StgValue>
</operation>

<operation id="164" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
aes_mixColumns.exit:1 %br_ln153 = br i1 %trunc_ln148, void %if.else, void %while.body.i29.preheader

]]></Node>
<StgValue><ssdm name="br_ln153"/></StgValue>
</operation>

<operation id="165" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="trunc_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
if.else:0 %rcon_1_load_1 = load i8 %rcon_1

]]></Node>
<StgValue><ssdm name="rcon_1_load_1"/></StgValue>
</operation>

<operation id="166" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="trunc_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="768" op_0_bw="768" op_1_bw="768" op_2_bw="0">
<![CDATA[
if.else:1 %ctx_read_2 = read i768 @_ssdm_op_Read.ap_auto.i768P0A, i768 %ctx

]]></Node>
<StgValue><ssdm name="ctx_read_2"/></StgValue>
</operation>

<operation id="167" st_id="21" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="trunc_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="776" op_0_bw="776" op_1_bw="768" op_2_bw="10" op_3_bw="8">
<![CDATA[
if.else:2 %call_ret1 = call i776 @aes_expandEncKey, i768 %ctx_read_2, i10 0, i8 %rcon_1_load_1

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="168" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="trunc_ln148" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0">
<![CDATA[
while.body.i29.preheader:0 %br_ln71 = br void %while.body.i29

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="169" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="4">
<![CDATA[
for.inc.i.split:2 %a = load i4 %buf_r_addr_12

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="170" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="4">
<![CDATA[
for.inc.i.split:7 %b = load i4 %buf_r_addr_13

]]></Node>
<StgValue><ssdm name="b"/></StgValue>
</operation>

<operation id="171" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.i.split:8 %or_ln102_1 = or i4 %trunc_ln102, i4 2

]]></Node>
<StgValue><ssdm name="or_ln102_1"/></StgValue>
</operation>

<operation id="172" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="4">
<![CDATA[
for.inc.i.split:9 %zext_ln102_1 = zext i4 %or_ln102_1

]]></Node>
<StgValue><ssdm name="zext_ln102_1"/></StgValue>
</operation>

<operation id="173" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:10 %buf_r_addr_14 = getelementptr i8 %buf_r, i64 0, i64 %zext_ln102_1

]]></Node>
<StgValue><ssdm name="buf_r_addr_14"/></StgValue>
</operation>

<operation id="174" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="4">
<![CDATA[
for.inc.i.split:11 %c = load i4 %buf_r_addr_14

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="175" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.i.split:12 %or_ln102_2 = or i4 %trunc_ln102, i4 3

]]></Node>
<StgValue><ssdm name="or_ln102_2"/></StgValue>
</operation>

<operation id="176" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="4">
<![CDATA[
for.inc.i.split:13 %zext_ln102_2 = zext i4 %or_ln102_2

]]></Node>
<StgValue><ssdm name="zext_ln102_2"/></StgValue>
</operation>

<operation id="177" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:14 %buf_r_addr_15 = getelementptr i8 %buf_r, i64 0, i64 %zext_ln102_2

]]></Node>
<StgValue><ssdm name="buf_r_addr_15"/></StgValue>
</operation>

<operation id="178" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="4">
<![CDATA[
for.inc.i.split:15 %d = load i4 %buf_r_addr_15

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="179" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="4">
<![CDATA[
for.inc.i.split:11 %c = load i4 %buf_r_addr_14

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="180" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="4">
<![CDATA[
for.inc.i.split:15 %d = load i4 %buf_r_addr_15

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="181" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.i.split:16 %xor_ln103 = xor i8 %b, i8 %a

]]></Node>
<StgValue><ssdm name="xor_ln103"/></StgValue>
</operation>

<operation id="182" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.i.split:17 %xor_ln103_1 = xor i8 %c, i8 %xor_ln103

]]></Node>
<StgValue><ssdm name="xor_ln103_1"/></StgValue>
</operation>

<operation id="183" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.i.split:18 %e = xor i8 %d, i8 %xor_ln103_1

]]></Node>
<StgValue><ssdm name="e"/></StgValue>
</operation>

<operation id="184" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc.i.split:19 %tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln103, i32 7

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="185" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.i.split:20 %shl_ln55 = shl i8 %xor_ln103, i8 1

]]></Node>
<StgValue><ssdm name="shl_ln55"/></StgValue>
</operation>

<operation id="186" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.i.split:21 %xor_ln55 = xor i8 %shl_ln55, i8 27

]]></Node>
<StgValue><ssdm name="xor_ln55"/></StgValue>
</operation>

<operation id="187" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc.i.split:22 %select_ln55 = select i1 %tmp_34, i8 %xor_ln55, i8 %shl_ln55

]]></Node>
<StgValue><ssdm name="select_ln55"/></StgValue>
</operation>

<operation id="188" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.i.split:23 %xor_ln104 = xor i8 %e, i8 %select_ln55

]]></Node>
<StgValue><ssdm name="xor_ln104"/></StgValue>
</operation>

<operation id="189" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.i.split:24 %xor_ln104_1 = xor i8 %xor_ln104, i8 %a

]]></Node>
<StgValue><ssdm name="xor_ln104_1"/></StgValue>
</operation>

<operation id="190" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.inc.i.split:25 %store_ln104 = store i8 %xor_ln104_1, i4 %buf_r_addr_12

]]></Node>
<StgValue><ssdm name="store_ln104"/></StgValue>
</operation>

<operation id="191" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.i.split:26 %xor_ln104_2 = xor i8 %c, i8 %b

]]></Node>
<StgValue><ssdm name="xor_ln104_2"/></StgValue>
</operation>

<operation id="192" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc.i.split:27 %tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln104_2, i32 7

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="193" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.i.split:28 %shl_ln55_1 = shl i8 %xor_ln104_2, i8 1

]]></Node>
<StgValue><ssdm name="shl_ln55_1"/></StgValue>
</operation>

<operation id="194" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.i.split:29 %xor_ln55_1 = xor i8 %shl_ln55_1, i8 27

]]></Node>
<StgValue><ssdm name="xor_ln55_1"/></StgValue>
</operation>

<operation id="195" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc.i.split:30 %select_ln55_1 = select i1 %tmp_35, i8 %xor_ln55_1, i8 %shl_ln55_1

]]></Node>
<StgValue><ssdm name="select_ln55_1"/></StgValue>
</operation>

<operation id="196" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.i.split:31 %xor_ln104_3 = xor i8 %e, i8 %select_ln55_1

]]></Node>
<StgValue><ssdm name="xor_ln104_3"/></StgValue>
</operation>

<operation id="197" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.i.split:32 %xor_ln104_4 = xor i8 %xor_ln104_3, i8 %b

]]></Node>
<StgValue><ssdm name="xor_ln104_4"/></StgValue>
</operation>

<operation id="198" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.inc.i.split:33 %store_ln104 = store i8 %xor_ln104_4, i4 %buf_r_addr_13

]]></Node>
<StgValue><ssdm name="store_ln104"/></StgValue>
</operation>

<operation id="199" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.i.split:34 %xor_ln105_2 = xor i8 %d, i8 %c

]]></Node>
<StgValue><ssdm name="xor_ln105_2"/></StgValue>
</operation>

<operation id="200" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc.i.split:35 %tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln105_2, i32 7

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="201" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.i.split:36 %shl_ln55_2 = shl i8 %xor_ln105_2, i8 1

]]></Node>
<StgValue><ssdm name="shl_ln55_2"/></StgValue>
</operation>

<operation id="202" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.i.split:37 %xor_ln55_2 = xor i8 %shl_ln55_2, i8 27

]]></Node>
<StgValue><ssdm name="xor_ln55_2"/></StgValue>
</operation>

<operation id="203" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc.i.split:38 %select_ln55_2 = select i1 %tmp_36, i8 %xor_ln55_2, i8 %shl_ln55_2

]]></Node>
<StgValue><ssdm name="select_ln55_2"/></StgValue>
</operation>

<operation id="204" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.i.split:39 %xor_ln105 = xor i8 %xor_ln103, i8 %select_ln55_2

]]></Node>
<StgValue><ssdm name="xor_ln105"/></StgValue>
</operation>

<operation id="205" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.i.split:40 %xor_ln105_1 = xor i8 %xor_ln105, i8 %d

]]></Node>
<StgValue><ssdm name="xor_ln105_1"/></StgValue>
</operation>

<operation id="206" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.i.split:42 %xor_ln105_4 = xor i8 %d, i8 %a

]]></Node>
<StgValue><ssdm name="xor_ln105_4"/></StgValue>
</operation>

<operation id="207" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc.i.split:43 %tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln105_4, i32 7

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="208" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.i.split:44 %shl_ln55_3 = shl i8 %xor_ln105_4, i8 1

]]></Node>
<StgValue><ssdm name="shl_ln55_3"/></StgValue>
</operation>

<operation id="209" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.i.split:45 %xor_ln55_3 = xor i8 %shl_ln55_3, i8 27

]]></Node>
<StgValue><ssdm name="xor_ln55_3"/></StgValue>
</operation>

<operation id="210" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc.i.split:46 %select_ln55_3 = select i1 %tmp_37, i8 %xor_ln55_3, i8 %shl_ln55_3

]]></Node>
<StgValue><ssdm name="select_ln55_3"/></StgValue>
</operation>

<operation id="211" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.i.split:47 %xor_ln105_3 = xor i8 %select_ln55_3, i8 %xor_ln103_1

]]></Node>
<StgValue><ssdm name="xor_ln105_3"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="212" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i.split:0 %specloopname_ln98 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln98"/></StgValue>
</operation>

<operation id="213" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.inc.i.split:41 %store_ln105 = store i8 %xor_ln105_1, i4 %buf_r_addr_14

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="214" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.inc.i.split:48 %store_ln105 = store i8 %xor_ln105_3, i4 %buf_r_addr_15

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="215" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i.split:50 %br_ln100 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="216" st_id="25" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="776" op_0_bw="776" op_1_bw="768" op_2_bw="10" op_3_bw="8">
<![CDATA[
if.else:2 %call_ret1 = call i776 @aes_expandEncKey, i768 %ctx_read_2, i10 0, i8 %rcon_1_load_1

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="217" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="768" op_0_bw="776">
<![CDATA[
if.else:3 %ctx_ret1 = extractvalue i776 %call_ret1

]]></Node>
<StgValue><ssdm name="ctx_ret1"/></StgValue>
</operation>

<operation id="218" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0" op_1_bw="768" op_2_bw="768" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
if.else:4 %write_ln154 = write void @_ssdm_op_Write.ap_auto.i768P0A, i768 %ctx, i768 %ctx_ret1

]]></Node>
<StgValue><ssdm name="write_ln154"/></StgValue>
</operation>

<operation id="219" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="776">
<![CDATA[
if.else:5 %rcon_3 = extractvalue i776 %call_ret1

]]></Node>
<StgValue><ssdm name="rcon_3"/></StgValue>
</operation>

<operation id="220" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
if.else:6 %br_ln71 = br void %while.body.i40

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="221" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
while.body.i40:0 %i_16 = phi i4 %add_ln71_1, void %while.body.i40, i4 15, void %if.else

]]></Node>
<StgValue><ssdm name="i_16"/></StgValue>
</operation>

<operation id="222" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="4">
<![CDATA[
while.body.i40:1 %zext_ln71_3 = zext i4 %i_16

]]></Node>
<StgValue><ssdm name="zext_ln71_3"/></StgValue>
</operation>

<operation id="223" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i40:7 %buf_r_addr_17 = getelementptr i8 %buf_r, i64 0, i64 %zext_ln71_3

]]></Node>
<StgValue><ssdm name="buf_r_addr_17"/></StgValue>
</operation>

<operation id="224" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="4">
<![CDATA[
while.body.i40:8 %buf_r_load_28 = load i4 %buf_r_addr_17

]]></Node>
<StgValue><ssdm name="buf_r_load_28"/></StgValue>
</operation>

<operation id="225" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
while.body.i40:11 %add_ln71_1 = add i4 %i_16, i4 15

]]></Node>
<StgValue><ssdm name="add_ln71_1"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="226" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.i40:2 %specloopname_ln71 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln71"/></StgValue>
</operation>

<operation id="227" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
while.body.i40:3 %shl_ln71_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %i_16, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln71_1"/></StgValue>
</operation>

<operation id="228" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="768" op_0_bw="7">
<![CDATA[
while.body.i40:4 %zext_ln71_1 = zext i7 %shl_ln71_1

]]></Node>
<StgValue><ssdm name="zext_ln71_1"/></StgValue>
</operation>

<operation id="229" st_id="27" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
while.body.i40:5 %lshr_ln71_1 = lshr i768 %ctx_ret1, i768 %zext_ln71_1

]]></Node>
<StgValue><ssdm name="lshr_ln71_1"/></StgValue>
</operation>

<operation id="230" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="768">
<![CDATA[
while.body.i40:6 %trunc_ln71_1 = trunc i768 %lshr_ln71_1

]]></Node>
<StgValue><ssdm name="trunc_ln71_1"/></StgValue>
</operation>

<operation id="231" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="4">
<![CDATA[
while.body.i40:8 %buf_r_load_28 = load i4 %buf_r_addr_17

]]></Node>
<StgValue><ssdm name="buf_r_load_28"/></StgValue>
</operation>

<operation id="232" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i40:9 %xor_ln71_1 = xor i8 %buf_r_load_28, i8 %trunc_ln71_1

]]></Node>
<StgValue><ssdm name="xor_ln71_1"/></StgValue>
</operation>

<operation id="233" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
while.body.i40:10 %store_ln71 = store i8 %xor_ln71_1, i4 %buf_r_addr_17

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="234" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
while.body.i40:12 %icmp_ln71_1 = icmp_eq  i4 %i_16, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln71_1"/></StgValue>
</operation>

<operation id="235" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
while.body.i40:13 %empty_28 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="236" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i40:14 %br_ln71 = br i1 %icmp_ln71_1, void %while.body.i40, void %for.inc24.loopexit

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="237" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln148" val="0"/>
<literal name="icmp_ln71_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc24.loopexit:0 %store_ln154 = store i8 %rcon_3, i8 %rcon_1

]]></Node>
<StgValue><ssdm name="store_ln154"/></StgValue>
</operation>

<operation id="238" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln148" val="0"/>
<literal name="icmp_ln71_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="768" op_1_bw="768" op_2_bw="0">
<![CDATA[
for.inc24.loopexit:1 %store_ln154 = store i768 %ctx_ret1, i768 %empty_24

]]></Node>
<StgValue><ssdm name="store_ln154"/></StgValue>
</operation>

<operation id="239" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln148" val="0"/>
<literal name="icmp_ln71_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0">
<![CDATA[
for.inc24.loopexit:2 %br_ln0 = br void %for.inc24

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="240" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71_1" val="1"/>
</and_exp><and_exp><literal name="trunc_ln148" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc24:0 %i_23 = add i4 %i_20, i4 1

]]></Node>
<StgValue><ssdm name="i_23"/></StgValue>
</operation>

<operation id="241" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71_1" val="1"/>
</and_exp><and_exp><literal name="trunc_ln148" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc24:1 %store_ln148 = store i4 %i_23, i4 %i_11

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="242" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71_1" val="1"/>
</and_exp><and_exp><literal name="trunc_ln148" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0">
<![CDATA[
for.inc24:2 %br_ln148 = br void %for.body15

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="243" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
while.body.i29:0 %i_17 = phi i4 %add_ln71, void %while.body.i29, i4 15, void %while.body.i29.preheader

]]></Node>
<StgValue><ssdm name="i_17"/></StgValue>
</operation>

<operation id="244" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="4">
<![CDATA[
while.body.i29:2 %zext_ln71 = zext i4 %i_17

]]></Node>
<StgValue><ssdm name="zext_ln71"/></StgValue>
</operation>

<operation id="245" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i29:8 %buf_r_addr_16 = getelementptr i8 %buf_r, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="buf_r_addr_16"/></StgValue>
</operation>

<operation id="246" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="4">
<![CDATA[
while.body.i29:9 %buf_r_load_27 = load i4 %buf_r_addr_16

]]></Node>
<StgValue><ssdm name="buf_r_load_27"/></StgValue>
</operation>

<operation id="247" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
while.body.i29:12 %add_ln71 = add i4 %i_17, i4 15

]]></Node>
<StgValue><ssdm name="add_ln71"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="248" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="768" op_0_bw="768" op_1_bw="0">
<![CDATA[
while.body.i29:1 %p_load = load i768 %empty_24

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="249" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.i29:3 %specloopname_ln71 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln71"/></StgValue>
</operation>

<operation id="250" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="4" op_3_bw="3">
<![CDATA[
while.body.i29:4 %zext_ln71_2_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i4.i3, i1 1, i4 %i_17, i3 0

]]></Node>
<StgValue><ssdm name="zext_ln71_2_cast"/></StgValue>
</operation>

<operation id="251" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="768" op_0_bw="8">
<![CDATA[
while.body.i29:5 %zext_ln71_2 = zext i8 %zext_ln71_2_cast

]]></Node>
<StgValue><ssdm name="zext_ln71_2"/></StgValue>
</operation>

<operation id="252" st_id="29" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
while.body.i29:6 %lshr_ln71 = lshr i768 %p_load, i768 %zext_ln71_2

]]></Node>
<StgValue><ssdm name="lshr_ln71"/></StgValue>
</operation>

<operation id="253" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="768">
<![CDATA[
while.body.i29:7 %trunc_ln71 = trunc i768 %lshr_ln71

]]></Node>
<StgValue><ssdm name="trunc_ln71"/></StgValue>
</operation>

<operation id="254" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="4">
<![CDATA[
while.body.i29:9 %buf_r_load_27 = load i4 %buf_r_addr_16

]]></Node>
<StgValue><ssdm name="buf_r_load_27"/></StgValue>
</operation>

<operation id="255" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i29:10 %xor_ln71 = xor i8 %buf_r_load_27, i8 %trunc_ln71

]]></Node>
<StgValue><ssdm name="xor_ln71"/></StgValue>
</operation>

<operation id="256" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
while.body.i29:11 %store_ln71 = store i8 %xor_ln71, i4 %buf_r_addr_16

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="257" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
while.body.i29:13 %icmp_ln71 = icmp_eq  i4 %i_17, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln71"/></StgValue>
</operation>

<operation id="258" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
while.body.i29:14 %empty_27 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="259" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i29:15 %br_ln71 = br i1 %icmp_ln71, void %while.body.i29, void %for.inc24.loopexit18

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="260" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0">
<![CDATA[
for.inc24.loopexit18:0 %br_ln0 = br void %for.inc24

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="261" st_id="30" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.end26:1 %call_ln156 = call void @aes_subBytes.1, i8 %buf_r

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>

<operation id="262" st_id="30" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="776" op_0_bw="776" op_1_bw="768" op_2_bw="10" op_3_bw="8">
<![CDATA[
for.end26:27 %call_ret = call i776 @aes_expandEncKey, i768 %ctx_read_1, i10 0, i8 %rcon_1_load

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="263" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="768" op_0_bw="776">
<![CDATA[
for.end26:28 %ctx_ret = extractvalue i776 %call_ret

]]></Node>
<StgValue><ssdm name="ctx_ret"/></StgValue>
</operation>

<operation id="264" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0" op_1_bw="768" op_2_bw="768" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.end26:29 %write_ln158 = write void @_ssdm_op_Write.ap_auto.i768P0A, i768 %ctx, i768 %ctx_ret

]]></Node>
<StgValue><ssdm name="write_ln158"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="265" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.end26:2 %i_14 = load i4 %buf_r_addr

]]></Node>
<StgValue><ssdm name="i_14"/></StgValue>
</operation>

<operation id="266" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.end26:3 %buf_r_load = load i4 %buf_r_addr_1

]]></Node>
<StgValue><ssdm name="buf_r_load"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="267" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.end26:2 %i_14 = load i4 %buf_r_addr

]]></Node>
<StgValue><ssdm name="i_14"/></StgValue>
</operation>

<operation id="268" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.end26:3 %buf_r_load = load i4 %buf_r_addr_1

]]></Node>
<StgValue><ssdm name="buf_r_load"/></StgValue>
</operation>

<operation id="269" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.end26:5 %buf_r_load_1 = load i4 %buf_r_addr_2

]]></Node>
<StgValue><ssdm name="buf_r_load_1"/></StgValue>
</operation>

<operation id="270" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.end26:7 %buf_r_load_2 = load i4 %buf_r_addr_3

]]></Node>
<StgValue><ssdm name="buf_r_load_2"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="271" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.end26:5 %buf_r_load_1 = load i4 %buf_r_addr_2

]]></Node>
<StgValue><ssdm name="buf_r_load_1"/></StgValue>
</operation>

<operation id="272" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.end26:7 %buf_r_load_2 = load i4 %buf_r_addr_3

]]></Node>
<StgValue><ssdm name="buf_r_load_2"/></StgValue>
</operation>

<operation id="273" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.end26:10 %i_19 = load i4 %buf_r_addr_4

]]></Node>
<StgValue><ssdm name="i_19"/></StgValue>
</operation>

<operation id="274" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.end26:11 %buf_r_load_4 = load i4 %buf_r_addr_5

]]></Node>
<StgValue><ssdm name="buf_r_load_4"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="275" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.end26:10 %i_19 = load i4 %buf_r_addr_4

]]></Node>
<StgValue><ssdm name="i_19"/></StgValue>
</operation>

<operation id="276" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.end26:11 %buf_r_load_4 = load i4 %buf_r_addr_5

]]></Node>
<StgValue><ssdm name="buf_r_load_4"/></StgValue>
</operation>

<operation id="277" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.end26:14 %j = load i4 %buf_r_addr_6

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="278" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.end26:15 %buf_r_load_6 = load i4 %buf_r_addr_7

]]></Node>
<StgValue><ssdm name="buf_r_load_6"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="279" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.end26:14 %j = load i4 %buf_r_addr_6

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="280" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.end26:15 %buf_r_load_6 = load i4 %buf_r_addr_7

]]></Node>
<StgValue><ssdm name="buf_r_load_6"/></StgValue>
</operation>

<operation id="281" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.end26:17 %buf_r_load_7 = load i4 %buf_r_addr_8

]]></Node>
<StgValue><ssdm name="buf_r_load_7"/></StgValue>
</operation>

<operation id="282" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.end26:19 %buf_r_load_8 = load i4 %buf_r_addr_9

]]></Node>
<StgValue><ssdm name="buf_r_load_8"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="283" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.end26:17 %buf_r_load_7 = load i4 %buf_r_addr_8

]]></Node>
<StgValue><ssdm name="buf_r_load_7"/></StgValue>
</operation>

<operation id="284" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.end26:19 %buf_r_load_8 = load i4 %buf_r_addr_9

]]></Node>
<StgValue><ssdm name="buf_r_load_8"/></StgValue>
</operation>

<operation id="285" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.end26:22 %j_1 = load i4 %buf_r_addr_10

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="286" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.end26:23 %buf_r_load_10 = load i4 %buf_r_addr_11

]]></Node>
<StgValue><ssdm name="buf_r_load_10"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="287" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.end26:4 %store_ln88 = store i8 %buf_r_load, i4 %buf_r_addr

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>

<operation id="288" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.end26:6 %store_ln88 = store i8 %buf_r_load_1, i4 %buf_r_addr_1

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>

<operation id="289" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.end26:22 %j_1 = load i4 %buf_r_addr_10

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="290" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.end26:23 %buf_r_load_10 = load i4 %buf_r_addr_11

]]></Node>
<StgValue><ssdm name="buf_r_load_10"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="291" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.end26:8 %store_ln88 = store i8 %buf_r_load_2, i4 %buf_r_addr_2

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>

<operation id="292" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.end26:9 %store_ln88 = store i8 %i_14, i4 %buf_r_addr_3

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="293" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.end26:12 %store_ln89 = store i8 %buf_r_load_4, i4 %buf_r_addr_4

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="294" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.end26:13 %store_ln89 = store i8 %i_19, i4 %buf_r_addr_5

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="295" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.end26:16 %store_ln90 = store i8 %buf_r_load_6, i4 %buf_r_addr_6

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>

<operation id="296" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.end26:18 %store_ln90 = store i8 %buf_r_load_7, i4 %buf_r_addr_7

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="297" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.end26:20 %store_ln90 = store i8 %buf_r_load_8, i4 %buf_r_addr_8

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>

<operation id="298" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.end26:21 %store_ln90 = store i8 %j, i4 %buf_r_addr_9

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="299" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.end26:24 %store_ln91 = store i8 %buf_r_load_10, i4 %buf_r_addr_10

]]></Node>
<StgValue><ssdm name="store_ln91"/></StgValue>
</operation>

<operation id="300" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.end26:25 %store_ln91 = store i8 %j_1, i4 %buf_r_addr_11

]]></Node>
<StgValue><ssdm name="store_ln91"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="301" st_id="43" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0" op_1_bw="768" op_2_bw="8" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
for.end26:30 %call_ln158 = call void @aes256_encrypt_ecb_Pipeline_addkey, i768 %ctx_ret, i8 %buf_r

]]></Node>
<StgValue><ssdm name="call_ln158"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="302" st_id="44" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0" op_1_bw="768" op_2_bw="8" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
for.end26:30 %call_ln158 = call void @aes256_encrypt_ecb_Pipeline_addkey, i768 %ctx_ret, i8 %buf_r

]]></Node>
<StgValue><ssdm name="call_ln158"/></StgValue>
</operation>

<operation id="303" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0">
<![CDATA[
for.end26:31 %ret_ln160 = ret

]]></Node>
<StgValue><ssdm name="ret_ln160"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
