{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 01 14:57:48 2021 " "Info: Processing started: Mon Nov 01 14:57:48 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Clock_RS -c Clock_RS --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Clock_RS -c Clock_RS --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "7400:inst3\|4~38 " "Info: Node \"7400:inst3\|4~38\"" {  } { { "7400.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/7400.bdf" { { 160 288 352 200 "4" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0}  } { { "7400.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/7400.bdf" { { 160 288 352 200 "4" "" } } } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "R Q 9.285 ns Longest " "Info: Longest tpd from source pin \"R\" to destination pin \"Q\" is 9.285 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 1.234 ns R 1 PIN PIN_G18 2 " "Info: 1: + IC(0.000 ns) + CELL(1.234 ns) = 1.234 ns; Loc. = PIN_G18; Fanout = 2; PIN Node = 'R'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { R } "NODE_NAME" } } { "Clock_RS.bdf" "" { Schematic "D:/桌面/Quartus项目/test5/钟控RS/Clock_RS.bdf" { { 352 376 544 368 "R" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.828 ns) 5.062 ns 7400:inst3\|4~38 2 COMB LOOP LC_X1_Y27_N2 3 " "Info: 2: + IC(0.000 ns) + CELL(3.828 ns) = 5.062 ns; Loc. = LC_X1_Y27_N2; Fanout = 3; COMB LOOP Node = '7400:inst3\|4~38'" { { "Info" "ITDB_PART_OF_SCC" "7400:inst3\|4~38 LC_X1_Y27_N2 " "Info: Loc. = LC_X1_Y27_N2; Node \"7400:inst3\|4~38\"" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { 7400:inst3|4~38 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { 7400:inst3|4~38 } "NODE_NAME" } } { "7400.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/7400.bdf" { { 160 288 352 200 "4" "" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.828 ns" { R 7400:inst3|4~38 } "NODE_NAME" } } { "7400.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/7400.bdf" { { 160 288 352 200 "4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.334 ns) + CELL(0.366 ns) 5.762 ns 7400:inst2\|4 3 COMB LC_X1_Y27_N4 1 " "Info: 3: + IC(0.334 ns) + CELL(0.366 ns) = 5.762 ns; Loc. = LC_X1_Y27_N4; Fanout = 1; COMB Node = '7400:inst2\|4'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.700 ns" { 7400:inst3|4~38 7400:inst2|4 } "NODE_NAME" } } { "7400.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/7400.bdf" { { 160 288 352 200 "4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.147 ns) + CELL(2.376 ns) 9.285 ns Q 4 PIN PIN_J19 0 " "Info: 4: + IC(1.147 ns) + CELL(2.376 ns) = 9.285 ns; Loc. = PIN_J19; Fanout = 0; PIN Node = 'Q'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.523 ns" { 7400:inst2|4 Q } "NODE_NAME" } } { "Clock_RS.bdf" "" { Schematic "D:/桌面/Quartus项目/test5/钟控RS/Clock_RS.bdf" { { 216 904 1080 232 "Q" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.804 ns ( 84.05 % ) " "Info: Total cell delay = 7.804 ns ( 84.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.481 ns ( 15.95 % ) " "Info: Total interconnect delay = 1.481 ns ( 15.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "9.285 ns" { R 7400:inst3|4~38 7400:inst2|4 Q } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "9.285 ns" { R R~out0 7400:inst3|4~38 7400:inst2|4 Q } { 0.000ns 0.000ns 0.000ns 0.334ns 1.147ns } { 0.000ns 1.234ns 3.828ns 0.366ns 2.376ns } } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 01 14:57:48 2021 " "Info: Processing ended: Mon Nov 01 14:57:48 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
