Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Wed Aug 25 21:21:18 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SHI/UniformILPNew/fir_SHI_UniformILPNew_64_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.500ns  (required time - arrival time)
  Source:                 ModCount71_instance/count_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Delay1No17_instance/Y_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.323ns  (logic 0.259ns (7.794%)  route 3.064ns (92.206%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.966ns = ( 6.966 - 4.000 ) 
    Source Clock Delay      (SCD):    3.620ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.669ns (routing 1.620ns, distribution 1.049ns)
  Clock Net Delay (Destination): 2.306ns (routing 1.471ns, distribution 0.835ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=8393, routed)        2.669     3.620    ModCount71_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X130Y232       FDCE                                         r  ModCount71_instance/count_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y232       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.701 f  ModCount71_instance/count_reg[0]_rep/Q
                         net (fo=66, routed)          1.131     4.832    ModCount71_instance/count_reg[1]_rep_0
    SLICE_X126Y231       LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089     4.921 r  ModCount71_instance/Y[33]_i_2__6/O
                         net (fo=136, routed)         1.884     6.805    MUX_Sum8_1_impl_1_instance/count_reg[1]_0
    SLICE_X119Y198       LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.089     6.894 r  MUX_Sum8_1_impl_1_instance/Y[3]_i_1/O
                         net (fo=1, routed)           0.049     6.943    Delay1No17_instance/Y_reg[33]_1[3]
    SLICE_X119Y198       FDCE                                         r  Delay1No17_instance/Y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=8393, routed)        2.306     6.966    Delay1No17_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X119Y198       FDCE                                         r  Delay1No17_instance/Y_reg[3]/C
                         clock pessimism              0.487     7.453    
                         clock uncertainty           -0.035     7.417    
    SLICE_X119Y198       FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025     7.442    Delay1No17_instance/Y_reg[3]
  -------------------------------------------------------------------
                         required time                          7.442    
                         arrival time                          -6.943    
  -------------------------------------------------------------------
                         slack                                  0.500    




