04:36:04.809000 INFO    : openta.common.config.testenv_reader :: Load test environment configuration: 'testdata/testenv_veos_linux.yaml'
04:36:04.817000 INFO    : openta.common.config.testenv_reader :: Analyze ports ...
04:36:04.818000 INFO    : openta.common.config.testenv_reader :: Register 'Model' XIL API MAPort port.
04:36:04.818000 INFO    : openta.common.config.testenv_reader :: Analyze mappings ...
04:36:04.818000 INFO    : openta.common.config.testenv_reader :: Process XIL API Mapping file 'VEOS_Linux/TurnLampMapping.xml' .
04:36:04.887000 INFO    : openta.testing.testenv :: Setup Ports
04:36:04.887000 INFO    : openta.testing.testenv :: Setup [1] 'Model' XilModelAccessPort: Create
04:36:04.887000 INFO    : openta.ports.xilapi_modelaccess :: create 'Model' XilModelAccessPort
04:36:04.888000 INFO    : openta.ports.xilapi_base :: load ASAM testbench factory assemblies for XIL version: 2.2.0
04:36:12.778000 INFO    : openta.testing.testenv :: Setup [1] 'Model' XilModelAccessPort: Connect/Configure
04:36:12.779000 INFO    : openta.ports.xilapi_modelaccess :: connect 'Model' XilModelAccessPort
04:36:16.743000 INFO    : openta.testing.testenv :: Setup [1] 'Model' XilModelAccessPort: Start
04:36:16.743000 INFO    : openta.ports.xilapi_modelaccess :: start 'Model' XilModelAccessPort: Start Simulation
04:36:16.902000 WARNING : openta.ports.xilapi_base :: start XilModelAccessCapture: The corresponding 'Model' XilModelAccessPort is not started, but in STARTED state