<img src="GIF1.gif" height="300" width="1000" />

# ğŸ’¡ About Me  
ğŸš€ I'm **Ziad Alaa**, a **Digital Design & Verification Engineer** with a passion for **FPGA development**, **RTL design**, and **functional verification**. I specialize in creating high-performance digital systems, emphasizing synthesis, timing analysis, and robust verification methodologies.

---

### âš¡ Core Competencies  
- ğŸ› **FPGA & RTL Design**: Proficient in RTL coding, synthesis, netlist generation, and FPGA partitioning.  
- ğŸ’¾ **Verilog & SystemVerilog**: Expertise in Assertion-Based Verification (SVA) and Functional Coverage.  
- ğŸ›  **Verification & Toolchain**: Experienced with Siemens Questa Sim/Formal, Vivado, and UVM-Based Verification.  
- â± **Timing & Debugging**: Skilled in CDC, RDC, Static Timing Analysis (STA), and low-power design techniques.

---

### ğŸ” Additional Experience

- Developed a Clinic Management System in Embedded C using linked lists for data handling.  
- Led a full company network setup: router and switch configurations, DHCP, and subnetting.  
- Ran a Git workshop at Semicolon Club, teaching practical version control through hands-on exercises.  
- Built an RC car with obstacle avoidance using sensors and real-time control logic.
 

ğŸ“« **Let's Connect!** Check out my projects and feel free to reach out! ğŸš€

## ğŸŒ Socials:
[![LinkedIn](https://img.shields.io/badge/LinkedIn-%230077B5.svg?logo=linkedin&logoColor=white)](https://linkedin.com/in/ziad-kassem-887aa1283) [![YouTube](https://img.shields.io/badge/YouTube-%23FF0000.svg?logo=YouTube&logoColor=white)](https://youtube.com/@ziadkassem6948) [![email](https://img.shields.io/badge/Email-D14836?logo=gmail&logoColor=white)](mailto:ziad.kassem.eng@gmail.com) 

# ğŸ’» Tech Stack:
<code><a href="https://www.chipverify.com/tutorials/systemverilog" target="_blank" rel="noreferrer"><img src="SVicon.jpg" alt="sv" width="40" height="40"/></a></code>
<code><a href="https://www.chipverify.com/" target="_blank" rel="noreferrer"><img src="verilog.png" alt="verilog" width="40" height="40"/></a></code>
![Python](https://img.shields.io/badge/python-3670A0?style=for-the-badge&logo=python&logoColor=ffdd54) ![C++](https://img.shields.io/badge/c++-%2300599C.svg?style=for-the-badge&logo=c%2B%2B&logoColor=white) ![C](https://img.shields.io/badge/c-%2300599C.svg?style=for-the-badge&logo=c&logoColor=white) ![Notion](https://img.shields.io/badge/Notion-%23000000.svg?style=for-the-badge&logo=notion&logoColor=white) ![AssemblyScript](https://img.shields.io/badge/assembly%20script-%23000000.svg?style=for-the-badge&logo=assemblyscript&logoColor=white)
# ğŸ“Š GitHub Stats:
![](https://github-readme-stats.vercel.app/api?username=Ziad-1544&theme=merko&hide_border=false&include_all_commits=false&count_private=false)<br/>
![](https://nirzak-streak-stats.vercel.app/?user=Ziad-1544&theme=merko&hide_border=false)<br/>
![](https://github-readme-stats.vercel.app/api/top-langs/?username=Ziad-1544&theme=merko&hide_border=false&include_all_commits=false&count_private=false&layout=compact)

### ğŸ” Top Contributed Repo
![](https://github-contributor-stats.vercel.app/api?username=Ziad-1544&limit=5&theme=dark&combine_all_yearly_contributions=true)

<!-- Proudly created with GPRM ( https://gprm.itsvg.in ) -->
