

================================================================
== Vitis HLS Report for 'conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_s'
================================================================
* Date:           Mon Oct 21 14:06:42 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.429 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1571|     1571|  7.855 us|  7.855 us|  1571|  1571|     none|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                                                   |                                                                        |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                                      Instance                                     |                                 Module                                 |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107  |compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s  |        8|        8|  40.000 ns|  40.000 ns|    8|    8|      yes|
        +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |     1569|     1569|        10|          8|          1|   196|       yes|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     38|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   22|    3278|   1365|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    131|    -|
|Register         |        -|    -|      33|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   22|    3311|   1534|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   10|       3|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+------+------+-----+
    |                                      Instance                                     |                                 Module                                 | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+------+------+-----+
    |grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107  |compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s  |        0|  22|  3278|  1365|    0|
    +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                              |                                                                        |        0|  22|  3278|  1365|    0|
    +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------+----------+----+---+----+------------+------------+
    |               Variable Name              | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------+----------+----+---+----+------------+------------+
    |add_ln24_fu_163_p2                        |         +|   0|  0|  15|           8|           1|
    |ap_block_pp0_stage1_11001_ignoreCallOp23  |       and|   0|  0|   2|           1|           1|
    |ap_block_state11_pp0_stage1_iter1         |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage1_iter0          |       and|   0|  0|   2|           1|           1|
    |icmp_ln24_fu_169_p2                       |      icmp|   0|  0|  11|           8|           7|
    |ap_block_pp0_stage1_11001                 |        or|   0|  0|   2|           1|           1|
    |ap_block_state1                           |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                             |       xor|   0|  0|   2|           1|           2|
    +------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                     |          |   0|  0|  38|          22|          15|
    +------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  59|         11|    1|         11|
    |ap_done                                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_phi_mux_indvar_flatten_phi_fu_100_p4  |   9|          2|    8|         16|
    |indvar_flatten_reg_96                    |   9|          2|    8|         16|
    |layer11_out_blk_n                        |   9|          2|    1|          2|
    |layer12_out_blk_n                        |   9|          2|    1|          2|
    |layer12_out_write                        |   9|          2|    1|          2|
    |real_start                               |   9|          2|    1|          2|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 131|         27|   23|         55|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                              Name                                              | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln24_reg_191                                                                                |   8|   0|    8|          0|
    |ap_CS_fsm                                                                                       |  10|   0|   10|          0|
    |ap_done_reg                                                                                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                                                                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                                         |   1|   0|    1|          0|
    |grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln24_reg_196                                                                               |   1|   0|    1|          0|
    |icmp_ln24_reg_196_pp0_iter1_reg                                                                 |   1|   0|    1|          0|
    |indvar_flatten_reg_96                                                                           |   8|   0|    8|          0|
    |start_once_reg                                                                                  |   1|   0|    1|          0|
    +------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                           |  33|   0|   33|          0|
    +------------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                              Source Object                             |    C Type    |
+---------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config12>|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config12>|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config12>|  return value|
|start_full_n         |   in|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config12>|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config12>|  return value|
|ap_continue          |   in|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config12>|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config12>|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config12>|  return value|
|start_out            |  out|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config12>|  return value|
|start_write          |  out|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config12>|  return value|
|layer11_out_dout     |   in|   32|     ap_fifo|                                                             layer11_out|       pointer|
|layer11_out_empty_n  |   in|    1|     ap_fifo|                                                             layer11_out|       pointer|
|layer11_out_read     |  out|    1|     ap_fifo|                                                             layer11_out|       pointer|
|layer12_out_din      |  out|   32|     ap_fifo|                                                             layer12_out|       pointer|
|layer12_out_full_n   |   in|    1|     ap_fifo|                                                             layer12_out|       pointer|
|layer12_out_write    |  out|    1|     ap_fifo|                                                             layer12_out|       pointer|
+---------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 8, D = 10, States = { 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 12 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 2 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer12_out, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer11_out, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%br_ln24 = br void" [firmware/nnet_utils/nnet_conv2d_stream.h:24]   --->   Operation 15 'br' 'br_ln24' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 1.91>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 0, void %codeRepl, i8 %add_ln24, void %.split3" [firmware/nnet_utils/nnet_conv2d_stream.h:24]   --->   Operation 16 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.91ns)   --->   "%add_ln24 = add i8 %indvar_flatten, i8 1" [firmware/nnet_utils/nnet_conv2d_stream.h:24]   --->   Operation 17 'add' 'add_ln24' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (1.55ns)   --->   "%icmp_ln24 = icmp_eq  i8 %indvar_flatten, i8 196" [firmware/nnet_utils/nnet_conv2d_stream.h:24]   --->   Operation 18 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln24, void %.split3, void %_ZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj2EEES6_8config12EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tE.exit" [firmware/nnet_utils/nnet_conv2d_stream.h:24]   --->   Operation 19 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.18>
ST_3 : Operation 20 [1/1] (2.18ns)   --->   "%layer11_out_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %layer11_out" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 20 'read' 'layer11_out_read' <Predicate = (!icmp_ln24)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i32 %layer11_out_read" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 21 'trunc' 'trunc_ln145' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln145_s = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %layer11_out_read, i32 16, i32 31" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 22 'partselect' 'trunc_ln145_s' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 23 [9/9] (0.00ns)   --->   "%call_ln31 = call void @compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,2u>,config12>, i32 %layer12_out, i16 %trunc_ln145, i16 %trunc_ln145_s, i16 %kernel_data_V_5_2, i16 %kernel_data_V_5_0, i16 %kernel_data_V_5_8, i16 %kernel_data_V_5_6, i16 %kernel_data_V_5_9, i16 %kernel_data_V_5_7, i16 %kernel_data_V_5_14, i16 %kernel_data_V_5_12, i16 %kernel_data_V_5_4, i16 %kernel_data_V_5_5, i16 %kernel_data_V_5_3, i16 %kernel_data_V_5_10, i16 %kernel_data_V_5_11, i16 %kernel_data_V_5_16, i16 %kernel_data_V_5_17, i16 %kernel_data_V_5_15, i16 %line_buffer_Array_5_0_0, i16 %line_buffer_Array_5_1_0, i16 %line_buffer_Array_5_0_1, i16 %line_buffer_Array_5_1_1, i32 %sX_5, i32 %sY_5, i32 %pY_5, i32 %pX_5" [firmware/nnet_utils/nnet_conv2d_stream.h:31]   --->   Operation 23 'call' 'call_ln31' <Predicate = (!icmp_ln24)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 24 [8/9] (0.00ns)   --->   "%call_ln31 = call void @compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,2u>,config12>, i32 %layer12_out, i16 %trunc_ln145, i16 %trunc_ln145_s, i16 %kernel_data_V_5_2, i16 %kernel_data_V_5_0, i16 %kernel_data_V_5_8, i16 %kernel_data_V_5_6, i16 %kernel_data_V_5_9, i16 %kernel_data_V_5_7, i16 %kernel_data_V_5_14, i16 %kernel_data_V_5_12, i16 %kernel_data_V_5_4, i16 %kernel_data_V_5_5, i16 %kernel_data_V_5_3, i16 %kernel_data_V_5_10, i16 %kernel_data_V_5_11, i16 %kernel_data_V_5_16, i16 %kernel_data_V_5_17, i16 %kernel_data_V_5_15, i16 %line_buffer_Array_5_0_0, i16 %line_buffer_Array_5_1_0, i16 %line_buffer_Array_5_0_1, i16 %line_buffer_Array_5_1_1, i32 %sX_5, i32 %sY_5, i32 %pY_5, i32 %pX_5" [firmware/nnet_utils/nnet_conv2d_stream.h:31]   --->   Operation 24 'call' 'call_ln31' <Predicate = (!icmp_ln24)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 25 [7/9] (0.00ns)   --->   "%call_ln31 = call void @compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,2u>,config12>, i32 %layer12_out, i16 %trunc_ln145, i16 %trunc_ln145_s, i16 %kernel_data_V_5_2, i16 %kernel_data_V_5_0, i16 %kernel_data_V_5_8, i16 %kernel_data_V_5_6, i16 %kernel_data_V_5_9, i16 %kernel_data_V_5_7, i16 %kernel_data_V_5_14, i16 %kernel_data_V_5_12, i16 %kernel_data_V_5_4, i16 %kernel_data_V_5_5, i16 %kernel_data_V_5_3, i16 %kernel_data_V_5_10, i16 %kernel_data_V_5_11, i16 %kernel_data_V_5_16, i16 %kernel_data_V_5_17, i16 %kernel_data_V_5_15, i16 %line_buffer_Array_5_0_0, i16 %line_buffer_Array_5_1_0, i16 %line_buffer_Array_5_0_1, i16 %line_buffer_Array_5_1_1, i32 %sX_5, i32 %sY_5, i32 %pY_5, i32 %pX_5" [firmware/nnet_utils/nnet_conv2d_stream.h:31]   --->   Operation 25 'call' 'call_ln31' <Predicate = (!icmp_ln24)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 26 [6/9] (0.00ns)   --->   "%call_ln31 = call void @compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,2u>,config12>, i32 %layer12_out, i16 %trunc_ln145, i16 %trunc_ln145_s, i16 %kernel_data_V_5_2, i16 %kernel_data_V_5_0, i16 %kernel_data_V_5_8, i16 %kernel_data_V_5_6, i16 %kernel_data_V_5_9, i16 %kernel_data_V_5_7, i16 %kernel_data_V_5_14, i16 %kernel_data_V_5_12, i16 %kernel_data_V_5_4, i16 %kernel_data_V_5_5, i16 %kernel_data_V_5_3, i16 %kernel_data_V_5_10, i16 %kernel_data_V_5_11, i16 %kernel_data_V_5_16, i16 %kernel_data_V_5_17, i16 %kernel_data_V_5_15, i16 %line_buffer_Array_5_0_0, i16 %line_buffer_Array_5_1_0, i16 %line_buffer_Array_5_0_1, i16 %line_buffer_Array_5_1_1, i32 %sX_5, i32 %sY_5, i32 %pY_5, i32 %pX_5" [firmware/nnet_utils/nnet_conv2d_stream.h:31]   --->   Operation 26 'call' 'call_ln31' <Predicate = (!icmp_ln24)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 27 [5/9] (0.00ns)   --->   "%call_ln31 = call void @compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,2u>,config12>, i32 %layer12_out, i16 %trunc_ln145, i16 %trunc_ln145_s, i16 %kernel_data_V_5_2, i16 %kernel_data_V_5_0, i16 %kernel_data_V_5_8, i16 %kernel_data_V_5_6, i16 %kernel_data_V_5_9, i16 %kernel_data_V_5_7, i16 %kernel_data_V_5_14, i16 %kernel_data_V_5_12, i16 %kernel_data_V_5_4, i16 %kernel_data_V_5_5, i16 %kernel_data_V_5_3, i16 %kernel_data_V_5_10, i16 %kernel_data_V_5_11, i16 %kernel_data_V_5_16, i16 %kernel_data_V_5_17, i16 %kernel_data_V_5_15, i16 %line_buffer_Array_5_0_0, i16 %line_buffer_Array_5_1_0, i16 %line_buffer_Array_5_0_1, i16 %line_buffer_Array_5_1_1, i32 %sX_5, i32 %sY_5, i32 %pY_5, i32 %pX_5" [firmware/nnet_utils/nnet_conv2d_stream.h:31]   --->   Operation 27 'call' 'call_ln31' <Predicate = (!icmp_ln24)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 28 [4/9] (0.00ns)   --->   "%call_ln31 = call void @compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,2u>,config12>, i32 %layer12_out, i16 %trunc_ln145, i16 %trunc_ln145_s, i16 %kernel_data_V_5_2, i16 %kernel_data_V_5_0, i16 %kernel_data_V_5_8, i16 %kernel_data_V_5_6, i16 %kernel_data_V_5_9, i16 %kernel_data_V_5_7, i16 %kernel_data_V_5_14, i16 %kernel_data_V_5_12, i16 %kernel_data_V_5_4, i16 %kernel_data_V_5_5, i16 %kernel_data_V_5_3, i16 %kernel_data_V_5_10, i16 %kernel_data_V_5_11, i16 %kernel_data_V_5_16, i16 %kernel_data_V_5_17, i16 %kernel_data_V_5_15, i16 %line_buffer_Array_5_0_0, i16 %line_buffer_Array_5_1_0, i16 %line_buffer_Array_5_0_1, i16 %line_buffer_Array_5_1_1, i32 %sX_5, i32 %sY_5, i32 %pY_5, i32 %pX_5" [firmware/nnet_utils/nnet_conv2d_stream.h:31]   --->   Operation 28 'call' 'call_ln31' <Predicate = (!icmp_ln24)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 29 [3/9] (0.00ns)   --->   "%call_ln31 = call void @compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,2u>,config12>, i32 %layer12_out, i16 %trunc_ln145, i16 %trunc_ln145_s, i16 %kernel_data_V_5_2, i16 %kernel_data_V_5_0, i16 %kernel_data_V_5_8, i16 %kernel_data_V_5_6, i16 %kernel_data_V_5_9, i16 %kernel_data_V_5_7, i16 %kernel_data_V_5_14, i16 %kernel_data_V_5_12, i16 %kernel_data_V_5_4, i16 %kernel_data_V_5_5, i16 %kernel_data_V_5_3, i16 %kernel_data_V_5_10, i16 %kernel_data_V_5_11, i16 %kernel_data_V_5_16, i16 %kernel_data_V_5_17, i16 %kernel_data_V_5_15, i16 %line_buffer_Array_5_0_0, i16 %line_buffer_Array_5_1_0, i16 %line_buffer_Array_5_0_1, i16 %line_buffer_Array_5_1_1, i32 %sX_5, i32 %sY_5, i32 %pY_5, i32 %pX_5" [firmware/nnet_utils/nnet_conv2d_stream.h:31]   --->   Operation 29 'call' 'call_ln31' <Predicate = (!icmp_ln24)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 30 [2/9] (0.00ns)   --->   "%call_ln31 = call void @compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,2u>,config12>, i32 %layer12_out, i16 %trunc_ln145, i16 %trunc_ln145_s, i16 %kernel_data_V_5_2, i16 %kernel_data_V_5_0, i16 %kernel_data_V_5_8, i16 %kernel_data_V_5_6, i16 %kernel_data_V_5_9, i16 %kernel_data_V_5_7, i16 %kernel_data_V_5_14, i16 %kernel_data_V_5_12, i16 %kernel_data_V_5_4, i16 %kernel_data_V_5_5, i16 %kernel_data_V_5_3, i16 %kernel_data_V_5_10, i16 %kernel_data_V_5_11, i16 %kernel_data_V_5_16, i16 %kernel_data_V_5_17, i16 %kernel_data_V_5_15, i16 %line_buffer_Array_5_0_0, i16 %line_buffer_Array_5_1_0, i16 %line_buffer_Array_5_0_1, i16 %line_buffer_Array_5_1_1, i32 %sX_5, i32 %sY_5, i32 %pY_5, i32 %pX_5" [firmware/nnet_utils/nnet_conv2d_stream.h:31]   --->   Operation 30 'call' 'call_ln31' <Predicate = (!icmp_ln24)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @ReadInputHeight_ReadInputWidth_str"   --->   Operation 31 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_11 : Operation 32 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 196, i64 196, i64 196"   --->   Operation 32 'speclooptripcount' 'empty' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_11 : Operation 33 [1/1] (0.00ns)   --->   "%specpipeline_ln144 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 33 'specpipeline' 'specpipeline_ln144' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_11 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln144 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 34 'specloopname' 'specloopname_ln144' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_11 : Operation 35 [1/9] (0.00ns)   --->   "%call_ln31 = call void @compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,2u>,config12>, i32 %layer12_out, i16 %trunc_ln145, i16 %trunc_ln145_s, i16 %kernel_data_V_5_2, i16 %kernel_data_V_5_0, i16 %kernel_data_V_5_8, i16 %kernel_data_V_5_6, i16 %kernel_data_V_5_9, i16 %kernel_data_V_5_7, i16 %kernel_data_V_5_14, i16 %kernel_data_V_5_12, i16 %kernel_data_V_5_4, i16 %kernel_data_V_5_5, i16 %kernel_data_V_5_3, i16 %kernel_data_V_5_10, i16 %kernel_data_V_5_11, i16 %kernel_data_V_5_16, i16 %kernel_data_V_5_17, i16 %kernel_data_V_5_15, i16 %line_buffer_Array_5_0_0, i16 %line_buffer_Array_5_1_0, i16 %line_buffer_Array_5_0_1, i16 %line_buffer_Array_5_1_1, i32 %sX_5, i32 %sY_5, i32 %pY_5, i32 %pX_5" [firmware/nnet_utils/nnet_conv2d_stream.h:31]   --->   Operation 35 'call' 'call_ln31' <Predicate = (!icmp_ln24)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 36 'br' 'br_ln0' <Predicate = (!icmp_ln24)> <Delay = 0.00>

State 12 <SV = 2> <Delay = 0.00>
ST_12 : Operation 37 [1/1] (0.00ns)   --->   "%ret_ln79 = ret" [firmware/nnet_utils/nnet_conv2d_stream.h:79]   --->   Operation 37 'ret' 'ret_ln79' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ layer11_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ layer12_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ kernel_data_V_5_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_8]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_6]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_9]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_7]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_14]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_12]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_10]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_11]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_16]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_17]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_15]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ line_buffer_Array_5_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_5_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_5_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_5_1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ sX_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ sY_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ pY_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ pX_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0  (specinterface    ) [ 0000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000]
br_ln24            (br               ) [ 0111111111110]
indvar_flatten     (phi              ) [ 0010000000000]
add_ln24           (add              ) [ 0111111111110]
icmp_ln24          (icmp             ) [ 0011111111110]
br_ln24            (br               ) [ 0000000000000]
layer11_out_read   (read             ) [ 0000000000000]
trunc_ln145        (trunc            ) [ 0000000000000]
trunc_ln145_s      (partselect       ) [ 0000000000000]
specloopname_ln0   (specloopname     ) [ 0000000000000]
empty              (speclooptripcount) [ 0000000000000]
specpipeline_ln144 (specpipeline     ) [ 0000000000000]
specloopname_ln144 (specloopname     ) [ 0000000000000]
call_ln31          (call             ) [ 0000000000000]
br_ln0             (br               ) [ 0111111111110]
ret_ln79           (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="layer11_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer11_out"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer12_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer12_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="kernel_data_V_5_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="kernel_data_V_5_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_0"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="kernel_data_V_5_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_8"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="kernel_data_V_5_6">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_6"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="kernel_data_V_5_9">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_9"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="kernel_data_V_5_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="kernel_data_V_5_14">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_14"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="kernel_data_V_5_12">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_12"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="kernel_data_V_5_4">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_4"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="kernel_data_V_5_5">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_5"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="kernel_data_V_5_3">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="kernel_data_V_5_10">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_10"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="kernel_data_V_5_11">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_11"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="kernel_data_V_5_16">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_16"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="kernel_data_V_5_17">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_17"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="kernel_data_V_5_15">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_15"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="line_buffer_Array_5_0_0">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_5_0_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="line_buffer_Array_5_1_0">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_5_1_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="line_buffer_Array_5_0_1">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_5_0_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="line_buffer_Array_5_1_1">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_5_1_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="sX_5">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX_5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="sY_5">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY_5"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="pY_5">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY_5"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="pX_5">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX_5"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,2u>,config12>"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ReadInputHeight_ReadInputWidth_str"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="layer11_out_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer11_out_read/3 "/>
</bind>
</comp>

<comp id="96" class="1005" name="indvar_flatten_reg_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="1"/>
<pin id="98" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="100" class="1004" name="indvar_flatten_phi_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="1"/>
<pin id="102" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="103" dir="0" index="2" bw="8" slack="0"/>
<pin id="104" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="0" slack="0"/>
<pin id="109" dir="0" index="1" bw="32" slack="0"/>
<pin id="110" dir="0" index="2" bw="16" slack="0"/>
<pin id="111" dir="0" index="3" bw="16" slack="0"/>
<pin id="112" dir="0" index="4" bw="16" slack="0"/>
<pin id="113" dir="0" index="5" bw="16" slack="0"/>
<pin id="114" dir="0" index="6" bw="16" slack="0"/>
<pin id="115" dir="0" index="7" bw="16" slack="0"/>
<pin id="116" dir="0" index="8" bw="16" slack="0"/>
<pin id="117" dir="0" index="9" bw="16" slack="0"/>
<pin id="118" dir="0" index="10" bw="16" slack="0"/>
<pin id="119" dir="0" index="11" bw="16" slack="0"/>
<pin id="120" dir="0" index="12" bw="16" slack="0"/>
<pin id="121" dir="0" index="13" bw="16" slack="0"/>
<pin id="122" dir="0" index="14" bw="16" slack="0"/>
<pin id="123" dir="0" index="15" bw="16" slack="0"/>
<pin id="124" dir="0" index="16" bw="16" slack="0"/>
<pin id="125" dir="0" index="17" bw="16" slack="0"/>
<pin id="126" dir="0" index="18" bw="16" slack="0"/>
<pin id="127" dir="0" index="19" bw="16" slack="0"/>
<pin id="128" dir="0" index="20" bw="16" slack="0"/>
<pin id="129" dir="0" index="21" bw="16" slack="0"/>
<pin id="130" dir="0" index="22" bw="16" slack="0"/>
<pin id="131" dir="0" index="23" bw="16" slack="0"/>
<pin id="132" dir="0" index="24" bw="32" slack="0"/>
<pin id="133" dir="0" index="25" bw="32" slack="0"/>
<pin id="134" dir="0" index="26" bw="32" slack="0"/>
<pin id="135" dir="0" index="27" bw="32" slack="0"/>
<pin id="136" dir="1" index="28" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln31/3 "/>
</bind>
</comp>

<comp id="163" class="1004" name="add_ln24_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="8" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="icmp_ln24_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="8" slack="0"/>
<pin id="171" dir="0" index="1" bw="8" slack="0"/>
<pin id="172" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="trunc_ln145_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln145/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="trunc_ln145_s_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="16" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="0" index="2" bw="6" slack="0"/>
<pin id="184" dir="0" index="3" bw="6" slack="0"/>
<pin id="185" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_s/3 "/>
</bind>
</comp>

<comp id="191" class="1005" name="add_ln24_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="8" slack="0"/>
<pin id="193" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln24 "/>
</bind>
</comp>

<comp id="196" class="1005" name="icmp_ln24_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="1"/>
<pin id="198" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln24 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="94"><net_src comp="66" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="99"><net_src comp="60" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="106"><net_src comp="96" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="137"><net_src comp="74" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="138"><net_src comp="2" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="139"><net_src comp="4" pin="0"/><net_sink comp="107" pin=4"/></net>

<net id="140"><net_src comp="6" pin="0"/><net_sink comp="107" pin=5"/></net>

<net id="141"><net_src comp="8" pin="0"/><net_sink comp="107" pin=6"/></net>

<net id="142"><net_src comp="10" pin="0"/><net_sink comp="107" pin=7"/></net>

<net id="143"><net_src comp="12" pin="0"/><net_sink comp="107" pin=8"/></net>

<net id="144"><net_src comp="14" pin="0"/><net_sink comp="107" pin=9"/></net>

<net id="145"><net_src comp="16" pin="0"/><net_sink comp="107" pin=10"/></net>

<net id="146"><net_src comp="18" pin="0"/><net_sink comp="107" pin=11"/></net>

<net id="147"><net_src comp="20" pin="0"/><net_sink comp="107" pin=12"/></net>

<net id="148"><net_src comp="22" pin="0"/><net_sink comp="107" pin=13"/></net>

<net id="149"><net_src comp="24" pin="0"/><net_sink comp="107" pin=14"/></net>

<net id="150"><net_src comp="26" pin="0"/><net_sink comp="107" pin=15"/></net>

<net id="151"><net_src comp="28" pin="0"/><net_sink comp="107" pin=16"/></net>

<net id="152"><net_src comp="30" pin="0"/><net_sink comp="107" pin=17"/></net>

<net id="153"><net_src comp="32" pin="0"/><net_sink comp="107" pin=18"/></net>

<net id="154"><net_src comp="34" pin="0"/><net_sink comp="107" pin=19"/></net>

<net id="155"><net_src comp="36" pin="0"/><net_sink comp="107" pin=20"/></net>

<net id="156"><net_src comp="38" pin="0"/><net_sink comp="107" pin=21"/></net>

<net id="157"><net_src comp="40" pin="0"/><net_sink comp="107" pin=22"/></net>

<net id="158"><net_src comp="42" pin="0"/><net_sink comp="107" pin=23"/></net>

<net id="159"><net_src comp="44" pin="0"/><net_sink comp="107" pin=24"/></net>

<net id="160"><net_src comp="46" pin="0"/><net_sink comp="107" pin=25"/></net>

<net id="161"><net_src comp="48" pin="0"/><net_sink comp="107" pin=26"/></net>

<net id="162"><net_src comp="50" pin="0"/><net_sink comp="107" pin=27"/></net>

<net id="167"><net_src comp="100" pin="4"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="62" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="173"><net_src comp="100" pin="4"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="64" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="178"><net_src comp="90" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="186"><net_src comp="68" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="90" pin="2"/><net_sink comp="180" pin=1"/></net>

<net id="188"><net_src comp="70" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="189"><net_src comp="72" pin="0"/><net_sink comp="180" pin=3"/></net>

<net id="190"><net_src comp="180" pin="4"/><net_sink comp="107" pin=3"/></net>

<net id="194"><net_src comp="163" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="199"><net_src comp="169" pin="2"/><net_sink comp="196" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer12_out | {11 }
	Port: kernel_data_V_5_2 | {3 }
	Port: kernel_data_V_5_0 | {3 }
	Port: kernel_data_V_5_8 | {3 }
	Port: kernel_data_V_5_6 | {3 }
	Port: kernel_data_V_5_9 | {3 }
	Port: kernel_data_V_5_7 | {3 }
	Port: kernel_data_V_5_14 | {3 }
	Port: kernel_data_V_5_12 | {3 }
	Port: kernel_data_V_5_4 | {3 }
	Port: kernel_data_V_5_5 | {3 }
	Port: kernel_data_V_5_3 | {3 }
	Port: kernel_data_V_5_10 | {3 }
	Port: kernel_data_V_5_11 | {3 }
	Port: kernel_data_V_5_16 | {3 }
	Port: kernel_data_V_5_17 | {3 }
	Port: kernel_data_V_5_15 | {3 }
	Port: line_buffer_Array_5_0_0 | {3 }
	Port: line_buffer_Array_5_1_0 | {3 }
	Port: line_buffer_Array_5_0_1 | {3 }
	Port: line_buffer_Array_5_1_1 | {3 }
	Port: sX_5 | {4 5 }
	Port: sY_5 | {6 11 }
	Port: pY_5 | {5 11 }
	Port: pX_5 | {4 }
 - Input state : 
	Port: conv_2d_cl<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config12> : layer11_out | {3 }
	Port: conv_2d_cl<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config12> : kernel_data_V_5_2 | {3 6 }
	Port: conv_2d_cl<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config12> : kernel_data_V_5_0 | {7 }
	Port: conv_2d_cl<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config12> : kernel_data_V_5_8 | {3 6 }
	Port: conv_2d_cl<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config12> : kernel_data_V_5_6 | {6 }
	Port: conv_2d_cl<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config12> : kernel_data_V_5_9 | {3 5 }
	Port: conv_2d_cl<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config12> : kernel_data_V_5_7 | {6 }
	Port: conv_2d_cl<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config12> : kernel_data_V_5_14 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config12> : kernel_data_V_5_12 | {5 }
	Port: conv_2d_cl<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config12> : kernel_data_V_5_4 | {3 6 }
	Port: conv_2d_cl<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config12> : kernel_data_V_5_5 | {3 5 }
	Port: conv_2d_cl<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config12> : kernel_data_V_5_3 | {6 }
	Port: conv_2d_cl<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config12> : kernel_data_V_5_10 | {3 5 }
	Port: conv_2d_cl<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config12> : kernel_data_V_5_11 | {3 5 }
	Port: conv_2d_cl<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config12> : kernel_data_V_5_16 | {3 5 }
	Port: conv_2d_cl<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config12> : kernel_data_V_5_17 | {3 }
	Port: conv_2d_cl<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config12> : kernel_data_V_5_15 | {6 }
	Port: conv_2d_cl<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config12> : line_buffer_Array_5_0_0 | {3 }
	Port: conv_2d_cl<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config12> : line_buffer_Array_5_1_0 | {3 }
	Port: conv_2d_cl<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config12> : line_buffer_Array_5_0_1 | {3 }
	Port: conv_2d_cl<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config12> : line_buffer_Array_5_1_1 | {3 }
	Port: conv_2d_cl<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config12> : sX_5 | {4 }
	Port: conv_2d_cl<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config12> : sY_5 | {4 }
	Port: conv_2d_cl<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config12> : pY_5 | {4 }
	Port: conv_2d_cl<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config12> : pX_5 | {3 }
  - Chain level:
	State 1
	State 2
		add_ln24 : 1
		icmp_ln24 : 1
		br_ln24 : 2
	State 3
		call_ln31 : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                  Functional Unit                                  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107 |    22   |  36.524 |   2808  |   1180  |
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|---------|
|    add   |                                  add_ln24_fu_163                                  |    0    |    0    |    0    |    15   |
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                                  icmp_ln24_fu_169                                 |    0    |    0    |    0    |    11   |
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|---------|
|   read   |                            layer11_out_read_read_fu_90                            |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                                 trunc_ln145_fu_175                                |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|---------|
|partselect|                                trunc_ln145_s_fu_180                               |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                                   |    22   |  36.524 |   2808  |   1206  |
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|   add_ln24_reg_191  |    8   |
|  icmp_ln24_reg_196  |    1   |
|indvar_flatten_reg_96|    8   |
+---------------------+--------+
|        Total        |   17   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   22   |   36   |  2808  |  1206  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   17   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   22   |   36   |  2825  |  1206  |
+-----------+--------+--------+--------+--------+
