<stg><name>count0</name>


<trans_list>

<trans id="34" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="35" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="36" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="37" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="8" op_0_bw="32">
<![CDATA[
entry:0 %count_01_loc = alloca i32 1

]]></Node>
<StgValue><ssdm name="count_01_loc"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="8" op_0_bw="32">
<![CDATA[
entry:1 %prev_02_loc = alloca i32 1

]]></Node>
<StgValue><ssdm name="prev_02_loc"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="2048" op_0_bw="32">
<![CDATA[
entry:2 %p_loc = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_loc"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="2048" op_2_bw="32">
<![CDATA[
entry:3 %writereq_ln115 = writereq void @_ssdm_op_WriteReq, i2048 %out_r, i32 2

]]></Node>
<StgValue><ssdm name="writereq_ln115"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:5 %readreq_ln82 = readreq void @_ssdm_op_ReadReq, i8 %in_r, i32 2

]]></Node>
<StgValue><ssdm name="readreq_ln82"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:7 %in_addr = getelementptr i8 %in_r, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="in_addr"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
entry:8 %prev = load i9 %in_addr

]]></Node>
<StgValue><ssdm name="prev"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="14" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
entry:8 %prev = load i9 %in_addr

]]></Node>
<StgValue><ssdm name="prev"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="15" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="2048" op_4_bw="8" op_5_bw="8" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:9 %call_ln65 = call void @count0_Pipeline_APPEARANCES, i8 %prev, i8 %in_r, i2048 %p_loc, i8 %prev_02_loc, i8 %count_01_loc

]]></Node>
<StgValue><ssdm name="call_ln65"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="16" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="2048" op_4_bw="8" op_5_bw="8" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:9 %call_ln65 = call void @count0_Pipeline_APPEARANCES, i8 %prev, i8 %in_r, i2048 %p_loc, i8 %prev_02_loc, i8 %count_01_loc

]]></Node>
<StgValue><ssdm name="call_ln65"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="17" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="2048" op_0_bw="2048" op_1_bw="0">
<![CDATA[
entry:10 %p_loc_load = load i2048 %p_loc

]]></Node>
<StgValue><ssdm name="p_loc_load"/></StgValue>
</operation>

<operation id="18" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:11 %prev_02_loc_load = load i8 %prev_02_loc

]]></Node>
<StgValue><ssdm name="prev_02_loc_load"/></StgValue>
</operation>

<operation id="19" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:12 %count_01_loc_load = load i8 %count_01_loc

]]></Node>
<StgValue><ssdm name="count_01_loc_load"/></StgValue>
</operation>

<operation id="20" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
entry:13 %shl_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %prev_02_loc_load, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="21" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="2048" op_0_bw="11">
<![CDATA[
entry:14 %zext_ln80 = zext i11 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln80"/></StgValue>
</operation>

<operation id="22" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="2048" op_0_bw="2048" op_1_bw="2048">
<![CDATA[
entry:15 %shl_ln80 = shl i2048 255, i2048 %zext_ln80

]]></Node>
<StgValue><ssdm name="shl_ln80"/></StgValue>
</operation>

<operation id="23" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="2048" op_0_bw="8">
<![CDATA[
entry:16 %zext_ln80_1 = zext i8 %count_01_loc_load

]]></Node>
<StgValue><ssdm name="zext_ln80_1"/></StgValue>
</operation>

<operation id="24" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="2048" op_0_bw="2048" op_1_bw="2048">
<![CDATA[
entry:17 %shl_ln80_1 = shl i2048 %zext_ln80_1, i2048 %zext_ln80

]]></Node>
<StgValue><ssdm name="shl_ln80_1"/></StgValue>
</operation>

<operation id="25" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="2048" op_0_bw="2048" op_1_bw="2048">
<![CDATA[
entry:18 %xor_ln80 = xor i2048 %shl_ln80, i2048 32317006071311007300714876688669951960444102669715484032130345427524655138867890893197201411522913463688717960921898019494119559150490921095088152386448283120630877367300996091750197750389652106796057638384067568276792218642619756161838094338476170470581645852036305042887575891541065808607552399123930385521914333389668342420684974786564569494856176035326322058077805659331026192708460314150258592864177116725943603718461857357598351152301645904403697613233287231227125684710820209725157101726931323469678542580656697935045997268352998638215525166389437335543602135433229604645318478604952148193555853611059596230655

]]></Node>
<StgValue><ssdm name="xor_ln80"/></StgValue>
</operation>

<operation id="26" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="2048" op_0_bw="2048" op_1_bw="2048">
<![CDATA[
entry:19 %and_ln80 = and i2048 %p_loc_load, i2048 %xor_ln80

]]></Node>
<StgValue><ssdm name="and_ln80"/></StgValue>
</operation>

<operation id="27" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="2048" op_0_bw="2048" op_1_bw="2048">
<![CDATA[
entry:20 %or_ln80 = or i2048 %and_ln80, i2048 %shl_ln80_1

]]></Node>
<StgValue><ssdm name="or_ln80"/></StgValue>
</operation>

<operation id="28" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="2048" op_2_bw="2048" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:21 %write_ln80 = write void @_ssdm_op_Write.mem_fifo.i2048P0A, i2048 %out_r, i2048 %or_ln80

]]></Node>
<StgValue><ssdm name="write_ln80"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="29" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="2048" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln286 = specinterface void @_ssdm_op_SpecInterface, i2048 %out_r, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 2, i32 2, i32 16, i32 16, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln286"/></StgValue>
</operation>

<operation id="30" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln267 = specinterface void @_ssdm_op_SpecInterface, i8 %in_r, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 2, i32 2, i32 16, i32 16, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln267"/></StgValue>
</operation>

<operation id="31" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:22 %read_ln102 = read void @_ssdm_op_Read, i8 %in_r, i32 2

]]></Node>
<StgValue><ssdm name="read_ln102"/></StgValue>
</operation>

<operation id="32" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="2048" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:23 %write_ln131 = write void @_ssdm_op_Write, i2048 %out_r, i32 2

]]></Node>
<StgValue><ssdm name="write_ln131"/></StgValue>
</operation>

<operation id="33" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0">
<![CDATA[
entry:24 %ret_ln81 = ret

]]></Node>
<StgValue><ssdm name="ret_ln81"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
