Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Tue Dec  3 22:48:44 2024
| Host         : eecs-digital-27 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -file obj/post_route_timing_summary.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (24)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3)
5. checking no_input_delay (3)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (24)
-------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: mssc/segment_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mssc/segment_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mssc/segment_state_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mssc/segment_state_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mssc/segment_state_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mssc/segment_state_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mssc/segment_state_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mssc/segment_state_reg[7]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3)
------------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -20.780   -42147.406                   8003                20660        0.075        0.000                      0                20660        0.538        0.000                       0                 10325  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                  ------------         ----------      --------------
gclk                   {0.000 4.000}        10.000          100.000         
  clk_100_cw_fast      {0.000 5.000}        10.000          100.000         
    clk_pixel_cw_hdmi  {0.000 6.734}        13.468          74.250          
    clk_tmds_cw_hdmi   {0.000 1.347}        2.694           371.250         
    clkfbout_cw_hdmi   {0.000 25.000}       50.000          20.000          
  clkfbout_cw_fast     {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gclk                                                                                                                                                                     2.000        0.000                       0                     1  
  clk_100_cw_fast          -16.862   -40874.977                   7880                14977        0.139        0.000                      0                14977        3.000        0.000                       0                  7452  
    clk_pixel_cw_hdmi       -8.223     -311.025                     42                 5635        0.134        0.000                      0                 5635        6.234        0.000                       0                  2858  
    clk_tmds_cw_hdmi                                                                                                                                                     0.538        0.000                       0                     8  
    clkfbout_cw_hdmi                                                                                                                                                    47.845        0.000                       0                     3  
  clkfbout_cw_fast                                                                                                                                                       7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_100_cw_fast    clk_pixel_cw_hdmi      -20.780    -1272.430                    123                  123        0.075        0.000                      0                  123  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  wizard_migcam/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  wizard_migcam/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         6.000       4.000      PLLE2_ADV_X0Y0  wizard_migcam/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  wizard_migcam/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_cw_fast
  To Clock:  clk_100_cw_fast

Setup :         7880  Failing Endpoints,  Worst Slack      -16.862ns,  Total Violation   -40874.977ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -16.862ns  (required time - arrival time)
  Source:                 audio_processor/my_yinner/tau_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_cw_fast  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_processor/my_yinner/df_buffer_reg[20][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_cw_fast  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_cw_fast
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_cw_fast rise@10.000ns - clk_100_cw_fast rise@0.000ns)
  Data Path Delay:        26.620ns  (logic 12.245ns (46.000%)  route 14.375ns (54.000%))
  Logic Levels:           24  (CARRY4=8 DSP48E1=2 LUT2=2 LUT3=2 LUT4=2 LUT5=2 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.086ns = ( 7.914 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.491ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_cw_fast rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.693    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.792 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.132    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.036 r  wizard_migcam/clkout1_buf/O
                         net (fo=7451, routed)        1.545    -2.491    audio_processor/my_yinner/clk_100_passthrough
    SLICE_X42Y67         FDRE                                         r  audio_processor/my_yinner/tau_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.518    -1.973 r  audio_processor/my_yinner/tau_reg[0]/Q
                         net (fo=112, routed)         0.847    -1.126    audio_processor/my_yinner/tau_reg_n_0_[0]
    SLICE_X43Y76         LUT2 (Prop_lut2_I0_O)        0.118    -1.008 r  audio_processor/my_yinner/p_1_out_i_1824/O
                         net (fo=2, routed)           0.666    -0.343    audio_processor/my_yinner/p_1_out_i_1824_n_0
    SLICE_X43Y76         LUT4 (Prop_lut4_I3_O)        0.326    -0.017 r  audio_processor/my_yinner/p_1_out_i_1827/O
                         net (fo=1, routed)           0.000    -0.017    audio_processor/my_yinner/p_1_out_i_1827_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.533 r  audio_processor/my_yinner/p_1_out_i_778/CO[3]
                         net (fo=1, routed)           0.000     0.533    audio_processor/my_yinner/p_1_out_i_778_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.846 f  audio_processor/my_yinner/p_1_out_i_1821/O[3]
                         net (fo=1, routed)           0.760     1.607    audio_processor/my_yinner/p_1_out_i_1821_n_4
    SLICE_X44Y77         LUT5 (Prop_lut5_I1_O)        0.306     1.913 f  audio_processor/my_yinner/p_1_out_i_777/O
                         net (fo=1, routed)           0.303     2.216    audio_processor/my_yinner/p_1_out_i_777_n_0
    SLICE_X44Y78         LUT5 (Prop_lut5_I0_O)        0.124     2.340 r  audio_processor/my_yinner/p_1_out_i_262/O
                         net (fo=9, routed)           0.452     2.792    audio_processor/my_yinner/p_1_out_i_262_n_0
    SLICE_X44Y80         LUT3 (Prop_lut3_I1_O)        0.124     2.916 r  audio_processor/my_yinner/p_1_out_i_259/O
                         net (fo=1, routed)           0.000     2.916    audio_processor/my_yinner/p_1_out_i_259_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     3.164 r  audio_processor/my_yinner/p_1_out_i_96/O[2]
                         net (fo=558, routed)         1.935     5.099    audio_processor/my_yinner/sel0[2]
    SLICE_X59Y93         MUXF7 (Prop_muxf7_S_O)       0.474     5.573 r  audio_processor/my_yinner/p_1_out_i_1322/O
                         net (fo=1, routed)           0.000     5.573    audio_processor/my_yinner/p_1_out_i_1322_n_0
    SLICE_X59Y93         MUXF8 (Prop_muxf8_I0_O)      0.104     5.677 r  audio_processor/my_yinner/p_1_out_i_535/O
                         net (fo=1, routed)           1.643     7.320    audio_processor/my_yinner/p_1_out_i_535_n_0
    SLICE_X47Y95         LUT6 (Prop_lut6_I0_O)        0.316     7.636 r  audio_processor/my_yinner/p_1_out_i_179/O
                         net (fo=1, routed)           0.000     7.636    audio_processor/my_yinner/p_1_out_i_179_n_0
    SLICE_X47Y95         MUXF7 (Prop_muxf7_I0_O)      0.212     7.848 r  audio_processor/my_yinner/p_1_out_i_63/O
                         net (fo=1, routed)           1.489     9.337    audio_processor/my_yinner/p_1_out_i_63_n_0
    SLICE_X48Y75         LUT6 (Prop_lut6_I3_O)        0.299     9.636 r  audio_processor/my_yinner/p_1_out_i_14/O
                         net (fo=2, routed)           1.090    10.726    audio_processor/my_yinner/sig_buffer[3]
    SLICE_X48Y65         LUT6 (Prop_lut6_I0_O)        0.124    10.850 r  audio_processor/my_yinner/p_1_out_i_18/O
                         net (fo=1, routed)           0.000    10.850    audio_processor/my_yinner/p_1_out_i_18_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.251 r  audio_processor/my_yinner/p_1_out_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.251    audio_processor/my_yinner/p_1_out_i_3_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.365 r  audio_processor/my_yinner/p_1_out_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.365    audio_processor/my_yinner/p_1_out_i_2_n_0
    SLICE_X48Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.699 r  audio_processor/my_yinner/p_1_out_i_1/O[1]
                         net (fo=67, routed)          1.101    12.800    audio_processor/my_yinner/p_1_out_i_1_n_6
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.215    17.015 r  audio_processor/my_yinner/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    17.017    audio_processor/my_yinner/p_1_out__0_n_106
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    18.535 r  audio_processor/my_yinner/p_1_out__1/P[4]
                         net (fo=2, routed)           1.411    19.947    audio_processor/my_yinner/p_1_out__1_n_101
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.150    20.097 r  audio_processor/my_yinner/df_buffer[0][23]_i_4/O
                         net (fo=2, routed)           0.859    20.956    audio_processor/my_yinner/df_buffer[0][23]_i_4_n_0
    SLICE_X52Y45         LUT4 (Prop_lut4_I3_O)        0.348    21.304 r  audio_processor/my_yinner/df_buffer[0][23]_i_8/O
                         net (fo=1, routed)           0.000    21.304    audio_processor/my_yinner/df_buffer[0][23]_i_8_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.684 r  audio_processor/my_yinner/df_buffer_reg[0][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.684    audio_processor/my_yinner/df_buffer_reg[0][23]_i_2_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.007 r  audio_processor/my_yinner/df_buffer_reg[0][27]_i_4/O[1]
                         net (fo=1, routed)           0.597    22.603    audio_processor/my_yinner/df_buffer_reg[0][27]_i_4_n_6
    SLICE_X49Y43         LUT2 (Prop_lut2_I1_O)        0.306    22.909 r  audio_processor/my_yinner/df_buffer[0][25]_i_1/O
                         net (fo=80, routed)          1.219    24.129    audio_processor/my_yinner/df_buffer[0][25]_i_1_n_0
    SLICE_X37Y39         FDRE                                         r  audio_processor/my_yinner/df_buffer_reg[20][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_cw_fast rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.551    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     4.798 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     6.380    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.471 r  wizard_migcam/clkout1_buf/O
                         net (fo=7451, routed)        1.443     7.914    audio_processor/my_yinner/clk_100_passthrough
    SLICE_X37Y39         FDRE                                         r  audio_processor/my_yinner/df_buffer_reg[20][25]/C
                         clock pessimism             -0.507     7.407    
                         clock uncertainty           -0.074     7.334    
    SLICE_X37Y39         FDRE (Setup_fdre_C_D)       -0.067     7.267    audio_processor/my_yinner/df_buffer_reg[20][25]
  -------------------------------------------------------------------
                         required time                          7.267    
                         arrival time                         -24.129    
  -------------------------------------------------------------------
                         slack                                -16.862    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 my_spi_con/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_cw_fast  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_processor/bandpasser/x_cur_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_cw_fast  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_cw_fast
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_cw_fast rise@0.000ns - clk_100_cw_fast rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.737%)  route 0.058ns (29.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_cw_fast rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.677 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.173    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.147 r  wizard_migcam/clkout1_buf/O
                         net (fo=7451, routed)        0.592    -0.555    my_spi_con/CLK
    SLICE_X5Y40          FDRE                                         r  my_spi_con/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  my_spi_con/data_out_reg[4]/Q
                         net (fo=1, routed)           0.058    -0.356    audio_processor/bandpasser/x_cur_reg[7]_0[2]
    SLICE_X4Y40          FDRE                                         r  audio_processor/bandpasser/x_cur_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_cw_fast rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.877    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.764 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.214    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.185 r  wizard_migcam/clkout1_buf/O
                         net (fo=7451, routed)        0.863    -0.323    audio_processor/bandpasser/clk_100_passthrough
    SLICE_X4Y40          FDRE                                         r  audio_processor/bandpasser/x_cur_reg[2]/C
                         clock pessimism             -0.219    -0.542    
    SLICE_X4Y40          FDRE (Hold_fdre_C_D)         0.047    -0.495    audio_processor/bandpasser/x_cur_reg[2]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.139    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100_cw_fast
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { wizard_migcam/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    wizard_migcam/clkout1_buf/I
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  wizard_hdmi/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  wizard_hdmi/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  wizard_hdmi/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_pixel_cw_hdmi
  To Clock:  clk_pixel_cw_hdmi

Setup :           42  Failing Endpoints,  Worst Slack       -8.223ns,  Total Violation     -311.025ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.234ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.223ns  (required time - arrival time)
  Source:                 mvg/hcount_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            tmds_red/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_cw_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_cw_hdmi rise@13.468ns - clk_pixel_cw_hdmi rise@0.000ns)
  Data Path Delay:        21.501ns  (logic 9.212ns (42.845%)  route 12.289ns (57.155%))
  Logic Levels:           19  (CARRY4=3 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 11.386 - 13.468 ) 
    Source Clock Delay      (SCD):    -2.485ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.414ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_cw_hdmi rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.693    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.792 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.132    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.036 r  wizard_migcam/clkout1_buf/O
                         net (fo=7451, routed)        1.575    -2.461    wizard_hdmi/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -5.793 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.132    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.036 r  wizard_hdmi/clkout1_buf/O
                         net (fo=2857, routed)        1.551    -2.485    mvg/clk_pixel
    SLICE_X14Y23         FDRE                                         r  mvg/hcount_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.518    -1.967 f  mvg/hcount_out_reg[9]/Q
                         net (fo=37, routed)          1.574    -0.392    my_game/ball/out[5]
    SLICE_X15Y16         LUT6 (Prop_lut6_I0_O)        0.124    -0.268 f  my_game/ball/in_sphere2_inferred__0/in_sphere1__2_i_9/O
                         net (fo=2, routed)           0.403     0.135    mvg/in_sphere1__2
    SLICE_X15Y14         LUT2 (Prop_lut2_I0_O)        0.124     0.259 r  mvg/in_sphere1__2_i_1/O
                         net (fo=54, routed)          1.327     1.586    my_game/ball/A[9]
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     5.622 r  my_game/ball/in_sphere1__3/PCOUT[47]
                         net (fo=1, routed)           0.002     5.624    my_game/ball/in_sphere1__3_n_106
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     7.142 r  my_game/ball/in_sphere1__4/P[1]
                         net (fo=2, routed)           1.143     8.285    my_game/ball/in_sphere1__4_n_104
    SLICE_X11Y13         LUT2 (Prop_lut2_I0_O)        0.124     8.409 r  my_game/ball/tmds_out[1]_i_29/O
                         net (fo=1, routed)           0.000     8.409    my_game/ball/tmds_out[1]_i_29_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.807 r  my_game/ball/tmds_out_reg[1]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.807    my_game/ball/tmds_out_reg[1]_i_18_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.029 r  my_game/ball/tmds_out_reg[6]_i_48/O[0]
                         net (fo=2, routed)           1.121    10.151    my_game/ball/tmds_out_reg[6]_i_48_n_7
    SLICE_X12Y18         LUT2 (Prop_lut2_I0_O)        0.299    10.450 r  my_game/ball/tmds_out[6]_i_52/O
                         net (fo=1, routed)           0.000    10.450    my_game/ball/tmds_out[6]_i_52_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    10.877 f  my_game/ball/tmds_out_reg[6]_i_21/O[1]
                         net (fo=1, routed)           0.929    11.806    my_game/ball/in_sphere0[21]
    SLICE_X15Y18         LUT4 (Prop_lut4_I0_O)        0.306    12.112 f  my_game/ball/tmds_out[6]_i_13/O
                         net (fo=8, routed)           0.612    12.724    my_game/ball/tmds_out[6]_i_13_n_0
    SLICE_X15Y19         LUT6 (Prop_lut6_I5_O)        0.124    12.848 r  my_game/ball/tmds_out[6]_i_4__0_comp_1/O
                         net (fo=1, routed)           0.550    13.398    my_game/tmds_out[6]_i_13_0_repN_1_alias
    SLICE_X13Y16         LUT6 (Prop_lut6_I5_O)        0.124    13.522 r  my_game/tmds_out[7]_i_4_comp/O
                         net (fo=7, routed)           0.609    14.131    mvg/red[4]
    SLICE_X13Y16         LUT6 (Prop_lut6_I1_O)        0.124    14.255 r  mvg/count[1]_i_7__0/O
                         net (fo=4, routed)           0.651    14.906    mvg/count[1]_i_7__0_n_0
    SLICE_X15Y15         LUT3 (Prop_lut3_I1_O)        0.124    15.030 r  mvg/count[1]_i_3_comp_1/O
                         net (fo=1, routed)           0.783    15.813    mvg/count[1]_i_3_n_0_repN_1
    SLICE_X13Y13         LUT6 (Prop_lut6_I5_O)        0.124    15.937 r  mvg/count[4]_i_16__0_comp/O
                         net (fo=11, routed)          0.890    16.827    mvg/count[4]_i_16__0_n_0
    SLICE_X14Y11         LUT6 (Prop_lut6_I1_O)        0.124    16.951 r  mvg/count[3]_i_10__1/O
                         net (fo=13, routed)          0.689    17.640    tmds_red/count_reg[3]_4
    SLICE_X14Y10         LUT6 (Prop_lut6_I2_O)        0.124    17.764 r  tmds_red/count[4]_i_12__1/O
                         net (fo=1, routed)           0.571    18.335    mvg/count_reg[4]_5
    SLICE_X15Y11         LUT5 (Prop_lut5_I4_O)        0.124    18.459 r  mvg/count[4]_i_3__1/O
                         net (fo=1, routed)           0.433    18.892    mvg/count[4]_i_3__1_n_0
    SLICE_X15Y11         LUT6 (Prop_lut6_I0_O)        0.124    19.016 r  mvg/count[4]_i_2__1_comp/O
                         net (fo=1, routed)           0.000    19.016    tmds_red/D[3]
    SLICE_X15Y11         FDRE                                         r  tmds_red/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_cw_hdmi rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.019    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     8.266 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     9.848    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.939 r  wizard_migcam/clkout1_buf/O
                         net (fo=7451, routed)        1.457    11.396    wizard_hdmi/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.267 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.848    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.939 r  wizard_hdmi/clkout1_buf/O
                         net (fo=2857, routed)        1.447    11.386    tmds_red/clk_pixel
    SLICE_X15Y11         FDRE                                         r  tmds_red/count_reg[4]/C
                         clock pessimism             -0.413    10.973    
                         clock uncertainty           -0.210    10.764    
    SLICE_X15Y11         FDRE (Setup_fdre_C_D)        0.029    10.793    tmds_red/count_reg[4]
  -------------------------------------------------------------------
                         required time                         10.793    
                         arrival time                         -19.016    
  -------------------------------------------------------------------
                         slack                                 -8.223    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 my_game/wall3/note_display_inst/rom_inst/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            my_game/wall3/note_display_inst/accidental_row_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_cw_hdmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_cw_hdmi rise@0.000ns - clk_pixel_cw_hdmi rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.141ns (63.657%)  route 0.081ns (36.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.360ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_cw_hdmi rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.677 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.173    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.147 r  wizard_migcam/clkout1_buf/O
                         net (fo=7451, routed)        0.549    -0.598    wizard_hdmi/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.659 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.147 r  wizard_hdmi/clkout1_buf/O
                         net (fo=2857, routed)        0.557    -0.590    my_game/wall3/note_display_inst/rom_inst/clk_pixel
    SLICE_X51Y20         FDRE                                         r  my_game/wall3/note_display_inst/rom_inst/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  my_game/wall3/note_display_inst/rom_inst/data_reg[0]/Q
                         net (fo=3, routed)           0.081    -0.369    my_game/wall3/note_display_inst/rom_data[0]
    SLICE_X50Y20         FDRE                                         r  my_game/wall3/note_display_inst/accidental_row_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_cw_hdmi rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.877    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.764 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.214    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.185 r  wizard_migcam/clkout1_buf/O
                         net (fo=7451, routed)        0.817    -0.369    wizard_hdmi/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -1.744 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.214    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.185 r  wizard_hdmi/clkout1_buf/O
                         net (fo=2857, routed)        0.826    -0.360    my_game/wall3/note_display_inst/clk_pixel
    SLICE_X50Y20         FDRE                                         r  my_game/wall3/note_display_inst/accidental_row_reg[0]/C
                         clock pessimism             -0.217    -0.577    
    SLICE_X50Y20         FDRE (Hold_fdre_C_D)         0.075    -0.502    my_game/wall3/note_display_inst/accidental_row_reg[0]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.134    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pixel_cw_hdmi
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { wizard_hdmi/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         13.468      11.313     BUFGCTRL_X0Y0    wizard_hdmi/clkout1_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.468      199.892    MMCME2_ADV_X1Y0  wizard_hdmi/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X15Y33     mssc/segment_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X15Y33     mssc/segment_counter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_tmds_cw_hdmi
  To Clock:  clk_tmds_cw_hdmi

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_tmds_cw_hdmi
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { wizard_hdmi/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.694       0.538      BUFGCTRL_X0Y1    wizard_hdmi/clkout2_buf/I
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.694       210.666    MMCME2_ADV_X1Y0  wizard_hdmi/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cw_hdmi
  To Clock:  clkfbout_cw_hdmi

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cw_hdmi
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { wizard_hdmi/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y3    wizard_hdmi/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  wizard_hdmi/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cw_fast
  To Clock:  clkfbout_cw_fast

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cw_fast
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { wizard_migcam/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4   wizard_migcam/clkf_buf/I
Max Period  n/a     PLLE2_ADV/CLKFBIN  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  wizard_migcam/plle2_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_cw_fast
  To Clock:  clk_pixel_cw_hdmi

Setup :          123  Failing Endpoints,  Worst Slack      -20.780ns,  Total Violation    -1272.430ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -20.780ns  (required time - arrival time)
  Source:                 audio_processor/my_yinner/f_out_reg[10]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_100_cw_fast  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmds_red/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_cw_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_pixel_cw_hdmi rise@1670.034ns - clk_100_cw_fast rise@1670.000ns)
  Data Path Delay:        20.221ns  (logic 10.211ns (50.498%)  route 10.010ns (49.502%))
  Logic Levels:           20  (CARRY4=4 DSP48E1=2 LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 1667.952 - 1670.034 ) 
    Source Clock Delay      (SCD):    -2.480ns = ( 1667.520 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.513ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.343ns
    Phase Error              (PE):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_cw_fast rise edge)
                                                   1670.000  1670.000 r  
    N15                                               0.000  1670.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000  1670.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440  1671.440 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           1.253  1672.693    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486  1664.208 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660  1665.868    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  1665.964 r  wizard_migcam/clkout1_buf/O
                         net (fo=7451, routed)        1.556  1667.520    audio_processor/my_yinner/clk_100_passthrough
    SLICE_X11Y20         FDRE                                         r  audio_processor/my_yinner/f_out_reg[10]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456  1667.976 r  audio_processor/my_yinner/f_out_reg[10]_replica/Q
                         net (fo=1, routed)           0.806  1668.782    audio_processor/my_yinner/Q[10]_repN
    SLICE_X11Y20         LUT6 (Prop_lut6_I0_O)        0.124  1668.906 r  audio_processor/my_yinner/in_sphere1_i_14/O
                         net (fo=2, routed)           0.414  1669.321    audio_processor/my_yinner/in_sphere1_i_14_n_0
    SLICE_X11Y19         LUT3 (Prop_lut3_I1_O)        0.124  1669.445 r  audio_processor/my_yinner/in_sphere1_i_4/O
                         net (fo=1, routed)           0.000  1669.445    mvg/in_sphere1__1_1[1]
    SLICE_X11Y19         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580  1670.025 r  mvg/in_sphere1_i_1/O[2]
                         net (fo=58, routed)          0.811  1670.835    my_game/ball/in_sphere1__1_0[10]
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.214  1675.049 r  my_game/ball/in_sphere1__0/PCOUT[47]
                         net (fo=1, routed)           0.002  1675.051    my_game/ball/in_sphere1__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518  1676.569 r  my_game/ball/in_sphere1__1/P[0]
                         net (fo=2, routed)           0.650  1677.219    my_game/ball/in_sphere1__1_n_105
    SLICE_X12Y21         LUT2 (Prop_lut2_I0_O)        0.124  1677.343 r  my_game/ball/tmds_out[1]_i_38/O
                         net (fo=1, routed)           0.000  1677.343    my_game/ball/tmds_out[1]_i_38_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643  1677.986 r  my_game/ball/tmds_out_reg[1]_i_31/O[3]
                         net (fo=1, routed)           0.609  1678.595    my_game/ball/tmds_out_reg[1]_i_31_n_4
    SLICE_X12Y17         LUT2 (Prop_lut2_I1_O)        0.307  1678.902 r  my_game/ball/tmds_out[1]_i_19/O
                         net (fo=1, routed)           0.000  1678.902    my_game/ball/tmds_out[1]_i_19_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376  1679.278 r  my_game/ball/tmds_out_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000  1679.278    my_game/ball/tmds_out_reg[1]_i_12_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  1679.601 f  my_game/ball/tmds_out_reg[6]_i_21/O[1]
                         net (fo=1, routed)           0.929  1680.530    my_game/ball/in_sphere0[21]
    SLICE_X15Y18         LUT4 (Prop_lut4_I0_O)        0.306  1680.836 f  my_game/ball/tmds_out[6]_i_13/O
                         net (fo=8, routed)           0.612  1681.448    my_game/ball/tmds_out[6]_i_13_n_0
    SLICE_X15Y19         LUT6 (Prop_lut6_I5_O)        0.124  1681.572 r  my_game/ball/tmds_out[6]_i_4__0_comp_1/O
                         net (fo=1, routed)           0.550  1682.123    my_game/tmds_out[6]_i_13_0_repN_1_alias
    SLICE_X13Y16         LUT6 (Prop_lut6_I5_O)        0.124  1682.247 r  my_game/tmds_out[7]_i_4_comp/O
                         net (fo=7, routed)           0.609  1682.856    mvg/red[4]
    SLICE_X13Y16         LUT6 (Prop_lut6_I1_O)        0.124  1682.980 r  mvg/count[1]_i_7__0/O
                         net (fo=4, routed)           0.651  1683.631    mvg/count[1]_i_7__0_n_0
    SLICE_X15Y15         LUT3 (Prop_lut3_I1_O)        0.124  1683.755 r  mvg/count[1]_i_3_comp_1/O
                         net (fo=1, routed)           0.783  1684.538    mvg/count[1]_i_3_n_0_repN_1
    SLICE_X13Y13         LUT6 (Prop_lut6_I5_O)        0.124  1684.662 r  mvg/count[4]_i_16__0_comp/O
                         net (fo=11, routed)          0.890  1685.552    mvg/count[4]_i_16__0_n_0
    SLICE_X14Y11         LUT6 (Prop_lut6_I1_O)        0.124  1685.676 r  mvg/count[3]_i_10__1/O
                         net (fo=13, routed)          0.689  1686.365    tmds_red/count_reg[3]_4
    SLICE_X14Y10         LUT6 (Prop_lut6_I2_O)        0.124  1686.489 r  tmds_red/count[4]_i_12__1/O
                         net (fo=1, routed)           0.571  1687.060    mvg/count_reg[4]_5
    SLICE_X15Y11         LUT5 (Prop_lut5_I4_O)        0.124  1687.184 r  mvg/count[4]_i_3__1/O
                         net (fo=1, routed)           0.433  1687.617    mvg/count[4]_i_3__1_n_0
    SLICE_X15Y11         LUT6 (Prop_lut6_I0_O)        0.124  1687.741 r  mvg/count[4]_i_2__1_comp/O
                         net (fo=1, routed)           0.000  1687.741    tmds_red/D[3]
    SLICE_X15Y11         FDRE                                         r  tmds_red/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_cw_hdmi rise edge)
                                                   1670.034  1670.034 r  
    N15                                               0.000  1670.034 r  clk_100mhz (IN)
                         net (fo=0)                   0.000  1670.034    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370  1671.404 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1672.585    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753  1664.831 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582  1666.413    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  1666.504 r  wizard_migcam/clkout1_buf/O
                         net (fo=7451, routed)        1.457  1667.962    wizard_hdmi/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  1664.832 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  1666.413    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1666.504 r  wizard_hdmi/clkout1_buf/O
                         net (fo=2857, routed)        1.447  1667.951    tmds_red/clk_pixel
    SLICE_X15Y11         FDRE                                         r  tmds_red/count_reg[4]/C
                         clock pessimism             -0.507  1667.445    
                         clock uncertainty           -0.513  1666.932    
    SLICE_X15Y11         FDRE (Setup_fdre_C_D)        0.029  1666.961    tmds_red/count_reg[4]
  -------------------------------------------------------------------
                         required time                       1666.961    
                         arrival time                       -1687.741    
  -------------------------------------------------------------------
                         slack                                -20.780    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 audio_processor/my_yinner/f_out_reg[6]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_100_cw_fast  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_game/notes_in_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_cw_hdmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_cw_hdmi rise@0.000ns - clk_100_cw_fast rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.141ns (15.415%)  route 0.774ns (84.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.361ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.513ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.343ns
    Phase Error              (PE):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_cw_fast rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.677 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.173    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.147 r  wizard_migcam/clkout1_buf/O
                         net (fo=7451, routed)        0.557    -0.590    audio_processor/my_yinner/clk_100_passthrough
    SLICE_X11Y20         FDRE                                         r  audio_processor/my_yinner/f_out_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  audio_processor/my_yinner/f_out_reg[6]_replica/Q
                         net (fo=7, routed)           0.774     0.324    my_game/Q[6]_repN_alias
    SLICE_X8Y20          FDRE                                         r  my_game/notes_in_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_cw_hdmi rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.877    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.764 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.214    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.185 r  wizard_migcam/clkout1_buf/O
                         net (fo=7451, routed)        0.817    -0.369    wizard_hdmi/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -1.744 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.214    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.185 r  wizard_hdmi/clkout1_buf/O
                         net (fo=2857, routed)        0.825    -0.361    my_game/clk_pixel
    SLICE_X8Y20          FDRE                                         r  my_game/notes_in_reg[0][6]/C
                         clock pessimism              0.039    -0.322    
                         clock uncertainty            0.513     0.191    
    SLICE_X8Y20          FDRE (Hold_fdre_C_D)         0.059     0.250    my_game/notes_in_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -0.250    
                         arrival time                           0.324    
  -------------------------------------------------------------------
                         slack                                  0.075    





