#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon Mar  4 19:08:47 2024
# Process ID: 19504
# Current directory: D:/Documents/xilinx/CPU-ALU-stuff
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21212 D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.xpr
# Log file: D:/Documents/xilinx/CPU-ALU-stuff/vivado.log
# Journal file: D:/Documents/xilinx/CPU-ALU-stuff\vivado.jou
# Running On: DESKTOP-SMT4I8Q, OS: Windows, CPU Frequency: 3500 MHz, CPU Physical cores: 12, Host memory: 17090 MB
#-----------------------------------------------------------
start_gui
open_project D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at E:/XILINX/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at E:/XILINX/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at E:/XILINX/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at E:/XILINX/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at E:/XILINX/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at E:/XILINX/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at E:/XILINX/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at E:/XILINX/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at E:/XILINX/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at E:/XILINX/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at E:/XILINX/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at E:/XILINX/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at E:/XILINX/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at E:/XILINX/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at E:/XILINX/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at E:/XILINX/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at E:/XILINX/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at E:/XILINX/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at E:/XILINX/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at E:/XILINX/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at E:/XILINX/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at E:/XILINX/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at E:/XILINX/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at E:/XILINX/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at E:/XILINX/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at E:/XILINX/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at E:/XILINX/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at E:/XILINX/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at E:/XILINX/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at E:/XILINX/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at E:/XILINX/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at E:/XILINX/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at E:/XILINX/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at E:/XILINX/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at E:/XILINX/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at E:/XILINX/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at E:/XILINX/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at E:/XILINX/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at E:/XILINX/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at E:/XILINX/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at E:/XILINX/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at E:/XILINX/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at E:/XILINX/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at E:/XILINX/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at E:/XILINX/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at E:/XILINX/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at E:/XILINX/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at E:/XILINX/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at E:/XILINX/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at E:/XILINX/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at E:/XILINX/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at E:/XILINX/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at E:/XILINX/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at E:/XILINX/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at E:/XILINX/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at E:/XILINX/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at E:/XILINX/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at E:/XILINX/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at E:/XILINX/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at E:/XILINX/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at E:/XILINX/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at E:/XILINX/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at E:/XILINX/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at E:/XILINX/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at E:/XILINX/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at E:/XILINX/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at E:/XILINX/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/XILINX/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 1784.547 ; gain = 287.258
update_compile_order -fileset sources_1
close [ open D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/Control.vhd w ]
add_files D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/Control.vhd
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Datapath_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/XILINX/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Datapath_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Datapath_tb_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Datapath_tb_behav xil_defaultlib.Datapath_tb -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/XILINX/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Datapath_tb_behav xil_defaultlib.Datapath_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Datapath_tb_behav -key {Behavioral:sim_1:Functional:Datapath_tb} -tclbatch {Datapath_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Datapath_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Datapath_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1784.547 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
run 100 ns
run 100 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Control.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Control.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Control.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Control.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Control.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Control.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\arithmeticunit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Control.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\arithmeticunit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Control.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\arithmeticunit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Control.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\arithmeticunit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\fourbyfouradder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Control.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\fourbyfouradder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Control.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\fourbyfouradder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Control.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\fourbyfouradder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Control.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\fourbyfouradder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Control.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\fourbyfouradder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Control.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\fourbyfouradder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Control.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\fourbyfouradder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Control.vhd:]
set_property top Control [current_fileset]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\fourbyfouradder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Control.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\fourbyfouradder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Control.vhd:]
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\fourbyfouradder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Control.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\fourbyfouradder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Control.vhd:]
synth_design -top Control -part xc7k70tfbv676-3 -lint 
Command: synth_design -top Control -part xc7k70tfbv676-3 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 27880
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2014.480 ; gain = 229.934
---------------------------------------------------------------------------------
Clean up Linter database...
WARNING: [Synth 8-9112] actual for formal port 'k' is neither a static name nor a globally static expression [D:/Documents/xilinx/CPU-ALU-stuff/shift_register.vhd:53]
INFO: [Synth 8-638] synthesizing module 'Control' [D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/Control.vhd:41]
INFO: [Synth 8-638] synthesizing module 'shift_register' [D:/Documents/xilinx/CPU-ALU-stuff/shift_register.vhd:43]
	Parameter K bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'JK_FF' [D:/Documents/xilinx/CPU-ALU-stuff/JK_FF.vhd:13]
INFO: [Synth 8-226] default block is never used [D:/Documents/xilinx/CPU-ALU-stuff/JK_FF.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'JK_FF' (1#1) [D:/Documents/xilinx/CPU-ALU-stuff/JK_FF.vhd:13]
INFO: [Synth 8-226] default block is never used [D:/Documents/xilinx/CPU-ALU-stuff/shift_register.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'shift_register' (2#1) [D:/Documents/xilinx/CPU-ALU-stuff/shift_register.vhd:43]
INFO: [Synth 8-638] synthesizing module 'nbyfouradder' [D:/Documents/xilinx/CPU-ALU-stuff/fourbyfouradder.vhd:41]
	Parameter k bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'carrylookahead4bit' [D:/Documents/xilinx/CPU-ALU-stuff/carrylookahead-4bit.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'carrylookahead4bit' (3#1) [D:/Documents/xilinx/CPU-ALU-stuff/carrylookahead-4bit.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'nbyfouradder' (4#1) [D:/Documents/xilinx/CPU-ALU-stuff/fourbyfouradder.vhd:41]
INFO: [Synth 8-638] synthesizing module 'nto1mux' [D:/Documents/xilinx/CPU-ALU-stuff/n-to-1-mux.vhd:13]
	Parameter mux_size bound to: 1 - type: integer 
	Parameter bus_width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nto1mux' (5#1) [D:/Documents/xilinx/CPU-ALU-stuff/n-to-1-mux.vhd:13]
WARNING: [Synth 8-3848] Net RW in module/entity Control does not have driver. [D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/Control.vhd:31]
WARNING: [Synth 8-3848] Net Mem_RW in module/entity Control does not have driver. [D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/Control.vhd:32]
WARNING: [Synth 8-3848] Net Reg_sel in module/entity Control does not have driver. [D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/Control.vhd:33]
WARNING: [Synth 8-3848] Net A_sel in module/entity Control does not have driver. [D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/Control.vhd:34]
WARNING: [Synth 8-3848] Net B_sel in module/entity Control does not have driver. [D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/Control.vhd:35]
WARNING: [Synth 8-3848] Net Const_sel in module/entity Control does not have driver. [D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/Control.vhd:36]
WARNING: [Synth 8-3848] Net Mem_data_sel in module/entity Control does not have driver. [D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/Control.vhd:37]
WARNING: [Synth 8-3848] Net alu_func_sel in module/entity Control does not have driver. [D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/Control.vhd:38]
WARNING: [Synth 8-3848] Net Branch_enable in module/entity Control does not have driver. [D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/Control.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Control' (6#1) [D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/Control.vhd:41]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2122.289 ; gain = 337.742
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Mar  4 20:31:32 2024
| Host         : DESKTOP-SMT4I8Q running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+-----------+--------------+----------+
| Rule ID   | # Violations | # Waived |
+-----------+--------------+----------+
| ASSIGN-5  | 2            | 0        |
| ASSIGN-6  | 2            | 0        |
| ASSIGN-9  | 8            | 0        |
| ASSIGN-10 | 1            | 0        |
+-----------+--------------+----------+


WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'Branch_enable' declared and are not set.
RTL Name 'Branch_enable', Hierarchy 'Control', File 'D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/Control.vhd', Line 42.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'Branch_mode' are not set. First unset bit index is 0. 
RTL Name 'Branch_mode', Hierarchy 'Control', File 'D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/Control.vhd', Line 43.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'N' was assigned but not read. 
RTL Name 'N', Hierarchy 'Control', File 'D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/Control.vhd', Line 45.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Z' was assigned but not read. 
RTL Name 'Z', Hierarchy 'Control', File 'D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/Control.vhd', Line 45.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'A_sel' are not set. First unset bit index is 0. 
RTL Name 'A_sel', Hierarchy 'Control', File 'D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/Control.vhd', Line 34.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'B_sel' are not set. First unset bit index is 0. 
RTL Name 'B_sel', Hierarchy 'Control', File 'D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/Control.vhd', Line 35.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'Const_sel' are not set. First unset bit index is 0. 
RTL Name 'Const_sel', Hierarchy 'Control', File 'D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/Control.vhd', Line 36.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'Mem_RW' are not set. First unset bit index is 0. 
RTL Name 'Mem_RW', Hierarchy 'Control', File 'D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/Control.vhd', Line 32.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'Mem_data_sel' are not set. First unset bit index is 0. 
RTL Name 'Mem_data_sel', Hierarchy 'Control', File 'D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/Control.vhd', Line 37.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'RW' are not set. First unset bit index is 0. 
RTL Name 'RW', Hierarchy 'Control', File 'D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/Control.vhd', Line 31.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'Reg_sel' are not set. First unset bit index is 0. 
RTL Name 'Reg_sel', Hierarchy 'Control', File 'D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/Control.vhd', Line 33.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'alu_func_sel' are not set. First unset bit index is 0. 
RTL Name 'alu_func_sel', Hierarchy 'Control', File 'D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/Control.vhd', Line 38.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'Flags' are not read. First unused bit index is 0. 
RTL Name 'Flags', Hierarchy 'Control', File 'D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/Control.vhd', Line 27.
INFO: [Synth 37-85] Total of 13 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2122.289 ; gain = 337.742
INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2122.289 ; gain = 337.742
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-3
Top: Control
INFO: [Device 21-403] Loading part xc7k70tfbv676-3
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2417.410 ; gain = 133.367
---------------------------------------------------------------------------------
WARNING: [Synth 8-9112] actual for formal port 'k' is neither a static name nor a globally static expression [D:/Documents/xilinx/CPU-ALU-stuff/shift_register.vhd:53]
INFO: [Synth 8-638] synthesizing module 'Control' [D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/Control.vhd:41]
INFO: [Synth 8-638] synthesizing module 'shift_register' [D:/Documents/xilinx/CPU-ALU-stuff/shift_register.vhd:43]
	Parameter K bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'JK_FF' [D:/Documents/xilinx/CPU-ALU-stuff/JK_FF.vhd:13]
INFO: [Synth 8-226] default block is never used [D:/Documents/xilinx/CPU-ALU-stuff/JK_FF.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'JK_FF' (0#1) [D:/Documents/xilinx/CPU-ALU-stuff/JK_FF.vhd:13]
INFO: [Synth 8-226] default block is never used [D:/Documents/xilinx/CPU-ALU-stuff/shift_register.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'shift_register' (0#1) [D:/Documents/xilinx/CPU-ALU-stuff/shift_register.vhd:43]
INFO: [Synth 8-638] synthesizing module 'nbyfouradder' [D:/Documents/xilinx/CPU-ALU-stuff/fourbyfouradder.vhd:41]
	Parameter k bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'carrylookahead4bit' [D:/Documents/xilinx/CPU-ALU-stuff/carrylookahead-4bit.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'carrylookahead4bit' (0#1) [D:/Documents/xilinx/CPU-ALU-stuff/carrylookahead-4bit.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'nbyfouradder' (0#1) [D:/Documents/xilinx/CPU-ALU-stuff/fourbyfouradder.vhd:41]
INFO: [Synth 8-638] synthesizing module 'nto1mux' [D:/Documents/xilinx/CPU-ALU-stuff/n-to-1-mux.vhd:13]
	Parameter mux_size bound to: 1 - type: integer 
	Parameter bus_width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nto1mux' (0#1) [D:/Documents/xilinx/CPU-ALU-stuff/n-to-1-mux.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Control' (0#1) [D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/Control.vhd:41]
WARNING: [Synth 8-3848] Net RW in module/entity Control does not have driver. [D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/Control.vhd:31]
WARNING: [Synth 8-3848] Net Mem_RW in module/entity Control does not have driver. [D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/Control.vhd:32]
WARNING: [Synth 8-3848] Net Reg_sel in module/entity Control does not have driver. [D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/Control.vhd:33]
WARNING: [Synth 8-3848] Net A_sel in module/entity Control does not have driver. [D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/Control.vhd:34]
WARNING: [Synth 8-3848] Net B_sel in module/entity Control does not have driver. [D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/Control.vhd:35]
WARNING: [Synth 8-3848] Net Const_sel in module/entity Control does not have driver. [D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/Control.vhd:36]
WARNING: [Synth 8-3848] Net Mem_data_sel in module/entity Control does not have driver. [D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/Control.vhd:37]
WARNING: [Synth 8-3848] Net alu_func_sel in module/entity Control does not have driver. [D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/Control.vhd:38]
WARNING: [Synth 8-3848] Net Branch_enable in module/entity Control does not have driver. [D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/Control.vhd:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2529.117 ; gain = 245.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2529.117 ; gain = 245.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2529.117 ; gain = 245.074
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2529.117 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2644.551 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2667.246 ; gain = 383.203
18 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2667.246 ; gain = 544.957
close_design
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\fourbyfouradder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Control.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\fourbyfouradder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Control.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\fourbyfouradder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Control.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\fourbyfouradder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Control.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\fourbyfouradder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Control.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\fourbyfouradder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Control.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\fourbyfouradder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Control.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\fourbyfouradder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Control.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
synth_design -top Control -part xc7k70tfbv676-3 -lint 
Command: synth_design -top Control -part xc7k70tfbv676-3 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2680.574 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
WARNING: [Synth 8-9112] actual for formal port 'k' is neither a static name nor a globally static expression [D:/Documents/xilinx/CPU-ALU-stuff/shift_register.vhd:53]
INFO: [Synth 8-638] synthesizing module 'Control' [D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/Control.vhd:41]
INFO: [Synth 8-638] synthesizing module 'shift_register' [D:/Documents/xilinx/CPU-ALU-stuff/shift_register.vhd:43]
	Parameter K bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'JK_FF' [D:/Documents/xilinx/CPU-ALU-stuff/JK_FF.vhd:13]
INFO: [Synth 8-226] default block is never used [D:/Documents/xilinx/CPU-ALU-stuff/JK_FF.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'JK_FF' (1#1) [D:/Documents/xilinx/CPU-ALU-stuff/JK_FF.vhd:13]
INFO: [Synth 8-226] default block is never used [D:/Documents/xilinx/CPU-ALU-stuff/shift_register.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'shift_register' (2#1) [D:/Documents/xilinx/CPU-ALU-stuff/shift_register.vhd:43]
INFO: [Synth 8-638] synthesizing module 'nbyfouradder' [D:/Documents/xilinx/CPU-ALU-stuff/fourbyfouradder.vhd:41]
	Parameter k bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'carrylookahead4bit' [D:/Documents/xilinx/CPU-ALU-stuff/carrylookahead-4bit.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'carrylookahead4bit' (3#1) [D:/Documents/xilinx/CPU-ALU-stuff/carrylookahead-4bit.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'nbyfouradder' (4#1) [D:/Documents/xilinx/CPU-ALU-stuff/fourbyfouradder.vhd:41]
INFO: [Synth 8-638] synthesizing module 'nto1mux' [D:/Documents/xilinx/CPU-ALU-stuff/n-to-1-mux.vhd:13]
	Parameter mux_size bound to: 1 - type: integer 
	Parameter bus_width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nto1mux' (5#1) [D:/Documents/xilinx/CPU-ALU-stuff/n-to-1-mux.vhd:13]
WARNING: [Synth 8-3848] Net RW in module/entity Control does not have driver. [D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/Control.vhd:31]
WARNING: [Synth 8-3848] Net Mem_RW in module/entity Control does not have driver. [D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/Control.vhd:32]
WARNING: [Synth 8-3848] Net Reg_sel in module/entity Control does not have driver. [D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/Control.vhd:33]
WARNING: [Synth 8-3848] Net A_sel in module/entity Control does not have driver. [D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/Control.vhd:34]
WARNING: [Synth 8-3848] Net B_sel in module/entity Control does not have driver. [D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/Control.vhd:35]
WARNING: [Synth 8-3848] Net Const_sel in module/entity Control does not have driver. [D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/Control.vhd:36]
WARNING: [Synth 8-3848] Net Mem_data_sel in module/entity Control does not have driver. [D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/Control.vhd:37]
WARNING: [Synth 8-3848] Net alu_func_sel in module/entity Control does not have driver. [D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/Control.vhd:38]
WARNING: [Synth 8-3848] Net Branch_enable_control in module/entity Control does not have driver. [D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/Control.vhd:42]
WARNING: [Synth 8-3848] Net Branch_mode in module/entity Control does not have driver. [D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/Control.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'Control' (6#1) [D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/Control.vhd:41]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2680.574 ; gain = 0.000
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Mar  4 20:41:00 2024
| Host         : DESKTOP-SMT4I8Q running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+-----------+--------------+----------+
| Rule ID   | # Violations | # Waived |
+-----------+--------------+----------+
| ASSIGN-5  | 2            | 0        |
| ASSIGN-9  | 8            | 0        |
| ASSIGN-10 | 1            | 0        |
+-----------+--------------+----------+


WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'Branch_enable_control' declared and are not set.
RTL Name 'Branch_enable_control', Hierarchy 'Control', File 'D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/Control.vhd', Line 42.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'Branch_mode' are not set. First unset bit index is 0. 
RTL Name 'Branch_mode', Hierarchy 'Control', File 'D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/Control.vhd', Line 44.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'A_sel' are not set. First unset bit index is 0. 
RTL Name 'A_sel', Hierarchy 'Control', File 'D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/Control.vhd', Line 34.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'B_sel' are not set. First unset bit index is 0. 
RTL Name 'B_sel', Hierarchy 'Control', File 'D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/Control.vhd', Line 35.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'Const_sel' are not set. First unset bit index is 0. 
RTL Name 'Const_sel', Hierarchy 'Control', File 'D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/Control.vhd', Line 36.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'Mem_RW' are not set. First unset bit index is 0. 
RTL Name 'Mem_RW', Hierarchy 'Control', File 'D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/Control.vhd', Line 32.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'Mem_data_sel' are not set. First unset bit index is 0. 
RTL Name 'Mem_data_sel', Hierarchy 'Control', File 'D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/Control.vhd', Line 37.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'RW' are not set. First unset bit index is 0. 
RTL Name 'RW', Hierarchy 'Control', File 'D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/Control.vhd', Line 31.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'Reg_sel' are not set. First unset bit index is 0. 
RTL Name 'Reg_sel', Hierarchy 'Control', File 'D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/Control.vhd', Line 33.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'alu_func_sel' are not set. First unset bit index is 0. 
RTL Name 'alu_func_sel', Hierarchy 'Control', File 'D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/Control.vhd', Line 38.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'Flags' are not read. First unused bit index is 0. 
RTL Name 'Flags', Hierarchy 'Control', File 'D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/Control.vhd', Line 27.
INFO: [Synth 37-85] Total of 11 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2680.574 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2680.574 ; gain = 0.000
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-3
Top: Control
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2680.574 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-9112] actual for formal port 'k' is neither a static name nor a globally static expression [D:/Documents/xilinx/CPU-ALU-stuff/shift_register.vhd:53]
INFO: [Synth 8-638] synthesizing module 'Control' [D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/Control.vhd:41]
INFO: [Synth 8-638] synthesizing module 'shift_register' [D:/Documents/xilinx/CPU-ALU-stuff/shift_register.vhd:43]
	Parameter K bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'JK_FF' [D:/Documents/xilinx/CPU-ALU-stuff/JK_FF.vhd:13]
INFO: [Synth 8-226] default block is never used [D:/Documents/xilinx/CPU-ALU-stuff/JK_FF.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'JK_FF' (0#1) [D:/Documents/xilinx/CPU-ALU-stuff/JK_FF.vhd:13]
INFO: [Synth 8-226] default block is never used [D:/Documents/xilinx/CPU-ALU-stuff/shift_register.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'shift_register' (0#1) [D:/Documents/xilinx/CPU-ALU-stuff/shift_register.vhd:43]
INFO: [Synth 8-638] synthesizing module 'nbyfouradder' [D:/Documents/xilinx/CPU-ALU-stuff/fourbyfouradder.vhd:41]
	Parameter k bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'carrylookahead4bit' [D:/Documents/xilinx/CPU-ALU-stuff/carrylookahead-4bit.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'carrylookahead4bit' (0#1) [D:/Documents/xilinx/CPU-ALU-stuff/carrylookahead-4bit.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'nbyfouradder' (0#1) [D:/Documents/xilinx/CPU-ALU-stuff/fourbyfouradder.vhd:41]
INFO: [Synth 8-638] synthesizing module 'nto1mux' [D:/Documents/xilinx/CPU-ALU-stuff/n-to-1-mux.vhd:13]
	Parameter mux_size bound to: 1 - type: integer 
	Parameter bus_width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nto1mux' (0#1) [D:/Documents/xilinx/CPU-ALU-stuff/n-to-1-mux.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Control' (0#1) [D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/Control.vhd:41]
WARNING: [Synth 8-3848] Net RW in module/entity Control does not have driver. [D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/Control.vhd:31]
WARNING: [Synth 8-3848] Net Mem_RW in module/entity Control does not have driver. [D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/Control.vhd:32]
WARNING: [Synth 8-3848] Net Reg_sel in module/entity Control does not have driver. [D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/Control.vhd:33]
WARNING: [Synth 8-3848] Net A_sel in module/entity Control does not have driver. [D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/Control.vhd:34]
WARNING: [Synth 8-3848] Net B_sel in module/entity Control does not have driver. [D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/Control.vhd:35]
WARNING: [Synth 8-3848] Net Const_sel in module/entity Control does not have driver. [D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/Control.vhd:36]
WARNING: [Synth 8-3848] Net Mem_data_sel in module/entity Control does not have driver. [D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/Control.vhd:37]
WARNING: [Synth 8-3848] Net alu_func_sel in module/entity Control does not have driver. [D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/Control.vhd:38]
WARNING: [Synth 8-3848] Net Branch_enable_control in module/entity Control does not have driver. [D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/Control.vhd:42]
WARNING: [Synth 8-3848] Net Branch_mode in module/entity Control does not have driver. [D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/Control.vhd:44]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2680.574 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2680.574 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2680.574 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2680.574 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2704.031 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2719.375 ; gain = 38.801
17 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2719.375 ; gain = 38.801
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Control.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
close_design
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Control.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Control.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Control.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Control.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Control.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Control.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Control.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
synth_design -top Control -part xc7k70tfbv676-3 -lint 
Command: synth_design -top Control -part xc7k70tfbv676-3 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2729.285 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
WARNING: [Synth 8-9112] actual for formal port 'k' is neither a static name nor a globally static expression [D:/Documents/xilinx/CPU-ALU-stuff/shift_register.vhd:53]
INFO: [Synth 8-638] synthesizing module 'Control' [D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/Control.vhd:43]
INFO: [Synth 8-638] synthesizing module 'shift_register' [D:/Documents/xilinx/CPU-ALU-stuff/shift_register.vhd:43]
	Parameter K bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'JK_FF' [D:/Documents/xilinx/CPU-ALU-stuff/JK_FF.vhd:13]
INFO: [Synth 8-226] default block is never used [D:/Documents/xilinx/CPU-ALU-stuff/JK_FF.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'JK_FF' (1#1) [D:/Documents/xilinx/CPU-ALU-stuff/JK_FF.vhd:13]
INFO: [Synth 8-226] default block is never used [D:/Documents/xilinx/CPU-ALU-stuff/shift_register.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'shift_register' (2#1) [D:/Documents/xilinx/CPU-ALU-stuff/shift_register.vhd:43]
INFO: [Synth 8-638] synthesizing module 'nbyfouradder' [D:/Documents/xilinx/CPU-ALU-stuff/fourbyfouradder.vhd:41]
	Parameter k bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'carrylookahead4bit' [D:/Documents/xilinx/CPU-ALU-stuff/carrylookahead-4bit.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'carrylookahead4bit' (3#1) [D:/Documents/xilinx/CPU-ALU-stuff/carrylookahead-4bit.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'nbyfouradder' (4#1) [D:/Documents/xilinx/CPU-ALU-stuff/fourbyfouradder.vhd:41]
INFO: [Synth 8-638] synthesizing module 'nto1mux' [D:/Documents/xilinx/CPU-ALU-stuff/n-to-1-mux.vhd:13]
	Parameter mux_size bound to: 1 - type: integer 
	Parameter bus_width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nto1mux' (5#1) [D:/Documents/xilinx/CPU-ALU-stuff/n-to-1-mux.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Control' (6#1) [D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/Control.vhd:43]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2729.285 ; gain = 0.000
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Mar  4 21:26:54 2024
| Host         : DESKTOP-SMT4I8Q running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+-----------+--------------+----------+
| Rule ID   | # Violations | # Waived |
+-----------+--------------+----------+
| ASSIGN-10 | 2            | 0        |
+-----------+--------------+----------+


WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'Flags' are not read. First unused bit index is 0. 
RTL Name 'Flags', Hierarchy 'Control', File 'D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/Control.vhd', Line 27.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'Instr_in' are not read. First unused bit index is 16. 
RTL Name 'Instr_in', Hierarchy 'Control', File 'D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/Control.vhd', Line 29.
INFO: [Synth 37-85] Total of 2 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2729.285 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2729.285 ; gain = 0.000
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-3
Top: Control
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2729.285 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-9112] actual for formal port 'k' is neither a static name nor a globally static expression [D:/Documents/xilinx/CPU-ALU-stuff/shift_register.vhd:53]
INFO: [Synth 8-638] synthesizing module 'Control' [D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/Control.vhd:43]
INFO: [Synth 8-638] synthesizing module 'shift_register' [D:/Documents/xilinx/CPU-ALU-stuff/shift_register.vhd:43]
	Parameter K bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'JK_FF' [D:/Documents/xilinx/CPU-ALU-stuff/JK_FF.vhd:13]
INFO: [Synth 8-226] default block is never used [D:/Documents/xilinx/CPU-ALU-stuff/JK_FF.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'JK_FF' (0#1) [D:/Documents/xilinx/CPU-ALU-stuff/JK_FF.vhd:13]
INFO: [Synth 8-226] default block is never used [D:/Documents/xilinx/CPU-ALU-stuff/shift_register.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'shift_register' (0#1) [D:/Documents/xilinx/CPU-ALU-stuff/shift_register.vhd:43]
INFO: [Synth 8-638] synthesizing module 'nbyfouradder' [D:/Documents/xilinx/CPU-ALU-stuff/fourbyfouradder.vhd:41]
	Parameter k bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'carrylookahead4bit' [D:/Documents/xilinx/CPU-ALU-stuff/carrylookahead-4bit.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'carrylookahead4bit' (0#1) [D:/Documents/xilinx/CPU-ALU-stuff/carrylookahead-4bit.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'nbyfouradder' (0#1) [D:/Documents/xilinx/CPU-ALU-stuff/fourbyfouradder.vhd:41]
INFO: [Synth 8-638] synthesizing module 'nto1mux' [D:/Documents/xilinx/CPU-ALU-stuff/n-to-1-mux.vhd:13]
	Parameter mux_size bound to: 1 - type: integer 
	Parameter bus_width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nto1mux' (0#1) [D:/Documents/xilinx/CPU-ALU-stuff/n-to-1-mux.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Control' (0#1) [D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/Control.vhd:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2729.285 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2729.285 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2729.285 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2729.285 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2729.285 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2740.371 ; gain = 11.086
17 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2740.371 ; gain = 11.086
close_design
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Control.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
synth_design -top Control -part xc7k70tfbv676-3 -lint 
Command: synth_design -top Control -part xc7k70tfbv676-3 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2748.598 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
WARNING: [Synth 8-9112] actual for formal port 'k' is neither a static name nor a globally static expression [D:/Documents/xilinx/CPU-ALU-stuff/shift_register.vhd:53]
INFO: [Synth 8-638] synthesizing module 'Control' [D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/Control.vhd:43]
INFO: [Synth 8-638] synthesizing module 'shift_register' [D:/Documents/xilinx/CPU-ALU-stuff/shift_register.vhd:43]
	Parameter K bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'JK_FF' [D:/Documents/xilinx/CPU-ALU-stuff/JK_FF.vhd:13]
INFO: [Synth 8-226] default block is never used [D:/Documents/xilinx/CPU-ALU-stuff/JK_FF.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'JK_FF' (1#1) [D:/Documents/xilinx/CPU-ALU-stuff/JK_FF.vhd:13]
INFO: [Synth 8-226] default block is never used [D:/Documents/xilinx/CPU-ALU-stuff/shift_register.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'shift_register' (2#1) [D:/Documents/xilinx/CPU-ALU-stuff/shift_register.vhd:43]
INFO: [Synth 8-638] synthesizing module 'nbyfouradder' [D:/Documents/xilinx/CPU-ALU-stuff/fourbyfouradder.vhd:41]
	Parameter k bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'carrylookahead4bit' [D:/Documents/xilinx/CPU-ALU-stuff/carrylookahead-4bit.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'carrylookahead4bit' (3#1) [D:/Documents/xilinx/CPU-ALU-stuff/carrylookahead-4bit.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'nbyfouradder' (4#1) [D:/Documents/xilinx/CPU-ALU-stuff/fourbyfouradder.vhd:41]
INFO: [Synth 8-638] synthesizing module 'nto1mux' [D:/Documents/xilinx/CPU-ALU-stuff/n-to-1-mux.vhd:13]
	Parameter mux_size bound to: 1 - type: integer 
	Parameter bus_width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nto1mux' (5#1) [D:/Documents/xilinx/CPU-ALU-stuff/n-to-1-mux.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Control' (6#1) [D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/Control.vhd:43]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2748.598 ; gain = 0.000
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Mar  4 21:27:36 2024
| Host         : DESKTOP-SMT4I8Q running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+-----------+--------------+----------+
| Rule ID   | # Violations | # Waived |
+-----------+--------------+----------+
| ASSIGN-10 | 1            | 0        |
+-----------+--------------+----------+


WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'Flags' are not read. First unused bit index is 0. 
RTL Name 'Flags', Hierarchy 'Control', File 'D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/Control.vhd', Line 27.
INFO: [Synth 37-85] Total of 1 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2748.598 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2748.598 ; gain = 0.000
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-3
Top: Control
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2748.598 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-9112] actual for formal port 'k' is neither a static name nor a globally static expression [D:/Documents/xilinx/CPU-ALU-stuff/shift_register.vhd:53]
INFO: [Synth 8-638] synthesizing module 'Control' [D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/Control.vhd:43]
INFO: [Synth 8-638] synthesizing module 'shift_register' [D:/Documents/xilinx/CPU-ALU-stuff/shift_register.vhd:43]
	Parameter K bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'JK_FF' [D:/Documents/xilinx/CPU-ALU-stuff/JK_FF.vhd:13]
INFO: [Synth 8-226] default block is never used [D:/Documents/xilinx/CPU-ALU-stuff/JK_FF.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'JK_FF' (0#1) [D:/Documents/xilinx/CPU-ALU-stuff/JK_FF.vhd:13]
INFO: [Synth 8-226] default block is never used [D:/Documents/xilinx/CPU-ALU-stuff/shift_register.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'shift_register' (0#1) [D:/Documents/xilinx/CPU-ALU-stuff/shift_register.vhd:43]
INFO: [Synth 8-638] synthesizing module 'nbyfouradder' [D:/Documents/xilinx/CPU-ALU-stuff/fourbyfouradder.vhd:41]
	Parameter k bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'carrylookahead4bit' [D:/Documents/xilinx/CPU-ALU-stuff/carrylookahead-4bit.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'carrylookahead4bit' (0#1) [D:/Documents/xilinx/CPU-ALU-stuff/carrylookahead-4bit.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'nbyfouradder' (0#1) [D:/Documents/xilinx/CPU-ALU-stuff/fourbyfouradder.vhd:41]
INFO: [Synth 8-638] synthesizing module 'nto1mux' [D:/Documents/xilinx/CPU-ALU-stuff/n-to-1-mux.vhd:13]
	Parameter mux_size bound to: 1 - type: integer 
	Parameter bus_width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nto1mux' (0#1) [D:/Documents/xilinx/CPU-ALU-stuff/n-to-1-mux.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Control' (0#1) [D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/Control.vhd:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2748.598 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2748.598 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2748.598 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2748.598 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2748.938 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2764.156 ; gain = 15.559
17 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2764.156 ; gain = 15.559
close_design
close [ open D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/CPU.vhd w ]
add_files D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/CPU.vhd
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Control.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Control.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Control.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\CPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Control.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\CPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Control.vhd:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Datapath_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/XILINX/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Datapath_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Datapath_tb_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Datapath_tb_behav xil_defaultlib.Datapath_tb -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/XILINX/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Datapath_tb_behav xil_defaultlib.Datapath_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Datapath_tb_behav -key {Behavioral:sim_1:Functional:Datapath_tb} -tclbatch {Datapath_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Datapath_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Datapath_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2776.410 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
run 100 ns
run 100 ns
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\CPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Control.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\CPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Control.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\CPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Control.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\CPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Control.vhd:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\CPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Datapath.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\CPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Datapath.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
set_property top CPU [current_fileset]
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\CPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Control.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\CPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Control.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\CPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Control.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\CPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Control.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\CPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Control.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\CPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Control.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\CPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Control.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\CPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Control.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\CPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Control.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\CPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Control.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\CPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Control.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\CPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Control.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\CPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Control.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\CPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Control.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\CPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Control.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
synth_design -top CPU -part xc7k70tfbv676-3 -lint 
Command: synth_design -top CPU -part xc7k70tfbv676-3 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2776.410 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
WARNING: [Synth 8-9112] actual for formal port 'k' is neither a static name nor a globally static expression [D:/Documents/xilinx/CPU-ALU-stuff/shift_register.vhd:53]
INFO: [Synth 8-638] synthesizing module 'CPU' [D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/CPU.vhd:18]
INFO: [Synth 8-638] synthesizing module 'Control' [D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/Control.vhd:44]
INFO: [Synth 8-638] synthesizing module 'shift_register' [D:/Documents/xilinx/CPU-ALU-stuff/shift_register.vhd:43]
	Parameter K bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'JK_FF' [D:/Documents/xilinx/CPU-ALU-stuff/JK_FF.vhd:13]
INFO: [Synth 8-226] default block is never used [D:/Documents/xilinx/CPU-ALU-stuff/JK_FF.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'JK_FF' (1#1) [D:/Documents/xilinx/CPU-ALU-stuff/JK_FF.vhd:13]
INFO: [Synth 8-226] default block is never used [D:/Documents/xilinx/CPU-ALU-stuff/shift_register.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'shift_register' (2#1) [D:/Documents/xilinx/CPU-ALU-stuff/shift_register.vhd:43]
INFO: [Synth 8-638] synthesizing module 'nto1mux' [D:/Documents/xilinx/CPU-ALU-stuff/n-to-1-mux.vhd:13]
	Parameter mux_size bound to: 1 - type: integer 
	Parameter bus_width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nto1mux' (3#1) [D:/Documents/xilinx/CPU-ALU-stuff/n-to-1-mux.vhd:13]
INFO: [Synth 8-638] synthesizing module 'nbyfouradder' [D:/Documents/xilinx/CPU-ALU-stuff/fourbyfouradder.vhd:41]
	Parameter k bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'carrylookahead4bit' [D:/Documents/xilinx/CPU-ALU-stuff/carrylookahead-4bit.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'carrylookahead4bit' (4#1) [D:/Documents/xilinx/CPU-ALU-stuff/carrylookahead-4bit.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'nbyfouradder' (5#1) [D:/Documents/xilinx/CPU-ALU-stuff/fourbyfouradder.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Control' (6#1) [D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/Control.vhd:44]
INFO: [Synth 8-638] synthesizing module 'Datapath' [D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/Datapath.vhd:44]
INFO: [Synth 8-638] synthesizing module 'ALU' [D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/ALU.vhd:37]
	Parameter k bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'arithmeticunit' [D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/arithmeticunit.vhd:22]
	Parameter k bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nbitmultiplier' [D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/nbitmultiplier.vhd:41]
	Parameter k bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nbitmultiplier' (7#1) [D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/nbitmultiplier.vhd:41]
INFO: [Synth 8-638] synthesizing module 'shiftunit' [D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/shiftunit.vhd:42]
	Parameter k bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftunit' (8#1) [D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/shiftunit.vhd:42]
INFO: [Synth 8-638] synthesizing module 'nto1mux__parameterized0' [D:/Documents/xilinx/CPU-ALU-stuff/n-to-1-mux.vhd:13]
	Parameter mux_size bound to: 2 - type: integer 
	Parameter bus_width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nto1mux__parameterized0' (8#1) [D:/Documents/xilinx/CPU-ALU-stuff/n-to-1-mux.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'arithmeticunit' (9#1) [D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/arithmeticunit.vhd:22]
INFO: [Synth 8-638] synthesizing module 'logicunit' [D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/logicunit.vhd:18]
	Parameter k bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'logicunit' (10#1) [D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/logicunit.vhd:18]
INFO: [Synth 8-638] synthesizing module 'shift_register__parameterized0' [D:/Documents/xilinx/CPU-ALU-stuff/shift_register.vhd:43]
	Parameter K bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/Documents/xilinx/CPU-ALU-stuff/shift_register.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'shift_register__parameterized0' (10#1) [D:/Documents/xilinx/CPU-ALU-stuff/shift_register.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'ALU' (11#1) [D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/ALU.vhd:37]
INFO: [Synth 8-638] synthesizing module 'register_file' [D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/register_file.vhd:18]
INFO: [Synth 8-638] synthesizing module 'decoder' [D:/Documents/xilinx/CPU-ALU-stuff/decoder.vhd:38]
	Parameter k bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'decoder' (12#1) [D:/Documents/xilinx/CPU-ALU-stuff/decoder.vhd:38]
INFO: [Synth 8-638] synthesizing module 'nto1mux__parameterized1' [D:/Documents/xilinx/CPU-ALU-stuff/n-to-1-mux.vhd:13]
	Parameter mux_size bound to: 3 - type: integer 
	Parameter bus_width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nto1mux__parameterized1' (12#1) [D:/Documents/xilinx/CPU-ALU-stuff/n-to-1-mux.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'register_file' (13#1) [D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/register_file.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'Datapath' (14#1) [D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/Datapath.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'CPU' (15#1) [D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/CPU.vhd:18]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2776.410 ; gain = 0.000
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Mar  4 22:20:09 2024
| Host         : DESKTOP-SMT4I8Q running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+-----------+--------------+----------+
| Rule ID   | # Violations | # Waived |
+-----------+--------------+----------+
| ASSIGN-6  | 1            | 0        |
| ASSIGN-10 | 1            | 0        |
+-----------+--------------+----------+


WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'Flags' are not read. First unused bit index is 0. 
RTL Name 'Flags', Hierarchy 'Control', File 'D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/Control.vhd', Line 28.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'dummy' was assigned but not read. 
RTL Name 'dummy', Hierarchy 'nbitmultiplier', File 'D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/nbitmultiplier.vhd', Line 42.
INFO: [Synth 37-85] Total of 2 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2776.410 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2776.410 ; gain = 0.000
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-3
Top: CPU
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2776.410 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-9112] actual for formal port 'k' is neither a static name nor a globally static expression [D:/Documents/xilinx/CPU-ALU-stuff/shift_register.vhd:53]
INFO: [Synth 8-638] synthesizing module 'CPU' [D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/CPU.vhd:18]
INFO: [Synth 8-638] synthesizing module 'Control' [D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/Control.vhd:44]
INFO: [Synth 8-638] synthesizing module 'shift_register' [D:/Documents/xilinx/CPU-ALU-stuff/shift_register.vhd:43]
	Parameter K bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'JK_FF' [D:/Documents/xilinx/CPU-ALU-stuff/JK_FF.vhd:13]
INFO: [Synth 8-226] default block is never used [D:/Documents/xilinx/CPU-ALU-stuff/JK_FF.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'JK_FF' (0#1) [D:/Documents/xilinx/CPU-ALU-stuff/JK_FF.vhd:13]
INFO: [Synth 8-226] default block is never used [D:/Documents/xilinx/CPU-ALU-stuff/shift_register.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'shift_register' (0#1) [D:/Documents/xilinx/CPU-ALU-stuff/shift_register.vhd:43]
INFO: [Synth 8-638] synthesizing module 'nto1mux' [D:/Documents/xilinx/CPU-ALU-stuff/n-to-1-mux.vhd:13]
	Parameter mux_size bound to: 1 - type: integer 
	Parameter bus_width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nto1mux' (0#1) [D:/Documents/xilinx/CPU-ALU-stuff/n-to-1-mux.vhd:13]
INFO: [Synth 8-638] synthesizing module 'nbyfouradder' [D:/Documents/xilinx/CPU-ALU-stuff/fourbyfouradder.vhd:41]
	Parameter k bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'carrylookahead4bit' [D:/Documents/xilinx/CPU-ALU-stuff/carrylookahead-4bit.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'carrylookahead4bit' (0#1) [D:/Documents/xilinx/CPU-ALU-stuff/carrylookahead-4bit.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'nbyfouradder' (0#1) [D:/Documents/xilinx/CPU-ALU-stuff/fourbyfouradder.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Control' (0#1) [D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/Control.vhd:44]
INFO: [Synth 8-638] synthesizing module 'Datapath' [D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/Datapath.vhd:44]
INFO: [Synth 8-638] synthesizing module 'ALU' [D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/ALU.vhd:37]
	Parameter k bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'arithmeticunit' [D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/arithmeticunit.vhd:22]
	Parameter k bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nbitmultiplier' [D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/nbitmultiplier.vhd:41]
	Parameter k bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nbitmultiplier' (0#1) [D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/nbitmultiplier.vhd:41]
INFO: [Synth 8-638] synthesizing module 'shiftunit' [D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/shiftunit.vhd:42]
	Parameter k bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftunit' (0#1) [D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/shiftunit.vhd:42]
INFO: [Synth 8-638] synthesizing module 'nto1mux__parameterized0' [D:/Documents/xilinx/CPU-ALU-stuff/n-to-1-mux.vhd:13]
	Parameter mux_size bound to: 2 - type: integer 
	Parameter bus_width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nto1mux__parameterized0' (0#1) [D:/Documents/xilinx/CPU-ALU-stuff/n-to-1-mux.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'arithmeticunit' (0#1) [D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/arithmeticunit.vhd:22]
INFO: [Synth 8-638] synthesizing module 'logicunit' [D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/logicunit.vhd:18]
	Parameter k bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'logicunit' (0#1) [D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/logicunit.vhd:18]
INFO: [Synth 8-638] synthesizing module 'shift_register__parameterized0' [D:/Documents/xilinx/CPU-ALU-stuff/shift_register.vhd:43]
	Parameter K bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/Documents/xilinx/CPU-ALU-stuff/shift_register.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'shift_register__parameterized0' (0#1) [D:/Documents/xilinx/CPU-ALU-stuff/shift_register.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'ALU' (0#1) [D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/ALU.vhd:37]
INFO: [Synth 8-638] synthesizing module 'register_file' [D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/register_file.vhd:18]
INFO: [Synth 8-638] synthesizing module 'decoder' [D:/Documents/xilinx/CPU-ALU-stuff/decoder.vhd:38]
	Parameter k bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'decoder' (0#1) [D:/Documents/xilinx/CPU-ALU-stuff/decoder.vhd:38]
INFO: [Synth 8-638] synthesizing module 'nto1mux__parameterized1' [D:/Documents/xilinx/CPU-ALU-stuff/n-to-1-mux.vhd:13]
	Parameter mux_size bound to: 3 - type: integer 
	Parameter bus_width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nto1mux__parameterized1' (0#1) [D:/Documents/xilinx/CPU-ALU-stuff/n-to-1-mux.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'register_file' (0#1) [D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/register_file.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'Datapath' (0#1) [D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/Datapath.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'CPU' (0#1) [D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/CPU.vhd:18]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2776.410 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2776.410 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2776.410 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 2776.410 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2776.410 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2786.141 ; gain = 9.730
42 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2786.141 ; gain = 9.730
close_design
reset_run synth_1
INFO: [Project 1-1160] Copying file D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.runs/synth_1/Datapath.dcp to D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/utils_1/imports/synth_1 and adding it to utils fileset
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\CPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Control.vhd:]
launch_runs synth_1 -jobs 12
ERROR: [Common 17-180] Spawn failed: No error
[Mon Mar  4 22:24:17 2024] Launched synth_1...
Run output will be captured here: D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.runs/synth_1/runme.log
ERROR: [Common 17-39] 'launch_runs' failed due to earlier errors.
launch_runs impl_1 -jobs 12
[Mon Mar  4 22:25:02 2024] Launched impl_1...
Run output will be captured here: D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\CPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Control.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\CPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.srcs\sources_1\new\Control.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Datapath_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/XILINX/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Datapath_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Datapath_tb_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Datapath_tb_behav xil_defaultlib.Datapath_tb -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/XILINX/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Datapath_tb_behav xil_defaultlib.Datapath_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Datapath_tb_behav -key {Behavioral:sim_1:Functional:Datapath_tb} -tclbatch {Datapath_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Datapath_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Datapath_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Wavedata 42-604] Simulation restarted
run 100 ns
run 100 ns
restart
INFO: [Wavedata 42-604] Simulation restarted
run 100 ns
run 100 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar  4 22:35:31 2024...
