// Seed: 3380989762
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_6, id_7, id_8;
  wand id_9;
  assign id_8 = id_7;
  always id_8 = id_6;
  assign id_1 = 1 - id_2;
  assign id_9 = 1;
  initial
    #1
    `define pp_10 0
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    inout uwire id_2
);
  assign id_2 = id_0;
  wire id_4;
  wor  id_5, id_6 = 1;
  module_0(
      id_4, id_6, id_4, id_4, id_6
  );
endmodule
