Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto cf2f780e0a68421ea4c2c659544d75d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Booth_RA_Mul_ppl_tb_behav xil_defaultlib.Booth_RA_Mul_ppl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v" Line 4549. Module RA_Mul_ppl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v" Line 1. Module BoothEncoder_radix4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v" Line 251. Module PPGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v" Line 675. Module PPLRegs1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v" Line 894. Module Reduction_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v" Line 865. Module HA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v" Line 874. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v" Line 874. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v" Line 874. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v" Line 874. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v" Line 874. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v" Line 874. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v" Line 874. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v" Line 874. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v" Line 874. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v" Line 874. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v" Line 874. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v" Line 874. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v" Line 874. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v" Line 874. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v" Line 874. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v" Line 874. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v" Line 874. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v" Line 874. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v" Line 874. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v" Line 874. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v" Line 874. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v" Line 865. Module HA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v" Line 874. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v" Line 874. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v" Line 874. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v" Line 874. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v" Line 874. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v" Line 865. Module HA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v" Line 874. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v" Line 874. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v" Line 865. Module HA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v" Line 874. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v" Line 874. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v" Line 874. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v" Line 874. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v" Line 874. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v" Line 874. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v" Line 874. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v" Line 874. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v" Line 874. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v" Line 874. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v" Line 874. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v" Line 874. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v" Line 874. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v" Line 874. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v" Line 1822. Module Reduction_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v" Line 865. Module HA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v" Line 874. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v" Line 874. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v" Line 874. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v" Line 874. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v" Line 874. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v" Line 874. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v" Line 874. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v" Line 874. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v" Line 874. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v" Line 874. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v" Line 865. Module HA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v" Line 874. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v" Line 865. Module HA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v" Line 874. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v" Line 874. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v" Line 874. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v" Line 874. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v" Line 874. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v" Line 874. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v" Line 874. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v" Line 874. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v" Line 874. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v" Line 874. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v" Line 874. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v" Line 865. Module HA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v" Line 874. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v" Line 874. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v" Line 874. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v" Line 874. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v" Line 874. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v" Line 874. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v" Line 874. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v" Line 2604. Module Reduction_3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v" Line 865. Module HA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v" Line 874. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v" Line 874. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v" Line 874. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v" Line 874. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v" Line 874. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v" Line 874. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v" Line 874. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v" Line 874. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v" Line 874. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v" Line 874. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v" Line 874. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v" Line 874. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v" Line 874. Module FA doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BoothEncoder_radix4
Compiling module xil_defaultlib.PPGen
Compiling module xil_defaultlib.PPLRegs1
Compiling module xil_defaultlib.HA
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.Reduction_1
Compiling module xil_defaultlib.Reduction_2
Compiling module xil_defaultlib.Reduction_3
Compiling module xil_defaultlib.Reduction_4
Compiling module xil_defaultlib.PPLRegs2
Compiling module xil_defaultlib.CLA4bit
Compiling module xil_defaultlib.CLA16bit
Compiling module xil_defaultlib.CLA28bit
Compiling module xil_defaultlib.TailAdder
Compiling module xil_defaultlib.PPLRegs3
Compiling module xil_defaultlib.RA_Mul_ppl
Compiling module xil_defaultlib.Booth_RA_Mul_ppl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Booth_RA_Mul_ppl_tb_behav
