# Generated by Yosys 0.7 (git sha1 61f6811)

.model FA
.inputs a b cin
.outputs s co
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=a I1=b I2=cin I3=$false O=co
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:47"
.param LUT_INIT 11101000
.gate SB_LUT4 I0=a I1=b I2=cin I3=$false O=s
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:47"
.param LUT_INIT 10010110
.end
