CG_UPLL_FUNC_CNTL,VAR_0
CG_UPLL_FUNC_CNTL_2,VAR_1
CHIP_RS780,VAR_2
CHIP_RV670,VAR_3
DCLK_SRC_SEL,FUNC_0
DCLK_SRC_SEL_MASK,VAR_4
GFX_MACRO_BYPASS_CNTL,VAR_5
UPLL_BYPASS_CNTL,VAR_6
UPLL_BYPASS_EN_MASK,VAR_7
UPLL_CTLREQ_MASK,VAR_8
UPLL_DIVEN2_MASK,VAR_9
UPLL_DIVEN_MASK,VAR_10
UPLL_FB_DIV,FUNC_1
UPLL_FB_DIV_MASK,VAR_11
UPLL_REFCLK_SRC_SEL_MASK,VAR_12
UPLL_REF_DIV,FUNC_2
UPLL_REF_DIV_MASK,VAR_13
UPLL_RESET_MASK,VAR_14
UPLL_SLEEP_MASK,VAR_15
UPLL_SW_HILEN,FUNC_3
UPLL_SW_HILEN2,FUNC_4
UPLL_SW_LOLEN,FUNC_5
UPLL_SW_LOLEN2,FUNC_6
UPLL_SW_MASK,VAR_16
VCLK_SRC_SEL,FUNC_7
VCLK_SRC_SEL_MASK,VAR_17
WREG32_P,FUNC_8
mdelay,FUNC_9
radeon_uvd_calc_upll_dividers,FUNC_10
radeon_uvd_send_upll_ctlreq,FUNC_11
r600_set_uvd_clocks,FUNC_12
rdev,VAR_18
vclk,VAR_19
dclk,VAR_20
fb_div,VAR_21
ref_div,VAR_22
vclk_div,VAR_23
dclk_div,VAR_24
r,VAR_25
