

================================================================
== Vivado HLS Report for 'zhan_suen'
================================================================
* Date:           Fri Jul  7 13:36:03 2017

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        bram_interface
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.08|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  901|  901|  902|  902|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  900|  900|         9|          -|          -|   100|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 10
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_11 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([100 x i32]* %input_r) nounwind, !map !0

ST_1: stg_12 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([100 x i32]* %result) nounwind, !map !6

ST_1: stg_13 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 %y) nounwind, !map !10

ST_1: stg_14 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @zhan_suen_str) nounwind

ST_1: y_read [1/1] 1.00ns
:4  %y_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %y) nounwind

ST_1: stg_16 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecInterface([100 x i32]* %result, [5 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_17 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecInterface([100 x i32]* %input_r, [5 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_18 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_19 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecInterface(i32 %y, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_20 [1/1] 1.57ns
:9  br label %1


 <State 2>: 2.71ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i7 [ 0, %0 ], [ %i_1, %2 ]

ST_2: exitcond [1/1] 1.97ns
:1  %exitcond = icmp eq i7 %i, -28

ST_2: empty [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

ST_2: i_1 [1/1] 1.72ns
:3  %i_1 = add i7 %i, 1

ST_2: stg_25 [1/1] 0.00ns
:4  br i1 %exitcond, label %3, label %2

ST_2: tmp [1/1] 0.00ns
:0  %tmp = zext i7 %i to i64

ST_2: input_addr [1/1] 0.00ns
:1  %input_addr = getelementptr [100 x i32]* %input_r, i64 0, i64 %tmp

ST_2: input_load [2/2] 2.71ns
:2  %input_load = load i32* %input_addr, align 4

ST_2: stg_29 [1/1] 0.00ns
:0  ret void


 <State 3>: 2.71ns
ST_3: input_load [1/2] 2.71ns
:2  %input_load = load i32* %input_addr, align 4


 <State 4>: 6.08ns
ST_4: tmp_1 [6/6] 6.08ns
:3  %tmp_1 = mul nsw i32 %input_load, %y_read


 <State 5>: 6.08ns
ST_5: tmp_1 [5/6] 6.08ns
:3  %tmp_1 = mul nsw i32 %input_load, %y_read


 <State 6>: 6.08ns
ST_6: tmp_1 [4/6] 6.08ns
:3  %tmp_1 = mul nsw i32 %input_load, %y_read


 <State 7>: 6.08ns
ST_7: tmp_1 [3/6] 6.08ns
:3  %tmp_1 = mul nsw i32 %input_load, %y_read


 <State 8>: 6.08ns
ST_8: tmp_1 [2/6] 6.08ns
:3  %tmp_1 = mul nsw i32 %input_load, %y_read


 <State 9>: 6.08ns
ST_9: tmp_1 [1/6] 6.08ns
:3  %tmp_1 = mul nsw i32 %input_load, %y_read


 <State 10>: 2.71ns
ST_10: result_addr [1/1] 0.00ns
:4  %result_addr = getelementptr [100 x i32]* %result, i64 0, i64 %tmp

ST_10: stg_38 [1/1] 2.71ns
:5  store i32 %tmp_1, i32* %result_addr, align 4

ST_10: stg_39 [1/1] 0.00ns
:6  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x7f4ba2b027a0; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ result]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; mode=0x7f4ba2b039c0; pingpong=0; private_global=0; MemPort=[03]; IO mode=bram:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f4ba2d2b590; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_11      (specbitsmap      ) [ 00000000000]
stg_12      (specbitsmap      ) [ 00000000000]
stg_13      (specbitsmap      ) [ 00000000000]
stg_14      (spectopmodule    ) [ 00000000000]
y_read      (read             ) [ 00111111111]
stg_16      (specinterface    ) [ 00000000000]
stg_17      (specinterface    ) [ 00000000000]
stg_18      (specinterface    ) [ 00000000000]
stg_19      (specinterface    ) [ 00000000000]
stg_20      (br               ) [ 01111111111]
i           (phi              ) [ 00100000000]
exitcond    (icmp             ) [ 00111111111]
empty       (speclooptripcount) [ 00000000000]
i_1         (add              ) [ 01111111111]
stg_25      (br               ) [ 00000000000]
tmp         (zext             ) [ 00011111111]
input_addr  (getelementptr    ) [ 00010000000]
stg_29      (ret              ) [ 00000000000]
input_load  (load             ) [ 00001111110]
tmp_1       (mul              ) [ 00000000001]
result_addr (getelementptr    ) [ 00000000000]
stg_38      (store            ) [ 00000000000]
stg_39      (br               ) [ 01111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="result">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="y">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="zhan_suen_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="y_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="32" slack="0"/>
<pin id="40" dir="0" index="1" bw="32" slack="0"/>
<pin id="41" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_read/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="input_addr_gep_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="0" index="1" bw="1" slack="0"/>
<pin id="47" dir="0" index="2" bw="7" slack="0"/>
<pin id="48" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/2 "/>
</bind>
</comp>

<comp id="51" class="1004" name="grp_access_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="7" slack="0"/>
<pin id="53" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="54" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/2 "/>
</bind>
</comp>

<comp id="56" class="1004" name="result_addr_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="7" slack="8"/>
<pin id="60" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_addr/10 "/>
</bind>
</comp>

<comp id="63" class="1004" name="stg_38_access_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="7" slack="0"/>
<pin id="65" dir="0" index="1" bw="32" slack="1"/>
<pin id="66" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_38/10 "/>
</bind>
</comp>

<comp id="68" class="1005" name="i_reg_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="7" slack="1"/>
<pin id="70" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="72" class="1004" name="i_phi_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="1"/>
<pin id="74" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="75" dir="0" index="2" bw="7" slack="0"/>
<pin id="76" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="77" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="exitcond_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="7" slack="0"/>
<pin id="81" dir="0" index="1" bw="6" slack="0"/>
<pin id="82" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="i_1_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="7" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="tmp_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="7" slack="0"/>
<pin id="93" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="1"/>
<pin id="98" dir="0" index="1" bw="32" slack="3"/>
<pin id="99" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="100" class="1005" name="y_read_reg_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="3"/>
<pin id="102" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="y_read "/>
</bind>
</comp>

<comp id="108" class="1005" name="i_1_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="7" slack="0"/>
<pin id="110" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="113" class="1005" name="tmp_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="64" slack="8"/>
<pin id="115" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="118" class="1005" name="input_addr_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="7" slack="1"/>
<pin id="120" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="123" class="1005" name="input_load_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="1"/>
<pin id="125" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="128" class="1005" name="tmp_1_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="1"/>
<pin id="130" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="42"><net_src comp="12" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="4" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="49"><net_src comp="0" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="36" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="55"><net_src comp="44" pin="3"/><net_sink comp="51" pin=0"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="36" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="56" pin="3"/><net_sink comp="63" pin=0"/></net>

<net id="71"><net_src comp="26" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="78"><net_src comp="68" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="83"><net_src comp="72" pin="4"/><net_sink comp="79" pin=0"/></net>

<net id="84"><net_src comp="28" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="89"><net_src comp="72" pin="4"/><net_sink comp="85" pin=0"/></net>

<net id="90"><net_src comp="34" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="94"><net_src comp="72" pin="4"/><net_sink comp="91" pin=0"/></net>

<net id="95"><net_src comp="91" pin="1"/><net_sink comp="44" pin=2"/></net>

<net id="103"><net_src comp="38" pin="2"/><net_sink comp="100" pin=0"/></net>

<net id="104"><net_src comp="100" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="111"><net_src comp="85" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="112"><net_src comp="108" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="116"><net_src comp="91" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="117"><net_src comp="113" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="121"><net_src comp="44" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="122"><net_src comp="118" pin="1"/><net_sink comp="51" pin=0"/></net>

<net id="126"><net_src comp="51" pin="2"/><net_sink comp="123" pin=0"/></net>

<net id="127"><net_src comp="123" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="131"><net_src comp="96" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="132"><net_src comp="128" pin="1"/><net_sink comp="63" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
		exitcond : 1
		i_1 : 1
		stg_25 : 2
		tmp : 1
		input_addr : 2
		input_load : 3
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		stg_38 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|---------|
| Operation|  Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|-------------------|---------|---------|---------|
|    add   |     i_1_fu_85     |    0    |    0    |    7    |
|----------|-------------------|---------|---------|---------|
|    mul   |     grp_fu_96     |    4    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   icmp   |   exitcond_fu_79  |    0    |    0    |    3    |
|----------|-------------------|---------|---------|---------|
|   read   | y_read_read_fu_38 |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   zext   |     tmp_fu_91     |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   Total  |                   |    4    |    0    |    10   |
|----------|-------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|    i_1_reg_108   |    7   |
|     i_reg_68     |    7   |
|input_addr_reg_118|    7   |
|input_load_reg_123|   32   |
|   tmp_1_reg_128  |   32   |
|    tmp_reg_113   |   64   |
|  y_read_reg_100  |   32   |
+------------------+--------+
|       Total      |   181  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_51 |  p0  |   2  |   7  |   14   ||    7    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   14   ||  1.571  ||    7    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |    0   |   10   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    7   |
|  Register |    -   |    -   |   181  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    1   |   181  |   17   |
+-----------+--------+--------+--------+--------+
