

================================================================
== Vivado HLS Report for 'AXIM2Mat'
================================================================
* Date:           Mon Apr  6 16:35:13 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        HLS_SimpleDesign
* Solution:       conv
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.268 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    | min |   max   |   Type  |
    +---------+---------+-----------+-----------+-----+---------+---------+
    |        1|  2076841| 10.000 ns | 20.768 ms |    1|  2076841|   none  |
    +---------+---------+-----------+-----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- loop_pixel     |        0|  2076840| 3 ~ 1923 |          -|          -| 0 ~ 1080 |    no    |
        | + loop_pixel.1  |        0|     1920|         2|          1|          1| 0 ~ 1920 |    yes   |
        +-----------------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    182|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    123|    -|
|Register         |        -|      -|     184|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     184|    305|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln178_fu_201_p2               |     +    |      0|  0|  29|          22|          22|
    |col_V_fu_191_p2                   |     +    |      0|  0|  39|          32|           1|
    |row_V_fu_150_p2                   |     +    |      0|  0|  39|          32|           1|
    |ret_V_fu_180_p2                   |     -    |      0|  0|  29|          22|          22|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln174_fu_145_p2              |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln175_fu_186_p2              |   icmp   |      0|  0|  18|          32|          32|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 182|         178|         116|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  27|          5|    1|          5|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |img_cols_V_blk_n         |   9|          2|    1|          2|
    |img_cols_V_out_blk_n     |   9|          2|    1|          2|
    |img_data_stream_V_blk_n  |   9|          2|    1|          2|
    |img_rows_V_blk_n         |   9|          2|    1|          2|
    |img_rows_V_out_blk_n     |   9|          2|    1|          2|
    |real_start               |   9|          2|    1|          2|
    |t_V_3_reg_126            |   9|          2|   32|         64|
    |t_V_reg_115              |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 123|         26|   73|        150|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   4|   0|    4|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |cols_V_reg_216           |  32|   0|   32|          0|
    |icmp_ln175_reg_235       |   1|   0|    1|          0|
    |ret_V_reg_230            |  15|   0|   22|          7|
    |row_V_reg_225            |  32|   0|   32|          0|
    |rows_V_reg_211           |  32|   0|   32|          0|
    |start_once_reg           |   1|   0|    1|          0|
    |t_V_3_reg_126            |  32|   0|   32|          0|
    |t_V_reg_115              |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 184|   0|  191|          7|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+--------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs |      AXIM2Mat     | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs |      AXIM2Mat     | return value |
|ap_start                  |  in |    1| ap_ctrl_hs |      AXIM2Mat     | return value |
|start_full_n              |  in |    1| ap_ctrl_hs |      AXIM2Mat     | return value |
|ap_done                   | out |    1| ap_ctrl_hs |      AXIM2Mat     | return value |
|ap_continue               |  in |    1| ap_ctrl_hs |      AXIM2Mat     | return value |
|ap_idle                   | out |    1| ap_ctrl_hs |      AXIM2Mat     | return value |
|ap_ready                  | out |    1| ap_ctrl_hs |      AXIM2Mat     | return value |
|start_out                 | out |    1| ap_ctrl_hs |      AXIM2Mat     | return value |
|start_write               | out |    1| ap_ctrl_hs |      AXIM2Mat     | return value |
|fb_address0               | out |   21|  ap_memory |         fb        |     array    |
|fb_ce0                    | out |    1|  ap_memory |         fb        |     array    |
|fb_q0                     |  in |    8|  ap_memory |         fb        |     array    |
|img_rows_V_dout           |  in |   12|   ap_fifo  |     img_rows_V    |    pointer   |
|img_rows_V_empty_n        |  in |    1|   ap_fifo  |     img_rows_V    |    pointer   |
|img_rows_V_read           | out |    1|   ap_fifo  |     img_rows_V    |    pointer   |
|img_cols_V_dout           |  in |   12|   ap_fifo  |     img_cols_V    |    pointer   |
|img_cols_V_empty_n        |  in |    1|   ap_fifo  |     img_cols_V    |    pointer   |
|img_cols_V_read           | out |    1|   ap_fifo  |     img_cols_V    |    pointer   |
|img_data_stream_V_din     | out |    8|   ap_fifo  | img_data_stream_V |    pointer   |
|img_data_stream_V_full_n  |  in |    1|   ap_fifo  | img_data_stream_V |    pointer   |
|img_data_stream_V_write   | out |    1|   ap_fifo  | img_data_stream_V |    pointer   |
|img_rows_V_out_din        | out |   12|   ap_fifo  |   img_rows_V_out  |    pointer   |
|img_rows_V_out_full_n     |  in |    1|   ap_fifo  |   img_rows_V_out  |    pointer   |
|img_rows_V_out_write      | out |    1|   ap_fifo  |   img_rows_V_out  |    pointer   |
|img_cols_V_out_din        | out |   12|   ap_fifo  |   img_cols_V_out  |    pointer   |
|img_cols_V_out_full_n     |  in |    1|   ap_fifo  |   img_cols_V_out  |    pointer   |
|img_cols_V_out_write      | out |    1|   ap_fifo  |   img_cols_V_out  |    pointer   |
+--------------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 5 4 
4 --> 3 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.26>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i8* %img_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecInterface(i12* %img_cols_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 7 'specinterface' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecInterface(i12* %img_rows_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 8 'specinterface' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (3.63ns)   --->   "%img_rows_V_read = call i12 @_ssdm_op_Read.ap_fifo.i12P(i12* %img_rows_V)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:203]   --->   Operation 9 'read' 'img_rows_V_read' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (3.63ns)   --->   "%img_cols_V_read = call i12 @_ssdm_op_Read.ap_fifo.i12P(i12* %img_cols_V)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:203]   --->   Operation 10 'read' 'img_cols_V_read' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecInterface(i12* %img_rows_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 11 'specinterface' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i12P(i12* %img_rows_V_out, i12 %img_rows_V_read)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:203]   --->   Operation 12 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecInterface(i12* %img_cols_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 13 'specinterface' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i12P(i12* %img_cols_V_out, i12 %img_cols_V_read)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:203]   --->   Operation 14 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%rows_V = sext i12 %img_rows_V_read to i32" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:206]   --->   Operation 15 'sext' 'rows_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%cols_V = sext i12 %img_cols_V_read to i32" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:206]   --->   Operation 16 'sext' 'cols_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.76ns)   --->   "br label %0" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:174->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:206]   --->   Operation 17 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.45>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%t_V = phi i32 [ 0, %entry ], [ %row_V, %loop_pixel_end ]"   --->   Operation 18 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (2.47ns)   --->   "%icmp_ln174 = icmp eq i32 %t_V, %rows_V" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:174->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:206]   --->   Operation 19 'icmp' 'icmp_ln174' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 1080, i64 0)"   --->   Operation 20 'speclooptripcount' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (2.55ns)   --->   "%row_V = add i32 %t_V, 1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:174->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:206]   --->   Operation 21 'add' 'row_V' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %icmp_ln174, label %.exit, label %loop_pixel_begin" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:174->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:206]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str7) nounwind" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:174->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:206]   --->   Operation 23 'specloopname' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_12_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str7)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:174->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:206]   --->   Operation 24 'specregionbegin' 'tmp_12_i_i' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln1352 = trunc i32 %t_V to i11" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:178->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:206]   --->   Operation 25 'trunc' 'trunc_ln1352' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%shl_ln = call i22 @_ssdm_op_BitConcatenate.i22.i11.i11(i11 %trunc_ln1352, i11 0)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:178->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:206]   --->   Operation 26 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln1352_1 = trunc i32 %t_V to i15" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:178->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:206]   --->   Operation 27 'trunc' 'trunc_ln1352_1' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%shl_ln1352_2 = call i22 @_ssdm_op_BitConcatenate.i22.i15.i7(i15 %trunc_ln1352_1, i7 0)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:178->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:206]   --->   Operation 28 'bitconcatenate' 'shl_ln1352_2' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (2.25ns)   --->   "%ret_V = sub i22 %shl_ln, %shl_ln1352_2" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:178->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:206]   --->   Operation 29 'sub' 'ret_V' <Predicate = (!icmp_ln174)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.76ns)   --->   "br label %1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:175->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:206]   --->   Operation 30 'br' <Predicate = (!icmp_ln174)> <Delay = 1.76>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 31 'ret' <Predicate = (icmp_ln174)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.50>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%t_V_3 = phi i32 [ 0, %loop_pixel_begin ], [ %col_V, %hls_label_0_begin ]"   --->   Operation 32 'phi' 't_V_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (2.47ns)   --->   "%icmp_ln175 = icmp eq i32 %t_V_3, %cols_V" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:175->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:206]   --->   Operation 33 'icmp' 'icmp_ln175' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 1920, i64 0)"   --->   Operation 34 'speclooptripcount' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (2.55ns)   --->   "%col_V = add i32 %t_V_3, 1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:175->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:206]   --->   Operation 35 'add' 'col_V' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "br i1 %icmp_ln175, label %loop_pixel_end, label %hls_label_0_begin" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:175->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:206]   --->   Operation 36 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln178 = trunc i32 %t_V_3 to i22" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:178->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:206]   --->   Operation 37 'trunc' 'trunc_ln178' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (2.25ns)   --->   "%add_ln178 = add i22 %trunc_ln178, %ret_V" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:178->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:206]   --->   Operation 38 'add' 'add_ln178' <Predicate = (!icmp_ln175)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln178 = sext i22 %add_ln178 to i64" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:178->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:206]   --->   Operation 39 'sext' 'sext_ln178' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%fb_addr = getelementptr [2073600 x i8]* %fb, i64 0, i64 %sext_ln178" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:178->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:206]   --->   Operation 40 'getelementptr' 'fb_addr' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_3 : Operation 41 [2/2] (3.25ns)   --->   "%fb_pix = load i8* %fb_addr, align 1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:178->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:206]   --->   Operation 41 'load' 'fb_pix' <Predicate = (!icmp_ln175)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>

State 4 <SV = 3> <Delay = 6.88>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_13_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str40)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:175->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:206]   --->   Operation 42 'specregionbegin' 'tmp_13_i_i' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:177->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:206]   --->   Operation 43 'specpipeline' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_4 : Operation 44 [1/2] (3.25ns)   --->   "%fb_pix = load i8* %fb_addr, align 1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:178->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:206]   --->   Operation 44 'load' 'fb_pix' <Predicate = (!icmp_ln175)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_14_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str41)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:696->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:186->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:206]   --->   Operation 45 'specregionbegin' 'tmp_14_i_i' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:700->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:186->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:206]   --->   Operation 46 'specprotocol' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img_data_stream_V, i8 %fb_pix)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:703->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:186->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:206]   --->   Operation 47 'write' <Predicate = (!icmp_ln175)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%empty_64 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str41, i32 %tmp_14_i_i)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:705->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:186->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:206]   --->   Operation 48 'specregionend' 'empty_64' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%empty_65 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str40, i32 %tmp_13_i_i)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:187->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:206]   --->   Operation 49 'specregionend' 'empty_65' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "br label %1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:175->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:206]   --->   Operation 50 'br' <Predicate = (!icmp_ln175)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%empty_66 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str7, i32 %tmp_12_i_i)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:188->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:206]   --->   Operation 51 'specregionend' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "br label %0" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:174->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:206]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fb]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ img_rows_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_cols_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_rows_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_cols_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty              (specinterface    ) [ 000000]
empty_58           (specinterface    ) [ 000000]
empty_59           (specinterface    ) [ 000000]
img_rows_V_read    (read             ) [ 000000]
img_cols_V_read    (read             ) [ 000000]
empty_60           (specinterface    ) [ 000000]
write_ln203        (write            ) [ 000000]
empty_61           (specinterface    ) [ 000000]
write_ln203        (write            ) [ 000000]
rows_V             (sext             ) [ 001111]
cols_V             (sext             ) [ 001111]
br_ln174           (br               ) [ 011111]
t_V                (phi              ) [ 001000]
icmp_ln174         (icmp             ) [ 001111]
empty_62           (speclooptripcount) [ 000000]
row_V              (add              ) [ 011111]
br_ln174           (br               ) [ 000000]
specloopname_ln174 (specloopname     ) [ 000000]
tmp_12_i_i         (specregionbegin  ) [ 000111]
trunc_ln1352       (trunc            ) [ 000000]
shl_ln             (bitconcatenate   ) [ 000000]
trunc_ln1352_1     (trunc            ) [ 000000]
shl_ln1352_2       (bitconcatenate   ) [ 000000]
ret_V              (sub              ) [ 000110]
br_ln175           (br               ) [ 001111]
ret_ln0            (ret              ) [ 000000]
t_V_3              (phi              ) [ 000100]
icmp_ln175         (icmp             ) [ 001111]
empty_63           (speclooptripcount) [ 000000]
col_V              (add              ) [ 001111]
br_ln175           (br               ) [ 000000]
trunc_ln178        (trunc            ) [ 000000]
add_ln178          (add              ) [ 000000]
sext_ln178         (sext             ) [ 000000]
fb_addr            (getelementptr    ) [ 000110]
tmp_13_i_i         (specregionbegin  ) [ 000000]
specpipeline_ln177 (specpipeline     ) [ 000000]
fb_pix             (load             ) [ 000000]
tmp_14_i_i         (specregionbegin  ) [ 000000]
specprotocol_ln700 (specprotocol     ) [ 000000]
write_ln703        (write            ) [ 000000]
empty_64           (specregionend    ) [ 000000]
empty_65           (specregionend    ) [ 000000]
br_ln175           (br               ) [ 001111]
empty_66           (specregionend    ) [ 000000]
br_ln174           (br               ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fb">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fb"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="img_rows_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_rows_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="img_cols_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_cols_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="img_data_stream_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="img_rows_V_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_rows_V_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="img_cols_V_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_cols_V_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i12P"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i12P"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i11.i11"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i15.i7"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str40"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str41"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="img_rows_V_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="12" slack="0"/>
<pin id="68" dir="0" index="1" bw="12" slack="0"/>
<pin id="69" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_rows_V_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="img_cols_V_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="12" slack="0"/>
<pin id="74" dir="0" index="1" bw="12" slack="0"/>
<pin id="75" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_cols_V_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="write_ln203_write_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="12" slack="0"/>
<pin id="81" dir="0" index="2" bw="12" slack="0"/>
<pin id="82" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln203/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="write_ln203_write_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="12" slack="0"/>
<pin id="89" dir="0" index="2" bw="12" slack="0"/>
<pin id="90" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln203/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="write_ln703_write_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="0" slack="0"/>
<pin id="96" dir="0" index="1" bw="8" slack="0"/>
<pin id="97" dir="0" index="2" bw="8" slack="0"/>
<pin id="98" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln703/4 "/>
</bind>
</comp>

<comp id="101" class="1004" name="fb_addr_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="8" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="22" slack="0"/>
<pin id="105" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fb_addr/3 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_access_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="21" slack="0"/>
<pin id="110" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fb_pix/3 "/>
</bind>
</comp>

<comp id="115" class="1005" name="t_V_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="1"/>
<pin id="117" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="119" class="1004" name="t_V_phi_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="1"/>
<pin id="121" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="32" slack="0"/>
<pin id="123" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/2 "/>
</bind>
</comp>

<comp id="126" class="1005" name="t_V_3_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="1"/>
<pin id="128" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_V_3 (phireg) "/>
</bind>
</comp>

<comp id="130" class="1004" name="t_V_3_phi_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="1"/>
<pin id="132" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="32" slack="0"/>
<pin id="134" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_3/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="rows_V_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="12" slack="0"/>
<pin id="139" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rows_V/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="cols_V_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="12" slack="0"/>
<pin id="143" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="cols_V/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="icmp_ln174_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="1"/>
<pin id="148" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln174/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="row_V_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_V/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="trunc_ln1352_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1352/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="shl_ln_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="22" slack="0"/>
<pin id="162" dir="0" index="1" bw="11" slack="0"/>
<pin id="163" dir="0" index="2" bw="1" slack="0"/>
<pin id="164" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="trunc_ln1352_1_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1352_1/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="shl_ln1352_2_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="22" slack="0"/>
<pin id="174" dir="0" index="1" bw="15" slack="0"/>
<pin id="175" dir="0" index="2" bw="1" slack="0"/>
<pin id="176" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1352_2/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="ret_V_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="22" slack="0"/>
<pin id="182" dir="0" index="1" bw="22" slack="0"/>
<pin id="183" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="icmp_ln175_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="2"/>
<pin id="189" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln175/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="col_V_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_V/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="trunc_ln178_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="0"/>
<pin id="199" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln178/3 "/>
</bind>
</comp>

<comp id="201" class="1004" name="add_ln178_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="22" slack="0"/>
<pin id="203" dir="0" index="1" bw="22" slack="1"/>
<pin id="204" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln178/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="sext_ln178_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="22" slack="0"/>
<pin id="208" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln178/3 "/>
</bind>
</comp>

<comp id="211" class="1005" name="rows_V_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="1"/>
<pin id="213" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rows_V "/>
</bind>
</comp>

<comp id="216" class="1005" name="cols_V_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="2"/>
<pin id="218" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="cols_V "/>
</bind>
</comp>

<comp id="221" class="1005" name="icmp_ln174_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="1"/>
<pin id="223" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln174 "/>
</bind>
</comp>

<comp id="225" class="1005" name="row_V_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="row_V "/>
</bind>
</comp>

<comp id="230" class="1005" name="ret_V_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="22" slack="1"/>
<pin id="232" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="ret_V "/>
</bind>
</comp>

<comp id="235" class="1005" name="icmp_ln175_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="1"/>
<pin id="237" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln175 "/>
</bind>
</comp>

<comp id="239" class="1005" name="col_V_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="0"/>
<pin id="241" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="col_V "/>
</bind>
</comp>

<comp id="244" class="1005" name="fb_addr_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="21" slack="1"/>
<pin id="246" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="fb_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="70"><net_src comp="26" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="26" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="28" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="8" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="85"><net_src comp="66" pin="2"/><net_sink comp="78" pin=2"/></net>

<net id="91"><net_src comp="28" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="10" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="93"><net_src comp="72" pin="2"/><net_sink comp="86" pin=2"/></net>

<net id="99"><net_src comp="62" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="6" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="0" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="32" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="113"><net_src comp="108" pin="3"/><net_sink comp="94" pin=2"/></net>

<net id="114"><net_src comp="101" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="118"><net_src comp="16" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="125"><net_src comp="115" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="129"><net_src comp="16" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="126" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="66" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="144"><net_src comp="72" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="149"><net_src comp="119" pin="4"/><net_sink comp="145" pin=0"/></net>

<net id="154"><net_src comp="119" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="36" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="159"><net_src comp="119" pin="4"/><net_sink comp="156" pin=0"/></net>

<net id="165"><net_src comp="44" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="156" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="167"><net_src comp="46" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="171"><net_src comp="119" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="177"><net_src comp="48" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="168" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="50" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="184"><net_src comp="160" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="172" pin="3"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="130" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="195"><net_src comp="130" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="36" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="200"><net_src comp="130" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="205"><net_src comp="197" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="209"><net_src comp="201" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="214"><net_src comp="137" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="219"><net_src comp="141" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="224"><net_src comp="145" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="228"><net_src comp="150" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="233"><net_src comp="180" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="238"><net_src comp="186" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="242"><net_src comp="191" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="247"><net_src comp="101" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="108" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fb | {}
	Port: img_data_stream_V | {4 }
	Port: img_rows_V_out | {1 }
	Port: img_cols_V_out | {1 }
 - Input state : 
	Port: AXIM2Mat : fb | {3 4 }
	Port: AXIM2Mat : img_rows_V | {1 }
	Port: AXIM2Mat : img_cols_V | {1 }
  - Chain level:
	State 1
	State 2
		icmp_ln174 : 1
		row_V : 1
		br_ln174 : 2
		trunc_ln1352 : 1
		shl_ln : 2
		trunc_ln1352_1 : 1
		shl_ln1352_2 : 2
		ret_V : 3
	State 3
		icmp_ln175 : 1
		col_V : 1
		br_ln175 : 2
		trunc_ln178 : 1
		add_ln178 : 2
		sext_ln178 : 3
		fb_addr : 4
		fb_pix : 5
	State 4
		write_ln703 : 1
		empty_64 : 1
		empty_65 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |        row_V_fu_150        |    0    |    39   |
|    add   |        col_V_fu_191        |    0    |    39   |
|          |      add_ln178_fu_201      |    0    |    29   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln174_fu_145     |    0    |    18   |
|          |      icmp_ln175_fu_186     |    0    |    18   |
|----------|----------------------------|---------|---------|
|    sub   |        ret_V_fu_180        |    0    |    29   |
|----------|----------------------------|---------|---------|
|   read   | img_rows_V_read_read_fu_66 |    0    |    0    |
|          | img_cols_V_read_read_fu_72 |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |   write_ln203_write_fu_78  |    0    |    0    |
|   write  |   write_ln203_write_fu_86  |    0    |    0    |
|          |   write_ln703_write_fu_94  |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |        rows_V_fu_137       |    0    |    0    |
|   sext   |        cols_V_fu_141       |    0    |    0    |
|          |      sext_ln178_fu_206     |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |     trunc_ln1352_fu_156    |    0    |    0    |
|   trunc  |    trunc_ln1352_1_fu_168   |    0    |    0    |
|          |     trunc_ln178_fu_197     |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|        shl_ln_fu_160       |    0    |    0    |
|          |     shl_ln1352_2_fu_172    |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   172   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|   col_V_reg_239  |   32   |
|  cols_V_reg_216  |   32   |
|  fb_addr_reg_244 |   21   |
|icmp_ln174_reg_221|    1   |
|icmp_ln175_reg_235|    1   |
|   ret_V_reg_230  |   22   |
|   row_V_reg_225  |   32   |
|  rows_V_reg_211  |   32   |
|   t_V_3_reg_126  |   32   |
|    t_V_reg_115   |   32   |
+------------------+--------+
|       Total      |   237  |
+------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_108 |  p0  |   2  |  21  |   42   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   42   ||  1.769  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   172  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   237  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   237  |   181  |
+-----------+--------+--------+--------+
