{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1638306310616 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SCOMP 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"SCOMP\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1638306310854 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1638306310898 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1638306310898 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL_main:inst1\|altpll:altpll_component\|PLL_main_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"PLL_main:inst1\|altpll:altpll_component\|PLL_main_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_main:inst1\|altpll:altpll_component\|PLL_main_altpll:auto_generated\|wire_pll1_clk\[0\] 1 5 0 0 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for PLL_main:inst1\|altpll:altpll_component\|PLL_main_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_main_altpll.v" "" { Text "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/db/pll_main_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/" { { 0 { 0 ""} 0 868 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1638306310979 ""}  } { { "db/pll_main_altpll.v" "" { Text "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/db/pll_main_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/" { { 0 { 0 ""} 0 868 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1638306310979 ""}
{ "Info" "IFITCC_FITCC_INFO_FAST_FIT_COMPILATION_ON" "" "Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" {  } {  } 0 171001 "Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1638306311397 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1638306311411 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638306311905 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638306311905 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638306311905 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638306311905 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638306311905 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638306311905 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638306311905 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638306311905 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638306311905 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638306311905 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638306311905 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638306311905 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638306311905 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1638306311905 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/" { { 0 { 0 ""} 0 42575 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638306312016 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/" { { 0 { 0 ""} 0 42577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638306312016 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/" { { 0 { 0 ""} 0 42579 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638306312016 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/" { { 0 { 0 ""} 0 42581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638306312016 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/" { { 0 { 0 ""} 0 42583 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638306312016 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/" { { 0 { 0 ""} 0 42585 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638306312016 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/" { { 0 { 0 ""} 0 42587 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638306312016 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/" { { 0 { 0 ""} 0 42589 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638306312016 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1638306312016 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1638306312017 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1638306312017 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1638306312017 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1638306312017 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1638306312040 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1638306314925 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "The Timing Analyzer is analyzing 16 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1638306319333 ""}
{ "Info" "ISTA_SDC_FOUND" "SCOMP.sdc " "Reading SDC File: 'SCOMP.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1638306319365 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1638306319367 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1638306319438 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1638306319831 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1638306319832 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1638306319839 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1638306319839 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1638306319840 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1638306319840 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clk_div:inst5\|clock_32Hz " "   1.000 clk_div:inst5\|clock_32Hz" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1638306319840 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clk_div:inst5\|clock_100kHz " "   1.000 clk_div:inst5\|clock_100kHz" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1638306319840 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     clock_50 " "  20.000     clock_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1638306319840 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 I2C_INTERFACE:inst14\|i2c_master:inst\|data_clk " "   1.000 I2C_INTERFACE:inst14\|i2c_master:inst\|data_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1638306319840 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " " 100.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1638306319840 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 SCOMP:inst\|IO_CYCLE " "   1.000 SCOMP:inst\|IO_CYCLE" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1638306319840 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1638306319840 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_main:inst1\|altpll:altpll_component\|PLL_main_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node PLL_main:inst1\|altpll:altpll_component\|PLL_main_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638306322670 ""}  } { { "db/pll_main_altpll.v" "" { Text "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/db/pll_main_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/" { { 0 { 0 ""} 0 868 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638306322670 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "IO_DECODER:inst3\|NeoPixelsingle  " "Automatically promoted node IO_DECODER:inst3\|NeoPixelsingle " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638306322670 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NeoPixelController:inst16\|Selector1~0 " "Destination node NeoPixelController:inst16\|Selector1~0" {  } { { "NeoPixelController.vhd" "" { Text "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/NeoPixelController.vhd" 139 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/" { { 0 { 0 ""} 0 41562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638306322670 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IO_DECODER:inst3\|NeoPixelsingle~_wirecell " "Destination node IO_DECODER:inst3\|NeoPixelsingle~_wirecell" {  } { { "IO_DECODER.vhd" "" { Text "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/IO_DECODER.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/" { { 0 { 0 ""} 0 42496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638306322670 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1638306322670 ""}  } { { "IO_DECODER.vhd" "" { Text "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/IO_DECODER.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/" { { 0 { 0 ""} 0 865 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638306322670 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "IO_DECODER:inst3\|NeoPixelSingleExecute  " "Automatically promoted node IO_DECODER:inst3\|NeoPixelSingleExecute " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638306322670 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NeoPixelController:inst16\|Selector0~0 " "Destination node NeoPixelController:inst16\|Selector0~0" {  } { { "NeoPixelController.vhd" "" { Text "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/NeoPixelController.vhd" 139 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/" { { 0 { 0 ""} 0 34209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638306322670 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NeoPixelController:inst16\|Selector1~0 " "Destination node NeoPixelController:inst16\|Selector1~0" {  } { { "NeoPixelController.vhd" "" { Text "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/NeoPixelController.vhd" 139 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/" { { 0 { 0 ""} 0 41562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638306322670 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1638306322670 ""}  } { { "IO_DECODER.vhd" "" { Text "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/IO_DECODER.vhd" 28 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/" { { 0 { 0 ""} 0 866 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638306322670 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "I2C_INTERFACE:inst14\|i2c_master:inst\|data_clk  " "Automatically promoted node I2C_INTERFACE:inst14\|i2c_master:inst\|data_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638306322671 ""}  } { { "i2c_master.vhd" "" { Text "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/i2c_master.vhd" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/" { { 0 { 0 ""} 0 332 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638306322671 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:inst5\|clock_100kHz  " "Automatically promoted node clk_div:inst5\|clock_100kHz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638306322671 ""}  } { { "clk_div.vhd" "" { Text "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/clk_div.vhd" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/" { { 0 { 0 ""} 0 403 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638306322671 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "IO_DECODER:inst3\|NeoPixelB  " "Automatically promoted node IO_DECODER:inst3\|NeoPixelB " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638306322671 ""}  } { { "IO_DECODER.vhd" "" { Text "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/IO_DECODER.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/" { { 0 { 0 ""} 0 862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638306322671 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:inst5\|clock_32Hz  " "Automatically promoted node clk_div:inst5\|clock_32Hz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638306322671 ""}  } { { "clk_div.vhd" "" { Text "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/clk_div.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/" { { 0 { 0 ""} 0 402 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638306322671 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "HEX_DISP_6:inst9\|inst7  " "Automatically promoted node HEX_DISP_6:inst9\|inst7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638306322671 ""}  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/HEX_DISP_6.bdf" { { 176 232 296 224 "inst7" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638306322671 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "I2C_INTERFACE:inst14\|inst13  " "Automatically promoted node I2C_INTERFACE:inst14\|inst13 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638306322671 ""}  } { { "i2c_interface.bdf" "" { Schematic "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/i2c_interface.bdf" { { 24 304 368 72 "inst13" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/" { { 0 { 0 ""} 0 369 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638306322671 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "IO_DECODER:inst3\|NeoPixel16  " "Automatically promoted node IO_DECODER:inst3\|NeoPixel16 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638306322671 ""}  } { { "IO_DECODER.vhd" "" { Text "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/IO_DECODER.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/" { { 0 { 0 ""} 0 861 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638306322671 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "IO_DECODER:inst3\|TIMER_EN  " "Automatically promoted node IO_DECODER:inst3\|TIMER_EN " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638306322671 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_INTERFACE:inst14\|inst1\[0\]~11 " "Destination node I2C_INTERFACE:inst14\|inst1\[0\]~11" {  } { { "i2c_interface.bdf" "" { Schematic "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/i2c_interface.bdf" { { 360 552 600 392 "inst1" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/" { { 0 { 0 ""} 0 34109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638306322671 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_INTERFACE:inst14\|inst1\[0\]~14 " "Destination node I2C_INTERFACE:inst14\|inst1\[0\]~14" {  } { { "i2c_interface.bdf" "" { Schematic "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/i2c_interface.bdf" { { 360 552 600 392 "inst1" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/" { { 0 { 0 ""} 0 34113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638306322671 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TIMER:inst4\|IO_OUT " "Destination node TIMER:inst4\|IO_OUT" {  } { { "TIMER.vhd" "" { Text "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/TIMER.vhd" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/" { { 0 { 0 ""} 0 438 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638306322671 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_INTERFACE:inst14\|inst1\[13\]~50 " "Destination node I2C_INTERFACE:inst14\|inst1\[13\]~50" {  } { { "i2c_interface.bdf" "" { Schematic "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/i2c_interface.bdf" { { 360 552 600 392 "inst1" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/" { { 0 { 0 ""} 0 34150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638306322671 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SCOMP:inst\|Selector18~8 " "Destination node SCOMP:inst\|Selector18~8" {  } { { "SCOMP.vhd" "" { Text "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/SCOMP.vhd" 133 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/" { { 0 { 0 ""} 0 41466 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638306322671 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_INTERFACE:inst14\|inst1\[11\]~56 " "Destination node I2C_INTERFACE:inst14\|inst1\[11\]~56" {  } { { "i2c_interface.bdf" "" { Schematic "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/i2c_interface.bdf" { { 360 552 600 392 "inst1" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/" { { 0 { 0 ""} 0 42003 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638306322671 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_INTERFACE:inst14\|inst1\[12\]~57 " "Destination node I2C_INTERFACE:inst14\|inst1\[12\]~57" {  } { { "i2c_interface.bdf" "" { Schematic "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/i2c_interface.bdf" { { 360 552 600 392 "inst1" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/" { { 0 { 0 ""} 0 42004 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638306322671 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_INTERFACE:inst14\|inst1\[13\]~58 " "Destination node I2C_INTERFACE:inst14\|inst1\[13\]~58" {  } { { "i2c_interface.bdf" "" { Schematic "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/i2c_interface.bdf" { { 360 552 600 392 "inst1" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/" { { 0 { 0 ""} 0 42005 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638306322671 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_INTERFACE:inst14\|inst1\[14\]~59 " "Destination node I2C_INTERFACE:inst14\|inst1\[14\]~59" {  } { { "i2c_interface.bdf" "" { Schematic "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/i2c_interface.bdf" { { 360 552 600 392 "inst1" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/" { { 0 { 0 ""} 0 42006 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638306322671 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_INTERFACE:inst14\|inst1\[15\]~60 " "Destination node I2C_INTERFACE:inst14\|inst1\[15\]~60" {  } { { "i2c_interface.bdf" "" { Schematic "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/i2c_interface.bdf" { { 360 552 600 392 "inst1" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/" { { 0 { 0 ""} 0 42007 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638306322671 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1638306322671 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1638306322671 ""}  } { { "IO_DECODER.vhd" "" { Text "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/IO_DECODER.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/" { { 0 { 0 ""} 0 858 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638306322671 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "I2C_INTERFACE:inst14\|inst12  " "Automatically promoted node I2C_INTERFACE:inst14\|inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638306322673 ""}  } { { "i2c_interface.bdf" "" { Schematic "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/i2c_interface.bdf" { { -40 304 368 8 "inst12" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/" { { 0 { 0 ""} 0 368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638306322673 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst11  " "Automatically promoted node inst11 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638306322673 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_INTERFACE:inst14\|inst1\[10\]~48 " "Destination node I2C_INTERFACE:inst14\|inst1\[10\]~48" {  } { { "i2c_interface.bdf" "" { Schematic "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/i2c_interface.bdf" { { 360 552 600 392 "inst1" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/" { { 0 { 0 ""} 0 34148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638306322673 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_INTERFACE:inst14\|inst1\[0\]~12 " "Destination node I2C_INTERFACE:inst14\|inst1\[0\]~12" {  } { { "i2c_interface.bdf" "" { Schematic "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/i2c_interface.bdf" { { 360 552 600 392 "inst1" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/" { { 0 { 0 ""} 0 34111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638306322673 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_INTERFACE:inst14\|inst1\[1\]~16 " "Destination node I2C_INTERFACE:inst14\|inst1\[1\]~16" {  } { { "i2c_interface.bdf" "" { Schematic "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/i2c_interface.bdf" { { 360 552 600 392 "inst1" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/" { { 0 { 0 ""} 0 34115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638306322673 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_INTERFACE:inst14\|inst1\[2\]~19 " "Destination node I2C_INTERFACE:inst14\|inst1\[2\]~19" {  } { { "i2c_interface.bdf" "" { Schematic "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/i2c_interface.bdf" { { 360 552 600 392 "inst1" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/" { { 0 { 0 ""} 0 34118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638306322673 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_INTERFACE:inst14\|inst1\[3\]~22 " "Destination node I2C_INTERFACE:inst14\|inst1\[3\]~22" {  } { { "i2c_interface.bdf" "" { Schematic "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/i2c_interface.bdf" { { 360 552 600 392 "inst1" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/" { { 0 { 0 ""} 0 34121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638306322673 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_INTERFACE:inst14\|inst1\[4\]~25 " "Destination node I2C_INTERFACE:inst14\|inst1\[4\]~25" {  } { { "i2c_interface.bdf" "" { Schematic "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/i2c_interface.bdf" { { 360 552 600 392 "inst1" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/" { { 0 { 0 ""} 0 34124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638306322673 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_INTERFACE:inst14\|inst1\[5\]~28 " "Destination node I2C_INTERFACE:inst14\|inst1\[5\]~28" {  } { { "i2c_interface.bdf" "" { Schematic "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/i2c_interface.bdf" { { 360 552 600 392 "inst1" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/" { { 0 { 0 ""} 0 34127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638306322673 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_INTERFACE:inst14\|inst1\[7\]~34 " "Destination node I2C_INTERFACE:inst14\|inst1\[7\]~34" {  } { { "i2c_interface.bdf" "" { Schematic "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/i2c_interface.bdf" { { 360 552 600 392 "inst1" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/" { { 0 { 0 ""} 0 34133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638306322673 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_INTERFACE:inst14\|inst1\[8\]~37 " "Destination node I2C_INTERFACE:inst14\|inst1\[8\]~37" {  } { { "i2c_interface.bdf" "" { Schematic "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/i2c_interface.bdf" { { 360 552 600 392 "inst1" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/" { { 0 { 0 ""} 0 34136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638306322673 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_INTERFACE:inst14\|inst1\[9\]~40 " "Destination node I2C_INTERFACE:inst14\|inst1\[9\]~40" {  } { { "i2c_interface.bdf" "" { Schematic "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/i2c_interface.bdf" { { 360 552 600 392 "inst1" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/" { { 0 { 0 ""} 0 34139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638306322673 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1638306322673 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1638306322673 ""}  } { { "SCOMP_System.bdf" "" { Schematic "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/SCOMP_System.bdf" { { 664 232 296 712 "inst11" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/" { { 0 { 0 ""} 0 19477 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638306322673 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst12  " "Automatically promoted node inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638306322674 ""}  } { { "SCOMP_System.bdf" "" { Schematic "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/SCOMP_System.bdf" { { 504 752 816 552 "inst12" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/" { { 0 { 0 ""} 0 19478 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638306322674 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "HEX_DISP_6:inst9\|inst8  " "Automatically promoted node HEX_DISP_6:inst9\|inst8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638306322674 ""}  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/HEX_DISP_6.bdf" { { 264 240 304 312 "inst8" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638306322674 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "IO_DECODER:inst3\|NeoPixelG  " "Automatically promoted node IO_DECODER:inst3\|NeoPixelG " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638306322674 ""}  } { { "IO_DECODER.vhd" "" { Text "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/IO_DECODER.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/" { { 0 { 0 ""} 0 863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638306322674 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "IO_DECODER:inst3\|NeoPixelR  " "Automatically promoted node IO_DECODER:inst3\|NeoPixelR " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638306322674 ""}  } { { "IO_DECODER.vhd" "" { Text "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/IO_DECODER.vhd" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/" { { 0 { 0 ""} 0 864 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638306322674 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "I2C_INTERFACE:inst14\|i2c_ctrl:inst14\|data_out\[7\]~0  " "Automatically promoted node I2C_INTERFACE:inst14\|i2c_ctrl:inst14\|data_out\[7\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638306322674 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NeoPixelController:inst16\|ledBufferSingle\[1366\] " "Destination node NeoPixelController:inst16\|ledBufferSingle\[1366\]" {  } { { "NeoPixelController.vhd" "" { Text "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/NeoPixelController.vhd" 201 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/" { { 0 { 0 ""} 0 11927 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638306322674 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NeoPixelController:inst16\|ledBufferSingle\[1382\] " "Destination node NeoPixelController:inst16\|ledBufferSingle\[1382\]" {  } { { "NeoPixelController.vhd" "" { Text "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/NeoPixelController.vhd" 201 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/" { { 0 { 0 ""} 0 11911 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638306322674 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NeoPixelController:inst16\|ledBufferSingle\[1350\] " "Destination node NeoPixelController:inst16\|ledBufferSingle\[1350\]" {  } { { "NeoPixelController.vhd" "" { Text "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/NeoPixelController.vhd" 201 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/" { { 0 { 0 ""} 0 11943 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638306322674 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NeoPixelController:inst16\|ledBufferSingle\[1398\] " "Destination node NeoPixelController:inst16\|ledBufferSingle\[1398\]" {  } { { "NeoPixelController.vhd" "" { Text "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/NeoPixelController.vhd" 201 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/" { { 0 { 0 ""} 0 11895 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638306322674 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NeoPixelController:inst16\|ledBufferSingle\[1446\] " "Destination node NeoPixelController:inst16\|ledBufferSingle\[1446\]" {  } { { "NeoPixelController.vhd" "" { Text "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/NeoPixelController.vhd" 201 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/" { { 0 { 0 ""} 0 11847 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638306322674 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NeoPixelController:inst16\|ledBufferSingle\[1430\] " "Destination node NeoPixelController:inst16\|ledBufferSingle\[1430\]" {  } { { "NeoPixelController.vhd" "" { Text "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/NeoPixelController.vhd" 201 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/" { { 0 { 0 ""} 0 11863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638306322674 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NeoPixelController:inst16\|ledBufferSingle\[1414\] " "Destination node NeoPixelController:inst16\|ledBufferSingle\[1414\]" {  } { { "NeoPixelController.vhd" "" { Text "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/NeoPixelController.vhd" 201 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/" { { 0 { 0 ""} 0 11879 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638306322674 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NeoPixelController:inst16\|ledBufferSingle\[1462\] " "Destination node NeoPixelController:inst16\|ledBufferSingle\[1462\]" {  } { { "NeoPixelController.vhd" "" { Text "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/NeoPixelController.vhd" 201 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/" { { 0 { 0 ""} 0 11831 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638306322674 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NeoPixelController:inst16\|ledBufferSingle\[1318\] " "Destination node NeoPixelController:inst16\|ledBufferSingle\[1318\]" {  } { { "NeoPixelController.vhd" "" { Text "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/NeoPixelController.vhd" 201 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/" { { 0 { 0 ""} 0 11975 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638306322674 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NeoPixelController:inst16\|ledBufferSingle\[1302\] " "Destination node NeoPixelController:inst16\|ledBufferSingle\[1302\]" {  } { { "NeoPixelController.vhd" "" { Text "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/NeoPixelController.vhd" 201 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/" { { 0 { 0 ""} 0 11991 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638306322674 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1638306322674 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1638306322674 ""}  } { { "i2c_ctrl.vhd" "" { Text "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/i2c_ctrl.vhd" 84 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/" { { 0 { 0 ""} 0 34100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638306322674 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1638306325927 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1638306325980 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1638306325983 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1638306326051 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1638306326145 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1638306326245 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1638306326245 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1638306326297 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1638306329322 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1638306329380 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1638306329380 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DP\[0\] " "Node \"DP\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DP\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638306332649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DP\[1\] " "Node \"DP\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DP\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638306332649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DP\[2\] " "Node \"DP\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DP\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638306332649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DP\[3\] " "Node \"DP\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DP\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638306332649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DP\[4\] " "Node \"DP\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DP\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638306332649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DP\[5\] " "Node \"DP\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DP\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638306332649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[7\] " "Node \"HEX0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638306332649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[7\] " "Node \"HEX1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638306332649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[7\] " "Node \"HEX2\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638306332649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[7\] " "Node \"HEX3\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638306332649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[7\] " "Node \"HEX4\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638306332649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[7\] " "Node \"HEX5\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638306332649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEYCOL\[1\] " "Node \"KEYCOL\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEYCOL\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638306332649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEYCOL\[2\] " "Node \"KEYCOL\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEYCOL\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638306332649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEYCOL\[3\] " "Node \"KEYCOL\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEYCOL\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638306332649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEYROW\[1\] " "Node \"KEYROW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEYROW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638306332649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEYROW\[2\] " "Node \"KEYROW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEYROW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638306332649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEYROW\[3\] " "Node \"KEYROW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEYROW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638306332649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEYROW\[4\] " "Node \"KEYROW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEYROW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638306332649 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1638306332649 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:21 " "Fitter preparation operations ending: elapsed time is 00:00:21" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638306332651 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1638306332713 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1638306337323 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:23 " "Fitter placement preparation operations ending: elapsed time is 00:00:23" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638306360816 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1638306360969 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1638306424928 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:04 " "Fitter placement operations ending: elapsed time is 00:01:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638306424928 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1638306430914 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1638306480846 ""}
{ "Critical Warning" "WVPR20K_VPR_IGNORE_HOLD_OPTIMIZATION_FOR_CLOCK_TRANSFERS_WITH_HUGE_DELAYS_NEEDED" "" "The Fitter is disabling hold optimization on the following clock transfers, because the estimated amount of delay added for hold on these transfers is too large. Usually this is due to bad timing constraints (e.g. missing multicycle, false path on the transfers). For more information, refer to the \"Ignored Clock Transfers Due to Huge Delay Added for Hold\" section in the Fitter report. If you want to force hold optimization on these transfers, set the ENABLE_HOLD_BACK_OFF setting to OFF." { { "Critical Warning" "WVPR20K_VPR_IGNORE_HOLD_REQUIREMENT_FOR_SPECIFIED_CLOCK_DOMAIN" "inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\],SCOMP:inst\|IO_CYCLE inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\],SCOMP:inst\|IO_CYCLE 45601 86.6% " "Ignored hold transfers: Source clock = inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\],SCOMP:inst\|IO_CYCLE, Destination clock = inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\],SCOMP:inst\|IO_CYCLE, Estimated delay added for hold = 45601 ns (86.6% of available delay)" {  } {  } 1 188031 "Ignored hold transfers: Source clock = %1!s!, Destination clock = %2!s!, Estimated delay added for hold = %3!s! ns (%4!s! of available delay)" 0 0 "Design Software" 0 -1 1638306480846 ""} { "Critical Warning" "WVPR20K_VPR_IGNORE_HOLD_REQUIREMENT_FOR_SPECIFIED_CLOCK_DOMAIN" "inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\],SCOMP:inst\|IO_CYCLE,clk_div:inst5\|clock_100kHz inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\],SCOMP:inst\|IO_CYCLE,clk_div:inst5\|clock_100kHz 35102 66.6% " "Ignored hold transfers: Source clock = inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\],SCOMP:inst\|IO_CYCLE,clk_div:inst5\|clock_100kHz, Destination clock = inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\],SCOMP:inst\|IO_CYCLE,clk_div:inst5\|clock_100kHz, Estimated delay added for hold = 35102 ns (66.6% of available delay)" {  } {  } 1 188031 "Ignored hold transfers: Source clock = %1!s!, Destination clock = %2!s!, Estimated delay added for hold = %3!s! ns (%4!s! of available delay)" 0 0 "Design Software" 0 -1 1638306480846 ""} { "Critical Warning" "WVPR20K_VPR_IGNORE_HOLD_REQUIREMENT_FOR_SPECIFIED_CLOCK_DOMAIN" "inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] 29848 56.7% " "Ignored hold transfers: Source clock = inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\], Destination clock = inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\], Estimated delay added for hold = 29848 ns (56.7% of available delay)" {  } {  } 1 188031 "Ignored hold transfers: Source clock = %1!s!, Destination clock = %2!s!, Estimated delay added for hold = %3!s! ns (%4!s! of available delay)" 0 0 "Design Software" 0 -1 1638306480846 ""}  } {  } 1 10929 "The Fitter is disabling hold optimization on the following clock transfers, because the estimated amount of delay added for hold on these transfers is too large. Usually this is due to bad timing constraints (e.g. missing multicycle, false path on the transfers). For more information, refer to the \"Ignored Clock Transfers Due to Huge Delay Added for Hold\" section in the Fitter report. If you want to force hold optimization on these transfers, set the ENABLE_HOLD_BACK_OFF setting to OFF." 0 0 "Fitter" 0 -1 1638306480846 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "27 " "Router estimated average interconnect usage is 27% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "69 X33_Y11 X44_Y21 " "Router estimated peak interconnect usage is 69% of the available device resources in the region that extends from location X33_Y11 to location X44_Y21" {  } { { "loc" "" { Generic "C:/Users/Oankar Patil/Documents/GitHub/ECE2031_NeoPixel_Group2_L07/ECE2031_NeoPixel_Group2_L07/SCOMP_Project_fall21/" { { 1 { 0 "Router estimated peak interconnect usage is 69% of the available device resources in the region that extends from location X33_Y11 to location X44_Y21"} { { 12 { 0 ""} 33 11 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1638306497905 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1638306497905 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:02:49 " "Fitter routing operations ending: elapsed time is 00:02:49" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638306602411 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 51.85 " "Total time spent on timing analysis during the Fitter is 51.85 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is 