// Seed: 1498518782
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  id_10(
      .id_0(id_6),
      .id_1((id_3 && id_6 && 1'd0 * id_3 - id_3 && 1'b0 == 1)),
      .id_2(1),
      .id_3(id_4),
      .id_4(1),
      .id_5(id_4),
      .id_6(1'b0),
      .id_7(id_3),
      .id_8(1 == id_9),
      .id_9(1),
      .id_10(1'b0 - (id_8 == 1'h0)),
      .id_11(id_2),
      .id_12(id_5),
      .id_13(id_7),
      .id_14(1),
      .id_15(1'h0),
      .id_16(id_9),
      .id_17(),
      .id_18(1),
      .id_19(id_2),
      .id_20(1),
      .id_21(),
      .id_22(id_4),
      .id_23($display("", 1)),
      .id_24(1'b0),
      .id_25(id_8),
      .id_26(1),
      .id_27(1)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  initial begin
    id_7 <= ~(1'h0);
    if (~id_7) begin
      id_5 <= 1;
    end
  end
  module_0(
      id_1, id_6, id_4, id_1, id_4, id_4, id_8, id_4, id_4
  );
endmodule
