#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Apr 20 17:36:45 2022
# Process ID: 30016
# Current directory: D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8084 D:\BITS\ECE 3-2\CS F342 - COMPUTER ARCHITECHTURE\miniProject\mips\mips.xpr
# Log file: D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/vivado.log
# Journal file: D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 999.090 ; gain = 0.000
open_bd_design {D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/bd/mips/mips.bd}
Reading block design file <D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/bd/mips/mips.bd>...
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - mux_1
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - mux_2
Adding component instance block -- xilinx.com:module_ref:shiftLeft:1.0 - shiftLeft_0
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - mux_3
Adding component instance block -- xilinx.com:module_ref:dataMemory:1.0 - dataMemory_0
Adding component instance block -- xilinx.com:module_ref:RegFile:1.0 - RegFile_0
Adding component instance block -- xilinx.com:module_ref:alu:1.0 - alu_0
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - mux_4
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - mux_0
Adding component instance block -- xilinx.com:module_ref:pipeline:1.0 - pipeline_0
Adding component instance block -- xilinx.com:module_ref:pipeline:1.0 - pipeline_1
Adding component instance block -- xilinx.com:module_ref:pipeline:1.0 - pipeline_2
Adding component instance block -- xilinx.com:module_ref:pipeline:1.0 - pipeline_3
Adding component instance block -- xilinx.com:module_ref:pipeline:1.0 - pipeline_4
Adding component instance block -- xilinx.com:module_ref:pipeline:1.0 - pipeline_6
Adding component instance block -- xilinx.com:module_ref:pipeline:1.0 - pipeline_7
Adding component instance block -- xilinx.com:module_ref:pipeline:1.0 - pipeline_8
Adding component instance block -- xilinx.com:module_ref:pipeline:1.0 - pipeline_9
Adding component instance block -- xilinx.com:module_ref:adder:1.0 - adder_1
Adding component instance block -- xilinx.com:module_ref:pipeline:1.0 - pipeline_0
Adding component instance block -- xilinx.com:module_ref:pipeline:1.0 - pipeline_2
Adding component instance block -- xilinx.com:module_ref:pipeline:1.0 - pipeline_3
Adding component instance block -- xilinx.com:module_ref:pipeline:1.0 - pipeline_1
Adding component instance block -- xilinx.com:module_ref:pipeline:1.0 - pipeline_5
Adding component instance block -- xilinx.com:module_ref:pipeline:1.0 - pipeline_6
Adding component instance block -- xilinx.com:module_ref:pipeline:1.0 - pipeline_7
Adding component instance block -- xilinx.com:module_ref:pipeline:1.0 - pipeline_9
Adding component instance block -- xilinx.com:module_ref:pipeline:1.0 - pipeline_10
Adding component instance block -- xilinx.com:module_ref:pipeline:1.0 - pipeline_11
Adding component instance block -- xilinx.com:module_ref:pipeline:1.0 - pipeline_4
Adding component instance block -- xilinx.com:module_ref:pipeline:1.0 - pipeline_8
Adding component instance block -- xilinx.com:module_ref:pipeline:1.0 - pipeline_12
Adding component instance block -- xilinx.com:module_ref:pipeline:1.0 - pipeline_13
Adding component instance block -- xilinx.com:module_ref:pipeline:1.0 - pipeline_0
Adding component instance block -- xilinx.com:module_ref:pipeline:1.0 - pipeline_1
Adding component instance block -- xilinx.com:module_ref:pipeline:1.0 - pipeline_3
Adding component instance block -- xilinx.com:module_ref:pipeline:1.0 - pipeline_4
Adding component instance block -- xilinx.com:module_ref:pipeline:1.0 - pipeline_5
Adding component instance block -- xilinx.com:module_ref:pipeline:1.0 - pipeline_2
Adding component instance block -- xilinx.com:module_ref:concat:1.0 - concat_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_5
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_4
Adding component instance block -- xilinx.com:module_ref:pipeline:1.0 - pipeline_0
Adding component instance block -- xilinx.com:module_ref:pipeline:1.0 - pipeline_1
Adding component instance block -- xilinx.com:module_ref:pipeline:1.0 - pipeline_2
Adding component instance block -- xilinx.com:module_ref:pipeline:1.0 - pipeline_3
Adding component instance block -- xilinx.com:module_ref:pipeline:1.0 - pipeline_4
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_3
Adding component instance block -- xilinx.com:module_ref:signExtern:1.0 - signExtern_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_2
Adding component instance block -- xilinx.com:module_ref:adder:1.0 - adder_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - constantFour
Adding component instance block -- xilinx.com:module_ref:controlLogic:1.0 - controlLogic_0
Adding component instance block -- xilinx.com:module_ref:andGate:1.0 - andGate_0
Adding component instance block -- xilinx.com:module_ref:mux2:1.0 - mux2_0
Adding component instance block -- xilinx.com:module_ref:mux2:1.0 - mux2_1
Adding component instance block -- xilinx.com:module_ref:FU:1.0 - FU_0
Adding component instance block -- xilinx.com:module_ref:regFileFW:1.0 - regFileFW_0
Adding component instance block -- xilinx.com:module_ref:instructionMemory:1.0 - instructionMemory_0
Adding component instance block -- xilinx.com:module_ref:programCounter:1.0 - programCounter_0
Successfully read diagram <mips> from block design file <D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/bd/mips/mips.bd>
open_bd_design: Time (s): cpu = 00:00:18 ; elapsed = 00:01:51 . Memory (MB): peak = 999.090 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/bd/mips/mips.bd}
update_module_reference mips_programCounter_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'i_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/bd/mips/mips.bd'
INFO: [IP_Flow 19-1972] Upgraded mips_programCounter_0_0 from programCounter_v1_0 1.0 to programCounter_v1_0 1.0
WARNING: [IP_Flow 19-4698] Upgrade has added port 'PCEn'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'mips_programCounter_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'mips_programCounter_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <D:\BITS\ECE 3-2\CS F342 - COMPUTER ARCHITECHTURE\miniProject\mips\mips.srcs\sources_1\bd\mips\mips.bd> 
Wrote  : <D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/bd/mips/ui/bd_e0a3b57f.ui> 
update_module_reference: Time (s): cpu = 00:00:04 ; elapsed = 00:01:31 . Memory (MB): peak = 1005.598 ; gain = 0.891
create_bd_cell -type module -reference andGate andGate_1
delete_bd_objs [get_bd_cells andGate_1]
add_files -norecurse -scan_for_includes {{D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/gatedClk.v}}
add_files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 1057.973 ; gain = 0.000
update_compile_order -fileset sources_1
disconnect_bd_net /i_clk_0_1 [get_bd_pins IF_ID/in_clock]
create_bd_cell -type module -reference clkEn clkEn_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'CLK' does not have any bus interfaces associated with it.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'CLK': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
update_module_reference mips_clkEn_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/bd/mips/mips.bd'
INFO: [IP_Flow 19-1972] Upgraded mips_clkEn_0_0 from clkEn_v1_0 1.0 to clkEn_v1_0 1.0
INFO: [IP_Flow 19-4701] Upgrade has renamed interface 'CLK' as 'clk' (xilinx.com:signal:clock:1.0)
INFO: [IP_Flow 19-4702] Upgrade has renamed port 'CLK' as 'clk'
WARNING: [IP_Flow 19-4704] Upgraded port 'clk' in differs from original direction out
WARNING: [IP_Flow 19-4698] Upgrade has added port 'CLKout'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'mips_clkEn_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'mips_clkEn_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <D:\BITS\ECE 3-2\CS F342 - COMPUTER ARCHITECHTURE\miniProject\mips\mips.srcs\sources_1\bd\mips\mips.bd> 
Wrote  : <D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/bd/mips/ui/bd_e0a3b57f.ui> 
update_module_reference: Time (s): cpu = 00:00:03 ; elapsed = 00:01:12 . Memory (MB): peak = 1075.203 ; gain = 0.000
connect_bd_net [get_bd_pins clkEn_0/CLKout] [get_bd_pins IF_ID/in_clock]
connect_bd_net [get_bd_ports in_clock] [get_bd_pins clkEn_0/clk]
save_bd_design
Wrote  : <D:\BITS\ECE 3-2\CS F342 - COMPUTER ARCHITECHTURE\miniProject\mips\mips.srcs\sources_1\bd\mips\mips.bd> 
Wrote  : <D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/bd/mips/ui/bd_e0a3b57f.ui> 
update_compile_order -fileset sources_1
add_files -norecurse -scan_for_includes {{D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/HDU.v}}
add_files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:37 . Memory (MB): peak = 1133.164 ; gain = 0.000
update_compile_order -fileset sources_1
create_bd_cell -type module -reference HDU HDU_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property location {6 1801 -125} [get_bd_cells HDU_0]
connect_bd_net [get_bd_pins HDU_0/PCWrite] [get_bd_pins programCounter_0/PCEn]
connect_bd_net [get_bd_pins HDU_0/IF_ID_Write] [get_bd_pins clkEn_0/En]
connect_bd_net [get_bd_pins HDU_0/ID_EX_RegisterRt] [get_bd_pins ID_EX/Q4]
connect_bd_net [get_bd_pins instructionSlice/Dout] [get_bd_pins HDU_0/IF_ID_RegisterRs]
connect_bd_net [get_bd_pins instructionSlice/Dout1] [get_bd_pins HDU_0/IF_ID_RegisterRt]
connect_bd_net [get_bd_pins HDU_0/ID_EX_MemtoReg] [get_bd_pins ID_EX/Q10]
save_bd_design
Wrote  : <D:\BITS\ECE 3-2\CS F342 - COMPUTER ARCHITECHTURE\miniProject\mips\mips.srcs\sources_1\bd\mips\mips.bd> 
Wrote  : <D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/bd/mips/ui/bd_e0a3b57f.ui> 
regenerate_bd_layout
update_compile_order -fileset sources_1
create_bd_cell -type module -reference mux mux_5
group_bd_cells ControlMUX [get_bd_cells mux_5]
set_property -dict [list CONFIG.width {1}] [get_bd_cells ControlMUX/mux_5]
copy_bd_objs /  [get_bd_cells {ControlMUX/mux_5}]
copy_bd_objs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 1172.059 ; gain = 0.000
move_bd_cells [get_bd_cells ControlMUX] [get_bd_cells mux_5]
copy_bd_objs /  [get_bd_cells {ControlMUX/mux_5}]
move_bd_cells [get_bd_cells ControlMUX] [get_bd_cells mux_5]
copy_bd_objs /  [get_bd_cells {ControlMUX/mux_5}]
copy_bd_objs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 1172.059 ; gain = 0.000
move_bd_cells [get_bd_cells ControlMUX] [get_bd_cells mux_5]
copy_bd_objs /  [get_bd_cells {ControlMUX/mux_5}]
copy_bd_objs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1172.059 ; gain = 0.000
move_bd_cells [get_bd_cells ControlMUX] [get_bd_cells mux_5]
copy_bd_objs /  [get_bd_cells {ControlMUX/mux_5}]
copy_bd_objs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 1172.059 ; gain = 0.000
move_bd_cells [get_bd_cells ControlMUX] [get_bd_cells mux_5]
copy_bd_objs /  [get_bd_cells {ControlMUX/mux_5}]
copy_bd_objs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1172.059 ; gain = 0.000
move_bd_cells [get_bd_cells ControlMUX] [get_bd_cells mux_5]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 ControlMUX/xlconstant_0
endgroup
set_property -dict [list CONFIG.CONST_VAL {0}] [get_bd_cells ControlMUX/xlconstant_0]
connect_bd_net [get_bd_pins ControlMUX/mux_8/in0] [get_bd_pins ControlMUX/xlconstant_0/dout]
connect_bd_net [get_bd_pins ControlMUX/mux_11/in0] [get_bd_pins ControlMUX/xlconstant_0/dout]
connect_bd_net [get_bd_pins ControlMUX/mux_9/in0] [get_bd_pins ControlMUX/xlconstant_0/dout]
connect_bd_net [get_bd_pins ControlMUX/mux_7/in0] [get_bd_pins ControlMUX/xlconstant_0/dout]
connect_bd_net [get_bd_pins ControlMUX/mux_6/in0] [get_bd_pins ControlMUX/xlconstant_0/dout]
connect_bd_net [get_bd_pins ControlMUX/mux_5/in0] [get_bd_pins ControlMUX/xlconstant_0/dout]
connect_bd_net [get_bd_pins ControlMUX/mux_10/in0] [get_bd_pins ControlMUX/xlconstant_0/dout]
regenerate_bd_layout
set_property location {6 2039 1772} [get_bd_cells ControlMUX]
set_property location {9 3314 1360} [get_bd_cells ControlMUX]
connect_bd_net [get_bd_pins IF_ID/Q2] [get_bd_pins ControlMUX/mux_5/in1]
connect_bd_net [get_bd_pins IF_ID/Q3] [get_bd_pins ControlMUX/mux_6/in1]
connect_bd_net [get_bd_pins IF_ID/Q4] [get_bd_pins ControlMUX/mux_7/in1]
connect_bd_net [get_bd_pins IF_ID/Q7] [get_bd_pins ControlMUX/mux_9/in1]
connect_bd_net [get_bd_pins IF_ID/Q8] [get_bd_pins ControlMUX/mux_10/in1]
connect_bd_net [get_bd_pins IF_ID/Q9] [get_bd_pins ControlMUX/mux_11/in1]
disconnect_bd_net /ControlMUX/xlconstant_0_dout [get_bd_pins ControlMUX/mux_8/in0]
copy_bd_objs /  [get_bd_cells {ControlMUX/xlconstant_0}]
move_bd_cells [get_bd_cells ControlMUX] [get_bd_cells xlconstant_0]
set_property -dict [list CONFIG.CONST_WIDTH {3}] [get_bd_cells ControlMUX/xlconstant_1]
set_property -dict [list CONFIG.width {13}] [get_bd_cells ControlMUX/mux_8]
set_property -dict [list CONFIG.width {3}] [get_bd_cells ControlMUX/mux_8]
connect_bd_net [get_bd_pins ControlMUX/xlconstant_1/dout] [get_bd_pins ControlMUX/mux_8/in0]
connect_bd_net [get_bd_pins IF_ID/Q6] [get_bd_pins ControlMUX/mux_8/in1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 ControlMUX/xlconcat_0
endgroup
set_property -dict [list CONFIG.NUM_PORTS {3}] [get_bd_cells ControlMUX/xlconcat_0]
connect_bd_net [get_bd_pins HDU_0/ControlMUX] [get_bd_pins ControlMUX/mux_5/ctrl]
connect_bd_net [get_bd_pins ControlMUX/ctrl] [get_bd_pins ControlMUX/mux_6/ctrl]
connect_bd_net [get_bd_pins ControlMUX/ctrl] [get_bd_pins ControlMUX/mux_7/ctrl]
delete_bd_objs [get_bd_cells ControlMUX/xlconcat_0]
connect_bd_net [get_bd_pins ControlMUX/ctrl] [get_bd_pins ControlMUX/mux_8/ctrl]
connect_bd_net [get_bd_pins ControlMUX/ctrl] [get_bd_pins ControlMUX/mux_9/ctrl]
connect_bd_net [get_bd_pins ControlMUX/ctrl] [get_bd_pins ControlMUX/mux_10/ctrl]
connect_bd_net [get_bd_pins ControlMUX/ctrl] [get_bd_pins ControlMUX/mux_11/ctrl]
disconnect_bd_net /IF_ID_Q2 [get_bd_pins ID_EX/D12]
connect_bd_net [get_bd_pins ControlMUX/mux_5/muxOut] [get_bd_pins ID_EX/D12]
disconnect_bd_net /D5_1 [get_bd_pins ID_EX/D5]
startgroup
connect_bd_net [get_bd_pins ControlMUX/mux_6/muxOut] [get_bd_pins ID_EX/D5]
endgroup
disconnect_bd_net /D6_1 [get_bd_pins ID_EX/D6]
startgroup
connect_bd_net [get_bd_pins ControlMUX/mux_7/muxOut] [get_bd_pins ID_EX/D6]
endgroup
disconnect_bd_net /D7_1 [get_bd_pins ID_EX/D7]
startgroup
connect_bd_net [get_bd_pins ControlMUX/mux_8/muxOut] [get_bd_pins ID_EX/D7]
endgroup
disconnect_bd_net /D9_1 [get_bd_pins ID_EX/D9]
startgroup
connect_bd_net [get_bd_pins ControlMUX/mux_9/muxOut] [get_bd_pins ID_EX/D9]
endgroup
disconnect_bd_net /D10_1 [get_bd_pins ID_EX/D10]
startgroup
connect_bd_net [get_bd_pins ControlMUX/mux_10/muxOut] [get_bd_pins ID_EX/D10]
endgroup
disconnect_bd_net /D11_1 [get_bd_pins ID_EX/D11]
startgroup
connect_bd_net [get_bd_pins ControlMUX/mux_11/muxOut] [get_bd_pins ID_EX/D11]
endgroup
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
save_bd_design
Wrote  : <D:\BITS\ECE 3-2\CS F342 - COMPUTER ARCHITECHTURE\miniProject\mips\mips.srcs\sources_1\bd\mips\mips.bd> 
Wrote  : <D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/bd/mips/ui/bd_e0a3b57f.ui> 
generate_target Simulation [get_files {D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/bd/mips/mips.bd}]
WARNING: [Vivado 12-818] No files matched 'D:/BITS/ECE'
WARNING: [Vivado 12-818] No files matched '3-2/CS'
WARNING: [Vivado 12-818] No files matched 'F342'
WARNING: [Vivado 12-818] No files matched '-'
WARNING: [Vivado 12-818] No files matched 'COMPUTER'
WARNING: [Vivado 12-818] No files matched 'ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/bd/mips/mips.bd'
export_ip_user_files -of_objects [get_files {D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/bd/mips/mips.bd}] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'D:/BITS/ECE'
WARNING: [Vivado 12-818] No files matched '3-2/CS'
WARNING: [Vivado 12-818] No files matched 'F342'
WARNING: [Vivado 12-818] No files matched '-'
WARNING: [Vivado 12-818] No files matched 'COMPUTER'
WARNING: [Vivado 12-818] No files matched 'ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/bd/mips/mips.bd'
export_simulation -of_objects [get_files {{D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/bd/mips/mips.bd}}] -directory {D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.ip_user_files/sim_scripts} -ip_user_files_dir {D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.ip_user_files} -ipstatic_source_dir {D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.cache/compile_simlib/modelsim} {questa=D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.cache/compile_simlib/questa} {riviera=D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.cache/compile_simlib/riviera} {activehdl=D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Wrote  : <D:\BITS\ECE 3-2\CS F342 - COMPUTER ARCHITECHTURE\miniProject\mips\mips.srcs\sources_1\bd\mips\mips.bd> 
Wrote  : <D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/bd/mips/ui/bd_e0a3b57f.ui> 
VHDL Output written to : d:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/synth/mips.v
VHDL Output written to : d:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/sim/mips.v
VHDL Output written to : d:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/hdl/mips_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block programCounter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clkEn_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDU_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ControlMUX/mux_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ControlMUX/mux_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ControlMUX/mux_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ControlMUX/mux_8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ControlMUX/mux_9 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ControlMUX/mux_10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ControlMUX/mux_11 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ControlMUX/xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ControlMUX/xlconstant_1 .
Exporting to file d:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/hw_handoff/mips.hwh
Generated Block Design Tcl file d:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/hw_handoff/mips_bd.tcl
Generated Hardware Definition File d:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/synth/mips.hwdef
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mips_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/shiftLeft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftLeft
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/Assignment 2/mips/mips.srcs/sources_1/new/pipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/Assignment 2/mips/mips.srcs/sources_1/new/concat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module concat
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/signExtern.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtern
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/controlLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/Assignment 2/mips/mips.srcs/sources_1/new/andGate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andGate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/ForwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/regFileFWU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFileFW
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/instructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/programCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/gatedClk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkEn
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/HDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_1_0/sim/mips_mux_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_2_0/sim/mips_mux_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_shiftLeft_0_0/sim/mips_shiftLeft_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_shiftLeft_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_3_0/sim/mips_mux_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_dataMemory_0_0/sim/mips_dataMemory_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dataMemory_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_RegFile_0_0/sim/mips_RegFile_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_RegFile_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_alu_0_0/sim/mips_alu_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_alu_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_0_1/sim/mips_mux_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_0_0/sim/mips_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_0_0/sim/mips_pipeline_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_1_0/sim/mips_pipeline_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_2_2/sim/mips_pipeline_2_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_2_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_3_3/sim/mips_pipeline_3_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_3_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_4_1/sim/mips_pipeline_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_6_1/sim/mips_pipeline_6_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_6_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_7_1/sim/mips_pipeline_7_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_7_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_8_1/sim/mips_pipeline_8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_9_1/sim/mips_pipeline_9_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_9_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_adder_1_0/sim/mips_adder_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_adder_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_0_1/sim/mips_pipeline_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_2_0/sim/mips_pipeline_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_3_0/sim/mips_pipeline_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_1_1/sim/mips_pipeline_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_5_0/sim/mips_pipeline_5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_6_0/sim/mips_pipeline_6_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_6_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_7_0/sim/mips_pipeline_7_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_7_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_9_0/sim/mips_pipeline_9_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_9_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_10_0/sim/mips_pipeline_10_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_10_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_11_0/sim/mips_pipeline_11_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_11_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_4_2/sim/mips_pipeline_4_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_4_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_8_2/sim/mips_pipeline_8_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_8_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_12_0/sim/mips_pipeline_12_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_12_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_13_0/sim/mips_pipeline_13_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_13_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_0_2/sim/mips_pipeline_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_1_2/sim/mips_pipeline_1_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_1_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_3_1/sim/mips_pipeline_3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_4_0/sim/mips_pipeline_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_5_1/sim/mips_pipeline_5_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_5_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_2_3/sim/mips_pipeline_2_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_2_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_concat_0_0/sim/mips_concat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_concat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlslice_4_0/sim/mips_xlslice_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlslice_0_1/sim/mips_xlslice_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_0_5/sim/mips_pipeline_0_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_0_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_1_3/sim/mips_pipeline_1_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_1_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_2_1/sim/mips_pipeline_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_3_2/sim/mips_pipeline_3_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_3_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_4_3/sim/mips_pipeline_4_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_4_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlslice_3_0/sim/mips_xlslice_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_signExtern_0_0/sim/mips_signExtern_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_signExtern_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlslice_0_0/sim/mips_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlslice_1_0/sim/mips_xlslice_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlslice_2_0/sim/mips_xlslice_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_adder_0_0/sim/mips_adder_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_adder_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlconstant_0_0/sim/mips_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_controlLogic_0_0/sim/mips_controlLogic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_controlLogic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_andGate_0_0/sim/mips_andGate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_andGate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux2_0_0/sim/mips_mux2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux2_1_0/sim/mips_mux2_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux2_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_FU_0_0/sim/mips_FU_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_FU_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_regFileFW_0_0/sim/mips_regFileFW_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_regFileFW_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_instructionMemory_0_0/sim/mips_instructionMemory_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_instructionMemory_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_programCounter_0_0/sim/mips_programCounter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_programCounter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_clkEn_0_0/sim/mips_clkEn_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_clkEn_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_HDU_0_0/sim/mips_HDU_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_HDU_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_5_0/sim/mips_mux_5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_5_1/sim/mips_mux_5_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_5_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_5_2/sim/mips_mux_5_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_5_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_5_3/sim/mips_mux_5_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_5_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_5_4/sim/mips_mux_5_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_5_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_5_5/sim/mips_mux_5_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_5_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_5_6/sim/mips_mux_5_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_5_6
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlconstant_0_1/sim/mips_xlconstant_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlconstant_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlconstant_0_2/sim/mips_xlconstant_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlconstant_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/sim/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlMUX_imp_ZICGEO
INFO: [VRFC 10-311] analyzing module EX_MEM_imp_1V24RCY
INFO: [VRFC 10-311] analyzing module ID_EX_imp_SWED4A
INFO: [VRFC 10-311] analyzing module IF_ID_imp_1X1XVU7
INFO: [VRFC 10-311] analyzing module Jump_Block_imp_GZ52XL
INFO: [VRFC 10-311] analyzing module MEM_WB_imp_1GJVWYO
INFO: [VRFC 10-311] analyzing module PCplus4Adder_imp_1AL2EPE
INFO: [VRFC 10-311] analyzing module instructionSlice_imp_1GMHSSO
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-311] analyzing module slice_and_Extend_imp_1WA3XA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/hdl/mips_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_wrapper
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 1427.656 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '19' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.sim/sim_1/behav/xsim'
"xelab -wto ebdb6870328c4cb9a21545c6b6f97eef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_2 -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mips_wrapper_behav xil_defaultlib.mips_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ebdb6870328c4cb9a21545c6b6f97eef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_2 -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mips_wrapper_behav xil_defaultlib.mips_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux(width=1)
Compiling module xil_defaultlib.mips_mux_5_5
Compiling module xil_defaultlib.mips_mux_5_6
Compiling module xil_defaultlib.mips_mux_5_0
Compiling module xil_defaultlib.mips_mux_5_1
Compiling module xil_defaultlib.mips_mux_5_2
Compiling module xil_defaultlib.mux(width=3)
Compiling module xil_defaultlib.mips_mux_5_3
Compiling module xil_defaultlib.mips_mux_5_4
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant
Compiling module xil_defaultlib.mips_xlconstant_0_1
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.mips_xlconstant_0_2
Compiling module xil_defaultlib.ControlMUX_imp_ZICGEO
Compiling module xil_defaultlib.pipeline
Compiling module xil_defaultlib.mips_pipeline_0_2
Compiling module xil_defaultlib.mips_pipeline_1_2
Compiling module xil_defaultlib.pipeline(width=5)
Compiling module xil_defaultlib.mips_pipeline_2_3
Compiling module xil_defaultlib.pipeline(width=1)
Compiling module xil_defaultlib.mips_pipeline_3_1
Compiling module xil_defaultlib.mips_pipeline_4_0
Compiling module xil_defaultlib.mips_pipeline_5_1
Compiling module xil_defaultlib.EX_MEM_imp_1V24RCY
Compiling module xil_defaultlib.FU
Compiling module xil_defaultlib.mips_FU_0_0
Compiling module xil_defaultlib.HDU
Compiling module xil_defaultlib.mips_HDU_0_0
Compiling module xil_defaultlib.mips_pipeline_0_1
Compiling module xil_defaultlib.mips_pipeline_1_1
Compiling module xil_defaultlib.mips_pipeline_10_0
Compiling module xil_defaultlib.mips_pipeline_11_0
Compiling module xil_defaultlib.mips_pipeline_12_0
Compiling module xil_defaultlib.mips_pipeline_13_0
Compiling module xil_defaultlib.mips_pipeline_2_0
Compiling module xil_defaultlib.mips_pipeline_3_0
Compiling module xil_defaultlib.mips_pipeline_4_2
Compiling module xil_defaultlib.mips_pipeline_5_0
Compiling module xil_defaultlib.mips_pipeline_6_0
Compiling module xil_defaultlib.pipeline(width=3)
Compiling module xil_defaultlib.mips_pipeline_7_0
Compiling module xil_defaultlib.mips_pipeline_8_2
Compiling module xil_defaultlib.mips_pipeline_9_0
Compiling module xil_defaultlib.ID_EX_imp_SWED4A
Compiling module xil_defaultlib.mips_pipeline_0_0
Compiling module xil_defaultlib.mips_pipeline_1_0
Compiling module xil_defaultlib.mips_pipeline_2_2
Compiling module xil_defaultlib.mips_pipeline_3_3
Compiling module xil_defaultlib.mips_pipeline_4_1
Compiling module xil_defaultlib.mips_pipeline_6_1
Compiling module xil_defaultlib.mips_pipeline_7_1
Compiling module xil_defaultlib.mips_pipeline_8_1
Compiling module xil_defaultlib.mips_pipeline_9_1
Compiling module xil_defaultlib.IF_ID_imp_1X1XVU7
Compiling module xil_defaultlib.concat
Compiling module xil_defaultlib.mips_concat_0_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_0_1
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_4_0
Compiling module xil_defaultlib.Jump_Block_imp_GZ52XL
Compiling module xil_defaultlib.mips_pipeline_0_5
Compiling module xil_defaultlib.mips_pipeline_1_3
Compiling module xil_defaultlib.mips_pipeline_2_1
Compiling module xil_defaultlib.mips_pipeline_3_2
Compiling module xil_defaultlib.mips_pipeline_4_3
Compiling module xil_defaultlib.MEM_WB_imp_1GJVWYO
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mips_adder_0_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.mips_xlconstant_0_0
Compiling module xil_defaultlib.PCplus4Adder_imp_1AL2EPE
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.register(regAddr=1)
Compiling module xil_defaultlib.register(regAddr=2)
Compiling module xil_defaultlib.register(regAddr=3)
Compiling module xil_defaultlib.register(regAddr=4)
Compiling module xil_defaultlib.register(regAddr=5)
Compiling module xil_defaultlib.register(regAddr=6)
Compiling module xil_defaultlib.register(regAddr=7)
Compiling module xil_defaultlib.register(regAddr=8)
Compiling module xil_defaultlib.register(regAddr=9)
Compiling module xil_defaultlib.register(regAddr=10)
Compiling module xil_defaultlib.register(regAddr=11)
Compiling module xil_defaultlib.register(regAddr=12)
Compiling module xil_defaultlib.register(regAddr=13)
Compiling module xil_defaultlib.register(regAddr=14)
Compiling module xil_defaultlib.register(regAddr=15)
Compiling module xil_defaultlib.register(regAddr=16)
Compiling module xil_defaultlib.register(regAddr=17)
Compiling module xil_defaultlib.register(regAddr=18)
Compiling module xil_defaultlib.register(regAddr=19)
Compiling module xil_defaultlib.register(regAddr=20)
Compiling module xil_defaultlib.register(regAddr=21)
Compiling module xil_defaultlib.register(regAddr=22)
Compiling module xil_defaultlib.register(regAddr=23)
Compiling module xil_defaultlib.register(regAddr=24)
Compiling module xil_defaultlib.register(regAddr=25)
Compiling module xil_defaultlib.register(regAddr=26)
Compiling module xil_defaultlib.register(regAddr=27)
Compiling module xil_defaultlib.register(regAddr=28)
Compiling module xil_defaultlib.register(regAddr=29)
Compiling module xil_defaultlib.register(regAddr=30)
Compiling module xil_defaultlib.register(regAddr=31)
Compiling module xil_defaultlib.RegFile_default
Compiling module xil_defaultlib.mips_RegFile_0_0
Compiling module xil_defaultlib.mips_adder_1_0
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mips_alu_0_0
Compiling module xil_defaultlib.andGate
Compiling module xil_defaultlib.mips_andGate_0_0
Compiling module xil_defaultlib.clkEn
Compiling module xil_defaultlib.mips_clkEn_0_0
Compiling module xil_defaultlib.controlLogic
Compiling module xil_defaultlib.mips_controlLogic_0_0
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.mips_dataMemory_0_0
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.mips_instructionMemory_0_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_0_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_1_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_2_0
Compiling module xil_defaultlib.instructionSlice_imp_1GMHSSO
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mips_mux2_0_0
Compiling module xil_defaultlib.mips_mux2_1_0
Compiling module xil_defaultlib.mux(width=5)
Compiling module xil_defaultlib.mips_mux_0_0
Compiling module xil_defaultlib.mux(width=32)
Compiling module xil_defaultlib.mips_mux_1_0
Compiling module xil_defaultlib.mips_mux_2_0
Compiling module xil_defaultlib.mips_mux_3_0
Compiling module xil_defaultlib.mips_mux_0_1
Compiling module xil_defaultlib.programCounter
Compiling module xil_defaultlib.mips_programCounter_0_0
Compiling module xil_defaultlib.regFileFW
Compiling module xil_defaultlib.mips_regFileFW_0_0
Compiling module xil_defaultlib.shiftLeft
Compiling module xil_defaultlib.mips_shiftLeft_0_0
Compiling module xil_defaultlib.signExtern
Compiling module xil_defaultlib.mips_signExtern_0_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_3_0
Compiling module xil_defaultlib.slice_and_Extend_imp_1WA3XA
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mips_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot mips_wrapper_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1427.656 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_wrapper_behav -key {Behavioral:sim_1:Functional:mips_wrapper} -tclbatch {mips_wrapper.tcl} -protoinst "protoinst_files/mips.protoinst" -view {{D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips_wrapper_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/mips.protoinst
Time resolution is 1 ps
open_wave_config {D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips_wrapper_behav.wcfg}
open_wave_config: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1446.832 ; gain = 0.000
source mips_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1469.035 ; gain = 40.637
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:19 ; elapsed = 00:01:27 . Memory (MB): peak = 1469.035 ; gain = 205.098
add_force {/mips_wrapper/mips_i/in_clock} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
open_bd_design {D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/bd/mips/mips.bd}
update_module_reference mips_instructionMemory_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/bd/mips/mips.bd'
INFO: [IP_Flow 19-1972] Upgraded mips_instructionMemory_0_0 from instructionMemory_v1_0 1.0 to instructionMemory_v1_0 1.0
Wrote  : <D:\BITS\ECE 3-2\CS F342 - COMPUTER ARCHITECHTURE\miniProject\mips\mips.srcs\sources_1\bd\mips\mips.bd> 
Wrote  : <D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/bd/mips/ui/bd_e0a3b57f.ui> 
update_module_reference: Time (s): cpu = 00:00:08 ; elapsed = 00:03:23 . Memory (MB): peak = 1502.172 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
generate_target Simulation [get_files {D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/bd/mips/mips.bd}]
WARNING: [Vivado 12-818] No files matched 'D:/BITS/ECE'
WARNING: [Vivado 12-818] No files matched '3-2/CS'
WARNING: [Vivado 12-818] No files matched 'F342'
WARNING: [Vivado 12-818] No files matched '-'
WARNING: [Vivado 12-818] No files matched 'COMPUTER'
WARNING: [Vivado 12-818] No files matched 'ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/bd/mips/mips.bd'
export_ip_user_files -of_objects [get_files {D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/bd/mips/mips.bd}] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'D:/BITS/ECE'
WARNING: [Vivado 12-818] No files matched '3-2/CS'
WARNING: [Vivado 12-818] No files matched 'F342'
WARNING: [Vivado 12-818] No files matched '-'
WARNING: [Vivado 12-818] No files matched 'COMPUTER'
WARNING: [Vivado 12-818] No files matched 'ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/bd/mips/mips.bd'
export_simulation -of_objects [get_files {{D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/bd/mips/mips.bd}}] -directory {D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.ip_user_files/sim_scripts} -ip_user_files_dir {D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.ip_user_files} -ipstatic_source_dir {D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.cache/compile_simlib/modelsim} {questa=D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.cache/compile_simlib/questa} {riviera=D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.cache/compile_simlib/riviera} {activehdl=D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Wrote  : <D:\BITS\ECE 3-2\CS F342 - COMPUTER ARCHITECHTURE\miniProject\mips\mips.srcs\sources_1\bd\mips\mips.bd> 
VHDL Output written to : d:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/synth/mips.v
VHDL Output written to : d:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/sim/mips.v
VHDL Output written to : d:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/hdl/mips_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block instructionMemory_0 .
Exporting to file d:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/hw_handoff/mips.hwh
Generated Block Design Tcl file d:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/hw_handoff/mips_bd.tcl
Generated Hardware Definition File d:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/synth/mips.hwdef
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mips_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/shiftLeft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftLeft
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/Assignment 2/mips/mips.srcs/sources_1/new/pipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/Assignment 2/mips/mips.srcs/sources_1/new/concat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module concat
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/signExtern.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtern
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/controlLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/Assignment 2/mips/mips.srcs/sources_1/new/andGate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andGate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/ForwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/regFileFWU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFileFW
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/instructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/programCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/gatedClk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkEn
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/HDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_1_0/sim/mips_mux_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_2_0/sim/mips_mux_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_shiftLeft_0_0/sim/mips_shiftLeft_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_shiftLeft_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_3_0/sim/mips_mux_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_dataMemory_0_0/sim/mips_dataMemory_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dataMemory_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_RegFile_0_0/sim/mips_RegFile_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_RegFile_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_alu_0_0/sim/mips_alu_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_alu_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_0_1/sim/mips_mux_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_0_0/sim/mips_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_0_0/sim/mips_pipeline_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_1_0/sim/mips_pipeline_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_2_2/sim/mips_pipeline_2_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_2_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_3_3/sim/mips_pipeline_3_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_3_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_4_1/sim/mips_pipeline_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_6_1/sim/mips_pipeline_6_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_6_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_7_1/sim/mips_pipeline_7_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_7_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_8_1/sim/mips_pipeline_8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_9_1/sim/mips_pipeline_9_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_9_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_adder_1_0/sim/mips_adder_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_adder_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_0_1/sim/mips_pipeline_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_2_0/sim/mips_pipeline_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_3_0/sim/mips_pipeline_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_1_1/sim/mips_pipeline_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_5_0/sim/mips_pipeline_5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_6_0/sim/mips_pipeline_6_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_6_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_7_0/sim/mips_pipeline_7_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_7_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_9_0/sim/mips_pipeline_9_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_9_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_10_0/sim/mips_pipeline_10_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_10_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_11_0/sim/mips_pipeline_11_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_11_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_4_2/sim/mips_pipeline_4_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_4_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_8_2/sim/mips_pipeline_8_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_8_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_12_0/sim/mips_pipeline_12_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_12_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_13_0/sim/mips_pipeline_13_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_13_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_0_2/sim/mips_pipeline_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_1_2/sim/mips_pipeline_1_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_1_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_3_1/sim/mips_pipeline_3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_4_0/sim/mips_pipeline_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_5_1/sim/mips_pipeline_5_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_5_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_2_3/sim/mips_pipeline_2_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_2_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_concat_0_0/sim/mips_concat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_concat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlslice_4_0/sim/mips_xlslice_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlslice_0_1/sim/mips_xlslice_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_0_5/sim/mips_pipeline_0_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_0_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_1_3/sim/mips_pipeline_1_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_1_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_2_1/sim/mips_pipeline_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_3_2/sim/mips_pipeline_3_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_3_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_4_3/sim/mips_pipeline_4_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_4_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlslice_3_0/sim/mips_xlslice_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_signExtern_0_0/sim/mips_signExtern_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_signExtern_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlslice_0_0/sim/mips_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlslice_1_0/sim/mips_xlslice_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlslice_2_0/sim/mips_xlslice_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_adder_0_0/sim/mips_adder_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_adder_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlconstant_0_0/sim/mips_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_controlLogic_0_0/sim/mips_controlLogic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_controlLogic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_andGate_0_0/sim/mips_andGate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_andGate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux2_0_0/sim/mips_mux2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux2_1_0/sim/mips_mux2_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux2_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_FU_0_0/sim/mips_FU_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_FU_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_regFileFW_0_0/sim/mips_regFileFW_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_regFileFW_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_instructionMemory_0_0/sim/mips_instructionMemory_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_instructionMemory_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_programCounter_0_0/sim/mips_programCounter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_programCounter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_clkEn_0_0/sim/mips_clkEn_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_clkEn_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_HDU_0_0/sim/mips_HDU_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_HDU_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_5_0/sim/mips_mux_5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_5_1/sim/mips_mux_5_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_5_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_5_2/sim/mips_mux_5_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_5_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_5_3/sim/mips_mux_5_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_5_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_5_4/sim/mips_mux_5_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_5_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_5_5/sim/mips_mux_5_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_5_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_5_6/sim/mips_mux_5_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_5_6
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlconstant_0_1/sim/mips_xlconstant_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlconstant_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlconstant_0_2/sim/mips_xlconstant_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlconstant_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/sim/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlMUX_imp_ZICGEO
INFO: [VRFC 10-311] analyzing module EX_MEM_imp_1V24RCY
INFO: [VRFC 10-311] analyzing module ID_EX_imp_SWED4A
INFO: [VRFC 10-311] analyzing module IF_ID_imp_1X1XVU7
INFO: [VRFC 10-311] analyzing module Jump_Block_imp_GZ52XL
INFO: [VRFC 10-311] analyzing module MEM_WB_imp_1GJVWYO
INFO: [VRFC 10-311] analyzing module PCplus4Adder_imp_1AL2EPE
INFO: [VRFC 10-311] analyzing module instructionSlice_imp_1GMHSSO
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-311] analyzing module slice_and_Extend_imp_1WA3XA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/hdl/mips_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_wrapper
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1502.172 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '11' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.sim/sim_1/behav/xsim'
"xelab -wto ebdb6870328c4cb9a21545c6b6f97eef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_2 -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mips_wrapper_behav xil_defaultlib.mips_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ebdb6870328c4cb9a21545c6b6f97eef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_2 -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mips_wrapper_behav xil_defaultlib.mips_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux(width=1)
Compiling module xil_defaultlib.mips_mux_5_5
Compiling module xil_defaultlib.mips_mux_5_6
Compiling module xil_defaultlib.mips_mux_5_0
Compiling module xil_defaultlib.mips_mux_5_1
Compiling module xil_defaultlib.mips_mux_5_2
Compiling module xil_defaultlib.mux(width=3)
Compiling module xil_defaultlib.mips_mux_5_3
Compiling module xil_defaultlib.mips_mux_5_4
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant
Compiling module xil_defaultlib.mips_xlconstant_0_1
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.mips_xlconstant_0_2
Compiling module xil_defaultlib.ControlMUX_imp_ZICGEO
Compiling module xil_defaultlib.pipeline
Compiling module xil_defaultlib.mips_pipeline_0_2
Compiling module xil_defaultlib.mips_pipeline_1_2
Compiling module xil_defaultlib.pipeline(width=5)
Compiling module xil_defaultlib.mips_pipeline_2_3
Compiling module xil_defaultlib.pipeline(width=1)
Compiling module xil_defaultlib.mips_pipeline_3_1
Compiling module xil_defaultlib.mips_pipeline_4_0
Compiling module xil_defaultlib.mips_pipeline_5_1
Compiling module xil_defaultlib.EX_MEM_imp_1V24RCY
Compiling module xil_defaultlib.FU
Compiling module xil_defaultlib.mips_FU_0_0
Compiling module xil_defaultlib.HDU
Compiling module xil_defaultlib.mips_HDU_0_0
Compiling module xil_defaultlib.mips_pipeline_0_1
Compiling module xil_defaultlib.mips_pipeline_1_1
Compiling module xil_defaultlib.mips_pipeline_10_0
Compiling module xil_defaultlib.mips_pipeline_11_0
Compiling module xil_defaultlib.mips_pipeline_12_0
Compiling module xil_defaultlib.mips_pipeline_13_0
Compiling module xil_defaultlib.mips_pipeline_2_0
Compiling module xil_defaultlib.mips_pipeline_3_0
Compiling module xil_defaultlib.mips_pipeline_4_2
Compiling module xil_defaultlib.mips_pipeline_5_0
Compiling module xil_defaultlib.mips_pipeline_6_0
Compiling module xil_defaultlib.pipeline(width=3)
Compiling module xil_defaultlib.mips_pipeline_7_0
Compiling module xil_defaultlib.mips_pipeline_8_2
Compiling module xil_defaultlib.mips_pipeline_9_0
Compiling module xil_defaultlib.ID_EX_imp_SWED4A
Compiling module xil_defaultlib.mips_pipeline_0_0
Compiling module xil_defaultlib.mips_pipeline_1_0
Compiling module xil_defaultlib.mips_pipeline_2_2
Compiling module xil_defaultlib.mips_pipeline_3_3
Compiling module xil_defaultlib.mips_pipeline_4_1
Compiling module xil_defaultlib.mips_pipeline_6_1
Compiling module xil_defaultlib.mips_pipeline_7_1
Compiling module xil_defaultlib.mips_pipeline_8_1
Compiling module xil_defaultlib.mips_pipeline_9_1
Compiling module xil_defaultlib.IF_ID_imp_1X1XVU7
Compiling module xil_defaultlib.concat
Compiling module xil_defaultlib.mips_concat_0_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_0_1
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_4_0
Compiling module xil_defaultlib.Jump_Block_imp_GZ52XL
Compiling module xil_defaultlib.mips_pipeline_0_5
Compiling module xil_defaultlib.mips_pipeline_1_3
Compiling module xil_defaultlib.mips_pipeline_2_1
Compiling module xil_defaultlib.mips_pipeline_3_2
Compiling module xil_defaultlib.mips_pipeline_4_3
Compiling module xil_defaultlib.MEM_WB_imp_1GJVWYO
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mips_adder_0_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.mips_xlconstant_0_0
Compiling module xil_defaultlib.PCplus4Adder_imp_1AL2EPE
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.register(regAddr=1)
Compiling module xil_defaultlib.register(regAddr=2)
Compiling module xil_defaultlib.register(regAddr=3)
Compiling module xil_defaultlib.register(regAddr=4)
Compiling module xil_defaultlib.register(regAddr=5)
Compiling module xil_defaultlib.register(regAddr=6)
Compiling module xil_defaultlib.register(regAddr=7)
Compiling module xil_defaultlib.register(regAddr=8)
Compiling module xil_defaultlib.register(regAddr=9)
Compiling module xil_defaultlib.register(regAddr=10)
Compiling module xil_defaultlib.register(regAddr=11)
Compiling module xil_defaultlib.register(regAddr=12)
Compiling module xil_defaultlib.register(regAddr=13)
Compiling module xil_defaultlib.register(regAddr=14)
Compiling module xil_defaultlib.register(regAddr=15)
Compiling module xil_defaultlib.register(regAddr=16)
Compiling module xil_defaultlib.register(regAddr=17)
Compiling module xil_defaultlib.register(regAddr=18)
Compiling module xil_defaultlib.register(regAddr=19)
Compiling module xil_defaultlib.register(regAddr=20)
Compiling module xil_defaultlib.register(regAddr=21)
Compiling module xil_defaultlib.register(regAddr=22)
Compiling module xil_defaultlib.register(regAddr=23)
Compiling module xil_defaultlib.register(regAddr=24)
Compiling module xil_defaultlib.register(regAddr=25)
Compiling module xil_defaultlib.register(regAddr=26)
Compiling module xil_defaultlib.register(regAddr=27)
Compiling module xil_defaultlib.register(regAddr=28)
Compiling module xil_defaultlib.register(regAddr=29)
Compiling module xil_defaultlib.register(regAddr=30)
Compiling module xil_defaultlib.register(regAddr=31)
Compiling module xil_defaultlib.RegFile_default
Compiling module xil_defaultlib.mips_RegFile_0_0
Compiling module xil_defaultlib.mips_adder_1_0
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mips_alu_0_0
Compiling module xil_defaultlib.andGate
Compiling module xil_defaultlib.mips_andGate_0_0
Compiling module xil_defaultlib.clkEn
Compiling module xil_defaultlib.mips_clkEn_0_0
Compiling module xil_defaultlib.controlLogic
Compiling module xil_defaultlib.mips_controlLogic_0_0
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.mips_dataMemory_0_0
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.mips_instructionMemory_0_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_0_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_1_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_2_0
Compiling module xil_defaultlib.instructionSlice_imp_1GMHSSO
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mips_mux2_0_0
Compiling module xil_defaultlib.mips_mux2_1_0
Compiling module xil_defaultlib.mux(width=5)
Compiling module xil_defaultlib.mips_mux_0_0
Compiling module xil_defaultlib.mux(width=32)
Compiling module xil_defaultlib.mips_mux_1_0
Compiling module xil_defaultlib.mips_mux_2_0
Compiling module xil_defaultlib.mips_mux_3_0
Compiling module xil_defaultlib.mips_mux_0_1
Compiling module xil_defaultlib.programCounter
Compiling module xil_defaultlib.mips_programCounter_0_0
Compiling module xil_defaultlib.regFileFW
Compiling module xil_defaultlib.mips_regFileFW_0_0
Compiling module xil_defaultlib.shiftLeft
Compiling module xil_defaultlib.mips_shiftLeft_0_0
Compiling module xil_defaultlib.signExtern
Compiling module xil_defaultlib.mips_signExtern_0_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_3_0
Compiling module xil_defaultlib.slice_and_Extend_imp_1WA3XA
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mips_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot mips_wrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_wrapper_behav -key {Behavioral:sim_1:Functional:mips_wrapper} -tclbatch {mips_wrapper.tcl} -protoinst "protoinst_files/mips.protoinst" -view {{D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips_wrapper_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/mips.protoinst
Time resolution is 1 ps
open_wave_config {D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips_wrapper_behav.wcfg}
source mips_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1508.855 ; gain = 6.684
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:01:12 . Memory (MB): peak = 1508.855 ; gain = 6.684
add_force {/mips_wrapper/mips_i/in_clock} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
current_wave_config {mips_wrapper_behav.wcfg}
mips_wrapper_behav.wcfg
add_wave {{/mips_wrapper/mips_i/HDU_0}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mips_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/shiftLeft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftLeft
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/Assignment 2/mips/mips.srcs/sources_1/new/pipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/Assignment 2/mips/mips.srcs/sources_1/new/concat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module concat
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/signExtern.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtern
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/controlLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/Assignment 2/mips/mips.srcs/sources_1/new/andGate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andGate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/ForwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/regFileFWU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFileFW
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/instructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/programCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/gatedClk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkEn
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/HDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_1_0/sim/mips_mux_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_2_0/sim/mips_mux_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_shiftLeft_0_0/sim/mips_shiftLeft_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_shiftLeft_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_3_0/sim/mips_mux_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_dataMemory_0_0/sim/mips_dataMemory_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dataMemory_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_RegFile_0_0/sim/mips_RegFile_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_RegFile_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_alu_0_0/sim/mips_alu_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_alu_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_0_1/sim/mips_mux_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_0_0/sim/mips_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_0_0/sim/mips_pipeline_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_1_0/sim/mips_pipeline_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_2_2/sim/mips_pipeline_2_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_2_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_3_3/sim/mips_pipeline_3_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_3_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_4_1/sim/mips_pipeline_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_6_1/sim/mips_pipeline_6_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_6_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_7_1/sim/mips_pipeline_7_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_7_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_8_1/sim/mips_pipeline_8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_9_1/sim/mips_pipeline_9_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_9_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_adder_1_0/sim/mips_adder_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_adder_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_0_1/sim/mips_pipeline_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_2_0/sim/mips_pipeline_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_3_0/sim/mips_pipeline_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_1_1/sim/mips_pipeline_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_5_0/sim/mips_pipeline_5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_6_0/sim/mips_pipeline_6_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_6_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_7_0/sim/mips_pipeline_7_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_7_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_9_0/sim/mips_pipeline_9_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_9_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_10_0/sim/mips_pipeline_10_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_10_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_11_0/sim/mips_pipeline_11_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_11_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_4_2/sim/mips_pipeline_4_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_4_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_8_2/sim/mips_pipeline_8_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_8_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_12_0/sim/mips_pipeline_12_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_12_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_13_0/sim/mips_pipeline_13_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_13_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_0_2/sim/mips_pipeline_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_1_2/sim/mips_pipeline_1_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_1_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_3_1/sim/mips_pipeline_3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_4_0/sim/mips_pipeline_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_5_1/sim/mips_pipeline_5_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_5_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_2_3/sim/mips_pipeline_2_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_2_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_concat_0_0/sim/mips_concat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_concat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlslice_4_0/sim/mips_xlslice_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlslice_0_1/sim/mips_xlslice_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_0_5/sim/mips_pipeline_0_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_0_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_1_3/sim/mips_pipeline_1_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_1_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_2_1/sim/mips_pipeline_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_3_2/sim/mips_pipeline_3_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_3_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_4_3/sim/mips_pipeline_4_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_4_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlslice_3_0/sim/mips_xlslice_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_signExtern_0_0/sim/mips_signExtern_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_signExtern_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlslice_0_0/sim/mips_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlslice_1_0/sim/mips_xlslice_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlslice_2_0/sim/mips_xlslice_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_adder_0_0/sim/mips_adder_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_adder_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlconstant_0_0/sim/mips_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_controlLogic_0_0/sim/mips_controlLogic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_controlLogic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_andGate_0_0/sim/mips_andGate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_andGate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux2_0_0/sim/mips_mux2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux2_1_0/sim/mips_mux2_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux2_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_FU_0_0/sim/mips_FU_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_FU_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_regFileFW_0_0/sim/mips_regFileFW_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_regFileFW_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_instructionMemory_0_0/sim/mips_instructionMemory_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_instructionMemory_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_programCounter_0_0/sim/mips_programCounter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_programCounter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_clkEn_0_0/sim/mips_clkEn_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_clkEn_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_HDU_0_0/sim/mips_HDU_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_HDU_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_5_0/sim/mips_mux_5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_5_1/sim/mips_mux_5_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_5_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_5_2/sim/mips_mux_5_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_5_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_5_3/sim/mips_mux_5_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_5_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_5_4/sim/mips_mux_5_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_5_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_5_5/sim/mips_mux_5_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_5_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_5_6/sim/mips_mux_5_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_5_6
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlconstant_0_1/sim/mips_xlconstant_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlconstant_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlconstant_0_2/sim/mips_xlconstant_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlconstant_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/sim/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlMUX_imp_ZICGEO
INFO: [VRFC 10-311] analyzing module EX_MEM_imp_1V24RCY
INFO: [VRFC 10-311] analyzing module ID_EX_imp_SWED4A
INFO: [VRFC 10-311] analyzing module IF_ID_imp_1X1XVU7
INFO: [VRFC 10-311] analyzing module Jump_Block_imp_GZ52XL
INFO: [VRFC 10-311] analyzing module MEM_WB_imp_1GJVWYO
INFO: [VRFC 10-311] analyzing module PCplus4Adder_imp_1AL2EPE
INFO: [VRFC 10-311] analyzing module instructionSlice_imp_1GMHSSO
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-311] analyzing module slice_and_Extend_imp_1WA3XA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/hdl/mips_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_wrapper
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1580.035 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '12' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1580.035 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.sim/sim_1/behav/xsim'
"xelab -wto ebdb6870328c4cb9a21545c6b6f97eef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_2 -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mips_wrapper_behav xil_defaultlib.mips_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ebdb6870328c4cb9a21545c6b6f97eef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_2 -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mips_wrapper_behav xil_defaultlib.mips_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux(width=1)
Compiling module xil_defaultlib.mips_mux_5_5
Compiling module xil_defaultlib.mips_mux_5_6
Compiling module xil_defaultlib.mips_mux_5_0
Compiling module xil_defaultlib.mips_mux_5_1
Compiling module xil_defaultlib.mips_mux_5_2
Compiling module xil_defaultlib.mux(width=3)
Compiling module xil_defaultlib.mips_mux_5_3
Compiling module xil_defaultlib.mips_mux_5_4
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant
Compiling module xil_defaultlib.mips_xlconstant_0_1
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.mips_xlconstant_0_2
Compiling module xil_defaultlib.ControlMUX_imp_ZICGEO
Compiling module xil_defaultlib.pipeline
Compiling module xil_defaultlib.mips_pipeline_0_2
Compiling module xil_defaultlib.mips_pipeline_1_2
Compiling module xil_defaultlib.pipeline(width=5)
Compiling module xil_defaultlib.mips_pipeline_2_3
Compiling module xil_defaultlib.pipeline(width=1)
Compiling module xil_defaultlib.mips_pipeline_3_1
Compiling module xil_defaultlib.mips_pipeline_4_0
Compiling module xil_defaultlib.mips_pipeline_5_1
Compiling module xil_defaultlib.EX_MEM_imp_1V24RCY
Compiling module xil_defaultlib.FU
Compiling module xil_defaultlib.mips_FU_0_0
Compiling module xil_defaultlib.HDU
Compiling module xil_defaultlib.mips_HDU_0_0
Compiling module xil_defaultlib.mips_pipeline_0_1
Compiling module xil_defaultlib.mips_pipeline_1_1
Compiling module xil_defaultlib.mips_pipeline_10_0
Compiling module xil_defaultlib.mips_pipeline_11_0
Compiling module xil_defaultlib.mips_pipeline_12_0
Compiling module xil_defaultlib.mips_pipeline_13_0
Compiling module xil_defaultlib.mips_pipeline_2_0
Compiling module xil_defaultlib.mips_pipeline_3_0
Compiling module xil_defaultlib.mips_pipeline_4_2
Compiling module xil_defaultlib.mips_pipeline_5_0
Compiling module xil_defaultlib.mips_pipeline_6_0
Compiling module xil_defaultlib.pipeline(width=3)
Compiling module xil_defaultlib.mips_pipeline_7_0
Compiling module xil_defaultlib.mips_pipeline_8_2
Compiling module xil_defaultlib.mips_pipeline_9_0
Compiling module xil_defaultlib.ID_EX_imp_SWED4A
Compiling module xil_defaultlib.mips_pipeline_0_0
Compiling module xil_defaultlib.mips_pipeline_1_0
Compiling module xil_defaultlib.mips_pipeline_2_2
Compiling module xil_defaultlib.mips_pipeline_3_3
Compiling module xil_defaultlib.mips_pipeline_4_1
Compiling module xil_defaultlib.mips_pipeline_6_1
Compiling module xil_defaultlib.mips_pipeline_7_1
Compiling module xil_defaultlib.mips_pipeline_8_1
Compiling module xil_defaultlib.mips_pipeline_9_1
Compiling module xil_defaultlib.IF_ID_imp_1X1XVU7
Compiling module xil_defaultlib.concat
Compiling module xil_defaultlib.mips_concat_0_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_0_1
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_4_0
Compiling module xil_defaultlib.Jump_Block_imp_GZ52XL
Compiling module xil_defaultlib.mips_pipeline_0_5
Compiling module xil_defaultlib.mips_pipeline_1_3
Compiling module xil_defaultlib.mips_pipeline_2_1
Compiling module xil_defaultlib.mips_pipeline_3_2
Compiling module xil_defaultlib.mips_pipeline_4_3
Compiling module xil_defaultlib.MEM_WB_imp_1GJVWYO
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mips_adder_0_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.mips_xlconstant_0_0
Compiling module xil_defaultlib.PCplus4Adder_imp_1AL2EPE
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.register(regAddr=1)
Compiling module xil_defaultlib.register(regAddr=2)
Compiling module xil_defaultlib.register(regAddr=3)
Compiling module xil_defaultlib.register(regAddr=4)
Compiling module xil_defaultlib.register(regAddr=5)
Compiling module xil_defaultlib.register(regAddr=6)
Compiling module xil_defaultlib.register(regAddr=7)
Compiling module xil_defaultlib.register(regAddr=8)
Compiling module xil_defaultlib.register(regAddr=9)
Compiling module xil_defaultlib.register(regAddr=10)
Compiling module xil_defaultlib.register(regAddr=11)
Compiling module xil_defaultlib.register(regAddr=12)
Compiling module xil_defaultlib.register(regAddr=13)
Compiling module xil_defaultlib.register(regAddr=14)
Compiling module xil_defaultlib.register(regAddr=15)
Compiling module xil_defaultlib.register(regAddr=16)
Compiling module xil_defaultlib.register(regAddr=17)
Compiling module xil_defaultlib.register(regAddr=18)
Compiling module xil_defaultlib.register(regAddr=19)
Compiling module xil_defaultlib.register(regAddr=20)
Compiling module xil_defaultlib.register(regAddr=21)
Compiling module xil_defaultlib.register(regAddr=22)
Compiling module xil_defaultlib.register(regAddr=23)
Compiling module xil_defaultlib.register(regAddr=24)
Compiling module xil_defaultlib.register(regAddr=25)
Compiling module xil_defaultlib.register(regAddr=26)
Compiling module xil_defaultlib.register(regAddr=27)
Compiling module xil_defaultlib.register(regAddr=28)
Compiling module xil_defaultlib.register(regAddr=29)
Compiling module xil_defaultlib.register(regAddr=30)
Compiling module xil_defaultlib.register(regAddr=31)
Compiling module xil_defaultlib.RegFile_default
Compiling module xil_defaultlib.mips_RegFile_0_0
Compiling module xil_defaultlib.mips_adder_1_0
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mips_alu_0_0
Compiling module xil_defaultlib.andGate
Compiling module xil_defaultlib.mips_andGate_0_0
Compiling module xil_defaultlib.clkEn
Compiling module xil_defaultlib.mips_clkEn_0_0
Compiling module xil_defaultlib.controlLogic
Compiling module xil_defaultlib.mips_controlLogic_0_0
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.mips_dataMemory_0_0
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.mips_instructionMemory_0_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_0_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_1_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_2_0
Compiling module xil_defaultlib.instructionSlice_imp_1GMHSSO
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mips_mux2_0_0
Compiling module xil_defaultlib.mips_mux2_1_0
Compiling module xil_defaultlib.mux(width=5)
Compiling module xil_defaultlib.mips_mux_0_0
Compiling module xil_defaultlib.mux(width=32)
Compiling module xil_defaultlib.mips_mux_1_0
Compiling module xil_defaultlib.mips_mux_2_0
Compiling module xil_defaultlib.mips_mux_3_0
Compiling module xil_defaultlib.mips_mux_0_1
Compiling module xil_defaultlib.programCounter
Compiling module xil_defaultlib.mips_programCounter_0_0
Compiling module xil_defaultlib.regFileFW
Compiling module xil_defaultlib.mips_regFileFW_0_0
Compiling module xil_defaultlib.shiftLeft
Compiling module xil_defaultlib.mips_shiftLeft_0_0
Compiling module xil_defaultlib.signExtern
Compiling module xil_defaultlib.mips_signExtern_0_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_3_0
Compiling module xil_defaultlib.slice_and_Extend_imp_1WA3XA
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mips_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot mips_wrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1580.035 ; gain = 0.000
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/mips.protoinst
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 1580.035 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:34 . Memory (MB): peak = 1580.035 ; gain = 0.000
add_force {/mips_wrapper/mips_i/in_clock} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
open_bd_design {D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/bd/mips/mips.bd}
open_bd_design {D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/bd/mips/mips.bd}
current_wave_config {mips_wrapper_behav.wcfg}
mips_wrapper_behav.wcfg
add_wave {{/mips_wrapper/mips_i/controlLogic_0}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mips_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/shiftLeft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftLeft
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/Assignment 2/mips/mips.srcs/sources_1/new/pipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/Assignment 2/mips/mips.srcs/sources_1/new/concat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module concat
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/signExtern.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtern
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/controlLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/Assignment 2/mips/mips.srcs/sources_1/new/andGate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andGate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/ForwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/regFileFWU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFileFW
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/instructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/programCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/gatedClk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkEn
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/HDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_1_0/sim/mips_mux_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_2_0/sim/mips_mux_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_shiftLeft_0_0/sim/mips_shiftLeft_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_shiftLeft_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_3_0/sim/mips_mux_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_dataMemory_0_0/sim/mips_dataMemory_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dataMemory_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_RegFile_0_0/sim/mips_RegFile_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_RegFile_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_alu_0_0/sim/mips_alu_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_alu_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_0_1/sim/mips_mux_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_0_0/sim/mips_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_0_0/sim/mips_pipeline_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_1_0/sim/mips_pipeline_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_2_2/sim/mips_pipeline_2_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_2_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_3_3/sim/mips_pipeline_3_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_3_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_4_1/sim/mips_pipeline_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_6_1/sim/mips_pipeline_6_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_6_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_7_1/sim/mips_pipeline_7_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_7_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_8_1/sim/mips_pipeline_8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_9_1/sim/mips_pipeline_9_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_9_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_adder_1_0/sim/mips_adder_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_adder_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_0_1/sim/mips_pipeline_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_2_0/sim/mips_pipeline_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_3_0/sim/mips_pipeline_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_1_1/sim/mips_pipeline_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_5_0/sim/mips_pipeline_5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_6_0/sim/mips_pipeline_6_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_6_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_7_0/sim/mips_pipeline_7_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_7_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_9_0/sim/mips_pipeline_9_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_9_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_10_0/sim/mips_pipeline_10_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_10_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_11_0/sim/mips_pipeline_11_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_11_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_4_2/sim/mips_pipeline_4_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_4_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_8_2/sim/mips_pipeline_8_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_8_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_12_0/sim/mips_pipeline_12_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_12_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_13_0/sim/mips_pipeline_13_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_13_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_0_2/sim/mips_pipeline_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_1_2/sim/mips_pipeline_1_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_1_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_3_1/sim/mips_pipeline_3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_4_0/sim/mips_pipeline_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_5_1/sim/mips_pipeline_5_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_5_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_2_3/sim/mips_pipeline_2_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_2_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_concat_0_0/sim/mips_concat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_concat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlslice_4_0/sim/mips_xlslice_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlslice_0_1/sim/mips_xlslice_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_0_5/sim/mips_pipeline_0_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_0_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_1_3/sim/mips_pipeline_1_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_1_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_2_1/sim/mips_pipeline_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_3_2/sim/mips_pipeline_3_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_3_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_4_3/sim/mips_pipeline_4_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_4_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlslice_3_0/sim/mips_xlslice_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_signExtern_0_0/sim/mips_signExtern_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_signExtern_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlslice_0_0/sim/mips_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlslice_1_0/sim/mips_xlslice_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlslice_2_0/sim/mips_xlslice_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_adder_0_0/sim/mips_adder_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_adder_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlconstant_0_0/sim/mips_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_controlLogic_0_0/sim/mips_controlLogic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_controlLogic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_andGate_0_0/sim/mips_andGate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_andGate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux2_0_0/sim/mips_mux2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux2_1_0/sim/mips_mux2_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux2_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_FU_0_0/sim/mips_FU_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_FU_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_regFileFW_0_0/sim/mips_regFileFW_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_regFileFW_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_instructionMemory_0_0/sim/mips_instructionMemory_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_instructionMemory_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_programCounter_0_0/sim/mips_programCounter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_programCounter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_clkEn_0_0/sim/mips_clkEn_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_clkEn_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_HDU_0_0/sim/mips_HDU_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_HDU_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_5_0/sim/mips_mux_5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_5_1/sim/mips_mux_5_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_5_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_5_2/sim/mips_mux_5_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_5_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_5_3/sim/mips_mux_5_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_5_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_5_4/sim/mips_mux_5_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_5_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_5_5/sim/mips_mux_5_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_5_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_5_6/sim/mips_mux_5_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_5_6
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlconstant_0_1/sim/mips_xlconstant_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlconstant_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlconstant_0_2/sim/mips_xlconstant_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlconstant_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/sim/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlMUX_imp_ZICGEO
INFO: [VRFC 10-311] analyzing module EX_MEM_imp_1V24RCY
INFO: [VRFC 10-311] analyzing module ID_EX_imp_SWED4A
INFO: [VRFC 10-311] analyzing module IF_ID_imp_1X1XVU7
INFO: [VRFC 10-311] analyzing module Jump_Block_imp_GZ52XL
INFO: [VRFC 10-311] analyzing module MEM_WB_imp_1GJVWYO
INFO: [VRFC 10-311] analyzing module PCplus4Adder_imp_1AL2EPE
INFO: [VRFC 10-311] analyzing module instructionSlice_imp_1GMHSSO
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-311] analyzing module slice_and_Extend_imp_1WA3XA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/hdl/mips_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_wrapper
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1692.520 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1692.520 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.sim/sim_1/behav/xsim'
"xelab -wto ebdb6870328c4cb9a21545c6b6f97eef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_2 -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mips_wrapper_behav xil_defaultlib.mips_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ebdb6870328c4cb9a21545c6b6f97eef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_2 -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mips_wrapper_behav xil_defaultlib.mips_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux(width=1)
Compiling module xil_defaultlib.mips_mux_5_5
Compiling module xil_defaultlib.mips_mux_5_6
Compiling module xil_defaultlib.mips_mux_5_0
Compiling module xil_defaultlib.mips_mux_5_1
Compiling module xil_defaultlib.mips_mux_5_2
Compiling module xil_defaultlib.mux(width=3)
Compiling module xil_defaultlib.mips_mux_5_3
Compiling module xil_defaultlib.mips_mux_5_4
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant
Compiling module xil_defaultlib.mips_xlconstant_0_1
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.mips_xlconstant_0_2
Compiling module xil_defaultlib.ControlMUX_imp_ZICGEO
Compiling module xil_defaultlib.pipeline
Compiling module xil_defaultlib.mips_pipeline_0_2
Compiling module xil_defaultlib.mips_pipeline_1_2
Compiling module xil_defaultlib.pipeline(width=5)
Compiling module xil_defaultlib.mips_pipeline_2_3
Compiling module xil_defaultlib.pipeline(width=1)
Compiling module xil_defaultlib.mips_pipeline_3_1
Compiling module xil_defaultlib.mips_pipeline_4_0
Compiling module xil_defaultlib.mips_pipeline_5_1
Compiling module xil_defaultlib.EX_MEM_imp_1V24RCY
Compiling module xil_defaultlib.FU
Compiling module xil_defaultlib.mips_FU_0_0
Compiling module xil_defaultlib.HDU
Compiling module xil_defaultlib.mips_HDU_0_0
Compiling module xil_defaultlib.mips_pipeline_0_1
Compiling module xil_defaultlib.mips_pipeline_1_1
Compiling module xil_defaultlib.mips_pipeline_10_0
Compiling module xil_defaultlib.mips_pipeline_11_0
Compiling module xil_defaultlib.mips_pipeline_12_0
Compiling module xil_defaultlib.mips_pipeline_13_0
Compiling module xil_defaultlib.mips_pipeline_2_0
Compiling module xil_defaultlib.mips_pipeline_3_0
Compiling module xil_defaultlib.mips_pipeline_4_2
Compiling module xil_defaultlib.mips_pipeline_5_0
Compiling module xil_defaultlib.mips_pipeline_6_0
Compiling module xil_defaultlib.pipeline(width=3)
Compiling module xil_defaultlib.mips_pipeline_7_0
Compiling module xil_defaultlib.mips_pipeline_8_2
Compiling module xil_defaultlib.mips_pipeline_9_0
Compiling module xil_defaultlib.ID_EX_imp_SWED4A
Compiling module xil_defaultlib.mips_pipeline_0_0
Compiling module xil_defaultlib.mips_pipeline_1_0
Compiling module xil_defaultlib.mips_pipeline_2_2
Compiling module xil_defaultlib.mips_pipeline_3_3
Compiling module xil_defaultlib.mips_pipeline_4_1
Compiling module xil_defaultlib.mips_pipeline_6_1
Compiling module xil_defaultlib.mips_pipeline_7_1
Compiling module xil_defaultlib.mips_pipeline_8_1
Compiling module xil_defaultlib.mips_pipeline_9_1
Compiling module xil_defaultlib.IF_ID_imp_1X1XVU7
Compiling module xil_defaultlib.concat
Compiling module xil_defaultlib.mips_concat_0_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_0_1
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_4_0
Compiling module xil_defaultlib.Jump_Block_imp_GZ52XL
Compiling module xil_defaultlib.mips_pipeline_0_5
Compiling module xil_defaultlib.mips_pipeline_1_3
Compiling module xil_defaultlib.mips_pipeline_2_1
Compiling module xil_defaultlib.mips_pipeline_3_2
Compiling module xil_defaultlib.mips_pipeline_4_3
Compiling module xil_defaultlib.MEM_WB_imp_1GJVWYO
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mips_adder_0_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.mips_xlconstant_0_0
Compiling module xil_defaultlib.PCplus4Adder_imp_1AL2EPE
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.register(regAddr=1)
Compiling module xil_defaultlib.register(regAddr=2)
Compiling module xil_defaultlib.register(regAddr=3)
Compiling module xil_defaultlib.register(regAddr=4)
Compiling module xil_defaultlib.register(regAddr=5)
Compiling module xil_defaultlib.register(regAddr=6)
Compiling module xil_defaultlib.register(regAddr=7)
Compiling module xil_defaultlib.register(regAddr=8)
Compiling module xil_defaultlib.register(regAddr=9)
Compiling module xil_defaultlib.register(regAddr=10)
Compiling module xil_defaultlib.register(regAddr=11)
Compiling module xil_defaultlib.register(regAddr=12)
Compiling module xil_defaultlib.register(regAddr=13)
Compiling module xil_defaultlib.register(regAddr=14)
Compiling module xil_defaultlib.register(regAddr=15)
Compiling module xil_defaultlib.register(regAddr=16)
Compiling module xil_defaultlib.register(regAddr=17)
Compiling module xil_defaultlib.register(regAddr=18)
Compiling module xil_defaultlib.register(regAddr=19)
Compiling module xil_defaultlib.register(regAddr=20)
Compiling module xil_defaultlib.register(regAddr=21)
Compiling module xil_defaultlib.register(regAddr=22)
Compiling module xil_defaultlib.register(regAddr=23)
Compiling module xil_defaultlib.register(regAddr=24)
Compiling module xil_defaultlib.register(regAddr=25)
Compiling module xil_defaultlib.register(regAddr=26)
Compiling module xil_defaultlib.register(regAddr=27)
Compiling module xil_defaultlib.register(regAddr=28)
Compiling module xil_defaultlib.register(regAddr=29)
Compiling module xil_defaultlib.register(regAddr=30)
Compiling module xil_defaultlib.register(regAddr=31)
Compiling module xil_defaultlib.RegFile_default
Compiling module xil_defaultlib.mips_RegFile_0_0
Compiling module xil_defaultlib.mips_adder_1_0
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mips_alu_0_0
Compiling module xil_defaultlib.andGate
Compiling module xil_defaultlib.mips_andGate_0_0
Compiling module xil_defaultlib.clkEn
Compiling module xil_defaultlib.mips_clkEn_0_0
Compiling module xil_defaultlib.controlLogic
Compiling module xil_defaultlib.mips_controlLogic_0_0
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.mips_dataMemory_0_0
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.mips_instructionMemory_0_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_0_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_1_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_2_0
Compiling module xil_defaultlib.instructionSlice_imp_1GMHSSO
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mips_mux2_0_0
Compiling module xil_defaultlib.mips_mux2_1_0
Compiling module xil_defaultlib.mux(width=5)
Compiling module xil_defaultlib.mips_mux_0_0
Compiling module xil_defaultlib.mux(width=32)
Compiling module xil_defaultlib.mips_mux_1_0
Compiling module xil_defaultlib.mips_mux_2_0
Compiling module xil_defaultlib.mips_mux_3_0
Compiling module xil_defaultlib.mips_mux_0_1
Compiling module xil_defaultlib.programCounter
Compiling module xil_defaultlib.mips_programCounter_0_0
Compiling module xil_defaultlib.regFileFW
Compiling module xil_defaultlib.mips_regFileFW_0_0
Compiling module xil_defaultlib.shiftLeft
Compiling module xil_defaultlib.mips_shiftLeft_0_0
Compiling module xil_defaultlib.signExtern
Compiling module xil_defaultlib.mips_signExtern_0_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_3_0
Compiling module xil_defaultlib.slice_and_Extend_imp_1WA3XA
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mips_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot mips_wrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1692.520 ; gain = 0.000
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/mips.protoinst
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1697.621 ; gain = 5.102
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:35 . Memory (MB): peak = 1697.621 ; gain = 5.102
add_force {/mips_wrapper/mips_i/in_clock} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
open_bd_design {D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/bd/mips/mips.bd}
disconnect_bd_net /ID_EX_Q10 [get_bd_pins HDU_0/ID_EX_MemtoReg]
undo
INFO: [Common 17-17] undo 'disconnect_bd_net /ID_EX_Q10 [get_bd_pins HDU_0/ID_EX_MemtoReg]'
disconnect_bd_net /ID_EX_Q10 [get_bd_pins HDU_0/ID_EX_MemtoReg]
connect_bd_net [get_bd_pins IF_ID/Q8] [get_bd_pins HDU_0/ID_EX_MemtoReg]
save_bd_design
Wrote  : <D:\BITS\ECE 3-2\CS F342 - COMPUTER ARCHITECHTURE\miniProject\mips\mips.srcs\sources_1\bd\mips\mips.bd> 
Wrote  : <D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/bd/mips/ui/bd_e0a3b57f.ui> 
close_sim
INFO: [Simtcl 6-16] Simulation closed
generate_target Simulation [get_files {D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/bd/mips/mips.bd}]
WARNING: [Vivado 12-818] No files matched 'D:/BITS/ECE'
WARNING: [Vivado 12-818] No files matched '3-2/CS'
WARNING: [Vivado 12-818] No files matched 'F342'
WARNING: [Vivado 12-818] No files matched '-'
WARNING: [Vivado 12-818] No files matched 'COMPUTER'
WARNING: [Vivado 12-818] No files matched 'ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/bd/mips/mips.bd'
export_ip_user_files -of_objects [get_files {D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/bd/mips/mips.bd}] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'D:/BITS/ECE'
WARNING: [Vivado 12-818] No files matched '3-2/CS'
WARNING: [Vivado 12-818] No files matched 'F342'
WARNING: [Vivado 12-818] No files matched '-'
WARNING: [Vivado 12-818] No files matched 'COMPUTER'
WARNING: [Vivado 12-818] No files matched 'ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/bd/mips/mips.bd'
export_simulation -of_objects [get_files {{D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/bd/mips/mips.bd}}] -directory {D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.ip_user_files/sim_scripts} -ip_user_files_dir {D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.ip_user_files} -ipstatic_source_dir {D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.cache/compile_simlib/modelsim} {questa=D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.cache/compile_simlib/questa} {riviera=D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.cache/compile_simlib/riviera} {activehdl=D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Wrote  : <D:\BITS\ECE 3-2\CS F342 - COMPUTER ARCHITECHTURE\miniProject\mips\mips.srcs\sources_1\bd\mips\mips.bd> 
Wrote  : <D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/bd/mips/ui/bd_e0a3b57f.ui> 
VHDL Output written to : d:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/synth/mips.v
VHDL Output written to : d:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/sim/mips.v
VHDL Output written to : d:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/hdl/mips_wrapper.v
Exporting to file d:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/hw_handoff/mips.hwh
Generated Block Design Tcl file d:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/hw_handoff/mips_bd.tcl
Generated Hardware Definition File d:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/synth/mips.hwdef
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mips_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/shiftLeft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftLeft
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/Assignment 2/mips/mips.srcs/sources_1/new/pipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/Assignment 2/mips/mips.srcs/sources_1/new/concat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module concat
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/signExtern.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtern
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/controlLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/Assignment 2/mips/mips.srcs/sources_1/new/andGate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andGate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/ForwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/regFileFWU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFileFW
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/instructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/programCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/gatedClk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkEn
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/HDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_1_0/sim/mips_mux_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_2_0/sim/mips_mux_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_shiftLeft_0_0/sim/mips_shiftLeft_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_shiftLeft_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_3_0/sim/mips_mux_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_dataMemory_0_0/sim/mips_dataMemory_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dataMemory_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_RegFile_0_0/sim/mips_RegFile_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_RegFile_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_alu_0_0/sim/mips_alu_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_alu_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_0_1/sim/mips_mux_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_0_0/sim/mips_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_0_0/sim/mips_pipeline_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_1_0/sim/mips_pipeline_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_2_2/sim/mips_pipeline_2_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_2_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_3_3/sim/mips_pipeline_3_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_3_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_4_1/sim/mips_pipeline_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_6_1/sim/mips_pipeline_6_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_6_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_7_1/sim/mips_pipeline_7_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_7_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_8_1/sim/mips_pipeline_8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_9_1/sim/mips_pipeline_9_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_9_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_adder_1_0/sim/mips_adder_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_adder_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_0_1/sim/mips_pipeline_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_2_0/sim/mips_pipeline_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_3_0/sim/mips_pipeline_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_1_1/sim/mips_pipeline_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_5_0/sim/mips_pipeline_5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_6_0/sim/mips_pipeline_6_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_6_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_7_0/sim/mips_pipeline_7_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_7_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_9_0/sim/mips_pipeline_9_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_9_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_10_0/sim/mips_pipeline_10_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_10_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_11_0/sim/mips_pipeline_11_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_11_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_4_2/sim/mips_pipeline_4_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_4_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_8_2/sim/mips_pipeline_8_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_8_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_12_0/sim/mips_pipeline_12_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_12_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_13_0/sim/mips_pipeline_13_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_13_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_0_2/sim/mips_pipeline_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_1_2/sim/mips_pipeline_1_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_1_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_3_1/sim/mips_pipeline_3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_4_0/sim/mips_pipeline_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_5_1/sim/mips_pipeline_5_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_5_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_2_3/sim/mips_pipeline_2_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_2_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_concat_0_0/sim/mips_concat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_concat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlslice_4_0/sim/mips_xlslice_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlslice_0_1/sim/mips_xlslice_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_0_5/sim/mips_pipeline_0_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_0_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_1_3/sim/mips_pipeline_1_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_1_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_2_1/sim/mips_pipeline_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_3_2/sim/mips_pipeline_3_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_3_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_4_3/sim/mips_pipeline_4_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_4_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlslice_3_0/sim/mips_xlslice_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_signExtern_0_0/sim/mips_signExtern_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_signExtern_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlslice_0_0/sim/mips_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlslice_1_0/sim/mips_xlslice_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlslice_2_0/sim/mips_xlslice_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_adder_0_0/sim/mips_adder_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_adder_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlconstant_0_0/sim/mips_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_controlLogic_0_0/sim/mips_controlLogic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_controlLogic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_andGate_0_0/sim/mips_andGate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_andGate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux2_0_0/sim/mips_mux2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux2_1_0/sim/mips_mux2_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux2_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_FU_0_0/sim/mips_FU_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_FU_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_regFileFW_0_0/sim/mips_regFileFW_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_regFileFW_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_instructionMemory_0_0/sim/mips_instructionMemory_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_instructionMemory_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_programCounter_0_0/sim/mips_programCounter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_programCounter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_clkEn_0_0/sim/mips_clkEn_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_clkEn_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_HDU_0_0/sim/mips_HDU_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_HDU_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_5_0/sim/mips_mux_5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_5_1/sim/mips_mux_5_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_5_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_5_2/sim/mips_mux_5_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_5_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_5_3/sim/mips_mux_5_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_5_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_5_4/sim/mips_mux_5_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_5_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_5_5/sim/mips_mux_5_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_5_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_5_6/sim/mips_mux_5_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_5_6
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlconstant_0_1/sim/mips_xlconstant_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlconstant_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlconstant_0_2/sim/mips_xlconstant_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlconstant_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/sim/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlMUX_imp_ZICGEO
INFO: [VRFC 10-311] analyzing module EX_MEM_imp_1V24RCY
INFO: [VRFC 10-311] analyzing module ID_EX_imp_SWED4A
INFO: [VRFC 10-311] analyzing module IF_ID_imp_1X1XVU7
INFO: [VRFC 10-311] analyzing module Jump_Block_imp_GZ52XL
INFO: [VRFC 10-311] analyzing module MEM_WB_imp_1GJVWYO
INFO: [VRFC 10-311] analyzing module PCplus4Adder_imp_1AL2EPE
INFO: [VRFC 10-311] analyzing module instructionSlice_imp_1GMHSSO
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-311] analyzing module slice_and_Extend_imp_1WA3XA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/hdl/mips_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_wrapper
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1697.730 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '11' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.sim/sim_1/behav/xsim'
"xelab -wto ebdb6870328c4cb9a21545c6b6f97eef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_2 -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mips_wrapper_behav xil_defaultlib.mips_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ebdb6870328c4cb9a21545c6b6f97eef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_2 -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mips_wrapper_behav xil_defaultlib.mips_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux(width=1)
Compiling module xil_defaultlib.mips_mux_5_5
Compiling module xil_defaultlib.mips_mux_5_6
Compiling module xil_defaultlib.mips_mux_5_0
Compiling module xil_defaultlib.mips_mux_5_1
Compiling module xil_defaultlib.mips_mux_5_2
Compiling module xil_defaultlib.mux(width=3)
Compiling module xil_defaultlib.mips_mux_5_3
Compiling module xil_defaultlib.mips_mux_5_4
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant
Compiling module xil_defaultlib.mips_xlconstant_0_1
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.mips_xlconstant_0_2
Compiling module xil_defaultlib.ControlMUX_imp_ZICGEO
Compiling module xil_defaultlib.pipeline
Compiling module xil_defaultlib.mips_pipeline_0_2
Compiling module xil_defaultlib.mips_pipeline_1_2
Compiling module xil_defaultlib.pipeline(width=5)
Compiling module xil_defaultlib.mips_pipeline_2_3
Compiling module xil_defaultlib.pipeline(width=1)
Compiling module xil_defaultlib.mips_pipeline_3_1
Compiling module xil_defaultlib.mips_pipeline_4_0
Compiling module xil_defaultlib.mips_pipeline_5_1
Compiling module xil_defaultlib.EX_MEM_imp_1V24RCY
Compiling module xil_defaultlib.FU
Compiling module xil_defaultlib.mips_FU_0_0
Compiling module xil_defaultlib.HDU
Compiling module xil_defaultlib.mips_HDU_0_0
Compiling module xil_defaultlib.mips_pipeline_0_1
Compiling module xil_defaultlib.mips_pipeline_1_1
Compiling module xil_defaultlib.mips_pipeline_10_0
Compiling module xil_defaultlib.mips_pipeline_11_0
Compiling module xil_defaultlib.mips_pipeline_12_0
Compiling module xil_defaultlib.mips_pipeline_13_0
Compiling module xil_defaultlib.mips_pipeline_2_0
Compiling module xil_defaultlib.mips_pipeline_3_0
Compiling module xil_defaultlib.mips_pipeline_4_2
Compiling module xil_defaultlib.mips_pipeline_5_0
Compiling module xil_defaultlib.mips_pipeline_6_0
Compiling module xil_defaultlib.pipeline(width=3)
Compiling module xil_defaultlib.mips_pipeline_7_0
Compiling module xil_defaultlib.mips_pipeline_8_2
Compiling module xil_defaultlib.mips_pipeline_9_0
Compiling module xil_defaultlib.ID_EX_imp_SWED4A
Compiling module xil_defaultlib.mips_pipeline_0_0
Compiling module xil_defaultlib.mips_pipeline_1_0
Compiling module xil_defaultlib.mips_pipeline_2_2
Compiling module xil_defaultlib.mips_pipeline_3_3
Compiling module xil_defaultlib.mips_pipeline_4_1
Compiling module xil_defaultlib.mips_pipeline_6_1
Compiling module xil_defaultlib.mips_pipeline_7_1
Compiling module xil_defaultlib.mips_pipeline_8_1
Compiling module xil_defaultlib.mips_pipeline_9_1
Compiling module xil_defaultlib.IF_ID_imp_1X1XVU7
Compiling module xil_defaultlib.concat
Compiling module xil_defaultlib.mips_concat_0_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_0_1
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_4_0
Compiling module xil_defaultlib.Jump_Block_imp_GZ52XL
Compiling module xil_defaultlib.mips_pipeline_0_5
Compiling module xil_defaultlib.mips_pipeline_1_3
Compiling module xil_defaultlib.mips_pipeline_2_1
Compiling module xil_defaultlib.mips_pipeline_3_2
Compiling module xil_defaultlib.mips_pipeline_4_3
Compiling module xil_defaultlib.MEM_WB_imp_1GJVWYO
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mips_adder_0_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.mips_xlconstant_0_0
Compiling module xil_defaultlib.PCplus4Adder_imp_1AL2EPE
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.register(regAddr=1)
Compiling module xil_defaultlib.register(regAddr=2)
Compiling module xil_defaultlib.register(regAddr=3)
Compiling module xil_defaultlib.register(regAddr=4)
Compiling module xil_defaultlib.register(regAddr=5)
Compiling module xil_defaultlib.register(regAddr=6)
Compiling module xil_defaultlib.register(regAddr=7)
Compiling module xil_defaultlib.register(regAddr=8)
Compiling module xil_defaultlib.register(regAddr=9)
Compiling module xil_defaultlib.register(regAddr=10)
Compiling module xil_defaultlib.register(regAddr=11)
Compiling module xil_defaultlib.register(regAddr=12)
Compiling module xil_defaultlib.register(regAddr=13)
Compiling module xil_defaultlib.register(regAddr=14)
Compiling module xil_defaultlib.register(regAddr=15)
Compiling module xil_defaultlib.register(regAddr=16)
Compiling module xil_defaultlib.register(regAddr=17)
Compiling module xil_defaultlib.register(regAddr=18)
Compiling module xil_defaultlib.register(regAddr=19)
Compiling module xil_defaultlib.register(regAddr=20)
Compiling module xil_defaultlib.register(regAddr=21)
Compiling module xil_defaultlib.register(regAddr=22)
Compiling module xil_defaultlib.register(regAddr=23)
Compiling module xil_defaultlib.register(regAddr=24)
Compiling module xil_defaultlib.register(regAddr=25)
Compiling module xil_defaultlib.register(regAddr=26)
Compiling module xil_defaultlib.register(regAddr=27)
Compiling module xil_defaultlib.register(regAddr=28)
Compiling module xil_defaultlib.register(regAddr=29)
Compiling module xil_defaultlib.register(regAddr=30)
Compiling module xil_defaultlib.register(regAddr=31)
Compiling module xil_defaultlib.RegFile_default
Compiling module xil_defaultlib.mips_RegFile_0_0
Compiling module xil_defaultlib.mips_adder_1_0
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mips_alu_0_0
Compiling module xil_defaultlib.andGate
Compiling module xil_defaultlib.mips_andGate_0_0
Compiling module xil_defaultlib.clkEn
Compiling module xil_defaultlib.mips_clkEn_0_0
Compiling module xil_defaultlib.controlLogic
Compiling module xil_defaultlib.mips_controlLogic_0_0
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.mips_dataMemory_0_0
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.mips_instructionMemory_0_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_0_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_1_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_2_0
Compiling module xil_defaultlib.instructionSlice_imp_1GMHSSO
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mips_mux2_0_0
Compiling module xil_defaultlib.mips_mux2_1_0
Compiling module xil_defaultlib.mux(width=5)
Compiling module xil_defaultlib.mips_mux_0_0
Compiling module xil_defaultlib.mux(width=32)
Compiling module xil_defaultlib.mips_mux_1_0
Compiling module xil_defaultlib.mips_mux_2_0
Compiling module xil_defaultlib.mips_mux_3_0
Compiling module xil_defaultlib.mips_mux_0_1
Compiling module xil_defaultlib.programCounter
Compiling module xil_defaultlib.mips_programCounter_0_0
Compiling module xil_defaultlib.regFileFW
Compiling module xil_defaultlib.mips_regFileFW_0_0
Compiling module xil_defaultlib.shiftLeft
Compiling module xil_defaultlib.mips_shiftLeft_0_0
Compiling module xil_defaultlib.signExtern
Compiling module xil_defaultlib.mips_signExtern_0_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_3_0
Compiling module xil_defaultlib.slice_and_Extend_imp_1WA3XA
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mips_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot mips_wrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_wrapper_behav -key {Behavioral:sim_1:Functional:mips_wrapper} -tclbatch {mips_wrapper.tcl} -protoinst "protoinst_files/mips.protoinst" -view {{D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips_wrapper_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/mips.protoinst
Time resolution is 1 ps
open_wave_config {D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips_wrapper_behav.wcfg}
open_wave_config: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1697.730 ; gain = 0.000
source mips_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1700.727 ; gain = 2.996
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:01:29 . Memory (MB): peak = 1700.727 ; gain = 2.996
add_force {/mips_wrapper/mips_i/in_clock} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
open_bd_design {D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/bd/mips/mips.bd}
copy_bd_objs /  [get_bd_cells {instructionSlice}]
connect_bd_net [get_bd_pins instructionMemory_0/instruction] [get_bd_pins instructionSlice1/Din]
disconnect_bd_net /xlslice_0_Dout [get_bd_pins HDU_0/IF_ID_RegisterRs]
startgroup
connect_bd_net [get_bd_pins instructionSlice1/Dout] [get_bd_pins HDU_0/IF_ID_RegisterRs]
endgroup
disconnect_bd_net /xlslice_1_Dout [get_bd_pins HDU_0/IF_ID_RegisterRt]
startgroup
connect_bd_net [get_bd_pins instructionSlice1/Dout1] [get_bd_pins HDU_0/IF_ID_RegisterRt]
endgroup
disconnect_bd_net /ID_EX_Q4 [get_bd_pins HDU_0/ID_EX_RegisterRt]
connect_bd_net [get_bd_pins HDU_0/ID_EX_RegisterRt] [get_bd_pins instructionSlice/Dout1]
save_bd_design
Wrote  : <D:\BITS\ECE 3-2\CS F342 - COMPUTER ARCHITECHTURE\miniProject\mips\mips.srcs\sources_1\bd\mips\mips.bd> 
Wrote  : <D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/bd/mips/ui/bd_e0a3b57f.ui> 
save_wave_config {D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips_wrapper_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
generate_target Simulation [get_files {D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/bd/mips/mips.bd}]
WARNING: [Vivado 12-818] No files matched 'D:/BITS/ECE'
WARNING: [Vivado 12-818] No files matched '3-2/CS'
WARNING: [Vivado 12-818] No files matched 'F342'
WARNING: [Vivado 12-818] No files matched '-'
WARNING: [Vivado 12-818] No files matched 'COMPUTER'
WARNING: [Vivado 12-818] No files matched 'ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/bd/mips/mips.bd'
export_ip_user_files -of_objects [get_files {D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/bd/mips/mips.bd}] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'D:/BITS/ECE'
WARNING: [Vivado 12-818] No files matched '3-2/CS'
WARNING: [Vivado 12-818] No files matched 'F342'
WARNING: [Vivado 12-818] No files matched '-'
WARNING: [Vivado 12-818] No files matched 'COMPUTER'
WARNING: [Vivado 12-818] No files matched 'ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/bd/mips/mips.bd'
export_simulation -of_objects [get_files {{D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/bd/mips/mips.bd}}] -directory {D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.ip_user_files/sim_scripts} -ip_user_files_dir {D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.ip_user_files} -ipstatic_source_dir {D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.cache/compile_simlib/modelsim} {questa=D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.cache/compile_simlib/questa} {riviera=D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.cache/compile_simlib/riviera} {activehdl=D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Wrote  : <D:\BITS\ECE 3-2\CS F342 - COMPUTER ARCHITECHTURE\miniProject\mips\mips.srcs\sources_1\bd\mips\mips.bd> 
Wrote  : <D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/bd/mips/ui/bd_e0a3b57f.ui> 
VHDL Output written to : d:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/synth/mips.v
VHDL Output written to : d:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/sim/mips.v
VHDL Output written to : d:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/hdl/mips_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block instructionSlice1/xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block instructionSlice1/xlslice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block instructionSlice1/xlslice_2 .
Exporting to file d:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/hw_handoff/mips.hwh
Generated Block Design Tcl file d:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/hw_handoff/mips_bd.tcl
Generated Hardware Definition File d:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/synth/mips.hwdef
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mips_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/shiftLeft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftLeft
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/Assignment 2/mips/mips.srcs/sources_1/new/pipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/Assignment 2/mips/mips.srcs/sources_1/new/concat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module concat
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/signExtern.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtern
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/controlLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/Assignment 2/mips/mips.srcs/sources_1/new/andGate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andGate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/ForwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/regFileFWU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFileFW
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/instructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/programCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/gatedClk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkEn
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/HDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_1_0/sim/mips_mux_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_2_0/sim/mips_mux_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_shiftLeft_0_0/sim/mips_shiftLeft_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_shiftLeft_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_3_0/sim/mips_mux_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_dataMemory_0_0/sim/mips_dataMemory_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dataMemory_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_RegFile_0_0/sim/mips_RegFile_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_RegFile_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_alu_0_0/sim/mips_alu_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_alu_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_0_1/sim/mips_mux_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_0_0/sim/mips_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_0_0/sim/mips_pipeline_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_1_0/sim/mips_pipeline_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_2_2/sim/mips_pipeline_2_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_2_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_3_3/sim/mips_pipeline_3_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_3_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_4_1/sim/mips_pipeline_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_6_1/sim/mips_pipeline_6_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_6_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_7_1/sim/mips_pipeline_7_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_7_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_8_1/sim/mips_pipeline_8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_9_1/sim/mips_pipeline_9_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_9_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_adder_1_0/sim/mips_adder_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_adder_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_0_1/sim/mips_pipeline_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_2_0/sim/mips_pipeline_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_3_0/sim/mips_pipeline_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_1_1/sim/mips_pipeline_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_5_0/sim/mips_pipeline_5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_6_0/sim/mips_pipeline_6_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_6_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_7_0/sim/mips_pipeline_7_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_7_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_9_0/sim/mips_pipeline_9_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_9_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_10_0/sim/mips_pipeline_10_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_10_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_11_0/sim/mips_pipeline_11_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_11_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_4_2/sim/mips_pipeline_4_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_4_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_8_2/sim/mips_pipeline_8_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_8_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_12_0/sim/mips_pipeline_12_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_12_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_13_0/sim/mips_pipeline_13_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_13_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_0_2/sim/mips_pipeline_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_1_2/sim/mips_pipeline_1_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_1_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_3_1/sim/mips_pipeline_3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_4_0/sim/mips_pipeline_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_5_1/sim/mips_pipeline_5_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_5_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_2_3/sim/mips_pipeline_2_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_2_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_concat_0_0/sim/mips_concat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_concat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlslice_4_0/sim/mips_xlslice_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlslice_0_1/sim/mips_xlslice_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_0_5/sim/mips_pipeline_0_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_0_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_1_3/sim/mips_pipeline_1_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_1_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_2_1/sim/mips_pipeline_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_3_2/sim/mips_pipeline_3_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_3_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_4_3/sim/mips_pipeline_4_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_4_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlslice_3_0/sim/mips_xlslice_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_signExtern_0_0/sim/mips_signExtern_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_signExtern_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlslice_0_0/sim/mips_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlslice_1_0/sim/mips_xlslice_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlslice_2_0/sim/mips_xlslice_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_adder_0_0/sim/mips_adder_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_adder_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlconstant_0_0/sim/mips_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_controlLogic_0_0/sim/mips_controlLogic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_controlLogic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_andGate_0_0/sim/mips_andGate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_andGate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux2_0_0/sim/mips_mux2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux2_1_0/sim/mips_mux2_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux2_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_FU_0_0/sim/mips_FU_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_FU_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_regFileFW_0_0/sim/mips_regFileFW_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_regFileFW_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_instructionMemory_0_0/sim/mips_instructionMemory_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_instructionMemory_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_programCounter_0_0/sim/mips_programCounter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_programCounter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_clkEn_0_0/sim/mips_clkEn_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_clkEn_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_HDU_0_0/sim/mips_HDU_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_HDU_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_5_0/sim/mips_mux_5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_5_1/sim/mips_mux_5_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_5_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_5_2/sim/mips_mux_5_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_5_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_5_3/sim/mips_mux_5_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_5_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_5_4/sim/mips_mux_5_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_5_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_5_5/sim/mips_mux_5_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_5_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_5_6/sim/mips_mux_5_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_5_6
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlconstant_0_1/sim/mips_xlconstant_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlconstant_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlconstant_0_2/sim/mips_xlconstant_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlconstant_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/sim/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlMUX_imp_ZICGEO
INFO: [VRFC 10-311] analyzing module EX_MEM_imp_1V24RCY
INFO: [VRFC 10-311] analyzing module ID_EX_imp_SWED4A
INFO: [VRFC 10-311] analyzing module IF_ID_imp_1X1XVU7
INFO: [VRFC 10-311] analyzing module Jump_Block_imp_GZ52XL
INFO: [VRFC 10-311] analyzing module MEM_WB_imp_1GJVWYO
INFO: [VRFC 10-311] analyzing module PCplus4Adder_imp_1AL2EPE
INFO: [VRFC 10-311] analyzing module instructionSlice1_imp_QEXUTM
INFO: [VRFC 10-311] analyzing module instructionSlice_imp_1GMHSSO
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-311] analyzing module slice_and_Extend_imp_1WA3XA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlslice_0_2/sim/mips_xlslice_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlslice_1_1/sim/mips_xlslice_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlslice_2_1/sim/mips_xlslice_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/hdl/mips_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_wrapper
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1711.008 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '13' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.sim/sim_1/behav/xsim'
"xelab -wto ebdb6870328c4cb9a21545c6b6f97eef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_2 -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mips_wrapper_behav xil_defaultlib.mips_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ebdb6870328c4cb9a21545c6b6f97eef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_2 -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mips_wrapper_behav xil_defaultlib.mips_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux(width=1)
Compiling module xil_defaultlib.mips_mux_5_5
Compiling module xil_defaultlib.mips_mux_5_6
Compiling module xil_defaultlib.mips_mux_5_0
Compiling module xil_defaultlib.mips_mux_5_1
Compiling module xil_defaultlib.mips_mux_5_2
Compiling module xil_defaultlib.mux(width=3)
Compiling module xil_defaultlib.mips_mux_5_3
Compiling module xil_defaultlib.mips_mux_5_4
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant
Compiling module xil_defaultlib.mips_xlconstant_0_1
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.mips_xlconstant_0_2
Compiling module xil_defaultlib.ControlMUX_imp_ZICGEO
Compiling module xil_defaultlib.pipeline
Compiling module xil_defaultlib.mips_pipeline_0_2
Compiling module xil_defaultlib.mips_pipeline_1_2
Compiling module xil_defaultlib.pipeline(width=5)
Compiling module xil_defaultlib.mips_pipeline_2_3
Compiling module xil_defaultlib.pipeline(width=1)
Compiling module xil_defaultlib.mips_pipeline_3_1
Compiling module xil_defaultlib.mips_pipeline_4_0
Compiling module xil_defaultlib.mips_pipeline_5_1
Compiling module xil_defaultlib.EX_MEM_imp_1V24RCY
Compiling module xil_defaultlib.FU
Compiling module xil_defaultlib.mips_FU_0_0
Compiling module xil_defaultlib.HDU
Compiling module xil_defaultlib.mips_HDU_0_0
Compiling module xil_defaultlib.mips_pipeline_0_1
Compiling module xil_defaultlib.mips_pipeline_1_1
Compiling module xil_defaultlib.mips_pipeline_10_0
Compiling module xil_defaultlib.mips_pipeline_11_0
Compiling module xil_defaultlib.mips_pipeline_12_0
Compiling module xil_defaultlib.mips_pipeline_13_0
Compiling module xil_defaultlib.mips_pipeline_2_0
Compiling module xil_defaultlib.mips_pipeline_3_0
Compiling module xil_defaultlib.mips_pipeline_4_2
Compiling module xil_defaultlib.mips_pipeline_5_0
Compiling module xil_defaultlib.mips_pipeline_6_0
Compiling module xil_defaultlib.pipeline(width=3)
Compiling module xil_defaultlib.mips_pipeline_7_0
Compiling module xil_defaultlib.mips_pipeline_8_2
Compiling module xil_defaultlib.mips_pipeline_9_0
Compiling module xil_defaultlib.ID_EX_imp_SWED4A
Compiling module xil_defaultlib.mips_pipeline_0_0
Compiling module xil_defaultlib.mips_pipeline_1_0
Compiling module xil_defaultlib.mips_pipeline_2_2
Compiling module xil_defaultlib.mips_pipeline_3_3
Compiling module xil_defaultlib.mips_pipeline_4_1
Compiling module xil_defaultlib.mips_pipeline_6_1
Compiling module xil_defaultlib.mips_pipeline_7_1
Compiling module xil_defaultlib.mips_pipeline_8_1
Compiling module xil_defaultlib.mips_pipeline_9_1
Compiling module xil_defaultlib.IF_ID_imp_1X1XVU7
Compiling module xil_defaultlib.concat
Compiling module xil_defaultlib.mips_concat_0_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_0_1
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_4_0
Compiling module xil_defaultlib.Jump_Block_imp_GZ52XL
Compiling module xil_defaultlib.mips_pipeline_0_5
Compiling module xil_defaultlib.mips_pipeline_1_3
Compiling module xil_defaultlib.mips_pipeline_2_1
Compiling module xil_defaultlib.mips_pipeline_3_2
Compiling module xil_defaultlib.mips_pipeline_4_3
Compiling module xil_defaultlib.MEM_WB_imp_1GJVWYO
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mips_adder_0_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.mips_xlconstant_0_0
Compiling module xil_defaultlib.PCplus4Adder_imp_1AL2EPE
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.register(regAddr=1)
Compiling module xil_defaultlib.register(regAddr=2)
Compiling module xil_defaultlib.register(regAddr=3)
Compiling module xil_defaultlib.register(regAddr=4)
Compiling module xil_defaultlib.register(regAddr=5)
Compiling module xil_defaultlib.register(regAddr=6)
Compiling module xil_defaultlib.register(regAddr=7)
Compiling module xil_defaultlib.register(regAddr=8)
Compiling module xil_defaultlib.register(regAddr=9)
Compiling module xil_defaultlib.register(regAddr=10)
Compiling module xil_defaultlib.register(regAddr=11)
Compiling module xil_defaultlib.register(regAddr=12)
Compiling module xil_defaultlib.register(regAddr=13)
Compiling module xil_defaultlib.register(regAddr=14)
Compiling module xil_defaultlib.register(regAddr=15)
Compiling module xil_defaultlib.register(regAddr=16)
Compiling module xil_defaultlib.register(regAddr=17)
Compiling module xil_defaultlib.register(regAddr=18)
Compiling module xil_defaultlib.register(regAddr=19)
Compiling module xil_defaultlib.register(regAddr=20)
Compiling module xil_defaultlib.register(regAddr=21)
Compiling module xil_defaultlib.register(regAddr=22)
Compiling module xil_defaultlib.register(regAddr=23)
Compiling module xil_defaultlib.register(regAddr=24)
Compiling module xil_defaultlib.register(regAddr=25)
Compiling module xil_defaultlib.register(regAddr=26)
Compiling module xil_defaultlib.register(regAddr=27)
Compiling module xil_defaultlib.register(regAddr=28)
Compiling module xil_defaultlib.register(regAddr=29)
Compiling module xil_defaultlib.register(regAddr=30)
Compiling module xil_defaultlib.register(regAddr=31)
Compiling module xil_defaultlib.RegFile_default
Compiling module xil_defaultlib.mips_RegFile_0_0
Compiling module xil_defaultlib.mips_adder_1_0
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mips_alu_0_0
Compiling module xil_defaultlib.andGate
Compiling module xil_defaultlib.mips_andGate_0_0
Compiling module xil_defaultlib.clkEn
Compiling module xil_defaultlib.mips_clkEn_0_0
Compiling module xil_defaultlib.controlLogic
Compiling module xil_defaultlib.mips_controlLogic_0_0
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.mips_dataMemory_0_0
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.mips_instructionMemory_0_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_0_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_1_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_2_0
Compiling module xil_defaultlib.instructionSlice_imp_1GMHSSO
Compiling module xil_defaultlib.mips_xlslice_0_2
Compiling module xil_defaultlib.mips_xlslice_1_1
Compiling module xil_defaultlib.mips_xlslice_2_1
Compiling module xil_defaultlib.instructionSlice1_imp_QEXUTM
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mips_mux2_0_0
Compiling module xil_defaultlib.mips_mux2_1_0
Compiling module xil_defaultlib.mux(width=5)
Compiling module xil_defaultlib.mips_mux_0_0
Compiling module xil_defaultlib.mux(width=32)
Compiling module xil_defaultlib.mips_mux_1_0
Compiling module xil_defaultlib.mips_mux_2_0
Compiling module xil_defaultlib.mips_mux_3_0
Compiling module xil_defaultlib.mips_mux_0_1
Compiling module xil_defaultlib.programCounter
Compiling module xil_defaultlib.mips_programCounter_0_0
Compiling module xil_defaultlib.regFileFW
Compiling module xil_defaultlib.mips_regFileFW_0_0
Compiling module xil_defaultlib.shiftLeft
Compiling module xil_defaultlib.mips_shiftLeft_0_0
Compiling module xil_defaultlib.signExtern
Compiling module xil_defaultlib.mips_signExtern_0_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_3_0
Compiling module xil_defaultlib.slice_and_Extend_imp_1WA3XA
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mips_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot mips_wrapper_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1711.008 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_wrapper_behav -key {Behavioral:sim_1:Functional:mips_wrapper} -tclbatch {mips_wrapper.tcl} -protoinst "protoinst_files/mips.protoinst" -view {{D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips_wrapper_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/mips.protoinst
Time resolution is 1 ps
open_wave_config {D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips_wrapper_behav.wcfg}
source mips_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 1714.082 ; gain = 3.074
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:01:37 . Memory (MB): peak = 1714.082 ; gain = 3.074
add_force {/mips_wrapper/mips_i/in_clock} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
open_bd_design {D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/bd/mips/mips.bd}
delete_bd_objs [get_bd_nets instructionSlice1_Dout]
delete_bd_objs [get_bd_nets instructionSlice1_Dout1]
disconnect_bd_net /instructionMemory_0_instruction [get_bd_pins instructionSlice1/Din]
delete_bd_objs [get_bd_cells instructionSlice1]
connect_bd_net [get_bd_pins HDU_0/IF_ID_RegisterRs] [get_bd_pins instructionSlice/Dout]
connect_bd_net [get_bd_pins HDU_0/IF_ID_RegisterRt] [get_bd_pins instructionSlice/Dout1]
disconnect_bd_net /D10_1 [get_bd_pins HDU_0/ID_EX_MemtoReg]
connect_bd_net [get_bd_pins ID_EX/Q10] [get_bd_pins HDU_0/ID_EX_MemtoReg]
disconnect_bd_net /xlslice_1_Dout [get_bd_pins HDU_0/ID_EX_RegisterRt]
connect_bd_net [get_bd_pins ID_EX/Q4] [get_bd_pins HDU_0/ID_EX_RegisterRt]
save_bd_design
Wrote  : <D:\BITS\ECE 3-2\CS F342 - COMPUTER ARCHITECHTURE\miniProject\mips\mips.srcs\sources_1\bd\mips\mips.bd> 
Wrote  : <D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/bd/mips/ui/bd_e0a3b57f.ui> 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Wrote  : <D:\BITS\ECE 3-2\CS F342 - COMPUTER ARCHITECHTURE\miniProject\mips\mips.srcs\sources_1\bd\mips\mips.bd> 
VHDL Output written to : d:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/synth/mips.v
VHDL Output written to : d:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/sim/mips.v
VHDL Output written to : d:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/hdl/mips_wrapper.v
Exporting to file d:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/hw_handoff/mips.hwh
Generated Block Design Tcl file d:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/hw_handoff/mips_bd.tcl
Generated Hardware Definition File d:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/synth/mips.hwdef
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mips_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/shiftLeft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftLeft
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/Assignment 2/mips/mips.srcs/sources_1/new/pipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/Assignment 2/mips/mips.srcs/sources_1/new/concat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module concat
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/signExtern.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtern
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/controlLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/Assignment 2/mips/mips.srcs/sources_1/new/andGate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andGate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/ForwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/regFileFWU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFileFW
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/instructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/programCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/gatedClk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkEn
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/HDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_1_0/sim/mips_mux_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_2_0/sim/mips_mux_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_shiftLeft_0_0/sim/mips_shiftLeft_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_shiftLeft_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_3_0/sim/mips_mux_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_dataMemory_0_0/sim/mips_dataMemory_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dataMemory_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_RegFile_0_0/sim/mips_RegFile_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_RegFile_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_alu_0_0/sim/mips_alu_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_alu_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_0_1/sim/mips_mux_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_0_0/sim/mips_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_0_0/sim/mips_pipeline_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_1_0/sim/mips_pipeline_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_2_2/sim/mips_pipeline_2_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_2_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_3_3/sim/mips_pipeline_3_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_3_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_4_1/sim/mips_pipeline_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_6_1/sim/mips_pipeline_6_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_6_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_7_1/sim/mips_pipeline_7_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_7_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_8_1/sim/mips_pipeline_8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_9_1/sim/mips_pipeline_9_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_9_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_adder_1_0/sim/mips_adder_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_adder_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_0_1/sim/mips_pipeline_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_2_0/sim/mips_pipeline_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_3_0/sim/mips_pipeline_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_1_1/sim/mips_pipeline_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_5_0/sim/mips_pipeline_5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_6_0/sim/mips_pipeline_6_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_6_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_7_0/sim/mips_pipeline_7_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_7_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_9_0/sim/mips_pipeline_9_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_9_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_10_0/sim/mips_pipeline_10_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_10_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_11_0/sim/mips_pipeline_11_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_11_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_4_2/sim/mips_pipeline_4_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_4_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_8_2/sim/mips_pipeline_8_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_8_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_12_0/sim/mips_pipeline_12_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_12_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_13_0/sim/mips_pipeline_13_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_13_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_0_2/sim/mips_pipeline_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_1_2/sim/mips_pipeline_1_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_1_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_3_1/sim/mips_pipeline_3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_4_0/sim/mips_pipeline_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_5_1/sim/mips_pipeline_5_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_5_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_2_3/sim/mips_pipeline_2_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_2_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_concat_0_0/sim/mips_concat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_concat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlslice_4_0/sim/mips_xlslice_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlslice_0_1/sim/mips_xlslice_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_0_5/sim/mips_pipeline_0_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_0_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_1_3/sim/mips_pipeline_1_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_1_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_2_1/sim/mips_pipeline_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_3_2/sim/mips_pipeline_3_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_3_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_4_3/sim/mips_pipeline_4_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_4_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlslice_3_0/sim/mips_xlslice_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_signExtern_0_0/sim/mips_signExtern_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_signExtern_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlslice_0_0/sim/mips_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlslice_1_0/sim/mips_xlslice_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlslice_2_0/sim/mips_xlslice_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_adder_0_0/sim/mips_adder_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_adder_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlconstant_0_0/sim/mips_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_controlLogic_0_0/sim/mips_controlLogic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_controlLogic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_andGate_0_0/sim/mips_andGate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_andGate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux2_0_0/sim/mips_mux2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux2_1_0/sim/mips_mux2_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux2_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_FU_0_0/sim/mips_FU_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_FU_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_regFileFW_0_0/sim/mips_regFileFW_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_regFileFW_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_instructionMemory_0_0/sim/mips_instructionMemory_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_instructionMemory_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_programCounter_0_0/sim/mips_programCounter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_programCounter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_clkEn_0_0/sim/mips_clkEn_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_clkEn_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_HDU_0_0/sim/mips_HDU_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_HDU_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_5_0/sim/mips_mux_5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_5_1/sim/mips_mux_5_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_5_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_5_2/sim/mips_mux_5_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_5_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_5_3/sim/mips_mux_5_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_5_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_5_4/sim/mips_mux_5_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_5_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_5_5/sim/mips_mux_5_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_5_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_5_6/sim/mips_mux_5_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_5_6
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlconstant_0_1/sim/mips_xlconstant_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlconstant_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlconstant_0_2/sim/mips_xlconstant_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlconstant_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/sim/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlMUX_imp_ZICGEO
INFO: [VRFC 10-311] analyzing module EX_MEM_imp_1V24RCY
INFO: [VRFC 10-311] analyzing module ID_EX_imp_SWED4A
INFO: [VRFC 10-311] analyzing module IF_ID_imp_1X1XVU7
INFO: [VRFC 10-311] analyzing module Jump_Block_imp_GZ52XL
INFO: [VRFC 10-311] analyzing module MEM_WB_imp_1GJVWYO
INFO: [VRFC 10-311] analyzing module PCplus4Adder_imp_1AL2EPE
INFO: [VRFC 10-311] analyzing module instructionSlice_imp_1GMHSSO
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-311] analyzing module slice_and_Extend_imp_1WA3XA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/hdl/mips_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_wrapper
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2434.414 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:04:11 . Memory (MB): peak = 2434.414 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.sim/sim_1/behav/xsim'
"xelab -wto ebdb6870328c4cb9a21545c6b6f97eef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_2 -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mips_wrapper_behav xil_defaultlib.mips_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ebdb6870328c4cb9a21545c6b6f97eef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_2 -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mips_wrapper_behav xil_defaultlib.mips_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux(width=1)
Compiling module xil_defaultlib.mips_mux_5_5
Compiling module xil_defaultlib.mips_mux_5_6
Compiling module xil_defaultlib.mips_mux_5_0
Compiling module xil_defaultlib.mips_mux_5_1
Compiling module xil_defaultlib.mips_mux_5_2
Compiling module xil_defaultlib.mux(width=3)
Compiling module xil_defaultlib.mips_mux_5_3
Compiling module xil_defaultlib.mips_mux_5_4
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant
Compiling module xil_defaultlib.mips_xlconstant_0_1
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.mips_xlconstant_0_2
Compiling module xil_defaultlib.ControlMUX_imp_ZICGEO
Compiling module xil_defaultlib.pipeline
Compiling module xil_defaultlib.mips_pipeline_0_2
Compiling module xil_defaultlib.mips_pipeline_1_2
Compiling module xil_defaultlib.pipeline(width=5)
Compiling module xil_defaultlib.mips_pipeline_2_3
Compiling module xil_defaultlib.pipeline(width=1)
Compiling module xil_defaultlib.mips_pipeline_3_1
Compiling module xil_defaultlib.mips_pipeline_4_0
Compiling module xil_defaultlib.mips_pipeline_5_1
Compiling module xil_defaultlib.EX_MEM_imp_1V24RCY
Compiling module xil_defaultlib.FU
Compiling module xil_defaultlib.mips_FU_0_0
Compiling module xil_defaultlib.HDU
Compiling module xil_defaultlib.mips_HDU_0_0
Compiling module xil_defaultlib.mips_pipeline_0_1
Compiling module xil_defaultlib.mips_pipeline_1_1
Compiling module xil_defaultlib.mips_pipeline_10_0
Compiling module xil_defaultlib.mips_pipeline_11_0
Compiling module xil_defaultlib.mips_pipeline_12_0
Compiling module xil_defaultlib.mips_pipeline_13_0
Compiling module xil_defaultlib.mips_pipeline_2_0
Compiling module xil_defaultlib.mips_pipeline_3_0
Compiling module xil_defaultlib.mips_pipeline_4_2
Compiling module xil_defaultlib.mips_pipeline_5_0
Compiling module xil_defaultlib.mips_pipeline_6_0
Compiling module xil_defaultlib.pipeline(width=3)
Compiling module xil_defaultlib.mips_pipeline_7_0
Compiling module xil_defaultlib.mips_pipeline_8_2
Compiling module xil_defaultlib.mips_pipeline_9_0
Compiling module xil_defaultlib.ID_EX_imp_SWED4A
Compiling module xil_defaultlib.mips_pipeline_0_0
Compiling module xil_defaultlib.mips_pipeline_1_0
Compiling module xil_defaultlib.mips_pipeline_2_2
Compiling module xil_defaultlib.mips_pipeline_3_3
Compiling module xil_defaultlib.mips_pipeline_4_1
Compiling module xil_defaultlib.mips_pipeline_6_1
Compiling module xil_defaultlib.mips_pipeline_7_1
Compiling module xil_defaultlib.mips_pipeline_8_1
Compiling module xil_defaultlib.mips_pipeline_9_1
Compiling module xil_defaultlib.IF_ID_imp_1X1XVU7
Compiling module xil_defaultlib.concat
Compiling module xil_defaultlib.mips_concat_0_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_0_1
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_4_0
Compiling module xil_defaultlib.Jump_Block_imp_GZ52XL
Compiling module xil_defaultlib.mips_pipeline_0_5
Compiling module xil_defaultlib.mips_pipeline_1_3
Compiling module xil_defaultlib.mips_pipeline_2_1
Compiling module xil_defaultlib.mips_pipeline_3_2
Compiling module xil_defaultlib.mips_pipeline_4_3
Compiling module xil_defaultlib.MEM_WB_imp_1GJVWYO
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mips_adder_0_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.mips_xlconstant_0_0
Compiling module xil_defaultlib.PCplus4Adder_imp_1AL2EPE
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.register(regAddr=1)
Compiling module xil_defaultlib.register(regAddr=2)
Compiling module xil_defaultlib.register(regAddr=3)
Compiling module xil_defaultlib.register(regAddr=4)
Compiling module xil_defaultlib.register(regAddr=5)
Compiling module xil_defaultlib.register(regAddr=6)
Compiling module xil_defaultlib.register(regAddr=7)
Compiling module xil_defaultlib.register(regAddr=8)
Compiling module xil_defaultlib.register(regAddr=9)
Compiling module xil_defaultlib.register(regAddr=10)
Compiling module xil_defaultlib.register(regAddr=11)
Compiling module xil_defaultlib.register(regAddr=12)
Compiling module xil_defaultlib.register(regAddr=13)
Compiling module xil_defaultlib.register(regAddr=14)
Compiling module xil_defaultlib.register(regAddr=15)
Compiling module xil_defaultlib.register(regAddr=16)
Compiling module xil_defaultlib.register(regAddr=17)
Compiling module xil_defaultlib.register(regAddr=18)
Compiling module xil_defaultlib.register(regAddr=19)
Compiling module xil_defaultlib.register(regAddr=20)
Compiling module xil_defaultlib.register(regAddr=21)
Compiling module xil_defaultlib.register(regAddr=22)
Compiling module xil_defaultlib.register(regAddr=23)
Compiling module xil_defaultlib.register(regAddr=24)
Compiling module xil_defaultlib.register(regAddr=25)
Compiling module xil_defaultlib.register(regAddr=26)
Compiling module xil_defaultlib.register(regAddr=27)
Compiling module xil_defaultlib.register(regAddr=28)
Compiling module xil_defaultlib.register(regAddr=29)
Compiling module xil_defaultlib.register(regAddr=30)
Compiling module xil_defaultlib.register(regAddr=31)
Compiling module xil_defaultlib.RegFile_default
Compiling module xil_defaultlib.mips_RegFile_0_0
Compiling module xil_defaultlib.mips_adder_1_0
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mips_alu_0_0
Compiling module xil_defaultlib.andGate
Compiling module xil_defaultlib.mips_andGate_0_0
Compiling module xil_defaultlib.clkEn
Compiling module xil_defaultlib.mips_clkEn_0_0
Compiling module xil_defaultlib.controlLogic
Compiling module xil_defaultlib.mips_controlLogic_0_0
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.mips_dataMemory_0_0
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.mips_instructionMemory_0_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_0_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_1_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_2_0
Compiling module xil_defaultlib.instructionSlice_imp_1GMHSSO
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mips_mux2_0_0
Compiling module xil_defaultlib.mips_mux2_1_0
Compiling module xil_defaultlib.mux(width=5)
Compiling module xil_defaultlib.mips_mux_0_0
Compiling module xil_defaultlib.mux(width=32)
Compiling module xil_defaultlib.mips_mux_1_0
Compiling module xil_defaultlib.mips_mux_2_0
Compiling module xil_defaultlib.mips_mux_3_0
Compiling module xil_defaultlib.mips_mux_0_1
Compiling module xil_defaultlib.programCounter
Compiling module xil_defaultlib.mips_programCounter_0_0
Compiling module xil_defaultlib.regFileFW
Compiling module xil_defaultlib.mips_regFileFW_0_0
Compiling module xil_defaultlib.shiftLeft
Compiling module xil_defaultlib.mips_shiftLeft_0_0
Compiling module xil_defaultlib.signExtern
Compiling module xil_defaultlib.mips_signExtern_0_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_3_0
Compiling module xil_defaultlib.slice_and_Extend_imp_1WA3XA
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mips_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot mips_wrapper_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2434.414 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2434.414 ; gain = 0.000
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/mips.protoinst
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 2434.414 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:18 ; elapsed = 00:04:32 . Memory (MB): peak = 2434.414 ; gain = 0.000
add_force {/mips_wrapper/mips_i/in_clock} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
current_wave_config {mips_wrapper_behav.wcfg}
mips_wrapper_behav.wcfg
add_wave {{/mips_wrapper/mips_i/instructionSlice}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mips_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/shiftLeft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftLeft
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/Assignment 2/mips/mips.srcs/sources_1/new/pipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/Assignment 2/mips/mips.srcs/sources_1/new/concat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module concat
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/signExtern.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtern
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/controlLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/Assignment 2/mips/mips.srcs/sources_1/new/andGate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andGate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/ForwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/regFileFWU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFileFW
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/instructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/programCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/gatedClk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkEn
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/HDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_1_0/sim/mips_mux_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_2_0/sim/mips_mux_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_shiftLeft_0_0/sim/mips_shiftLeft_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_shiftLeft_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_3_0/sim/mips_mux_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_dataMemory_0_0/sim/mips_dataMemory_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dataMemory_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_RegFile_0_0/sim/mips_RegFile_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_RegFile_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_alu_0_0/sim/mips_alu_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_alu_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_0_1/sim/mips_mux_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_0_0/sim/mips_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_0_0/sim/mips_pipeline_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_1_0/sim/mips_pipeline_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_2_2/sim/mips_pipeline_2_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_2_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_3_3/sim/mips_pipeline_3_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_3_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_4_1/sim/mips_pipeline_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_6_1/sim/mips_pipeline_6_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_6_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_7_1/sim/mips_pipeline_7_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_7_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_8_1/sim/mips_pipeline_8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_9_1/sim/mips_pipeline_9_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_9_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_adder_1_0/sim/mips_adder_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_adder_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_0_1/sim/mips_pipeline_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_2_0/sim/mips_pipeline_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_3_0/sim/mips_pipeline_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_1_1/sim/mips_pipeline_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_5_0/sim/mips_pipeline_5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_6_0/sim/mips_pipeline_6_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_6_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_7_0/sim/mips_pipeline_7_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_7_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_9_0/sim/mips_pipeline_9_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_9_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_10_0/sim/mips_pipeline_10_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_10_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_11_0/sim/mips_pipeline_11_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_11_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_4_2/sim/mips_pipeline_4_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_4_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_8_2/sim/mips_pipeline_8_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_8_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_12_0/sim/mips_pipeline_12_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_12_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_13_0/sim/mips_pipeline_13_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_13_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_0_2/sim/mips_pipeline_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_1_2/sim/mips_pipeline_1_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_1_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_3_1/sim/mips_pipeline_3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_4_0/sim/mips_pipeline_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_5_1/sim/mips_pipeline_5_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_5_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_2_3/sim/mips_pipeline_2_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_2_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_concat_0_0/sim/mips_concat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_concat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlslice_4_0/sim/mips_xlslice_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlslice_0_1/sim/mips_xlslice_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_0_5/sim/mips_pipeline_0_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_0_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_1_3/sim/mips_pipeline_1_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_1_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_2_1/sim/mips_pipeline_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_3_2/sim/mips_pipeline_3_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_3_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_4_3/sim/mips_pipeline_4_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_4_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlslice_3_0/sim/mips_xlslice_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_signExtern_0_0/sim/mips_signExtern_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_signExtern_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlslice_0_0/sim/mips_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlslice_1_0/sim/mips_xlslice_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlslice_2_0/sim/mips_xlslice_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_adder_0_0/sim/mips_adder_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_adder_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlconstant_0_0/sim/mips_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_controlLogic_0_0/sim/mips_controlLogic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_controlLogic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_andGate_0_0/sim/mips_andGate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_andGate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux2_0_0/sim/mips_mux2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux2_1_0/sim/mips_mux2_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux2_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_FU_0_0/sim/mips_FU_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_FU_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_regFileFW_0_0/sim/mips_regFileFW_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_regFileFW_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_instructionMemory_0_0/sim/mips_instructionMemory_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_instructionMemory_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_programCounter_0_0/sim/mips_programCounter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_programCounter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_clkEn_0_0/sim/mips_clkEn_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_clkEn_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_HDU_0_0/sim/mips_HDU_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_HDU_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_5_0/sim/mips_mux_5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_5_1/sim/mips_mux_5_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_5_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_5_2/sim/mips_mux_5_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_5_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_5_3/sim/mips_mux_5_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_5_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_5_4/sim/mips_mux_5_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_5_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_5_5/sim/mips_mux_5_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_5_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_5_6/sim/mips_mux_5_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_5_6
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlconstant_0_1/sim/mips_xlconstant_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlconstant_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlconstant_0_2/sim/mips_xlconstant_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlconstant_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/sim/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlMUX_imp_ZICGEO
INFO: [VRFC 10-311] analyzing module EX_MEM_imp_1V24RCY
INFO: [VRFC 10-311] analyzing module ID_EX_imp_SWED4A
INFO: [VRFC 10-311] analyzing module IF_ID_imp_1X1XVU7
INFO: [VRFC 10-311] analyzing module Jump_Block_imp_GZ52XL
INFO: [VRFC 10-311] analyzing module MEM_WB_imp_1GJVWYO
INFO: [VRFC 10-311] analyzing module PCplus4Adder_imp_1AL2EPE
INFO: [VRFC 10-311] analyzing module instructionSlice_imp_1GMHSSO
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-311] analyzing module slice_and_Extend_imp_1WA3XA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/hdl/mips_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_wrapper
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2434.414 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 2434.414 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.sim/sim_1/behav/xsim'
"xelab -wto ebdb6870328c4cb9a21545c6b6f97eef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_2 -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mips_wrapper_behav xil_defaultlib.mips_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ebdb6870328c4cb9a21545c6b6f97eef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_2 -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mips_wrapper_behav xil_defaultlib.mips_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux(width=1)
Compiling module xil_defaultlib.mips_mux_5_5
Compiling module xil_defaultlib.mips_mux_5_6
Compiling module xil_defaultlib.mips_mux_5_0
Compiling module xil_defaultlib.mips_mux_5_1
Compiling module xil_defaultlib.mips_mux_5_2
Compiling module xil_defaultlib.mux(width=3)
Compiling module xil_defaultlib.mips_mux_5_3
Compiling module xil_defaultlib.mips_mux_5_4
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant
Compiling module xil_defaultlib.mips_xlconstant_0_1
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.mips_xlconstant_0_2
Compiling module xil_defaultlib.ControlMUX_imp_ZICGEO
Compiling module xil_defaultlib.pipeline
Compiling module xil_defaultlib.mips_pipeline_0_2
Compiling module xil_defaultlib.mips_pipeline_1_2
Compiling module xil_defaultlib.pipeline(width=5)
Compiling module xil_defaultlib.mips_pipeline_2_3
Compiling module xil_defaultlib.pipeline(width=1)
Compiling module xil_defaultlib.mips_pipeline_3_1
Compiling module xil_defaultlib.mips_pipeline_4_0
Compiling module xil_defaultlib.mips_pipeline_5_1
Compiling module xil_defaultlib.EX_MEM_imp_1V24RCY
Compiling module xil_defaultlib.FU
Compiling module xil_defaultlib.mips_FU_0_0
Compiling module xil_defaultlib.HDU
Compiling module xil_defaultlib.mips_HDU_0_0
Compiling module xil_defaultlib.mips_pipeline_0_1
Compiling module xil_defaultlib.mips_pipeline_1_1
Compiling module xil_defaultlib.mips_pipeline_10_0
Compiling module xil_defaultlib.mips_pipeline_11_0
Compiling module xil_defaultlib.mips_pipeline_12_0
Compiling module xil_defaultlib.mips_pipeline_13_0
Compiling module xil_defaultlib.mips_pipeline_2_0
Compiling module xil_defaultlib.mips_pipeline_3_0
Compiling module xil_defaultlib.mips_pipeline_4_2
Compiling module xil_defaultlib.mips_pipeline_5_0
Compiling module xil_defaultlib.mips_pipeline_6_0
Compiling module xil_defaultlib.pipeline(width=3)
Compiling module xil_defaultlib.mips_pipeline_7_0
Compiling module xil_defaultlib.mips_pipeline_8_2
Compiling module xil_defaultlib.mips_pipeline_9_0
Compiling module xil_defaultlib.ID_EX_imp_SWED4A
Compiling module xil_defaultlib.mips_pipeline_0_0
Compiling module xil_defaultlib.mips_pipeline_1_0
Compiling module xil_defaultlib.mips_pipeline_2_2
Compiling module xil_defaultlib.mips_pipeline_3_3
Compiling module xil_defaultlib.mips_pipeline_4_1
Compiling module xil_defaultlib.mips_pipeline_6_1
Compiling module xil_defaultlib.mips_pipeline_7_1
Compiling module xil_defaultlib.mips_pipeline_8_1
Compiling module xil_defaultlib.mips_pipeline_9_1
Compiling module xil_defaultlib.IF_ID_imp_1X1XVU7
Compiling module xil_defaultlib.concat
Compiling module xil_defaultlib.mips_concat_0_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_0_1
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_4_0
Compiling module xil_defaultlib.Jump_Block_imp_GZ52XL
Compiling module xil_defaultlib.mips_pipeline_0_5
Compiling module xil_defaultlib.mips_pipeline_1_3
Compiling module xil_defaultlib.mips_pipeline_2_1
Compiling module xil_defaultlib.mips_pipeline_3_2
Compiling module xil_defaultlib.mips_pipeline_4_3
Compiling module xil_defaultlib.MEM_WB_imp_1GJVWYO
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mips_adder_0_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.mips_xlconstant_0_0
Compiling module xil_defaultlib.PCplus4Adder_imp_1AL2EPE
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.register(regAddr=1)
Compiling module xil_defaultlib.register(regAddr=2)
Compiling module xil_defaultlib.register(regAddr=3)
Compiling module xil_defaultlib.register(regAddr=4)
Compiling module xil_defaultlib.register(regAddr=5)
Compiling module xil_defaultlib.register(regAddr=6)
Compiling module xil_defaultlib.register(regAddr=7)
Compiling module xil_defaultlib.register(regAddr=8)
Compiling module xil_defaultlib.register(regAddr=9)
Compiling module xil_defaultlib.register(regAddr=10)
Compiling module xil_defaultlib.register(regAddr=11)
Compiling module xil_defaultlib.register(regAddr=12)
Compiling module xil_defaultlib.register(regAddr=13)
Compiling module xil_defaultlib.register(regAddr=14)
Compiling module xil_defaultlib.register(regAddr=15)
Compiling module xil_defaultlib.register(regAddr=16)
Compiling module xil_defaultlib.register(regAddr=17)
Compiling module xil_defaultlib.register(regAddr=18)
Compiling module xil_defaultlib.register(regAddr=19)
Compiling module xil_defaultlib.register(regAddr=20)
Compiling module xil_defaultlib.register(regAddr=21)
Compiling module xil_defaultlib.register(regAddr=22)
Compiling module xil_defaultlib.register(regAddr=23)
Compiling module xil_defaultlib.register(regAddr=24)
Compiling module xil_defaultlib.register(regAddr=25)
Compiling module xil_defaultlib.register(regAddr=26)
Compiling module xil_defaultlib.register(regAddr=27)
Compiling module xil_defaultlib.register(regAddr=28)
Compiling module xil_defaultlib.register(regAddr=29)
Compiling module xil_defaultlib.register(regAddr=30)
Compiling module xil_defaultlib.register(regAddr=31)
Compiling module xil_defaultlib.RegFile_default
Compiling module xil_defaultlib.mips_RegFile_0_0
Compiling module xil_defaultlib.mips_adder_1_0
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mips_alu_0_0
Compiling module xil_defaultlib.andGate
Compiling module xil_defaultlib.mips_andGate_0_0
Compiling module xil_defaultlib.clkEn
Compiling module xil_defaultlib.mips_clkEn_0_0
Compiling module xil_defaultlib.controlLogic
Compiling module xil_defaultlib.mips_controlLogic_0_0
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.mips_dataMemory_0_0
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.mips_instructionMemory_0_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_0_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_1_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_2_0
Compiling module xil_defaultlib.instructionSlice_imp_1GMHSSO
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mips_mux2_0_0
Compiling module xil_defaultlib.mips_mux2_1_0
Compiling module xil_defaultlib.mux(width=5)
Compiling module xil_defaultlib.mips_mux_0_0
Compiling module xil_defaultlib.mux(width=32)
Compiling module xil_defaultlib.mips_mux_1_0
Compiling module xil_defaultlib.mips_mux_2_0
Compiling module xil_defaultlib.mips_mux_3_0
Compiling module xil_defaultlib.mips_mux_0_1
Compiling module xil_defaultlib.programCounter
Compiling module xil_defaultlib.mips_programCounter_0_0
Compiling module xil_defaultlib.regFileFW
Compiling module xil_defaultlib.mips_regFileFW_0_0
Compiling module xil_defaultlib.shiftLeft
Compiling module xil_defaultlib.mips_shiftLeft_0_0
Compiling module xil_defaultlib.signExtern
Compiling module xil_defaultlib.mips_signExtern_0_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_3_0
Compiling module xil_defaultlib.slice_and_Extend_imp_1WA3XA
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mips_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot mips_wrapper_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2434.414 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2434.414 ; gain = 0.000
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/mips.protoinst
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 2434.414 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:34 . Memory (MB): peak = 2434.414 ; gain = 0.000
add_force {/mips_wrapper/mips_i/in_clock} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
current_wave_config {mips_wrapper_behav.wcfg}
mips_wrapper_behav.wcfg
add_wave {{/mips_wrapper/mips_i/regFileFW_0}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mips_wrapper_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.sim/sim_1/behav/xsim'
"xelab -wto ebdb6870328c4cb9a21545c6b6f97eef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_2 -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mips_wrapper_behav xil_defaultlib.mips_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ebdb6870328c4cb9a21545c6b6f97eef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_2 -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mips_wrapper_behav xil_defaultlib.mips_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/mips.protoinst
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 2434.414 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 2434.414 ; gain = 0.000
add_force {/mips_wrapper/mips_i/in_clock} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
current_wave_config {mips_wrapper_behav.wcfg}
mips_wrapper_behav.wcfg
add_wave {{/mips_wrapper/mips_i/HDU_0}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mips_wrapper_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.sim/sim_1/behav/xsim'
"xelab -wto ebdb6870328c4cb9a21545c6b6f97eef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_2 -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mips_wrapper_behav xil_defaultlib.mips_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ebdb6870328c4cb9a21545c6b6f97eef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_2 -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mips_wrapper_behav xil_defaultlib.mips_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/mips.protoinst
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 2434.414 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 2434.414 ; gain = 0.000
add_force {/mips_wrapper/mips_i/in_clock} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
save_wave_config {D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips_wrapper_behav.wcfg}
add_bp {D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/dataMemory.v} 35
remove_bps -file {D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/dataMemory.v} -line 35
save_wave_config {D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips_wrapper_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mips_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/shiftLeft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftLeft
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/Assignment 2/mips/mips.srcs/sources_1/new/pipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/Assignment 2/mips/mips.srcs/sources_1/new/concat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module concat
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/signExtern.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtern
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/controlLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/Assignment 2/mips/mips.srcs/sources_1/new/andGate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andGate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/ForwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/regFileFWU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFileFW
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/instructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/programCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/gatedClk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkEn
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/HDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_1_0/sim/mips_mux_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_2_0/sim/mips_mux_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_shiftLeft_0_0/sim/mips_shiftLeft_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_shiftLeft_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_3_0/sim/mips_mux_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_dataMemory_0_0/sim/mips_dataMemory_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dataMemory_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_RegFile_0_0/sim/mips_RegFile_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_RegFile_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_alu_0_0/sim/mips_alu_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_alu_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_0_1/sim/mips_mux_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_0_0/sim/mips_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_0_0/sim/mips_pipeline_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_1_0/sim/mips_pipeline_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_2_2/sim/mips_pipeline_2_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_2_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_3_3/sim/mips_pipeline_3_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_3_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_4_1/sim/mips_pipeline_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_6_1/sim/mips_pipeline_6_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_6_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_7_1/sim/mips_pipeline_7_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_7_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_8_1/sim/mips_pipeline_8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_9_1/sim/mips_pipeline_9_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_9_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_adder_1_0/sim/mips_adder_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_adder_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_0_1/sim/mips_pipeline_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_2_0/sim/mips_pipeline_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_3_0/sim/mips_pipeline_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_1_1/sim/mips_pipeline_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_5_0/sim/mips_pipeline_5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_6_0/sim/mips_pipeline_6_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_6_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_7_0/sim/mips_pipeline_7_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_7_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_9_0/sim/mips_pipeline_9_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_9_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_10_0/sim/mips_pipeline_10_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_10_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_11_0/sim/mips_pipeline_11_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_11_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_4_2/sim/mips_pipeline_4_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_4_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_8_2/sim/mips_pipeline_8_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_8_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_12_0/sim/mips_pipeline_12_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_12_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_13_0/sim/mips_pipeline_13_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_13_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_0_2/sim/mips_pipeline_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_1_2/sim/mips_pipeline_1_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_1_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_3_1/sim/mips_pipeline_3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_4_0/sim/mips_pipeline_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_5_1/sim/mips_pipeline_5_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_5_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_2_3/sim/mips_pipeline_2_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_2_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_concat_0_0/sim/mips_concat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_concat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlslice_4_0/sim/mips_xlslice_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlslice_0_1/sim/mips_xlslice_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_0_5/sim/mips_pipeline_0_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_0_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_1_3/sim/mips_pipeline_1_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_1_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_2_1/sim/mips_pipeline_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_3_2/sim/mips_pipeline_3_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_3_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_4_3/sim/mips_pipeline_4_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_4_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlslice_3_0/sim/mips_xlslice_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_signExtern_0_0/sim/mips_signExtern_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_signExtern_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlslice_0_0/sim/mips_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlslice_1_0/sim/mips_xlslice_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlslice_2_0/sim/mips_xlslice_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_adder_0_0/sim/mips_adder_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_adder_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlconstant_0_0/sim/mips_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_controlLogic_0_0/sim/mips_controlLogic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_controlLogic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_andGate_0_0/sim/mips_andGate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_andGate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux2_0_0/sim/mips_mux2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux2_1_0/sim/mips_mux2_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux2_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_FU_0_0/sim/mips_FU_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_FU_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_regFileFW_0_0/sim/mips_regFileFW_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_regFileFW_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_instructionMemory_0_0/sim/mips_instructionMemory_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_instructionMemory_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_programCounter_0_0/sim/mips_programCounter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_programCounter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_clkEn_0_0/sim/mips_clkEn_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_clkEn_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_HDU_0_0/sim/mips_HDU_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_HDU_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_5_0/sim/mips_mux_5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_5_1/sim/mips_mux_5_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_5_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_5_2/sim/mips_mux_5_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_5_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_5_3/sim/mips_mux_5_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_5_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_5_4/sim/mips_mux_5_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_5_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_5_5/sim/mips_mux_5_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_5_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_5_6/sim/mips_mux_5_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_5_6
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlconstant_0_1/sim/mips_xlconstant_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlconstant_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlconstant_0_2/sim/mips_xlconstant_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlconstant_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/sim/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlMUX_imp_ZICGEO
INFO: [VRFC 10-311] analyzing module EX_MEM_imp_1V24RCY
INFO: [VRFC 10-311] analyzing module ID_EX_imp_SWED4A
INFO: [VRFC 10-311] analyzing module IF_ID_imp_1X1XVU7
INFO: [VRFC 10-311] analyzing module Jump_Block_imp_GZ52XL
INFO: [VRFC 10-311] analyzing module MEM_WB_imp_1GJVWYO
INFO: [VRFC 10-311] analyzing module PCplus4Adder_imp_1AL2EPE
INFO: [VRFC 10-311] analyzing module instructionSlice_imp_1GMHSSO
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-311] analyzing module slice_and_Extend_imp_1WA3XA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/hdl/mips_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_wrapper
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2434.414 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '11' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.sim/sim_1/behav/xsim'
"xelab -wto ebdb6870328c4cb9a21545c6b6f97eef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_2 -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mips_wrapper_behav xil_defaultlib.mips_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ebdb6870328c4cb9a21545c6b6f97eef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_2 -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mips_wrapper_behav xil_defaultlib.mips_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux(width=1)
Compiling module xil_defaultlib.mips_mux_5_5
Compiling module xil_defaultlib.mips_mux_5_6
Compiling module xil_defaultlib.mips_mux_5_0
Compiling module xil_defaultlib.mips_mux_5_1
Compiling module xil_defaultlib.mips_mux_5_2
Compiling module xil_defaultlib.mux(width=3)
Compiling module xil_defaultlib.mips_mux_5_3
Compiling module xil_defaultlib.mips_mux_5_4
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant
Compiling module xil_defaultlib.mips_xlconstant_0_1
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.mips_xlconstant_0_2
Compiling module xil_defaultlib.ControlMUX_imp_ZICGEO
Compiling module xil_defaultlib.pipeline
Compiling module xil_defaultlib.mips_pipeline_0_2
Compiling module xil_defaultlib.mips_pipeline_1_2
Compiling module xil_defaultlib.pipeline(width=5)
Compiling module xil_defaultlib.mips_pipeline_2_3
Compiling module xil_defaultlib.pipeline(width=1)
Compiling module xil_defaultlib.mips_pipeline_3_1
Compiling module xil_defaultlib.mips_pipeline_4_0
Compiling module xil_defaultlib.mips_pipeline_5_1
Compiling module xil_defaultlib.EX_MEM_imp_1V24RCY
Compiling module xil_defaultlib.FU
Compiling module xil_defaultlib.mips_FU_0_0
Compiling module xil_defaultlib.HDU
Compiling module xil_defaultlib.mips_HDU_0_0
Compiling module xil_defaultlib.mips_pipeline_0_1
Compiling module xil_defaultlib.mips_pipeline_1_1
Compiling module xil_defaultlib.mips_pipeline_10_0
Compiling module xil_defaultlib.mips_pipeline_11_0
Compiling module xil_defaultlib.mips_pipeline_12_0
Compiling module xil_defaultlib.mips_pipeline_13_0
Compiling module xil_defaultlib.mips_pipeline_2_0
Compiling module xil_defaultlib.mips_pipeline_3_0
Compiling module xil_defaultlib.mips_pipeline_4_2
Compiling module xil_defaultlib.mips_pipeline_5_0
Compiling module xil_defaultlib.mips_pipeline_6_0
Compiling module xil_defaultlib.pipeline(width=3)
Compiling module xil_defaultlib.mips_pipeline_7_0
Compiling module xil_defaultlib.mips_pipeline_8_2
Compiling module xil_defaultlib.mips_pipeline_9_0
Compiling module xil_defaultlib.ID_EX_imp_SWED4A
Compiling module xil_defaultlib.mips_pipeline_0_0
Compiling module xil_defaultlib.mips_pipeline_1_0
Compiling module xil_defaultlib.mips_pipeline_2_2
Compiling module xil_defaultlib.mips_pipeline_3_3
Compiling module xil_defaultlib.mips_pipeline_4_1
Compiling module xil_defaultlib.mips_pipeline_6_1
Compiling module xil_defaultlib.mips_pipeline_7_1
Compiling module xil_defaultlib.mips_pipeline_8_1
Compiling module xil_defaultlib.mips_pipeline_9_1
Compiling module xil_defaultlib.IF_ID_imp_1X1XVU7
Compiling module xil_defaultlib.concat
Compiling module xil_defaultlib.mips_concat_0_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_0_1
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_4_0
Compiling module xil_defaultlib.Jump_Block_imp_GZ52XL
Compiling module xil_defaultlib.mips_pipeline_0_5
Compiling module xil_defaultlib.mips_pipeline_1_3
Compiling module xil_defaultlib.mips_pipeline_2_1
Compiling module xil_defaultlib.mips_pipeline_3_2
Compiling module xil_defaultlib.mips_pipeline_4_3
Compiling module xil_defaultlib.MEM_WB_imp_1GJVWYO
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mips_adder_0_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.mips_xlconstant_0_0
Compiling module xil_defaultlib.PCplus4Adder_imp_1AL2EPE
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.register(regAddr=1)
Compiling module xil_defaultlib.register(regAddr=2)
Compiling module xil_defaultlib.register(regAddr=3)
Compiling module xil_defaultlib.register(regAddr=4)
Compiling module xil_defaultlib.register(regAddr=5)
Compiling module xil_defaultlib.register(regAddr=6)
Compiling module xil_defaultlib.register(regAddr=7)
Compiling module xil_defaultlib.register(regAddr=8)
Compiling module xil_defaultlib.register(regAddr=9)
Compiling module xil_defaultlib.register(regAddr=10)
Compiling module xil_defaultlib.register(regAddr=11)
Compiling module xil_defaultlib.register(regAddr=12)
Compiling module xil_defaultlib.register(regAddr=13)
Compiling module xil_defaultlib.register(regAddr=14)
Compiling module xil_defaultlib.register(regAddr=15)
Compiling module xil_defaultlib.register(regAddr=16)
Compiling module xil_defaultlib.register(regAddr=17)
Compiling module xil_defaultlib.register(regAddr=18)
Compiling module xil_defaultlib.register(regAddr=19)
Compiling module xil_defaultlib.register(regAddr=20)
Compiling module xil_defaultlib.register(regAddr=21)
Compiling module xil_defaultlib.register(regAddr=22)
Compiling module xil_defaultlib.register(regAddr=23)
Compiling module xil_defaultlib.register(regAddr=24)
Compiling module xil_defaultlib.register(regAddr=25)
Compiling module xil_defaultlib.register(regAddr=26)
Compiling module xil_defaultlib.register(regAddr=27)
Compiling module xil_defaultlib.register(regAddr=28)
Compiling module xil_defaultlib.register(regAddr=29)
Compiling module xil_defaultlib.register(regAddr=30)
Compiling module xil_defaultlib.register(regAddr=31)
Compiling module xil_defaultlib.RegFile_default
Compiling module xil_defaultlib.mips_RegFile_0_0
Compiling module xil_defaultlib.mips_adder_1_0
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mips_alu_0_0
Compiling module xil_defaultlib.andGate
Compiling module xil_defaultlib.mips_andGate_0_0
Compiling module xil_defaultlib.clkEn
Compiling module xil_defaultlib.mips_clkEn_0_0
Compiling module xil_defaultlib.controlLogic
Compiling module xil_defaultlib.mips_controlLogic_0_0
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.mips_dataMemory_0_0
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.mips_instructionMemory_0_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_0_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_1_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_2_0
Compiling module xil_defaultlib.instructionSlice_imp_1GMHSSO
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mips_mux2_0_0
Compiling module xil_defaultlib.mips_mux2_1_0
Compiling module xil_defaultlib.mux(width=5)
Compiling module xil_defaultlib.mips_mux_0_0
Compiling module xil_defaultlib.mux(width=32)
Compiling module xil_defaultlib.mips_mux_1_0
Compiling module xil_defaultlib.mips_mux_2_0
Compiling module xil_defaultlib.mips_mux_3_0
Compiling module xil_defaultlib.mips_mux_0_1
Compiling module xil_defaultlib.programCounter
Compiling module xil_defaultlib.mips_programCounter_0_0
Compiling module xil_defaultlib.regFileFW
Compiling module xil_defaultlib.mips_regFileFW_0_0
Compiling module xil_defaultlib.shiftLeft
Compiling module xil_defaultlib.mips_shiftLeft_0_0
Compiling module xil_defaultlib.signExtern
Compiling module xil_defaultlib.mips_signExtern_0_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_3_0
Compiling module xil_defaultlib.slice_and_Extend_imp_1WA3XA
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mips_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot mips_wrapper_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2434.414 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_wrapper_behav -key {Behavioral:sim_1:Functional:mips_wrapper} -tclbatch {mips_wrapper.tcl} -protoinst "protoinst_files/mips.protoinst" -view {{D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips_wrapper_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/mips.protoinst
Time resolution is 1 ps
open_wave_config {D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips_wrapper_behav.wcfg}
open_wave_config: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2434.414 ; gain = 0.000
source mips_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 2434.414 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:41 . Memory (MB): peak = 2434.414 ; gain = 0.000
add_force {/mips_wrapper/mips_i/RegFile_0/i_clk} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
open_bd_design {D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/bd/mips/mips.bd}
update_module_reference mips_dataMemory_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'i_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/bd/mips/mips.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.runs/mips_dataMemory_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded mips_dataMemory_0_0 from dataMemory_v1_0 1.0 to dataMemory_v1_0 1.0
Wrote  : <D:\BITS\ECE 3-2\CS F342 - COMPUTER ARCHITECHTURE\miniProject\mips\mips.srcs\sources_1\bd\mips\mips.bd> 
Wrote  : <D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/bd/mips/ui/bd_e0a3b57f.ui> 
regenerate_bd_layout
regenerate_bd_layout
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.runs/synth_1

launch_runs synth_1 -jobs 8
Wrote  : <D:\BITS\ECE 3-2\CS F342 - COMPUTER ARCHITECHTURE\miniProject\mips\mips.srcs\sources_1\bd\mips\mips.bd> 
Wrote  : <D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/bd/mips/ui/bd_e0a3b57f.ui> 
VHDL Output written to : d:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/synth/mips.v
VHDL Output written to : d:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/sim/mips.v
VHDL Output written to : d:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/hdl/mips_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block dataMemory_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IF_ID/pipeline_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IF_ID/pipeline_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IF_ID/pipeline_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IF_ID/pipeline_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IF_ID/pipeline_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IF_ID/pipeline_8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IF_ID/pipeline_9 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ID_EX/pipeline_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ID_EX/pipeline_8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ID_EX/pipeline_12 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ID_EX/pipeline_13 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block EX_MEM/pipeline_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MEM_WB/pipeline_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux2_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FU_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block regFileFW_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block instructionMemory_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block programCounter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clkEn_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDU_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ControlMUX/mux_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ControlMUX/mux_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ControlMUX/mux_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ControlMUX/mux_8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ControlMUX/mux_9 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ControlMUX/mux_10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ControlMUX/mux_11 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ControlMUX/xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ControlMUX/xlconstant_1 .
Exporting to file d:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/hw_handoff/mips.hwh
Generated Block Design Tcl file d:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/hw_handoff/mips_bd.tcl
Generated Hardware Definition File d:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/synth/mips.hwdef
launch_runs: Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 2434.414 ; gain = 0.000
INFO: [Common 17-344] 'launch_runs' was cancelled
current_wave_config {mips_wrapper_behav.wcfg}
mips_wrapper_behav.wcfg
add_wave {{/mips_wrapper/mips_i/ControlMUX}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mips_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/shiftLeft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftLeft
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/Assignment 2/mips/mips.srcs/sources_1/new/pipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/Assignment 2/mips/mips.srcs/sources_1/new/concat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module concat
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/signExtern.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtern
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/controlLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/Assignment 2/mips/mips.srcs/sources_1/new/andGate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andGate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/ForwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/regFileFWU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFileFW
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/instructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/programCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/gatedClk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkEn
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/HDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_1_0/sim/mips_mux_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_2_0/sim/mips_mux_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_shiftLeft_0_0/sim/mips_shiftLeft_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_shiftLeft_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_3_0/sim/mips_mux_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_dataMemory_0_0/sim/mips_dataMemory_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dataMemory_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_RegFile_0_0/sim/mips_RegFile_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_RegFile_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_alu_0_0/sim/mips_alu_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_alu_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_0_1/sim/mips_mux_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_0_0/sim/mips_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_0_0/sim/mips_pipeline_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_1_0/sim/mips_pipeline_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_2_2/sim/mips_pipeline_2_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_2_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_3_3/sim/mips_pipeline_3_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_3_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_4_1/sim/mips_pipeline_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_6_1/sim/mips_pipeline_6_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_6_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_7_1/sim/mips_pipeline_7_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_7_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_8_1/sim/mips_pipeline_8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_9_1/sim/mips_pipeline_9_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_9_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_adder_1_0/sim/mips_adder_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_adder_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_0_1/sim/mips_pipeline_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_2_0/sim/mips_pipeline_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_3_0/sim/mips_pipeline_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_1_1/sim/mips_pipeline_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_5_0/sim/mips_pipeline_5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_6_0/sim/mips_pipeline_6_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_6_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_7_0/sim/mips_pipeline_7_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_7_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_9_0/sim/mips_pipeline_9_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_9_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_10_0/sim/mips_pipeline_10_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_10_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_11_0/sim/mips_pipeline_11_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_11_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_4_2/sim/mips_pipeline_4_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_4_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_8_2/sim/mips_pipeline_8_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_8_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_12_0/sim/mips_pipeline_12_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_12_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_13_0/sim/mips_pipeline_13_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_13_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_0_2/sim/mips_pipeline_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_1_2/sim/mips_pipeline_1_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_1_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_3_1/sim/mips_pipeline_3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_4_0/sim/mips_pipeline_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_5_1/sim/mips_pipeline_5_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_5_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_2_3/sim/mips_pipeline_2_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_2_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_concat_0_0/sim/mips_concat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_concat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlslice_4_0/sim/mips_xlslice_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlslice_0_1/sim/mips_xlslice_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_0_5/sim/mips_pipeline_0_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_0_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_1_3/sim/mips_pipeline_1_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_1_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_2_1/sim/mips_pipeline_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_3_2/sim/mips_pipeline_3_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_3_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_4_3/sim/mips_pipeline_4_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_4_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlslice_3_0/sim/mips_xlslice_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_signExtern_0_0/sim/mips_signExtern_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_signExtern_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlslice_0_0/sim/mips_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlslice_1_0/sim/mips_xlslice_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlslice_2_0/sim/mips_xlslice_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_adder_0_0/sim/mips_adder_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_adder_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlconstant_0_0/sim/mips_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_controlLogic_0_0/sim/mips_controlLogic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_controlLogic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_andGate_0_0/sim/mips_andGate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_andGate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux2_0_0/sim/mips_mux2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux2_1_0/sim/mips_mux2_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux2_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_FU_0_0/sim/mips_FU_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_FU_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_regFileFW_0_0/sim/mips_regFileFW_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_regFileFW_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_instructionMemory_0_0/sim/mips_instructionMemory_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_instructionMemory_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_programCounter_0_0/sim/mips_programCounter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_programCounter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_clkEn_0_0/sim/mips_clkEn_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_clkEn_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_HDU_0_0/sim/mips_HDU_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_HDU_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_5_0/sim/mips_mux_5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_5_1/sim/mips_mux_5_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_5_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_5_2/sim/mips_mux_5_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_5_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_5_3/sim/mips_mux_5_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_5_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_5_4/sim/mips_mux_5_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_5_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_5_5/sim/mips_mux_5_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_5_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_5_6/sim/mips_mux_5_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_5_6
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlconstant_0_1/sim/mips_xlconstant_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlconstant_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlconstant_0_2/sim/mips_xlconstant_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlconstant_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/sim/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlMUX_imp_ZICGEO
INFO: [VRFC 10-311] analyzing module EX_MEM_imp_1V24RCY
INFO: [VRFC 10-311] analyzing module ID_EX_imp_SWED4A
INFO: [VRFC 10-311] analyzing module IF_ID_imp_1X1XVU7
INFO: [VRFC 10-311] analyzing module Jump_Block_imp_GZ52XL
INFO: [VRFC 10-311] analyzing module MEM_WB_imp_1GJVWYO
INFO: [VRFC 10-311] analyzing module PCplus4Adder_imp_1AL2EPE
INFO: [VRFC 10-311] analyzing module instructionSlice_imp_1GMHSSO
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-311] analyzing module slice_and_Extend_imp_1WA3XA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/hdl/mips_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_wrapper
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2434.414 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 2434.414 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.sim/sim_1/behav/xsim'
"xelab -wto ebdb6870328c4cb9a21545c6b6f97eef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_2 -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mips_wrapper_behav xil_defaultlib.mips_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ebdb6870328c4cb9a21545c6b6f97eef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_2 -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mips_wrapper_behav xil_defaultlib.mips_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux(width=1)
Compiling module xil_defaultlib.mips_mux_5_5
Compiling module xil_defaultlib.mips_mux_5_6
Compiling module xil_defaultlib.mips_mux_5_0
Compiling module xil_defaultlib.mips_mux_5_1
Compiling module xil_defaultlib.mips_mux_5_2
Compiling module xil_defaultlib.mux(width=3)
Compiling module xil_defaultlib.mips_mux_5_3
Compiling module xil_defaultlib.mips_mux_5_4
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant
Compiling module xil_defaultlib.mips_xlconstant_0_1
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.mips_xlconstant_0_2
Compiling module xil_defaultlib.ControlMUX_imp_ZICGEO
Compiling module xil_defaultlib.pipeline
Compiling module xil_defaultlib.mips_pipeline_0_2
Compiling module xil_defaultlib.mips_pipeline_1_2
Compiling module xil_defaultlib.pipeline(width=5)
Compiling module xil_defaultlib.mips_pipeline_2_3
Compiling module xil_defaultlib.pipeline(width=1)
Compiling module xil_defaultlib.mips_pipeline_3_1
Compiling module xil_defaultlib.mips_pipeline_4_0
Compiling module xil_defaultlib.mips_pipeline_5_1
Compiling module xil_defaultlib.EX_MEM_imp_1V24RCY
Compiling module xil_defaultlib.FU
Compiling module xil_defaultlib.mips_FU_0_0
Compiling module xil_defaultlib.HDU
Compiling module xil_defaultlib.mips_HDU_0_0
Compiling module xil_defaultlib.mips_pipeline_0_1
Compiling module xil_defaultlib.mips_pipeline_1_1
Compiling module xil_defaultlib.mips_pipeline_10_0
Compiling module xil_defaultlib.mips_pipeline_11_0
Compiling module xil_defaultlib.mips_pipeline_12_0
Compiling module xil_defaultlib.mips_pipeline_13_0
Compiling module xil_defaultlib.mips_pipeline_2_0
Compiling module xil_defaultlib.mips_pipeline_3_0
Compiling module xil_defaultlib.mips_pipeline_4_2
Compiling module xil_defaultlib.mips_pipeline_5_0
Compiling module xil_defaultlib.mips_pipeline_6_0
Compiling module xil_defaultlib.pipeline(width=3)
Compiling module xil_defaultlib.mips_pipeline_7_0
Compiling module xil_defaultlib.mips_pipeline_8_2
Compiling module xil_defaultlib.mips_pipeline_9_0
Compiling module xil_defaultlib.ID_EX_imp_SWED4A
Compiling module xil_defaultlib.mips_pipeline_0_0
Compiling module xil_defaultlib.mips_pipeline_1_0
Compiling module xil_defaultlib.mips_pipeline_2_2
Compiling module xil_defaultlib.mips_pipeline_3_3
Compiling module xil_defaultlib.mips_pipeline_4_1
Compiling module xil_defaultlib.mips_pipeline_6_1
Compiling module xil_defaultlib.mips_pipeline_7_1
Compiling module xil_defaultlib.mips_pipeline_8_1
Compiling module xil_defaultlib.mips_pipeline_9_1
Compiling module xil_defaultlib.IF_ID_imp_1X1XVU7
Compiling module xil_defaultlib.concat
Compiling module xil_defaultlib.mips_concat_0_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_0_1
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_4_0
Compiling module xil_defaultlib.Jump_Block_imp_GZ52XL
Compiling module xil_defaultlib.mips_pipeline_0_5
Compiling module xil_defaultlib.mips_pipeline_1_3
Compiling module xil_defaultlib.mips_pipeline_2_1
Compiling module xil_defaultlib.mips_pipeline_3_2
Compiling module xil_defaultlib.mips_pipeline_4_3
Compiling module xil_defaultlib.MEM_WB_imp_1GJVWYO
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mips_adder_0_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.mips_xlconstant_0_0
Compiling module xil_defaultlib.PCplus4Adder_imp_1AL2EPE
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.register(regAddr=1)
Compiling module xil_defaultlib.register(regAddr=2)
Compiling module xil_defaultlib.register(regAddr=3)
Compiling module xil_defaultlib.register(regAddr=4)
Compiling module xil_defaultlib.register(regAddr=5)
Compiling module xil_defaultlib.register(regAddr=6)
Compiling module xil_defaultlib.register(regAddr=7)
Compiling module xil_defaultlib.register(regAddr=8)
Compiling module xil_defaultlib.register(regAddr=9)
Compiling module xil_defaultlib.register(regAddr=10)
Compiling module xil_defaultlib.register(regAddr=11)
Compiling module xil_defaultlib.register(regAddr=12)
Compiling module xil_defaultlib.register(regAddr=13)
Compiling module xil_defaultlib.register(regAddr=14)
Compiling module xil_defaultlib.register(regAddr=15)
Compiling module xil_defaultlib.register(regAddr=16)
Compiling module xil_defaultlib.register(regAddr=17)
Compiling module xil_defaultlib.register(regAddr=18)
Compiling module xil_defaultlib.register(regAddr=19)
Compiling module xil_defaultlib.register(regAddr=20)
Compiling module xil_defaultlib.register(regAddr=21)
Compiling module xil_defaultlib.register(regAddr=22)
Compiling module xil_defaultlib.register(regAddr=23)
Compiling module xil_defaultlib.register(regAddr=24)
Compiling module xil_defaultlib.register(regAddr=25)
Compiling module xil_defaultlib.register(regAddr=26)
Compiling module xil_defaultlib.register(regAddr=27)
Compiling module xil_defaultlib.register(regAddr=28)
Compiling module xil_defaultlib.register(regAddr=29)
Compiling module xil_defaultlib.register(regAddr=30)
Compiling module xil_defaultlib.register(regAddr=31)
Compiling module xil_defaultlib.RegFile_default
Compiling module xil_defaultlib.mips_RegFile_0_0
Compiling module xil_defaultlib.mips_adder_1_0
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mips_alu_0_0
Compiling module xil_defaultlib.andGate
Compiling module xil_defaultlib.mips_andGate_0_0
Compiling module xil_defaultlib.clkEn
Compiling module xil_defaultlib.mips_clkEn_0_0
Compiling module xil_defaultlib.controlLogic
Compiling module xil_defaultlib.mips_controlLogic_0_0
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.mips_dataMemory_0_0
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.mips_instructionMemory_0_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_0_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_1_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_2_0
Compiling module xil_defaultlib.instructionSlice_imp_1GMHSSO
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mips_mux2_0_0
Compiling module xil_defaultlib.mips_mux2_1_0
Compiling module xil_defaultlib.mux(width=5)
Compiling module xil_defaultlib.mips_mux_0_0
Compiling module xil_defaultlib.mux(width=32)
Compiling module xil_defaultlib.mips_mux_1_0
Compiling module xil_defaultlib.mips_mux_2_0
Compiling module xil_defaultlib.mips_mux_3_0
Compiling module xil_defaultlib.mips_mux_0_1
Compiling module xil_defaultlib.programCounter
Compiling module xil_defaultlib.mips_programCounter_0_0
Compiling module xil_defaultlib.regFileFW
Compiling module xil_defaultlib.mips_regFileFW_0_0
Compiling module xil_defaultlib.shiftLeft
Compiling module xil_defaultlib.mips_shiftLeft_0_0
Compiling module xil_defaultlib.signExtern
Compiling module xil_defaultlib.mips_signExtern_0_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_3_0
Compiling module xil_defaultlib.slice_and_Extend_imp_1WA3XA
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mips_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot mips_wrapper_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2434.414 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2434.414 ; gain = 0.000
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/mips.protoinst
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 2434.414 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:36 . Memory (MB): peak = 2434.414 ; gain = 0.000
add_force {/mips_wrapper/mips_i/RegFile_0/i_clk} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
open_bd_design {D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/bd/mips/mips.bd}
open_bd_design {D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/bd/mips/mips.bd}
open_bd_design {D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/bd/mips/mips.bd}
open_bd_design {D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/bd/mips/mips.bd}
update_module_reference {mips_pipeline_0_0 mips_pipeline_0_1 mips_pipeline_0_2 mips_pipeline_0_5 mips_pipeline_10_0 mips_pipeline_11_0 mips_pipeline_12_0 mips_pipeline_13_0 mips_pipeline_1_0 mips_pipeline_1_1 mips_pipeline_1_2 mips_pipeline_1_3 mips_pipeline_2_0 mips_pipeline_2_1 mips_pipeline_2_2 mips_pipeline_2_3 mips_pipeline_3_0 mips_pipeline_3_1 mips_pipeline_3_2 mips_pipeline_3_3 mips_pipeline_4_0 mips_pipeline_4_1 mips_pipeline_4_2 mips_pipeline_4_3 mips_pipeline_5_0 mips_pipeline_5_1 mips_pipeline_6_0 mips_pipeline_6_1 mips_pipeline_7_0 mips_pipeline_7_1 mips_pipeline_8_1 mips_pipeline_8_2 mips_pipeline_9_0 mips_pipeline_9_1}
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/bd/mips/mips.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.runs/mips_pipeline_0_0_synth_1

WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.runs/mips_pipeline_0_1_synth_1

WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.runs/mips_pipeline_0_2_synth_1

WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.runs/mips_pipeline_0_5_synth_1

WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.runs/mips_pipeline_10_0_synth_1

WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.runs/mips_pipeline_11_0_synth_1

WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.runs/mips_pipeline_1_0_synth_1

WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.runs/mips_pipeline_1_1_synth_1

WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.runs/mips_pipeline_1_2_synth_1

WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.runs/mips_pipeline_1_3_synth_1

WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.runs/mips_pipeline_2_0_synth_1

WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.runs/mips_pipeline_2_1_synth_1

WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.runs/mips_pipeline_3_0_synth_1

WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.runs/mips_pipeline_3_1_synth_1

WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.runs/mips_pipeline_3_2_synth_1

WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.runs/mips_pipeline_4_0_synth_1

WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.runs/mips_pipeline_5_0_synth_1

WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.runs/mips_pipeline_5_1_synth_1

WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.runs/mips_pipeline_6_0_synth_1

WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.runs/mips_pipeline_7_0_synth_1

WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.runs/mips_pipeline_9_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded mips_pipeline_0_0 from pipeline_v1_0 1.0 to pipeline_v1_0 1.0
WARNING: [IP_Flow 19-4698] Upgrade has added port 'En'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'mips_pipeline_0_0'. These changes may impact your design.
INFO: [IP_Flow 19-1972] Upgraded mips_pipeline_0_1 from pipeline_v1_0 1.0 to pipeline_v1_0 1.0
WARNING: [IP_Flow 19-4698] Upgrade has added port 'En'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'mips_pipeline_0_1'. These changes may impact your design.
INFO: [IP_Flow 19-1972] Upgraded mips_pipeline_0_2 from pipeline_v1_0 1.0 to pipeline_v1_0 1.0
WARNING: [IP_Flow 19-4698] Upgrade has added port 'En'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'mips_pipeline_0_2'. These changes may impact your design.
INFO: [IP_Flow 19-1972] Upgraded mips_pipeline_0_5 from pipeline_v1_0 1.0 to pipeline_v1_0 1.0
WARNING: [IP_Flow 19-4698] Upgrade has added port 'En'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'mips_pipeline_0_5'. These changes may impact your design.
INFO: [IP_Flow 19-1972] Upgraded mips_pipeline_10_0 from pipeline_v1_0 1.0 to pipeline_v1_0 1.0
WARNING: [IP_Flow 19-4698] Upgrade has added port 'En'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'mips_pipeline_10_0'. These changes may impact your design.
INFO: [IP_Flow 19-1972] Upgraded mips_pipeline_11_0 from pipeline_v1_0 1.0 to pipeline_v1_0 1.0
WARNING: [IP_Flow 19-4698] Upgrade has added port 'En'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'mips_pipeline_11_0'. These changes may impact your design.
INFO: [IP_Flow 19-1972] Upgraded mips_pipeline_12_0 from pipeline_v1_0 1.0 to pipeline_v1_0 1.0
WARNING: [IP_Flow 19-4698] Upgrade has added port 'En'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'mips_pipeline_12_0'. These changes may impact your design.
INFO: [IP_Flow 19-1972] Upgraded mips_pipeline_13_0 from pipeline_v1_0 1.0 to pipeline_v1_0 1.0
WARNING: [IP_Flow 19-4698] Upgrade has added port 'En'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'mips_pipeline_13_0'. These changes may impact your design.
INFO: [IP_Flow 19-1972] Upgraded mips_pipeline_1_0 from pipeline_v1_0 1.0 to pipeline_v1_0 1.0
WARNING: [IP_Flow 19-4698] Upgrade has added port 'En'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'mips_pipeline_1_0'. These changes may impact your design.
INFO: [IP_Flow 19-1972] Upgraded mips_pipeline_1_1 from pipeline_v1_0 1.0 to pipeline_v1_0 1.0
WARNING: [IP_Flow 19-4698] Upgrade has added port 'En'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'mips_pipeline_1_1'. These changes may impact your design.
INFO: [IP_Flow 19-1972] Upgraded mips_pipeline_1_2 from pipeline_v1_0 1.0 to pipeline_v1_0 1.0
WARNING: [IP_Flow 19-4698] Upgrade has added port 'En'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'mips_pipeline_1_2'. These changes may impact your design.
INFO: [IP_Flow 19-1972] Upgraded mips_pipeline_1_3 from pipeline_v1_0 1.0 to pipeline_v1_0 1.0
WARNING: [IP_Flow 19-4698] Upgrade has added port 'En'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'mips_pipeline_1_3'. These changes may impact your design.
INFO: [IP_Flow 19-1972] Upgraded mips_pipeline_2_0 from pipeline_v1_0 1.0 to pipeline_v1_0 1.0
WARNING: [IP_Flow 19-4698] Upgrade has added port 'En'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'mips_pipeline_2_0'. These changes may impact your design.
INFO: [IP_Flow 19-1972] Upgraded mips_pipeline_2_1 from pipeline_v1_0 1.0 to pipeline_v1_0 1.0
WARNING: [IP_Flow 19-4698] Upgrade has added port 'En'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'mips_pipeline_2_1'. These changes may impact your design.
INFO: [IP_Flow 19-1972] Upgraded mips_pipeline_2_2 from pipeline_v1_0 1.0 to pipeline_v1_0 1.0
WARNING: [IP_Flow 19-4698] Upgrade has added port 'En'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'mips_pipeline_2_2'. These changes may impact your design.
INFO: [IP_Flow 19-1972] Upgraded mips_pipeline_2_3 from pipeline_v1_0 1.0 to pipeline_v1_0 1.0
WARNING: [IP_Flow 19-4698] Upgrade has added port 'En'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'mips_pipeline_2_3'. These changes may impact your design.
INFO: [IP_Flow 19-1972] Upgraded mips_pipeline_3_0 from pipeline_v1_0 1.0 to pipeline_v1_0 1.0
WARNING: [IP_Flow 19-4698] Upgrade has added port 'En'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'mips_pipeline_3_0'. These changes may impact your design.
INFO: [IP_Flow 19-1972] Upgraded mips_pipeline_3_1 from pipeline_v1_0 1.0 to pipeline_v1_0 1.0
WARNING: [IP_Flow 19-4698] Upgrade has added port 'En'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'mips_pipeline_3_1'. These changes may impact your design.
INFO: [IP_Flow 19-1972] Upgraded mips_pipeline_3_2 from pipeline_v1_0 1.0 to pipeline_v1_0 1.0
WARNING: [IP_Flow 19-4698] Upgrade has added port 'En'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'mips_pipeline_3_2'. These changes may impact your design.
INFO: [IP_Flow 19-1972] Upgraded mips_pipeline_3_3 from pipeline_v1_0 1.0 to pipeline_v1_0 1.0
WARNING: [IP_Flow 19-4698] Upgrade has added port 'En'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'mips_pipeline_3_3'. These changes may impact your design.
INFO: [IP_Flow 19-1972] Upgraded mips_pipeline_4_0 from pipeline_v1_0 1.0 to pipeline_v1_0 1.0
WARNING: [IP_Flow 19-4698] Upgrade has added port 'En'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'mips_pipeline_4_0'. These changes may impact your design.
INFO: [IP_Flow 19-1972] Upgraded mips_pipeline_4_1 from pipeline_v1_0 1.0 to pipeline_v1_0 1.0
WARNING: [IP_Flow 19-4698] Upgrade has added port 'En'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'mips_pipeline_4_1'. These changes may impact your design.
INFO: [IP_Flow 19-1972] Upgraded mips_pipeline_4_2 from pipeline_v1_0 1.0 to pipeline_v1_0 1.0
WARNING: [IP_Flow 19-4698] Upgrade has added port 'En'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'mips_pipeline_4_2'. These changes may impact your design.
INFO: [IP_Flow 19-1972] Upgraded mips_pipeline_4_3 from pipeline_v1_0 1.0 to pipeline_v1_0 1.0
WARNING: [IP_Flow 19-4698] Upgrade has added port 'En'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'mips_pipeline_4_3'. These changes may impact your design.
INFO: [IP_Flow 19-1972] Upgraded mips_pipeline_5_0 from pipeline_v1_0 1.0 to pipeline_v1_0 1.0
WARNING: [IP_Flow 19-4698] Upgrade has added port 'En'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'mips_pipeline_5_0'. These changes may impact your design.
INFO: [IP_Flow 19-1972] Upgraded mips_pipeline_5_1 from pipeline_v1_0 1.0 to pipeline_v1_0 1.0
WARNING: [IP_Flow 19-4698] Upgrade has added port 'En'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'mips_pipeline_5_1'. These changes may impact your design.
INFO: [IP_Flow 19-1972] Upgraded mips_pipeline_6_0 from pipeline_v1_0 1.0 to pipeline_v1_0 1.0
WARNING: [IP_Flow 19-4698] Upgrade has added port 'En'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'mips_pipeline_6_0'. These changes may impact your design.
INFO: [IP_Flow 19-1972] Upgraded mips_pipeline_6_1 from pipeline_v1_0 1.0 to pipeline_v1_0 1.0
WARNING: [IP_Flow 19-4698] Upgrade has added port 'En'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'mips_pipeline_6_1'. These changes may impact your design.
INFO: [IP_Flow 19-1972] Upgraded mips_pipeline_7_0 from pipeline_v1_0 1.0 to pipeline_v1_0 1.0
WARNING: [IP_Flow 19-4698] Upgrade has added port 'En'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'mips_pipeline_7_0'. These changes may impact your design.
INFO: [IP_Flow 19-1972] Upgraded mips_pipeline_7_1 from pipeline_v1_0 1.0 to pipeline_v1_0 1.0
WARNING: [IP_Flow 19-4698] Upgrade has added port 'En'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'mips_pipeline_7_1'. These changes may impact your design.
INFO: [IP_Flow 19-1972] Upgraded mips_pipeline_8_1 from pipeline_v1_0 1.0 to pipeline_v1_0 1.0
WARNING: [IP_Flow 19-4698] Upgrade has added port 'En'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'mips_pipeline_8_1'. These changes may impact your design.
INFO: [IP_Flow 19-1972] Upgraded mips_pipeline_8_2 from pipeline_v1_0 1.0 to pipeline_v1_0 1.0
WARNING: [IP_Flow 19-4698] Upgrade has added port 'En'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'mips_pipeline_8_2'. These changes may impact your design.
INFO: [IP_Flow 19-1972] Upgraded mips_pipeline_9_0 from pipeline_v1_0 1.0 to pipeline_v1_0 1.0
WARNING: [IP_Flow 19-4698] Upgrade has added port 'En'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'mips_pipeline_9_0'. These changes may impact your design.
INFO: [IP_Flow 19-1972] Upgraded mips_pipeline_9_1 from pipeline_v1_0 1.0 to pipeline_v1_0 1.0
WARNING: [IP_Flow 19-4698] Upgrade has added port 'En'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'mips_pipeline_9_1'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'mips_pipeline_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'mips_pipeline_0_1' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'mips_pipeline_0_2' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'mips_pipeline_0_5' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'mips_pipeline_10_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'mips_pipeline_11_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'mips_pipeline_12_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'mips_pipeline_13_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'mips_pipeline_1_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'mips_pipeline_1_1' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'mips_pipeline_1_2' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'mips_pipeline_1_3' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'mips_pipeline_2_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'mips_pipeline_2_1' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'mips_pipeline_2_2' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'mips_pipeline_2_3' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'mips_pipeline_3_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'mips_pipeline_3_1' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'mips_pipeline_3_2' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'mips_pipeline_3_3' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'mips_pipeline_4_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'mips_pipeline_4_1' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'mips_pipeline_4_2' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'mips_pipeline_4_3' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'mips_pipeline_5_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'mips_pipeline_5_1' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'mips_pipeline_6_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'mips_pipeline_6_1' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'mips_pipeline_7_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'mips_pipeline_7_1' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'mips_pipeline_8_1' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'mips_pipeline_8_2' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'mips_pipeline_9_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'mips_pipeline_9_1' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <D:\BITS\ECE 3-2\CS F342 - COMPUTER ARCHITECHTURE\miniProject\mips\mips.srcs\sources_1\bd\mips\mips.bd> 
Wrote  : <D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/bd/mips/ui/bd_e0a3b57f.ui> 
upgrade_ip: Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2434.414 ; gain = 0.000
update_module_reference: Time (s): cpu = 00:00:25 ; elapsed = 00:01:28 . Memory (MB): peak = 2434.414 ; gain = 0.000
open_bd_design {D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/bd/mips/mips.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 ID_EX/xlconstant_0
endgroup
connect_bd_net [get_bd_pins ID_EX/xlconstant_0/dout] [get_bd_pins ID_EX/pipeline_0/En]
connect_bd_net [get_bd_pins ID_EX/pipeline_2/En] [get_bd_pins ID_EX/xlconstant_0/dout]
connect_bd_net [get_bd_pins ID_EX/pipeline_3/En] [get_bd_pins ID_EX/xlconstant_0/dout]
connect_bd_net [get_bd_pins ID_EX/pipeline_1/En] [get_bd_pins ID_EX/xlconstant_0/dout]
connect_bd_net [get_bd_pins ID_EX/pipeline_5/En] [get_bd_pins ID_EX/xlconstant_0/dout]
connect_bd_net [get_bd_pins ID_EX/pipeline_6/En] [get_bd_pins ID_EX/xlconstant_0/dout]
connect_bd_net [get_bd_pins ID_EX/pipeline_7/En] [get_bd_pins ID_EX/xlconstant_0/dout]
connect_bd_net [get_bd_pins ID_EX/pipeline_9/En] [get_bd_pins ID_EX/xlconstant_0/dout]
connect_bd_net [get_bd_pins ID_EX/pipeline_10/En] [get_bd_pins ID_EX/xlconstant_0/dout]
connect_bd_net [get_bd_pins ID_EX/pipeline_11/En] [get_bd_pins ID_EX/xlconstant_0/dout]
connect_bd_net [get_bd_pins ID_EX/pipeline_4/En] [get_bd_pins ID_EX/xlconstant_0/dout]
connect_bd_net [get_bd_pins ID_EX/pipeline_8/En] [get_bd_pins ID_EX/xlconstant_0/dout]
connect_bd_net [get_bd_pins ID_EX/pipeline_12/En] [get_bd_pins ID_EX/xlconstant_0/dout]
connect_bd_net [get_bd_pins ID_EX/pipeline_13/En] [get_bd_pins ID_EX/xlconstant_0/dout]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 EX_MEM/xlconstant_0
endgroup
connect_bd_net [get_bd_pins EX_MEM/xlconstant_0/dout] [get_bd_pins EX_MEM/pipeline_0/En]
connect_bd_net [get_bd_pins EX_MEM/pipeline_1/En] [get_bd_pins EX_MEM/xlconstant_0/dout]
connect_bd_net [get_bd_pins EX_MEM/pipeline_3/En] [get_bd_pins EX_MEM/xlconstant_0/dout]
connect_bd_net [get_bd_pins EX_MEM/pipeline_4/En] [get_bd_pins EX_MEM/xlconstant_0/dout]
connect_bd_net [get_bd_pins EX_MEM/pipeline_5/En] [get_bd_pins EX_MEM/xlconstant_0/dout]
connect_bd_net [get_bd_pins EX_MEM/pipeline_2/En] [get_bd_pins EX_MEM/xlconstant_0/dout]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 MEM_WB/xlconstant_0
endgroup
connect_bd_net [get_bd_pins MEM_WB/xlconstant_0/dout] [get_bd_pins MEM_WB/pipeline_0/En]
connect_bd_net [get_bd_pins MEM_WB/pipeline_1/En] [get_bd_pins MEM_WB/xlconstant_0/dout]
connect_bd_net [get_bd_pins MEM_WB/pipeline_2/En] [get_bd_pins MEM_WB/xlconstant_0/dout]
connect_bd_net [get_bd_pins MEM_WB/pipeline_3/En] [get_bd_pins MEM_WB/xlconstant_0/dout]
connect_bd_net [get_bd_pins MEM_WB/pipeline_4/En] [get_bd_pins MEM_WB/xlconstant_0/dout]
delete_bd_objs [get_bd_nets clkEn_0_CLKout]
connect_bd_net [get_bd_ports in_clock] [get_bd_pins IF_ID/in_clock]
connect_bd_net [get_bd_pins HDU_0/IF_ID_Write] [get_bd_pins IF_ID/pipeline_0/En]
disconnect_bd_net /HDU_0_IF_ID_Write [get_bd_pins clkEn_0/En]
disconnect_bd_net /i_clk_0_1 [get_bd_pins clkEn_0/clk]
delete_bd_objs [get_bd_cells clkEn_0]
connect_bd_net [get_bd_pins IF_ID/En] [get_bd_pins IF_ID/pipeline_1/En]
connect_bd_net [get_bd_pins IF_ID/En] [get_bd_pins IF_ID/pipeline_2/En]
connect_bd_net [get_bd_pins IF_ID/En] [get_bd_pins IF_ID/pipeline_3/En]
connect_bd_net [get_bd_pins IF_ID/En] [get_bd_pins IF_ID/pipeline_4/En]
connect_bd_net [get_bd_pins IF_ID/En] [get_bd_pins IF_ID/pipeline_6/En]
connect_bd_net [get_bd_pins IF_ID/En] [get_bd_pins IF_ID/pipeline_7/En]
connect_bd_net [get_bd_pins IF_ID/En] [get_bd_pins IF_ID/pipeline_8/En]
connect_bd_net [get_bd_pins IF_ID/En] [get_bd_pins IF_ID/pipeline_9/En]
update_compile_order -fileset sources_1
regenerate_bd_layout
regenerate_bd_layout
save_bd_design
Wrote  : <D:\BITS\ECE 3-2\CS F342 - COMPUTER ARCHITECHTURE\miniProject\mips\mips.srcs\sources_1\bd\mips\mips.bd> 
Wrote  : <D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/bd/mips/ui/bd_e0a3b57f.ui> 
save_wave_config {D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips_wrapper_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
generate_target Simulation [get_files {D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/bd/mips/mips.bd}]
WARNING: [Vivado 12-818] No files matched 'D:/BITS/ECE'
WARNING: [Vivado 12-818] No files matched '3-2/CS'
WARNING: [Vivado 12-818] No files matched 'F342'
WARNING: [Vivado 12-818] No files matched '-'
WARNING: [Vivado 12-818] No files matched 'COMPUTER'
WARNING: [Vivado 12-818] No files matched 'ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/bd/mips/mips.bd'
export_ip_user_files -of_objects [get_files {D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/bd/mips/mips.bd}] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'D:/BITS/ECE'
WARNING: [Vivado 12-818] No files matched '3-2/CS'
WARNING: [Vivado 12-818] No files matched 'F342'
WARNING: [Vivado 12-818] No files matched '-'
WARNING: [Vivado 12-818] No files matched 'COMPUTER'
WARNING: [Vivado 12-818] No files matched 'ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/bd/mips/mips.bd'
export_simulation -of_objects [get_files {{D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/bd/mips/mips.bd}}] -directory {D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.ip_user_files/sim_scripts} -ip_user_files_dir {D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.ip_user_files} -ipstatic_source_dir {D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.cache/compile_simlib/modelsim} {questa=D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.cache/compile_simlib/questa} {riviera=D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.cache/compile_simlib/riviera} {activehdl=D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Wrote  : <D:\BITS\ECE 3-2\CS F342 - COMPUTER ARCHITECHTURE\miniProject\mips\mips.srcs\sources_1\bd\mips\mips.bd> 
VHDL Output written to : d:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/synth/mips.v
VHDL Output written to : d:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/sim/mips.v
VHDL Output written to : d:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/hdl/mips_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block IF_ID/pipeline_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IF_ID/pipeline_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IF_ID/pipeline_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IF_ID/pipeline_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IF_ID/pipeline_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IF_ID/pipeline_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IF_ID/pipeline_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IF_ID/pipeline_8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IF_ID/pipeline_9 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ID_EX/pipeline_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ID_EX/pipeline_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ID_EX/pipeline_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ID_EX/pipeline_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ID_EX/pipeline_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ID_EX/pipeline_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ID_EX/pipeline_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ID_EX/pipeline_9 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ID_EX/pipeline_10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ID_EX/pipeline_11 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ID_EX/pipeline_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ID_EX/pipeline_8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ID_EX/pipeline_12 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ID_EX/pipeline_13 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block EX_MEM/pipeline_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block EX_MEM/pipeline_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block EX_MEM/pipeline_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block EX_MEM/pipeline_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block EX_MEM/pipeline_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block EX_MEM/pipeline_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MEM_WB/pipeline_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MEM_WB/pipeline_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MEM_WB/pipeline_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MEM_WB/pipeline_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MEM_WB/pipeline_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ID_EX/xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block EX_MEM/xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MEM_WB/xlconstant_0 .
Exporting to file d:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/hw_handoff/mips.hwh
Generated Block Design Tcl file d:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/hw_handoff/mips_bd.tcl
Generated Hardware Definition File d:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/synth/mips.hwdef
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mips_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/shiftLeft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftLeft
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/Assignment 2/mips/mips.srcs/sources_1/new/pipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/Assignment 2/mips/mips.srcs/sources_1/new/concat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module concat
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/signExtern.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtern
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/controlLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/Assignment 2/mips/mips.srcs/sources_1/new/andGate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andGate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/ForwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/regFileFWU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFileFW
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/instructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/programCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/new/HDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_1_0/sim/mips_mux_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_2_0/sim/mips_mux_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_shiftLeft_0_0/sim/mips_shiftLeft_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_shiftLeft_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_3_0/sim/mips_mux_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_dataMemory_0_0/sim/mips_dataMemory_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dataMemory_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_RegFile_0_0/sim/mips_RegFile_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_RegFile_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_alu_0_0/sim/mips_alu_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_alu_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_0_1/sim/mips_mux_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_0_0/sim/mips_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_0_0/sim/mips_pipeline_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_1_0/sim/mips_pipeline_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_2_2/sim/mips_pipeline_2_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_2_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_3_3/sim/mips_pipeline_3_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_3_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_4_1/sim/mips_pipeline_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_6_1/sim/mips_pipeline_6_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_6_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_7_1/sim/mips_pipeline_7_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_7_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_8_1/sim/mips_pipeline_8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_9_1/sim/mips_pipeline_9_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_9_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_adder_1_0/sim/mips_adder_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_adder_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_0_1/sim/mips_pipeline_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_2_0/sim/mips_pipeline_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_3_0/sim/mips_pipeline_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_1_1/sim/mips_pipeline_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_5_0/sim/mips_pipeline_5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_6_0/sim/mips_pipeline_6_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_6_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_7_0/sim/mips_pipeline_7_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_7_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_9_0/sim/mips_pipeline_9_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_9_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_10_0/sim/mips_pipeline_10_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_10_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_11_0/sim/mips_pipeline_11_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_11_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_4_2/sim/mips_pipeline_4_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_4_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_8_2/sim/mips_pipeline_8_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_8_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_12_0/sim/mips_pipeline_12_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_12_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_13_0/sim/mips_pipeline_13_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_13_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_0_2/sim/mips_pipeline_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_1_2/sim/mips_pipeline_1_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_1_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_3_1/sim/mips_pipeline_3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_4_0/sim/mips_pipeline_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_5_1/sim/mips_pipeline_5_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_5_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_2_3/sim/mips_pipeline_2_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_2_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_concat_0_0/sim/mips_concat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_concat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlslice_4_0/sim/mips_xlslice_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlslice_0_1/sim/mips_xlslice_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_0_5/sim/mips_pipeline_0_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_0_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_1_3/sim/mips_pipeline_1_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_1_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_2_1/sim/mips_pipeline_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_3_2/sim/mips_pipeline_3_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_3_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_pipeline_4_3/sim/mips_pipeline_4_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_4_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlslice_3_0/sim/mips_xlslice_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_signExtern_0_0/sim/mips_signExtern_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_signExtern_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlslice_0_0/sim/mips_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlslice_1_0/sim/mips_xlslice_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlslice_2_0/sim/mips_xlslice_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_adder_0_0/sim/mips_adder_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_adder_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlconstant_0_0/sim/mips_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_controlLogic_0_0/sim/mips_controlLogic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_controlLogic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_andGate_0_0/sim/mips_andGate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_andGate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux2_0_0/sim/mips_mux2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux2_1_0/sim/mips_mux2_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux2_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_FU_0_0/sim/mips_FU_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_FU_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_regFileFW_0_0/sim/mips_regFileFW_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_regFileFW_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_instructionMemory_0_0/sim/mips_instructionMemory_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_instructionMemory_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_programCounter_0_0/sim/mips_programCounter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_programCounter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_HDU_0_0/sim/mips_HDU_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_HDU_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_5_0/sim/mips_mux_5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_5_1/sim/mips_mux_5_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_5_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_5_2/sim/mips_mux_5_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_5_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_5_3/sim/mips_mux_5_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_5_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_5_4/sim/mips_mux_5_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_5_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_5_5/sim/mips_mux_5_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_5_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_5_6/sim/mips_mux_5_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_5_6
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlconstant_0_1/sim/mips_xlconstant_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlconstant_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlconstant_0_2/sim/mips_xlconstant_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlconstant_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlconstant_0_3/sim/mips_xlconstant_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlconstant_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlconstant_0_4/sim/mips_xlconstant_0_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlconstant_0_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/ip/mips_xlconstant_0_5/sim/mips_xlconstant_0_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlconstant_0_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/sim/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlMUX_imp_ZICGEO
INFO: [VRFC 10-311] analyzing module EX_MEM_imp_1V24RCY
INFO: [VRFC 10-311] analyzing module ID_EX_imp_SWED4A
INFO: [VRFC 10-311] analyzing module IF_ID_imp_1X1XVU7
INFO: [VRFC 10-311] analyzing module Jump_Block_imp_GZ52XL
INFO: [VRFC 10-311] analyzing module MEM_WB_imp_1GJVWYO
INFO: [VRFC 10-311] analyzing module PCplus4Adder_imp_1AL2EPE
INFO: [VRFC 10-311] analyzing module instructionSlice_imp_1GMHSSO
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-311] analyzing module slice_and_Extend_imp_1WA3XA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.gen/sources_1/bd/mips/hdl/mips_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_wrapper
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2434.414 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '11' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.sim/sim_1/behav/xsim'
"xelab -wto ebdb6870328c4cb9a21545c6b6f97eef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_2 -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mips_wrapper_behav xil_defaultlib.mips_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ebdb6870328c4cb9a21545c6b6f97eef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_2 -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mips_wrapper_behav xil_defaultlib.mips_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux(width=1)
Compiling module xil_defaultlib.mips_mux_5_5
Compiling module xil_defaultlib.mips_mux_5_6
Compiling module xil_defaultlib.mips_mux_5_0
Compiling module xil_defaultlib.mips_mux_5_1
Compiling module xil_defaultlib.mips_mux_5_2
Compiling module xil_defaultlib.mux(width=3)
Compiling module xil_defaultlib.mips_mux_5_3
Compiling module xil_defaultlib.mips_mux_5_4
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant
Compiling module xil_defaultlib.mips_xlconstant_0_1
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.mips_xlconstant_0_2
Compiling module xil_defaultlib.ControlMUX_imp_ZICGEO
Compiling module xil_defaultlib.pipeline
Compiling module xil_defaultlib.mips_pipeline_0_2
Compiling module xil_defaultlib.mips_pipeline_1_2
Compiling module xil_defaultlib.pipeline(width=5)
Compiling module xil_defaultlib.mips_pipeline_2_3
Compiling module xil_defaultlib.pipeline(width=1)
Compiling module xil_defaultlib.mips_pipeline_3_1
Compiling module xil_defaultlib.mips_pipeline_4_0
Compiling module xil_defaultlib.mips_pipeline_5_1
Compiling module xil_defaultlib.mips_xlconstant_0_4
Compiling module xil_defaultlib.EX_MEM_imp_1V24RCY
Compiling module xil_defaultlib.FU
Compiling module xil_defaultlib.mips_FU_0_0
Compiling module xil_defaultlib.HDU
Compiling module xil_defaultlib.mips_HDU_0_0
Compiling module xil_defaultlib.mips_pipeline_0_1
Compiling module xil_defaultlib.mips_pipeline_1_1
Compiling module xil_defaultlib.mips_pipeline_10_0
Compiling module xil_defaultlib.mips_pipeline_11_0
Compiling module xil_defaultlib.mips_pipeline_12_0
Compiling module xil_defaultlib.mips_pipeline_13_0
Compiling module xil_defaultlib.mips_pipeline_2_0
Compiling module xil_defaultlib.mips_pipeline_3_0
Compiling module xil_defaultlib.mips_pipeline_4_2
Compiling module xil_defaultlib.mips_pipeline_5_0
Compiling module xil_defaultlib.mips_pipeline_6_0
Compiling module xil_defaultlib.pipeline(width=3)
Compiling module xil_defaultlib.mips_pipeline_7_0
Compiling module xil_defaultlib.mips_pipeline_8_2
Compiling module xil_defaultlib.mips_pipeline_9_0
Compiling module xil_defaultlib.mips_xlconstant_0_3
Compiling module xil_defaultlib.ID_EX_imp_SWED4A
Compiling module xil_defaultlib.mips_pipeline_0_0
Compiling module xil_defaultlib.mips_pipeline_1_0
Compiling module xil_defaultlib.mips_pipeline_2_2
Compiling module xil_defaultlib.mips_pipeline_3_3
Compiling module xil_defaultlib.mips_pipeline_4_1
Compiling module xil_defaultlib.mips_pipeline_6_1
Compiling module xil_defaultlib.mips_pipeline_7_1
Compiling module xil_defaultlib.mips_pipeline_8_1
Compiling module xil_defaultlib.mips_pipeline_9_1
Compiling module xil_defaultlib.IF_ID_imp_1X1XVU7
Compiling module xil_defaultlib.concat
Compiling module xil_defaultlib.mips_concat_0_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_0_1
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_4_0
Compiling module xil_defaultlib.Jump_Block_imp_GZ52XL
Compiling module xil_defaultlib.mips_pipeline_0_5
Compiling module xil_defaultlib.mips_pipeline_1_3
Compiling module xil_defaultlib.mips_pipeline_2_1
Compiling module xil_defaultlib.mips_pipeline_3_2
Compiling module xil_defaultlib.mips_pipeline_4_3
Compiling module xil_defaultlib.mips_xlconstant_0_5
Compiling module xil_defaultlib.MEM_WB_imp_1GJVWYO
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mips_adder_0_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.mips_xlconstant_0_0
Compiling module xil_defaultlib.PCplus4Adder_imp_1AL2EPE
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.register(regAddr=1)
Compiling module xil_defaultlib.register(regAddr=2)
Compiling module xil_defaultlib.register(regAddr=3)
Compiling module xil_defaultlib.register(regAddr=4)
Compiling module xil_defaultlib.register(regAddr=5)
Compiling module xil_defaultlib.register(regAddr=6)
Compiling module xil_defaultlib.register(regAddr=7)
Compiling module xil_defaultlib.register(regAddr=8)
Compiling module xil_defaultlib.register(regAddr=9)
Compiling module xil_defaultlib.register(regAddr=10)
Compiling module xil_defaultlib.register(regAddr=11)
Compiling module xil_defaultlib.register(regAddr=12)
Compiling module xil_defaultlib.register(regAddr=13)
Compiling module xil_defaultlib.register(regAddr=14)
Compiling module xil_defaultlib.register(regAddr=15)
Compiling module xil_defaultlib.register(regAddr=16)
Compiling module xil_defaultlib.register(regAddr=17)
Compiling module xil_defaultlib.register(regAddr=18)
Compiling module xil_defaultlib.register(regAddr=19)
Compiling module xil_defaultlib.register(regAddr=20)
Compiling module xil_defaultlib.register(regAddr=21)
Compiling module xil_defaultlib.register(regAddr=22)
Compiling module xil_defaultlib.register(regAddr=23)
Compiling module xil_defaultlib.register(regAddr=24)
Compiling module xil_defaultlib.register(regAddr=25)
Compiling module xil_defaultlib.register(regAddr=26)
Compiling module xil_defaultlib.register(regAddr=27)
Compiling module xil_defaultlib.register(regAddr=28)
Compiling module xil_defaultlib.register(regAddr=29)
Compiling module xil_defaultlib.register(regAddr=30)
Compiling module xil_defaultlib.register(regAddr=31)
Compiling module xil_defaultlib.RegFile_default
Compiling module xil_defaultlib.mips_RegFile_0_0
Compiling module xil_defaultlib.mips_adder_1_0
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mips_alu_0_0
Compiling module xil_defaultlib.andGate
Compiling module xil_defaultlib.mips_andGate_0_0
Compiling module xil_defaultlib.controlLogic
Compiling module xil_defaultlib.mips_controlLogic_0_0
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.mips_dataMemory_0_0
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.mips_instructionMemory_0_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_0_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_1_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_2_0
Compiling module xil_defaultlib.instructionSlice_imp_1GMHSSO
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mips_mux2_0_0
Compiling module xil_defaultlib.mips_mux2_1_0
Compiling module xil_defaultlib.mux(width=5)
Compiling module xil_defaultlib.mips_mux_0_0
Compiling module xil_defaultlib.mux(width=32)
Compiling module xil_defaultlib.mips_mux_1_0
Compiling module xil_defaultlib.mips_mux_2_0
Compiling module xil_defaultlib.mips_mux_3_0
Compiling module xil_defaultlib.mips_mux_0_1
Compiling module xil_defaultlib.programCounter
Compiling module xil_defaultlib.mips_programCounter_0_0
Compiling module xil_defaultlib.regFileFW
Compiling module xil_defaultlib.mips_regFileFW_0_0
Compiling module xil_defaultlib.shiftLeft
Compiling module xil_defaultlib.mips_shiftLeft_0_0
Compiling module xil_defaultlib.signExtern
Compiling module xil_defaultlib.mips_signExtern_0_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_3_0
Compiling module xil_defaultlib.slice_and_Extend_imp_1WA3XA
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mips_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot mips_wrapper_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2434.414 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_wrapper_behav -key {Behavioral:sim_1:Functional:mips_wrapper} -tclbatch {mips_wrapper.tcl} -protoinst "protoinst_files/mips.protoinst" -view {{D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips_wrapper_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/mips.protoinst
Time resolution is 1 ps
open_wave_config {D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips_wrapper_behav.wcfg}
open_wave_config: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2434.414 ; gain = 0.000
source mips_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 2434.414 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:20 ; elapsed = 00:01:31 . Memory (MB): peak = 2434.414 ; gain = 0.000
add_force {/mips_wrapper/mips_i/RegFile_0/i_clk} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
save_wave_config {D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips_wrapper_behav.wcfg}
save_wave_config {D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips_wrapper_behav.wcfg}
open_bd_design {D:/BITS/ECE 3-2/CS F342 - COMPUTER ARCHITECHTURE/miniProject/mips/mips.srcs/sources_1/bd/mips/mips.bd}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr 21 02:32:55 2022...
