$date
	Sat Sep 05 23:41:07 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! Y2 $end
$var wire 1 " Y1 $end
$var wire 1 # Y0 $end
$var wire 1 $ Y $end
$var reg 1 % A $end
$var reg 1 & B $end
$var reg 1 ' C $end
$var reg 1 ( clck $end
$var reg 1 ) rst $end
$scope module r1 $end
$var wire 1 % A $end
$var wire 1 & B $end
$var wire 1 * S0F $end
$var wire 1 + S1F $end
$var wire 1 $ Y1 $end
$var wire 1 ( clck1 $end
$var wire 1 ) rset $end
$var wire 1 , S1 $end
$var wire 1 - S0 $end
$scope module r0 $end
$var wire 1 * D1 $end
$var wire 1 ( clk $end
$var wire 1 ) reset $end
$var reg 1 - Q1 $end
$upscope $end
$scope module r1 $end
$var wire 1 + D1 $end
$var wire 1 ( clk $end
$var wire 1 ) reset $end
$var reg 1 , Q1 $end
$upscope $end
$upscope $end
$scope module r2 $end
$var wire 1 ' A $end
$var wire 1 . S0F $end
$var wire 1 / S1F $end
$var wire 1 0 S2F $end
$var wire 1 # Y0 $end
$var wire 1 " Y1 $end
$var wire 1 ! Y2 $end
$var wire 1 ( clck2 $end
$var wire 1 ) rset $end
$var wire 1 1 S2 $end
$var wire 1 2 S1 $end
$var wire 1 3 S0 $end
$scope module k0 $end
$var wire 1 . D1 $end
$var wire 1 ( clk $end
$var wire 1 ) reset $end
$var reg 1 3 Q1 $end
$upscope $end
$scope module k1 $end
$var wire 1 / D1 $end
$var wire 1 ( clk $end
$var wire 1 ) reset $end
$var reg 1 2 Q1 $end
$upscope $end
$scope module k2 $end
$var wire 1 0 D1 $end
$var wire 1 ( clk $end
$var wire 1 ) reset $end
$var reg 1 1 Q1 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
03
02
01
x0
x/
1.
0-
0,
0+
0*
1)
1(
x'
0&
0%
0$
0#
0"
0!
$end
#1
0(
1&
0)
#2
x"
x#
0.
x!
x1
x2
13
1-
1(
0*
0&
1%
#3
0(
1+
1&
#4
1$
x#
1.
0-
1,
03
1(
