# Password Cracker RTL-2-GDS Synthesis

This repository contains a password cracker implemented in Verilog that performs a dictionary attack using various hashing algorithms. The project targets FPGA platforms and is designed to crack passwords in a fast and efficient manner.
----------------

## Features
- Supports SHA256.
- Dictionary attack approach to cracking passwords.


## Requirements
- Verilog compiler (Vivado)
- Dictionary file containing possible 
- OpenLane

Results of openlane RTL-2-GDS 2 flow is tored under the Results directory