<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags=""
   categories="System" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element BTN_CH_ONOFF
   {
      datum _sortIndex
      {
         value = "15";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element BTN_CH_ONOFF.s1
   {
      datum _lockedAddress
      {
         value = "0";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "32896";
         type = "String";
      }
   }
   element BTN_DISPLAY
   {
      datum _sortIndex
      {
         value = "13";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element BTN_DISPLAY.irq
   {
      datum _tags
      {
         value = "";
         type = "String";
      }
   }
   element BTN_DISPLAY.s1
   {
      datum _lockedAddress
      {
         value = "0";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "32928";
         type = "String";
      }
   }
   element BTN_ENCODER
   {
      datum _sortIndex
      {
         value = "14";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element BTN_ENCODER.s1
   {
      datum _lockedAddress
      {
         value = "0";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "32912";
         type = "String";
      }
   }
   element DDS0
   {
      datum _sortIndex
      {
         value = "10";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element DDS0.AM_ModIndex_s1
   {
      datum _lockedAddress
      {
         value = "0";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "33296";
         type = "String";
      }
   }
   element DDS0.AM_ModPhaseStep_s1
   {
      datum _lockedAddress
      {
         value = "0";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "33264";
         type = "String";
      }
   }
   element DDS0.FM_ModDeviationPhase_s1
   {
      datum _lockedAddress
      {
         value = "0";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "33232";
         type = "String";
      }
   }
   element DDS0.FM_ModPhaseStep_s1
   {
      datum _lockedAddress
      {
         value = "0";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "33200";
         type = "String";
      }
   }
   element DDS0.OutputRelay_s1
   {
      datum _lockedAddress
      {
         value = "0";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "33168";
         type = "String";
      }
   }
   element DDS0.PM_ModIndex_s1
   {
      datum _lockedAddress
      {
         value = "0";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "33136";
         type = "String";
      }
   }
   element DDS0.PM_ModPhaseStep_s1
   {
      datum _lockedAddress
      {
         value = "0";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "33104";
         type = "String";
      }
   }
   element DDS0.PWM_Amplitude_s1
   {
      datum _lockedAddress
      {
         value = "0";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "33072";
         type = "String";
      }
   }
   element DDS0.PWM_Offset_s1
   {
      datum _lockedAddress
      {
         value = "0";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "33040";
         type = "String";
      }
   }
   element DDS0.PhaseOffset_s1
   {
      datum _lockedAddress
      {
         value = "0";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "33008";
         type = "String";
      }
   }
   element DDS0.PhaseStep_s1
   {
      datum _lockedAddress
      {
         value = "0";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "32976";
         type = "String";
      }
   }
   element DDS1
   {
      datum _sortIndex
      {
         value = "11";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element DDS1.AM_ModIndex_s1
   {
      datum _lockedAddress
      {
         value = "0";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "33280";
         type = "String";
      }
   }
   element DDS1.AM_ModPhaseStep_s1
   {
      datum _lockedAddress
      {
         value = "0";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "33248";
         type = "String";
      }
   }
   element DDS1.FM_ModDeviationPhase_s1
   {
      datum _lockedAddress
      {
         value = "0";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "33216";
         type = "String";
      }
   }
   element DDS1.FM_ModPhaseStep_s1
   {
      datum _lockedAddress
      {
         value = "0";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "33184";
         type = "String";
      }
   }
   element DDS1.OutputRelay_s1
   {
      datum _lockedAddress
      {
         value = "0";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "33152";
         type = "String";
      }
   }
   element DDS1.PM_ModIndex_s1
   {
      datum _lockedAddress
      {
         value = "0";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "33120";
         type = "String";
      }
   }
   element DDS1.PM_ModPhaseStep_s1
   {
      datum _lockedAddress
      {
         value = "0";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "33088";
         type = "String";
      }
   }
   element DDS1.PWM_Amplitude_s1
   {
      datum _lockedAddress
      {
         value = "0";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "33056";
         type = "String";
      }
   }
   element DDS1.PWM_Offset_s1
   {
      datum _lockedAddress
      {
         value = "0";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "33024";
         type = "String";
      }
   }
   element DDS1.PhaseOffset_s1
   {
      datum _lockedAddress
      {
         value = "0";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "32992";
         type = "String";
      }
   }
   element DDS1.PhaseStep_s1
   {
      datum _lockedAddress
      {
         value = "0";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "32960";
         type = "String";
      }
   }
   element DDS_RESET
   {
      datum _sortIndex
      {
         value = "9";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element DDS_RESET.s1
   {
      datum _lockedAddress
      {
         value = "0";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "32880";
         type = "String";
      }
   }
   element FLASH
   {
      datum _sortIndex
      {
         value = "4";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element FLASH.csr
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "561280";
         type = "String";
      }
   }
   element FLASH.data
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "262144";
         type = "String";
      }
   }
   element JTAG_UART
   {
      datum _sortIndex
      {
         value = "6";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element JTAG_UART.avalon_jtag_slave
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "561288";
         type = "String";
      }
   }
   element KEYPAD
   {
      datum _sortIndex
      {
         value = "12";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element KEYPAD.s1
   {
      datum _lockedAddress
      {
         value = "0";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "32944";
         type = "String";
      }
   }
   element LCD
   {
      datum _sortIndex
      {
         value = "8";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element LCD.BackLight_PWM_s1
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "561264";
         type = "String";
      }
   }
   element LCD.Control_s1
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "561216";
         type = "String";
      }
   }
   element LCD.Data_s1
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "561248";
         type = "String";
      }
   }
   element LCD_DMA
   {
      datum _sortIndex
      {
         value = "19";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element LCD_DMA.control_port_slave
   {
      datum baseAddress
      {
         value = "32832";
         type = "String";
      }
   }
   element LOOKUP_RAM
   {
      datum _sortIndex
      {
         value = "16";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element LOOKUP_RAM.RAM_DDS0_AM_s1
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "36864";
         type = "String";
      }
   }
   element LOOKUP_RAM.RAM_DDS0_AM_s2
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
   }
   element LOOKUP_RAM.RAM_DDS0_FM_s1
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "38912";
         type = "String";
      }
   }
   element LOOKUP_RAM.RAM_DDS0_FM_s2
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
   }
   element LOOKUP_RAM.RAM_DDS0_s1
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "40960";
         type = "String";
      }
   }
   element LOOKUP_RAM.RAM_DDS0_s2
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
   }
   element LOOKUP_RAM.RAM_DDS1_AM_s1
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "43008";
         type = "String";
      }
   }
   element LOOKUP_RAM.RAM_DDS1_AM_s2
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
   }
   element LOOKUP_RAM.RAM_DDS1_FM_s1
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "45056";
         type = "String";
      }
   }
   element LOOKUP_RAM.RAM_DDS1_FM_s2
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
   }
   element LOOKUP_RAM.RAM_DDS1_s1
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "47104";
         type = "String";
      }
   }
   element LOOKUP_RAM.RAM_DDS1_s2
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
   }
   element LOOKUP_RAM_ISR
   {
      datum _sortIndex
      {
         value = "18";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element LOOKUP_RAM_ISR.s1
   {
      datum baseAddress
      {
         value = "32864";
         type = "String";
      }
   }
   element NIOS_CPU
   {
      datum _sortIndex
      {
         value = "2";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element NIOS_CPU.debug_mem_slave
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "559104";
         type = "String";
      }
   }
   element PIO_LED_DEBUG
   {
      datum _sortIndex
      {
         value = "7";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element PIO_LED_DEBUG.s1
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "561184";
         type = "String";
      }
   }
   element RAM_24K
   {
      datum _sortIndex
      {
         value = "3";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element RAM_24K.s1
   {
      datum _lockedAddress
      {
         value = "0";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "0";
         type = "String";
      }
   }
   element SD_SPI
   {
      datum _sortIndex
      {
         value = "17";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element SD_SPI.spi_control_port
   {
      datum baseAddress
      {
         value = "32768";
         type = "String";
      }
   }
   element SPI_DMA
   {
      datum _sortIndex
      {
         value = "20";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element SPI_DMA.control_port_slave
   {
      datum baseAddress
      {
         value = "32800";
         type = "String";
      }
   }
   element TIMER_DELAY_32bit
   {
      datum _sortIndex
      {
         value = "5";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element TIMER_DELAY_32bit.s1
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "561152";
         type = "String";
      }
   }
   element clk_0
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element reset_bridge
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="HANDSHAKE" />
 <parameter name="device" value="10M08SAE144I7G" />
 <parameter name="deviceFamily" value="MAX 10" />
 <parameter name="deviceSpeedGrade" value="7" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="hideFromIPCatalog" value="false" />
 <parameter name="lockedInterfaceDefinition" value="" />
 <parameter name="maxAdditionalLatency" value="1" />
 <parameter name="projectName" value="" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="0" />
 <parameter name="testBenchDutName" value="" />
 <parameter name="timeStamp" value="0" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface
   name="btn_ch_onoff"
   internal="BTN_CH_ONOFF.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="btn_display"
   internal="BTN_DISPLAY.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="btn_encoder"
   internal="BTN_ENCODER.external_connection"
   type="conduit"
   dir="end" />
 <interface name="clk" internal="clk_0.clk_in" type="clock" dir="end" />
 <interface name="cpu" internal="reset_bridge.out_reset" type="reset" dir="start" />
 <interface
   name="dds0_am_modfrequency"
   internal="DDS0.AM_ModFrequency_external_connection" />
 <interface
   name="dds0_am_modindex"
   internal="DDS0.AM_ModIndex_external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="dds0_am_modphasestep"
   internal="DDS0.AM_ModPhaseStep_external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="dds0_am_modwavetype"
   internal="DDS0.AM_ModWaveType_external_connection" />
 <interface
   name="dds0_fm_moddeviation"
   internal="DDS0.FM_ModDeviation_external_connection" />
 <interface
   name="dds0_fm_moddeviationphase"
   internal="DDS0.FM_ModDeviationPhase_external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="dds0_fm_modfrequency"
   internal="DDS0.FM_ModFrequency_external_connection" />
 <interface
   name="dds0_fm_modphasestep"
   internal="DDS0.FM_ModPhaseStep_external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="dds0_fm_modwavetype"
   internal="DDS0.FM_ModWaveType_external_connection" />
 <interface name="dds0_frequency" internal="DDS0.Frequency_external_connection" />
 <interface
   name="dds0_outputrelay"
   internal="DDS0.OutputRelay_external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="dds0_phaseoffset"
   internal="DDS0.PhaseOffset_external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="dds0_phasestep"
   internal="DDS0.PhaseStep_external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="dds0_pm_modfrequency"
   internal="DDS0.PM_ModFrequency_external_connection" />
 <interface
   name="dds0_pm_modindex"
   internal="DDS0.PM_ModIndex_external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="dds0_pm_modphasestep"
   internal="DDS0.PM_ModPhaseStep_external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="dds0_pm_modwavetype"
   internal="DDS0.PM_ModWaveType_external_connection" />
 <interface
   name="dds0_pwm_amplitude"
   internal="DDS0.PWM_Amplitude_external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="dds0_pwm_offset"
   internal="DDS0.PWM_Offset_external_connection"
   type="conduit"
   dir="end" />
 <interface name="dds0_relay" internal="DDS0.Relay_external_connection" />
 <interface name="dds0_wavetype" internal="DDS0.WaveType_external_connection" />
 <interface
   name="dds1_am_modfrequency"
   internal="DDS1.AM_ModFrequency_external_connection" />
 <interface
   name="dds1_am_modindex"
   internal="DDS1.AM_ModIndex_external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="dds1_am_modphasestep"
   internal="DDS1.AM_ModPhaseStep_external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="dds1_am_modwavetype"
   internal="DDS1.AM_ModWaveType_external_connection" />
 <interface
   name="dds1_fm_moddeviation"
   internal="DDS1.FM_ModDeviation_external_connection" />
 <interface
   name="dds1_fm_moddeviationphase"
   internal="DDS1.FM_ModDeviationPhase_external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="dds1_fm_modfrequency"
   internal="DDS1.FM_ModFrequency_external_connection" />
 <interface
   name="dds1_fm_modphasestep"
   internal="DDS1.FM_ModPhaseStep_external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="dds1_fm_modwavetype"
   internal="DDS1.FM_ModWaveType_external_connection" />
 <interface name="dds1_frequency" internal="DDS1.Frequency_external_connection" />
 <interface
   name="dds1_outputrelay"
   internal="DDS1.OutputRelay_external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="dds1_phaseoffset"
   internal="DDS1.PhaseOffset_external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="dds1_phasestep"
   internal="DDS1.PhaseStep_external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="dds1_pm_modfrequency"
   internal="DDS1.PM_ModFrequency_external_connection" />
 <interface
   name="dds1_pm_modindex"
   internal="DDS1.PM_ModIndex_external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="dds1_pm_modphasestep"
   internal="DDS1.PM_ModPhaseStep_external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="dds1_pm_modwavetype"
   internal="DDS1.PM_ModWaveType_external_connection" />
 <interface
   name="dds1_pwm_amplitude"
   internal="DDS1.PWM_Amplitude_external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="dds1_pwm_offset"
   internal="DDS1.PWM_Offset_external_connection"
   type="conduit"
   dir="end" />
 <interface name="dds1_relay" internal="DDS1.Relay_external_connection" />
 <interface name="dds1_wavetype" internal="DDS1.WaveType_external_connection" />
 <interface
   name="dds_reset"
   internal="DDS_RESET.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="keypad_input"
   internal="KEYPAD.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="lcd_backlight_pwm"
   internal="LCD.BackLight_PWM_external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="lcd_control"
   internal="LCD.Control_external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="lcd_data"
   internal="LCD.data_external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="lcd_dma"
   internal="LCD_DMA.write_master"
   type="avalon"
   dir="start" />
 <interface
   name="led_debug"
   internal="PIO_LED_DEBUG.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="lookup_ram_isr_1"
   internal="LOOKUP_RAM_ISR.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="ram_dds0"
   internal="LOOKUP_RAM.RAM_DDS0_s2"
   type="avalon"
   dir="end" />
 <interface
   name="ram_dds0_am"
   internal="LOOKUP_RAM.RAM_DDS0_AM_s2"
   type="avalon"
   dir="end" />
 <interface
   name="ram_dds0_clk"
   internal="LOOKUP_RAM.RAM_DDS0_CLK_in_clk"
   type="clock"
   dir="end" />
 <interface
   name="ram_dds0_fm"
   internal="LOOKUP_RAM.RAM_DDS0_FM_s2"
   type="avalon"
   dir="end" />
 <interface
   name="ram_dds0_reset"
   internal="LOOKUP_RAM.RAM_DDS0_RESET_in_reset"
   type="reset"
   dir="end" />
 <interface
   name="ram_dds1"
   internal="LOOKUP_RAM.RAM_DDS1_s2"
   type="avalon"
   dir="end" />
 <interface
   name="ram_dds1_am"
   internal="LOOKUP_RAM.RAM_DDS1_AM_s2"
   type="avalon"
   dir="end" />
 <interface
   name="ram_dds1_fm"
   internal="LOOKUP_RAM.RAM_DDS1_FM_s2"
   type="avalon"
   dir="end" />
 <interface name="sd_spi" internal="SD_SPI.external" type="conduit" dir="end" />
 <interface
   name="spi_dma"
   internal="SPI_DMA.read_master"
   type="avalon"
   dir="start" />
 <module
   name="BTN_CH_ONOFF"
   kind="altera_avalon_pio"
   version="18.1"
   enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="FALLING" />
  <parameter name="generateIRQ" value="true" />
  <parameter name="irqType" value="EDGE" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="2" />
 </module>
 <module
   name="BTN_DISPLAY"
   kind="altera_avalon_pio"
   version="18.1"
   enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="FALLING" />
  <parameter name="generateIRQ" value="true" />
  <parameter name="irqType" value="EDGE" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="6" />
 </module>
 <module
   name="BTN_ENCODER"
   kind="altera_avalon_pio"
   version="18.1"
   enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="FALLING" />
  <parameter name="generateIRQ" value="true" />
  <parameter name="irqType" value="EDGE" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="5" />
 </module>
 <module name="DDS0" kind="subsystemC" version="1.0" enabled="1">
  <parameter name="AUTO_AM_MODINDEX_CLK_CLOCK_DOMAIN" value="1" />
  <parameter name="AUTO_AM_MODINDEX_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_AM_MODINDEX_CLK_RESET_DOMAIN" value="1" />
  <parameter name="AUTO_AM_MODPHASESTEP_CLK_CLOCK_DOMAIN" value="1" />
  <parameter name="AUTO_AM_MODPHASESTEP_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_AM_MODPHASESTEP_CLK_RESET_DOMAIN" value="1" />
  <parameter name="AUTO_DEVICE" value="10M08SAE144I7G" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <parameter name="AUTO_FM_MODDEVIATIONPHASE_CLK_CLOCK_DOMAIN" value="1" />
  <parameter name="AUTO_FM_MODDEVIATIONPHASE_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_FM_MODDEVIATIONPHASE_CLK_RESET_DOMAIN" value="1" />
  <parameter name="AUTO_FM_MODPHASESTEP_CLK_CLOCK_DOMAIN" value="1" />
  <parameter name="AUTO_FM_MODPHASESTEP_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_FM_MODPHASESTEP_CLK_RESET_DOMAIN" value="1" />
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_OUTPUTRELAY_CLK_CLOCK_DOMAIN" value="1" />
  <parameter name="AUTO_OUTPUTRELAY_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_OUTPUTRELAY_CLK_RESET_DOMAIN" value="1" />
  <parameter name="AUTO_PHASEOFFSET_CLK_CLOCK_DOMAIN" value="1" />
  <parameter name="AUTO_PHASEOFFSET_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_PHASEOFFSET_CLK_RESET_DOMAIN" value="1" />
  <parameter name="AUTO_PHASESTEP_CLK_CLOCK_DOMAIN" value="1" />
  <parameter name="AUTO_PHASESTEP_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_PHASESTEP_CLK_RESET_DOMAIN" value="1" />
  <parameter name="AUTO_PM_MODINDEX_CLK_CLOCK_DOMAIN" value="1" />
  <parameter name="AUTO_PM_MODINDEX_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_PM_MODINDEX_CLK_RESET_DOMAIN" value="1" />
  <parameter name="AUTO_PM_MODPHASESTEP_CLK_CLOCK_DOMAIN" value="1" />
  <parameter name="AUTO_PM_MODPHASESTEP_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_PM_MODPHASESTEP_CLK_RESET_DOMAIN" value="1" />
  <parameter name="AUTO_PWM_AMPLITUDE_CLK_CLOCK_DOMAIN" value="1" />
  <parameter name="AUTO_PWM_AMPLITUDE_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_PWM_AMPLITUDE_CLK_RESET_DOMAIN" value="1" />
  <parameter name="AUTO_PWM_OFFSET_CLK_CLOCK_DOMAIN" value="1" />
  <parameter name="AUTO_PWM_OFFSET_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_PWM_OFFSET_CLK_RESET_DOMAIN" value="1" />
  <parameter name="AUTO_UNIQUE_ID" value="$${FILENAME}_DDS0" />
 </module>
 <module name="DDS1" kind="subsystemD" version="1.0" enabled="1">
  <parameter name="AUTO_AM_MODINDEX_CLK_CLOCK_DOMAIN" value="1" />
  <parameter name="AUTO_AM_MODINDEX_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_AM_MODINDEX_CLK_RESET_DOMAIN" value="1" />
  <parameter name="AUTO_AM_MODPHASESTEP_CLK_CLOCK_DOMAIN" value="1" />
  <parameter name="AUTO_AM_MODPHASESTEP_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_AM_MODPHASESTEP_CLK_RESET_DOMAIN" value="1" />
  <parameter name="AUTO_DEVICE" value="10M08SAE144I7G" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <parameter name="AUTO_FM_MODDEVIATIONPHASE_CLK_CLOCK_DOMAIN" value="1" />
  <parameter name="AUTO_FM_MODDEVIATIONPHASE_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_FM_MODDEVIATIONPHASE_CLK_RESET_DOMAIN" value="1" />
  <parameter name="AUTO_FM_MODPHASESTEP_CLK_CLOCK_DOMAIN" value="1" />
  <parameter name="AUTO_FM_MODPHASESTEP_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_FM_MODPHASESTEP_CLK_RESET_DOMAIN" value="1" />
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_OUTPUTRELAY_CLK_CLOCK_DOMAIN" value="1" />
  <parameter name="AUTO_OUTPUTRELAY_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_OUTPUTRELAY_CLK_RESET_DOMAIN" value="1" />
  <parameter name="AUTO_PHASEOFFSET_CLK_CLOCK_DOMAIN" value="1" />
  <parameter name="AUTO_PHASEOFFSET_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_PHASEOFFSET_CLK_RESET_DOMAIN" value="1" />
  <parameter name="AUTO_PHASESTEP_CLK_CLOCK_DOMAIN" value="1" />
  <parameter name="AUTO_PHASESTEP_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_PHASESTEP_CLK_RESET_DOMAIN" value="1" />
  <parameter name="AUTO_PM_MODINDEX_CLK_CLOCK_DOMAIN" value="1" />
  <parameter name="AUTO_PM_MODINDEX_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_PM_MODINDEX_CLK_RESET_DOMAIN" value="1" />
  <parameter name="AUTO_PM_MODPHASESTEP_CLK_CLOCK_DOMAIN" value="1" />
  <parameter name="AUTO_PM_MODPHASESTEP_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_PM_MODPHASESTEP_CLK_RESET_DOMAIN" value="1" />
  <parameter name="AUTO_PWM_AMPLITUDE_CLK_CLOCK_DOMAIN" value="1" />
  <parameter name="AUTO_PWM_AMPLITUDE_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_PWM_AMPLITUDE_CLK_RESET_DOMAIN" value="1" />
  <parameter name="AUTO_PWM_OFFSET_CLK_CLOCK_DOMAIN" value="1" />
  <parameter name="AUTO_PWM_OFFSET_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_PWM_OFFSET_CLK_RESET_DOMAIN" value="1" />
  <parameter name="AUTO_UNIQUE_ID" value="$${FILENAME}_DDS1" />
 </module>
 <module name="DDS_RESET" kind="altera_avalon_pio" version="18.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="2" />
 </module>
 <module name="FLASH" kind="altera_onchip_flash" version="18.1" enabled="1">
  <parameter name="AUTO_CLOCK_RATE" value="100000000" />
  <parameter name="CLOCK_FREQUENCY" value="50.0" />
  <parameter name="CONFIGURATION_MODE">Single Compressed Image</parameter>
  <parameter name="CONFIGURATION_SCHEME">Internal Configuration</parameter>
  <parameter name="DATA_INTERFACE" value="Parallel" />
  <parameter name="DEVICE_FAMILY" value="MAX 10" />
  <parameter name="PART_NAME" value="10M08SAE144I7G" />
  <parameter name="READ_BURST_COUNT" value="8" />
  <parameter name="READ_BURST_MODE" value="Incrementing" />
  <parameter name="SECTOR_ACCESS_MODE">Read and write,Read and write,Read and write,Read and write,Hidden</parameter>
  <parameter name="autoInitializationFileName" value="$${FILENAME}_FLASH" />
  <parameter name="initFlashContent" value="true" />
  <parameter name="initializationFileName">software/DDS_FunctionGen_20Mhz/mem_init/NiosII_Processor_FLASH.hex</parameter>
  <parameter name="initializationFileNameForSim">software/DDS_FunctionGen_20Mhz/mem_init/hdl_sim/NiosII_Processor_FLASH.dat</parameter>
  <parameter name="useNonDefaultInitFile" value="true" />
 </module>
 <module
   name="JTAG_UART"
   kind="altera_avalon_jtag_uart"
   version="18.1"
   enabled="1">
  <parameter name="allowMultipleConnections" value="false" />
  <parameter name="avalonSpec" value="2.0" />
  <parameter name="clkFreq" value="100000000" />
  <parameter name="hubInstanceID" value="0" />
  <parameter name="readBufferDepth" value="8" />
  <parameter name="readIRQThreshold" value="0" />
  <parameter name="simInputCharacterStream" value="" />
  <parameter name="simInteractiveOptions">NO_INTERACTIVE_WINDOWS</parameter>
  <parameter name="useRegistersForReadBuffer" value="false" />
  <parameter name="useRegistersForWriteBuffer" value="false" />
  <parameter name="useRelativePathForSimFile" value="false" />
  <parameter name="writeBufferDepth" value="8" />
  <parameter name="writeIRQThreshold" value="0" />
 </module>
 <module name="KEYPAD" kind="altera_avalon_pio" version="18.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="FALLING" />
  <parameter name="generateIRQ" value="true" />
  <parameter name="irqType" value="EDGE" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="8" />
 </module>
 <module name="LCD" kind="subsystemB" version="1.0" enabled="1">
  <parameter name="AUTO_BACKLIGHT_PWM_CLK_CLOCK_DOMAIN" value="1" />
  <parameter name="AUTO_BACKLIGHT_PWM_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_BACKLIGHT_PWM_CLK_RESET_DOMAIN" value="1" />
  <parameter name="AUTO_CONTROL_CLK_CLOCK_DOMAIN" value="1" />
  <parameter name="AUTO_CONTROL_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_CONTROL_CLK_RESET_DOMAIN" value="1" />
  <parameter name="AUTO_DATA_CLK_CLOCK_DOMAIN" value="1" />
  <parameter name="AUTO_DATA_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_DATA_CLK_RESET_DOMAIN" value="1" />
  <parameter name="AUTO_DEVICE" value="10M08SAE144I7G" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_UNIQUE_ID" value="$${FILENAME}_LCD" />
 </module>
 <module name="LCD_DMA" kind="altera_avalon_dma" version="18.1" enabled="1">
  <parameter name="allowByteTransactions" value="true" />
  <parameter name="allowDoubleWordTransactions" value="false" />
  <parameter name="allowHalfWordTransactions" value="false" />
  <parameter name="allowQuadWordTransactions" value="false" />
  <parameter name="allowWordTransactions" value="false" />
  <parameter name="avalonSpec" value="2.0" />
  <parameter name="bigEndian" value="false" />
  <parameter name="burstEnable" value="false" />
  <parameter name="fifoDepth" value="4" />
  <parameter name="maxBurstSize" value="128" />
  <parameter name="minimumDmaTransactionRegisterWidth" value="12" />
  <parameter name="readAddressMap"><![CDATA[<address-map><slave name='RAM_24K.s1' start='0x0' end='0x5DC0' /></address-map>]]></parameter>
  <parameter name="readSlaveAddressWidthMax" value="15" />
  <parameter name="readSlaveDataWidthMax" value="32" />
  <parameter name="softresetEnable" value="true" />
  <parameter name="useRegistersForFIFO" value="true" />
  <parameter name="writeAddressMap" value="" />
  <parameter name="writeSlaveAddressWidthMax" value="0" />
  <parameter name="writeSlaveDataWidthMax" value="16" />
 </module>
 <module name="LOOKUP_RAM" kind="subsystemE" version="1.0" enabled="1">
  <parameter name="AUTO_DEVICE" value="10M08SAE144I7G" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_RAM_DDS0_AM_CLK1_CLOCK_DOMAIN" value="1" />
  <parameter name="AUTO_RAM_DDS0_AM_CLK1_CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_RAM_DDS0_AM_CLK1_RESET_DOMAIN" value="1" />
  <parameter name="AUTO_RAM_DDS0_CLK1_CLOCK_DOMAIN" value="1" />
  <parameter name="AUTO_RAM_DDS0_CLK1_CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_RAM_DDS0_CLK1_RESET_DOMAIN" value="1" />
  <parameter name="AUTO_RAM_DDS0_CLK_IN_CLK_CLOCK_DOMAIN" value="3" />
  <parameter name="AUTO_RAM_DDS0_CLK_IN_CLK_CLOCK_RATE" value="0" />
  <parameter name="AUTO_RAM_DDS0_CLK_IN_CLK_RESET_DOMAIN" value="3" />
  <parameter name="AUTO_RAM_DDS0_FM_CLK1_CLOCK_DOMAIN" value="1" />
  <parameter name="AUTO_RAM_DDS0_FM_CLK1_CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_RAM_DDS0_FM_CLK1_RESET_DOMAIN" value="1" />
  <parameter name="AUTO_RAM_DDS1_AM_CLK1_CLOCK_DOMAIN" value="1" />
  <parameter name="AUTO_RAM_DDS1_AM_CLK1_CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_RAM_DDS1_AM_CLK1_RESET_DOMAIN" value="1" />
  <parameter name="AUTO_RAM_DDS1_CLK1_CLOCK_DOMAIN" value="1" />
  <parameter name="AUTO_RAM_DDS1_CLK1_CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_RAM_DDS1_CLK1_RESET_DOMAIN" value="1" />
  <parameter name="AUTO_RAM_DDS1_FM_CLK1_CLOCK_DOMAIN" value="1" />
  <parameter name="AUTO_RAM_DDS1_FM_CLK1_CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_RAM_DDS1_FM_CLK1_RESET_DOMAIN" value="1" />
  <parameter name="AUTO_UNIQUE_ID">$${FILENAME}_LOOKUP_RAM</parameter>
 </module>
 <module
   name="LOOKUP_RAM_ISR"
   kind="altera_avalon_pio"
   version="18.1"
   enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="ANY" />
  <parameter name="generateIRQ" value="true" />
  <parameter name="irqType" value="EDGE" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="6" />
 </module>
 <module name="NIOS_CPU" kind="altera_nios2_gen2" version="18.1" enabled="1">
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="1" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="1" />
  <parameter name="AUTO_DEVICE" value="10M08SAE144I7G" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <parameter name="bht_ramBlockType" value="Automatic" />
  <parameter name="breakOffset" value="32" />
  <parameter name="breakSlave" value="None" />
  <parameter name="cdx_enabled" value="false" />
  <parameter name="clockFrequency" value="100000000" />
  <parameter name="cpuArchRev" value="1" />
  <parameter name="cpuID" value="0" />
  <parameter name="cpuReset" value="false" />
  <parameter name="customInstSlavesSystemInfo" value="&lt;info/&gt;" />
  <parameter name="customInstSlavesSystemInfo_nios_a" value="&lt;info/&gt;" />
  <parameter name="customInstSlavesSystemInfo_nios_b" value="&lt;info/&gt;" />
  <parameter name="customInstSlavesSystemInfo_nios_c" value="&lt;info/&gt;" />
  <parameter name="dataAddrWidth" value="20" />
  <parameter name="dataMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="dataMasterHighPerformanceMapParam" value="" />
  <parameter name="dataSlaveMapParam"><![CDATA[<address-map><slave name='RAM_24K.s1' start='0x0' end='0x5DC0' type='altera_avalon_onchip_memory2.s1' /><slave name='SD_SPI.spi_control_port' start='0x8000' end='0x8020' type='altera_avalon_spi.spi_control_port' /><slave name='SPI_DMA.control_port_slave' start='0x8020' end='0x8040' type='altera_avalon_dma.control_port_slave' /><slave name='LCD_DMA.control_port_slave' start='0x8040' end='0x8060' type='altera_avalon_dma.control_port_slave' /><slave name='LOOKUP_RAM_ISR.s1' start='0x8060' end='0x8070' type='altera_avalon_pio.s1' /><slave name='DDS_RESET.s1' start='0x8070' end='0x8080' type='altera_avalon_pio.s1' /><slave name='BTN_CH_ONOFF.s1' start='0x8080' end='0x8090' type='altera_avalon_pio.s1' /><slave name='BTN_ENCODER.s1' start='0x8090' end='0x80A0' type='altera_avalon_pio.s1' /><slave name='BTN_DISPLAY.s1' start='0x80A0' end='0x80B0' type='altera_avalon_pio.s1' /><slave name='KEYPAD.s1' start='0x80B0' end='0x80C0' type='altera_avalon_pio.s1' /><slave name='DDS1_PhaseStep.s1' start='0x80C0' end='0x80D0' type='altera_avalon_pio.s1' /><slave name='DDS0_PhaseStep.s1' start='0x80D0' end='0x80E0' type='altera_avalon_pio.s1' /><slave name='DDS1_PhaseOffset.s1' start='0x80E0' end='0x80F0' type='altera_avalon_pio.s1' /><slave name='DDS0_PhaseOffset.s1' start='0x80F0' end='0x8100' type='altera_avalon_pio.s1' /><slave name='DDS1_PWM_Offset.s1' start='0x8100' end='0x8110' type='altera_avalon_pio.s1' /><slave name='DDS0_PWM_Offset.s1' start='0x8110' end='0x8120' type='altera_avalon_pio.s1' /><slave name='DDS1_PWM_Amplitude.s1' start='0x8120' end='0x8130' type='altera_avalon_pio.s1' /><slave name='DDS0_PWM_Amplitude.s1' start='0x8130' end='0x8140' type='altera_avalon_pio.s1' /><slave name='DDS1_PM_ModPhaseStep.s1' start='0x8140' end='0x8150' type='altera_avalon_pio.s1' /><slave name='DDS0_PM_ModPhaseStep.s1' start='0x8150' end='0x8160' type='altera_avalon_pio.s1' /><slave name='DDS1_PM_ModIndex.s1' start='0x8160' end='0x8170' type='altera_avalon_pio.s1' /><slave name='DDS0_PM_ModIndex.s1' start='0x8170' end='0x8180' type='altera_avalon_pio.s1' /><slave name='DDS1_OutputRelay.s1' start='0x8180' end='0x8190' type='altera_avalon_pio.s1' /><slave name='DDS0_OutputRelay.s1' start='0x8190' end='0x81A0' type='altera_avalon_pio.s1' /><slave name='DDS1_FM_ModPhaseStep.s1' start='0x81A0' end='0x81B0' type='altera_avalon_pio.s1' /><slave name='DDS0_FM_ModPhaseStep.s1' start='0x81B0' end='0x81C0' type='altera_avalon_pio.s1' /><slave name='DDS1_FM_ModDeviationPhase.s1' start='0x81C0' end='0x81D0' type='altera_avalon_pio.s1' /><slave name='DDS0_FM_ModDeviationPhase.s1' start='0x81D0' end='0x81E0' type='altera_avalon_pio.s1' /><slave name='DDS1_AM_ModPhaseStep.s1' start='0x81E0' end='0x81F0' type='altera_avalon_pio.s1' /><slave name='DDS0_AM_ModPhaseStep.s1' start='0x81F0' end='0x8200' type='altera_avalon_pio.s1' /><slave name='DDS1_AM_ModIndex.s1' start='0x8200' end='0x8210' type='altera_avalon_pio.s1' /><slave name='DDS0_AM_ModIndex.s1' start='0x8210' end='0x8220' type='altera_avalon_pio.s1' /><slave name='LOOKUP_RAM_RAM_DDS0_AM.s1' start='0x9000' end='0x9800' type='altera_avalon_onchip_memory2.s1' /><slave name='LOOKUP_RAM_RAM_DDS0_FM.s1' start='0x9800' end='0xA000' type='altera_avalon_onchip_memory2.s1' /><slave name='LOOKUP_RAM_RAM_DDS0.s1' start='0xA000' end='0xA800' type='altera_avalon_onchip_memory2.s1' /><slave name='LOOKUP_RAM_RAM_DDS1_AM.s1' start='0xA800' end='0xB000' type='altera_avalon_onchip_memory2.s1' /><slave name='LOOKUP_RAM_RAM_DDS1_FM.s1' start='0xB000' end='0xB800' type='altera_avalon_onchip_memory2.s1' /><slave name='LOOKUP_RAM_RAM_DDS1.s1' start='0xB800' end='0xC000' type='altera_avalon_onchip_memory2.s1' /><slave name='FLASH.data' start='0x40000' end='0x6B000' type='altera_onchip_flash.data' /><slave name='NIOS_CPU.debug_mem_slave' start='0x88800' end='0x89000' type='altera_nios2_gen2.debug_mem_slave' /><slave name='TIMER_DELAY_32bit.s1' start='0x89000' end='0x89020' type='altera_avalon_timer.s1' /><slave name='PIO_LED_DEBUG.s1' start='0x89020' end='0x89040' type='altera_avalon_pio.s1' /><slave name='LCD_Control.s1' start='0x89040' end='0x89060' type='altera_avalon_pio.s1' /><slave name='LCD_Data.s1' start='0x89060' end='0x89070' type='altera_avalon_pio.s1' /><slave name='LCD_BackLight_PWM.s1' start='0x89070' end='0x89080' type='altera_avalon_pio.s1' /><slave name='FLASH.csr' start='0x89080' end='0x89088' type='altera_onchip_flash.csr' /><slave name='JTAG_UART.avalon_jtag_slave' start='0x89088' end='0x89090' type='altera_avalon_jtag_uart.avalon_jtag_slave' /></address-map>]]></parameter>
  <parameter name="data_master_high_performance_paddr_base" value="0" />
  <parameter name="data_master_high_performance_paddr_size" value="0" />
  <parameter name="data_master_paddr_base" value="0" />
  <parameter name="data_master_paddr_size" value="0" />
  <parameter name="dcache_bursts" value="false" />
  <parameter name="dcache_numTCDM" value="0" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="dcache_size" value="0" />
  <parameter name="dcache_tagramBlockType" value="Automatic" />
  <parameter name="dcache_victim_buf_impl" value="ram" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="debug_datatrigger" value="0" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="debug_enabled" value="true" />
  <parameter name="debug_hwbreakpoint" value="0" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="debug_traceStorage" value="onchip_trace" />
  <parameter name="debug_traceType" value="none" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="deviceFamilyName" value="MAX 10" />
  <parameter name="deviceFeaturesSystemInfo">ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 0 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 0 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 1 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 0 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 0 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 0 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 1 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1</parameter>
  <parameter name="dividerType" value="no_div" />
  <parameter name="exceptionOffset" value="32" />
  <parameter name="exceptionSlave" value="FLASH.data" />
  <parameter name="faAddrWidth" value="1" />
  <parameter name="faSlaveMapParam" value="" />
  <parameter name="fa_cache_line" value="2" />
  <parameter name="fa_cache_linesize" value="0" />
  <parameter name="flash_instruction_master_paddr_base" value="0" />
  <parameter name="flash_instruction_master_paddr_size" value="0" />
  <parameter name="icache_burstType" value="None" />
  <parameter name="icache_numTCIM" value="0" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="icache_size" value="0" />
  <parameter name="icache_tagramBlockType" value="Automatic" />
  <parameter name="impl" value="Tiny" />
  <parameter name="instAddrWidth" value="20" />
  <parameter name="instSlaveMapParam"><![CDATA[<address-map><slave name='FLASH.data' start='0x40000' end='0x6B000' type='altera_onchip_flash.data' /><slave name='NIOS_CPU.debug_mem_slave' start='0x88800' end='0x89000' type='altera_nios2_gen2.debug_mem_slave' /></address-map>]]></parameter>
  <parameter name="instructionMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="instructionMasterHighPerformanceMapParam" value="" />
  <parameter name="instruction_master_high_performance_paddr_base" value="0" />
  <parameter name="instruction_master_high_performance_paddr_size" value="0" />
  <parameter name="instruction_master_paddr_base" value="0" />
  <parameter name="instruction_master_paddr_size" value="0" />
  <parameter name="internalIrqMaskSystemInfo" value="1023" />
  <parameter name="io_regionbase" value="0" />
  <parameter name="io_regionsize" value="0" />
  <parameter name="master_addr_map" value="false" />
  <parameter name="mmu_TLBMissExcOffset" value="0" />
  <parameter name="mmu_TLBMissExcSlave" value="None" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="true" />
  <parameter name="mmu_enabled" value="false" />
  <parameter name="mmu_processIDNumBits" value="8" />
  <parameter name="mmu_ramBlockType" value="Automatic" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="mpx_enabled" value="false" />
  <parameter name="mul_32_impl" value="2" />
  <parameter name="mul_64_impl" value="0" />
  <parameter name="mul_shift_choice" value="1" />
  <parameter name="ocimem_ramBlockType" value="Automatic" />
  <parameter name="ocimem_ramInit" value="false" />
  <parameter name="regfile_ramBlockType" value="Automatic" />
  <parameter name="register_file_por" value="false" />
  <parameter name="resetOffset" value="0" />
  <parameter name="resetSlave" value="FLASH.data" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="setting_activateTrace" value="false" />
  <parameter name="setting_allow_break_inst" value="false" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="setting_asic_add_scan_mode_input" value="false" />
  <parameter name="setting_asic_enabled" value="false" />
  <parameter name="setting_asic_synopsys_translate_on_off" value="false" />
  <parameter name="setting_asic_third_party_synthesis" value="false" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="setting_branchpredictiontype" value="Static" />
  <parameter name="setting_breakslaveoveride" value="false" />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="setting_dc_ecc_present" value="true" />
  <parameter name="setting_disable_tmr_inj" value="false" />
  <parameter name="setting_disableocitrace" value="false" />
  <parameter name="setting_dtcm_ecc_present" value="true" />
  <parameter name="setting_ecc_present" value="false" />
  <parameter name="setting_ecc_sim_test_ports" value="false" />
  <parameter name="setting_exportHostDebugPort" value="false" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="setting_export_large_RAMs" value="false" />
  <parameter name="setting_exportdebuginfo" value="false" />
  <parameter name="setting_exportvectors" value="false" />
  <parameter name="setting_fast_register_read" value="false" />
  <parameter name="setting_ic_ecc_present" value="true" />
  <parameter name="setting_interruptControllerType" value="Internal" />
  <parameter name="setting_itcm_ecc_present" value="true" />
  <parameter name="setting_mmu_ecc_present" value="true" />
  <parameter name="setting_oci_export_jtag_signals" value="false" />
  <parameter name="setting_oci_version" value="1" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="setting_removeRAMinit" value="false" />
  <parameter name="setting_rf_ecc_present" value="true" />
  <parameter name="setting_shadowRegisterSets" value="0" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="setting_support31bitdcachebypass" value="true" />
  <parameter name="setting_tmr_output_disable" value="false" />
  <parameter name="setting_usedesignware" value="false" />
  <parameter name="shift_rot_impl" value="1" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster0MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster0MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
  <parameter name="tightly_coupled_data_master_0_paddr_base" value="0" />
  <parameter name="tightly_coupled_data_master_0_paddr_size" value="0" />
  <parameter name="tightly_coupled_data_master_1_paddr_base" value="0" />
  <parameter name="tightly_coupled_data_master_1_paddr_size" value="0" />
  <parameter name="tightly_coupled_data_master_2_paddr_base" value="0" />
  <parameter name="tightly_coupled_data_master_2_paddr_size" value="0" />
  <parameter name="tightly_coupled_data_master_3_paddr_base" value="0" />
  <parameter name="tightly_coupled_data_master_3_paddr_size" value="0" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_base" value="0" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_size" value="0" />
  <parameter name="tightly_coupled_instruction_master_1_paddr_base" value="0" />
  <parameter name="tightly_coupled_instruction_master_1_paddr_size" value="0" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_base" value="0" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_size" value="0" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_base" value="0" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_size" value="0" />
  <parameter name="tmr_enabled" value="false" />
  <parameter name="tracefilename" value="" />
  <parameter name="userDefinedSettings" value="" />
 </module>
 <module
   name="PIO_LED_DEBUG"
   kind="altera_avalon_pio"
   version="18.1"
   enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="true" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <module
   name="RAM_24K"
   kind="altera_avalon_onchip_memory2"
   version="18.1"
   enabled="1">
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="autoInitializationFileName">$${FILENAME}_RAM_24K</parameter>
  <parameter name="blockType" value="AUTO" />
  <parameter name="copyInitFile" value="false" />
  <parameter name="dataWidth" value="32" />
  <parameter name="dataWidth2" value="32" />
  <parameter name="deviceFamily" value="MAX 10" />
  <parameter name="deviceFeatures">ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 0 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 0 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 1 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 0 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 0 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 0 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 1 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1</parameter>
  <parameter name="dualPort" value="false" />
  <parameter name="ecc_enabled" value="false" />
  <parameter name="enPRInitMode" value="false" />
  <parameter name="enableDiffWidth" value="false" />
  <parameter name="initMemContent" value="false" />
  <parameter name="initializationFileName">C:/Users/Manuel/Documents/_FPGA/QuartusPrime/Progetti/DDS_FunctionGenerator_20Mhz/DDS_FunctionGenerator_20Mhz/software/DDS_FunctionGen_20Mhz/mem_init/NiosII_Processor_RAM_32K.hex</parameter>
  <parameter name="instanceID" value="NONE" />
  <parameter name="memorySize" value="24000" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="singleClockOperation" value="false" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="slave2Latency" value="1" />
  <parameter name="useNonDefaultInitFile" value="false" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="writable" value="true" />
 </module>
 <module name="SD_SPI" kind="altera_avalon_spi" version="18.1" enabled="1">
  <parameter name="avalonSpec" value="2.0" />
  <parameter name="clockPhase" value="0" />
  <parameter name="clockPolarity" value="0" />
  <parameter name="dataWidth" value="8" />
  <parameter name="disableAvalonFlowControl" value="false" />
  <parameter name="inputClockRate" value="100000000" />
  <parameter name="insertDelayBetweenSlaveSelectAndSClk" value="false" />
  <parameter name="insertSync" value="false" />
  <parameter name="lsbOrderedFirst" value="false" />
  <parameter name="masterSPI" value="true" />
  <parameter name="numberOfSlaves" value="1" />
  <parameter name="syncRegDepth" value="2" />
  <parameter name="targetClockRate" value="10000000" />
  <parameter name="targetSlaveSelectToSClkDelay" value="0.0" />
 </module>
 <module name="SPI_DMA" kind="altera_avalon_dma" version="18.1" enabled="1">
  <parameter name="allowByteTransactions" value="true" />
  <parameter name="allowDoubleWordTransactions" value="false" />
  <parameter name="allowHalfWordTransactions" value="false" />
  <parameter name="allowQuadWordTransactions" value="false" />
  <parameter name="allowWordTransactions" value="false" />
  <parameter name="avalonSpec" value="2.0" />
  <parameter name="bigEndian" value="false" />
  <parameter name="burstEnable" value="false" />
  <parameter name="fifoDepth" value="4" />
  <parameter name="maxBurstSize" value="128" />
  <parameter name="minimumDmaTransactionRegisterWidth" value="10" />
  <parameter name="readAddressMap" value="" />
  <parameter name="readSlaveAddressWidthMax" value="0" />
  <parameter name="readSlaveDataWidthMax" value="16" />
  <parameter name="softresetEnable" value="true" />
  <parameter name="useRegistersForFIFO" value="true" />
  <parameter name="writeAddressMap"><![CDATA[<address-map><slave name='RAM_24K.s1' start='0x0' end='0x5DC0' /></address-map>]]></parameter>
  <parameter name="writeSlaveAddressWidthMax" value="15" />
  <parameter name="writeSlaveDataWidthMax" value="32" />
 </module>
 <module
   name="TIMER_DELAY_32bit"
   kind="altera_avalon_timer"
   version="18.1"
   enabled="1">
  <parameter name="alwaysRun" value="true" />
  <parameter name="counterSize" value="32" />
  <parameter name="fixedPeriod" value="false" />
  <parameter name="period" value="0xFFFFFFFF" />
  <parameter name="periodUnits" value="CLOCKS" />
  <parameter name="resetOutput" value="false" />
  <parameter name="snapshot" value="true" />
  <parameter name="systemFrequency" value="100000000" />
  <parameter name="timeoutPulseOutput" value="false" />
  <parameter name="watchdogPulse" value="2" />
 </module>
 <module name="clk_0" kind="clock_source" version="18.1" enabled="1">
  <parameter name="clockFrequency" value="100000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <module
   name="reset_bridge"
   kind="altera_reset_bridge"
   version="18.1"
   enabled="1">
  <parameter name="ACTIVE_LOW_RESET" value="0" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="NUM_RESET_OUTPUTS" value="1" />
  <parameter name="SYNCHRONOUS_EDGES" value="deassert" />
  <parameter name="USE_RESET_REQUEST" value="0" />
 </module>
 <connection
   kind="avalon"
   version="18.1"
   start="NIOS_CPU.data_master"
   end="DDS0.AM_ModIndex_s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x8210" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="NIOS_CPU.data_master"
   end="DDS1.AM_ModIndex_s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x8200" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="NIOS_CPU.data_master"
   end="DDS0.AM_ModPhaseStep_s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x81f0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="NIOS_CPU.data_master"
   end="DDS1.AM_ModPhaseStep_s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x81e0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="NIOS_CPU.data_master"
   end="LCD.BackLight_PWM_s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00089070" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="NIOS_CPU.data_master"
   end="LCD.Control_s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00089040" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="NIOS_CPU.data_master"
   end="LCD.Data_s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00089060" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="NIOS_CPU.data_master"
   end="DDS0.FM_ModDeviationPhase_s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x81d0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="NIOS_CPU.data_master"
   end="DDS1.FM_ModDeviationPhase_s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x81c0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="NIOS_CPU.data_master"
   end="DDS0.FM_ModPhaseStep_s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x81b0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="NIOS_CPU.data_master"
   end="DDS1.FM_ModPhaseStep_s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x81a0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="NIOS_CPU.data_master"
   end="DDS0.OutputRelay_s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x8190" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="NIOS_CPU.data_master"
   end="DDS1.OutputRelay_s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x8180" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="NIOS_CPU.data_master"
   end="DDS0.PM_ModIndex_s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x8170" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="NIOS_CPU.data_master"
   end="DDS1.PM_ModIndex_s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x8160" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="NIOS_CPU.data_master"
   end="DDS0.PM_ModPhaseStep_s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x8150" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="NIOS_CPU.data_master"
   end="DDS1.PM_ModPhaseStep_s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x8140" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="NIOS_CPU.data_master"
   end="DDS0.PWM_Amplitude_s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x8130" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="NIOS_CPU.data_master"
   end="DDS1.PWM_Amplitude_s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x8120" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="NIOS_CPU.data_master"
   end="DDS0.PWM_Offset_s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x8110" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="NIOS_CPU.data_master"
   end="DDS1.PWM_Offset_s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x8100" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="NIOS_CPU.data_master"
   end="DDS0.PhaseOffset_s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x80f0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="NIOS_CPU.data_master"
   end="DDS1.PhaseOffset_s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x80e0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="NIOS_CPU.data_master"
   end="DDS0.PhaseStep_s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x80d0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="NIOS_CPU.data_master"
   end="DDS1.PhaseStep_s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x80c0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="NIOS_CPU.data_master"
   end="LOOKUP_RAM.RAM_DDS0_AM_s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x9000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="NIOS_CPU.data_master"
   end="LOOKUP_RAM.RAM_DDS0_FM_s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x9800" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="NIOS_CPU.data_master"
   end="LOOKUP_RAM.RAM_DDS0_s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0xa000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="NIOS_CPU.data_master"
   end="LOOKUP_RAM.RAM_DDS1_AM_s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0xa800" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="NIOS_CPU.data_master"
   end="LOOKUP_RAM.RAM_DDS1_FM_s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0xb000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="NIOS_CPU.data_master"
   end="LOOKUP_RAM.RAM_DDS1_s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0xb800" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="NIOS_CPU.data_master"
   end="JTAG_UART.avalon_jtag_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00089088" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="NIOS_CPU.data_master"
   end="LCD_DMA.control_port_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x8040" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="NIOS_CPU.data_master"
   end="SPI_DMA.control_port_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x8020" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="NIOS_CPU.data_master"
   end="FLASH.csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00089080" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="NIOS_CPU.data_master"
   end="FLASH.data">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00040000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="NIOS_CPU.data_master"
   end="NIOS_CPU.debug_mem_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00088800" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="NIOS_CPU.data_master"
   end="RAM_24K.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="NIOS_CPU.data_master"
   end="PIO_LED_DEBUG.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00089020" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="NIOS_CPU.data_master"
   end="TIMER_DELAY_32bit.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00089000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="NIOS_CPU.data_master"
   end="KEYPAD.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x80b0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="NIOS_CPU.data_master"
   end="BTN_DISPLAY.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x80a0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="NIOS_CPU.data_master"
   end="BTN_ENCODER.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x8090" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="NIOS_CPU.data_master"
   end="BTN_CH_ONOFF.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x8080" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="NIOS_CPU.data_master"
   end="DDS_RESET.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x8070" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="NIOS_CPU.data_master"
   end="LOOKUP_RAM_ISR.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x8060" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="NIOS_CPU.data_master"
   end="SD_SPI.spi_control_port">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x8000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="NIOS_CPU.instruction_master"
   end="FLASH.data">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00040000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="NIOS_CPU.instruction_master"
   end="NIOS_CPU.debug_mem_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00088800" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="LCD_DMA.read_master"
   end="RAM_24K.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="SPI_DMA.write_master"
   end="RAM_24K.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="clock"
   version="18.1"
   start="clk_0.clk"
   end="DDS0.AM_ModIndex_clk" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_0.clk"
   end="DDS1.AM_ModIndex_clk" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_0.clk"
   end="DDS0.AM_ModPhaseStep_clk" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_0.clk"
   end="DDS1.AM_ModPhaseStep_clk" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_0.clk"
   end="LCD.BackLight_PWM_clk" />
 <connection kind="clock" version="18.1" start="clk_0.clk" end="LCD.Control_clk" />
 <connection kind="clock" version="18.1" start="clk_0.clk" end="LCD.Data_clk" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_0.clk"
   end="DDS0.FM_ModDeviationPhase_clk" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_0.clk"
   end="DDS1.FM_ModDeviationPhase_clk" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_0.clk"
   end="DDS0.FM_ModPhaseStep_clk" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_0.clk"
   end="DDS1.FM_ModPhaseStep_clk" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_0.clk"
   end="DDS0.OutputRelay_clk" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_0.clk"
   end="DDS1.OutputRelay_clk" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_0.clk"
   end="DDS0.PM_ModIndex_clk" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_0.clk"
   end="DDS1.PM_ModIndex_clk" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_0.clk"
   end="DDS0.PM_ModPhaseStep_clk" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_0.clk"
   end="DDS1.PM_ModPhaseStep_clk" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_0.clk"
   end="DDS0.PWM_Amplitude_clk" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_0.clk"
   end="DDS1.PWM_Amplitude_clk" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_0.clk"
   end="DDS0.PWM_Offset_clk" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_0.clk"
   end="DDS1.PWM_Offset_clk" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_0.clk"
   end="DDS0.PhaseOffset_clk" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_0.clk"
   end="DDS1.PhaseOffset_clk" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_0.clk"
   end="DDS0.PhaseStep_clk" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_0.clk"
   end="DDS1.PhaseStep_clk" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_0.clk"
   end="LOOKUP_RAM.RAM_DDS0_AM_clk1" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_0.clk"
   end="LOOKUP_RAM.RAM_DDS0_FM_clk1" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_0.clk"
   end="LOOKUP_RAM.RAM_DDS0_clk1" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_0.clk"
   end="LOOKUP_RAM.RAM_DDS1_AM_clk1" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_0.clk"
   end="LOOKUP_RAM.RAM_DDS1_FM_clk1" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_0.clk"
   end="LOOKUP_RAM.RAM_DDS1_clk1" />
 <connection kind="clock" version="18.1" start="clk_0.clk" end="NIOS_CPU.clk" />
 <connection kind="clock" version="18.1" start="clk_0.clk" end="PIO_LED_DEBUG.clk" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_0.clk"
   end="TIMER_DELAY_32bit.clk" />
 <connection kind="clock" version="18.1" start="clk_0.clk" end="FLASH.clk" />
 <connection kind="clock" version="18.1" start="clk_0.clk" end="KEYPAD.clk" />
 <connection kind="clock" version="18.1" start="clk_0.clk" end="BTN_DISPLAY.clk" />
 <connection kind="clock" version="18.1" start="clk_0.clk" end="BTN_ENCODER.clk" />
 <connection kind="clock" version="18.1" start="clk_0.clk" end="BTN_CH_ONOFF.clk" />
 <connection kind="clock" version="18.1" start="clk_0.clk" end="DDS_RESET.clk" />
 <connection kind="clock" version="18.1" start="clk_0.clk" end="SD_SPI.clk" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_0.clk"
   end="LOOKUP_RAM_ISR.clk" />
 <connection kind="clock" version="18.1" start="clk_0.clk" end="LCD_DMA.clk" />
 <connection kind="clock" version="18.1" start="clk_0.clk" end="SPI_DMA.clk" />
 <connection kind="clock" version="18.1" start="clk_0.clk" end="reset_bridge.clk" />
 <connection kind="clock" version="18.1" start="clk_0.clk" end="JTAG_UART.clk" />
 <connection kind="clock" version="18.1" start="clk_0.clk" end="RAM_24K.clk1" />
 <connection
   kind="interrupt"
   version="18.1"
   start="NIOS_CPU.irq"
   end="TIMER_DELAY_32bit.irq">
  <parameter name="irqNumber" value="0" />
 </connection>
 <connection kind="interrupt" version="18.1" start="NIOS_CPU.irq" end="KEYPAD.irq">
  <parameter name="irqNumber" value="2" />
 </connection>
 <connection
   kind="interrupt"
   version="18.1"
   start="NIOS_CPU.irq"
   end="BTN_ENCODER.irq">
  <parameter name="irqNumber" value="4" />
 </connection>
 <connection
   kind="interrupt"
   version="18.1"
   start="NIOS_CPU.irq"
   end="BTN_DISPLAY.irq">
  <parameter name="irqNumber" value="3" />
 </connection>
 <connection
   kind="interrupt"
   version="18.1"
   start="NIOS_CPU.irq"
   end="BTN_CH_ONOFF.irq">
  <parameter name="irqNumber" value="5" />
 </connection>
 <connection
   kind="interrupt"
   version="18.1"
   start="NIOS_CPU.irq"
   end="LOOKUP_RAM_ISR.irq">
  <parameter name="irqNumber" value="7" />
 </connection>
 <connection
   kind="interrupt"
   version="18.1"
   start="NIOS_CPU.irq"
   end="LCD_DMA.irq">
  <parameter name="irqNumber" value="8" />
 </connection>
 <connection kind="interrupt" version="18.1" start="NIOS_CPU.irq" end="SD_SPI.irq">
  <parameter name="irqNumber" value="6" />
 </connection>
 <connection
   kind="interrupt"
   version="18.1"
   start="NIOS_CPU.irq"
   end="SPI_DMA.irq">
  <parameter name="irqNumber" value="9" />
 </connection>
 <connection
   kind="interrupt"
   version="18.1"
   start="NIOS_CPU.irq"
   end="JTAG_UART.irq">
  <parameter name="irqNumber" value="1" />
 </connection>
 <connection
   kind="reset"
   version="18.1"
   start="clk_0.clk_reset"
   end="DDS1.AM_ModIndex_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_0.clk_reset"
   end="DDS0.AM_ModIndex_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_0.clk_reset"
   end="DDS1.AM_ModPhaseStep_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_0.clk_reset"
   end="DDS0.AM_ModPhaseStep_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_0.clk_reset"
   end="LCD.BackLight_PWM_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_0.clk_reset"
   end="LCD.Control_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_0.clk_reset"
   end="LCD.Data_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_0.clk_reset"
   end="DDS1.FM_ModDeviationPhase_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_0.clk_reset"
   end="DDS0.FM_ModDeviationPhase_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_0.clk_reset"
   end="DDS1.FM_ModPhaseStep_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_0.clk_reset"
   end="DDS0.FM_ModPhaseStep_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_0.clk_reset"
   end="DDS1.OutputRelay_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_0.clk_reset"
   end="DDS0.OutputRelay_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_0.clk_reset"
   end="DDS1.PM_ModIndex_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_0.clk_reset"
   end="DDS0.PM_ModIndex_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_0.clk_reset"
   end="DDS1.PM_ModPhaseStep_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_0.clk_reset"
   end="DDS0.PM_ModPhaseStep_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_0.clk_reset"
   end="DDS1.PWM_Amplitude_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_0.clk_reset"
   end="DDS0.PWM_Amplitude_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_0.clk_reset"
   end="DDS1.PWM_Offset_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_0.clk_reset"
   end="DDS0.PWM_Offset_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_0.clk_reset"
   end="DDS1.PhaseOffset_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_0.clk_reset"
   end="DDS0.PhaseOffset_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_0.clk_reset"
   end="DDS1.PhaseStep_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_0.clk_reset"
   end="DDS0.PhaseStep_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_0.clk_reset"
   end="LOOKUP_RAM.RAM_DDS0_AM_reset1" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_0.clk_reset"
   end="LOOKUP_RAM.RAM_DDS0_FM_reset1" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_0.clk_reset"
   end="LOOKUP_RAM.RAM_DDS0_reset1" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_0.clk_reset"
   end="LOOKUP_RAM.RAM_DDS1_AM_reset1" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_0.clk_reset"
   end="LOOKUP_RAM.RAM_DDS1_FM_reset1" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_0.clk_reset"
   end="LOOKUP_RAM.RAM_DDS1_reset1" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_0.clk_reset"
   end="reset_bridge.in_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_0.clk_reset"
   end="FLASH.nreset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_0.clk_reset"
   end="NIOS_CPU.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_0.clk_reset"
   end="PIO_LED_DEBUG.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_0.clk_reset"
   end="TIMER_DELAY_32bit.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_0.clk_reset"
   end="KEYPAD.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_0.clk_reset"
   end="BTN_DISPLAY.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_0.clk_reset"
   end="BTN_ENCODER.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_0.clk_reset"
   end="BTN_CH_ONOFF.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_0.clk_reset"
   end="DDS_RESET.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_0.clk_reset"
   end="SD_SPI.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_0.clk_reset"
   end="LOOKUP_RAM_ISR.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_0.clk_reset"
   end="LCD_DMA.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_0.clk_reset"
   end="SPI_DMA.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_0.clk_reset"
   end="JTAG_UART.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_0.clk_reset"
   end="RAM_24K.reset1" />
 <connection
   kind="reset"
   version="18.1"
   start="NIOS_CPU.debug_reset_request"
   end="clk_0.clk_in_reset" />
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
 <interconnectRequirement for="$system" name="qsys_mm.enableEccProtection" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.insertDefaultSlave" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="1" />
</system>
