// Seed: 3873271670
module module_0 (
    input wor id_0,
    input uwire id_1,
    input uwire id_2,
    output uwire id_3,
    output tri id_4,
    output wand id_5,
    output wire id_6,
    input uwire id_7,
    input uwire id_8,
    output supply0 id_9,
    input tri id_10,
    input tri id_11,
    input wor id_12,
    output supply1 id_13,
    input wire id_14,
    input wire id_15,
    output tri1 id_16,
    input wor id_17,
    input supply0 id_18,
    input supply1 id_19,
    output wand id_20,
    input supply1 id_21,
    input supply0 id_22,
    output supply1 id_23,
    output tri id_24,
    input wor id_25,
    input tri1 id_26
);
  assign id_20 = id_1;
  assign id_3  = 1;
  wire id_28;
  wire id_29;
  assign id_16 = 1;
endmodule
module module_1 (
    input wor  id_0,
    input tri0 id_1,
    input tri1 id_2
);
  supply0 id_4;
  module_0(
      id_2,
      id_2,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_1,
      id_2,
      id_4,
      id_1,
      id_1,
      id_1,
      id_4,
      id_0,
      id_0,
      id_4,
      id_2,
      id_2,
      id_0,
      id_4,
      id_4,
      id_0,
      id_4,
      id_4,
      id_2,
      id_4
  );
  assign id_4 = id_0;
  wire id_5;
endmodule
