use openvm_circuit::arch::{
    aot::common::{convert_x86_reg, Width, RISCV_TO_X86_OVERRIDE_MAP},
    AotError, AotExecutor, AotMeteredExecutor, SystemConfig,
};
use openvm_instructions::{
    instruction::Instruction,
    riscv::{RV32_IMM_AS, RV32_REGISTER_AS},
    LocalOpcode, DEFERRAL_AS,
};
use openvm_rv32im_transpiler::Rv32LoadStoreOpcode;
use openvm_stark_backend::p3_field::PrimeField32;

#[allow(unused_imports)]
use crate::{adapters::imm_to_bytes, common::*, BaseAluExecutor};
use crate::{common::address_space_start_to_gpr, LoadStoreExecutor};

impl<F, A, const NUM_CELLS: usize> AotExecutor<F> for LoadStoreExecutor<A, NUM_CELLS>
where
    F: PrimeField32,
{
    fn is_aot_supported(&self, inst: &openvm_instructions::instruction::Instruction<F>) -> bool {
        true
    }

    fn generate_x86_asm(&self, inst: &Instruction<F>, pc: u32) -> Result<String, AotError> {
        generate_x86_asm_impl(inst, pc, |_, _, _, _, _| Ok(String::new()))
    }
}
impl<F, A, const NUM_CELLS: usize> AotMeteredExecutor<F> for LoadStoreExecutor<A, NUM_CELLS>
where
    F: PrimeField32,
{
    fn is_aot_metered_supported(&self, inst: &Instruction<F>) -> bool {
        true
    }
    fn generate_x86_metered_asm(
        &self,
        inst: &Instruction<F>,
        pc: u32,
        chip_idx: usize,
        config: &SystemConfig,
    ) -> Result<String, AotError> {
        let mut asm_str =
            generate_x86_asm_impl(inst, pc, |address_space, pc, ptr_reg, reg1, reg2| {
                update_boundary_merkle_heights_asm::<F>(
                    config,
                    address_space,
                    pc,
                    ptr_reg,
                    reg1,
                    reg2,
                )
            })?;

        let enabled = !inst.f.is_zero();
        let e_u32 = inst.e.as_canonical_u32();
        let local_opcode = Rv32LoadStoreOpcode::from_usize(
            inst.opcode
                .local_opcode_idx(Rv32LoadStoreOpcode::CLASS_OFFSET),
        );
        let is_load = matches!(
            local_opcode,
            Rv32LoadStoreOpcode::LOADW | Rv32LoadStoreOpcode::LOADBU | Rv32LoadStoreOpcode::LOADHU
        );
        asm_str += &update_height_change_asm(chip_idx, 1)?;
        // [b:4]_1
        asm_str += &update_adapter_heights_asm(config, RV32_REGISTER_AS)?;
        // read or write [a:4]_1
        if is_load {
            // read [[b:4]_1]_e
            asm_str += &update_adapter_heights_asm(config, e_u32)?;
        } else {
            // read [a:4]_1
            asm_str += &update_adapter_heights_asm(config, RV32_REGISTER_AS)?;
        }
        if enabled {
            if is_load {
                // write [a:4]_1
                asm_str += &update_adapter_heights_asm(config, RV32_REGISTER_AS)?;
            } else {
                // write [[b:4]_1]_e
                asm_str += &update_adapter_heights_asm(config, e_u32)?;
            }
        }
        Ok(asm_str)
    }
}

// arguments of `update_boundary_merkle_heights_f`:
// address_space: u32,
// pc: u32,
// ptr_reg: &str,
// reg1: &str,
// reg2: &str
fn generate_x86_asm_impl<F: PrimeField32>(
    inst: &Instruction<F>,
    pc: u32,
    update_boundary_merkle_heights_f: impl Fn(u32, u32, &str, &str, &str) -> Result<String, AotError>,
) -> Result<String, AotError> {
    let Instruction {
        opcode,
        a,
        b,
        c,
        d,
        e,
        f,
        g,
        ..
    } = inst;
    let enabled = !f.is_zero();

    let e_u32 = e.as_canonical_u32();

    if d.as_canonical_u32() != RV32_REGISTER_AS || e_u32 == RV32_IMM_AS || e_u32 == DEFERRAL_AS {
        return Err(AotError::InvalidInstruction);
    }

    let local_opcode =
        Rv32LoadStoreOpcode::from_usize(opcode.local_opcode_idx(Rv32LoadStoreOpcode::CLASS_OFFSET));

    let imm = c.as_canonical_u32();
    let imm_sign = g.as_canonical_u32();
    let imm_extended = (imm + imm_sign * 0xffff0000) as i32;

    let a = a.as_canonical_u32() as u8;
    let b = b.as_canonical_u32() as u8;
    let a_reg = a / 4;
    let b_reg = b / 4;

    let mut asm_str = String::new();
    let (gpr_reg, delta_str) = xmm_to_gpr(b_reg, REG_B_W, true);
    // gpr_reg = [b:4]_1
    asm_str += &delta_str;
    // REG_B_W = ptr = [b:4]_1 + imm_extended
    asm_str += &format!("   add {gpr_reg}, {imm_extended}\n");

    let gpr_reg_w64 = convert_x86_reg(&gpr_reg, Width::W64).ok_or(AotError::InvalidInstruction)?;
    fuzzer_utils::fuzzer_assert_eq!(gpr_reg_w64, REG_B);
    if e_u32 != RV32_REGISTER_AS {
        asm_str += &format!("   mov {REG_A}, {REG_B}\n");
        // Although ptr is 32 bit, we still need to pass 64-bit `REG_B` to the function.
        // ATTENTION: `REG_A` and `REG_C` should not hold any useful values here.
        asm_str += &update_boundary_merkle_heights_f(e_u32, pc, REG_A, REG_C, REG_D)?;
    }

    // REG_A = <start of destination address space>
    match e_u32 {
        2 => {
            // REG_AS2_PTR = <start of destination address space>
            asm_str += &address_space_start_to_gpr(e_u32, REG_AS2_PTR);
            // REG_B = REG_B + REG_AS2_PTR = <memory address in host memory>
            asm_str += &format!("   lea {gpr_reg_w64}, [{gpr_reg_w64} + {REG_AS2_PTR}]\n");
        }
        _ => {
            asm_str += &address_space_start_to_gpr(e_u32, REG_A);
            // REG_B = REG_B + REG_A = <memory address in host memory>
            asm_str += &format!("   lea {gpr_reg_w64}, [{gpr_reg_w64} + {REG_A}]\n");
        }
    }

    match local_opcode {
        Rv32LoadStoreOpcode::LOADW => {
            let str_reg_a = if RISCV_TO_X86_OVERRIDE_MAP[a_reg as usize].is_some() {
                RISCV_TO_X86_OVERRIDE_MAP[a_reg as usize].unwrap()
            } else {
                REG_B_W
            };

            asm_str += &format!("   mov {str_reg_a}, [{gpr_reg_w64}]\n");
            asm_str += &gpr_to_xmm(str_reg_a, a_reg);
        }
        Rv32LoadStoreOpcode::LOADHU => {
            let str_reg_a = if RISCV_TO_X86_OVERRIDE_MAP[a_reg as usize].is_some() {
                RISCV_TO_X86_OVERRIDE_MAP[a_reg as usize].unwrap()
            } else {
                REG_B_W
            };

            asm_str += &format!("   movzx {str_reg_a}, word ptr [{gpr_reg_w64}]\n");
            asm_str += &gpr_to_xmm(str_reg_a, a_reg);
        }
        Rv32LoadStoreOpcode::LOADBU => {
            let str_reg_a = if RISCV_TO_X86_OVERRIDE_MAP[a_reg as usize].is_some() {
                RISCV_TO_X86_OVERRIDE_MAP[a_reg as usize].unwrap()
            } else {
                REG_B_W
            };

            asm_str += &format!("   movzx {str_reg_a}, byte ptr [{gpr_reg_w64}]\n");
            asm_str += &gpr_to_xmm(str_reg_a, a_reg);
        }
        Rv32LoadStoreOpcode::STOREW => {
            if !enabled {
                return Err(AotError::InvalidInstruction);
            }
            let (gpr_reg_source, delta_str) = xmm_to_gpr(a_reg, REG_C_W, false);
            asm_str += &delta_str;
            asm_str += &format!("   mov [{gpr_reg_w64}], {gpr_reg_source}\n");
        }
        Rv32LoadStoreOpcode::STOREH => {
            if !enabled {
                return Err(AotError::InvalidInstruction);
            }
            let (gpr_reg_source, delta_str) = xmm_to_gpr(a_reg, REG_C_W, false);
            let gpr_reg_source_w16 =
                convert_x86_reg(&gpr_reg_source, Width::W16).ok_or(AotError::InvalidInstruction)?;
            asm_str += &delta_str;
            asm_str += &format!("   mov word ptr [{gpr_reg_w64}], {gpr_reg_source_w16}\n");
        }
        Rv32LoadStoreOpcode::STOREB => {
            if !enabled {
                return Err(AotError::InvalidInstruction);
            }
            let (gpr_reg_source, delta_str) = xmm_to_gpr(a_reg, REG_C_W, false);
            let gpr_reg_source_w8l =
                convert_x86_reg(&gpr_reg_source, Width::W8L).ok_or(AotError::InvalidInstruction)?;
            asm_str += &delta_str;
            asm_str += &format!("   mov byte ptr [{gpr_reg_w64}], {gpr_reg_source_w8l}\n");
        }
        _ => unreachable!("LoadStoreExecutor should not handle LOADB/LOADH opcodes"),
    }

    Ok(asm_str)
}
