Running: J:\xilinx_ise\14.1\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o D:/vhdl_test_ise-/Division/t_div_isim_beh.exe -prj D:/vhdl_test_ise-/Division/t_div_beh.prj work.t_div 
ISim P.15xf (signature 0xc3576ebc)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/vhdl_test_ise-/Division/mem.vhd" into library work
Parsing VHDL file "D:/vhdl_test_ise-/Division/LS_Q.vhd" into library work
Parsing VHDL file "D:/vhdl_test_ise-/Division/LS_M.vhd" into library work
Parsing VHDL file "D:/vhdl_test_ise-/Division/comp_sub.vhd" into library work
Parsing VHDL file "D:/vhdl_test_ise-/Division/Diviser.vhd" into library work
Parsing VHDL file "D:/vhdl_test_ise-/Division/t_div.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity ls_m [ls_m_default]
Compiling architecture behavioral of entity comp_sub [comp_sub_default]
Compiling architecture behavioral of entity ls_q [\ls_q(7,0)\]
Compiling architecture behavioral of entity mem [mem_default]
Compiling architecture behavioral of entity Diviser [diviser_default]
Compiling architecture behavior of entity t_div
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 15 VHDL Units
Built simulation executable D:/vhdl_test_ise-/Division/t_div_isim_beh.exe
Fuse Memory Usage: 34148 KB
Fuse CPU Usage: 343 ms
