Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -o "C:/Users/Anaya/Documents/CS161L/Lab1/cs161_processor_testbench_isim_beh.exe" -prj "C:/Users/Anaya/Documents/CS161L/Lab1/cs161_processor_testbench_beh.prj" "work.cs161_processor_testbench" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Anaya/Documents/CS161L/Lab1/my_alu.v" into library work
Analyzing Verilog file "C:/Users/Anaya/Documents/CS161L/Lab1/mux_2_1.v" into library work
Analyzing Verilog file "C:/Users/Anaya/Documents/CS161L/Lab1/gen_register.v" into library work
Analyzing Verilog file "C:/Users/Anaya/Documents/CS161L/Lab1/cpu_registers.v" into library work
Analyzing Verilog file "C:/Users/Anaya/Documents/CS161L/Lab1/cpumemory.v" into library work
Analyzing Verilog file "C:/Users/Anaya/Documents/CS161L/Lab1/alu_control.v" into library work
Analyzing Verilog file "C:/Users/Anaya/Documents/CS161L/Lab1/cs161_datapath.v" into library work
Analyzing Verilog file "C:/Users/Anaya/Documents/CS161L/Lab1/control_unit.v" into library work
Analyzing Verilog file "C:/Users/Anaya/Documents/CS161L/Lab1/cs161_processor.v" into library work
Analyzing Verilog file "C:/Users/Anaya/Documents/CS161L/Lab1/cd161_processor_tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "C:/Users/Anaya/Documents/CS161L/Lab1/cs161_processor.v" Line 50: Port instr_op is not connected to this instance
WARNING:HDLCompiler:1016 - "C:/Users/Anaya/Documents/CS161L/Lab1/cs161_datapath.v" Line 200: Port carryout is not connected to this instance
WARNING:HDLCompiler:189 - "C:/Users/Anaya/Documents/CS161L/Lab1/cs161_datapath.v" Line 147: Size mismatch in connection of port <instr_read_address>. Formal port size is 8-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Users/Anaya/Documents/CS161L/Lab1/cs161_datapath.v" Line 150: Size mismatch in connection of port <data_address>. Formal port size is 8-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Users/Anaya/Documents/CS161L/Lab1/cs161_datapath.v" Line 168: Size mismatch in connection of port <datain1>. Formal port size is 32-bit while actual signal size is 5-bit.
WARNING:HDLCompiler:189 - "C:/Users/Anaya/Documents/CS161L/Lab1/cs161_datapath.v" Line 169: Size mismatch in connection of port <datain2>. Formal port size is 32-bit while actual signal size is 5-bit.
WARNING:HDLCompiler:189 - "C:/Users/Anaya/Documents/CS161L/Lab1/cs161_datapath.v" Line 170: Size mismatch in connection of port <data_out>. Formal port size is 32-bit while actual signal size is 5-bit.
WARNING:HDLCompiler:189 - "C:/Users/Anaya/Documents/CS161L/Lab1/cs161_datapath.v" Line 220: Size mismatch in connection of port <write_en>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Users/Anaya/Documents/CS161L/Lab1/cs161_datapath.v" Line 228: Size mismatch in connection of port <write_en>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Users/Anaya/Documents/CS161L/Lab1/cs161_datapath.v" Line 237: Size mismatch in connection of port <write_en>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Users/Anaya/Documents/CS161L/Lab1/cs161_datapath.v" Line 245: Size mismatch in connection of port <write_en>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Users/Anaya/Documents/CS161L/Lab1/cs161_datapath.v" Line 253: Size mismatch in connection of port <write_en>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Users/Anaya/Documents/CS161L/Lab1/cs161_datapath.v" Line 261: Size mismatch in connection of port <write_en>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Users/Anaya/Documents/CS161L/Lab1/cs161_datapath.v" Line 269: Size mismatch in connection of port <write_en>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Users/Anaya/Documents/CS161L/Lab1/cs161_datapath.v" Line 270: Size mismatch in connection of port <data_in>. Formal port size is 32-bit while actual signal size is 5-bit.
WARNING:HDLCompiler:189 - "C:/Users/Anaya/Documents/CS161L/Lab1/cs161_datapath.v" Line 271: Size mismatch in connection of port <data_out>. Formal port size is 32-bit while actual signal size is 5-bit.
WARNING:HDLCompiler:189 - "C:/Users/Anaya/Documents/CS161L/Lab1/cs161_datapath.v" Line 278: Size mismatch in connection of port <write_en>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Users/Anaya/Documents/CS161L/Lab1/cs161_datapath.v" Line 279: Size mismatch in connection of port <data_in>. Formal port size is 32-bit while actual signal size is 5-bit.
WARNING:HDLCompiler:189 - "C:/Users/Anaya/Documents/CS161L/Lab1/cs161_datapath.v" Line 280: Size mismatch in connection of port <data_out>. Formal port size is 32-bit while actual signal size is 5-bit.
WARNING:HDLCompiler:189 - "C:/Users/Anaya/Documents/CS161L/Lab1/cs161_datapath.v" Line 297: Size mismatch in connection of port <write_en>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Users/Anaya/Documents/CS161L/Lab1/cs161_datapath.v" Line 298: Size mismatch in connection of port <data_in>. Formal port size is 32-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:/Users/Anaya/Documents/CS161L/Lab1/cs161_datapath.v" Line 299: Size mismatch in connection of port <data_out>. Formal port size is 32-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:/Users/Anaya/Documents/CS161L/Lab1/cs161_datapath.v" Line 305: Size mismatch in connection of port <write_en>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Users/Anaya/Documents/CS161L/Lab1/cs161_datapath.v" Line 306: Size mismatch in connection of port <data_in>. Formal port size is 32-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:/Users/Anaya/Documents/CS161L/Lab1/cs161_datapath.v" Line 307: Size mismatch in connection of port <data_out>. Formal port size is 32-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:/Users/Anaya/Documents/CS161L/Lab1/cs161_datapath.v" Line 313: Size mismatch in connection of port <write_en>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Users/Anaya/Documents/CS161L/Lab1/cs161_datapath.v" Line 314: Size mismatch in connection of port <data_in>. Formal port size is 32-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:/Users/Anaya/Documents/CS161L/Lab1/cs161_datapath.v" Line 315: Size mismatch in connection of port <data_out>. Formal port size is 32-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:/Users/Anaya/Documents/CS161L/Lab1/cs161_datapath.v" Line 321: Size mismatch in connection of port <write_en>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Users/Anaya/Documents/CS161L/Lab1/cs161_datapath.v" Line 322: Size mismatch in connection of port <data_in>. Formal port size is 32-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:/Users/Anaya/Documents/CS161L/Lab1/cs161_datapath.v" Line 323: Size mismatch in connection of port <data_out>. Formal port size is 32-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:/Users/Anaya/Documents/CS161L/Lab1/cs161_datapath.v" Line 329: Size mismatch in connection of port <write_en>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Users/Anaya/Documents/CS161L/Lab1/cs161_datapath.v" Line 330: Size mismatch in connection of port <data_in>. Formal port size is 32-bit while actual signal size is 4-bit.
WARNING:HDLCompiler:189 - "C:/Users/Anaya/Documents/CS161L/Lab1/cs161_datapath.v" Line 331: Size mismatch in connection of port <data_out>. Formal port size is 32-bit while actual signal size is 4-bit.
WARNING:HDLCompiler:189 - "C:/Users/Anaya/Documents/CS161L/Lab1/cs161_datapath.v" Line 337: Size mismatch in connection of port <write_en>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Users/Anaya/Documents/CS161L/Lab1/cs161_datapath.v" Line 338: Size mismatch in connection of port <data_in>. Formal port size is 32-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:/Users/Anaya/Documents/CS161L/Lab1/cs161_datapath.v" Line 339: Size mismatch in connection of port <data_out>. Formal port size is 32-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:/Users/Anaya/Documents/CS161L/Lab1/cs161_datapath.v" Line 345: Size mismatch in connection of port <write_en>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Users/Anaya/Documents/CS161L/Lab1/cs161_datapath.v" Line 346: Size mismatch in connection of port <data_in>. Formal port size is 32-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:/Users/Anaya/Documents/CS161L/Lab1/cs161_datapath.v" Line 347: Size mismatch in connection of port <data_out>. Formal port size is 32-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:/Users/Anaya/Documents/CS161L/Lab1/cs161_datapath.v" Line 354: Size mismatch in connection of port <write_en>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Users/Anaya/Documents/CS161L/Lab1/cs161_datapath.v" Line 355: Size mismatch in connection of port <data_in>. Formal port size is 32-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:/Users/Anaya/Documents/CS161L/Lab1/cs161_datapath.v" Line 356: Size mismatch in connection of port <data_out>. Formal port size is 32-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:/Users/Anaya/Documents/CS161L/Lab1/cs161_datapath.v" Line 363: Size mismatch in connection of port <write_en>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Users/Anaya/Documents/CS161L/Lab1/cs161_datapath.v" Line 371: Size mismatch in connection of port <write_en>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Users/Anaya/Documents/CS161L/Lab1/cs161_datapath.v" Line 379: Size mismatch in connection of port <write_en>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Users/Anaya/Documents/CS161L/Lab1/cs161_datapath.v" Line 380: Size mismatch in connection of port <data_in>. Formal port size is 32-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:/Users/Anaya/Documents/CS161L/Lab1/cs161_datapath.v" Line 381: Size mismatch in connection of port <data_out>. Formal port size is 32-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:/Users/Anaya/Documents/CS161L/Lab1/cs161_datapath.v" Line 387: Size mismatch in connection of port <write_en>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Users/Anaya/Documents/CS161L/Lab1/cs161_datapath.v" Line 388: Size mismatch in connection of port <data_in>. Formal port size is 32-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:/Users/Anaya/Documents/CS161L/Lab1/cs161_datapath.v" Line 389: Size mismatch in connection of port <data_out>. Formal port size is 32-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:/Users/Anaya/Documents/CS161L/Lab1/cs161_datapath.v" Line 395: Size mismatch in connection of port <write_en>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Users/Anaya/Documents/CS161L/Lab1/cs161_datapath.v" Line 396: Size mismatch in connection of port <data_in>. Formal port size is 32-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:/Users/Anaya/Documents/CS161L/Lab1/cs161_datapath.v" Line 397: Size mismatch in connection of port <data_out>. Formal port size is 32-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:/Users/Anaya/Documents/CS161L/Lab1/cs161_datapath.v" Line 404: Size mismatch in connection of port <write_en>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Users/Anaya/Documents/CS161L/Lab1/cs161_datapath.v" Line 405: Size mismatch in connection of port <data_in>. Formal port size is 32-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:/Users/Anaya/Documents/CS161L/Lab1/cs161_datapath.v" Line 406: Size mismatch in connection of port <data_out>. Formal port size is 32-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:/Users/Anaya/Documents/CS161L/Lab1/cs161_datapath.v" Line 412: Size mismatch in connection of port <write_en>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Users/Anaya/Documents/CS161L/Lab1/cs161_datapath.v" Line 413: Size mismatch in connection of port <data_in>. Formal port size is 32-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:/Users/Anaya/Documents/CS161L/Lab1/cs161_datapath.v" Line 414: Size mismatch in connection of port <data_out>. Formal port size is 32-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:/Users/Anaya/Documents/CS161L/Lab1/cs161_datapath.v" Line 420: Size mismatch in connection of port <write_en>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Users/Anaya/Documents/CS161L/Lab1/cs161_datapath.v" Line 421: Size mismatch in connection of port <data_in>. Formal port size is 32-bit while actual signal size is 5-bit.
WARNING:HDLCompiler:189 - "C:/Users/Anaya/Documents/CS161L/Lab1/cs161_datapath.v" Line 422: Size mismatch in connection of port <data_out>. Formal port size is 32-bit while actual signal size is 5-bit.
WARNING:HDLCompiler:189 - "C:/Users/Anaya/Documents/CS161L/Lab1/cs161_datapath.v" Line 430: Size mismatch in connection of port <write_en>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Users/Anaya/Documents/CS161L/Lab1/cs161_datapath.v" Line 438: Size mismatch in connection of port <write_en>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Users/Anaya/Documents/CS161L/Lab1/cs161_datapath.v" Line 446: Size mismatch in connection of port <write_en>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Users/Anaya/Documents/CS161L/Lab1/cs161_datapath.v" Line 454: Size mismatch in connection of port <write_en>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Users/Anaya/Documents/CS161L/Lab1/cs161_datapath.v" Line 455: Size mismatch in connection of port <data_in>. Formal port size is 32-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:/Users/Anaya/Documents/CS161L/Lab1/cs161_datapath.v" Line 456: Size mismatch in connection of port <data_out>. Formal port size is 32-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:/Users/Anaya/Documents/CS161L/Lab1/cs161_datapath.v" Line 463: Size mismatch in connection of port <write_en>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Users/Anaya/Documents/CS161L/Lab1/cs161_datapath.v" Line 464: Size mismatch in connection of port <data_in>. Formal port size is 32-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:/Users/Anaya/Documents/CS161L/Lab1/cs161_datapath.v" Line 465: Size mismatch in connection of port <data_out>. Formal port size is 32-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:/Users/Anaya/Documents/CS161L/Lab1/cs161_datapath.v" Line 471: Size mismatch in connection of port <write_en>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Users/Anaya/Documents/CS161L/Lab1/cs161_datapath.v" Line 472: Size mismatch in connection of port <data_in>. Formal port size is 32-bit while actual signal size is 5-bit.
WARNING:HDLCompiler:189 - "C:/Users/Anaya/Documents/CS161L/Lab1/cs161_datapath.v" Line 473: Size mismatch in connection of port <data_out>. Formal port size is 32-bit while actual signal size is 5-bit.
WARNING:HDLCompiler:189 - "C:/Users/Anaya/Documents/CS161L/Lab1/cs161_datapath.v" Line 479: Size mismatch in connection of port <write_en>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Users/Anaya/Documents/CS161L/Lab1/cs161_datapath.v" Line 480: Size mismatch in connection of port <data_in>. Formal port size is 32-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:/Users/Anaya/Documents/CS161L/Lab1/cs161_datapath.v" Line 481: Size mismatch in connection of port <data_out>. Formal port size is 32-bit while actual signal size is 1-bit.
Completed static elaboration
Compiling module cpumemory
Compiling module mux_2_1
Compiling module cpu_registers
Compiling module alu_control
Compiling module my_alu
Compiling module gen_register
Compiling module cs161_datapath
Compiling module control_unit
Compiling module cs161_processor
Compiling module cs161_processor_testbench
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 11 Verilog Units
Built simulation executable C:/Users/Anaya/Documents/CS161L/Lab1/cs161_processor_testbench_isim_beh.exe
Fuse Memory Usage: 28312 KB
Fuse CPU Usage: 608 ms
