entity registro is
    Port ( clk : in  STD_LOGIC;
           clr : in  STD_LOGIC;
           S : in  STD_LOGIC;
           I : in  STD_LOGIC_VECTOR (6 downto 0);
           Q : out  STD_LOGIC_VECTOR (6 downto 0));
end registro;

architecture Behavioral of registro is
signal qaux: std_logic_vector(6 downto 0);
begin
	process(clk,clr)
	begin
		if(clr='1') then qaux<="0000000";
		elsif(clk'event and clk='1')then
			case S is
			when '0' =>qaux<=I;
			when others =>qaux<=qaux;
			end case;
		end if;
	end process;
Q<=qaux;
end Behavioral;