[2025-09-18 04:41:52] START suite=qualcomm_srv trace=srv210_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv210_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2494731 heartbeat IPC: 4.008 cumulative IPC: 4.008 (Simulation time: 00 hr 00 min 36 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 4880226 cumulative IPC: 4.098 (Simulation time: 00 hr 01 min 10 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 4880226 cumulative IPC: 4.098 (Simulation time: 00 hr 01 min 10 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 4880227 heartbeat IPC: 4.192 cumulative IPC: 5 (Simulation time: 00 hr 01 min 10 sec)
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 30000007 cycles: 11938180 heartbeat IPC: 1.417 cumulative IPC: 1.417 (Simulation time: 00 hr 02 min 15 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 18588221 heartbeat IPC: 1.504 cumulative IPC: 1.459 (Simulation time: 00 hr 03 min 13 sec)
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 50000007 cycles: 25372714 heartbeat IPC: 1.474 cumulative IPC: 1.464 (Simulation time: 00 hr 04 min 08 sec)
Heartbeat CPU 0 instructions: 60000007 cycles: 32054795 heartbeat IPC: 1.497 cumulative IPC: 1.472 (Simulation time: 00 hr 05 min 09 sec)
Heartbeat CPU 0 instructions: 70000010 cycles: 38674755 heartbeat IPC: 1.511 cumulative IPC: 1.48 (Simulation time: 00 hr 06 min 11 sec)
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 80000011 cycles: 45455911 heartbeat IPC: 1.475 cumulative IPC: 1.479 (Simulation time: 00 hr 07 min 13 sec)
Heartbeat CPU 0 instructions: 90000012 cycles: 52402883 heartbeat IPC: 1.439 cumulative IPC: 1.473 (Simulation time: 00 hr 08 min 13 sec)
Heartbeat CPU 0 instructions: 100000016 cycles: 59187386 heartbeat IPC: 1.474 cumulative IPC: 1.473 (Simulation time: 00 hr 09 min 12 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv210_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000016 cycles: 65940825 heartbeat IPC: 1.481 cumulative IPC: 1.474 (Simulation time: 00 hr 10 min 09 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 67694763 cumulative IPC: 1.477 (Simulation time: 00 hr 11 min 09 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 67694763 cumulative IPC: 1.477 (Simulation time: 00 hr 11 min 09 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv210_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.477 instructions: 100000004 cycles: 67694763
CPU 0 Branch Prediction Accuracy: 93.87% MPKI: 11.44 Average ROB Occupancy at Mispredict: 31.19
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00797
BRANCH_INDIRECT: 0.4248
BRANCH_CONDITIONAL: 10.79
BRANCH_DIRECT_CALL: 0.0043
BRANCH_INDIRECT_CALL: 0.2052
BRANCH_RETURN: 0.01191


====Backend Stall Breakdown====
ROB_STALL: 293767
LQ_STALL: 0
SQ_STALL: 354


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 566.11884
REPLAY_LOAD: 102.858406
NON_REPLAY_LOAD: 28.912222

== Total ==
ADDR_TRANS: 57178
REPLAY_LOAD: 11623
NON_REPLAY_LOAD: 224966

== Counts ==
ADDR_TRANS: 101
REPLAY_LOAD: 113
NON_REPLAY_LOAD: 7781

cpu0->cpu0_STLB TOTAL        ACCESS:    1755794 HIT:    1753962 MISS:       1832 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1755794 HIT:    1753962 MISS:       1832 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 186.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    7993749 HIT:    7795590 MISS:     198159 MSHR_MERGE:       1168
cpu0->cpu0_L2C LOAD         ACCESS:    7322943 HIT:    7153723 MISS:     169220 MSHR_MERGE:         15
cpu0->cpu0_L2C RFO          ACCESS:     178680 HIT:     159322 MISS:      19358 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:      19549 HIT:      15668 MISS:       3881 MSHR_MERGE:       1153
cpu0->cpu0_L2C WRITE        ACCESS:     470222 HIT:     465780 MISS:       4442 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       2355 HIT:       1097 MISS:       1258 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:       8919 ISSUED:       8919 USEFUL:        868 USELESS:        395
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 34.41 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15694716 HIT:    7153982 MISS:    8540734 MSHR_MERGE:    2231713
cpu0->cpu0_L1I LOAD         ACCESS:   15694716 HIT:    7153982 MISS:    8540734 MSHR_MERGE:    2231713
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 11.62 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   27435441 HIT:   25608629 MISS:    1826812 MSHR_MERGE:     621177
cpu0->cpu0_L1D LOAD         ACCESS:   15019737 HIT:   13645297 MISS:    1374440 MSHR_MERGE:     360472
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:      30271 HIT:      18837 MISS:      11434 MSHR_MERGE:        804
cpu0->cpu0_L1D WRITE        ACCESS:   12381733 HIT:   11943155 MISS:     438578 MSHR_MERGE:     259896
cpu0->cpu0_L1D TRANSLATION  ACCESS:       3700 HIT:       1340 MISS:       2360 MSHR_MERGE:          5
cpu0->cpu0_L1D PREFETCH REQUESTED:      31523 ISSUED:      30271 USEFUL:       4778 USELESS:       5853
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 15.74 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13061715 HIT:   11077546 MISS:    1984169 MSHR_MERGE:    1024792
cpu0->cpu0_ITLB LOAD         ACCESS:   13061715 HIT:   11077546 MISS:    1984169 MSHR_MERGE:    1024792
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.072 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   25768533 HIT:   24638697 MISS:    1129836 MSHR_MERGE:     333419
cpu0->cpu0_DTLB LOAD         ACCESS:   25768533 HIT:   24638697 MISS:    1129836 MSHR_MERGE:     333419
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.354 cycles
cpu0->LLC TOTAL        ACCESS:     259968 HIT:     246875 MISS:      13093 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     169204 HIT:     162205 MISS:       6999 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      19358 HIT:      15552 MISS:       3806 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:       2728 HIT:       1302 MISS:       1426 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      67420 HIT:      67417 MISS:          3 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       1258 HIT:        399 MISS:        859 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 87.29 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        947
  ROW_BUFFER_MISS:      12143
  AVG DBUS CONGESTED CYCLE: 3.116
Channel 0 WQ ROW_BUFFER_HIT:          6
  ROW_BUFFER_MISS:        132
  FULL:          0
Channel 0 REFRESHES ISSUED:       5641

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       597367       339324        27878         1201
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            5          510           47          104
  STLB miss resolved @ L2C                0          415          413           20           40
  STLB miss resolved @ LLC                0          135          131          114           60
  STLB miss resolved @ MEM                0            3           39           88          669

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             150148        45840      1472504        15537          229
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           84          716            4           24
  STLB miss resolved @ L2C                0          716          642            9            2
  STLB miss resolved @ LLC                0           86           95           22            1
  STLB miss resolved @ MEM                0            1           15           15          122
[2025-09-18 04:53:01] END   suite=qualcomm_srv trace=srv210_ap (rc=0)
