{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1709888410180 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709888410181 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 08 03:00:10 2024 " "Processing started: Fri Mar 08 03:00:10 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709888410181 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709888410181 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Monociclo -c Monociclo " "Command: quartus_map --read_settings_files=on --write_settings_files=off Monociclo -c Monociclo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709888410181 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1709888410423 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1709888410423 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "BranchPredictor.v(25) " "Verilog HDL information at BranchPredictor.v(25): always construct contains both blocking and non-blocking assignments" {  } { { "../BranchPredictor/BranchPredictor.v" "" { Text "C:/Users/Usuario/Documents/Proyectos_RATT/Microprocesador_monociclo_segmentado/BranchPredictor/BranchPredictor.v" 25 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1709888415366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario/documents/proyectos_ratt/microprocesador_monociclo_segmentado/branchpredictor/branchpredictor.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario/documents/proyectos_ratt/microprocesador_monociclo_segmentado/branchpredictor/branchpredictor.v" { { "Info" "ISGN_ENTITY_NAME" "1 BranchPredictor " "Found entity 1: BranchPredictor" {  } { { "../BranchPredictor/BranchPredictor.v" "" { Text "C:/Users/Usuario/Documents/Proyectos_RATT/Microprocesador_monociclo_segmentado/BranchPredictor/BranchPredictor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709888415367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709888415367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario/documents/proyectos_ratt/microprocesador_monociclo_segmentado/mux_3_to_1/mux_3_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario/documents/proyectos_ratt/microprocesador_monociclo_segmentado/mux_3_to_1/mux_3_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3_to_1 " "Found entity 1: mux_3_to_1" {  } { { "../mux_3_to_1/mux_3_to_1.v" "" { Text "C:/Users/Usuario/Documents/Proyectos_RATT/Microprocesador_monociclo_segmentado/mux_3_to_1/mux_3_to_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709888415372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709888415372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario/documents/proyectos_ratt/microprocesador_monociclo_segmentado/forwarding/forwarding.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario/documents/proyectos_ratt/microprocesador_monociclo_segmentado/forwarding/forwarding.v" { { "Info" "ISGN_ENTITY_NAME" "1 Forwarding " "Found entity 1: Forwarding" {  } { { "../Forwarding/Forwarding.v" "" { Text "C:/Users/Usuario/Documents/Proyectos_RATT/Microprocesador_monociclo_segmentado/Forwarding/Forwarding.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709888415376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709888415376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario/documents/proyectos_ratt/microprocesador_monociclo_segmentado/hazard/hazard.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario/documents/proyectos_ratt/microprocesador_monociclo_segmentado/hazard/hazard.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hazard " "Found entity 1: Hazard" {  } { { "../Hazard/Hazard.v" "" { Text "C:/Users/Usuario/Documents/Proyectos_RATT/Microprocesador_monociclo_segmentado/Hazard/Hazard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709888415381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709888415381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario/documents/proyectos_ratt/microprocesador_monociclo_segmentado/imemory/imemory.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario/documents/proyectos_ratt/microprocesador_monociclo_segmentado/imemory/imemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 IMemory " "Found entity 1: IMemory" {  } { { "../IMemory/IMemory.v" "" { Text "C:/Users/Usuario/Documents/Proyectos_RATT/Microprocesador_monociclo_segmentado/IMemory/IMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709888415387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709888415387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario/documents/proyectos_ratt/microprocesador_monociclo_segmentado/signextendpc/signextendpc.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario/documents/proyectos_ratt/microprocesador_monociclo_segmentado/signextendpc/signextendpc.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtendPC " "Found entity 1: SignExtendPC" {  } { { "../SignExtendPC/SignExtendPC.v" "" { Text "C:/Users/Usuario/Documents/Proyectos_RATT/Microprocesador_monociclo_segmentado/SignExtendPC/SignExtendPC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709888415390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709888415390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario/documents/proyectos_ratt/microprocesador_monociclo_segmentado/bjcontrol/bjcontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario/documents/proyectos_ratt/microprocesador_monociclo_segmentado/bjcontrol/bjcontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 BJcontrol " "Found entity 1: BJcontrol" {  } { { "../BJcontrol/BJcontrol.v" "" { Text "C:/Users/Usuario/Documents/Proyectos_RATT/Microprocesador_monociclo_segmentado/BJcontrol/BJcontrol.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709888415394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709888415394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario/documents/proyectos_ratt/microprocesador_monociclo_segmentado/decodealu/decodealu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario/documents/proyectos_ratt/microprocesador_monociclo_segmentado/decodealu/decodealu.v" { { "Info" "ISGN_ENTITY_NAME" "1 DecodeALU " "Found entity 1: DecodeALU" {  } { { "../DecodeALU/DecodeALU.v" "" { Text "C:/Users/Usuario/Documents/Proyectos_RATT/Microprocesador_monociclo_segmentado/DecodeALU/DecodeALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709888415401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709888415401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario/documents/proyectos_ratt/microprocesador_monociclo_segmentado/memory/memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario/documents/proyectos_ratt/microprocesador_monociclo_segmentado/memory/memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "../Memory/Memory.v" "" { Text "C:/Users/Usuario/Documents/Proyectos_RATT/Microprocesador_monociclo_segmentado/Memory/Memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709888415407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709888415407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario/documents/proyectos_ratt/microprocesador_monociclo_segmentado/fulladdern/fulladdern.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario/documents/proyectos_ratt/microprocesador_monociclo_segmentado/fulladdern/fulladdern.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdderN " "Found entity 1: FullAdderN" {  } { { "../FullAdderN/FullAdderN.v" "" { Text "C:/Users/Usuario/Documents/Proyectos_RATT/Microprocesador_monociclo_segmentado/FullAdderN/FullAdderN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709888415413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709888415413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario/documents/proyectos_ratt/microprocesador_monociclo_segmentado/fulladder/fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario/documents/proyectos_ratt/microprocesador_monociclo_segmentado/fulladder/fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "../FullAdder/FullAdder.v" "" { Text "C:/Users/Usuario/Documents/Proyectos_RATT/Microprocesador_monociclo_segmentado/FullAdder/FullAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709888415417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709888415417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario/documents/proyectos_ratt/microprocesador_monociclo_segmentado/signextend/signextend.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario/documents/proyectos_ratt/microprocesador_monociclo_segmentado/signextend/signextend.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "../SignExtend/SignExtend.v" "" { Text "C:/Users/Usuario/Documents/Proyectos_RATT/Microprocesador_monociclo_segmentado/SignExtend/SignExtend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709888415422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709888415422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario/documents/proyectos_ratt/microprocesador_monociclo_segmentado/registerfile/registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario/documents/proyectos_ratt/microprocesador_monociclo_segmentado/registerfile/registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "../RegisterFile/RegisterFile.v" "" { Text "C:/Users/Usuario/Documents/Proyectos_RATT/Microprocesador_monociclo_segmentado/RegisterFile/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709888415428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709888415428 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ALU.v(17) " "Verilog HDL information at ALU.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/Usuario/Documents/Proyectos_RATT/Microprocesador_monociclo_segmentado/ALU/ALU.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1709888415435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario/documents/proyectos_ratt/microprocesador_monociclo_segmentado/alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario/documents/proyectos_ratt/microprocesador_monociclo_segmentado/alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/Usuario/Documents/Proyectos_RATT/Microprocesador_monociclo_segmentado/ALU/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709888415435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709888415435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario/documents/proyectos_ratt/microprocesador_monociclo_segmentado/decode/decode.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario/documents/proyectos_ratt/microprocesador_monociclo_segmentado/decode/decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decode " "Found entity 1: Decode" {  } { { "../Decode/Decode.v" "" { Text "C:/Users/Usuario/Documents/Proyectos_RATT/Microprocesador_monociclo_segmentado/Decode/Decode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709888415441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709888415441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monociclo.v 2 2 " "Found 2 design units, including 2 entities, in source file monociclo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Monociclo " "Found entity 1: Monociclo" {  } { { "Monociclo.v" "" { Text "C:/Users/Usuario/Documents/Proyectos_RATT/Microprocesador_monociclo_segmentado/Monociclo/Monociclo.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709888415442 ""} { "Info" "ISGN_ENTITY_NAME" "2 Monociclo_vlg_tst " "Found entity 2: Monociclo_vlg_tst" {  } { { "Monociclo.v" "" { Text "C:/Users/Usuario/Documents/Proyectos_RATT/Microprocesador_monociclo_segmentado/Monociclo/Monociclo.v" 474 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709888415442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709888415442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch_if_id.v 1 1 " "Found 1 design units, including 1 entities, in source file latch_if_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 Latch_IF_ID " "Found entity 1: Latch_IF_ID" {  } { { "Latch_IF_ID.v" "" { Text "C:/Users/Usuario/Documents/Proyectos_RATT/Microprocesador_monociclo_segmentado/Monociclo/Latch_IF_ID.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709888415447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709888415447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch_ex_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file latch_ex_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Latch_EX_MEM " "Found entity 1: Latch_EX_MEM" {  } { { "Latch_EX_MEM.v" "" { Text "C:/Users/Usuario/Documents/Proyectos_RATT/Microprocesador_monociclo_segmentado/Monociclo/Latch_EX_MEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709888415452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709888415452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch_mem_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file latch_mem_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Latch_MEM_WB " "Found entity 1: Latch_MEM_WB" {  } { { "Latch_MEM_WB.v" "" { Text "C:/Users/Usuario/Documents/Proyectos_RATT/Microprocesador_monociclo_segmentado/Monociclo/Latch_MEM_WB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709888415456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709888415456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch_rr_ex.v 1 1 " "Found 1 design units, including 1 entities, in source file latch_rr_ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 Latch_RR_EX " "Found entity 1: Latch_RR_EX" {  } { { "Latch_RR_EX.v" "" { Text "C:/Users/Usuario/Documents/Proyectos_RATT/Microprocesador_monociclo_segmentado/Monociclo/Latch_RR_EX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709888415461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709888415461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch_id_rr.v 1 1 " "Found 1 design units, including 1 entities, in source file latch_id_rr.v" { { "Info" "ISGN_ENTITY_NAME" "1 Latch_ID_RR " "Found entity 1: Latch_ID_RR" {  } { { "Latch_ID_RR.v" "" { Text "C:/Users/Usuario/Documents/Proyectos_RATT/Microprocesador_monociclo_segmentado/Monociclo/Latch_ID_RR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709888415466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709888415466 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Monociclo " "Elaborating entity \"Monociclo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1709888415642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdderN FullAdderN:Add4 " "Elaborating entity \"FullAdderN\" for hierarchy \"FullAdderN:Add4\"" {  } { { "Monociclo.v" "Add4" { Text "C:/Users/Usuario/Documents/Proyectos_RATT/Microprocesador_monociclo_segmentado/Monociclo/Monociclo.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709888415656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder FullAdderN:Add4\|FullAdder:genfor\[0\].Adder " "Elaborating entity \"FullAdder\" for hierarchy \"FullAdderN:Add4\|FullAdder:genfor\[0\].Adder\"" {  } { { "../FullAdderN/FullAdderN.v" "genfor\[0\].Adder" { Text "C:/Users/Usuario/Documents/Proyectos_RATT/Microprocesador_monociclo_segmentado/FullAdderN/FullAdderN.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709888415664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMemory IMemory:Instr_Mem " "Elaborating entity \"IMemory\" for hierarchy \"IMemory:Instr_Mem\"" {  } { { "Monociclo.v" "Instr_Mem" { Text "C:/Users/Usuario/Documents/Proyectos_RATT/Microprocesador_monociclo_segmentado/Monociclo/Monociclo.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709888415676 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "19 0 31 IMemory.v(16) " "Verilog HDL warning at IMemory.v(16): number of words (19) in memory file does not match the number of elements in the address range \[0:31\]" {  } { { "../IMemory/IMemory.v" "" { Text "C:/Users/Usuario/Documents/Proyectos_RATT/Microprocesador_monociclo_segmentado/IMemory/IMemory.v" 16 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1709888415678 "|Monociclo|IMemory:Instr_Mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 IMemory.v(12) " "Net \"mem.data_a\" at IMemory.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "../IMemory/IMemory.v" "" { Text "C:/Users/Usuario/Documents/Proyectos_RATT/Microprocesador_monociclo_segmentado/IMemory/IMemory.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1709888415684 "|Monociclo|IMemory:Instr_Mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 IMemory.v(12) " "Net \"mem.waddr_a\" at IMemory.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "../IMemory/IMemory.v" "" { Text "C:/Users/Usuario/Documents/Proyectos_RATT/Microprocesador_monociclo_segmentado/IMemory/IMemory.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1709888415684 "|Monociclo|IMemory:Instr_Mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 IMemory.v(12) " "Net \"mem.we_a\" at IMemory.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "../IMemory/IMemory.v" "" { Text "C:/Users/Usuario/Documents/Proyectos_RATT/Microprocesador_monociclo_segmentado/IMemory/IMemory.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1709888415684 "|Monociclo|IMemory:Instr_Mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BranchPredictor BranchPredictor:B_Predictor " "Elaborating entity \"BranchPredictor\" for hierarchy \"BranchPredictor:B_Predictor\"" {  } { { "Monociclo.v" "B_Predictor" { Text "C:/Users/Usuario/Documents/Proyectos_RATT/Microprocesador_monociclo_segmentado/Monociclo/Monociclo.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709888415691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Latch_IF_ID Latch_IF_ID:Latch1 " "Elaborating entity \"Latch_IF_ID\" for hierarchy \"Latch_IF_ID:Latch1\"" {  } { { "Monociclo.v" "Latch1" { Text "C:/Users/Usuario/Documents/Proyectos_RATT/Microprocesador_monociclo_segmentado/Monociclo/Monociclo.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709888415708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decode Decode:Deco " "Elaborating entity \"Decode\" for hierarchy \"Decode:Deco\"" {  } { { "Monociclo.v" "Deco" { Text "C:/Users/Usuario/Documents/Proyectos_RATT/Microprocesador_monociclo_segmentado/Monociclo/Monociclo.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709888415718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecodeALU DecodeALU:DecoALU " "Elaborating entity \"DecodeALU\" for hierarchy \"DecodeALU:DecoALU\"" {  } { { "Monociclo.v" "DecoALU" { Text "C:/Users/Usuario/Documents/Proyectos_RATT/Microprocesador_monociclo_segmentado/Monociclo/Monociclo.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709888415723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Latch_ID_RR Latch_ID_RR:Latch2 " "Elaborating entity \"Latch_ID_RR\" for hierarchy \"Latch_ID_RR:Latch2\"" {  } { { "Monociclo.v" "Latch2" { Text "C:/Users/Usuario/Documents/Proyectos_RATT/Microprocesador_monociclo_segmentado/Monociclo/Monociclo.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709888415727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtendPC SignExtendPC:SignExtPC " "Elaborating entity \"SignExtendPC\" for hierarchy \"SignExtendPC:SignExtPC\"" {  } { { "Monociclo.v" "SignExtPC" { Text "C:/Users/Usuario/Documents/Proyectos_RATT/Microprocesador_monociclo_segmentado/Monociclo/Monociclo.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709888415736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:RegFile " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:RegFile\"" {  } { { "Monociclo.v" "RegFile" { Text "C:/Users/Usuario/Documents/Proyectos_RATT/Microprocesador_monociclo_segmentado/Monociclo/Monociclo.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709888415740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend SignExtend:SignExt " "Elaborating entity \"SignExtend\" for hierarchy \"SignExtend:SignExt\"" {  } { { "Monociclo.v" "SignExt" { Text "C:/Users/Usuario/Documents/Proyectos_RATT/Microprocesador_monociclo_segmentado/Monociclo/Monociclo.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709888415748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Latch_RR_EX Latch_RR_EX:Latch3 " "Elaborating entity \"Latch_RR_EX\" for hierarchy \"Latch_RR_EX:Latch3\"" {  } { { "Monociclo.v" "Latch3" { Text "C:/Users/Usuario/Documents/Proyectos_RATT/Microprocesador_monociclo_segmentado/Monociclo/Monociclo.v" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709888415755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hazard Hazard:hazard " "Elaborating entity \"Hazard\" for hierarchy \"Hazard:hazard\"" {  } { { "Monociclo.v" "hazard" { Text "C:/Users/Usuario/Documents/Proyectos_RATT/Microprocesador_monociclo_segmentado/Monociclo/Monociclo.v" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709888415765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Forwarding Forwarding:forward " "Elaborating entity \"Forwarding\" for hierarchy \"Forwarding:forward\"" {  } { { "Monociclo.v" "forward" { Text "C:/Users/Usuario/Documents/Proyectos_RATT/Microprocesador_monociclo_segmentado/Monociclo/Monociclo.v" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709888415769 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mux_rr_src2 Forwarding.v(20) " "Verilog HDL Always Construct warning at Forwarding.v(20): inferring latch(es) for variable \"mux_rr_src2\", which holds its previous value in one or more paths through the always construct" {  } { { "../Forwarding/Forwarding.v" "" { Text "C:/Users/Usuario/Documents/Proyectos_RATT/Microprocesador_monociclo_segmentado/Forwarding/Forwarding.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1709888415769 "|Monociclo|Forwarding:forward"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_rr_src2 Forwarding.v(55) " "Inferred latch for \"mux_rr_src2\" at Forwarding.v(55)" {  } { { "../Forwarding/Forwarding.v" "" { Text "C:/Users/Usuario/Documents/Proyectos_RATT/Microprocesador_monociclo_segmentado/Forwarding/Forwarding.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709888415769 "|Monociclo|Forwarding:forward"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3_to_1 mux_3_to_1:mux_rs1 " "Elaborating entity \"mux_3_to_1\" for hierarchy \"mux_3_to_1:mux_rs1\"" {  } { { "Monociclo.v" "mux_rs1" { Text "C:/Users/Usuario/Documents/Proyectos_RATT/Microprocesador_monociclo_segmentado/Monociclo/Monociclo.v" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709888415774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:Exe " "Elaborating entity \"ALU\" for hierarchy \"ALU:Exe\"" {  } { { "Monociclo.v" "Exe" { Text "C:/Users/Usuario/Documents/Proyectos_RATT/Microprocesador_monociclo_segmentado/Monociclo/Monociclo.v" 384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709888415781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdderN ALU:Exe\|FullAdderN:sumres " "Elaborating entity \"FullAdderN\" for hierarchy \"ALU:Exe\|FullAdderN:sumres\"" {  } { { "../ALU/ALU.v" "sumres" { Text "C:/Users/Usuario/Documents/Proyectos_RATT/Microprocesador_monociclo_segmentado/ALU/ALU.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709888415794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BJcontrol BJcontrol:BJctrl " "Elaborating entity \"BJcontrol\" for hierarchy \"BJcontrol:BJctrl\"" {  } { { "Monociclo.v" "BJctrl" { Text "C:/Users/Usuario/Documents/Proyectos_RATT/Microprocesador_monociclo_segmentado/Monociclo/Monociclo.v" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709888415833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Latch_EX_MEM Latch_EX_MEM:Latch4 " "Elaborating entity \"Latch_EX_MEM\" for hierarchy \"Latch_EX_MEM:Latch4\"" {  } { { "Monociclo.v" "Latch4" { Text "C:/Users/Usuario/Documents/Proyectos_RATT/Microprocesador_monociclo_segmentado/Monociclo/Monociclo.v" 432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709888415837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Memory:DataMem " "Elaborating entity \"Memory\" for hierarchy \"Memory:DataMem\"" {  } { { "Monociclo.v" "DataMem" { Text "C:/Users/Usuario/Documents/Proyectos_RATT/Microprocesador_monociclo_segmentado/Monociclo/Monociclo.v" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709888415846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Latch_MEM_WB Latch_MEM_WB:Latch5 " "Elaborating entity \"Latch_MEM_WB\" for hierarchy \"Latch_MEM_WB:Latch5\"" {  } { { "Monociclo.v" "Latch5" { Text "C:/Users/Usuario/Documents/Proyectos_RATT/Microprocesador_monociclo_segmentado/Monociclo/Monociclo.v" 464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709888415862 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Usuario/Documents/Proyectos_RATT/Microprocesador_monociclo_segmentado/Monociclo/db/Monociclo.ram0_RegisterFile_a34c3c8.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Usuario/Documents/Proyectos_RATT/Microprocesador_monociclo_segmentado/Monociclo/db/Monociclo.ram0_RegisterFile_a34c3c8.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1709888416391 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "RegisterFile:RegFile\|mem_rtl_0 " "Inferred RAM node \"RegisterFile:RegFile\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1709888416391 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Usuario/Documents/Proyectos_RATT/Microprocesador_monociclo_segmentado/Monociclo/db/Monociclo.ram0_RegisterFile_a34c3c8.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Usuario/Documents/Proyectos_RATT/Microprocesador_monociclo_segmentado/Monociclo/db/Monociclo.ram0_RegisterFile_a34c3c8.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1709888416393 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "6 " "Found 6 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Memory:DataMem\|mem " "RAM logic \"Memory:DataMem\|mem\" is uninferred due to asynchronous read logic" {  } { { "../Memory/Memory.v" "mem" { Text "C:/Users/Usuario/Documents/Proyectos_RATT/Microprocesador_monociclo_segmentado/Memory/Memory.v" 15 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1709888416393 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RegisterFile:RegFile\|mem " "RAM logic \"RegisterFile:RegFile\|mem\" is uninferred due to asynchronous read logic" {  } { { "../RegisterFile/RegisterFile.v" "mem" { Text "C:/Users/Usuario/Documents/Proyectos_RATT/Microprocesador_monociclo_segmentado/RegisterFile/RegisterFile.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1709888416393 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "BranchPredictor:B_Predictor\|pht " "RAM logic \"BranchPredictor:B_Predictor\|pht\" is uninferred due to inappropriate RAM size" {  } { { "../BranchPredictor/BranchPredictor.v" "pht" { Text "C:/Users/Usuario/Documents/Proyectos_RATT/Microprocesador_monociclo_segmentado/BranchPredictor/BranchPredictor.v" 22 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1709888416393 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "BranchPredictor:B_Predictor\|instr_pc " "RAM logic \"BranchPredictor:B_Predictor\|instr_pc\" is uninferred due to asynchronous read logic" {  } { { "../BranchPredictor/BranchPredictor.v" "instr_pc" { Text "C:/Users/Usuario/Documents/Proyectos_RATT/Microprocesador_monociclo_segmentado/BranchPredictor/BranchPredictor.v" 21 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1709888416393 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "IMemory:Instr_Mem\|mem " "RAM logic \"IMemory:Instr_Mem\|mem\" is uninferred due to asynchronous read logic" {  } { { "../IMemory/IMemory.v" "mem" { Text "C:/Users/Usuario/Documents/Proyectos_RATT/Microprocesador_monociclo_segmentado/IMemory/IMemory.v" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1709888416393 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "BranchPredictor:B_Predictor\|target_buffer " "RAM logic \"BranchPredictor:B_Predictor\|target_buffer\" is uninferred due to asynchronous read logic" {  } { { "../BranchPredictor/BranchPredictor.v" "target_buffer" { Text "C:/Users/Usuario/Documents/Proyectos_RATT/Microprocesador_monociclo_segmentado/BranchPredictor/BranchPredictor.v" 23 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1709888416393 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1709888416393 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Usuario/Documents/Proyectos_RATT/Microprocesador_monociclo_segmentado/Monociclo/db/Monociclo.ram0_IMemory_b32d8800.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Usuario/Documents/Proyectos_RATT/Microprocesador_monociclo_segmentado/Monociclo/db/Monociclo.ram0_IMemory_b32d8800.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1709888416395 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Usuario/Documents/Proyectos_RATT/Microprocesador_monociclo_segmentado/Monociclo/db/Monociclo.ram0_RegisterFile_a34c3c8.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Usuario/Documents/Proyectos_RATT/Microprocesador_monociclo_segmentado/Monociclo/db/Monociclo.ram0_RegisterFile_a34c3c8.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1709888417113 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RegisterFile:RegFile\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RegisterFile:RegFile\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1709888418109 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 64 " "Parameter WIDTH_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1709888418109 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1709888418109 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1709888418109 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 64 " "Parameter WIDTH_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1709888418109 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1709888418109 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1709888418109 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1709888418109 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1709888418109 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1709888418109 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1709888418109 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1709888418109 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1709888418109 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1709888418109 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Monociclo.ram0_RegisterFile_a34c3c8.hdl.mif " "Parameter INIT_FILE set to db/Monociclo.ram0_RegisterFile_a34c3c8.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1709888418109 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1709888418109 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1709888418109 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RegisterFile:RegFile\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"RegisterFile:RegFile\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709888418240 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RegisterFile:RegFile\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"RegisterFile:RegFile\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709888418240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 64 " "Parameter \"WIDTH_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709888418240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709888418240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709888418240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 64 " "Parameter \"WIDTH_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709888418240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709888418240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709888418240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709888418240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709888418240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709888418240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709888418240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709888418240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709888418240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709888418240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Monociclo.ram0_RegisterFile_a34c3c8.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Monociclo.ram0_RegisterFile_a34c3c8.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709888418240 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1709888418240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mmh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mmh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mmh1 " "Found entity 1: altsyncram_mmh1" {  } { { "db/altsyncram_mmh1.tdf" "" { Text "C:/Users/Usuario/Documents/Proyectos_RATT/Microprocesador_monociclo_segmentado/Monociclo/db/altsyncram_mmh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709888418290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709888418290 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1709888421681 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Usuario/Documents/Proyectos_RATT/Microprocesador_monociclo_segmentado/Monociclo/output_files/Monociclo.map.smsg " "Generated suppressed messages file C:/Users/Usuario/Documents/Proyectos_RATT/Microprocesador_monociclo_segmentado/Monociclo/output_files/Monociclo.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709888427031 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1709888427327 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709888427327 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11728 " "Implemented 11728 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1709888427755 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1709888427755 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11598 " "Implemented 11598 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1709888427755 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1709888427755 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1709888427755 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4910 " "Peak virtual memory: 4910 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709888427786 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 08 03:00:27 2024 " "Processing ended: Fri Mar 08 03:00:27 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709888427786 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709888427786 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709888427786 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1709888427786 ""}
