
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.119848                       # Number of seconds simulated
sim_ticks                                119848257347                       # Number of ticks simulated
final_tick                               1177707078660                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 121649                       # Simulator instruction rate (inst/s)
host_op_rate                                   156725                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3380174                       # Simulator tick rate (ticks/s)
host_mem_usage                               16938216                       # Number of bytes of host memory used
host_seconds                                 35456.24                       # Real time elapsed on the host
sim_insts                                  4313231054                       # Number of instructions simulated
sim_ops                                    5556867984                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1622272                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1460992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       408704                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       819584                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4318208                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6656                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1684992                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1684992                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        12674                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        11414                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         3193                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         6403                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 33736                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           13164                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                13164                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10680                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     13536050                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14952                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     12190348                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        14952                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      3410179                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        14952                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      6838514                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                36030628                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10680                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14952                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        14952                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        14952                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              55537                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          14059378                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               14059378                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          14059378                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10680                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     13536050                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14952                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     12190348                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        14952                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      3410179                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        14952                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      6838514                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               50090007                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               143875460                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23177914                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19087306                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1932840                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9456345                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8672743                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2437227                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87806                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104496745                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128068439                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23177914                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11109970                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27194805                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6264848                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5176152                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12105976                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1573323                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    141167675                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.105045                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.546776                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       113972870     80.74%     80.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2784418      1.97%     82.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2361598      1.67%     84.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2380123      1.69%     86.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2271665      1.61%     87.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1125032      0.80%     88.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          780087      0.55%     89.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1978795      1.40%     90.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13513087      9.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    141167675                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.161097                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.890134                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103324240                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6594011                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26846297                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       109584                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4293534                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3731336                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6440                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154463038                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        50979                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4293534                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103840430                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        4052086                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1381048                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26429672                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1170897                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153014265                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         2347                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        402033                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       623959                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        18536                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214079423                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713213270                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713213270                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45820198                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33603                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17581                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3809892                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15185606                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7901900                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       309990                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1697694                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149150180                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33602                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139216103                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       108292                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25186294                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57117475                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1558                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    141167675                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.986176                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.583403                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     83775458     59.34%     59.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23727712     16.81%     76.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11961173      8.47%     84.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7815784      5.54%     90.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6907724      4.89%     95.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2701808      1.91%     96.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3063187      2.17%     99.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1118997      0.79%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        95832      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    141167675                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         976987     74.83%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        156248     11.97%     86.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       172407     13.20%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114980836     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2013643      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14360671     10.32%     94.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7844931      5.64%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139216103                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.967615                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1305642                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009379                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    421013815                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174370754                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135104338                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140521745                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       202307                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2973477                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1328                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          689                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       160230                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          584                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4293534                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3367281                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       253289                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149183782                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1164972                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15185606                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7901900                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17580                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        201868                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13094                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          689                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1149775                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1085106                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2234881                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136842418                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14112000                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2373685                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21955294                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19296751                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7843294                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.951117                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135110688                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135104338                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81539793                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221183316                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.939037                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368653                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26770416                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1957903                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    136874141                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.894412                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.710776                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     87771923     64.13%     64.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22507298     16.44%     80.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10810045      7.90%     88.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4816124      3.52%     91.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3766442      2.75%     94.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1538778      1.12%     95.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1563832      1.14%     97.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1094086      0.80%     97.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3005613      2.20%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    136874141                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3005613                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           283060860                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302678494                       # The number of ROB writes
system.switch_cpus0.timesIdled                  56390                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2707785                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.438755                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.438755                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.695046                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.695046                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618389088                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186427078                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145844911                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               143875460                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21128208                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18514640                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1647330                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10470230                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10194051                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1470160                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        51644                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    111398060                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             117447318                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21128208                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11664211                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             23885049                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5385207                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       1931599                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12697980                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1039683                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    140942966                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.947606                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.316899                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       117057917     83.05%     83.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1201467      0.85%     83.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2194956      1.56%     85.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1846126      1.31%     86.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3380275      2.40%     89.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3657431      2.59%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          796208      0.56%     92.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          625593      0.44%     92.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10182993      7.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    140942966                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.146851                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.816312                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       110542617                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      2968638                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         23685017                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23344                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3723349                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      2267641                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4915                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     132519948                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1321                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3723349                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       110985467                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1441434                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       747599                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23254214                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       790902                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     131569353                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         83510                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       474885                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    174733438                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    596957587                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    596957587                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    140946285                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        33787148                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        18770                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         9390                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2519117                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     21907859                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      4249844                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        75525                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       945774                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         130021750                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        18768                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        122154556                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        99081                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     21553395                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     46275079                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    140942966                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.866695                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.477874                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     90104075     63.93%     63.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     20704169     14.69%     78.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10385555      7.37%     85.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6826422      4.84%     90.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7111188      5.05%     95.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3677473      2.61%     98.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1648164      1.17%     99.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       408450      0.29%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        77470      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    140942966                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         305661     60.07%     60.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     60.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     60.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     60.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     60.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     60.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     60.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     60.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     60.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     60.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     60.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     60.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     60.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     60.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     60.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     60.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     60.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     60.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     60.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     60.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     60.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     60.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     60.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     60.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     60.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     60.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     60.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     60.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     60.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        126834     24.93%     84.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        76366     15.01%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     96419522     78.93%     78.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1022647      0.84%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         9380      0.01%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     20483723     16.77%     96.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      4219284      3.45%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     122154556                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.849030                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             508861                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004166                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    385860020                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    151594204                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    119391812                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     122663417                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       225538                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3957733                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           67                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          291                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       130427                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3723349                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         987379                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        48442                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    130040518                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        45752                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     21907859                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      4249844                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         9390                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         32136                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          188                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          291                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       796857                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       979235                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1776092                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    120839762                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     20166164                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1314794                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            24385237                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18613941                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           4219073                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.839891                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             119499299                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            119391812                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         68958422                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        163698997                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.829827                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.421251                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     94703686                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    107571096                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     22470334                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        18756                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1651814                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    137219616                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.783934                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.660037                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     97266999     70.88%     70.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     15503789     11.30%     82.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11206918      8.17%     90.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2507034      1.83%     92.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2851598      2.08%     94.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1010980      0.74%     94.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      4227744      3.08%     98.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       851819      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1792735      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    137219616                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     94703686                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     107571096                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              22069543                       # Number of memory references committed
system.switch_cpus1.commit.loads             17950126                       # Number of loads committed
system.switch_cpus1.commit.membars               9378                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16845843                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         93901362                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1453480                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1792735                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           265468311                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          263806298                       # The number of ROB writes
system.switch_cpus1.timesIdled                  37425                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2932494                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           94703686                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            107571096                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     94703686                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.519217                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.519217                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.658234                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.658234                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       559076496                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      156837403                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      139031929                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         18756                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               143875460                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        24165513                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19593990                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2063833                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9730271                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9286821                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2598324                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        95755                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    105483641                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             132144566                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           24165513                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11885145                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             29065501                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6720994                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       2633454                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12322166                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1619865                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    141813441                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.140357                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.544478                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       112747940     79.50%     79.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2039581      1.44%     80.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3741137      2.64%     83.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3395453      2.39%     85.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2163268      1.53%     87.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1774557      1.25%     88.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1027479      0.72%     89.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1073168      0.76%     90.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13850858      9.77%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    141813441                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.167961                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.918465                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       104414115                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4035456                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         28690256                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        48737                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4624871                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4180778                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         5978                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     159837202                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        47286                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4624871                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       105261144                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1100784                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1737035                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27873025                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1216576                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     158048113                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           28                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        231519                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       525056                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    223551663                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    735933100                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    735933100                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    176953193                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        46598378                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        34847                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17424                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4371960                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14977145                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7439088                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        84114                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1667195                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         155056521                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34848                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        144102935                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       163208                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     27204505                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     59624474                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    141813441                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.016144                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.561120                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     81462637     57.44%     57.44% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     24832705     17.51%     74.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     13058743      9.21%     84.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7551776      5.33%     89.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8353991      5.89%     95.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3101741      2.19%     97.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2756743      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       528551      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       166554      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    141813441                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         577481     68.88%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        118807     14.17%     83.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       142072     16.95%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    121344523     84.21%     84.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2038555      1.41%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17423      0.01%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13302204      9.23%     94.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7400230      5.14%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     144102935                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.001581                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             838360                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005818                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    431020875                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    182296089                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    140932399                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     144941295                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       278972                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3441551                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          215                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       131372                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4624871                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         711924                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       109496                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    155091369                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        62105                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14977145                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7439088                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17424                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         94868                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          215                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1147471                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1154894                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2302365                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    141724865                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12776615                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2378066                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20176487                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20167483                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7399872                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.985052                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             141062334                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            140932399                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         82226618                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        230936693                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.979544                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.356057                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    103057093                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    126893344                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     28198382                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34848                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2083995                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    137188570                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.924956                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.694730                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     84990584     61.95%     61.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24178441     17.62%     79.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     12013311      8.76%     88.33% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4087490      2.98%     91.31% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      5031031      3.67%     94.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1763180      1.29%     96.26% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1241630      0.91%     97.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1027217      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2855686      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    137188570                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    103057093                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     126893344                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18843295                       # Number of memory references committed
system.switch_cpus2.commit.loads             11535586                       # Number of loads committed
system.switch_cpus2.commit.membars              17424                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18315672                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        114321140                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2617143                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2855686                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           289424610                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          314808570                       # The number of ROB writes
system.switch_cpus2.timesIdled                  43732                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2062019                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          103057093                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            126893344                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    103057093                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.396075                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.396075                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.716294                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.716294                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       638126422                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      197266278                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      148997221                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34848                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               143875460                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        22265918                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     18354011                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1987188                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9154943                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         8541880                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2337671                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        88139                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    108509341                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             122295510                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           22265918                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     10879551                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             25567777                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5877685                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       3267435                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12588339                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1645035                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    141201852                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.063566                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.483699                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       115634075     81.89%     81.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1332443      0.94%     82.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1885955      1.34%     84.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2469781      1.75%     85.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2768677      1.96%     87.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2060518      1.46%     89.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1186912      0.84%     90.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1742934      1.23%     91.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        12120557      8.58%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    141201852                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.154758                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.850010                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       107314422                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      4861420                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         25110755                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        58191                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3857063                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3557397                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          243                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     147584888                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1326                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3857063                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       108056857                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1062047                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      2469387                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         24429419                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1327073                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     146604609                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          671                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        266778                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       549335                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents          513                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    204437451                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    684909221                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    684909221                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    167110770                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        37326629                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        38834                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        22521                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          4008252                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     13936799                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7241315                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       119791                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1577546                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         142494427                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        38798                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        133378890                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        27165                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     20463845                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     48256076                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6174                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    141201852                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.944597                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.505111                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     84757112     60.03%     60.03% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     22736400     16.10%     76.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12596794      8.92%     85.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8118921      5.75%     90.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7453585      5.28%     96.08% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2970268      2.10%     98.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1804236      1.28%     99.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       515245      0.36%     99.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       249291      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    141201852                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          64179     22.75%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         94188     33.38%     56.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       123766     43.87%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    111977864     83.95%     83.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2033689      1.52%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16313      0.01%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12165906      9.12%     94.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7185118      5.39%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     133378890                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.927044                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             282133                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002115                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    408268929                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    162997397                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    130829495                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     133661023                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       325645                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2909246                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          147                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          327                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       173029                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           97                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3857063                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         800427                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       108623                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    142533225                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1342706                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     13936799                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7241315                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        22486                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         82899                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          327                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1168757                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1121103                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2289860                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    131574644                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12000006                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1804245                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            19183587                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18438066                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7183581                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.914504                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             130829754                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            130829495                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         76637563                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        208181251                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.909325                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.368129                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     97868366                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    120284463                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     22257154                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        32624                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2019790                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    137344789                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.875785                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.682966                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     88586553     64.50%     64.50% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     23441624     17.07%     81.57% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9208923      6.70%     88.27% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4738598      3.45%     91.72% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4133604      3.01%     94.73% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1986455      1.45%     96.18% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1719885      1.25%     97.43% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       809978      0.59%     98.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2719169      1.98%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    137344789                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     97868366                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     120284463                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18095835                       # Number of memory references committed
system.switch_cpus3.commit.loads             11027549                       # Number of loads committed
system.switch_cpus3.commit.membars              16312                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17251579                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        108420156                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2454317                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2719169                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           277167237                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          288940375                       # The number of ROB writes
system.switch_cpus3.timesIdled                  45625                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                2673608                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           97868366                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            120284463                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     97868366                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      1.470092                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.470092                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.680230                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.680230                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       592878687                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      181518634                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      138242439                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         32624                       # number of misc regfile writes
system.l20.replacements                         12684                       # number of replacements
system.l20.tagsinuse                            16384                       # Cycle average of tags in use
system.l20.total_refs                          790262                       # Total number of references to valid blocks.
system.l20.sampled_refs                         29068                       # Sample count of references to valid blocks.
system.l20.avg_refs                         27.186666                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          356.671333                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     8.978314                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  6079.226852                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst             0.346731                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          9938.776771                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.021769                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000548                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.371047                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000021                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.606615                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        84706                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  84706                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           22155                       # number of Writeback hits
system.l20.Writeback_hits::total                22155                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        84706                       # number of demand (read+write) hits
system.l20.demand_hits::total                   84706                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        84706                       # number of overall hits
system.l20.overall_hits::total                  84706                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        12674                       # number of ReadReq misses
system.l20.ReadReq_misses::total                12684                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        12674                       # number of demand (read+write) misses
system.l20.demand_misses::total                 12684                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        12674                       # number of overall misses
system.l20.overall_misses::total                12684                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2737626                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   3787034600                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     3789772226                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2737626                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   3787034600                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      3789772226                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2737626                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   3787034600                       # number of overall miss cycles
system.l20.overall_miss_latency::total     3789772226                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        97380                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              97390                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        22155                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            22155                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        97380                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               97390                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        97380                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              97390                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.130150                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.130239                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.130150                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.130239                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.130150                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.130239                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 273762.600000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 298803.424333                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 298783.682277                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 273762.600000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 298803.424333                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 298783.682277                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 273762.600000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 298803.424333                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 298783.682277                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4122                       # number of writebacks
system.l20.writebacks::total                     4122                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        12674                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           12684                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        12674                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            12684                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        12674                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           12684                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2099005                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2977439320                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2979538325                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2099005                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2977439320                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2979538325                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2099005                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2977439320                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2979538325                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.130150                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.130239                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.130150                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.130239                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.130150                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.130239                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 209900.500000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 234924.989743                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 234905.260564                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 209900.500000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 234924.989743                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 234905.260564                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 209900.500000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 234924.989743                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 234905.260564                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         11428                       # number of replacements
system.l21.tagsinuse                            16384                       # Cycle average of tags in use
system.l21.total_refs                          218571                       # Total number of references to valid blocks.
system.l21.sampled_refs                         27812                       # Sample count of references to valid blocks.
system.l21.avg_refs                          7.858874                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          978.573690                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    13.445674                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  5707.102721                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          9684.877915                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.059727                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000821                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.348334                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.591118                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        35414                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  35414                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           10913                       # number of Writeback hits
system.l21.Writeback_hits::total                10913                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        35414                       # number of demand (read+write) hits
system.l21.demand_hits::total                   35414                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        35414                       # number of overall hits
system.l21.overall_hits::total                  35414                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        11414                       # number of ReadReq misses
system.l21.ReadReq_misses::total                11428                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        11414                       # number of demand (read+write) misses
system.l21.demand_misses::total                 11428                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        11414                       # number of overall misses
system.l21.overall_misses::total                11428                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      4612630                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   3750181440                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     3754794070                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      4612630                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   3750181440                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      3754794070                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      4612630                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   3750181440                       # number of overall miss cycles
system.l21.overall_miss_latency::total     3754794070                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        46828                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              46842                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        10913                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            10913                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        46828                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               46842                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        46828                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              46842                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.243743                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.243969                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.243743                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.243969                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.243743                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.243969                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 329473.571429                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 328559.789732                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 328560.909170                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 329473.571429                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 328559.789732                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 328560.909170                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 329473.571429                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 328559.789732                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 328560.909170                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                1950                       # number of writebacks
system.l21.writebacks::total                     1950                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        11414                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           11428                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        11414                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            11428                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        11414                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           11428                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      3717660                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   3020132514                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   3023850174                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      3717660                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   3020132514                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   3023850174                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      3717660                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   3020132514                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   3023850174                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.243743                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.243969                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.243743                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.243969                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.243743                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.243969                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 265547.142857                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 264598.958647                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 264600.120231                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 265547.142857                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 264598.958647                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 264600.120231                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 265547.142857                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 264598.958647                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 264600.120231                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          3207                       # number of replacements
system.l22.tagsinuse                            16384                       # Cycle average of tags in use
system.l22.total_refs                          429873                       # Total number of references to valid blocks.
system.l22.sampled_refs                         19591                       # Sample count of references to valid blocks.
system.l22.avg_refs                         21.942371                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks         1054.889397                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    13.996692                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1605.327669                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst             0.758986                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data         13709.027255                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.064385                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000854                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.097981                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.000046                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.836733                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        36943                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  36943                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           11023                       # number of Writeback hits
system.l22.Writeback_hits::total                11023                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        36943                       # number of demand (read+write) hits
system.l22.demand_hits::total                   36943                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        36943                       # number of overall hits
system.l22.overall_hits::total                  36943                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         3193                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 3207                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         3193                       # number of demand (read+write) misses
system.l22.demand_misses::total                  3207                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         3193                       # number of overall misses
system.l22.overall_misses::total                 3207                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      4189886                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    949596041                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      953785927                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      4189886                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    949596041                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       953785927                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      4189886                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    949596041                       # number of overall miss cycles
system.l22.overall_miss_latency::total      953785927                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        40136                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              40150                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        11023                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            11023                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        40136                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               40150                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        40136                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              40150                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.079555                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.079875                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.079555                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.079875                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.079555                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.079875                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 299277.571429                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 297399.323833                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 297407.523230                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 299277.571429                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 297399.323833                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 297407.523230                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 299277.571429                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 297399.323833                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 297407.523230                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                2596                       # number of writebacks
system.l22.writebacks::total                     2596                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         3193                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            3207                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         3193                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             3207                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         3193                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            3207                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      3295408                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    745628154                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    748923562                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      3295408                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    745628154                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    748923562                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      3295408                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    745628154                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    748923562                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.079555                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.079875                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.079555                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.079875                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.079555                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.079875                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 235386.285714                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 233519.622299                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 233527.771126                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 235386.285714                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 233519.622299                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 233527.771126                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 235386.285714                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 233519.622299                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 233527.771126                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          6417                       # number of replacements
system.l23.tagsinuse                     16383.984945                       # Cycle average of tags in use
system.l23.total_refs                          647804                       # Total number of references to valid blocks.
system.l23.sampled_refs                         22801                       # Sample count of references to valid blocks.
system.l23.avg_refs                         28.411210                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks         2176.450876                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    13.995900                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  3180.394518                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data         11013.143652                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.132840                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000854                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.194116                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.672189                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999999                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        44803                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  44803                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           25944                       # number of Writeback hits
system.l23.Writeback_hits::total                25944                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        44803                       # number of demand (read+write) hits
system.l23.demand_hits::total                   44803                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        44803                       # number of overall hits
system.l23.overall_hits::total                  44803                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         6400                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 6414                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            3                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  3                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         6403                       # number of demand (read+write) misses
system.l23.demand_misses::total                  6417                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         6403                       # number of overall misses
system.l23.overall_misses::total                 6417                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      4540265                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   2074883122                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     2079423387                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data       950760                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total       950760                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      4540265                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   2075833882                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      2080374147                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      4540265                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   2075833882                       # number of overall miss cycles
system.l23.overall_miss_latency::total     2080374147                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           14                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        51203                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              51217                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        25944                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            25944                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            3                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        51206                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               51220                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        51206                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              51220                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.124993                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.125232                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.125044                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.125283                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.125044                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.125283                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 324304.642857                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 324200.487812                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 324200.715154                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data       316920                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total       316920                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 324304.642857                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 324197.076683                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 324197.311360                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 324304.642857                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 324197.076683                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 324197.311360                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                4496                       # number of writebacks
system.l23.writebacks::total                     4496                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         6400                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            6414                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            3                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             3                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         6403                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             6417                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         6403                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            6417                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      3646610                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   1665801056                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   1669447666                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data       759360                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total       759360                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      3646610                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   1666560416                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   1670207026                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      3646610                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   1666560416                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   1670207026                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.124993                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.125232                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.125044                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.125283                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.125044                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.125283                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 260472.142857                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 260281.415000                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 260281.831307                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data       253120                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total       253120                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 260472.142857                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 260278.059660                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 260278.483092                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 260472.142857                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 260278.059660                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 260278.483092                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.645383                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012113627                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840206.594545                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.645383                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015457                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.880842                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12105966                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12105966                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12105966                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12105966                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12105966                       # number of overall hits
system.cpu0.icache.overall_hits::total       12105966                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2925626                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2925626                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2925626                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2925626                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2925626                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2925626                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12105976                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12105976                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12105976                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12105976                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12105976                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12105976                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 292562.600000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 292562.600000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 292562.600000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 292562.600000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 292562.600000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 292562.600000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2820626                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2820626                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2820626                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2820626                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2820626                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2820626                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 282062.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 282062.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 282062.600000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 282062.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 282062.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 282062.600000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 97380                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191225721                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 97636                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1958.557510                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.502655                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.497345                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916026                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083974                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10961297                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10961297                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709430                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709430                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17150                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17150                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18670727                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18670727                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18670727                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18670727                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       403978                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       403978                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           95                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           95                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       404073                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        404073                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       404073                       # number of overall misses
system.cpu0.dcache.overall_misses::total       404073                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  41924023295                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  41924023295                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     15112161                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     15112161                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  41939135456                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  41939135456                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  41939135456                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  41939135456                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11365275                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11365275                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17150                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17150                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19074800                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19074800                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19074800                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19074800                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.035545                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.035545                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021184                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021184                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021184                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021184                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 103777.986165                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 103777.986165                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 159075.378947                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 159075.378947                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 103790.986916                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 103790.986916                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 103790.986916                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 103790.986916                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        22155                       # number of writebacks
system.cpu0.dcache.writebacks::total            22155                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       306598                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       306598                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           95                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           95                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       306693                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       306693                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       306693                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       306693                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        97380                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        97380                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        97380                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        97380                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        97380                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        97380                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   9529994991                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   9529994991                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   9529994991                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   9529994991                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   9529994991                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   9529994991                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008568                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008568                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005105                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005105                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005105                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005105                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 97863.986352                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 97863.986352                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 97863.986352                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 97863.986352                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 97863.986352                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 97863.986352                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               540.992635                       # Cycle average of tags in use
system.cpu1.icache.total_refs               924163954                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1708251.301294                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.992635                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022424                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.866975                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12697964                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12697964                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12697964                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12697964                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12697964                       # number of overall hits
system.cpu1.icache.overall_hits::total       12697964                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      5397881                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5397881                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      5397881                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5397881                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      5397881                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5397881                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12697980                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12697980                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12697980                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12697980                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12697980                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12697980                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 337367.562500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 337367.562500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 337367.562500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 337367.562500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 337367.562500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 337367.562500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4728830                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4728830                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4728830                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4728830                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4728830                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4728830                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 337773.571429                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 337773.571429                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 337773.571429                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 337773.571429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 337773.571429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 337773.571429                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 46828                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               227341493                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 47084                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4828.423520                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   211.854963                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    44.145037                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.827558                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.172442                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     18252876                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       18252876                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4100645                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4100645                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         9390                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         9390                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         9378                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         9378                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     22353521                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        22353521                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     22353521                       # number of overall hits
system.cpu1.dcache.overall_hits::total       22353521                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       171335                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       171335                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       171335                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        171335                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       171335                       # number of overall misses
system.cpu1.dcache.overall_misses::total       171335                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  28248004705                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  28248004705                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  28248004705                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  28248004705                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  28248004705                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  28248004705                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     18424211                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18424211                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4100645                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4100645                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         9390                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         9390                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         9378                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         9378                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     22524856                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     22524856                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     22524856                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     22524856                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009299                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009299                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007606                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007606                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007606                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007606                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 164870.018998                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 164870.018998                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 164870.018998                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 164870.018998                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 164870.018998                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 164870.018998                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10913                       # number of writebacks
system.cpu1.dcache.writebacks::total            10913                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       124507                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       124507                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       124507                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       124507                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       124507                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       124507                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        46828                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        46828                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        46828                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        46828                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        46828                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        46828                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   6151767968                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6151767968                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   6151767968                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6151767968                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   6151767968                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6151767968                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002542                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002542                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002079                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002079                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002079                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002079                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 131369.436406                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 131369.436406                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 131369.436406                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 131369.436406                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 131369.436406                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 131369.436406                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.996685                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1015282023                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2192833.742981                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.996685                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022431                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12322149                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12322149                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12322149                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12322149                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12322149                       # number of overall hits
system.cpu2.icache.overall_hits::total       12322149                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      5167659                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      5167659                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      5167659                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      5167659                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      5167659                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      5167659                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12322166                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12322166                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12322166                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12322166                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12322166                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12322166                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 303979.941176                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 303979.941176                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 303979.941176                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 303979.941176                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 303979.941176                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 303979.941176                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      4306086                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4306086                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      4306086                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4306086                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      4306086                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4306086                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 307577.571429                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 307577.571429                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 307577.571429                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 307577.571429                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 307577.571429                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 307577.571429                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 40135                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               169018946                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 40391                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4184.569483                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.884379                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.115621                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.905798                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.094202                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9610899                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9610899                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7273435                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7273435                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17424                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17424                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17424                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17424                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16884334                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16884334                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16884334                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16884334                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       121463                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       121463                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       121463                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        121463                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       121463                       # number of overall misses
system.cpu2.dcache.overall_misses::total       121463                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  13417158760                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  13417158760                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  13417158760                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  13417158760                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  13417158760                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  13417158760                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9732362                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9732362                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7273435                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7273435                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17424                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17424                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17424                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17424                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17005797                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17005797                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17005797                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17005797                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.012480                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012480                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007142                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007142                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007142                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007142                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 110462.929122                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 110462.929122                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 110462.929122                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 110462.929122                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 110462.929122                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 110462.929122                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        11023                       # number of writebacks
system.cpu2.dcache.writebacks::total            11023                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        81327                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        81327                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        81327                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        81327                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        81327                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        81327                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        40136                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        40136                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        40136                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        40136                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        40136                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        40136                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3380266138                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3380266138                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3380266138                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3380266138                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3380266138                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3380266138                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004124                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004124                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002360                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002360                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002360                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002360                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 84220.304415                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 84220.304415                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 84220.304415                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 84220.304415                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 84220.304415                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 84220.304415                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               496.995892                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1015811743                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2043886.806841                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.995892                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.022429                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12588322                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12588322                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12588322                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12588322                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12588322                       # number of overall hits
system.cpu3.icache.overall_hits::total       12588322                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      5402538                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      5402538                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      5402538                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      5402538                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      5402538                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      5402538                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12588339                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12588339                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12588339                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12588339                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12588339                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12588339                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 317796.352941                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 317796.352941                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 317796.352941                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 317796.352941                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 317796.352941                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 317796.352941                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      4656465                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      4656465                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      4656465                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      4656465                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      4656465                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      4656465                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 332604.642857                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 332604.642857                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 332604.642857                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 332604.642857                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 332604.642857                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 332604.642857                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 51206                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               172469131                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 51462                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3351.388034                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.216047                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.783953                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.911000                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.089000                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      8935179                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8935179                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7031261                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7031261                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17218                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17218                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16312                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16312                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     15966440                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15966440                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     15966440                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15966440                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       149054                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       149054                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         3414                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3414                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       152468                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        152468                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       152468                       # number of overall misses
system.cpu3.dcache.overall_misses::total       152468                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  17508418688                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  17508418688                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    880031808                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    880031808                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  18388450496                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  18388450496                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  18388450496                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  18388450496                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9084233                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9084233                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7034675                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7034675                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17218                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17218                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16312                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16312                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16118908                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16118908                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16118908                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16118908                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.016408                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.016408                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000485                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000485                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.009459                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.009459                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.009459                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.009459                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 117463.594992                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 117463.594992                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 257771.472759                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 257771.472759                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 120605.310596                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 120605.310596                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 120605.310596                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 120605.310596                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      1423783                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              6                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 237297.166667                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        25944                       # number of writebacks
system.cpu3.dcache.writebacks::total            25944                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        97851                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        97851                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         3411                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         3411                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       101262                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       101262                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       101262                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       101262                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        51203                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        51203                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        51206                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        51206                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        51206                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        51206                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   5059479368                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   5059479368                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       975660                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       975660                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   5060455028                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   5060455028                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   5060455028                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   5060455028                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005636                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005636                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003177                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003177                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003177                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003177                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 98812.166631                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 98812.166631                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data       325220                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total       325220                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 98825.431160                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 98825.431160                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 98825.431160                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 98825.431160                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
