
sed nuevo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000066b0  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003f4  08006850  08006850  00016850  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006c44  08006c44  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  08006c44  08006c44  00016c44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006c4c  08006c4c  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006c4c  08006c4c  00016c4c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006c50  08006c50  00016c50  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08006c54  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000138  200001e0  08006e30  000201e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000318  08006e30  00020318  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c270  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001e3e  00000000  00000000  0002c47c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c48  00000000  00000000  0002e2c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000b50  00000000  00000000  0002ef08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017f83  00000000  00000000  0002fa58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d902  00000000  00000000  000479db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00098eea  00000000  00000000  000552dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000ee1c7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004344  00000000  00000000  000ee218  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e0 	.word	0x200001e0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08006838 	.word	0x08006838

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e4 	.word	0x200001e4
 80001dc:	08006838 	.word	0x08006838

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bcc:	f000 b974 	b.w	8000eb8 <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9d08      	ldr	r5, [sp, #32]
 8000bee:	4604      	mov	r4, r0
 8000bf0:	468e      	mov	lr, r1
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d14d      	bne.n	8000c92 <__udivmoddi4+0xaa>
 8000bf6:	428a      	cmp	r2, r1
 8000bf8:	4694      	mov	ip, r2
 8000bfa:	d969      	bls.n	8000cd0 <__udivmoddi4+0xe8>
 8000bfc:	fab2 f282 	clz	r2, r2
 8000c00:	b152      	cbz	r2, 8000c18 <__udivmoddi4+0x30>
 8000c02:	fa01 f302 	lsl.w	r3, r1, r2
 8000c06:	f1c2 0120 	rsb	r1, r2, #32
 8000c0a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c0e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c12:	ea41 0e03 	orr.w	lr, r1, r3
 8000c16:	4094      	lsls	r4, r2
 8000c18:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c1c:	0c21      	lsrs	r1, r4, #16
 8000c1e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c22:	fa1f f78c 	uxth.w	r7, ip
 8000c26:	fb08 e316 	mls	r3, r8, r6, lr
 8000c2a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c2e:	fb06 f107 	mul.w	r1, r6, r7
 8000c32:	4299      	cmp	r1, r3
 8000c34:	d90a      	bls.n	8000c4c <__udivmoddi4+0x64>
 8000c36:	eb1c 0303 	adds.w	r3, ip, r3
 8000c3a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c3e:	f080 811f 	bcs.w	8000e80 <__udivmoddi4+0x298>
 8000c42:	4299      	cmp	r1, r3
 8000c44:	f240 811c 	bls.w	8000e80 <__udivmoddi4+0x298>
 8000c48:	3e02      	subs	r6, #2
 8000c4a:	4463      	add	r3, ip
 8000c4c:	1a5b      	subs	r3, r3, r1
 8000c4e:	b2a4      	uxth	r4, r4
 8000c50:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c54:	fb08 3310 	mls	r3, r8, r0, r3
 8000c58:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c5c:	fb00 f707 	mul.w	r7, r0, r7
 8000c60:	42a7      	cmp	r7, r4
 8000c62:	d90a      	bls.n	8000c7a <__udivmoddi4+0x92>
 8000c64:	eb1c 0404 	adds.w	r4, ip, r4
 8000c68:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c6c:	f080 810a 	bcs.w	8000e84 <__udivmoddi4+0x29c>
 8000c70:	42a7      	cmp	r7, r4
 8000c72:	f240 8107 	bls.w	8000e84 <__udivmoddi4+0x29c>
 8000c76:	4464      	add	r4, ip
 8000c78:	3802      	subs	r0, #2
 8000c7a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c7e:	1be4      	subs	r4, r4, r7
 8000c80:	2600      	movs	r6, #0
 8000c82:	b11d      	cbz	r5, 8000c8c <__udivmoddi4+0xa4>
 8000c84:	40d4      	lsrs	r4, r2
 8000c86:	2300      	movs	r3, #0
 8000c88:	e9c5 4300 	strd	r4, r3, [r5]
 8000c8c:	4631      	mov	r1, r6
 8000c8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c92:	428b      	cmp	r3, r1
 8000c94:	d909      	bls.n	8000caa <__udivmoddi4+0xc2>
 8000c96:	2d00      	cmp	r5, #0
 8000c98:	f000 80ef 	beq.w	8000e7a <__udivmoddi4+0x292>
 8000c9c:	2600      	movs	r6, #0
 8000c9e:	e9c5 0100 	strd	r0, r1, [r5]
 8000ca2:	4630      	mov	r0, r6
 8000ca4:	4631      	mov	r1, r6
 8000ca6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000caa:	fab3 f683 	clz	r6, r3
 8000cae:	2e00      	cmp	r6, #0
 8000cb0:	d14a      	bne.n	8000d48 <__udivmoddi4+0x160>
 8000cb2:	428b      	cmp	r3, r1
 8000cb4:	d302      	bcc.n	8000cbc <__udivmoddi4+0xd4>
 8000cb6:	4282      	cmp	r2, r0
 8000cb8:	f200 80f9 	bhi.w	8000eae <__udivmoddi4+0x2c6>
 8000cbc:	1a84      	subs	r4, r0, r2
 8000cbe:	eb61 0303 	sbc.w	r3, r1, r3
 8000cc2:	2001      	movs	r0, #1
 8000cc4:	469e      	mov	lr, r3
 8000cc6:	2d00      	cmp	r5, #0
 8000cc8:	d0e0      	beq.n	8000c8c <__udivmoddi4+0xa4>
 8000cca:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cce:	e7dd      	b.n	8000c8c <__udivmoddi4+0xa4>
 8000cd0:	b902      	cbnz	r2, 8000cd4 <__udivmoddi4+0xec>
 8000cd2:	deff      	udf	#255	; 0xff
 8000cd4:	fab2 f282 	clz	r2, r2
 8000cd8:	2a00      	cmp	r2, #0
 8000cda:	f040 8092 	bne.w	8000e02 <__udivmoddi4+0x21a>
 8000cde:	eba1 010c 	sub.w	r1, r1, ip
 8000ce2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ce6:	fa1f fe8c 	uxth.w	lr, ip
 8000cea:	2601      	movs	r6, #1
 8000cec:	0c20      	lsrs	r0, r4, #16
 8000cee:	fbb1 f3f7 	udiv	r3, r1, r7
 8000cf2:	fb07 1113 	mls	r1, r7, r3, r1
 8000cf6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000cfa:	fb0e f003 	mul.w	r0, lr, r3
 8000cfe:	4288      	cmp	r0, r1
 8000d00:	d908      	bls.n	8000d14 <__udivmoddi4+0x12c>
 8000d02:	eb1c 0101 	adds.w	r1, ip, r1
 8000d06:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d0a:	d202      	bcs.n	8000d12 <__udivmoddi4+0x12a>
 8000d0c:	4288      	cmp	r0, r1
 8000d0e:	f200 80cb 	bhi.w	8000ea8 <__udivmoddi4+0x2c0>
 8000d12:	4643      	mov	r3, r8
 8000d14:	1a09      	subs	r1, r1, r0
 8000d16:	b2a4      	uxth	r4, r4
 8000d18:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d1c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d20:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d24:	fb0e fe00 	mul.w	lr, lr, r0
 8000d28:	45a6      	cmp	lr, r4
 8000d2a:	d908      	bls.n	8000d3e <__udivmoddi4+0x156>
 8000d2c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d30:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d34:	d202      	bcs.n	8000d3c <__udivmoddi4+0x154>
 8000d36:	45a6      	cmp	lr, r4
 8000d38:	f200 80bb 	bhi.w	8000eb2 <__udivmoddi4+0x2ca>
 8000d3c:	4608      	mov	r0, r1
 8000d3e:	eba4 040e 	sub.w	r4, r4, lr
 8000d42:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d46:	e79c      	b.n	8000c82 <__udivmoddi4+0x9a>
 8000d48:	f1c6 0720 	rsb	r7, r6, #32
 8000d4c:	40b3      	lsls	r3, r6
 8000d4e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d52:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d56:	fa20 f407 	lsr.w	r4, r0, r7
 8000d5a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d5e:	431c      	orrs	r4, r3
 8000d60:	40f9      	lsrs	r1, r7
 8000d62:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d66:	fa00 f306 	lsl.w	r3, r0, r6
 8000d6a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d6e:	0c20      	lsrs	r0, r4, #16
 8000d70:	fa1f fe8c 	uxth.w	lr, ip
 8000d74:	fb09 1118 	mls	r1, r9, r8, r1
 8000d78:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d7c:	fb08 f00e 	mul.w	r0, r8, lr
 8000d80:	4288      	cmp	r0, r1
 8000d82:	fa02 f206 	lsl.w	r2, r2, r6
 8000d86:	d90b      	bls.n	8000da0 <__udivmoddi4+0x1b8>
 8000d88:	eb1c 0101 	adds.w	r1, ip, r1
 8000d8c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d90:	f080 8088 	bcs.w	8000ea4 <__udivmoddi4+0x2bc>
 8000d94:	4288      	cmp	r0, r1
 8000d96:	f240 8085 	bls.w	8000ea4 <__udivmoddi4+0x2bc>
 8000d9a:	f1a8 0802 	sub.w	r8, r8, #2
 8000d9e:	4461      	add	r1, ip
 8000da0:	1a09      	subs	r1, r1, r0
 8000da2:	b2a4      	uxth	r4, r4
 8000da4:	fbb1 f0f9 	udiv	r0, r1, r9
 8000da8:	fb09 1110 	mls	r1, r9, r0, r1
 8000dac:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000db0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000db4:	458e      	cmp	lr, r1
 8000db6:	d908      	bls.n	8000dca <__udivmoddi4+0x1e2>
 8000db8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dbc:	f100 34ff 	add.w	r4, r0, #4294967295
 8000dc0:	d26c      	bcs.n	8000e9c <__udivmoddi4+0x2b4>
 8000dc2:	458e      	cmp	lr, r1
 8000dc4:	d96a      	bls.n	8000e9c <__udivmoddi4+0x2b4>
 8000dc6:	3802      	subs	r0, #2
 8000dc8:	4461      	add	r1, ip
 8000dca:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dce:	fba0 9402 	umull	r9, r4, r0, r2
 8000dd2:	eba1 010e 	sub.w	r1, r1, lr
 8000dd6:	42a1      	cmp	r1, r4
 8000dd8:	46c8      	mov	r8, r9
 8000dda:	46a6      	mov	lr, r4
 8000ddc:	d356      	bcc.n	8000e8c <__udivmoddi4+0x2a4>
 8000dde:	d053      	beq.n	8000e88 <__udivmoddi4+0x2a0>
 8000de0:	b15d      	cbz	r5, 8000dfa <__udivmoddi4+0x212>
 8000de2:	ebb3 0208 	subs.w	r2, r3, r8
 8000de6:	eb61 010e 	sbc.w	r1, r1, lr
 8000dea:	fa01 f707 	lsl.w	r7, r1, r7
 8000dee:	fa22 f306 	lsr.w	r3, r2, r6
 8000df2:	40f1      	lsrs	r1, r6
 8000df4:	431f      	orrs	r7, r3
 8000df6:	e9c5 7100 	strd	r7, r1, [r5]
 8000dfa:	2600      	movs	r6, #0
 8000dfc:	4631      	mov	r1, r6
 8000dfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e02:	f1c2 0320 	rsb	r3, r2, #32
 8000e06:	40d8      	lsrs	r0, r3
 8000e08:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e0c:	fa21 f303 	lsr.w	r3, r1, r3
 8000e10:	4091      	lsls	r1, r2
 8000e12:	4301      	orrs	r1, r0
 8000e14:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e18:	fa1f fe8c 	uxth.w	lr, ip
 8000e1c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e20:	fb07 3610 	mls	r6, r7, r0, r3
 8000e24:	0c0b      	lsrs	r3, r1, #16
 8000e26:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e2a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e2e:	429e      	cmp	r6, r3
 8000e30:	fa04 f402 	lsl.w	r4, r4, r2
 8000e34:	d908      	bls.n	8000e48 <__udivmoddi4+0x260>
 8000e36:	eb1c 0303 	adds.w	r3, ip, r3
 8000e3a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e3e:	d22f      	bcs.n	8000ea0 <__udivmoddi4+0x2b8>
 8000e40:	429e      	cmp	r6, r3
 8000e42:	d92d      	bls.n	8000ea0 <__udivmoddi4+0x2b8>
 8000e44:	3802      	subs	r0, #2
 8000e46:	4463      	add	r3, ip
 8000e48:	1b9b      	subs	r3, r3, r6
 8000e4a:	b289      	uxth	r1, r1
 8000e4c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e50:	fb07 3316 	mls	r3, r7, r6, r3
 8000e54:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e58:	fb06 f30e 	mul.w	r3, r6, lr
 8000e5c:	428b      	cmp	r3, r1
 8000e5e:	d908      	bls.n	8000e72 <__udivmoddi4+0x28a>
 8000e60:	eb1c 0101 	adds.w	r1, ip, r1
 8000e64:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e68:	d216      	bcs.n	8000e98 <__udivmoddi4+0x2b0>
 8000e6a:	428b      	cmp	r3, r1
 8000e6c:	d914      	bls.n	8000e98 <__udivmoddi4+0x2b0>
 8000e6e:	3e02      	subs	r6, #2
 8000e70:	4461      	add	r1, ip
 8000e72:	1ac9      	subs	r1, r1, r3
 8000e74:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e78:	e738      	b.n	8000cec <__udivmoddi4+0x104>
 8000e7a:	462e      	mov	r6, r5
 8000e7c:	4628      	mov	r0, r5
 8000e7e:	e705      	b.n	8000c8c <__udivmoddi4+0xa4>
 8000e80:	4606      	mov	r6, r0
 8000e82:	e6e3      	b.n	8000c4c <__udivmoddi4+0x64>
 8000e84:	4618      	mov	r0, r3
 8000e86:	e6f8      	b.n	8000c7a <__udivmoddi4+0x92>
 8000e88:	454b      	cmp	r3, r9
 8000e8a:	d2a9      	bcs.n	8000de0 <__udivmoddi4+0x1f8>
 8000e8c:	ebb9 0802 	subs.w	r8, r9, r2
 8000e90:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000e94:	3801      	subs	r0, #1
 8000e96:	e7a3      	b.n	8000de0 <__udivmoddi4+0x1f8>
 8000e98:	4646      	mov	r6, r8
 8000e9a:	e7ea      	b.n	8000e72 <__udivmoddi4+0x28a>
 8000e9c:	4620      	mov	r0, r4
 8000e9e:	e794      	b.n	8000dca <__udivmoddi4+0x1e2>
 8000ea0:	4640      	mov	r0, r8
 8000ea2:	e7d1      	b.n	8000e48 <__udivmoddi4+0x260>
 8000ea4:	46d0      	mov	r8, sl
 8000ea6:	e77b      	b.n	8000da0 <__udivmoddi4+0x1b8>
 8000ea8:	3b02      	subs	r3, #2
 8000eaa:	4461      	add	r1, ip
 8000eac:	e732      	b.n	8000d14 <__udivmoddi4+0x12c>
 8000eae:	4630      	mov	r0, r6
 8000eb0:	e709      	b.n	8000cc6 <__udivmoddi4+0xde>
 8000eb2:	4464      	add	r4, ip
 8000eb4:	3802      	subs	r0, #2
 8000eb6:	e742      	b.n	8000d3e <__udivmoddi4+0x156>

08000eb8 <__aeabi_idiv0>:
 8000eb8:	4770      	bx	lr
 8000eba:	bf00      	nop
 8000ebc:	0000      	movs	r0, r0
	...

08000ec0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	b084      	sub	sp, #16
 8000ec4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ec6:	f000 fca1 	bl	800180c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000eca:	f000 f911 	bl	80010f0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ece:	f000 fa49 	bl	8001364 <MX_GPIO_Init>
  MX_DMA_Init();
 8000ed2:	f000 fa27 	bl	8001324 <MX_DMA_Init>
  MX_ADC1_Init();
 8000ed6:	f000 f975 	bl	80011c4 <MX_ADC1_Init>
  MX_TIM3_Init();
 8000eda:	f000 f9d5 	bl	8001288 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)AdcRaw, 2);
 8000ede:	2202      	movs	r2, #2
 8000ee0:	4979      	ldr	r1, [pc, #484]	; (80010c8 <main+0x208>)
 8000ee2:	487a      	ldr	r0, [pc, #488]	; (80010cc <main+0x20c>)
 8000ee4:	f000 fe58 	bl	8001b98 <HAL_ADC_Start_DMA>
  HAL_TIM_Base_Start(&htim3);
 8000ee8:	4879      	ldr	r0, [pc, #484]	; (80010d0 <main+0x210>)
 8000eea:	f002 fcb1 	bl	8003850 <HAL_TIM_Base_Start>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(AdcConvCmplt){
 8000eee:	4b79      	ldr	r3, [pc, #484]	; (80010d4 <main+0x214>)
 8000ef0:	781b      	ldrb	r3, [r3, #0]
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d046      	beq.n	8000f84 <main+0xc4>

		 double VrefInt = (VREFINT*ADCMAX)/AdcRaw[0];
 8000ef6:	4b74      	ldr	r3, [pc, #464]	; (80010c8 <main+0x208>)
 8000ef8:	881b      	ldrh	r3, [r3, #0]
 8000efa:	4618      	mov	r0, r3
 8000efc:	f7ff fb1a 	bl	8000534 <__aeabi_i2d>
 8000f00:	4602      	mov	r2, r0
 8000f02:	460b      	mov	r3, r1
 8000f04:	a168      	add	r1, pc, #416	; (adr r1, 80010a8 <main+0x1e8>)
 8000f06:	e9d1 0100 	ldrd	r0, r1, [r1]
 8000f0a:	f7ff fca7 	bl	800085c <__aeabi_ddiv>
 8000f0e:	4602      	mov	r2, r0
 8000f10:	460b      	mov	r3, r1
 8000f12:	e9c7 2302 	strd	r2, r3, [r7, #8]

		 double VTmpSens = (VrefInt*AdcRaw[1])/ADCMAX;
 8000f16:	4b6c      	ldr	r3, [pc, #432]	; (80010c8 <main+0x208>)
 8000f18:	885b      	ldrh	r3, [r3, #2]
 8000f1a:	4618      	mov	r0, r3
 8000f1c:	f7ff fb0a 	bl	8000534 <__aeabi_i2d>
 8000f20:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8000f24:	f7ff fb70 	bl	8000608 <__aeabi_dmul>
 8000f28:	4602      	mov	r2, r0
 8000f2a:	460b      	mov	r3, r1
 8000f2c:	4610      	mov	r0, r2
 8000f2e:	4619      	mov	r1, r3
 8000f30:	a35f      	add	r3, pc, #380	; (adr r3, 80010b0 <main+0x1f0>)
 8000f32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f36:	f7ff fc91 	bl	800085c <__aeabi_ddiv>
 8000f3a:	4602      	mov	r2, r0
 8000f3c:	460b      	mov	r3, r1
 8000f3e:	e9c7 2300 	strd	r2, r3, [r7]

		 Temperature = (VTmpSens - V25)/(AVG_SLOPE) + 25.0;
 8000f42:	a35d      	add	r3, pc, #372	; (adr r3, 80010b8 <main+0x1f8>)
 8000f44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f48:	e9d7 0100 	ldrd	r0, r1, [r7]
 8000f4c:	f7ff f9a4 	bl	8000298 <__aeabi_dsub>
 8000f50:	4602      	mov	r2, r0
 8000f52:	460b      	mov	r3, r1
 8000f54:	4610      	mov	r0, r2
 8000f56:	4619      	mov	r1, r3
 8000f58:	a359      	add	r3, pc, #356	; (adr r3, 80010c0 <main+0x200>)
 8000f5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f5e:	f7ff fc7d 	bl	800085c <__aeabi_ddiv>
 8000f62:	4602      	mov	r2, r0
 8000f64:	460b      	mov	r3, r1
 8000f66:	4610      	mov	r0, r2
 8000f68:	4619      	mov	r1, r3
 8000f6a:	f04f 0200 	mov.w	r2, #0
 8000f6e:	4b5a      	ldr	r3, [pc, #360]	; (80010d8 <main+0x218>)
 8000f70:	f7ff f994 	bl	800029c <__adddf3>
 8000f74:	4602      	mov	r2, r0
 8000f76:	460b      	mov	r3, r1
 8000f78:	4958      	ldr	r1, [pc, #352]	; (80010dc <main+0x21c>)
 8000f7a:	e9c1 2300 	strd	r2, r3, [r1]

		  AdcConvCmplt = 0;
 8000f7e:	4b55      	ldr	r3, [pc, #340]	; (80010d4 <main+0x214>)
 8000f80:	2200      	movs	r2, #0
 8000f82:	701a      	strb	r2, [r3, #0]

    /* USER CODE BEGIN 3 */


	  //Led lighting
	  	  	  if (Temperature <= 20){
 8000f84:	4b55      	ldr	r3, [pc, #340]	; (80010dc <main+0x21c>)
 8000f86:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000f8a:	f04f 0200 	mov.w	r2, #0
 8000f8e:	4b54      	ldr	r3, [pc, #336]	; (80010e0 <main+0x220>)
 8000f90:	f7ff fdb6 	bl	8000b00 <__aeabi_dcmple>
 8000f94:	4603      	mov	r3, r0
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d018      	beq.n	8000fcc <main+0x10c>
	  	  		  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_15,GPIO_PIN_SET); // Blue
 8000f9a:	2201      	movs	r2, #1
 8000f9c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000fa0:	4850      	ldr	r0, [pc, #320]	; (80010e4 <main+0x224>)
 8000fa2:	f001 ffc7 	bl	8002f34 <HAL_GPIO_WritePin>
	  	  		  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_14,GPIO_PIN_RESET); // Red
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000fac:	484d      	ldr	r0, [pc, #308]	; (80010e4 <main+0x224>)
 8000fae:	f001 ffc1 	bl	8002f34 <HAL_GPIO_WritePin>
	  	  		  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_13,GPIO_PIN_RESET); // Orange
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000fb8:	484a      	ldr	r0, [pc, #296]	; (80010e4 <main+0x224>)
 8000fba:	f001 ffbb 	bl	8002f34 <HAL_GPIO_WritePin>
	  	  		  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_12,GPIO_PIN_RESET); // Green
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000fc4:	4847      	ldr	r0, [pc, #284]	; (80010e4 <main+0x224>)
 8000fc6:	f001 ffb5 	bl	8002f34 <HAL_GPIO_WritePin>
 8000fca:	e790      	b.n	8000eee <main+0x2e>
	  	  	  }
	  	  	  else if (Temperature <= 25){
 8000fcc:	4b43      	ldr	r3, [pc, #268]	; (80010dc <main+0x21c>)
 8000fce:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000fd2:	f04f 0200 	mov.w	r2, #0
 8000fd6:	4b40      	ldr	r3, [pc, #256]	; (80010d8 <main+0x218>)
 8000fd8:	f7ff fd92 	bl	8000b00 <__aeabi_dcmple>
 8000fdc:	4603      	mov	r3, r0
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d018      	beq.n	8001014 <main+0x154>
	  	  		  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_15,GPIO_PIN_RESET); // Blue
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000fe8:	483e      	ldr	r0, [pc, #248]	; (80010e4 <main+0x224>)
 8000fea:	f001 ffa3 	bl	8002f34 <HAL_GPIO_WritePin>
	  	  		  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_14,GPIO_PIN_SET); // Red
 8000fee:	2201      	movs	r2, #1
 8000ff0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000ff4:	483b      	ldr	r0, [pc, #236]	; (80010e4 <main+0x224>)
 8000ff6:	f001 ff9d 	bl	8002f34 <HAL_GPIO_WritePin>
	  	  		  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_13,GPIO_PIN_RESET); // Orange
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001000:	4838      	ldr	r0, [pc, #224]	; (80010e4 <main+0x224>)
 8001002:	f001 ff97 	bl	8002f34 <HAL_GPIO_WritePin>
	  	  		  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_12,GPIO_PIN_RESET); // Green
 8001006:	2200      	movs	r2, #0
 8001008:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800100c:	4835      	ldr	r0, [pc, #212]	; (80010e4 <main+0x224>)
 800100e:	f001 ff91 	bl	8002f34 <HAL_GPIO_WritePin>
 8001012:	e76c      	b.n	8000eee <main+0x2e>
	  	  	  }
	  	  	  else if (Temperature <= 30){
 8001014:	4b31      	ldr	r3, [pc, #196]	; (80010dc <main+0x21c>)
 8001016:	e9d3 0100 	ldrd	r0, r1, [r3]
 800101a:	f04f 0200 	mov.w	r2, #0
 800101e:	4b32      	ldr	r3, [pc, #200]	; (80010e8 <main+0x228>)
 8001020:	f7ff fd6e 	bl	8000b00 <__aeabi_dcmple>
 8001024:	4603      	mov	r3, r0
 8001026:	2b00      	cmp	r3, #0
 8001028:	d018      	beq.n	800105c <main+0x19c>
	  	  		  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_15,GPIO_PIN_RESET); // Blue
 800102a:	2200      	movs	r2, #0
 800102c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001030:	482c      	ldr	r0, [pc, #176]	; (80010e4 <main+0x224>)
 8001032:	f001 ff7f 	bl	8002f34 <HAL_GPIO_WritePin>
	  	  		  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_14,GPIO_PIN_RESET); // Red
 8001036:	2200      	movs	r2, #0
 8001038:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800103c:	4829      	ldr	r0, [pc, #164]	; (80010e4 <main+0x224>)
 800103e:	f001 ff79 	bl	8002f34 <HAL_GPIO_WritePin>
	  	  		  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_13,GPIO_PIN_SET); // Orange
 8001042:	2201      	movs	r2, #1
 8001044:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001048:	4826      	ldr	r0, [pc, #152]	; (80010e4 <main+0x224>)
 800104a:	f001 ff73 	bl	8002f34 <HAL_GPIO_WritePin>
	  	  		  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_12,GPIO_PIN_RESET); // Green
 800104e:	2200      	movs	r2, #0
 8001050:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001054:	4823      	ldr	r0, [pc, #140]	; (80010e4 <main+0x224>)
 8001056:	f001 ff6d 	bl	8002f34 <HAL_GPIO_WritePin>
 800105a:	e748      	b.n	8000eee <main+0x2e>
	  	  	  }
	  	  	  else if (Temperature <= 35){
 800105c:	4b1f      	ldr	r3, [pc, #124]	; (80010dc <main+0x21c>)
 800105e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001062:	f04f 0200 	mov.w	r2, #0
 8001066:	4b21      	ldr	r3, [pc, #132]	; (80010ec <main+0x22c>)
 8001068:	f7ff fd4a 	bl	8000b00 <__aeabi_dcmple>
 800106c:	4603      	mov	r3, r0
 800106e:	2b00      	cmp	r3, #0
 8001070:	d017      	beq.n	80010a2 <main+0x1e2>
	  	  		  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_15,GPIO_PIN_RESET); // Blue
 8001072:	2200      	movs	r2, #0
 8001074:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001078:	481a      	ldr	r0, [pc, #104]	; (80010e4 <main+0x224>)
 800107a:	f001 ff5b 	bl	8002f34 <HAL_GPIO_WritePin>
	  	  		  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_14,GPIO_PIN_RESET); // Red
 800107e:	2200      	movs	r2, #0
 8001080:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001084:	4817      	ldr	r0, [pc, #92]	; (80010e4 <main+0x224>)
 8001086:	f001 ff55 	bl	8002f34 <HAL_GPIO_WritePin>
	  	  		  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_13,GPIO_PIN_RESET); // Orange
 800108a:	2200      	movs	r2, #0
 800108c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001090:	4814      	ldr	r0, [pc, #80]	; (80010e4 <main+0x224>)
 8001092:	f001 ff4f 	bl	8002f34 <HAL_GPIO_WritePin>
	  	  		  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_12,GPIO_PIN_SET); // Green
 8001096:	2201      	movs	r2, #1
 8001098:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800109c:	4811      	ldr	r0, [pc, #68]	; (80010e4 <main+0x224>)
 800109e:	f001 ff49 	bl	8002f34 <HAL_GPIO_WritePin>
	  if(AdcConvCmplt){
 80010a2:	e724      	b.n	8000eee <main+0x2e>
 80010a4:	f3af 8000 	nop.w
 80010a8:	33333333 	.word	0x33333333
 80010ac:	40b35af3 	.word	0x40b35af3
 80010b0:	00000000 	.word	0x00000000
 80010b4:	40affe00 	.word	0x40affe00
 80010b8:	851eb852 	.word	0x851eb852
 80010bc:	3fe851eb 	.word	0x3fe851eb
 80010c0:	47ae147b 	.word	0x47ae147b
 80010c4:	3f647ae1 	.word	0x3f647ae1
 80010c8:	200002ec 	.word	0x200002ec
 80010cc:	200001fc 	.word	0x200001fc
 80010d0:	200002a4 	.word	0x200002a4
 80010d4:	200002f0 	.word	0x200002f0
 80010d8:	40390000 	.word	0x40390000
 80010dc:	200002f8 	.word	0x200002f8
 80010e0:	40340000 	.word	0x40340000
 80010e4:	40020c00 	.word	0x40020c00
 80010e8:	403e0000 	.word	0x403e0000
 80010ec:	40418000 	.word	0x40418000

080010f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b094      	sub	sp, #80	; 0x50
 80010f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010f6:	f107 0320 	add.w	r3, r7, #32
 80010fa:	2230      	movs	r2, #48	; 0x30
 80010fc:	2100      	movs	r1, #0
 80010fe:	4618      	mov	r0, r3
 8001100:	f002 fe7a 	bl	8003df8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001104:	f107 030c 	add.w	r3, r7, #12
 8001108:	2200      	movs	r2, #0
 800110a:	601a      	str	r2, [r3, #0]
 800110c:	605a      	str	r2, [r3, #4]
 800110e:	609a      	str	r2, [r3, #8]
 8001110:	60da      	str	r2, [r3, #12]
 8001112:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001114:	2300      	movs	r3, #0
 8001116:	60bb      	str	r3, [r7, #8]
 8001118:	4b28      	ldr	r3, [pc, #160]	; (80011bc <SystemClock_Config+0xcc>)
 800111a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800111c:	4a27      	ldr	r2, [pc, #156]	; (80011bc <SystemClock_Config+0xcc>)
 800111e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001122:	6413      	str	r3, [r2, #64]	; 0x40
 8001124:	4b25      	ldr	r3, [pc, #148]	; (80011bc <SystemClock_Config+0xcc>)
 8001126:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001128:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800112c:	60bb      	str	r3, [r7, #8]
 800112e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001130:	2300      	movs	r3, #0
 8001132:	607b      	str	r3, [r7, #4]
 8001134:	4b22      	ldr	r3, [pc, #136]	; (80011c0 <SystemClock_Config+0xd0>)
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	4a21      	ldr	r2, [pc, #132]	; (80011c0 <SystemClock_Config+0xd0>)
 800113a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800113e:	6013      	str	r3, [r2, #0]
 8001140:	4b1f      	ldr	r3, [pc, #124]	; (80011c0 <SystemClock_Config+0xd0>)
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001148:	607b      	str	r3, [r7, #4]
 800114a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800114c:	2301      	movs	r3, #1
 800114e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001150:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001154:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001156:	2302      	movs	r3, #2
 8001158:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800115a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800115e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8001160:	2319      	movs	r3, #25
 8001162:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001164:	23a8      	movs	r3, #168	; 0xa8
 8001166:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001168:	2302      	movs	r3, #2
 800116a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 8;
 800116c:	2308      	movs	r3, #8
 800116e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001170:	f107 0320 	add.w	r3, r7, #32
 8001174:	4618      	mov	r0, r3
 8001176:	f001 fef7 	bl	8002f68 <HAL_RCC_OscConfig>
 800117a:	4603      	mov	r3, r0
 800117c:	2b00      	cmp	r3, #0
 800117e:	d001      	beq.n	8001184 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001180:	f000 f958 	bl	8001434 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001184:	230f      	movs	r3, #15
 8001186:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001188:	2302      	movs	r3, #2
 800118a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800118c:	2300      	movs	r3, #0
 800118e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001190:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001194:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001196:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800119a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800119c:	f107 030c 	add.w	r3, r7, #12
 80011a0:	2102      	movs	r1, #2
 80011a2:	4618      	mov	r0, r3
 80011a4:	f002 f958 	bl	8003458 <HAL_RCC_ClockConfig>
 80011a8:	4603      	mov	r3, r0
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d001      	beq.n	80011b2 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80011ae:	f000 f941 	bl	8001434 <Error_Handler>
  }
}
 80011b2:	bf00      	nop
 80011b4:	3750      	adds	r7, #80	; 0x50
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bd80      	pop	{r7, pc}
 80011ba:	bf00      	nop
 80011bc:	40023800 	.word	0x40023800
 80011c0:	40007000 	.word	0x40007000

080011c4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b084      	sub	sp, #16
 80011c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80011ca:	463b      	mov	r3, r7
 80011cc:	2200      	movs	r2, #0
 80011ce:	601a      	str	r2, [r3, #0]
 80011d0:	605a      	str	r2, [r3, #4]
 80011d2:	609a      	str	r2, [r3, #8]
 80011d4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80011d6:	4b29      	ldr	r3, [pc, #164]	; (800127c <MX_ADC1_Init+0xb8>)
 80011d8:	4a29      	ldr	r2, [pc, #164]	; (8001280 <MX_ADC1_Init+0xbc>)
 80011da:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80011dc:	4b27      	ldr	r3, [pc, #156]	; (800127c <MX_ADC1_Init+0xb8>)
 80011de:	2200      	movs	r2, #0
 80011e0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80011e2:	4b26      	ldr	r3, [pc, #152]	; (800127c <MX_ADC1_Init+0xb8>)
 80011e4:	2200      	movs	r2, #0
 80011e6:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 80011e8:	4b24      	ldr	r3, [pc, #144]	; (800127c <MX_ADC1_Init+0xb8>)
 80011ea:	2201      	movs	r2, #1
 80011ec:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80011ee:	4b23      	ldr	r3, [pc, #140]	; (800127c <MX_ADC1_Init+0xb8>)
 80011f0:	2201      	movs	r2, #1
 80011f2:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80011f4:	4b21      	ldr	r3, [pc, #132]	; (800127c <MX_ADC1_Init+0xb8>)
 80011f6:	2200      	movs	r2, #0
 80011f8:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80011fc:	4b1f      	ldr	r3, [pc, #124]	; (800127c <MX_ADC1_Init+0xb8>)
 80011fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001202:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T3_TRGO;
 8001204:	4b1d      	ldr	r3, [pc, #116]	; (800127c <MX_ADC1_Init+0xb8>)
 8001206:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800120a:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800120c:	4b1b      	ldr	r3, [pc, #108]	; (800127c <MX_ADC1_Init+0xb8>)
 800120e:	2200      	movs	r2, #0
 8001210:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 8001212:	4b1a      	ldr	r3, [pc, #104]	; (800127c <MX_ADC1_Init+0xb8>)
 8001214:	2202      	movs	r2, #2
 8001216:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001218:	4b18      	ldr	r3, [pc, #96]	; (800127c <MX_ADC1_Init+0xb8>)
 800121a:	2201      	movs	r2, #1
 800121c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001220:	4b16      	ldr	r3, [pc, #88]	; (800127c <MX_ADC1_Init+0xb8>)
 8001222:	2201      	movs	r2, #1
 8001224:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001226:	4815      	ldr	r0, [pc, #84]	; (800127c <MX_ADC1_Init+0xb8>)
 8001228:	f000 fb62 	bl	80018f0 <HAL_ADC_Init>
 800122c:	4603      	mov	r3, r0
 800122e:	2b00      	cmp	r3, #0
 8001230:	d001      	beq.n	8001236 <MX_ADC1_Init+0x72>
  {
    Error_Handler();
 8001232:	f000 f8ff 	bl	8001434 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 8001236:	2311      	movs	r3, #17
 8001238:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800123a:	2301      	movs	r3, #1
 800123c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 800123e:	2307      	movs	r3, #7
 8001240:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001242:	463b      	mov	r3, r7
 8001244:	4619      	mov	r1, r3
 8001246:	480d      	ldr	r0, [pc, #52]	; (800127c <MX_ADC1_Init+0xb8>)
 8001248:	f000 fdb4 	bl	8001db4 <HAL_ADC_ConfigChannel>
 800124c:	4603      	mov	r3, r0
 800124e:	2b00      	cmp	r3, #0
 8001250:	d001      	beq.n	8001256 <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 8001252:	f000 f8ef 	bl	8001434 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8001256:	4b0b      	ldr	r3, [pc, #44]	; (8001284 <MX_ADC1_Init+0xc0>)
 8001258:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 800125a:	2302      	movs	r3, #2
 800125c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800125e:	463b      	mov	r3, r7
 8001260:	4619      	mov	r1, r3
 8001262:	4806      	ldr	r0, [pc, #24]	; (800127c <MX_ADC1_Init+0xb8>)
 8001264:	f000 fda6 	bl	8001db4 <HAL_ADC_ConfigChannel>
 8001268:	4603      	mov	r3, r0
 800126a:	2b00      	cmp	r3, #0
 800126c:	d001      	beq.n	8001272 <MX_ADC1_Init+0xae>
  {
    Error_Handler();
 800126e:	f000 f8e1 	bl	8001434 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001272:	bf00      	nop
 8001274:	3710      	adds	r7, #16
 8001276:	46bd      	mov	sp, r7
 8001278:	bd80      	pop	{r7, pc}
 800127a:	bf00      	nop
 800127c:	200001fc 	.word	0x200001fc
 8001280:	40012000 	.word	0x40012000
 8001284:	10000012 	.word	0x10000012

08001288 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	b086      	sub	sp, #24
 800128c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800128e:	f107 0308 	add.w	r3, r7, #8
 8001292:	2200      	movs	r2, #0
 8001294:	601a      	str	r2, [r3, #0]
 8001296:	605a      	str	r2, [r3, #4]
 8001298:	609a      	str	r2, [r3, #8]
 800129a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800129c:	463b      	mov	r3, r7
 800129e:	2200      	movs	r2, #0
 80012a0:	601a      	str	r2, [r3, #0]
 80012a2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80012a4:	4b1d      	ldr	r3, [pc, #116]	; (800131c <MX_TIM3_Init+0x94>)
 80012a6:	4a1e      	ldr	r2, [pc, #120]	; (8001320 <MX_TIM3_Init+0x98>)
 80012a8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80012aa:	4b1c      	ldr	r3, [pc, #112]	; (800131c <MX_TIM3_Init+0x94>)
 80012ac:	2200      	movs	r2, #0
 80012ae:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012b0:	4b1a      	ldr	r3, [pc, #104]	; (800131c <MX_TIM3_Init+0x94>)
 80012b2:	2200      	movs	r2, #0
 80012b4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 10000-1;
 80012b6:	4b19      	ldr	r3, [pc, #100]	; (800131c <MX_TIM3_Init+0x94>)
 80012b8:	f242 720f 	movw	r2, #9999	; 0x270f
 80012bc:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012be:	4b17      	ldr	r3, [pc, #92]	; (800131c <MX_TIM3_Init+0x94>)
 80012c0:	2200      	movs	r2, #0
 80012c2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012c4:	4b15      	ldr	r3, [pc, #84]	; (800131c <MX_TIM3_Init+0x94>)
 80012c6:	2200      	movs	r2, #0
 80012c8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80012ca:	4814      	ldr	r0, [pc, #80]	; (800131c <MX_TIM3_Init+0x94>)
 80012cc:	f002 fa70 	bl	80037b0 <HAL_TIM_Base_Init>
 80012d0:	4603      	mov	r3, r0
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d001      	beq.n	80012da <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 80012d6:	f000 f8ad 	bl	8001434 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80012da:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80012de:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80012e0:	f107 0308 	add.w	r3, r7, #8
 80012e4:	4619      	mov	r1, r3
 80012e6:	480d      	ldr	r0, [pc, #52]	; (800131c <MX_TIM3_Init+0x94>)
 80012e8:	f002 fb0c 	bl	8003904 <HAL_TIM_ConfigClockSource>
 80012ec:	4603      	mov	r3, r0
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d001      	beq.n	80012f6 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 80012f2:	f000 f89f 	bl	8001434 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80012f6:	2320      	movs	r3, #32
 80012f8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012fa:	2300      	movs	r3, #0
 80012fc:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80012fe:	463b      	mov	r3, r7
 8001300:	4619      	mov	r1, r3
 8001302:	4806      	ldr	r0, [pc, #24]	; (800131c <MX_TIM3_Init+0x94>)
 8001304:	f002 fce0 	bl	8003cc8 <HAL_TIMEx_MasterConfigSynchronization>
 8001308:	4603      	mov	r3, r0
 800130a:	2b00      	cmp	r3, #0
 800130c:	d001      	beq.n	8001312 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 800130e:	f000 f891 	bl	8001434 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001312:	bf00      	nop
 8001314:	3718      	adds	r7, #24
 8001316:	46bd      	mov	sp, r7
 8001318:	bd80      	pop	{r7, pc}
 800131a:	bf00      	nop
 800131c:	200002a4 	.word	0x200002a4
 8001320:	40000400 	.word	0x40000400

08001324 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	b082      	sub	sp, #8
 8001328:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800132a:	2300      	movs	r3, #0
 800132c:	607b      	str	r3, [r7, #4]
 800132e:	4b0c      	ldr	r3, [pc, #48]	; (8001360 <MX_DMA_Init+0x3c>)
 8001330:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001332:	4a0b      	ldr	r2, [pc, #44]	; (8001360 <MX_DMA_Init+0x3c>)
 8001334:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001338:	6313      	str	r3, [r2, #48]	; 0x30
 800133a:	4b09      	ldr	r3, [pc, #36]	; (8001360 <MX_DMA_Init+0x3c>)
 800133c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800133e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001342:	607b      	str	r3, [r7, #4]
 8001344:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8001346:	2200      	movs	r2, #0
 8001348:	2100      	movs	r1, #0
 800134a:	2038      	movs	r0, #56	; 0x38
 800134c:	f001 f8c7 	bl	80024de <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001350:	2038      	movs	r0, #56	; 0x38
 8001352:	f001 f8e0 	bl	8002516 <HAL_NVIC_EnableIRQ>

}
 8001356:	bf00      	nop
 8001358:	3708      	adds	r7, #8
 800135a:	46bd      	mov	sp, r7
 800135c:	bd80      	pop	{r7, pc}
 800135e:	bf00      	nop
 8001360:	40023800 	.word	0x40023800

08001364 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	b088      	sub	sp, #32
 8001368:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800136a:	f107 030c 	add.w	r3, r7, #12
 800136e:	2200      	movs	r2, #0
 8001370:	601a      	str	r2, [r3, #0]
 8001372:	605a      	str	r2, [r3, #4]
 8001374:	609a      	str	r2, [r3, #8]
 8001376:	60da      	str	r2, [r3, #12]
 8001378:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800137a:	2300      	movs	r3, #0
 800137c:	60bb      	str	r3, [r7, #8]
 800137e:	4b20      	ldr	r3, [pc, #128]	; (8001400 <MX_GPIO_Init+0x9c>)
 8001380:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001382:	4a1f      	ldr	r2, [pc, #124]	; (8001400 <MX_GPIO_Init+0x9c>)
 8001384:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001388:	6313      	str	r3, [r2, #48]	; 0x30
 800138a:	4b1d      	ldr	r3, [pc, #116]	; (8001400 <MX_GPIO_Init+0x9c>)
 800138c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800138e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001392:	60bb      	str	r3, [r7, #8]
 8001394:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001396:	2300      	movs	r3, #0
 8001398:	607b      	str	r3, [r7, #4]
 800139a:	4b19      	ldr	r3, [pc, #100]	; (8001400 <MX_GPIO_Init+0x9c>)
 800139c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800139e:	4a18      	ldr	r2, [pc, #96]	; (8001400 <MX_GPIO_Init+0x9c>)
 80013a0:	f043 0308 	orr.w	r3, r3, #8
 80013a4:	6313      	str	r3, [r2, #48]	; 0x30
 80013a6:	4b16      	ldr	r3, [pc, #88]	; (8001400 <MX_GPIO_Init+0x9c>)
 80013a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013aa:	f003 0308 	and.w	r3, r3, #8
 80013ae:	607b      	str	r3, [r7, #4]
 80013b0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013b2:	2300      	movs	r3, #0
 80013b4:	603b      	str	r3, [r7, #0]
 80013b6:	4b12      	ldr	r3, [pc, #72]	; (8001400 <MX_GPIO_Init+0x9c>)
 80013b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ba:	4a11      	ldr	r2, [pc, #68]	; (8001400 <MX_GPIO_Init+0x9c>)
 80013bc:	f043 0301 	orr.w	r3, r3, #1
 80013c0:	6313      	str	r3, [r2, #48]	; 0x30
 80013c2:	4b0f      	ldr	r3, [pc, #60]	; (8001400 <MX_GPIO_Init+0x9c>)
 80013c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013c6:	f003 0301 	and.w	r3, r3, #1
 80013ca:	603b      	str	r3, [r7, #0]
 80013cc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 80013ce:	2200      	movs	r2, #0
 80013d0:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 80013d4:	480b      	ldr	r0, [pc, #44]	; (8001404 <MX_GPIO_Init+0xa0>)
 80013d6:	f001 fdad 	bl	8002f34 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PD12 PD13 PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80013da:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 80013de:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013e0:	2301      	movs	r3, #1
 80013e2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013e4:	2300      	movs	r3, #0
 80013e6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013e8:	2300      	movs	r3, #0
 80013ea:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80013ec:	f107 030c 	add.w	r3, r7, #12
 80013f0:	4619      	mov	r1, r3
 80013f2:	4804      	ldr	r0, [pc, #16]	; (8001404 <MX_GPIO_Init+0xa0>)
 80013f4:	f001 fc1a 	bl	8002c2c <HAL_GPIO_Init>

}
 80013f8:	bf00      	nop
 80013fa:	3720      	adds	r7, #32
 80013fc:	46bd      	mov	sp, r7
 80013fe:	bd80      	pop	{r7, pc}
 8001400:	40023800 	.word	0x40023800
 8001404:	40020c00 	.word	0x40020c00

08001408 <HAL_ADC_ConvCpltCallback>:

/* USER CODE BEGIN 4 */


void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001408:	b480      	push	{r7}
 800140a:	b083      	sub	sp, #12
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]

	if(hadc->Instance == ADC1){
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	4a05      	ldr	r2, [pc, #20]	; (800142c <HAL_ADC_ConvCpltCallback+0x24>)
 8001416:	4293      	cmp	r3, r2
 8001418:	d102      	bne.n	8001420 <HAL_ADC_ConvCpltCallback+0x18>
			AdcConvCmplt = 255;
 800141a:	4b05      	ldr	r3, [pc, #20]	; (8001430 <HAL_ADC_ConvCpltCallback+0x28>)
 800141c:	22ff      	movs	r2, #255	; 0xff
 800141e:	701a      	strb	r2, [r3, #0]
		}
}
 8001420:	bf00      	nop
 8001422:	370c      	adds	r7, #12
 8001424:	46bd      	mov	sp, r7
 8001426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142a:	4770      	bx	lr
 800142c:	40012000 	.word	0x40012000
 8001430:	200002f0 	.word	0x200002f0

08001434 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001434:	b480      	push	{r7}
 8001436:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001438:	b672      	cpsid	i
}
 800143a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800143c:	e7fe      	b.n	800143c <Error_Handler+0x8>
	...

08001440 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b082      	sub	sp, #8
 8001444:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001446:	2300      	movs	r3, #0
 8001448:	607b      	str	r3, [r7, #4]
 800144a:	4b10      	ldr	r3, [pc, #64]	; (800148c <HAL_MspInit+0x4c>)
 800144c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800144e:	4a0f      	ldr	r2, [pc, #60]	; (800148c <HAL_MspInit+0x4c>)
 8001450:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001454:	6453      	str	r3, [r2, #68]	; 0x44
 8001456:	4b0d      	ldr	r3, [pc, #52]	; (800148c <HAL_MspInit+0x4c>)
 8001458:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800145a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800145e:	607b      	str	r3, [r7, #4]
 8001460:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001462:	2300      	movs	r3, #0
 8001464:	603b      	str	r3, [r7, #0]
 8001466:	4b09      	ldr	r3, [pc, #36]	; (800148c <HAL_MspInit+0x4c>)
 8001468:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800146a:	4a08      	ldr	r2, [pc, #32]	; (800148c <HAL_MspInit+0x4c>)
 800146c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001470:	6413      	str	r3, [r2, #64]	; 0x40
 8001472:	4b06      	ldr	r3, [pc, #24]	; (800148c <HAL_MspInit+0x4c>)
 8001474:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001476:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800147a:	603b      	str	r3, [r7, #0]
 800147c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800147e:	2007      	movs	r0, #7
 8001480:	f001 f822 	bl	80024c8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001484:	bf00      	nop
 8001486:	3708      	adds	r7, #8
 8001488:	46bd      	mov	sp, r7
 800148a:	bd80      	pop	{r7, pc}
 800148c:	40023800 	.word	0x40023800

08001490 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b084      	sub	sp, #16
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]
  if(hadc->Instance==ADC1)
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	4a26      	ldr	r2, [pc, #152]	; (8001538 <HAL_ADC_MspInit+0xa8>)
 800149e:	4293      	cmp	r3, r2
 80014a0:	d145      	bne.n	800152e <HAL_ADC_MspInit+0x9e>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80014a2:	2300      	movs	r3, #0
 80014a4:	60fb      	str	r3, [r7, #12]
 80014a6:	4b25      	ldr	r3, [pc, #148]	; (800153c <HAL_ADC_MspInit+0xac>)
 80014a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014aa:	4a24      	ldr	r2, [pc, #144]	; (800153c <HAL_ADC_MspInit+0xac>)
 80014ac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80014b0:	6453      	str	r3, [r2, #68]	; 0x44
 80014b2:	4b22      	ldr	r3, [pc, #136]	; (800153c <HAL_ADC_MspInit+0xac>)
 80014b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80014ba:	60fb      	str	r3, [r7, #12]
 80014bc:	68fb      	ldr	r3, [r7, #12]

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80014be:	4b20      	ldr	r3, [pc, #128]	; (8001540 <HAL_ADC_MspInit+0xb0>)
 80014c0:	4a20      	ldr	r2, [pc, #128]	; (8001544 <HAL_ADC_MspInit+0xb4>)
 80014c2:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80014c4:	4b1e      	ldr	r3, [pc, #120]	; (8001540 <HAL_ADC_MspInit+0xb0>)
 80014c6:	2200      	movs	r2, #0
 80014c8:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80014ca:	4b1d      	ldr	r3, [pc, #116]	; (8001540 <HAL_ADC_MspInit+0xb0>)
 80014cc:	2200      	movs	r2, #0
 80014ce:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80014d0:	4b1b      	ldr	r3, [pc, #108]	; (8001540 <HAL_ADC_MspInit+0xb0>)
 80014d2:	2200      	movs	r2, #0
 80014d4:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80014d6:	4b1a      	ldr	r3, [pc, #104]	; (8001540 <HAL_ADC_MspInit+0xb0>)
 80014d8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80014dc:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80014de:	4b18      	ldr	r3, [pc, #96]	; (8001540 <HAL_ADC_MspInit+0xb0>)
 80014e0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80014e4:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80014e6:	4b16      	ldr	r3, [pc, #88]	; (8001540 <HAL_ADC_MspInit+0xb0>)
 80014e8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80014ec:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80014ee:	4b14      	ldr	r3, [pc, #80]	; (8001540 <HAL_ADC_MspInit+0xb0>)
 80014f0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80014f4:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80014f6:	4b12      	ldr	r3, [pc, #72]	; (8001540 <HAL_ADC_MspInit+0xb0>)
 80014f8:	2200      	movs	r2, #0
 80014fa:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80014fc:	4b10      	ldr	r3, [pc, #64]	; (8001540 <HAL_ADC_MspInit+0xb0>)
 80014fe:	2200      	movs	r2, #0
 8001500:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001502:	480f      	ldr	r0, [pc, #60]	; (8001540 <HAL_ADC_MspInit+0xb0>)
 8001504:	f001 f822 	bl	800254c <HAL_DMA_Init>
 8001508:	4603      	mov	r3, r0
 800150a:	2b00      	cmp	r3, #0
 800150c:	d001      	beq.n	8001512 <HAL_ADC_MspInit+0x82>
    {
      Error_Handler();
 800150e:	f7ff ff91 	bl	8001434 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	4a0a      	ldr	r2, [pc, #40]	; (8001540 <HAL_ADC_MspInit+0xb0>)
 8001516:	639a      	str	r2, [r3, #56]	; 0x38
 8001518:	4a09      	ldr	r2, [pc, #36]	; (8001540 <HAL_ADC_MspInit+0xb0>)
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	6393      	str	r3, [r2, #56]	; 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 800151e:	2200      	movs	r2, #0
 8001520:	2100      	movs	r1, #0
 8001522:	2012      	movs	r0, #18
 8001524:	f000 ffdb 	bl	80024de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001528:	2012      	movs	r0, #18
 800152a:	f000 fff4 	bl	8002516 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800152e:	bf00      	nop
 8001530:	3710      	adds	r7, #16
 8001532:	46bd      	mov	sp, r7
 8001534:	bd80      	pop	{r7, pc}
 8001536:	bf00      	nop
 8001538:	40012000 	.word	0x40012000
 800153c:	40023800 	.word	0x40023800
 8001540:	20000244 	.word	0x20000244
 8001544:	40026410 	.word	0x40026410

08001548 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001548:	b480      	push	{r7}
 800154a:	b085      	sub	sp, #20
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	4a0b      	ldr	r2, [pc, #44]	; (8001584 <HAL_TIM_Base_MspInit+0x3c>)
 8001556:	4293      	cmp	r3, r2
 8001558:	d10d      	bne.n	8001576 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800155a:	2300      	movs	r3, #0
 800155c:	60fb      	str	r3, [r7, #12]
 800155e:	4b0a      	ldr	r3, [pc, #40]	; (8001588 <HAL_TIM_Base_MspInit+0x40>)
 8001560:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001562:	4a09      	ldr	r2, [pc, #36]	; (8001588 <HAL_TIM_Base_MspInit+0x40>)
 8001564:	f043 0302 	orr.w	r3, r3, #2
 8001568:	6413      	str	r3, [r2, #64]	; 0x40
 800156a:	4b07      	ldr	r3, [pc, #28]	; (8001588 <HAL_TIM_Base_MspInit+0x40>)
 800156c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800156e:	f003 0302 	and.w	r3, r3, #2
 8001572:	60fb      	str	r3, [r7, #12]
 8001574:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001576:	bf00      	nop
 8001578:	3714      	adds	r7, #20
 800157a:	46bd      	mov	sp, r7
 800157c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001580:	4770      	bx	lr
 8001582:	bf00      	nop
 8001584:	40000400 	.word	0x40000400
 8001588:	40023800 	.word	0x40023800

0800158c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800158c:	b480      	push	{r7}
 800158e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001590:	e7fe      	b.n	8001590 <NMI_Handler+0x4>

08001592 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001592:	b480      	push	{r7}
 8001594:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001596:	e7fe      	b.n	8001596 <HardFault_Handler+0x4>

08001598 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001598:	b480      	push	{r7}
 800159a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800159c:	e7fe      	b.n	800159c <MemManage_Handler+0x4>

0800159e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800159e:	b480      	push	{r7}
 80015a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80015a2:	e7fe      	b.n	80015a2 <BusFault_Handler+0x4>

080015a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80015a4:	b480      	push	{r7}
 80015a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80015a8:	e7fe      	b.n	80015a8 <UsageFault_Handler+0x4>

080015aa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80015aa:	b480      	push	{r7}
 80015ac:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80015ae:	bf00      	nop
 80015b0:	46bd      	mov	sp, r7
 80015b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b6:	4770      	bx	lr

080015b8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80015b8:	b480      	push	{r7}
 80015ba:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80015bc:	bf00      	nop
 80015be:	46bd      	mov	sp, r7
 80015c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c4:	4770      	bx	lr

080015c6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80015c6:	b480      	push	{r7}
 80015c8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80015ca:	bf00      	nop
 80015cc:	46bd      	mov	sp, r7
 80015ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d2:	4770      	bx	lr

080015d4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80015d8:	f000 f96a 	bl	80018b0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80015dc:	bf00      	nop
 80015de:	bd80      	pop	{r7, pc}

080015e0 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80015e4:	4802      	ldr	r0, [pc, #8]	; (80015f0 <ADC_IRQHandler+0x10>)
 80015e6:	f000 f9c6 	bl	8001976 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 80015ea:	bf00      	nop
 80015ec:	bd80      	pop	{r7, pc}
 80015ee:	bf00      	nop
 80015f0:	200001fc 	.word	0x200001fc

080015f4 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80015f8:	4802      	ldr	r0, [pc, #8]	; (8001604 <DMA2_Stream0_IRQHandler+0x10>)
 80015fa:	f001 f8ad 	bl	8002758 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80015fe:	bf00      	nop
 8001600:	bd80      	pop	{r7, pc}
 8001602:	bf00      	nop
 8001604:	20000244 	.word	0x20000244

08001608 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001608:	b480      	push	{r7}
 800160a:	af00      	add	r7, sp, #0
	return 1;
 800160c:	2301      	movs	r3, #1
}
 800160e:	4618      	mov	r0, r3
 8001610:	46bd      	mov	sp, r7
 8001612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001616:	4770      	bx	lr

08001618 <_kill>:

int _kill(int pid, int sig)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b082      	sub	sp, #8
 800161c:	af00      	add	r7, sp, #0
 800161e:	6078      	str	r0, [r7, #4]
 8001620:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001622:	f002 fbbf 	bl	8003da4 <__errno>
 8001626:	4603      	mov	r3, r0
 8001628:	2216      	movs	r2, #22
 800162a:	601a      	str	r2, [r3, #0]
	return -1;
 800162c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001630:	4618      	mov	r0, r3
 8001632:	3708      	adds	r7, #8
 8001634:	46bd      	mov	sp, r7
 8001636:	bd80      	pop	{r7, pc}

08001638 <_exit>:

void _exit (int status)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	b082      	sub	sp, #8
 800163c:	af00      	add	r7, sp, #0
 800163e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001640:	f04f 31ff 	mov.w	r1, #4294967295
 8001644:	6878      	ldr	r0, [r7, #4]
 8001646:	f7ff ffe7 	bl	8001618 <_kill>
	while (1) {}		/* Make sure we hang here */
 800164a:	e7fe      	b.n	800164a <_exit+0x12>

0800164c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b086      	sub	sp, #24
 8001650:	af00      	add	r7, sp, #0
 8001652:	60f8      	str	r0, [r7, #12]
 8001654:	60b9      	str	r1, [r7, #8]
 8001656:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001658:	2300      	movs	r3, #0
 800165a:	617b      	str	r3, [r7, #20]
 800165c:	e00a      	b.n	8001674 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800165e:	f3af 8000 	nop.w
 8001662:	4601      	mov	r1, r0
 8001664:	68bb      	ldr	r3, [r7, #8]
 8001666:	1c5a      	adds	r2, r3, #1
 8001668:	60ba      	str	r2, [r7, #8]
 800166a:	b2ca      	uxtb	r2, r1
 800166c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800166e:	697b      	ldr	r3, [r7, #20]
 8001670:	3301      	adds	r3, #1
 8001672:	617b      	str	r3, [r7, #20]
 8001674:	697a      	ldr	r2, [r7, #20]
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	429a      	cmp	r2, r3
 800167a:	dbf0      	blt.n	800165e <_read+0x12>
	}

return len;
 800167c:	687b      	ldr	r3, [r7, #4]
}
 800167e:	4618      	mov	r0, r3
 8001680:	3718      	adds	r7, #24
 8001682:	46bd      	mov	sp, r7
 8001684:	bd80      	pop	{r7, pc}

08001686 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001686:	b580      	push	{r7, lr}
 8001688:	b086      	sub	sp, #24
 800168a:	af00      	add	r7, sp, #0
 800168c:	60f8      	str	r0, [r7, #12]
 800168e:	60b9      	str	r1, [r7, #8]
 8001690:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001692:	2300      	movs	r3, #0
 8001694:	617b      	str	r3, [r7, #20]
 8001696:	e009      	b.n	80016ac <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001698:	68bb      	ldr	r3, [r7, #8]
 800169a:	1c5a      	adds	r2, r3, #1
 800169c:	60ba      	str	r2, [r7, #8]
 800169e:	781b      	ldrb	r3, [r3, #0]
 80016a0:	4618      	mov	r0, r3
 80016a2:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016a6:	697b      	ldr	r3, [r7, #20]
 80016a8:	3301      	adds	r3, #1
 80016aa:	617b      	str	r3, [r7, #20]
 80016ac:	697a      	ldr	r2, [r7, #20]
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	429a      	cmp	r2, r3
 80016b2:	dbf1      	blt.n	8001698 <_write+0x12>
	}
	return len;
 80016b4:	687b      	ldr	r3, [r7, #4]
}
 80016b6:	4618      	mov	r0, r3
 80016b8:	3718      	adds	r7, #24
 80016ba:	46bd      	mov	sp, r7
 80016bc:	bd80      	pop	{r7, pc}

080016be <_close>:

int _close(int file)
{
 80016be:	b480      	push	{r7}
 80016c0:	b083      	sub	sp, #12
 80016c2:	af00      	add	r7, sp, #0
 80016c4:	6078      	str	r0, [r7, #4]
	return -1;
 80016c6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80016ca:	4618      	mov	r0, r3
 80016cc:	370c      	adds	r7, #12
 80016ce:	46bd      	mov	sp, r7
 80016d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d4:	4770      	bx	lr

080016d6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80016d6:	b480      	push	{r7}
 80016d8:	b083      	sub	sp, #12
 80016da:	af00      	add	r7, sp, #0
 80016dc:	6078      	str	r0, [r7, #4]
 80016de:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80016e0:	683b      	ldr	r3, [r7, #0]
 80016e2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80016e6:	605a      	str	r2, [r3, #4]
	return 0;
 80016e8:	2300      	movs	r3, #0
}
 80016ea:	4618      	mov	r0, r3
 80016ec:	370c      	adds	r7, #12
 80016ee:	46bd      	mov	sp, r7
 80016f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f4:	4770      	bx	lr

080016f6 <_isatty>:

int _isatty(int file)
{
 80016f6:	b480      	push	{r7}
 80016f8:	b083      	sub	sp, #12
 80016fa:	af00      	add	r7, sp, #0
 80016fc:	6078      	str	r0, [r7, #4]
	return 1;
 80016fe:	2301      	movs	r3, #1
}
 8001700:	4618      	mov	r0, r3
 8001702:	370c      	adds	r7, #12
 8001704:	46bd      	mov	sp, r7
 8001706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170a:	4770      	bx	lr

0800170c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800170c:	b480      	push	{r7}
 800170e:	b085      	sub	sp, #20
 8001710:	af00      	add	r7, sp, #0
 8001712:	60f8      	str	r0, [r7, #12]
 8001714:	60b9      	str	r1, [r7, #8]
 8001716:	607a      	str	r2, [r7, #4]
	return 0;
 8001718:	2300      	movs	r3, #0
}
 800171a:	4618      	mov	r0, r3
 800171c:	3714      	adds	r7, #20
 800171e:	46bd      	mov	sp, r7
 8001720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001724:	4770      	bx	lr
	...

08001728 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b086      	sub	sp, #24
 800172c:	af00      	add	r7, sp, #0
 800172e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001730:	4a14      	ldr	r2, [pc, #80]	; (8001784 <_sbrk+0x5c>)
 8001732:	4b15      	ldr	r3, [pc, #84]	; (8001788 <_sbrk+0x60>)
 8001734:	1ad3      	subs	r3, r2, r3
 8001736:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001738:	697b      	ldr	r3, [r7, #20]
 800173a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800173c:	4b13      	ldr	r3, [pc, #76]	; (800178c <_sbrk+0x64>)
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	2b00      	cmp	r3, #0
 8001742:	d102      	bne.n	800174a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001744:	4b11      	ldr	r3, [pc, #68]	; (800178c <_sbrk+0x64>)
 8001746:	4a12      	ldr	r2, [pc, #72]	; (8001790 <_sbrk+0x68>)
 8001748:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800174a:	4b10      	ldr	r3, [pc, #64]	; (800178c <_sbrk+0x64>)
 800174c:	681a      	ldr	r2, [r3, #0]
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	4413      	add	r3, r2
 8001752:	693a      	ldr	r2, [r7, #16]
 8001754:	429a      	cmp	r2, r3
 8001756:	d207      	bcs.n	8001768 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001758:	f002 fb24 	bl	8003da4 <__errno>
 800175c:	4603      	mov	r3, r0
 800175e:	220c      	movs	r2, #12
 8001760:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001762:	f04f 33ff 	mov.w	r3, #4294967295
 8001766:	e009      	b.n	800177c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001768:	4b08      	ldr	r3, [pc, #32]	; (800178c <_sbrk+0x64>)
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800176e:	4b07      	ldr	r3, [pc, #28]	; (800178c <_sbrk+0x64>)
 8001770:	681a      	ldr	r2, [r3, #0]
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	4413      	add	r3, r2
 8001776:	4a05      	ldr	r2, [pc, #20]	; (800178c <_sbrk+0x64>)
 8001778:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800177a:	68fb      	ldr	r3, [r7, #12]
}
 800177c:	4618      	mov	r0, r3
 800177e:	3718      	adds	r7, #24
 8001780:	46bd      	mov	sp, r7
 8001782:	bd80      	pop	{r7, pc}
 8001784:	20020000 	.word	0x20020000
 8001788:	00000400 	.word	0x00000400
 800178c:	20000300 	.word	0x20000300
 8001790:	20000318 	.word	0x20000318

08001794 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001794:	b480      	push	{r7}
 8001796:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001798:	4b06      	ldr	r3, [pc, #24]	; (80017b4 <SystemInit+0x20>)
 800179a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800179e:	4a05      	ldr	r2, [pc, #20]	; (80017b4 <SystemInit+0x20>)
 80017a0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80017a4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80017a8:	bf00      	nop
 80017aa:	46bd      	mov	sp, r7
 80017ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b0:	4770      	bx	lr
 80017b2:	bf00      	nop
 80017b4:	e000ed00 	.word	0xe000ed00

080017b8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80017b8:	f8df d034 	ldr.w	sp, [pc, #52]	; 80017f0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80017bc:	480d      	ldr	r0, [pc, #52]	; (80017f4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80017be:	490e      	ldr	r1, [pc, #56]	; (80017f8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80017c0:	4a0e      	ldr	r2, [pc, #56]	; (80017fc <LoopFillZerobss+0x1e>)
  movs r3, #0
 80017c2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80017c4:	e002      	b.n	80017cc <LoopCopyDataInit>

080017c6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80017c6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80017c8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80017ca:	3304      	adds	r3, #4

080017cc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80017cc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80017ce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80017d0:	d3f9      	bcc.n	80017c6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80017d2:	4a0b      	ldr	r2, [pc, #44]	; (8001800 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80017d4:	4c0b      	ldr	r4, [pc, #44]	; (8001804 <LoopFillZerobss+0x26>)
  movs r3, #0
 80017d6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80017d8:	e001      	b.n	80017de <LoopFillZerobss>

080017da <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80017da:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80017dc:	3204      	adds	r2, #4

080017de <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80017de:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80017e0:	d3fb      	bcc.n	80017da <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80017e2:	f7ff ffd7 	bl	8001794 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80017e6:	f002 fae3 	bl	8003db0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80017ea:	f7ff fb69 	bl	8000ec0 <main>
  bx  lr    
 80017ee:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80017f0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80017f4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80017f8:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 80017fc:	08006c54 	.word	0x08006c54
  ldr r2, =_sbss
 8001800:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8001804:	20000318 	.word	0x20000318

08001808 <DMA1_Stream0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001808:	e7fe      	b.n	8001808 <DMA1_Stream0_IRQHandler>
	...

0800180c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001810:	4b0e      	ldr	r3, [pc, #56]	; (800184c <HAL_Init+0x40>)
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	4a0d      	ldr	r2, [pc, #52]	; (800184c <HAL_Init+0x40>)
 8001816:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800181a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800181c:	4b0b      	ldr	r3, [pc, #44]	; (800184c <HAL_Init+0x40>)
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	4a0a      	ldr	r2, [pc, #40]	; (800184c <HAL_Init+0x40>)
 8001822:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001826:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001828:	4b08      	ldr	r3, [pc, #32]	; (800184c <HAL_Init+0x40>)
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	4a07      	ldr	r2, [pc, #28]	; (800184c <HAL_Init+0x40>)
 800182e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001832:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001834:	2003      	movs	r0, #3
 8001836:	f000 fe47 	bl	80024c8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800183a:	2000      	movs	r0, #0
 800183c:	f000 f808 	bl	8001850 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001840:	f7ff fdfe 	bl	8001440 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001844:	2300      	movs	r3, #0
}
 8001846:	4618      	mov	r0, r3
 8001848:	bd80      	pop	{r7, pc}
 800184a:	bf00      	nop
 800184c:	40023c00 	.word	0x40023c00

08001850 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	b082      	sub	sp, #8
 8001854:	af00      	add	r7, sp, #0
 8001856:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001858:	4b12      	ldr	r3, [pc, #72]	; (80018a4 <HAL_InitTick+0x54>)
 800185a:	681a      	ldr	r2, [r3, #0]
 800185c:	4b12      	ldr	r3, [pc, #72]	; (80018a8 <HAL_InitTick+0x58>)
 800185e:	781b      	ldrb	r3, [r3, #0]
 8001860:	4619      	mov	r1, r3
 8001862:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001866:	fbb3 f3f1 	udiv	r3, r3, r1
 800186a:	fbb2 f3f3 	udiv	r3, r2, r3
 800186e:	4618      	mov	r0, r3
 8001870:	f000 fe5f 	bl	8002532 <HAL_SYSTICK_Config>
 8001874:	4603      	mov	r3, r0
 8001876:	2b00      	cmp	r3, #0
 8001878:	d001      	beq.n	800187e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800187a:	2301      	movs	r3, #1
 800187c:	e00e      	b.n	800189c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	2b0f      	cmp	r3, #15
 8001882:	d80a      	bhi.n	800189a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001884:	2200      	movs	r2, #0
 8001886:	6879      	ldr	r1, [r7, #4]
 8001888:	f04f 30ff 	mov.w	r0, #4294967295
 800188c:	f000 fe27 	bl	80024de <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001890:	4a06      	ldr	r2, [pc, #24]	; (80018ac <HAL_InitTick+0x5c>)
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001896:	2300      	movs	r3, #0
 8001898:	e000      	b.n	800189c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800189a:	2301      	movs	r3, #1
}
 800189c:	4618      	mov	r0, r3
 800189e:	3708      	adds	r7, #8
 80018a0:	46bd      	mov	sp, r7
 80018a2:	bd80      	pop	{r7, pc}
 80018a4:	20000000 	.word	0x20000000
 80018a8:	20000008 	.word	0x20000008
 80018ac:	20000004 	.word	0x20000004

080018b0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80018b0:	b480      	push	{r7}
 80018b2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80018b4:	4b06      	ldr	r3, [pc, #24]	; (80018d0 <HAL_IncTick+0x20>)
 80018b6:	781b      	ldrb	r3, [r3, #0]
 80018b8:	461a      	mov	r2, r3
 80018ba:	4b06      	ldr	r3, [pc, #24]	; (80018d4 <HAL_IncTick+0x24>)
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	4413      	add	r3, r2
 80018c0:	4a04      	ldr	r2, [pc, #16]	; (80018d4 <HAL_IncTick+0x24>)
 80018c2:	6013      	str	r3, [r2, #0]
}
 80018c4:	bf00      	nop
 80018c6:	46bd      	mov	sp, r7
 80018c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018cc:	4770      	bx	lr
 80018ce:	bf00      	nop
 80018d0:	20000008 	.word	0x20000008
 80018d4:	20000304 	.word	0x20000304

080018d8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80018d8:	b480      	push	{r7}
 80018da:	af00      	add	r7, sp, #0
  return uwTick;
 80018dc:	4b03      	ldr	r3, [pc, #12]	; (80018ec <HAL_GetTick+0x14>)
 80018de:	681b      	ldr	r3, [r3, #0]
}
 80018e0:	4618      	mov	r0, r3
 80018e2:	46bd      	mov	sp, r7
 80018e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e8:	4770      	bx	lr
 80018ea:	bf00      	nop
 80018ec:	20000304 	.word	0x20000304

080018f0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b084      	sub	sp, #16
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80018f8:	2300      	movs	r3, #0
 80018fa:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d101      	bne.n	8001906 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001902:	2301      	movs	r3, #1
 8001904:	e033      	b.n	800196e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800190a:	2b00      	cmp	r3, #0
 800190c:	d109      	bne.n	8001922 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800190e:	6878      	ldr	r0, [r7, #4]
 8001910:	f7ff fdbe 	bl	8001490 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	2200      	movs	r2, #0
 8001918:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	2200      	movs	r2, #0
 800191e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001926:	f003 0310 	and.w	r3, r3, #16
 800192a:	2b00      	cmp	r3, #0
 800192c:	d118      	bne.n	8001960 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001932:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001936:	f023 0302 	bic.w	r3, r3, #2
 800193a:	f043 0202 	orr.w	r2, r3, #2
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001942:	6878      	ldr	r0, [r7, #4]
 8001944:	f000 fb68 	bl	8002018 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	2200      	movs	r2, #0
 800194c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001952:	f023 0303 	bic.w	r3, r3, #3
 8001956:	f043 0201 	orr.w	r2, r3, #1
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	641a      	str	r2, [r3, #64]	; 0x40
 800195e:	e001      	b.n	8001964 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001960:	2301      	movs	r3, #1
 8001962:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	2200      	movs	r2, #0
 8001968:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800196c:	7bfb      	ldrb	r3, [r7, #15]
}
 800196e:	4618      	mov	r0, r3
 8001970:	3710      	adds	r7, #16
 8001972:	46bd      	mov	sp, r7
 8001974:	bd80      	pop	{r7, pc}

08001976 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8001976:	b580      	push	{r7, lr}
 8001978:	b086      	sub	sp, #24
 800197a:	af00      	add	r7, sp, #0
 800197c:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 800197e:	2300      	movs	r3, #0
 8001980:	617b      	str	r3, [r7, #20]
 8001982:	2300      	movs	r3, #0
 8001984:	613b      	str	r3, [r7, #16]
  
  uint32_t tmp_sr = hadc->Instance->SR;
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	685b      	ldr	r3, [r3, #4]
 8001994:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8001996:	68fb      	ldr	r3, [r7, #12]
 8001998:	f003 0302 	and.w	r3, r3, #2
 800199c:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 800199e:	68bb      	ldr	r3, [r7, #8]
 80019a0:	f003 0320 	and.w	r3, r3, #32
 80019a4:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 80019a6:	697b      	ldr	r3, [r7, #20]
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d049      	beq.n	8001a40 <HAL_ADC_IRQHandler+0xca>
 80019ac:	693b      	ldr	r3, [r7, #16]
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d046      	beq.n	8001a40 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019b6:	f003 0310 	and.w	r3, r3, #16
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d105      	bne.n	80019ca <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019c2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	689b      	ldr	r3, [r3, #8]
 80019d0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d12b      	bne.n	8001a30 <HAL_ADC_IRQHandler+0xba>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d127      	bne.n	8001a30 <HAL_ADC_IRQHandler+0xba>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019e6:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d006      	beq.n	80019fc <HAL_ADC_IRQHandler+0x86>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	689b      	ldr	r3, [r3, #8]
 80019f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d119      	bne.n	8001a30 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	685a      	ldr	r2, [r3, #4]
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	f022 0220 	bic.w	r2, r2, #32
 8001a0a:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a10:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a1c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d105      	bne.n	8001a30 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a28:	f043 0201 	orr.w	r2, r3, #1
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001a30:	6878      	ldr	r0, [r7, #4]
 8001a32:	f7ff fce9 	bl	8001408 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	f06f 0212 	mvn.w	r2, #18
 8001a3e:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	f003 0304 	and.w	r3, r3, #4
 8001a46:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8001a48:	68bb      	ldr	r3, [r7, #8]
 8001a4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001a4e:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8001a50:	697b      	ldr	r3, [r7, #20]
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d057      	beq.n	8001b06 <HAL_ADC_IRQHandler+0x190>
 8001a56:	693b      	ldr	r3, [r7, #16]
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d054      	beq.n	8001b06 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a60:	f003 0310 	and.w	r3, r3, #16
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d105      	bne.n	8001a74 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a6c:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	689b      	ldr	r3, [r3, #8]
 8001a7a:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d139      	bne.n	8001af6 <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a88:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d006      	beq.n	8001a9e <HAL_ADC_IRQHandler+0x128>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	689b      	ldr	r3, [r3, #8]
 8001a96:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d12b      	bne.n	8001af6 <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	685b      	ldr	r3, [r3, #4]
 8001aa4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d124      	bne.n	8001af6 <HAL_ADC_IRQHandler+0x180>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	689b      	ldr	r3, [r3, #8]
 8001ab2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d11d      	bne.n	8001af6 <HAL_ADC_IRQHandler+0x180>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d119      	bne.n	8001af6 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	685a      	ldr	r2, [r3, #4]
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001ad0:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ad6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ae2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d105      	bne.n	8001af6 <HAL_ADC_IRQHandler+0x180>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aee:	f043 0201 	orr.w	r2, r3, #1
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001af6:	6878      	ldr	r0, [r7, #4]
 8001af8:	f000 fc0c 	bl	8002314 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	f06f 020c 	mvn.w	r2, #12
 8001b04:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8001b06:	68fb      	ldr	r3, [r7, #12]
 8001b08:	f003 0301 	and.w	r3, r3, #1
 8001b0c:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8001b0e:	68bb      	ldr	r3, [r7, #8]
 8001b10:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001b14:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8001b16:	697b      	ldr	r3, [r7, #20]
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d017      	beq.n	8001b4c <HAL_ADC_IRQHandler+0x1d6>
 8001b1c:	693b      	ldr	r3, [r7, #16]
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d014      	beq.n	8001b4c <HAL_ADC_IRQHandler+0x1d6>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	f003 0301 	and.w	r3, r3, #1
 8001b2c:	2b01      	cmp	r3, #1
 8001b2e:	d10d      	bne.n	8001b4c <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b34:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001b3c:	6878      	ldr	r0, [r7, #4]
 8001b3e:	f000 f925 	bl	8001d8c <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	f06f 0201 	mvn.w	r2, #1
 8001b4a:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	f003 0320 	and.w	r3, r3, #32
 8001b52:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8001b54:	68bb      	ldr	r3, [r7, #8]
 8001b56:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001b5a:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8001b5c:	697b      	ldr	r3, [r7, #20]
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d015      	beq.n	8001b8e <HAL_ADC_IRQHandler+0x218>
 8001b62:	693b      	ldr	r3, [r7, #16]
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d012      	beq.n	8001b8e <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b6c:	f043 0202 	orr.w	r2, r3, #2
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	f06f 0220 	mvn.w	r2, #32
 8001b7c:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8001b7e:	6878      	ldr	r0, [r7, #4]
 8001b80:	f000 f90e 	bl	8001da0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	f06f 0220 	mvn.w	r2, #32
 8001b8c:	601a      	str	r2, [r3, #0]
  }
}
 8001b8e:	bf00      	nop
 8001b90:	3718      	adds	r7, #24
 8001b92:	46bd      	mov	sp, r7
 8001b94:	bd80      	pop	{r7, pc}
	...

08001b98 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	b086      	sub	sp, #24
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	60f8      	str	r0, [r7, #12]
 8001ba0:	60b9      	str	r1, [r7, #8]
 8001ba2:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8001ba4:	2300      	movs	r3, #0
 8001ba6:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001bae:	2b01      	cmp	r3, #1
 8001bb0:	d101      	bne.n	8001bb6 <HAL_ADC_Start_DMA+0x1e>
 8001bb2:	2302      	movs	r3, #2
 8001bb4:	e0ce      	b.n	8001d54 <HAL_ADC_Start_DMA+0x1bc>
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	2201      	movs	r2, #1
 8001bba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	689b      	ldr	r3, [r3, #8]
 8001bc4:	f003 0301 	and.w	r3, r3, #1
 8001bc8:	2b01      	cmp	r3, #1
 8001bca:	d018      	beq.n	8001bfe <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	689a      	ldr	r2, [r3, #8]
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	f042 0201 	orr.w	r2, r2, #1
 8001bda:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001bdc:	4b5f      	ldr	r3, [pc, #380]	; (8001d5c <HAL_ADC_Start_DMA+0x1c4>)
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	4a5f      	ldr	r2, [pc, #380]	; (8001d60 <HAL_ADC_Start_DMA+0x1c8>)
 8001be2:	fba2 2303 	umull	r2, r3, r2, r3
 8001be6:	0c9a      	lsrs	r2, r3, #18
 8001be8:	4613      	mov	r3, r2
 8001bea:	005b      	lsls	r3, r3, #1
 8001bec:	4413      	add	r3, r2
 8001bee:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8001bf0:	e002      	b.n	8001bf8 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8001bf2:	693b      	ldr	r3, [r7, #16]
 8001bf4:	3b01      	subs	r3, #1
 8001bf6:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8001bf8:	693b      	ldr	r3, [r7, #16]
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d1f9      	bne.n	8001bf2 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	689b      	ldr	r3, [r3, #8]
 8001c04:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c08:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001c0c:	d107      	bne.n	8001c1e <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	689a      	ldr	r2, [r3, #8]
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001c1c:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	689b      	ldr	r3, [r3, #8]
 8001c24:	f003 0301 	and.w	r3, r3, #1
 8001c28:	2b01      	cmp	r3, #1
 8001c2a:	f040 8086 	bne.w	8001d3a <HAL_ADC_Start_DMA+0x1a2>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001c2e:	68fb      	ldr	r3, [r7, #12]
 8001c30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c32:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001c36:	f023 0301 	bic.w	r3, r3, #1
 8001c3a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	685b      	ldr	r3, [r3, #4]
 8001c48:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d007      	beq.n	8001c60 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c54:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001c58:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c64:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001c68:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001c6c:	d106      	bne.n	8001c7c <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001c6e:	68fb      	ldr	r3, [r7, #12]
 8001c70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c72:	f023 0206 	bic.w	r2, r3, #6
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	645a      	str	r2, [r3, #68]	; 0x44
 8001c7a:	e002      	b.n	8001c82 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	2200      	movs	r2, #0
 8001c80:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	2200      	movs	r2, #0
 8001c86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001c8a:	4b36      	ldr	r3, [pc, #216]	; (8001d64 <HAL_ADC_Start_DMA+0x1cc>)
 8001c8c:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001c92:	4a35      	ldr	r2, [pc, #212]	; (8001d68 <HAL_ADC_Start_DMA+0x1d0>)
 8001c94:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001c9a:	4a34      	ldr	r2, [pc, #208]	; (8001d6c <HAL_ADC_Start_DMA+0x1d4>)
 8001c9c:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ca2:	4a33      	ldr	r2, [pc, #204]	; (8001d70 <HAL_ADC_Start_DMA+0x1d8>)
 8001ca4:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8001cae:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	685a      	ldr	r2, [r3, #4]
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8001cbe:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	689a      	ldr	r2, [r3, #8]
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001cce:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	334c      	adds	r3, #76	; 0x4c
 8001cda:	4619      	mov	r1, r3
 8001cdc:	68ba      	ldr	r2, [r7, #8]
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	f000 fce2 	bl	80026a8 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001ce4:	697b      	ldr	r3, [r7, #20]
 8001ce6:	685b      	ldr	r3, [r3, #4]
 8001ce8:	f003 031f 	and.w	r3, r3, #31
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d10f      	bne.n	8001d10 <HAL_ADC_Start_DMA+0x178>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	689b      	ldr	r3, [r3, #8]
 8001cf6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d129      	bne.n	8001d52 <HAL_ADC_Start_DMA+0x1ba>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	689a      	ldr	r2, [r3, #8]
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001d0c:	609a      	str	r2, [r3, #8]
 8001d0e:	e020      	b.n	8001d52 <HAL_ADC_Start_DMA+0x1ba>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	4a17      	ldr	r2, [pc, #92]	; (8001d74 <HAL_ADC_Start_DMA+0x1dc>)
 8001d16:	4293      	cmp	r3, r2
 8001d18:	d11b      	bne.n	8001d52 <HAL_ADC_Start_DMA+0x1ba>
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	689b      	ldr	r3, [r3, #8]
 8001d20:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d114      	bne.n	8001d52 <HAL_ADC_Start_DMA+0x1ba>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	689a      	ldr	r2, [r3, #8]
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001d36:	609a      	str	r2, [r3, #8]
 8001d38:	e00b      	b.n	8001d52 <HAL_ADC_Start_DMA+0x1ba>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d3e:	f043 0210 	orr.w	r2, r3, #16
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d4a:	f043 0201 	orr.w	r2, r3, #1
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8001d52:	2300      	movs	r3, #0
}
 8001d54:	4618      	mov	r0, r3
 8001d56:	3718      	adds	r7, #24
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	bd80      	pop	{r7, pc}
 8001d5c:	20000000 	.word	0x20000000
 8001d60:	431bde83 	.word	0x431bde83
 8001d64:	40012300 	.word	0x40012300
 8001d68:	08002211 	.word	0x08002211
 8001d6c:	080022cb 	.word	0x080022cb
 8001d70:	080022e7 	.word	0x080022e7
 8001d74:	40012000 	.word	0x40012000

08001d78 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001d78:	b480      	push	{r7}
 8001d7a:	b083      	sub	sp, #12
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8001d80:	bf00      	nop
 8001d82:	370c      	adds	r7, #12
 8001d84:	46bd      	mov	sp, r7
 8001d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8a:	4770      	bx	lr

08001d8c <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8001d8c:	b480      	push	{r7}
 8001d8e:	b083      	sub	sp, #12
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8001d94:	bf00      	nop
 8001d96:	370c      	adds	r7, #12
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9e:	4770      	bx	lr

08001da0 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001da0:	b480      	push	{r7}
 8001da2:	b083      	sub	sp, #12
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8001da8:	bf00      	nop
 8001daa:	370c      	adds	r7, #12
 8001dac:	46bd      	mov	sp, r7
 8001dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db2:	4770      	bx	lr

08001db4 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001db4:	b480      	push	{r7}
 8001db6:	b085      	sub	sp, #20
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	6078      	str	r0, [r7, #4]
 8001dbc:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001dc8:	2b01      	cmp	r3, #1
 8001dca:	d101      	bne.n	8001dd0 <HAL_ADC_ConfigChannel+0x1c>
 8001dcc:	2302      	movs	r3, #2
 8001dce:	e113      	b.n	8001ff8 <HAL_ADC_ConfigChannel+0x244>
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	2201      	movs	r2, #1
 8001dd4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001dd8:	683b      	ldr	r3, [r7, #0]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	2b09      	cmp	r3, #9
 8001dde:	d925      	bls.n	8001e2c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	68d9      	ldr	r1, [r3, #12]
 8001de6:	683b      	ldr	r3, [r7, #0]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	b29b      	uxth	r3, r3
 8001dec:	461a      	mov	r2, r3
 8001dee:	4613      	mov	r3, r2
 8001df0:	005b      	lsls	r3, r3, #1
 8001df2:	4413      	add	r3, r2
 8001df4:	3b1e      	subs	r3, #30
 8001df6:	2207      	movs	r2, #7
 8001df8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dfc:	43da      	mvns	r2, r3
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	400a      	ands	r2, r1
 8001e04:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	68d9      	ldr	r1, [r3, #12]
 8001e0c:	683b      	ldr	r3, [r7, #0]
 8001e0e:	689a      	ldr	r2, [r3, #8]
 8001e10:	683b      	ldr	r3, [r7, #0]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	b29b      	uxth	r3, r3
 8001e16:	4618      	mov	r0, r3
 8001e18:	4603      	mov	r3, r0
 8001e1a:	005b      	lsls	r3, r3, #1
 8001e1c:	4403      	add	r3, r0
 8001e1e:	3b1e      	subs	r3, #30
 8001e20:	409a      	lsls	r2, r3
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	430a      	orrs	r2, r1
 8001e28:	60da      	str	r2, [r3, #12]
 8001e2a:	e022      	b.n	8001e72 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	6919      	ldr	r1, [r3, #16]
 8001e32:	683b      	ldr	r3, [r7, #0]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	b29b      	uxth	r3, r3
 8001e38:	461a      	mov	r2, r3
 8001e3a:	4613      	mov	r3, r2
 8001e3c:	005b      	lsls	r3, r3, #1
 8001e3e:	4413      	add	r3, r2
 8001e40:	2207      	movs	r2, #7
 8001e42:	fa02 f303 	lsl.w	r3, r2, r3
 8001e46:	43da      	mvns	r2, r3
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	400a      	ands	r2, r1
 8001e4e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	6919      	ldr	r1, [r3, #16]
 8001e56:	683b      	ldr	r3, [r7, #0]
 8001e58:	689a      	ldr	r2, [r3, #8]
 8001e5a:	683b      	ldr	r3, [r7, #0]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	b29b      	uxth	r3, r3
 8001e60:	4618      	mov	r0, r3
 8001e62:	4603      	mov	r3, r0
 8001e64:	005b      	lsls	r3, r3, #1
 8001e66:	4403      	add	r3, r0
 8001e68:	409a      	lsls	r2, r3
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	430a      	orrs	r2, r1
 8001e70:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001e72:	683b      	ldr	r3, [r7, #0]
 8001e74:	685b      	ldr	r3, [r3, #4]
 8001e76:	2b06      	cmp	r3, #6
 8001e78:	d824      	bhi.n	8001ec4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001e80:	683b      	ldr	r3, [r7, #0]
 8001e82:	685a      	ldr	r2, [r3, #4]
 8001e84:	4613      	mov	r3, r2
 8001e86:	009b      	lsls	r3, r3, #2
 8001e88:	4413      	add	r3, r2
 8001e8a:	3b05      	subs	r3, #5
 8001e8c:	221f      	movs	r2, #31
 8001e8e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e92:	43da      	mvns	r2, r3
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	400a      	ands	r2, r1
 8001e9a:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001ea2:	683b      	ldr	r3, [r7, #0]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	b29b      	uxth	r3, r3
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	683b      	ldr	r3, [r7, #0]
 8001eac:	685a      	ldr	r2, [r3, #4]
 8001eae:	4613      	mov	r3, r2
 8001eb0:	009b      	lsls	r3, r3, #2
 8001eb2:	4413      	add	r3, r2
 8001eb4:	3b05      	subs	r3, #5
 8001eb6:	fa00 f203 	lsl.w	r2, r0, r3
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	430a      	orrs	r2, r1
 8001ec0:	635a      	str	r2, [r3, #52]	; 0x34
 8001ec2:	e04c      	b.n	8001f5e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001ec4:	683b      	ldr	r3, [r7, #0]
 8001ec6:	685b      	ldr	r3, [r3, #4]
 8001ec8:	2b0c      	cmp	r3, #12
 8001eca:	d824      	bhi.n	8001f16 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001ed2:	683b      	ldr	r3, [r7, #0]
 8001ed4:	685a      	ldr	r2, [r3, #4]
 8001ed6:	4613      	mov	r3, r2
 8001ed8:	009b      	lsls	r3, r3, #2
 8001eda:	4413      	add	r3, r2
 8001edc:	3b23      	subs	r3, #35	; 0x23
 8001ede:	221f      	movs	r2, #31
 8001ee0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ee4:	43da      	mvns	r2, r3
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	400a      	ands	r2, r1
 8001eec:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001ef4:	683b      	ldr	r3, [r7, #0]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	b29b      	uxth	r3, r3
 8001efa:	4618      	mov	r0, r3
 8001efc:	683b      	ldr	r3, [r7, #0]
 8001efe:	685a      	ldr	r2, [r3, #4]
 8001f00:	4613      	mov	r3, r2
 8001f02:	009b      	lsls	r3, r3, #2
 8001f04:	4413      	add	r3, r2
 8001f06:	3b23      	subs	r3, #35	; 0x23
 8001f08:	fa00 f203 	lsl.w	r2, r0, r3
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	430a      	orrs	r2, r1
 8001f12:	631a      	str	r2, [r3, #48]	; 0x30
 8001f14:	e023      	b.n	8001f5e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001f1c:	683b      	ldr	r3, [r7, #0]
 8001f1e:	685a      	ldr	r2, [r3, #4]
 8001f20:	4613      	mov	r3, r2
 8001f22:	009b      	lsls	r3, r3, #2
 8001f24:	4413      	add	r3, r2
 8001f26:	3b41      	subs	r3, #65	; 0x41
 8001f28:	221f      	movs	r2, #31
 8001f2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f2e:	43da      	mvns	r2, r3
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	400a      	ands	r2, r1
 8001f36:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001f3e:	683b      	ldr	r3, [r7, #0]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	b29b      	uxth	r3, r3
 8001f44:	4618      	mov	r0, r3
 8001f46:	683b      	ldr	r3, [r7, #0]
 8001f48:	685a      	ldr	r2, [r3, #4]
 8001f4a:	4613      	mov	r3, r2
 8001f4c:	009b      	lsls	r3, r3, #2
 8001f4e:	4413      	add	r3, r2
 8001f50:	3b41      	subs	r3, #65	; 0x41
 8001f52:	fa00 f203 	lsl.w	r2, r0, r3
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	430a      	orrs	r2, r1
 8001f5c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001f5e:	4b29      	ldr	r3, [pc, #164]	; (8002004 <HAL_ADC_ConfigChannel+0x250>)
 8001f60:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	4a28      	ldr	r2, [pc, #160]	; (8002008 <HAL_ADC_ConfigChannel+0x254>)
 8001f68:	4293      	cmp	r3, r2
 8001f6a:	d10f      	bne.n	8001f8c <HAL_ADC_ConfigChannel+0x1d8>
 8001f6c:	683b      	ldr	r3, [r7, #0]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	2b12      	cmp	r3, #18
 8001f72:	d10b      	bne.n	8001f8c <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	685b      	ldr	r3, [r3, #4]
 8001f78:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	685b      	ldr	r3, [r3, #4]
 8001f84:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	4a1d      	ldr	r2, [pc, #116]	; (8002008 <HAL_ADC_ConfigChannel+0x254>)
 8001f92:	4293      	cmp	r3, r2
 8001f94:	d12b      	bne.n	8001fee <HAL_ADC_ConfigChannel+0x23a>
 8001f96:	683b      	ldr	r3, [r7, #0]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	4a1c      	ldr	r2, [pc, #112]	; (800200c <HAL_ADC_ConfigChannel+0x258>)
 8001f9c:	4293      	cmp	r3, r2
 8001f9e:	d003      	beq.n	8001fa8 <HAL_ADC_ConfigChannel+0x1f4>
 8001fa0:	683b      	ldr	r3, [r7, #0]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	2b11      	cmp	r3, #17
 8001fa6:	d122      	bne.n	8001fee <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	685b      	ldr	r3, [r3, #4]
 8001fac:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	685b      	ldr	r3, [r3, #4]
 8001fb8:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001fc0:	683b      	ldr	r3, [r7, #0]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	4a11      	ldr	r2, [pc, #68]	; (800200c <HAL_ADC_ConfigChannel+0x258>)
 8001fc6:	4293      	cmp	r3, r2
 8001fc8:	d111      	bne.n	8001fee <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001fca:	4b11      	ldr	r3, [pc, #68]	; (8002010 <HAL_ADC_ConfigChannel+0x25c>)
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	4a11      	ldr	r2, [pc, #68]	; (8002014 <HAL_ADC_ConfigChannel+0x260>)
 8001fd0:	fba2 2303 	umull	r2, r3, r2, r3
 8001fd4:	0c9a      	lsrs	r2, r3, #18
 8001fd6:	4613      	mov	r3, r2
 8001fd8:	009b      	lsls	r3, r3, #2
 8001fda:	4413      	add	r3, r2
 8001fdc:	005b      	lsls	r3, r3, #1
 8001fde:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001fe0:	e002      	b.n	8001fe8 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8001fe2:	68bb      	ldr	r3, [r7, #8]
 8001fe4:	3b01      	subs	r3, #1
 8001fe6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001fe8:	68bb      	ldr	r3, [r7, #8]
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d1f9      	bne.n	8001fe2 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8001ff6:	2300      	movs	r3, #0
}
 8001ff8:	4618      	mov	r0, r3
 8001ffa:	3714      	adds	r7, #20
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002002:	4770      	bx	lr
 8002004:	40012300 	.word	0x40012300
 8002008:	40012000 	.word	0x40012000
 800200c:	10000012 	.word	0x10000012
 8002010:	20000000 	.word	0x20000000
 8002014:	431bde83 	.word	0x431bde83

08002018 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002018:	b480      	push	{r7}
 800201a:	b085      	sub	sp, #20
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002020:	4b79      	ldr	r3, [pc, #484]	; (8002208 <ADC_Init+0x1f0>)
 8002022:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	685b      	ldr	r3, [r3, #4]
 8002028:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	685a      	ldr	r2, [r3, #4]
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	685b      	ldr	r3, [r3, #4]
 8002038:	431a      	orrs	r2, r3
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	685a      	ldr	r2, [r3, #4]
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800204c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	6859      	ldr	r1, [r3, #4]
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	691b      	ldr	r3, [r3, #16]
 8002058:	021a      	lsls	r2, r3, #8
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	430a      	orrs	r2, r1
 8002060:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	685a      	ldr	r2, [r3, #4]
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002070:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	6859      	ldr	r1, [r3, #4]
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	689a      	ldr	r2, [r3, #8]
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	430a      	orrs	r2, r1
 8002082:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	689a      	ldr	r2, [r3, #8]
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002092:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	6899      	ldr	r1, [r3, #8]
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	68da      	ldr	r2, [r3, #12]
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	430a      	orrs	r2, r1
 80020a4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020aa:	4a58      	ldr	r2, [pc, #352]	; (800220c <ADC_Init+0x1f4>)
 80020ac:	4293      	cmp	r3, r2
 80020ae:	d022      	beq.n	80020f6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	689a      	ldr	r2, [r3, #8]
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80020be:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	6899      	ldr	r1, [r3, #8]
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	430a      	orrs	r2, r1
 80020d0:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	689a      	ldr	r2, [r3, #8]
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80020e0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	6899      	ldr	r1, [r3, #8]
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	430a      	orrs	r2, r1
 80020f2:	609a      	str	r2, [r3, #8]
 80020f4:	e00f      	b.n	8002116 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	689a      	ldr	r2, [r3, #8]
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002104:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	689a      	ldr	r2, [r3, #8]
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002114:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	689a      	ldr	r2, [r3, #8]
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	f022 0202 	bic.w	r2, r2, #2
 8002124:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	6899      	ldr	r1, [r3, #8]
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	7e1b      	ldrb	r3, [r3, #24]
 8002130:	005a      	lsls	r2, r3, #1
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	430a      	orrs	r2, r1
 8002138:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002140:	2b00      	cmp	r3, #0
 8002142:	d01b      	beq.n	800217c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	685a      	ldr	r2, [r3, #4]
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002152:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	685a      	ldr	r2, [r3, #4]
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002162:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	6859      	ldr	r1, [r3, #4]
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800216e:	3b01      	subs	r3, #1
 8002170:	035a      	lsls	r2, r3, #13
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	430a      	orrs	r2, r1
 8002178:	605a      	str	r2, [r3, #4]
 800217a:	e007      	b.n	800218c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	685a      	ldr	r2, [r3, #4]
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800218a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800219a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	69db      	ldr	r3, [r3, #28]
 80021a6:	3b01      	subs	r3, #1
 80021a8:	051a      	lsls	r2, r3, #20
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	430a      	orrs	r2, r1
 80021b0:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	689a      	ldr	r2, [r3, #8]
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80021c0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	6899      	ldr	r1, [r3, #8]
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80021ce:	025a      	lsls	r2, r3, #9
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	430a      	orrs	r2, r1
 80021d6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	689a      	ldr	r2, [r3, #8]
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80021e6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	6899      	ldr	r1, [r3, #8]
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	695b      	ldr	r3, [r3, #20]
 80021f2:	029a      	lsls	r2, r3, #10
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	430a      	orrs	r2, r1
 80021fa:	609a      	str	r2, [r3, #8]
}
 80021fc:	bf00      	nop
 80021fe:	3714      	adds	r7, #20
 8002200:	46bd      	mov	sp, r7
 8002202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002206:	4770      	bx	lr
 8002208:	40012300 	.word	0x40012300
 800220c:	0f000001 	.word	0x0f000001

08002210 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002210:	b580      	push	{r7, lr}
 8002212:	b084      	sub	sp, #16
 8002214:	af00      	add	r7, sp, #0
 8002216:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800221c:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002222:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002226:	2b00      	cmp	r3, #0
 8002228:	d13c      	bne.n	80022a4 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800222e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	689b      	ldr	r3, [r3, #8]
 800223c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002240:	2b00      	cmp	r3, #0
 8002242:	d12b      	bne.n	800229c <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002248:	2b00      	cmp	r3, #0
 800224a:	d127      	bne.n	800229c <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002252:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002256:	2b00      	cmp	r3, #0
 8002258:	d006      	beq.n	8002268 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	689b      	ldr	r3, [r3, #8]
 8002260:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002264:	2b00      	cmp	r3, #0
 8002266:	d119      	bne.n	800229c <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	685a      	ldr	r2, [r3, #4]
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	f022 0220 	bic.w	r2, r2, #32
 8002276:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800227c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002288:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800228c:	2b00      	cmp	r3, #0
 800228e:	d105      	bne.n	800229c <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002294:	f043 0201 	orr.w	r2, r3, #1
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800229c:	68f8      	ldr	r0, [r7, #12]
 800229e:	f7ff f8b3 	bl	8001408 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80022a2:	e00e      	b.n	80022c2 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022a8:	f003 0310 	and.w	r3, r3, #16
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d003      	beq.n	80022b8 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80022b0:	68f8      	ldr	r0, [r7, #12]
 80022b2:	f7ff fd75 	bl	8001da0 <HAL_ADC_ErrorCallback>
}
 80022b6:	e004      	b.n	80022c2 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80022bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80022be:	6878      	ldr	r0, [r7, #4]
 80022c0:	4798      	blx	r3
}
 80022c2:	bf00      	nop
 80022c4:	3710      	adds	r7, #16
 80022c6:	46bd      	mov	sp, r7
 80022c8:	bd80      	pop	{r7, pc}

080022ca <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80022ca:	b580      	push	{r7, lr}
 80022cc:	b084      	sub	sp, #16
 80022ce:	af00      	add	r7, sp, #0
 80022d0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80022d6:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80022d8:	68f8      	ldr	r0, [r7, #12]
 80022da:	f7ff fd4d 	bl	8001d78 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80022de:	bf00      	nop
 80022e0:	3710      	adds	r7, #16
 80022e2:	46bd      	mov	sp, r7
 80022e4:	bd80      	pop	{r7, pc}

080022e6 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80022e6:	b580      	push	{r7, lr}
 80022e8:	b084      	sub	sp, #16
 80022ea:	af00      	add	r7, sp, #0
 80022ec:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80022f2:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	2240      	movs	r2, #64	; 0x40
 80022f8:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022fe:	f043 0204 	orr.w	r2, r3, #4
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002306:	68f8      	ldr	r0, [r7, #12]
 8002308:	f7ff fd4a 	bl	8001da0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800230c:	bf00      	nop
 800230e:	3710      	adds	r7, #16
 8002310:	46bd      	mov	sp, r7
 8002312:	bd80      	pop	{r7, pc}

08002314 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002314:	b480      	push	{r7}
 8002316:	b083      	sub	sp, #12
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 800231c:	bf00      	nop
 800231e:	370c      	adds	r7, #12
 8002320:	46bd      	mov	sp, r7
 8002322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002326:	4770      	bx	lr

08002328 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002328:	b480      	push	{r7}
 800232a:	b085      	sub	sp, #20
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	f003 0307 	and.w	r3, r3, #7
 8002336:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002338:	4b0c      	ldr	r3, [pc, #48]	; (800236c <__NVIC_SetPriorityGrouping+0x44>)
 800233a:	68db      	ldr	r3, [r3, #12]
 800233c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800233e:	68ba      	ldr	r2, [r7, #8]
 8002340:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002344:	4013      	ands	r3, r2
 8002346:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800234c:	68bb      	ldr	r3, [r7, #8]
 800234e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002350:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002354:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002358:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800235a:	4a04      	ldr	r2, [pc, #16]	; (800236c <__NVIC_SetPriorityGrouping+0x44>)
 800235c:	68bb      	ldr	r3, [r7, #8]
 800235e:	60d3      	str	r3, [r2, #12]
}
 8002360:	bf00      	nop
 8002362:	3714      	adds	r7, #20
 8002364:	46bd      	mov	sp, r7
 8002366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236a:	4770      	bx	lr
 800236c:	e000ed00 	.word	0xe000ed00

08002370 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002370:	b480      	push	{r7}
 8002372:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002374:	4b04      	ldr	r3, [pc, #16]	; (8002388 <__NVIC_GetPriorityGrouping+0x18>)
 8002376:	68db      	ldr	r3, [r3, #12]
 8002378:	0a1b      	lsrs	r3, r3, #8
 800237a:	f003 0307 	and.w	r3, r3, #7
}
 800237e:	4618      	mov	r0, r3
 8002380:	46bd      	mov	sp, r7
 8002382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002386:	4770      	bx	lr
 8002388:	e000ed00 	.word	0xe000ed00

0800238c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800238c:	b480      	push	{r7}
 800238e:	b083      	sub	sp, #12
 8002390:	af00      	add	r7, sp, #0
 8002392:	4603      	mov	r3, r0
 8002394:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002396:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800239a:	2b00      	cmp	r3, #0
 800239c:	db0b      	blt.n	80023b6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800239e:	79fb      	ldrb	r3, [r7, #7]
 80023a0:	f003 021f 	and.w	r2, r3, #31
 80023a4:	4907      	ldr	r1, [pc, #28]	; (80023c4 <__NVIC_EnableIRQ+0x38>)
 80023a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023aa:	095b      	lsrs	r3, r3, #5
 80023ac:	2001      	movs	r0, #1
 80023ae:	fa00 f202 	lsl.w	r2, r0, r2
 80023b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80023b6:	bf00      	nop
 80023b8:	370c      	adds	r7, #12
 80023ba:	46bd      	mov	sp, r7
 80023bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c0:	4770      	bx	lr
 80023c2:	bf00      	nop
 80023c4:	e000e100 	.word	0xe000e100

080023c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80023c8:	b480      	push	{r7}
 80023ca:	b083      	sub	sp, #12
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	4603      	mov	r3, r0
 80023d0:	6039      	str	r1, [r7, #0]
 80023d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80023d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023d8:	2b00      	cmp	r3, #0
 80023da:	db0a      	blt.n	80023f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023dc:	683b      	ldr	r3, [r7, #0]
 80023de:	b2da      	uxtb	r2, r3
 80023e0:	490c      	ldr	r1, [pc, #48]	; (8002414 <__NVIC_SetPriority+0x4c>)
 80023e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023e6:	0112      	lsls	r2, r2, #4
 80023e8:	b2d2      	uxtb	r2, r2
 80023ea:	440b      	add	r3, r1
 80023ec:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80023f0:	e00a      	b.n	8002408 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023f2:	683b      	ldr	r3, [r7, #0]
 80023f4:	b2da      	uxtb	r2, r3
 80023f6:	4908      	ldr	r1, [pc, #32]	; (8002418 <__NVIC_SetPriority+0x50>)
 80023f8:	79fb      	ldrb	r3, [r7, #7]
 80023fa:	f003 030f 	and.w	r3, r3, #15
 80023fe:	3b04      	subs	r3, #4
 8002400:	0112      	lsls	r2, r2, #4
 8002402:	b2d2      	uxtb	r2, r2
 8002404:	440b      	add	r3, r1
 8002406:	761a      	strb	r2, [r3, #24]
}
 8002408:	bf00      	nop
 800240a:	370c      	adds	r7, #12
 800240c:	46bd      	mov	sp, r7
 800240e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002412:	4770      	bx	lr
 8002414:	e000e100 	.word	0xe000e100
 8002418:	e000ed00 	.word	0xe000ed00

0800241c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800241c:	b480      	push	{r7}
 800241e:	b089      	sub	sp, #36	; 0x24
 8002420:	af00      	add	r7, sp, #0
 8002422:	60f8      	str	r0, [r7, #12]
 8002424:	60b9      	str	r1, [r7, #8]
 8002426:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	f003 0307 	and.w	r3, r3, #7
 800242e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002430:	69fb      	ldr	r3, [r7, #28]
 8002432:	f1c3 0307 	rsb	r3, r3, #7
 8002436:	2b04      	cmp	r3, #4
 8002438:	bf28      	it	cs
 800243a:	2304      	movcs	r3, #4
 800243c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800243e:	69fb      	ldr	r3, [r7, #28]
 8002440:	3304      	adds	r3, #4
 8002442:	2b06      	cmp	r3, #6
 8002444:	d902      	bls.n	800244c <NVIC_EncodePriority+0x30>
 8002446:	69fb      	ldr	r3, [r7, #28]
 8002448:	3b03      	subs	r3, #3
 800244a:	e000      	b.n	800244e <NVIC_EncodePriority+0x32>
 800244c:	2300      	movs	r3, #0
 800244e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002450:	f04f 32ff 	mov.w	r2, #4294967295
 8002454:	69bb      	ldr	r3, [r7, #24]
 8002456:	fa02 f303 	lsl.w	r3, r2, r3
 800245a:	43da      	mvns	r2, r3
 800245c:	68bb      	ldr	r3, [r7, #8]
 800245e:	401a      	ands	r2, r3
 8002460:	697b      	ldr	r3, [r7, #20]
 8002462:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002464:	f04f 31ff 	mov.w	r1, #4294967295
 8002468:	697b      	ldr	r3, [r7, #20]
 800246a:	fa01 f303 	lsl.w	r3, r1, r3
 800246e:	43d9      	mvns	r1, r3
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002474:	4313      	orrs	r3, r2
         );
}
 8002476:	4618      	mov	r0, r3
 8002478:	3724      	adds	r7, #36	; 0x24
 800247a:	46bd      	mov	sp, r7
 800247c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002480:	4770      	bx	lr
	...

08002484 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002484:	b580      	push	{r7, lr}
 8002486:	b082      	sub	sp, #8
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	3b01      	subs	r3, #1
 8002490:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002494:	d301      	bcc.n	800249a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002496:	2301      	movs	r3, #1
 8002498:	e00f      	b.n	80024ba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800249a:	4a0a      	ldr	r2, [pc, #40]	; (80024c4 <SysTick_Config+0x40>)
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	3b01      	subs	r3, #1
 80024a0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80024a2:	210f      	movs	r1, #15
 80024a4:	f04f 30ff 	mov.w	r0, #4294967295
 80024a8:	f7ff ff8e 	bl	80023c8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80024ac:	4b05      	ldr	r3, [pc, #20]	; (80024c4 <SysTick_Config+0x40>)
 80024ae:	2200      	movs	r2, #0
 80024b0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80024b2:	4b04      	ldr	r3, [pc, #16]	; (80024c4 <SysTick_Config+0x40>)
 80024b4:	2207      	movs	r2, #7
 80024b6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80024b8:	2300      	movs	r3, #0
}
 80024ba:	4618      	mov	r0, r3
 80024bc:	3708      	adds	r7, #8
 80024be:	46bd      	mov	sp, r7
 80024c0:	bd80      	pop	{r7, pc}
 80024c2:	bf00      	nop
 80024c4:	e000e010 	.word	0xe000e010

080024c8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b082      	sub	sp, #8
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80024d0:	6878      	ldr	r0, [r7, #4]
 80024d2:	f7ff ff29 	bl	8002328 <__NVIC_SetPriorityGrouping>
}
 80024d6:	bf00      	nop
 80024d8:	3708      	adds	r7, #8
 80024da:	46bd      	mov	sp, r7
 80024dc:	bd80      	pop	{r7, pc}

080024de <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80024de:	b580      	push	{r7, lr}
 80024e0:	b086      	sub	sp, #24
 80024e2:	af00      	add	r7, sp, #0
 80024e4:	4603      	mov	r3, r0
 80024e6:	60b9      	str	r1, [r7, #8]
 80024e8:	607a      	str	r2, [r7, #4]
 80024ea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80024ec:	2300      	movs	r3, #0
 80024ee:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80024f0:	f7ff ff3e 	bl	8002370 <__NVIC_GetPriorityGrouping>
 80024f4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80024f6:	687a      	ldr	r2, [r7, #4]
 80024f8:	68b9      	ldr	r1, [r7, #8]
 80024fa:	6978      	ldr	r0, [r7, #20]
 80024fc:	f7ff ff8e 	bl	800241c <NVIC_EncodePriority>
 8002500:	4602      	mov	r2, r0
 8002502:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002506:	4611      	mov	r1, r2
 8002508:	4618      	mov	r0, r3
 800250a:	f7ff ff5d 	bl	80023c8 <__NVIC_SetPriority>
}
 800250e:	bf00      	nop
 8002510:	3718      	adds	r7, #24
 8002512:	46bd      	mov	sp, r7
 8002514:	bd80      	pop	{r7, pc}

08002516 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002516:	b580      	push	{r7, lr}
 8002518:	b082      	sub	sp, #8
 800251a:	af00      	add	r7, sp, #0
 800251c:	4603      	mov	r3, r0
 800251e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002520:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002524:	4618      	mov	r0, r3
 8002526:	f7ff ff31 	bl	800238c <__NVIC_EnableIRQ>
}
 800252a:	bf00      	nop
 800252c:	3708      	adds	r7, #8
 800252e:	46bd      	mov	sp, r7
 8002530:	bd80      	pop	{r7, pc}

08002532 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002532:	b580      	push	{r7, lr}
 8002534:	b082      	sub	sp, #8
 8002536:	af00      	add	r7, sp, #0
 8002538:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800253a:	6878      	ldr	r0, [r7, #4]
 800253c:	f7ff ffa2 	bl	8002484 <SysTick_Config>
 8002540:	4603      	mov	r3, r0
}
 8002542:	4618      	mov	r0, r3
 8002544:	3708      	adds	r7, #8
 8002546:	46bd      	mov	sp, r7
 8002548:	bd80      	pop	{r7, pc}
	...

0800254c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800254c:	b580      	push	{r7, lr}
 800254e:	b086      	sub	sp, #24
 8002550:	af00      	add	r7, sp, #0
 8002552:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002554:	2300      	movs	r3, #0
 8002556:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002558:	f7ff f9be 	bl	80018d8 <HAL_GetTick>
 800255c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	2b00      	cmp	r3, #0
 8002562:	d101      	bne.n	8002568 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002564:	2301      	movs	r3, #1
 8002566:	e099      	b.n	800269c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	2202      	movs	r2, #2
 800256c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	2200      	movs	r2, #0
 8002574:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	681a      	ldr	r2, [r3, #0]
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	f022 0201 	bic.w	r2, r2, #1
 8002586:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002588:	e00f      	b.n	80025aa <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800258a:	f7ff f9a5 	bl	80018d8 <HAL_GetTick>
 800258e:	4602      	mov	r2, r0
 8002590:	693b      	ldr	r3, [r7, #16]
 8002592:	1ad3      	subs	r3, r2, r3
 8002594:	2b05      	cmp	r3, #5
 8002596:	d908      	bls.n	80025aa <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	2220      	movs	r2, #32
 800259c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	2203      	movs	r2, #3
 80025a2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80025a6:	2303      	movs	r3, #3
 80025a8:	e078      	b.n	800269c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	f003 0301 	and.w	r3, r3, #1
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d1e8      	bne.n	800258a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80025c0:	697a      	ldr	r2, [r7, #20]
 80025c2:	4b38      	ldr	r3, [pc, #224]	; (80026a4 <HAL_DMA_Init+0x158>)
 80025c4:	4013      	ands	r3, r2
 80025c6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	685a      	ldr	r2, [r3, #4]
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	689b      	ldr	r3, [r3, #8]
 80025d0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80025d6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	691b      	ldr	r3, [r3, #16]
 80025dc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80025e2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	699b      	ldr	r3, [r3, #24]
 80025e8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80025ee:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	6a1b      	ldr	r3, [r3, #32]
 80025f4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80025f6:	697a      	ldr	r2, [r7, #20]
 80025f8:	4313      	orrs	r3, r2
 80025fa:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002600:	2b04      	cmp	r3, #4
 8002602:	d107      	bne.n	8002614 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800260c:	4313      	orrs	r3, r2
 800260e:	697a      	ldr	r2, [r7, #20]
 8002610:	4313      	orrs	r3, r2
 8002612:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	697a      	ldr	r2, [r7, #20]
 800261a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	695b      	ldr	r3, [r3, #20]
 8002622:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002624:	697b      	ldr	r3, [r7, #20]
 8002626:	f023 0307 	bic.w	r3, r3, #7
 800262a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002630:	697a      	ldr	r2, [r7, #20]
 8002632:	4313      	orrs	r3, r2
 8002634:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800263a:	2b04      	cmp	r3, #4
 800263c:	d117      	bne.n	800266e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002642:	697a      	ldr	r2, [r7, #20]
 8002644:	4313      	orrs	r3, r2
 8002646:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800264c:	2b00      	cmp	r3, #0
 800264e:	d00e      	beq.n	800266e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002650:	6878      	ldr	r0, [r7, #4]
 8002652:	f000 fa6f 	bl	8002b34 <DMA_CheckFifoParam>
 8002656:	4603      	mov	r3, r0
 8002658:	2b00      	cmp	r3, #0
 800265a:	d008      	beq.n	800266e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	2240      	movs	r2, #64	; 0x40
 8002660:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	2201      	movs	r2, #1
 8002666:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800266a:	2301      	movs	r3, #1
 800266c:	e016      	b.n	800269c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	697a      	ldr	r2, [r7, #20]
 8002674:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002676:	6878      	ldr	r0, [r7, #4]
 8002678:	f000 fa26 	bl	8002ac8 <DMA_CalcBaseAndBitshift>
 800267c:	4603      	mov	r3, r0
 800267e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002684:	223f      	movs	r2, #63	; 0x3f
 8002686:	409a      	lsls	r2, r3
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	2200      	movs	r2, #0
 8002690:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	2201      	movs	r2, #1
 8002696:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800269a:	2300      	movs	r3, #0
}
 800269c:	4618      	mov	r0, r3
 800269e:	3718      	adds	r7, #24
 80026a0:	46bd      	mov	sp, r7
 80026a2:	bd80      	pop	{r7, pc}
 80026a4:	f010803f 	.word	0xf010803f

080026a8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80026a8:	b580      	push	{r7, lr}
 80026aa:	b086      	sub	sp, #24
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	60f8      	str	r0, [r7, #12]
 80026b0:	60b9      	str	r1, [r7, #8]
 80026b2:	607a      	str	r2, [r7, #4]
 80026b4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80026b6:	2300      	movs	r3, #0
 80026b8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026be:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80026c6:	2b01      	cmp	r3, #1
 80026c8:	d101      	bne.n	80026ce <HAL_DMA_Start_IT+0x26>
 80026ca:	2302      	movs	r3, #2
 80026cc:	e040      	b.n	8002750 <HAL_DMA_Start_IT+0xa8>
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	2201      	movs	r2, #1
 80026d2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80026dc:	b2db      	uxtb	r3, r3
 80026de:	2b01      	cmp	r3, #1
 80026e0:	d12f      	bne.n	8002742 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	2202      	movs	r2, #2
 80026e6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	2200      	movs	r2, #0
 80026ee:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80026f0:	683b      	ldr	r3, [r7, #0]
 80026f2:	687a      	ldr	r2, [r7, #4]
 80026f4:	68b9      	ldr	r1, [r7, #8]
 80026f6:	68f8      	ldr	r0, [r7, #12]
 80026f8:	f000 f9b8 	bl	8002a6c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002700:	223f      	movs	r2, #63	; 0x3f
 8002702:	409a      	lsls	r2, r3
 8002704:	693b      	ldr	r3, [r7, #16]
 8002706:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	681a      	ldr	r2, [r3, #0]
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	f042 0216 	orr.w	r2, r2, #22
 8002716:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800271c:	2b00      	cmp	r3, #0
 800271e:	d007      	beq.n	8002730 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	681a      	ldr	r2, [r3, #0]
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f042 0208 	orr.w	r2, r2, #8
 800272e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	681a      	ldr	r2, [r3, #0]
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	f042 0201 	orr.w	r2, r2, #1
 800273e:	601a      	str	r2, [r3, #0]
 8002740:	e005      	b.n	800274e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	2200      	movs	r2, #0
 8002746:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800274a:	2302      	movs	r3, #2
 800274c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800274e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002750:	4618      	mov	r0, r3
 8002752:	3718      	adds	r7, #24
 8002754:	46bd      	mov	sp, r7
 8002756:	bd80      	pop	{r7, pc}

08002758 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	b086      	sub	sp, #24
 800275c:	af00      	add	r7, sp, #0
 800275e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002760:	2300      	movs	r3, #0
 8002762:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002764:	4b8e      	ldr	r3, [pc, #568]	; (80029a0 <HAL_DMA_IRQHandler+0x248>)
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	4a8e      	ldr	r2, [pc, #568]	; (80029a4 <HAL_DMA_IRQHandler+0x24c>)
 800276a:	fba2 2303 	umull	r2, r3, r2, r3
 800276e:	0a9b      	lsrs	r3, r3, #10
 8002770:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002776:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002778:	693b      	ldr	r3, [r7, #16]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002782:	2208      	movs	r2, #8
 8002784:	409a      	lsls	r2, r3
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	4013      	ands	r3, r2
 800278a:	2b00      	cmp	r3, #0
 800278c:	d01a      	beq.n	80027c4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	f003 0304 	and.w	r3, r3, #4
 8002798:	2b00      	cmp	r3, #0
 800279a:	d013      	beq.n	80027c4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	681a      	ldr	r2, [r3, #0]
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	f022 0204 	bic.w	r2, r2, #4
 80027aa:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027b0:	2208      	movs	r2, #8
 80027b2:	409a      	lsls	r2, r3
 80027b4:	693b      	ldr	r3, [r7, #16]
 80027b6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027bc:	f043 0201 	orr.w	r2, r3, #1
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027c8:	2201      	movs	r2, #1
 80027ca:	409a      	lsls	r2, r3
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	4013      	ands	r3, r2
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d012      	beq.n	80027fa <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	695b      	ldr	r3, [r3, #20]
 80027da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d00b      	beq.n	80027fa <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027e6:	2201      	movs	r2, #1
 80027e8:	409a      	lsls	r2, r3
 80027ea:	693b      	ldr	r3, [r7, #16]
 80027ec:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027f2:	f043 0202 	orr.w	r2, r3, #2
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027fe:	2204      	movs	r2, #4
 8002800:	409a      	lsls	r2, r3
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	4013      	ands	r3, r2
 8002806:	2b00      	cmp	r3, #0
 8002808:	d012      	beq.n	8002830 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	f003 0302 	and.w	r3, r3, #2
 8002814:	2b00      	cmp	r3, #0
 8002816:	d00b      	beq.n	8002830 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800281c:	2204      	movs	r2, #4
 800281e:	409a      	lsls	r2, r3
 8002820:	693b      	ldr	r3, [r7, #16]
 8002822:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002828:	f043 0204 	orr.w	r2, r3, #4
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002834:	2210      	movs	r2, #16
 8002836:	409a      	lsls	r2, r3
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	4013      	ands	r3, r2
 800283c:	2b00      	cmp	r3, #0
 800283e:	d043      	beq.n	80028c8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	f003 0308 	and.w	r3, r3, #8
 800284a:	2b00      	cmp	r3, #0
 800284c:	d03c      	beq.n	80028c8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002852:	2210      	movs	r2, #16
 8002854:	409a      	lsls	r2, r3
 8002856:	693b      	ldr	r3, [r7, #16]
 8002858:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002864:	2b00      	cmp	r3, #0
 8002866:	d018      	beq.n	800289a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002872:	2b00      	cmp	r3, #0
 8002874:	d108      	bne.n	8002888 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800287a:	2b00      	cmp	r3, #0
 800287c:	d024      	beq.n	80028c8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002882:	6878      	ldr	r0, [r7, #4]
 8002884:	4798      	blx	r3
 8002886:	e01f      	b.n	80028c8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800288c:	2b00      	cmp	r3, #0
 800288e:	d01b      	beq.n	80028c8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002894:	6878      	ldr	r0, [r7, #4]
 8002896:	4798      	blx	r3
 8002898:	e016      	b.n	80028c8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d107      	bne.n	80028b8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	681a      	ldr	r2, [r3, #0]
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	f022 0208 	bic.w	r2, r2, #8
 80028b6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d003      	beq.n	80028c8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028c4:	6878      	ldr	r0, [r7, #4]
 80028c6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80028cc:	2220      	movs	r2, #32
 80028ce:	409a      	lsls	r2, r3
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	4013      	ands	r3, r2
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	f000 808f 	beq.w	80029f8 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	f003 0310 	and.w	r3, r3, #16
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	f000 8087 	beq.w	80029f8 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80028ee:	2220      	movs	r2, #32
 80028f0:	409a      	lsls	r2, r3
 80028f2:	693b      	ldr	r3, [r7, #16]
 80028f4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80028fc:	b2db      	uxtb	r3, r3
 80028fe:	2b05      	cmp	r3, #5
 8002900:	d136      	bne.n	8002970 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	681a      	ldr	r2, [r3, #0]
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	f022 0216 	bic.w	r2, r2, #22
 8002910:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	695a      	ldr	r2, [r3, #20]
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002920:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002926:	2b00      	cmp	r3, #0
 8002928:	d103      	bne.n	8002932 <HAL_DMA_IRQHandler+0x1da>
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800292e:	2b00      	cmp	r3, #0
 8002930:	d007      	beq.n	8002942 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	681a      	ldr	r2, [r3, #0]
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	f022 0208 	bic.w	r2, r2, #8
 8002940:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002946:	223f      	movs	r2, #63	; 0x3f
 8002948:	409a      	lsls	r2, r3
 800294a:	693b      	ldr	r3, [r7, #16]
 800294c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	2201      	movs	r2, #1
 8002952:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	2200      	movs	r2, #0
 800295a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002962:	2b00      	cmp	r3, #0
 8002964:	d07e      	beq.n	8002a64 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800296a:	6878      	ldr	r0, [r7, #4]
 800296c:	4798      	blx	r3
        }
        return;
 800296e:	e079      	b.n	8002a64 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800297a:	2b00      	cmp	r3, #0
 800297c:	d01d      	beq.n	80029ba <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002988:	2b00      	cmp	r3, #0
 800298a:	d10d      	bne.n	80029a8 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002990:	2b00      	cmp	r3, #0
 8002992:	d031      	beq.n	80029f8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002998:	6878      	ldr	r0, [r7, #4]
 800299a:	4798      	blx	r3
 800299c:	e02c      	b.n	80029f8 <HAL_DMA_IRQHandler+0x2a0>
 800299e:	bf00      	nop
 80029a0:	20000000 	.word	0x20000000
 80029a4:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d023      	beq.n	80029f8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80029b4:	6878      	ldr	r0, [r7, #4]
 80029b6:	4798      	blx	r3
 80029b8:	e01e      	b.n	80029f8 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d10f      	bne.n	80029e8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	681a      	ldr	r2, [r3, #0]
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f022 0210 	bic.w	r2, r2, #16
 80029d6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	2201      	movs	r2, #1
 80029dc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	2200      	movs	r2, #0
 80029e4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d003      	beq.n	80029f8 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80029f4:	6878      	ldr	r0, [r7, #4]
 80029f6:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d032      	beq.n	8002a66 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a04:	f003 0301 	and.w	r3, r3, #1
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d022      	beq.n	8002a52 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	2205      	movs	r2, #5
 8002a10:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	681a      	ldr	r2, [r3, #0]
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	f022 0201 	bic.w	r2, r2, #1
 8002a22:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002a24:	68bb      	ldr	r3, [r7, #8]
 8002a26:	3301      	adds	r3, #1
 8002a28:	60bb      	str	r3, [r7, #8]
 8002a2a:	697a      	ldr	r2, [r7, #20]
 8002a2c:	429a      	cmp	r2, r3
 8002a2e:	d307      	bcc.n	8002a40 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	f003 0301 	and.w	r3, r3, #1
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d1f2      	bne.n	8002a24 <HAL_DMA_IRQHandler+0x2cc>
 8002a3e:	e000      	b.n	8002a42 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002a40:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	2201      	movs	r2, #1
 8002a46:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	2200      	movs	r2, #0
 8002a4e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d005      	beq.n	8002a66 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a5e:	6878      	ldr	r0, [r7, #4]
 8002a60:	4798      	blx	r3
 8002a62:	e000      	b.n	8002a66 <HAL_DMA_IRQHandler+0x30e>
        return;
 8002a64:	bf00      	nop
    }
  }
}
 8002a66:	3718      	adds	r7, #24
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	bd80      	pop	{r7, pc}

08002a6c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002a6c:	b480      	push	{r7}
 8002a6e:	b085      	sub	sp, #20
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	60f8      	str	r0, [r7, #12]
 8002a74:	60b9      	str	r1, [r7, #8]
 8002a76:	607a      	str	r2, [r7, #4]
 8002a78:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	681a      	ldr	r2, [r3, #0]
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002a88:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	683a      	ldr	r2, [r7, #0]
 8002a90:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	689b      	ldr	r3, [r3, #8]
 8002a96:	2b40      	cmp	r3, #64	; 0x40
 8002a98:	d108      	bne.n	8002aac <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	687a      	ldr	r2, [r7, #4]
 8002aa0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	68ba      	ldr	r2, [r7, #8]
 8002aa8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002aaa:	e007      	b.n	8002abc <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	68ba      	ldr	r2, [r7, #8]
 8002ab2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	687a      	ldr	r2, [r7, #4]
 8002aba:	60da      	str	r2, [r3, #12]
}
 8002abc:	bf00      	nop
 8002abe:	3714      	adds	r7, #20
 8002ac0:	46bd      	mov	sp, r7
 8002ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac6:	4770      	bx	lr

08002ac8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002ac8:	b480      	push	{r7}
 8002aca:	b085      	sub	sp, #20
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	b2db      	uxtb	r3, r3
 8002ad6:	3b10      	subs	r3, #16
 8002ad8:	4a14      	ldr	r2, [pc, #80]	; (8002b2c <DMA_CalcBaseAndBitshift+0x64>)
 8002ada:	fba2 2303 	umull	r2, r3, r2, r3
 8002ade:	091b      	lsrs	r3, r3, #4
 8002ae0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002ae2:	4a13      	ldr	r2, [pc, #76]	; (8002b30 <DMA_CalcBaseAndBitshift+0x68>)
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	4413      	add	r3, r2
 8002ae8:	781b      	ldrb	r3, [r3, #0]
 8002aea:	461a      	mov	r2, r3
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	2b03      	cmp	r3, #3
 8002af4:	d909      	bls.n	8002b0a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002afe:	f023 0303 	bic.w	r3, r3, #3
 8002b02:	1d1a      	adds	r2, r3, #4
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	659a      	str	r2, [r3, #88]	; 0x58
 8002b08:	e007      	b.n	8002b1a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002b12:	f023 0303 	bic.w	r3, r3, #3
 8002b16:	687a      	ldr	r2, [r7, #4]
 8002b18:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002b1e:	4618      	mov	r0, r3
 8002b20:	3714      	adds	r7, #20
 8002b22:	46bd      	mov	sp, r7
 8002b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b28:	4770      	bx	lr
 8002b2a:	bf00      	nop
 8002b2c:	aaaaaaab 	.word	0xaaaaaaab
 8002b30:	08006860 	.word	0x08006860

08002b34 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002b34:	b480      	push	{r7}
 8002b36:	b085      	sub	sp, #20
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002b3c:	2300      	movs	r3, #0
 8002b3e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b44:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	699b      	ldr	r3, [r3, #24]
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d11f      	bne.n	8002b8e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002b4e:	68bb      	ldr	r3, [r7, #8]
 8002b50:	2b03      	cmp	r3, #3
 8002b52:	d856      	bhi.n	8002c02 <DMA_CheckFifoParam+0xce>
 8002b54:	a201      	add	r2, pc, #4	; (adr r2, 8002b5c <DMA_CheckFifoParam+0x28>)
 8002b56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b5a:	bf00      	nop
 8002b5c:	08002b6d 	.word	0x08002b6d
 8002b60:	08002b7f 	.word	0x08002b7f
 8002b64:	08002b6d 	.word	0x08002b6d
 8002b68:	08002c03 	.word	0x08002c03
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b70:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d046      	beq.n	8002c06 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002b78:	2301      	movs	r3, #1
 8002b7a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002b7c:	e043      	b.n	8002c06 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b82:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002b86:	d140      	bne.n	8002c0a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002b88:	2301      	movs	r3, #1
 8002b8a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002b8c:	e03d      	b.n	8002c0a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	699b      	ldr	r3, [r3, #24]
 8002b92:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002b96:	d121      	bne.n	8002bdc <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002b98:	68bb      	ldr	r3, [r7, #8]
 8002b9a:	2b03      	cmp	r3, #3
 8002b9c:	d837      	bhi.n	8002c0e <DMA_CheckFifoParam+0xda>
 8002b9e:	a201      	add	r2, pc, #4	; (adr r2, 8002ba4 <DMA_CheckFifoParam+0x70>)
 8002ba0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ba4:	08002bb5 	.word	0x08002bb5
 8002ba8:	08002bbb 	.word	0x08002bbb
 8002bac:	08002bb5 	.word	0x08002bb5
 8002bb0:	08002bcd 	.word	0x08002bcd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002bb4:	2301      	movs	r3, #1
 8002bb6:	73fb      	strb	r3, [r7, #15]
      break;
 8002bb8:	e030      	b.n	8002c1c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bbe:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d025      	beq.n	8002c12 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002bc6:	2301      	movs	r3, #1
 8002bc8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002bca:	e022      	b.n	8002c12 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bd0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002bd4:	d11f      	bne.n	8002c16 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002bd6:	2301      	movs	r3, #1
 8002bd8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002bda:	e01c      	b.n	8002c16 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002bdc:	68bb      	ldr	r3, [r7, #8]
 8002bde:	2b02      	cmp	r3, #2
 8002be0:	d903      	bls.n	8002bea <DMA_CheckFifoParam+0xb6>
 8002be2:	68bb      	ldr	r3, [r7, #8]
 8002be4:	2b03      	cmp	r3, #3
 8002be6:	d003      	beq.n	8002bf0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002be8:	e018      	b.n	8002c1c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002bea:	2301      	movs	r3, #1
 8002bec:	73fb      	strb	r3, [r7, #15]
      break;
 8002bee:	e015      	b.n	8002c1c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bf4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d00e      	beq.n	8002c1a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002bfc:	2301      	movs	r3, #1
 8002bfe:	73fb      	strb	r3, [r7, #15]
      break;
 8002c00:	e00b      	b.n	8002c1a <DMA_CheckFifoParam+0xe6>
      break;
 8002c02:	bf00      	nop
 8002c04:	e00a      	b.n	8002c1c <DMA_CheckFifoParam+0xe8>
      break;
 8002c06:	bf00      	nop
 8002c08:	e008      	b.n	8002c1c <DMA_CheckFifoParam+0xe8>
      break;
 8002c0a:	bf00      	nop
 8002c0c:	e006      	b.n	8002c1c <DMA_CheckFifoParam+0xe8>
      break;
 8002c0e:	bf00      	nop
 8002c10:	e004      	b.n	8002c1c <DMA_CheckFifoParam+0xe8>
      break;
 8002c12:	bf00      	nop
 8002c14:	e002      	b.n	8002c1c <DMA_CheckFifoParam+0xe8>
      break;   
 8002c16:	bf00      	nop
 8002c18:	e000      	b.n	8002c1c <DMA_CheckFifoParam+0xe8>
      break;
 8002c1a:	bf00      	nop
    }
  } 
  
  return status; 
 8002c1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c1e:	4618      	mov	r0, r3
 8002c20:	3714      	adds	r7, #20
 8002c22:	46bd      	mov	sp, r7
 8002c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c28:	4770      	bx	lr
 8002c2a:	bf00      	nop

08002c2c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002c2c:	b480      	push	{r7}
 8002c2e:	b089      	sub	sp, #36	; 0x24
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	6078      	str	r0, [r7, #4]
 8002c34:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002c36:	2300      	movs	r3, #0
 8002c38:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002c3a:	2300      	movs	r3, #0
 8002c3c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002c3e:	2300      	movs	r3, #0
 8002c40:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002c42:	2300      	movs	r3, #0
 8002c44:	61fb      	str	r3, [r7, #28]
 8002c46:	e159      	b.n	8002efc <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002c48:	2201      	movs	r2, #1
 8002c4a:	69fb      	ldr	r3, [r7, #28]
 8002c4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c50:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002c52:	683b      	ldr	r3, [r7, #0]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	697a      	ldr	r2, [r7, #20]
 8002c58:	4013      	ands	r3, r2
 8002c5a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002c5c:	693a      	ldr	r2, [r7, #16]
 8002c5e:	697b      	ldr	r3, [r7, #20]
 8002c60:	429a      	cmp	r2, r3
 8002c62:	f040 8148 	bne.w	8002ef6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002c66:	683b      	ldr	r3, [r7, #0]
 8002c68:	685b      	ldr	r3, [r3, #4]
 8002c6a:	f003 0303 	and.w	r3, r3, #3
 8002c6e:	2b01      	cmp	r3, #1
 8002c70:	d005      	beq.n	8002c7e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002c72:	683b      	ldr	r3, [r7, #0]
 8002c74:	685b      	ldr	r3, [r3, #4]
 8002c76:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002c7a:	2b02      	cmp	r3, #2
 8002c7c:	d130      	bne.n	8002ce0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	689b      	ldr	r3, [r3, #8]
 8002c82:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002c84:	69fb      	ldr	r3, [r7, #28]
 8002c86:	005b      	lsls	r3, r3, #1
 8002c88:	2203      	movs	r2, #3
 8002c8a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c8e:	43db      	mvns	r3, r3
 8002c90:	69ba      	ldr	r2, [r7, #24]
 8002c92:	4013      	ands	r3, r2
 8002c94:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002c96:	683b      	ldr	r3, [r7, #0]
 8002c98:	68da      	ldr	r2, [r3, #12]
 8002c9a:	69fb      	ldr	r3, [r7, #28]
 8002c9c:	005b      	lsls	r3, r3, #1
 8002c9e:	fa02 f303 	lsl.w	r3, r2, r3
 8002ca2:	69ba      	ldr	r2, [r7, #24]
 8002ca4:	4313      	orrs	r3, r2
 8002ca6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	69ba      	ldr	r2, [r7, #24]
 8002cac:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	685b      	ldr	r3, [r3, #4]
 8002cb2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002cb4:	2201      	movs	r2, #1
 8002cb6:	69fb      	ldr	r3, [r7, #28]
 8002cb8:	fa02 f303 	lsl.w	r3, r2, r3
 8002cbc:	43db      	mvns	r3, r3
 8002cbe:	69ba      	ldr	r2, [r7, #24]
 8002cc0:	4013      	ands	r3, r2
 8002cc2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002cc4:	683b      	ldr	r3, [r7, #0]
 8002cc6:	685b      	ldr	r3, [r3, #4]
 8002cc8:	091b      	lsrs	r3, r3, #4
 8002cca:	f003 0201 	and.w	r2, r3, #1
 8002cce:	69fb      	ldr	r3, [r7, #28]
 8002cd0:	fa02 f303 	lsl.w	r3, r2, r3
 8002cd4:	69ba      	ldr	r2, [r7, #24]
 8002cd6:	4313      	orrs	r3, r2
 8002cd8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	69ba      	ldr	r2, [r7, #24]
 8002cde:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002ce0:	683b      	ldr	r3, [r7, #0]
 8002ce2:	685b      	ldr	r3, [r3, #4]
 8002ce4:	f003 0303 	and.w	r3, r3, #3
 8002ce8:	2b03      	cmp	r3, #3
 8002cea:	d017      	beq.n	8002d1c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	68db      	ldr	r3, [r3, #12]
 8002cf0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002cf2:	69fb      	ldr	r3, [r7, #28]
 8002cf4:	005b      	lsls	r3, r3, #1
 8002cf6:	2203      	movs	r2, #3
 8002cf8:	fa02 f303 	lsl.w	r3, r2, r3
 8002cfc:	43db      	mvns	r3, r3
 8002cfe:	69ba      	ldr	r2, [r7, #24]
 8002d00:	4013      	ands	r3, r2
 8002d02:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002d04:	683b      	ldr	r3, [r7, #0]
 8002d06:	689a      	ldr	r2, [r3, #8]
 8002d08:	69fb      	ldr	r3, [r7, #28]
 8002d0a:	005b      	lsls	r3, r3, #1
 8002d0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d10:	69ba      	ldr	r2, [r7, #24]
 8002d12:	4313      	orrs	r3, r2
 8002d14:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	69ba      	ldr	r2, [r7, #24]
 8002d1a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002d1c:	683b      	ldr	r3, [r7, #0]
 8002d1e:	685b      	ldr	r3, [r3, #4]
 8002d20:	f003 0303 	and.w	r3, r3, #3
 8002d24:	2b02      	cmp	r3, #2
 8002d26:	d123      	bne.n	8002d70 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002d28:	69fb      	ldr	r3, [r7, #28]
 8002d2a:	08da      	lsrs	r2, r3, #3
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	3208      	adds	r2, #8
 8002d30:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002d34:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002d36:	69fb      	ldr	r3, [r7, #28]
 8002d38:	f003 0307 	and.w	r3, r3, #7
 8002d3c:	009b      	lsls	r3, r3, #2
 8002d3e:	220f      	movs	r2, #15
 8002d40:	fa02 f303 	lsl.w	r3, r2, r3
 8002d44:	43db      	mvns	r3, r3
 8002d46:	69ba      	ldr	r2, [r7, #24]
 8002d48:	4013      	ands	r3, r2
 8002d4a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002d4c:	683b      	ldr	r3, [r7, #0]
 8002d4e:	691a      	ldr	r2, [r3, #16]
 8002d50:	69fb      	ldr	r3, [r7, #28]
 8002d52:	f003 0307 	and.w	r3, r3, #7
 8002d56:	009b      	lsls	r3, r3, #2
 8002d58:	fa02 f303 	lsl.w	r3, r2, r3
 8002d5c:	69ba      	ldr	r2, [r7, #24]
 8002d5e:	4313      	orrs	r3, r2
 8002d60:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002d62:	69fb      	ldr	r3, [r7, #28]
 8002d64:	08da      	lsrs	r2, r3, #3
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	3208      	adds	r2, #8
 8002d6a:	69b9      	ldr	r1, [r7, #24]
 8002d6c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002d76:	69fb      	ldr	r3, [r7, #28]
 8002d78:	005b      	lsls	r3, r3, #1
 8002d7a:	2203      	movs	r2, #3
 8002d7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d80:	43db      	mvns	r3, r3
 8002d82:	69ba      	ldr	r2, [r7, #24]
 8002d84:	4013      	ands	r3, r2
 8002d86:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002d88:	683b      	ldr	r3, [r7, #0]
 8002d8a:	685b      	ldr	r3, [r3, #4]
 8002d8c:	f003 0203 	and.w	r2, r3, #3
 8002d90:	69fb      	ldr	r3, [r7, #28]
 8002d92:	005b      	lsls	r3, r3, #1
 8002d94:	fa02 f303 	lsl.w	r3, r2, r3
 8002d98:	69ba      	ldr	r2, [r7, #24]
 8002d9a:	4313      	orrs	r3, r2
 8002d9c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	69ba      	ldr	r2, [r7, #24]
 8002da2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002da4:	683b      	ldr	r3, [r7, #0]
 8002da6:	685b      	ldr	r3, [r3, #4]
 8002da8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	f000 80a2 	beq.w	8002ef6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002db2:	2300      	movs	r3, #0
 8002db4:	60fb      	str	r3, [r7, #12]
 8002db6:	4b57      	ldr	r3, [pc, #348]	; (8002f14 <HAL_GPIO_Init+0x2e8>)
 8002db8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dba:	4a56      	ldr	r2, [pc, #344]	; (8002f14 <HAL_GPIO_Init+0x2e8>)
 8002dbc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002dc0:	6453      	str	r3, [r2, #68]	; 0x44
 8002dc2:	4b54      	ldr	r3, [pc, #336]	; (8002f14 <HAL_GPIO_Init+0x2e8>)
 8002dc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dc6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002dca:	60fb      	str	r3, [r7, #12]
 8002dcc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002dce:	4a52      	ldr	r2, [pc, #328]	; (8002f18 <HAL_GPIO_Init+0x2ec>)
 8002dd0:	69fb      	ldr	r3, [r7, #28]
 8002dd2:	089b      	lsrs	r3, r3, #2
 8002dd4:	3302      	adds	r3, #2
 8002dd6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002dda:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002ddc:	69fb      	ldr	r3, [r7, #28]
 8002dde:	f003 0303 	and.w	r3, r3, #3
 8002de2:	009b      	lsls	r3, r3, #2
 8002de4:	220f      	movs	r2, #15
 8002de6:	fa02 f303 	lsl.w	r3, r2, r3
 8002dea:	43db      	mvns	r3, r3
 8002dec:	69ba      	ldr	r2, [r7, #24]
 8002dee:	4013      	ands	r3, r2
 8002df0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	4a49      	ldr	r2, [pc, #292]	; (8002f1c <HAL_GPIO_Init+0x2f0>)
 8002df6:	4293      	cmp	r3, r2
 8002df8:	d019      	beq.n	8002e2e <HAL_GPIO_Init+0x202>
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	4a48      	ldr	r2, [pc, #288]	; (8002f20 <HAL_GPIO_Init+0x2f4>)
 8002dfe:	4293      	cmp	r3, r2
 8002e00:	d013      	beq.n	8002e2a <HAL_GPIO_Init+0x1fe>
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	4a47      	ldr	r2, [pc, #284]	; (8002f24 <HAL_GPIO_Init+0x2f8>)
 8002e06:	4293      	cmp	r3, r2
 8002e08:	d00d      	beq.n	8002e26 <HAL_GPIO_Init+0x1fa>
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	4a46      	ldr	r2, [pc, #280]	; (8002f28 <HAL_GPIO_Init+0x2fc>)
 8002e0e:	4293      	cmp	r3, r2
 8002e10:	d007      	beq.n	8002e22 <HAL_GPIO_Init+0x1f6>
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	4a45      	ldr	r2, [pc, #276]	; (8002f2c <HAL_GPIO_Init+0x300>)
 8002e16:	4293      	cmp	r3, r2
 8002e18:	d101      	bne.n	8002e1e <HAL_GPIO_Init+0x1f2>
 8002e1a:	2304      	movs	r3, #4
 8002e1c:	e008      	b.n	8002e30 <HAL_GPIO_Init+0x204>
 8002e1e:	2307      	movs	r3, #7
 8002e20:	e006      	b.n	8002e30 <HAL_GPIO_Init+0x204>
 8002e22:	2303      	movs	r3, #3
 8002e24:	e004      	b.n	8002e30 <HAL_GPIO_Init+0x204>
 8002e26:	2302      	movs	r3, #2
 8002e28:	e002      	b.n	8002e30 <HAL_GPIO_Init+0x204>
 8002e2a:	2301      	movs	r3, #1
 8002e2c:	e000      	b.n	8002e30 <HAL_GPIO_Init+0x204>
 8002e2e:	2300      	movs	r3, #0
 8002e30:	69fa      	ldr	r2, [r7, #28]
 8002e32:	f002 0203 	and.w	r2, r2, #3
 8002e36:	0092      	lsls	r2, r2, #2
 8002e38:	4093      	lsls	r3, r2
 8002e3a:	69ba      	ldr	r2, [r7, #24]
 8002e3c:	4313      	orrs	r3, r2
 8002e3e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002e40:	4935      	ldr	r1, [pc, #212]	; (8002f18 <HAL_GPIO_Init+0x2ec>)
 8002e42:	69fb      	ldr	r3, [r7, #28]
 8002e44:	089b      	lsrs	r3, r3, #2
 8002e46:	3302      	adds	r3, #2
 8002e48:	69ba      	ldr	r2, [r7, #24]
 8002e4a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002e4e:	4b38      	ldr	r3, [pc, #224]	; (8002f30 <HAL_GPIO_Init+0x304>)
 8002e50:	689b      	ldr	r3, [r3, #8]
 8002e52:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e54:	693b      	ldr	r3, [r7, #16]
 8002e56:	43db      	mvns	r3, r3
 8002e58:	69ba      	ldr	r2, [r7, #24]
 8002e5a:	4013      	ands	r3, r2
 8002e5c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002e5e:	683b      	ldr	r3, [r7, #0]
 8002e60:	685b      	ldr	r3, [r3, #4]
 8002e62:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d003      	beq.n	8002e72 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002e6a:	69ba      	ldr	r2, [r7, #24]
 8002e6c:	693b      	ldr	r3, [r7, #16]
 8002e6e:	4313      	orrs	r3, r2
 8002e70:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002e72:	4a2f      	ldr	r2, [pc, #188]	; (8002f30 <HAL_GPIO_Init+0x304>)
 8002e74:	69bb      	ldr	r3, [r7, #24]
 8002e76:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002e78:	4b2d      	ldr	r3, [pc, #180]	; (8002f30 <HAL_GPIO_Init+0x304>)
 8002e7a:	68db      	ldr	r3, [r3, #12]
 8002e7c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e7e:	693b      	ldr	r3, [r7, #16]
 8002e80:	43db      	mvns	r3, r3
 8002e82:	69ba      	ldr	r2, [r7, #24]
 8002e84:	4013      	ands	r3, r2
 8002e86:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002e88:	683b      	ldr	r3, [r7, #0]
 8002e8a:	685b      	ldr	r3, [r3, #4]
 8002e8c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d003      	beq.n	8002e9c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002e94:	69ba      	ldr	r2, [r7, #24]
 8002e96:	693b      	ldr	r3, [r7, #16]
 8002e98:	4313      	orrs	r3, r2
 8002e9a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002e9c:	4a24      	ldr	r2, [pc, #144]	; (8002f30 <HAL_GPIO_Init+0x304>)
 8002e9e:	69bb      	ldr	r3, [r7, #24]
 8002ea0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002ea2:	4b23      	ldr	r3, [pc, #140]	; (8002f30 <HAL_GPIO_Init+0x304>)
 8002ea4:	685b      	ldr	r3, [r3, #4]
 8002ea6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ea8:	693b      	ldr	r3, [r7, #16]
 8002eaa:	43db      	mvns	r3, r3
 8002eac:	69ba      	ldr	r2, [r7, #24]
 8002eae:	4013      	ands	r3, r2
 8002eb0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002eb2:	683b      	ldr	r3, [r7, #0]
 8002eb4:	685b      	ldr	r3, [r3, #4]
 8002eb6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d003      	beq.n	8002ec6 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002ebe:	69ba      	ldr	r2, [r7, #24]
 8002ec0:	693b      	ldr	r3, [r7, #16]
 8002ec2:	4313      	orrs	r3, r2
 8002ec4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002ec6:	4a1a      	ldr	r2, [pc, #104]	; (8002f30 <HAL_GPIO_Init+0x304>)
 8002ec8:	69bb      	ldr	r3, [r7, #24]
 8002eca:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002ecc:	4b18      	ldr	r3, [pc, #96]	; (8002f30 <HAL_GPIO_Init+0x304>)
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ed2:	693b      	ldr	r3, [r7, #16]
 8002ed4:	43db      	mvns	r3, r3
 8002ed6:	69ba      	ldr	r2, [r7, #24]
 8002ed8:	4013      	ands	r3, r2
 8002eda:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002edc:	683b      	ldr	r3, [r7, #0]
 8002ede:	685b      	ldr	r3, [r3, #4]
 8002ee0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d003      	beq.n	8002ef0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002ee8:	69ba      	ldr	r2, [r7, #24]
 8002eea:	693b      	ldr	r3, [r7, #16]
 8002eec:	4313      	orrs	r3, r2
 8002eee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002ef0:	4a0f      	ldr	r2, [pc, #60]	; (8002f30 <HAL_GPIO_Init+0x304>)
 8002ef2:	69bb      	ldr	r3, [r7, #24]
 8002ef4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002ef6:	69fb      	ldr	r3, [r7, #28]
 8002ef8:	3301      	adds	r3, #1
 8002efa:	61fb      	str	r3, [r7, #28]
 8002efc:	69fb      	ldr	r3, [r7, #28]
 8002efe:	2b0f      	cmp	r3, #15
 8002f00:	f67f aea2 	bls.w	8002c48 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002f04:	bf00      	nop
 8002f06:	bf00      	nop
 8002f08:	3724      	adds	r7, #36	; 0x24
 8002f0a:	46bd      	mov	sp, r7
 8002f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f10:	4770      	bx	lr
 8002f12:	bf00      	nop
 8002f14:	40023800 	.word	0x40023800
 8002f18:	40013800 	.word	0x40013800
 8002f1c:	40020000 	.word	0x40020000
 8002f20:	40020400 	.word	0x40020400
 8002f24:	40020800 	.word	0x40020800
 8002f28:	40020c00 	.word	0x40020c00
 8002f2c:	40021000 	.word	0x40021000
 8002f30:	40013c00 	.word	0x40013c00

08002f34 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002f34:	b480      	push	{r7}
 8002f36:	b083      	sub	sp, #12
 8002f38:	af00      	add	r7, sp, #0
 8002f3a:	6078      	str	r0, [r7, #4]
 8002f3c:	460b      	mov	r3, r1
 8002f3e:	807b      	strh	r3, [r7, #2]
 8002f40:	4613      	mov	r3, r2
 8002f42:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002f44:	787b      	ldrb	r3, [r7, #1]
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d003      	beq.n	8002f52 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002f4a:	887a      	ldrh	r2, [r7, #2]
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002f50:	e003      	b.n	8002f5a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002f52:	887b      	ldrh	r3, [r7, #2]
 8002f54:	041a      	lsls	r2, r3, #16
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	619a      	str	r2, [r3, #24]
}
 8002f5a:	bf00      	nop
 8002f5c:	370c      	adds	r7, #12
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f64:	4770      	bx	lr
	...

08002f68 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002f68:	b580      	push	{r7, lr}
 8002f6a:	b086      	sub	sp, #24
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d101      	bne.n	8002f7a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002f76:	2301      	movs	r3, #1
 8002f78:	e267      	b.n	800344a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	f003 0301 	and.w	r3, r3, #1
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d075      	beq.n	8003072 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002f86:	4b88      	ldr	r3, [pc, #544]	; (80031a8 <HAL_RCC_OscConfig+0x240>)
 8002f88:	689b      	ldr	r3, [r3, #8]
 8002f8a:	f003 030c 	and.w	r3, r3, #12
 8002f8e:	2b04      	cmp	r3, #4
 8002f90:	d00c      	beq.n	8002fac <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002f92:	4b85      	ldr	r3, [pc, #532]	; (80031a8 <HAL_RCC_OscConfig+0x240>)
 8002f94:	689b      	ldr	r3, [r3, #8]
 8002f96:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002f9a:	2b08      	cmp	r3, #8
 8002f9c:	d112      	bne.n	8002fc4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002f9e:	4b82      	ldr	r3, [pc, #520]	; (80031a8 <HAL_RCC_OscConfig+0x240>)
 8002fa0:	685b      	ldr	r3, [r3, #4]
 8002fa2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002fa6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002faa:	d10b      	bne.n	8002fc4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002fac:	4b7e      	ldr	r3, [pc, #504]	; (80031a8 <HAL_RCC_OscConfig+0x240>)
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d05b      	beq.n	8003070 <HAL_RCC_OscConfig+0x108>
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	685b      	ldr	r3, [r3, #4]
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d157      	bne.n	8003070 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002fc0:	2301      	movs	r3, #1
 8002fc2:	e242      	b.n	800344a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	685b      	ldr	r3, [r3, #4]
 8002fc8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002fcc:	d106      	bne.n	8002fdc <HAL_RCC_OscConfig+0x74>
 8002fce:	4b76      	ldr	r3, [pc, #472]	; (80031a8 <HAL_RCC_OscConfig+0x240>)
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	4a75      	ldr	r2, [pc, #468]	; (80031a8 <HAL_RCC_OscConfig+0x240>)
 8002fd4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002fd8:	6013      	str	r3, [r2, #0]
 8002fda:	e01d      	b.n	8003018 <HAL_RCC_OscConfig+0xb0>
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	685b      	ldr	r3, [r3, #4]
 8002fe0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002fe4:	d10c      	bne.n	8003000 <HAL_RCC_OscConfig+0x98>
 8002fe6:	4b70      	ldr	r3, [pc, #448]	; (80031a8 <HAL_RCC_OscConfig+0x240>)
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	4a6f      	ldr	r2, [pc, #444]	; (80031a8 <HAL_RCC_OscConfig+0x240>)
 8002fec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002ff0:	6013      	str	r3, [r2, #0]
 8002ff2:	4b6d      	ldr	r3, [pc, #436]	; (80031a8 <HAL_RCC_OscConfig+0x240>)
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	4a6c      	ldr	r2, [pc, #432]	; (80031a8 <HAL_RCC_OscConfig+0x240>)
 8002ff8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ffc:	6013      	str	r3, [r2, #0]
 8002ffe:	e00b      	b.n	8003018 <HAL_RCC_OscConfig+0xb0>
 8003000:	4b69      	ldr	r3, [pc, #420]	; (80031a8 <HAL_RCC_OscConfig+0x240>)
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	4a68      	ldr	r2, [pc, #416]	; (80031a8 <HAL_RCC_OscConfig+0x240>)
 8003006:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800300a:	6013      	str	r3, [r2, #0]
 800300c:	4b66      	ldr	r3, [pc, #408]	; (80031a8 <HAL_RCC_OscConfig+0x240>)
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	4a65      	ldr	r2, [pc, #404]	; (80031a8 <HAL_RCC_OscConfig+0x240>)
 8003012:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003016:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	685b      	ldr	r3, [r3, #4]
 800301c:	2b00      	cmp	r3, #0
 800301e:	d013      	beq.n	8003048 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003020:	f7fe fc5a 	bl	80018d8 <HAL_GetTick>
 8003024:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003026:	e008      	b.n	800303a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003028:	f7fe fc56 	bl	80018d8 <HAL_GetTick>
 800302c:	4602      	mov	r2, r0
 800302e:	693b      	ldr	r3, [r7, #16]
 8003030:	1ad3      	subs	r3, r2, r3
 8003032:	2b64      	cmp	r3, #100	; 0x64
 8003034:	d901      	bls.n	800303a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003036:	2303      	movs	r3, #3
 8003038:	e207      	b.n	800344a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800303a:	4b5b      	ldr	r3, [pc, #364]	; (80031a8 <HAL_RCC_OscConfig+0x240>)
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003042:	2b00      	cmp	r3, #0
 8003044:	d0f0      	beq.n	8003028 <HAL_RCC_OscConfig+0xc0>
 8003046:	e014      	b.n	8003072 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003048:	f7fe fc46 	bl	80018d8 <HAL_GetTick>
 800304c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800304e:	e008      	b.n	8003062 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003050:	f7fe fc42 	bl	80018d8 <HAL_GetTick>
 8003054:	4602      	mov	r2, r0
 8003056:	693b      	ldr	r3, [r7, #16]
 8003058:	1ad3      	subs	r3, r2, r3
 800305a:	2b64      	cmp	r3, #100	; 0x64
 800305c:	d901      	bls.n	8003062 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800305e:	2303      	movs	r3, #3
 8003060:	e1f3      	b.n	800344a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003062:	4b51      	ldr	r3, [pc, #324]	; (80031a8 <HAL_RCC_OscConfig+0x240>)
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800306a:	2b00      	cmp	r3, #0
 800306c:	d1f0      	bne.n	8003050 <HAL_RCC_OscConfig+0xe8>
 800306e:	e000      	b.n	8003072 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003070:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f003 0302 	and.w	r3, r3, #2
 800307a:	2b00      	cmp	r3, #0
 800307c:	d063      	beq.n	8003146 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800307e:	4b4a      	ldr	r3, [pc, #296]	; (80031a8 <HAL_RCC_OscConfig+0x240>)
 8003080:	689b      	ldr	r3, [r3, #8]
 8003082:	f003 030c 	and.w	r3, r3, #12
 8003086:	2b00      	cmp	r3, #0
 8003088:	d00b      	beq.n	80030a2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800308a:	4b47      	ldr	r3, [pc, #284]	; (80031a8 <HAL_RCC_OscConfig+0x240>)
 800308c:	689b      	ldr	r3, [r3, #8]
 800308e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003092:	2b08      	cmp	r3, #8
 8003094:	d11c      	bne.n	80030d0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003096:	4b44      	ldr	r3, [pc, #272]	; (80031a8 <HAL_RCC_OscConfig+0x240>)
 8003098:	685b      	ldr	r3, [r3, #4]
 800309a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d116      	bne.n	80030d0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80030a2:	4b41      	ldr	r3, [pc, #260]	; (80031a8 <HAL_RCC_OscConfig+0x240>)
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	f003 0302 	and.w	r3, r3, #2
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d005      	beq.n	80030ba <HAL_RCC_OscConfig+0x152>
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	68db      	ldr	r3, [r3, #12]
 80030b2:	2b01      	cmp	r3, #1
 80030b4:	d001      	beq.n	80030ba <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80030b6:	2301      	movs	r3, #1
 80030b8:	e1c7      	b.n	800344a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030ba:	4b3b      	ldr	r3, [pc, #236]	; (80031a8 <HAL_RCC_OscConfig+0x240>)
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	691b      	ldr	r3, [r3, #16]
 80030c6:	00db      	lsls	r3, r3, #3
 80030c8:	4937      	ldr	r1, [pc, #220]	; (80031a8 <HAL_RCC_OscConfig+0x240>)
 80030ca:	4313      	orrs	r3, r2
 80030cc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80030ce:	e03a      	b.n	8003146 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	68db      	ldr	r3, [r3, #12]
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d020      	beq.n	800311a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80030d8:	4b34      	ldr	r3, [pc, #208]	; (80031ac <HAL_RCC_OscConfig+0x244>)
 80030da:	2201      	movs	r2, #1
 80030dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030de:	f7fe fbfb 	bl	80018d8 <HAL_GetTick>
 80030e2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80030e4:	e008      	b.n	80030f8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80030e6:	f7fe fbf7 	bl	80018d8 <HAL_GetTick>
 80030ea:	4602      	mov	r2, r0
 80030ec:	693b      	ldr	r3, [r7, #16]
 80030ee:	1ad3      	subs	r3, r2, r3
 80030f0:	2b02      	cmp	r3, #2
 80030f2:	d901      	bls.n	80030f8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80030f4:	2303      	movs	r3, #3
 80030f6:	e1a8      	b.n	800344a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80030f8:	4b2b      	ldr	r3, [pc, #172]	; (80031a8 <HAL_RCC_OscConfig+0x240>)
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	f003 0302 	and.w	r3, r3, #2
 8003100:	2b00      	cmp	r3, #0
 8003102:	d0f0      	beq.n	80030e6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003104:	4b28      	ldr	r3, [pc, #160]	; (80031a8 <HAL_RCC_OscConfig+0x240>)
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	691b      	ldr	r3, [r3, #16]
 8003110:	00db      	lsls	r3, r3, #3
 8003112:	4925      	ldr	r1, [pc, #148]	; (80031a8 <HAL_RCC_OscConfig+0x240>)
 8003114:	4313      	orrs	r3, r2
 8003116:	600b      	str	r3, [r1, #0]
 8003118:	e015      	b.n	8003146 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800311a:	4b24      	ldr	r3, [pc, #144]	; (80031ac <HAL_RCC_OscConfig+0x244>)
 800311c:	2200      	movs	r2, #0
 800311e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003120:	f7fe fbda 	bl	80018d8 <HAL_GetTick>
 8003124:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003126:	e008      	b.n	800313a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003128:	f7fe fbd6 	bl	80018d8 <HAL_GetTick>
 800312c:	4602      	mov	r2, r0
 800312e:	693b      	ldr	r3, [r7, #16]
 8003130:	1ad3      	subs	r3, r2, r3
 8003132:	2b02      	cmp	r3, #2
 8003134:	d901      	bls.n	800313a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003136:	2303      	movs	r3, #3
 8003138:	e187      	b.n	800344a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800313a:	4b1b      	ldr	r3, [pc, #108]	; (80031a8 <HAL_RCC_OscConfig+0x240>)
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	f003 0302 	and.w	r3, r3, #2
 8003142:	2b00      	cmp	r3, #0
 8003144:	d1f0      	bne.n	8003128 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	f003 0308 	and.w	r3, r3, #8
 800314e:	2b00      	cmp	r3, #0
 8003150:	d036      	beq.n	80031c0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	695b      	ldr	r3, [r3, #20]
 8003156:	2b00      	cmp	r3, #0
 8003158:	d016      	beq.n	8003188 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800315a:	4b15      	ldr	r3, [pc, #84]	; (80031b0 <HAL_RCC_OscConfig+0x248>)
 800315c:	2201      	movs	r2, #1
 800315e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003160:	f7fe fbba 	bl	80018d8 <HAL_GetTick>
 8003164:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003166:	e008      	b.n	800317a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003168:	f7fe fbb6 	bl	80018d8 <HAL_GetTick>
 800316c:	4602      	mov	r2, r0
 800316e:	693b      	ldr	r3, [r7, #16]
 8003170:	1ad3      	subs	r3, r2, r3
 8003172:	2b02      	cmp	r3, #2
 8003174:	d901      	bls.n	800317a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003176:	2303      	movs	r3, #3
 8003178:	e167      	b.n	800344a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800317a:	4b0b      	ldr	r3, [pc, #44]	; (80031a8 <HAL_RCC_OscConfig+0x240>)
 800317c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800317e:	f003 0302 	and.w	r3, r3, #2
 8003182:	2b00      	cmp	r3, #0
 8003184:	d0f0      	beq.n	8003168 <HAL_RCC_OscConfig+0x200>
 8003186:	e01b      	b.n	80031c0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003188:	4b09      	ldr	r3, [pc, #36]	; (80031b0 <HAL_RCC_OscConfig+0x248>)
 800318a:	2200      	movs	r2, #0
 800318c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800318e:	f7fe fba3 	bl	80018d8 <HAL_GetTick>
 8003192:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003194:	e00e      	b.n	80031b4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003196:	f7fe fb9f 	bl	80018d8 <HAL_GetTick>
 800319a:	4602      	mov	r2, r0
 800319c:	693b      	ldr	r3, [r7, #16]
 800319e:	1ad3      	subs	r3, r2, r3
 80031a0:	2b02      	cmp	r3, #2
 80031a2:	d907      	bls.n	80031b4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80031a4:	2303      	movs	r3, #3
 80031a6:	e150      	b.n	800344a <HAL_RCC_OscConfig+0x4e2>
 80031a8:	40023800 	.word	0x40023800
 80031ac:	42470000 	.word	0x42470000
 80031b0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80031b4:	4b88      	ldr	r3, [pc, #544]	; (80033d8 <HAL_RCC_OscConfig+0x470>)
 80031b6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80031b8:	f003 0302 	and.w	r3, r3, #2
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d1ea      	bne.n	8003196 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f003 0304 	and.w	r3, r3, #4
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	f000 8097 	beq.w	80032fc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80031ce:	2300      	movs	r3, #0
 80031d0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80031d2:	4b81      	ldr	r3, [pc, #516]	; (80033d8 <HAL_RCC_OscConfig+0x470>)
 80031d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d10f      	bne.n	80031fe <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80031de:	2300      	movs	r3, #0
 80031e0:	60bb      	str	r3, [r7, #8]
 80031e2:	4b7d      	ldr	r3, [pc, #500]	; (80033d8 <HAL_RCC_OscConfig+0x470>)
 80031e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031e6:	4a7c      	ldr	r2, [pc, #496]	; (80033d8 <HAL_RCC_OscConfig+0x470>)
 80031e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80031ec:	6413      	str	r3, [r2, #64]	; 0x40
 80031ee:	4b7a      	ldr	r3, [pc, #488]	; (80033d8 <HAL_RCC_OscConfig+0x470>)
 80031f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80031f6:	60bb      	str	r3, [r7, #8]
 80031f8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80031fa:	2301      	movs	r3, #1
 80031fc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031fe:	4b77      	ldr	r3, [pc, #476]	; (80033dc <HAL_RCC_OscConfig+0x474>)
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003206:	2b00      	cmp	r3, #0
 8003208:	d118      	bne.n	800323c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800320a:	4b74      	ldr	r3, [pc, #464]	; (80033dc <HAL_RCC_OscConfig+0x474>)
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	4a73      	ldr	r2, [pc, #460]	; (80033dc <HAL_RCC_OscConfig+0x474>)
 8003210:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003214:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003216:	f7fe fb5f 	bl	80018d8 <HAL_GetTick>
 800321a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800321c:	e008      	b.n	8003230 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800321e:	f7fe fb5b 	bl	80018d8 <HAL_GetTick>
 8003222:	4602      	mov	r2, r0
 8003224:	693b      	ldr	r3, [r7, #16]
 8003226:	1ad3      	subs	r3, r2, r3
 8003228:	2b02      	cmp	r3, #2
 800322a:	d901      	bls.n	8003230 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800322c:	2303      	movs	r3, #3
 800322e:	e10c      	b.n	800344a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003230:	4b6a      	ldr	r3, [pc, #424]	; (80033dc <HAL_RCC_OscConfig+0x474>)
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003238:	2b00      	cmp	r3, #0
 800323a:	d0f0      	beq.n	800321e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	689b      	ldr	r3, [r3, #8]
 8003240:	2b01      	cmp	r3, #1
 8003242:	d106      	bne.n	8003252 <HAL_RCC_OscConfig+0x2ea>
 8003244:	4b64      	ldr	r3, [pc, #400]	; (80033d8 <HAL_RCC_OscConfig+0x470>)
 8003246:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003248:	4a63      	ldr	r2, [pc, #396]	; (80033d8 <HAL_RCC_OscConfig+0x470>)
 800324a:	f043 0301 	orr.w	r3, r3, #1
 800324e:	6713      	str	r3, [r2, #112]	; 0x70
 8003250:	e01c      	b.n	800328c <HAL_RCC_OscConfig+0x324>
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	689b      	ldr	r3, [r3, #8]
 8003256:	2b05      	cmp	r3, #5
 8003258:	d10c      	bne.n	8003274 <HAL_RCC_OscConfig+0x30c>
 800325a:	4b5f      	ldr	r3, [pc, #380]	; (80033d8 <HAL_RCC_OscConfig+0x470>)
 800325c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800325e:	4a5e      	ldr	r2, [pc, #376]	; (80033d8 <HAL_RCC_OscConfig+0x470>)
 8003260:	f043 0304 	orr.w	r3, r3, #4
 8003264:	6713      	str	r3, [r2, #112]	; 0x70
 8003266:	4b5c      	ldr	r3, [pc, #368]	; (80033d8 <HAL_RCC_OscConfig+0x470>)
 8003268:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800326a:	4a5b      	ldr	r2, [pc, #364]	; (80033d8 <HAL_RCC_OscConfig+0x470>)
 800326c:	f043 0301 	orr.w	r3, r3, #1
 8003270:	6713      	str	r3, [r2, #112]	; 0x70
 8003272:	e00b      	b.n	800328c <HAL_RCC_OscConfig+0x324>
 8003274:	4b58      	ldr	r3, [pc, #352]	; (80033d8 <HAL_RCC_OscConfig+0x470>)
 8003276:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003278:	4a57      	ldr	r2, [pc, #348]	; (80033d8 <HAL_RCC_OscConfig+0x470>)
 800327a:	f023 0301 	bic.w	r3, r3, #1
 800327e:	6713      	str	r3, [r2, #112]	; 0x70
 8003280:	4b55      	ldr	r3, [pc, #340]	; (80033d8 <HAL_RCC_OscConfig+0x470>)
 8003282:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003284:	4a54      	ldr	r2, [pc, #336]	; (80033d8 <HAL_RCC_OscConfig+0x470>)
 8003286:	f023 0304 	bic.w	r3, r3, #4
 800328a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	689b      	ldr	r3, [r3, #8]
 8003290:	2b00      	cmp	r3, #0
 8003292:	d015      	beq.n	80032c0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003294:	f7fe fb20 	bl	80018d8 <HAL_GetTick>
 8003298:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800329a:	e00a      	b.n	80032b2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800329c:	f7fe fb1c 	bl	80018d8 <HAL_GetTick>
 80032a0:	4602      	mov	r2, r0
 80032a2:	693b      	ldr	r3, [r7, #16]
 80032a4:	1ad3      	subs	r3, r2, r3
 80032a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80032aa:	4293      	cmp	r3, r2
 80032ac:	d901      	bls.n	80032b2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80032ae:	2303      	movs	r3, #3
 80032b0:	e0cb      	b.n	800344a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80032b2:	4b49      	ldr	r3, [pc, #292]	; (80033d8 <HAL_RCC_OscConfig+0x470>)
 80032b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80032b6:	f003 0302 	and.w	r3, r3, #2
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d0ee      	beq.n	800329c <HAL_RCC_OscConfig+0x334>
 80032be:	e014      	b.n	80032ea <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80032c0:	f7fe fb0a 	bl	80018d8 <HAL_GetTick>
 80032c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80032c6:	e00a      	b.n	80032de <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80032c8:	f7fe fb06 	bl	80018d8 <HAL_GetTick>
 80032cc:	4602      	mov	r2, r0
 80032ce:	693b      	ldr	r3, [r7, #16]
 80032d0:	1ad3      	subs	r3, r2, r3
 80032d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80032d6:	4293      	cmp	r3, r2
 80032d8:	d901      	bls.n	80032de <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80032da:	2303      	movs	r3, #3
 80032dc:	e0b5      	b.n	800344a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80032de:	4b3e      	ldr	r3, [pc, #248]	; (80033d8 <HAL_RCC_OscConfig+0x470>)
 80032e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80032e2:	f003 0302 	and.w	r3, r3, #2
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d1ee      	bne.n	80032c8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80032ea:	7dfb      	ldrb	r3, [r7, #23]
 80032ec:	2b01      	cmp	r3, #1
 80032ee:	d105      	bne.n	80032fc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80032f0:	4b39      	ldr	r3, [pc, #228]	; (80033d8 <HAL_RCC_OscConfig+0x470>)
 80032f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032f4:	4a38      	ldr	r2, [pc, #224]	; (80033d8 <HAL_RCC_OscConfig+0x470>)
 80032f6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80032fa:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	699b      	ldr	r3, [r3, #24]
 8003300:	2b00      	cmp	r3, #0
 8003302:	f000 80a1 	beq.w	8003448 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003306:	4b34      	ldr	r3, [pc, #208]	; (80033d8 <HAL_RCC_OscConfig+0x470>)
 8003308:	689b      	ldr	r3, [r3, #8]
 800330a:	f003 030c 	and.w	r3, r3, #12
 800330e:	2b08      	cmp	r3, #8
 8003310:	d05c      	beq.n	80033cc <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	699b      	ldr	r3, [r3, #24]
 8003316:	2b02      	cmp	r3, #2
 8003318:	d141      	bne.n	800339e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800331a:	4b31      	ldr	r3, [pc, #196]	; (80033e0 <HAL_RCC_OscConfig+0x478>)
 800331c:	2200      	movs	r2, #0
 800331e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003320:	f7fe fada 	bl	80018d8 <HAL_GetTick>
 8003324:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003326:	e008      	b.n	800333a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003328:	f7fe fad6 	bl	80018d8 <HAL_GetTick>
 800332c:	4602      	mov	r2, r0
 800332e:	693b      	ldr	r3, [r7, #16]
 8003330:	1ad3      	subs	r3, r2, r3
 8003332:	2b02      	cmp	r3, #2
 8003334:	d901      	bls.n	800333a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003336:	2303      	movs	r3, #3
 8003338:	e087      	b.n	800344a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800333a:	4b27      	ldr	r3, [pc, #156]	; (80033d8 <HAL_RCC_OscConfig+0x470>)
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003342:	2b00      	cmp	r3, #0
 8003344:	d1f0      	bne.n	8003328 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	69da      	ldr	r2, [r3, #28]
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	6a1b      	ldr	r3, [r3, #32]
 800334e:	431a      	orrs	r2, r3
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003354:	019b      	lsls	r3, r3, #6
 8003356:	431a      	orrs	r2, r3
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800335c:	085b      	lsrs	r3, r3, #1
 800335e:	3b01      	subs	r3, #1
 8003360:	041b      	lsls	r3, r3, #16
 8003362:	431a      	orrs	r2, r3
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003368:	061b      	lsls	r3, r3, #24
 800336a:	491b      	ldr	r1, [pc, #108]	; (80033d8 <HAL_RCC_OscConfig+0x470>)
 800336c:	4313      	orrs	r3, r2
 800336e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003370:	4b1b      	ldr	r3, [pc, #108]	; (80033e0 <HAL_RCC_OscConfig+0x478>)
 8003372:	2201      	movs	r2, #1
 8003374:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003376:	f7fe faaf 	bl	80018d8 <HAL_GetTick>
 800337a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800337c:	e008      	b.n	8003390 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800337e:	f7fe faab 	bl	80018d8 <HAL_GetTick>
 8003382:	4602      	mov	r2, r0
 8003384:	693b      	ldr	r3, [r7, #16]
 8003386:	1ad3      	subs	r3, r2, r3
 8003388:	2b02      	cmp	r3, #2
 800338a:	d901      	bls.n	8003390 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800338c:	2303      	movs	r3, #3
 800338e:	e05c      	b.n	800344a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003390:	4b11      	ldr	r3, [pc, #68]	; (80033d8 <HAL_RCC_OscConfig+0x470>)
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003398:	2b00      	cmp	r3, #0
 800339a:	d0f0      	beq.n	800337e <HAL_RCC_OscConfig+0x416>
 800339c:	e054      	b.n	8003448 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800339e:	4b10      	ldr	r3, [pc, #64]	; (80033e0 <HAL_RCC_OscConfig+0x478>)
 80033a0:	2200      	movs	r2, #0
 80033a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033a4:	f7fe fa98 	bl	80018d8 <HAL_GetTick>
 80033a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80033aa:	e008      	b.n	80033be <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80033ac:	f7fe fa94 	bl	80018d8 <HAL_GetTick>
 80033b0:	4602      	mov	r2, r0
 80033b2:	693b      	ldr	r3, [r7, #16]
 80033b4:	1ad3      	subs	r3, r2, r3
 80033b6:	2b02      	cmp	r3, #2
 80033b8:	d901      	bls.n	80033be <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80033ba:	2303      	movs	r3, #3
 80033bc:	e045      	b.n	800344a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80033be:	4b06      	ldr	r3, [pc, #24]	; (80033d8 <HAL_RCC_OscConfig+0x470>)
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d1f0      	bne.n	80033ac <HAL_RCC_OscConfig+0x444>
 80033ca:	e03d      	b.n	8003448 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	699b      	ldr	r3, [r3, #24]
 80033d0:	2b01      	cmp	r3, #1
 80033d2:	d107      	bne.n	80033e4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80033d4:	2301      	movs	r3, #1
 80033d6:	e038      	b.n	800344a <HAL_RCC_OscConfig+0x4e2>
 80033d8:	40023800 	.word	0x40023800
 80033dc:	40007000 	.word	0x40007000
 80033e0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80033e4:	4b1b      	ldr	r3, [pc, #108]	; (8003454 <HAL_RCC_OscConfig+0x4ec>)
 80033e6:	685b      	ldr	r3, [r3, #4]
 80033e8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	699b      	ldr	r3, [r3, #24]
 80033ee:	2b01      	cmp	r3, #1
 80033f0:	d028      	beq.n	8003444 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80033fc:	429a      	cmp	r2, r3
 80033fe:	d121      	bne.n	8003444 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800340a:	429a      	cmp	r2, r3
 800340c:	d11a      	bne.n	8003444 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800340e:	68fa      	ldr	r2, [r7, #12]
 8003410:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003414:	4013      	ands	r3, r2
 8003416:	687a      	ldr	r2, [r7, #4]
 8003418:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800341a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800341c:	4293      	cmp	r3, r2
 800341e:	d111      	bne.n	8003444 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800342a:	085b      	lsrs	r3, r3, #1
 800342c:	3b01      	subs	r3, #1
 800342e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003430:	429a      	cmp	r2, r3
 8003432:	d107      	bne.n	8003444 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800343e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003440:	429a      	cmp	r2, r3
 8003442:	d001      	beq.n	8003448 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003444:	2301      	movs	r3, #1
 8003446:	e000      	b.n	800344a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003448:	2300      	movs	r3, #0
}
 800344a:	4618      	mov	r0, r3
 800344c:	3718      	adds	r7, #24
 800344e:	46bd      	mov	sp, r7
 8003450:	bd80      	pop	{r7, pc}
 8003452:	bf00      	nop
 8003454:	40023800 	.word	0x40023800

08003458 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003458:	b580      	push	{r7, lr}
 800345a:	b084      	sub	sp, #16
 800345c:	af00      	add	r7, sp, #0
 800345e:	6078      	str	r0, [r7, #4]
 8003460:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	2b00      	cmp	r3, #0
 8003466:	d101      	bne.n	800346c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003468:	2301      	movs	r3, #1
 800346a:	e0cc      	b.n	8003606 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800346c:	4b68      	ldr	r3, [pc, #416]	; (8003610 <HAL_RCC_ClockConfig+0x1b8>)
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	f003 0307 	and.w	r3, r3, #7
 8003474:	683a      	ldr	r2, [r7, #0]
 8003476:	429a      	cmp	r2, r3
 8003478:	d90c      	bls.n	8003494 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800347a:	4b65      	ldr	r3, [pc, #404]	; (8003610 <HAL_RCC_ClockConfig+0x1b8>)
 800347c:	683a      	ldr	r2, [r7, #0]
 800347e:	b2d2      	uxtb	r2, r2
 8003480:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003482:	4b63      	ldr	r3, [pc, #396]	; (8003610 <HAL_RCC_ClockConfig+0x1b8>)
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f003 0307 	and.w	r3, r3, #7
 800348a:	683a      	ldr	r2, [r7, #0]
 800348c:	429a      	cmp	r2, r3
 800348e:	d001      	beq.n	8003494 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003490:	2301      	movs	r3, #1
 8003492:	e0b8      	b.n	8003606 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	f003 0302 	and.w	r3, r3, #2
 800349c:	2b00      	cmp	r3, #0
 800349e:	d020      	beq.n	80034e2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	f003 0304 	and.w	r3, r3, #4
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d005      	beq.n	80034b8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80034ac:	4b59      	ldr	r3, [pc, #356]	; (8003614 <HAL_RCC_ClockConfig+0x1bc>)
 80034ae:	689b      	ldr	r3, [r3, #8]
 80034b0:	4a58      	ldr	r2, [pc, #352]	; (8003614 <HAL_RCC_ClockConfig+0x1bc>)
 80034b2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80034b6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	f003 0308 	and.w	r3, r3, #8
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d005      	beq.n	80034d0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80034c4:	4b53      	ldr	r3, [pc, #332]	; (8003614 <HAL_RCC_ClockConfig+0x1bc>)
 80034c6:	689b      	ldr	r3, [r3, #8]
 80034c8:	4a52      	ldr	r2, [pc, #328]	; (8003614 <HAL_RCC_ClockConfig+0x1bc>)
 80034ca:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80034ce:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80034d0:	4b50      	ldr	r3, [pc, #320]	; (8003614 <HAL_RCC_ClockConfig+0x1bc>)
 80034d2:	689b      	ldr	r3, [r3, #8]
 80034d4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	689b      	ldr	r3, [r3, #8]
 80034dc:	494d      	ldr	r1, [pc, #308]	; (8003614 <HAL_RCC_ClockConfig+0x1bc>)
 80034de:	4313      	orrs	r3, r2
 80034e0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	f003 0301 	and.w	r3, r3, #1
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d044      	beq.n	8003578 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	685b      	ldr	r3, [r3, #4]
 80034f2:	2b01      	cmp	r3, #1
 80034f4:	d107      	bne.n	8003506 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034f6:	4b47      	ldr	r3, [pc, #284]	; (8003614 <HAL_RCC_ClockConfig+0x1bc>)
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d119      	bne.n	8003536 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003502:	2301      	movs	r3, #1
 8003504:	e07f      	b.n	8003606 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	685b      	ldr	r3, [r3, #4]
 800350a:	2b02      	cmp	r3, #2
 800350c:	d003      	beq.n	8003516 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003512:	2b03      	cmp	r3, #3
 8003514:	d107      	bne.n	8003526 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003516:	4b3f      	ldr	r3, [pc, #252]	; (8003614 <HAL_RCC_ClockConfig+0x1bc>)
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800351e:	2b00      	cmp	r3, #0
 8003520:	d109      	bne.n	8003536 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003522:	2301      	movs	r3, #1
 8003524:	e06f      	b.n	8003606 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003526:	4b3b      	ldr	r3, [pc, #236]	; (8003614 <HAL_RCC_ClockConfig+0x1bc>)
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f003 0302 	and.w	r3, r3, #2
 800352e:	2b00      	cmp	r3, #0
 8003530:	d101      	bne.n	8003536 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003532:	2301      	movs	r3, #1
 8003534:	e067      	b.n	8003606 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003536:	4b37      	ldr	r3, [pc, #220]	; (8003614 <HAL_RCC_ClockConfig+0x1bc>)
 8003538:	689b      	ldr	r3, [r3, #8]
 800353a:	f023 0203 	bic.w	r2, r3, #3
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	685b      	ldr	r3, [r3, #4]
 8003542:	4934      	ldr	r1, [pc, #208]	; (8003614 <HAL_RCC_ClockConfig+0x1bc>)
 8003544:	4313      	orrs	r3, r2
 8003546:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003548:	f7fe f9c6 	bl	80018d8 <HAL_GetTick>
 800354c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800354e:	e00a      	b.n	8003566 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003550:	f7fe f9c2 	bl	80018d8 <HAL_GetTick>
 8003554:	4602      	mov	r2, r0
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	1ad3      	subs	r3, r2, r3
 800355a:	f241 3288 	movw	r2, #5000	; 0x1388
 800355e:	4293      	cmp	r3, r2
 8003560:	d901      	bls.n	8003566 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003562:	2303      	movs	r3, #3
 8003564:	e04f      	b.n	8003606 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003566:	4b2b      	ldr	r3, [pc, #172]	; (8003614 <HAL_RCC_ClockConfig+0x1bc>)
 8003568:	689b      	ldr	r3, [r3, #8]
 800356a:	f003 020c 	and.w	r2, r3, #12
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	685b      	ldr	r3, [r3, #4]
 8003572:	009b      	lsls	r3, r3, #2
 8003574:	429a      	cmp	r2, r3
 8003576:	d1eb      	bne.n	8003550 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003578:	4b25      	ldr	r3, [pc, #148]	; (8003610 <HAL_RCC_ClockConfig+0x1b8>)
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f003 0307 	and.w	r3, r3, #7
 8003580:	683a      	ldr	r2, [r7, #0]
 8003582:	429a      	cmp	r2, r3
 8003584:	d20c      	bcs.n	80035a0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003586:	4b22      	ldr	r3, [pc, #136]	; (8003610 <HAL_RCC_ClockConfig+0x1b8>)
 8003588:	683a      	ldr	r2, [r7, #0]
 800358a:	b2d2      	uxtb	r2, r2
 800358c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800358e:	4b20      	ldr	r3, [pc, #128]	; (8003610 <HAL_RCC_ClockConfig+0x1b8>)
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f003 0307 	and.w	r3, r3, #7
 8003596:	683a      	ldr	r2, [r7, #0]
 8003598:	429a      	cmp	r2, r3
 800359a:	d001      	beq.n	80035a0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800359c:	2301      	movs	r3, #1
 800359e:	e032      	b.n	8003606 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	f003 0304 	and.w	r3, r3, #4
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d008      	beq.n	80035be <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80035ac:	4b19      	ldr	r3, [pc, #100]	; (8003614 <HAL_RCC_ClockConfig+0x1bc>)
 80035ae:	689b      	ldr	r3, [r3, #8]
 80035b0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	68db      	ldr	r3, [r3, #12]
 80035b8:	4916      	ldr	r1, [pc, #88]	; (8003614 <HAL_RCC_ClockConfig+0x1bc>)
 80035ba:	4313      	orrs	r3, r2
 80035bc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f003 0308 	and.w	r3, r3, #8
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d009      	beq.n	80035de <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80035ca:	4b12      	ldr	r3, [pc, #72]	; (8003614 <HAL_RCC_ClockConfig+0x1bc>)
 80035cc:	689b      	ldr	r3, [r3, #8]
 80035ce:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	691b      	ldr	r3, [r3, #16]
 80035d6:	00db      	lsls	r3, r3, #3
 80035d8:	490e      	ldr	r1, [pc, #56]	; (8003614 <HAL_RCC_ClockConfig+0x1bc>)
 80035da:	4313      	orrs	r3, r2
 80035dc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80035de:	f000 f821 	bl	8003624 <HAL_RCC_GetSysClockFreq>
 80035e2:	4602      	mov	r2, r0
 80035e4:	4b0b      	ldr	r3, [pc, #44]	; (8003614 <HAL_RCC_ClockConfig+0x1bc>)
 80035e6:	689b      	ldr	r3, [r3, #8]
 80035e8:	091b      	lsrs	r3, r3, #4
 80035ea:	f003 030f 	and.w	r3, r3, #15
 80035ee:	490a      	ldr	r1, [pc, #40]	; (8003618 <HAL_RCC_ClockConfig+0x1c0>)
 80035f0:	5ccb      	ldrb	r3, [r1, r3]
 80035f2:	fa22 f303 	lsr.w	r3, r2, r3
 80035f6:	4a09      	ldr	r2, [pc, #36]	; (800361c <HAL_RCC_ClockConfig+0x1c4>)
 80035f8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80035fa:	4b09      	ldr	r3, [pc, #36]	; (8003620 <HAL_RCC_ClockConfig+0x1c8>)
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	4618      	mov	r0, r3
 8003600:	f7fe f926 	bl	8001850 <HAL_InitTick>

  return HAL_OK;
 8003604:	2300      	movs	r3, #0
}
 8003606:	4618      	mov	r0, r3
 8003608:	3710      	adds	r7, #16
 800360a:	46bd      	mov	sp, r7
 800360c:	bd80      	pop	{r7, pc}
 800360e:	bf00      	nop
 8003610:	40023c00 	.word	0x40023c00
 8003614:	40023800 	.word	0x40023800
 8003618:	08006850 	.word	0x08006850
 800361c:	20000000 	.word	0x20000000
 8003620:	20000004 	.word	0x20000004

08003624 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003624:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003628:	b090      	sub	sp, #64	; 0x40
 800362a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800362c:	2300      	movs	r3, #0
 800362e:	637b      	str	r3, [r7, #52]	; 0x34
 8003630:	2300      	movs	r3, #0
 8003632:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003634:	2300      	movs	r3, #0
 8003636:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8003638:	2300      	movs	r3, #0
 800363a:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800363c:	4b59      	ldr	r3, [pc, #356]	; (80037a4 <HAL_RCC_GetSysClockFreq+0x180>)
 800363e:	689b      	ldr	r3, [r3, #8]
 8003640:	f003 030c 	and.w	r3, r3, #12
 8003644:	2b08      	cmp	r3, #8
 8003646:	d00d      	beq.n	8003664 <HAL_RCC_GetSysClockFreq+0x40>
 8003648:	2b08      	cmp	r3, #8
 800364a:	f200 80a1 	bhi.w	8003790 <HAL_RCC_GetSysClockFreq+0x16c>
 800364e:	2b00      	cmp	r3, #0
 8003650:	d002      	beq.n	8003658 <HAL_RCC_GetSysClockFreq+0x34>
 8003652:	2b04      	cmp	r3, #4
 8003654:	d003      	beq.n	800365e <HAL_RCC_GetSysClockFreq+0x3a>
 8003656:	e09b      	b.n	8003790 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003658:	4b53      	ldr	r3, [pc, #332]	; (80037a8 <HAL_RCC_GetSysClockFreq+0x184>)
 800365a:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 800365c:	e09b      	b.n	8003796 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800365e:	4b53      	ldr	r3, [pc, #332]	; (80037ac <HAL_RCC_GetSysClockFreq+0x188>)
 8003660:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003662:	e098      	b.n	8003796 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003664:	4b4f      	ldr	r3, [pc, #316]	; (80037a4 <HAL_RCC_GetSysClockFreq+0x180>)
 8003666:	685b      	ldr	r3, [r3, #4]
 8003668:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800366c:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800366e:	4b4d      	ldr	r3, [pc, #308]	; (80037a4 <HAL_RCC_GetSysClockFreq+0x180>)
 8003670:	685b      	ldr	r3, [r3, #4]
 8003672:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003676:	2b00      	cmp	r3, #0
 8003678:	d028      	beq.n	80036cc <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800367a:	4b4a      	ldr	r3, [pc, #296]	; (80037a4 <HAL_RCC_GetSysClockFreq+0x180>)
 800367c:	685b      	ldr	r3, [r3, #4]
 800367e:	099b      	lsrs	r3, r3, #6
 8003680:	2200      	movs	r2, #0
 8003682:	623b      	str	r3, [r7, #32]
 8003684:	627a      	str	r2, [r7, #36]	; 0x24
 8003686:	6a3b      	ldr	r3, [r7, #32]
 8003688:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800368c:	2100      	movs	r1, #0
 800368e:	4b47      	ldr	r3, [pc, #284]	; (80037ac <HAL_RCC_GetSysClockFreq+0x188>)
 8003690:	fb03 f201 	mul.w	r2, r3, r1
 8003694:	2300      	movs	r3, #0
 8003696:	fb00 f303 	mul.w	r3, r0, r3
 800369a:	4413      	add	r3, r2
 800369c:	4a43      	ldr	r2, [pc, #268]	; (80037ac <HAL_RCC_GetSysClockFreq+0x188>)
 800369e:	fba0 1202 	umull	r1, r2, r0, r2
 80036a2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80036a4:	460a      	mov	r2, r1
 80036a6:	62ba      	str	r2, [r7, #40]	; 0x28
 80036a8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80036aa:	4413      	add	r3, r2
 80036ac:	62fb      	str	r3, [r7, #44]	; 0x2c
 80036ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80036b0:	2200      	movs	r2, #0
 80036b2:	61bb      	str	r3, [r7, #24]
 80036b4:	61fa      	str	r2, [r7, #28]
 80036b6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80036ba:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80036be:	f7fd fa7b 	bl	8000bb8 <__aeabi_uldivmod>
 80036c2:	4602      	mov	r2, r0
 80036c4:	460b      	mov	r3, r1
 80036c6:	4613      	mov	r3, r2
 80036c8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80036ca:	e053      	b.n	8003774 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80036cc:	4b35      	ldr	r3, [pc, #212]	; (80037a4 <HAL_RCC_GetSysClockFreq+0x180>)
 80036ce:	685b      	ldr	r3, [r3, #4]
 80036d0:	099b      	lsrs	r3, r3, #6
 80036d2:	2200      	movs	r2, #0
 80036d4:	613b      	str	r3, [r7, #16]
 80036d6:	617a      	str	r2, [r7, #20]
 80036d8:	693b      	ldr	r3, [r7, #16]
 80036da:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80036de:	f04f 0b00 	mov.w	fp, #0
 80036e2:	4652      	mov	r2, sl
 80036e4:	465b      	mov	r3, fp
 80036e6:	f04f 0000 	mov.w	r0, #0
 80036ea:	f04f 0100 	mov.w	r1, #0
 80036ee:	0159      	lsls	r1, r3, #5
 80036f0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80036f4:	0150      	lsls	r0, r2, #5
 80036f6:	4602      	mov	r2, r0
 80036f8:	460b      	mov	r3, r1
 80036fa:	ebb2 080a 	subs.w	r8, r2, sl
 80036fe:	eb63 090b 	sbc.w	r9, r3, fp
 8003702:	f04f 0200 	mov.w	r2, #0
 8003706:	f04f 0300 	mov.w	r3, #0
 800370a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800370e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003712:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003716:	ebb2 0408 	subs.w	r4, r2, r8
 800371a:	eb63 0509 	sbc.w	r5, r3, r9
 800371e:	f04f 0200 	mov.w	r2, #0
 8003722:	f04f 0300 	mov.w	r3, #0
 8003726:	00eb      	lsls	r3, r5, #3
 8003728:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800372c:	00e2      	lsls	r2, r4, #3
 800372e:	4614      	mov	r4, r2
 8003730:	461d      	mov	r5, r3
 8003732:	eb14 030a 	adds.w	r3, r4, sl
 8003736:	603b      	str	r3, [r7, #0]
 8003738:	eb45 030b 	adc.w	r3, r5, fp
 800373c:	607b      	str	r3, [r7, #4]
 800373e:	f04f 0200 	mov.w	r2, #0
 8003742:	f04f 0300 	mov.w	r3, #0
 8003746:	e9d7 4500 	ldrd	r4, r5, [r7]
 800374a:	4629      	mov	r1, r5
 800374c:	028b      	lsls	r3, r1, #10
 800374e:	4621      	mov	r1, r4
 8003750:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003754:	4621      	mov	r1, r4
 8003756:	028a      	lsls	r2, r1, #10
 8003758:	4610      	mov	r0, r2
 800375a:	4619      	mov	r1, r3
 800375c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800375e:	2200      	movs	r2, #0
 8003760:	60bb      	str	r3, [r7, #8]
 8003762:	60fa      	str	r2, [r7, #12]
 8003764:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003768:	f7fd fa26 	bl	8000bb8 <__aeabi_uldivmod>
 800376c:	4602      	mov	r2, r0
 800376e:	460b      	mov	r3, r1
 8003770:	4613      	mov	r3, r2
 8003772:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003774:	4b0b      	ldr	r3, [pc, #44]	; (80037a4 <HAL_RCC_GetSysClockFreq+0x180>)
 8003776:	685b      	ldr	r3, [r3, #4]
 8003778:	0c1b      	lsrs	r3, r3, #16
 800377a:	f003 0303 	and.w	r3, r3, #3
 800377e:	3301      	adds	r3, #1
 8003780:	005b      	lsls	r3, r3, #1
 8003782:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8003784:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003786:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003788:	fbb2 f3f3 	udiv	r3, r2, r3
 800378c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800378e:	e002      	b.n	8003796 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003790:	4b05      	ldr	r3, [pc, #20]	; (80037a8 <HAL_RCC_GetSysClockFreq+0x184>)
 8003792:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003794:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003796:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8003798:	4618      	mov	r0, r3
 800379a:	3740      	adds	r7, #64	; 0x40
 800379c:	46bd      	mov	sp, r7
 800379e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80037a2:	bf00      	nop
 80037a4:	40023800 	.word	0x40023800
 80037a8:	00f42400 	.word	0x00f42400
 80037ac:	017d7840 	.word	0x017d7840

080037b0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80037b0:	b580      	push	{r7, lr}
 80037b2:	b082      	sub	sp, #8
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d101      	bne.n	80037c2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80037be:	2301      	movs	r3, #1
 80037c0:	e041      	b.n	8003846 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80037c8:	b2db      	uxtb	r3, r3
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d106      	bne.n	80037dc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	2200      	movs	r2, #0
 80037d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80037d6:	6878      	ldr	r0, [r7, #4]
 80037d8:	f7fd feb6 	bl	8001548 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	2202      	movs	r2, #2
 80037e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681a      	ldr	r2, [r3, #0]
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	3304      	adds	r3, #4
 80037ec:	4619      	mov	r1, r3
 80037ee:	4610      	mov	r0, r2
 80037f0:	f000 f950 	bl	8003a94 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	2201      	movs	r2, #1
 80037f8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	2201      	movs	r2, #1
 8003800:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	2201      	movs	r2, #1
 8003808:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	2201      	movs	r2, #1
 8003810:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	2201      	movs	r2, #1
 8003818:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	2201      	movs	r2, #1
 8003820:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	2201      	movs	r2, #1
 8003828:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	2201      	movs	r2, #1
 8003830:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	2201      	movs	r2, #1
 8003838:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	2201      	movs	r2, #1
 8003840:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003844:	2300      	movs	r3, #0
}
 8003846:	4618      	mov	r0, r3
 8003848:	3708      	adds	r7, #8
 800384a:	46bd      	mov	sp, r7
 800384c:	bd80      	pop	{r7, pc}
	...

08003850 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003850:	b480      	push	{r7}
 8003852:	b085      	sub	sp, #20
 8003854:	af00      	add	r7, sp, #0
 8003856:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800385e:	b2db      	uxtb	r3, r3
 8003860:	2b01      	cmp	r3, #1
 8003862:	d001      	beq.n	8003868 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003864:	2301      	movs	r3, #1
 8003866:	e03c      	b.n	80038e2 <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	2202      	movs	r2, #2
 800386c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	4a1e      	ldr	r2, [pc, #120]	; (80038f0 <HAL_TIM_Base_Start+0xa0>)
 8003876:	4293      	cmp	r3, r2
 8003878:	d018      	beq.n	80038ac <HAL_TIM_Base_Start+0x5c>
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003882:	d013      	beq.n	80038ac <HAL_TIM_Base_Start+0x5c>
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	4a1a      	ldr	r2, [pc, #104]	; (80038f4 <HAL_TIM_Base_Start+0xa4>)
 800388a:	4293      	cmp	r3, r2
 800388c:	d00e      	beq.n	80038ac <HAL_TIM_Base_Start+0x5c>
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	4a19      	ldr	r2, [pc, #100]	; (80038f8 <HAL_TIM_Base_Start+0xa8>)
 8003894:	4293      	cmp	r3, r2
 8003896:	d009      	beq.n	80038ac <HAL_TIM_Base_Start+0x5c>
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	4a17      	ldr	r2, [pc, #92]	; (80038fc <HAL_TIM_Base_Start+0xac>)
 800389e:	4293      	cmp	r3, r2
 80038a0:	d004      	beq.n	80038ac <HAL_TIM_Base_Start+0x5c>
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	4a16      	ldr	r2, [pc, #88]	; (8003900 <HAL_TIM_Base_Start+0xb0>)
 80038a8:	4293      	cmp	r3, r2
 80038aa:	d111      	bne.n	80038d0 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	689b      	ldr	r3, [r3, #8]
 80038b2:	f003 0307 	and.w	r3, r3, #7
 80038b6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	2b06      	cmp	r3, #6
 80038bc:	d010      	beq.n	80038e0 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	681a      	ldr	r2, [r3, #0]
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	f042 0201 	orr.w	r2, r2, #1
 80038cc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80038ce:	e007      	b.n	80038e0 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	681a      	ldr	r2, [r3, #0]
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	f042 0201 	orr.w	r2, r2, #1
 80038de:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80038e0:	2300      	movs	r3, #0
}
 80038e2:	4618      	mov	r0, r3
 80038e4:	3714      	adds	r7, #20
 80038e6:	46bd      	mov	sp, r7
 80038e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ec:	4770      	bx	lr
 80038ee:	bf00      	nop
 80038f0:	40010000 	.word	0x40010000
 80038f4:	40000400 	.word	0x40000400
 80038f8:	40000800 	.word	0x40000800
 80038fc:	40000c00 	.word	0x40000c00
 8003900:	40014000 	.word	0x40014000

08003904 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003904:	b580      	push	{r7, lr}
 8003906:	b084      	sub	sp, #16
 8003908:	af00      	add	r7, sp, #0
 800390a:	6078      	str	r0, [r7, #4]
 800390c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800390e:	2300      	movs	r3, #0
 8003910:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003918:	2b01      	cmp	r3, #1
 800391a:	d101      	bne.n	8003920 <HAL_TIM_ConfigClockSource+0x1c>
 800391c:	2302      	movs	r3, #2
 800391e:	e0b4      	b.n	8003a8a <HAL_TIM_ConfigClockSource+0x186>
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	2201      	movs	r2, #1
 8003924:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	2202      	movs	r2, #2
 800392c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	689b      	ldr	r3, [r3, #8]
 8003936:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003938:	68bb      	ldr	r3, [r7, #8]
 800393a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800393e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003940:	68bb      	ldr	r3, [r7, #8]
 8003942:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003946:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	68ba      	ldr	r2, [r7, #8]
 800394e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003950:	683b      	ldr	r3, [r7, #0]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003958:	d03e      	beq.n	80039d8 <HAL_TIM_ConfigClockSource+0xd4>
 800395a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800395e:	f200 8087 	bhi.w	8003a70 <HAL_TIM_ConfigClockSource+0x16c>
 8003962:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003966:	f000 8086 	beq.w	8003a76 <HAL_TIM_ConfigClockSource+0x172>
 800396a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800396e:	d87f      	bhi.n	8003a70 <HAL_TIM_ConfigClockSource+0x16c>
 8003970:	2b70      	cmp	r3, #112	; 0x70
 8003972:	d01a      	beq.n	80039aa <HAL_TIM_ConfigClockSource+0xa6>
 8003974:	2b70      	cmp	r3, #112	; 0x70
 8003976:	d87b      	bhi.n	8003a70 <HAL_TIM_ConfigClockSource+0x16c>
 8003978:	2b60      	cmp	r3, #96	; 0x60
 800397a:	d050      	beq.n	8003a1e <HAL_TIM_ConfigClockSource+0x11a>
 800397c:	2b60      	cmp	r3, #96	; 0x60
 800397e:	d877      	bhi.n	8003a70 <HAL_TIM_ConfigClockSource+0x16c>
 8003980:	2b50      	cmp	r3, #80	; 0x50
 8003982:	d03c      	beq.n	80039fe <HAL_TIM_ConfigClockSource+0xfa>
 8003984:	2b50      	cmp	r3, #80	; 0x50
 8003986:	d873      	bhi.n	8003a70 <HAL_TIM_ConfigClockSource+0x16c>
 8003988:	2b40      	cmp	r3, #64	; 0x40
 800398a:	d058      	beq.n	8003a3e <HAL_TIM_ConfigClockSource+0x13a>
 800398c:	2b40      	cmp	r3, #64	; 0x40
 800398e:	d86f      	bhi.n	8003a70 <HAL_TIM_ConfigClockSource+0x16c>
 8003990:	2b30      	cmp	r3, #48	; 0x30
 8003992:	d064      	beq.n	8003a5e <HAL_TIM_ConfigClockSource+0x15a>
 8003994:	2b30      	cmp	r3, #48	; 0x30
 8003996:	d86b      	bhi.n	8003a70 <HAL_TIM_ConfigClockSource+0x16c>
 8003998:	2b20      	cmp	r3, #32
 800399a:	d060      	beq.n	8003a5e <HAL_TIM_ConfigClockSource+0x15a>
 800399c:	2b20      	cmp	r3, #32
 800399e:	d867      	bhi.n	8003a70 <HAL_TIM_ConfigClockSource+0x16c>
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d05c      	beq.n	8003a5e <HAL_TIM_ConfigClockSource+0x15a>
 80039a4:	2b10      	cmp	r3, #16
 80039a6:	d05a      	beq.n	8003a5e <HAL_TIM_ConfigClockSource+0x15a>
 80039a8:	e062      	b.n	8003a70 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	6818      	ldr	r0, [r3, #0]
 80039ae:	683b      	ldr	r3, [r7, #0]
 80039b0:	6899      	ldr	r1, [r3, #8]
 80039b2:	683b      	ldr	r3, [r7, #0]
 80039b4:	685a      	ldr	r2, [r3, #4]
 80039b6:	683b      	ldr	r3, [r7, #0]
 80039b8:	68db      	ldr	r3, [r3, #12]
 80039ba:	f000 f965 	bl	8003c88 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	689b      	ldr	r3, [r3, #8]
 80039c4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80039c6:	68bb      	ldr	r3, [r7, #8]
 80039c8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80039cc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	68ba      	ldr	r2, [r7, #8]
 80039d4:	609a      	str	r2, [r3, #8]
      break;
 80039d6:	e04f      	b.n	8003a78 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	6818      	ldr	r0, [r3, #0]
 80039dc:	683b      	ldr	r3, [r7, #0]
 80039de:	6899      	ldr	r1, [r3, #8]
 80039e0:	683b      	ldr	r3, [r7, #0]
 80039e2:	685a      	ldr	r2, [r3, #4]
 80039e4:	683b      	ldr	r3, [r7, #0]
 80039e6:	68db      	ldr	r3, [r3, #12]
 80039e8:	f000 f94e 	bl	8003c88 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	689a      	ldr	r2, [r3, #8]
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80039fa:	609a      	str	r2, [r3, #8]
      break;
 80039fc:	e03c      	b.n	8003a78 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	6818      	ldr	r0, [r3, #0]
 8003a02:	683b      	ldr	r3, [r7, #0]
 8003a04:	6859      	ldr	r1, [r3, #4]
 8003a06:	683b      	ldr	r3, [r7, #0]
 8003a08:	68db      	ldr	r3, [r3, #12]
 8003a0a:	461a      	mov	r2, r3
 8003a0c:	f000 f8c2 	bl	8003b94 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	2150      	movs	r1, #80	; 0x50
 8003a16:	4618      	mov	r0, r3
 8003a18:	f000 f91b 	bl	8003c52 <TIM_ITRx_SetConfig>
      break;
 8003a1c:	e02c      	b.n	8003a78 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	6818      	ldr	r0, [r3, #0]
 8003a22:	683b      	ldr	r3, [r7, #0]
 8003a24:	6859      	ldr	r1, [r3, #4]
 8003a26:	683b      	ldr	r3, [r7, #0]
 8003a28:	68db      	ldr	r3, [r3, #12]
 8003a2a:	461a      	mov	r2, r3
 8003a2c:	f000 f8e1 	bl	8003bf2 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	2160      	movs	r1, #96	; 0x60
 8003a36:	4618      	mov	r0, r3
 8003a38:	f000 f90b 	bl	8003c52 <TIM_ITRx_SetConfig>
      break;
 8003a3c:	e01c      	b.n	8003a78 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	6818      	ldr	r0, [r3, #0]
 8003a42:	683b      	ldr	r3, [r7, #0]
 8003a44:	6859      	ldr	r1, [r3, #4]
 8003a46:	683b      	ldr	r3, [r7, #0]
 8003a48:	68db      	ldr	r3, [r3, #12]
 8003a4a:	461a      	mov	r2, r3
 8003a4c:	f000 f8a2 	bl	8003b94 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	2140      	movs	r1, #64	; 0x40
 8003a56:	4618      	mov	r0, r3
 8003a58:	f000 f8fb 	bl	8003c52 <TIM_ITRx_SetConfig>
      break;
 8003a5c:	e00c      	b.n	8003a78 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681a      	ldr	r2, [r3, #0]
 8003a62:	683b      	ldr	r3, [r7, #0]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	4619      	mov	r1, r3
 8003a68:	4610      	mov	r0, r2
 8003a6a:	f000 f8f2 	bl	8003c52 <TIM_ITRx_SetConfig>
      break;
 8003a6e:	e003      	b.n	8003a78 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003a70:	2301      	movs	r3, #1
 8003a72:	73fb      	strb	r3, [r7, #15]
      break;
 8003a74:	e000      	b.n	8003a78 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003a76:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	2201      	movs	r2, #1
 8003a7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	2200      	movs	r2, #0
 8003a84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003a88:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a8a:	4618      	mov	r0, r3
 8003a8c:	3710      	adds	r7, #16
 8003a8e:	46bd      	mov	sp, r7
 8003a90:	bd80      	pop	{r7, pc}
	...

08003a94 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003a94:	b480      	push	{r7}
 8003a96:	b085      	sub	sp, #20
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	6078      	str	r0, [r7, #4]
 8003a9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	4a34      	ldr	r2, [pc, #208]	; (8003b78 <TIM_Base_SetConfig+0xe4>)
 8003aa8:	4293      	cmp	r3, r2
 8003aaa:	d00f      	beq.n	8003acc <TIM_Base_SetConfig+0x38>
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ab2:	d00b      	beq.n	8003acc <TIM_Base_SetConfig+0x38>
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	4a31      	ldr	r2, [pc, #196]	; (8003b7c <TIM_Base_SetConfig+0xe8>)
 8003ab8:	4293      	cmp	r3, r2
 8003aba:	d007      	beq.n	8003acc <TIM_Base_SetConfig+0x38>
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	4a30      	ldr	r2, [pc, #192]	; (8003b80 <TIM_Base_SetConfig+0xec>)
 8003ac0:	4293      	cmp	r3, r2
 8003ac2:	d003      	beq.n	8003acc <TIM_Base_SetConfig+0x38>
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	4a2f      	ldr	r2, [pc, #188]	; (8003b84 <TIM_Base_SetConfig+0xf0>)
 8003ac8:	4293      	cmp	r3, r2
 8003aca:	d108      	bne.n	8003ade <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003ad2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003ad4:	683b      	ldr	r3, [r7, #0]
 8003ad6:	685b      	ldr	r3, [r3, #4]
 8003ad8:	68fa      	ldr	r2, [r7, #12]
 8003ada:	4313      	orrs	r3, r2
 8003adc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	4a25      	ldr	r2, [pc, #148]	; (8003b78 <TIM_Base_SetConfig+0xe4>)
 8003ae2:	4293      	cmp	r3, r2
 8003ae4:	d01b      	beq.n	8003b1e <TIM_Base_SetConfig+0x8a>
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003aec:	d017      	beq.n	8003b1e <TIM_Base_SetConfig+0x8a>
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	4a22      	ldr	r2, [pc, #136]	; (8003b7c <TIM_Base_SetConfig+0xe8>)
 8003af2:	4293      	cmp	r3, r2
 8003af4:	d013      	beq.n	8003b1e <TIM_Base_SetConfig+0x8a>
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	4a21      	ldr	r2, [pc, #132]	; (8003b80 <TIM_Base_SetConfig+0xec>)
 8003afa:	4293      	cmp	r3, r2
 8003afc:	d00f      	beq.n	8003b1e <TIM_Base_SetConfig+0x8a>
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	4a20      	ldr	r2, [pc, #128]	; (8003b84 <TIM_Base_SetConfig+0xf0>)
 8003b02:	4293      	cmp	r3, r2
 8003b04:	d00b      	beq.n	8003b1e <TIM_Base_SetConfig+0x8a>
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	4a1f      	ldr	r2, [pc, #124]	; (8003b88 <TIM_Base_SetConfig+0xf4>)
 8003b0a:	4293      	cmp	r3, r2
 8003b0c:	d007      	beq.n	8003b1e <TIM_Base_SetConfig+0x8a>
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	4a1e      	ldr	r2, [pc, #120]	; (8003b8c <TIM_Base_SetConfig+0xf8>)
 8003b12:	4293      	cmp	r3, r2
 8003b14:	d003      	beq.n	8003b1e <TIM_Base_SetConfig+0x8a>
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	4a1d      	ldr	r2, [pc, #116]	; (8003b90 <TIM_Base_SetConfig+0xfc>)
 8003b1a:	4293      	cmp	r3, r2
 8003b1c:	d108      	bne.n	8003b30 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003b24:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003b26:	683b      	ldr	r3, [r7, #0]
 8003b28:	68db      	ldr	r3, [r3, #12]
 8003b2a:	68fa      	ldr	r2, [r7, #12]
 8003b2c:	4313      	orrs	r3, r2
 8003b2e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003b36:	683b      	ldr	r3, [r7, #0]
 8003b38:	695b      	ldr	r3, [r3, #20]
 8003b3a:	4313      	orrs	r3, r2
 8003b3c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	68fa      	ldr	r2, [r7, #12]
 8003b42:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003b44:	683b      	ldr	r3, [r7, #0]
 8003b46:	689a      	ldr	r2, [r3, #8]
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003b4c:	683b      	ldr	r3, [r7, #0]
 8003b4e:	681a      	ldr	r2, [r3, #0]
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	4a08      	ldr	r2, [pc, #32]	; (8003b78 <TIM_Base_SetConfig+0xe4>)
 8003b58:	4293      	cmp	r3, r2
 8003b5a:	d103      	bne.n	8003b64 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003b5c:	683b      	ldr	r3, [r7, #0]
 8003b5e:	691a      	ldr	r2, [r3, #16]
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	2201      	movs	r2, #1
 8003b68:	615a      	str	r2, [r3, #20]
}
 8003b6a:	bf00      	nop
 8003b6c:	3714      	adds	r7, #20
 8003b6e:	46bd      	mov	sp, r7
 8003b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b74:	4770      	bx	lr
 8003b76:	bf00      	nop
 8003b78:	40010000 	.word	0x40010000
 8003b7c:	40000400 	.word	0x40000400
 8003b80:	40000800 	.word	0x40000800
 8003b84:	40000c00 	.word	0x40000c00
 8003b88:	40014000 	.word	0x40014000
 8003b8c:	40014400 	.word	0x40014400
 8003b90:	40014800 	.word	0x40014800

08003b94 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003b94:	b480      	push	{r7}
 8003b96:	b087      	sub	sp, #28
 8003b98:	af00      	add	r7, sp, #0
 8003b9a:	60f8      	str	r0, [r7, #12]
 8003b9c:	60b9      	str	r1, [r7, #8]
 8003b9e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	6a1b      	ldr	r3, [r3, #32]
 8003ba4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	6a1b      	ldr	r3, [r3, #32]
 8003baa:	f023 0201 	bic.w	r2, r3, #1
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	699b      	ldr	r3, [r3, #24]
 8003bb6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003bb8:	693b      	ldr	r3, [r7, #16]
 8003bba:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003bbe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	011b      	lsls	r3, r3, #4
 8003bc4:	693a      	ldr	r2, [r7, #16]
 8003bc6:	4313      	orrs	r3, r2
 8003bc8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003bca:	697b      	ldr	r3, [r7, #20]
 8003bcc:	f023 030a 	bic.w	r3, r3, #10
 8003bd0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003bd2:	697a      	ldr	r2, [r7, #20]
 8003bd4:	68bb      	ldr	r3, [r7, #8]
 8003bd6:	4313      	orrs	r3, r2
 8003bd8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	693a      	ldr	r2, [r7, #16]
 8003bde:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	697a      	ldr	r2, [r7, #20]
 8003be4:	621a      	str	r2, [r3, #32]
}
 8003be6:	bf00      	nop
 8003be8:	371c      	adds	r7, #28
 8003bea:	46bd      	mov	sp, r7
 8003bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf0:	4770      	bx	lr

08003bf2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003bf2:	b480      	push	{r7}
 8003bf4:	b087      	sub	sp, #28
 8003bf6:	af00      	add	r7, sp, #0
 8003bf8:	60f8      	str	r0, [r7, #12]
 8003bfa:	60b9      	str	r1, [r7, #8]
 8003bfc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	6a1b      	ldr	r3, [r3, #32]
 8003c02:	f023 0210 	bic.w	r2, r3, #16
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	699b      	ldr	r3, [r3, #24]
 8003c0e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	6a1b      	ldr	r3, [r3, #32]
 8003c14:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003c16:	697b      	ldr	r3, [r7, #20]
 8003c18:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003c1c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	031b      	lsls	r3, r3, #12
 8003c22:	697a      	ldr	r2, [r7, #20]
 8003c24:	4313      	orrs	r3, r2
 8003c26:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003c28:	693b      	ldr	r3, [r7, #16]
 8003c2a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003c2e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003c30:	68bb      	ldr	r3, [r7, #8]
 8003c32:	011b      	lsls	r3, r3, #4
 8003c34:	693a      	ldr	r2, [r7, #16]
 8003c36:	4313      	orrs	r3, r2
 8003c38:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	697a      	ldr	r2, [r7, #20]
 8003c3e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	693a      	ldr	r2, [r7, #16]
 8003c44:	621a      	str	r2, [r3, #32]
}
 8003c46:	bf00      	nop
 8003c48:	371c      	adds	r7, #28
 8003c4a:	46bd      	mov	sp, r7
 8003c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c50:	4770      	bx	lr

08003c52 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003c52:	b480      	push	{r7}
 8003c54:	b085      	sub	sp, #20
 8003c56:	af00      	add	r7, sp, #0
 8003c58:	6078      	str	r0, [r7, #4]
 8003c5a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	689b      	ldr	r3, [r3, #8]
 8003c60:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003c68:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003c6a:	683a      	ldr	r2, [r7, #0]
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	4313      	orrs	r3, r2
 8003c70:	f043 0307 	orr.w	r3, r3, #7
 8003c74:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	68fa      	ldr	r2, [r7, #12]
 8003c7a:	609a      	str	r2, [r3, #8]
}
 8003c7c:	bf00      	nop
 8003c7e:	3714      	adds	r7, #20
 8003c80:	46bd      	mov	sp, r7
 8003c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c86:	4770      	bx	lr

08003c88 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003c88:	b480      	push	{r7}
 8003c8a:	b087      	sub	sp, #28
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	60f8      	str	r0, [r7, #12]
 8003c90:	60b9      	str	r1, [r7, #8]
 8003c92:	607a      	str	r2, [r7, #4]
 8003c94:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	689b      	ldr	r3, [r3, #8]
 8003c9a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003c9c:	697b      	ldr	r3, [r7, #20]
 8003c9e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003ca2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003ca4:	683b      	ldr	r3, [r7, #0]
 8003ca6:	021a      	lsls	r2, r3, #8
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	431a      	orrs	r2, r3
 8003cac:	68bb      	ldr	r3, [r7, #8]
 8003cae:	4313      	orrs	r3, r2
 8003cb0:	697a      	ldr	r2, [r7, #20]
 8003cb2:	4313      	orrs	r3, r2
 8003cb4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	697a      	ldr	r2, [r7, #20]
 8003cba:	609a      	str	r2, [r3, #8]
}
 8003cbc:	bf00      	nop
 8003cbe:	371c      	adds	r7, #28
 8003cc0:	46bd      	mov	sp, r7
 8003cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc6:	4770      	bx	lr

08003cc8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003cc8:	b480      	push	{r7}
 8003cca:	b085      	sub	sp, #20
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	6078      	str	r0, [r7, #4]
 8003cd0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003cd8:	2b01      	cmp	r3, #1
 8003cda:	d101      	bne.n	8003ce0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003cdc:	2302      	movs	r3, #2
 8003cde:	e050      	b.n	8003d82 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	2201      	movs	r2, #1
 8003ce4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	2202      	movs	r2, #2
 8003cec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	685b      	ldr	r3, [r3, #4]
 8003cf6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	689b      	ldr	r3, [r3, #8]
 8003cfe:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d06:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003d08:	683b      	ldr	r3, [r7, #0]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	68fa      	ldr	r2, [r7, #12]
 8003d0e:	4313      	orrs	r3, r2
 8003d10:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	68fa      	ldr	r2, [r7, #12]
 8003d18:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	4a1c      	ldr	r2, [pc, #112]	; (8003d90 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8003d20:	4293      	cmp	r3, r2
 8003d22:	d018      	beq.n	8003d56 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003d2c:	d013      	beq.n	8003d56 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	4a18      	ldr	r2, [pc, #96]	; (8003d94 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8003d34:	4293      	cmp	r3, r2
 8003d36:	d00e      	beq.n	8003d56 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	4a16      	ldr	r2, [pc, #88]	; (8003d98 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8003d3e:	4293      	cmp	r3, r2
 8003d40:	d009      	beq.n	8003d56 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	4a15      	ldr	r2, [pc, #84]	; (8003d9c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8003d48:	4293      	cmp	r3, r2
 8003d4a:	d004      	beq.n	8003d56 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	4a13      	ldr	r2, [pc, #76]	; (8003da0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8003d52:	4293      	cmp	r3, r2
 8003d54:	d10c      	bne.n	8003d70 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003d56:	68bb      	ldr	r3, [r7, #8]
 8003d58:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003d5c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003d5e:	683b      	ldr	r3, [r7, #0]
 8003d60:	685b      	ldr	r3, [r3, #4]
 8003d62:	68ba      	ldr	r2, [r7, #8]
 8003d64:	4313      	orrs	r3, r2
 8003d66:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	68ba      	ldr	r2, [r7, #8]
 8003d6e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	2201      	movs	r2, #1
 8003d74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	2200      	movs	r2, #0
 8003d7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003d80:	2300      	movs	r3, #0
}
 8003d82:	4618      	mov	r0, r3
 8003d84:	3714      	adds	r7, #20
 8003d86:	46bd      	mov	sp, r7
 8003d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d8c:	4770      	bx	lr
 8003d8e:	bf00      	nop
 8003d90:	40010000 	.word	0x40010000
 8003d94:	40000400 	.word	0x40000400
 8003d98:	40000800 	.word	0x40000800
 8003d9c:	40000c00 	.word	0x40000c00
 8003da0:	40014000 	.word	0x40014000

08003da4 <__errno>:
 8003da4:	4b01      	ldr	r3, [pc, #4]	; (8003dac <__errno+0x8>)
 8003da6:	6818      	ldr	r0, [r3, #0]
 8003da8:	4770      	bx	lr
 8003daa:	bf00      	nop
 8003dac:	2000000c 	.word	0x2000000c

08003db0 <__libc_init_array>:
 8003db0:	b570      	push	{r4, r5, r6, lr}
 8003db2:	4d0d      	ldr	r5, [pc, #52]	; (8003de8 <__libc_init_array+0x38>)
 8003db4:	4c0d      	ldr	r4, [pc, #52]	; (8003dec <__libc_init_array+0x3c>)
 8003db6:	1b64      	subs	r4, r4, r5
 8003db8:	10a4      	asrs	r4, r4, #2
 8003dba:	2600      	movs	r6, #0
 8003dbc:	42a6      	cmp	r6, r4
 8003dbe:	d109      	bne.n	8003dd4 <__libc_init_array+0x24>
 8003dc0:	4d0b      	ldr	r5, [pc, #44]	; (8003df0 <__libc_init_array+0x40>)
 8003dc2:	4c0c      	ldr	r4, [pc, #48]	; (8003df4 <__libc_init_array+0x44>)
 8003dc4:	f002 fd38 	bl	8006838 <_init>
 8003dc8:	1b64      	subs	r4, r4, r5
 8003dca:	10a4      	asrs	r4, r4, #2
 8003dcc:	2600      	movs	r6, #0
 8003dce:	42a6      	cmp	r6, r4
 8003dd0:	d105      	bne.n	8003dde <__libc_init_array+0x2e>
 8003dd2:	bd70      	pop	{r4, r5, r6, pc}
 8003dd4:	f855 3b04 	ldr.w	r3, [r5], #4
 8003dd8:	4798      	blx	r3
 8003dda:	3601      	adds	r6, #1
 8003ddc:	e7ee      	b.n	8003dbc <__libc_init_array+0xc>
 8003dde:	f855 3b04 	ldr.w	r3, [r5], #4
 8003de2:	4798      	blx	r3
 8003de4:	3601      	adds	r6, #1
 8003de6:	e7f2      	b.n	8003dce <__libc_init_array+0x1e>
 8003de8:	08006c4c 	.word	0x08006c4c
 8003dec:	08006c4c 	.word	0x08006c4c
 8003df0:	08006c4c 	.word	0x08006c4c
 8003df4:	08006c50 	.word	0x08006c50

08003df8 <memset>:
 8003df8:	4402      	add	r2, r0
 8003dfa:	4603      	mov	r3, r0
 8003dfc:	4293      	cmp	r3, r2
 8003dfe:	d100      	bne.n	8003e02 <memset+0xa>
 8003e00:	4770      	bx	lr
 8003e02:	f803 1b01 	strb.w	r1, [r3], #1
 8003e06:	e7f9      	b.n	8003dfc <memset+0x4>

08003e08 <__cvt>:
 8003e08:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003e0c:	ec55 4b10 	vmov	r4, r5, d0
 8003e10:	2d00      	cmp	r5, #0
 8003e12:	460e      	mov	r6, r1
 8003e14:	4619      	mov	r1, r3
 8003e16:	462b      	mov	r3, r5
 8003e18:	bfbb      	ittet	lt
 8003e1a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8003e1e:	461d      	movlt	r5, r3
 8003e20:	2300      	movge	r3, #0
 8003e22:	232d      	movlt	r3, #45	; 0x2d
 8003e24:	700b      	strb	r3, [r1, #0]
 8003e26:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003e28:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8003e2c:	4691      	mov	r9, r2
 8003e2e:	f023 0820 	bic.w	r8, r3, #32
 8003e32:	bfbc      	itt	lt
 8003e34:	4622      	movlt	r2, r4
 8003e36:	4614      	movlt	r4, r2
 8003e38:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003e3c:	d005      	beq.n	8003e4a <__cvt+0x42>
 8003e3e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8003e42:	d100      	bne.n	8003e46 <__cvt+0x3e>
 8003e44:	3601      	adds	r6, #1
 8003e46:	2102      	movs	r1, #2
 8003e48:	e000      	b.n	8003e4c <__cvt+0x44>
 8003e4a:	2103      	movs	r1, #3
 8003e4c:	ab03      	add	r3, sp, #12
 8003e4e:	9301      	str	r3, [sp, #4]
 8003e50:	ab02      	add	r3, sp, #8
 8003e52:	9300      	str	r3, [sp, #0]
 8003e54:	ec45 4b10 	vmov	d0, r4, r5
 8003e58:	4653      	mov	r3, sl
 8003e5a:	4632      	mov	r2, r6
 8003e5c:	f000 fccc 	bl	80047f8 <_dtoa_r>
 8003e60:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8003e64:	4607      	mov	r7, r0
 8003e66:	d102      	bne.n	8003e6e <__cvt+0x66>
 8003e68:	f019 0f01 	tst.w	r9, #1
 8003e6c:	d022      	beq.n	8003eb4 <__cvt+0xac>
 8003e6e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003e72:	eb07 0906 	add.w	r9, r7, r6
 8003e76:	d110      	bne.n	8003e9a <__cvt+0x92>
 8003e78:	783b      	ldrb	r3, [r7, #0]
 8003e7a:	2b30      	cmp	r3, #48	; 0x30
 8003e7c:	d10a      	bne.n	8003e94 <__cvt+0x8c>
 8003e7e:	2200      	movs	r2, #0
 8003e80:	2300      	movs	r3, #0
 8003e82:	4620      	mov	r0, r4
 8003e84:	4629      	mov	r1, r5
 8003e86:	f7fc fe27 	bl	8000ad8 <__aeabi_dcmpeq>
 8003e8a:	b918      	cbnz	r0, 8003e94 <__cvt+0x8c>
 8003e8c:	f1c6 0601 	rsb	r6, r6, #1
 8003e90:	f8ca 6000 	str.w	r6, [sl]
 8003e94:	f8da 3000 	ldr.w	r3, [sl]
 8003e98:	4499      	add	r9, r3
 8003e9a:	2200      	movs	r2, #0
 8003e9c:	2300      	movs	r3, #0
 8003e9e:	4620      	mov	r0, r4
 8003ea0:	4629      	mov	r1, r5
 8003ea2:	f7fc fe19 	bl	8000ad8 <__aeabi_dcmpeq>
 8003ea6:	b108      	cbz	r0, 8003eac <__cvt+0xa4>
 8003ea8:	f8cd 900c 	str.w	r9, [sp, #12]
 8003eac:	2230      	movs	r2, #48	; 0x30
 8003eae:	9b03      	ldr	r3, [sp, #12]
 8003eb0:	454b      	cmp	r3, r9
 8003eb2:	d307      	bcc.n	8003ec4 <__cvt+0xbc>
 8003eb4:	9b03      	ldr	r3, [sp, #12]
 8003eb6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003eb8:	1bdb      	subs	r3, r3, r7
 8003eba:	4638      	mov	r0, r7
 8003ebc:	6013      	str	r3, [r2, #0]
 8003ebe:	b004      	add	sp, #16
 8003ec0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003ec4:	1c59      	adds	r1, r3, #1
 8003ec6:	9103      	str	r1, [sp, #12]
 8003ec8:	701a      	strb	r2, [r3, #0]
 8003eca:	e7f0      	b.n	8003eae <__cvt+0xa6>

08003ecc <__exponent>:
 8003ecc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003ece:	4603      	mov	r3, r0
 8003ed0:	2900      	cmp	r1, #0
 8003ed2:	bfb8      	it	lt
 8003ed4:	4249      	neglt	r1, r1
 8003ed6:	f803 2b02 	strb.w	r2, [r3], #2
 8003eda:	bfb4      	ite	lt
 8003edc:	222d      	movlt	r2, #45	; 0x2d
 8003ede:	222b      	movge	r2, #43	; 0x2b
 8003ee0:	2909      	cmp	r1, #9
 8003ee2:	7042      	strb	r2, [r0, #1]
 8003ee4:	dd2a      	ble.n	8003f3c <__exponent+0x70>
 8003ee6:	f10d 0407 	add.w	r4, sp, #7
 8003eea:	46a4      	mov	ip, r4
 8003eec:	270a      	movs	r7, #10
 8003eee:	46a6      	mov	lr, r4
 8003ef0:	460a      	mov	r2, r1
 8003ef2:	fb91 f6f7 	sdiv	r6, r1, r7
 8003ef6:	fb07 1516 	mls	r5, r7, r6, r1
 8003efa:	3530      	adds	r5, #48	; 0x30
 8003efc:	2a63      	cmp	r2, #99	; 0x63
 8003efe:	f104 34ff 	add.w	r4, r4, #4294967295
 8003f02:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8003f06:	4631      	mov	r1, r6
 8003f08:	dcf1      	bgt.n	8003eee <__exponent+0x22>
 8003f0a:	3130      	adds	r1, #48	; 0x30
 8003f0c:	f1ae 0502 	sub.w	r5, lr, #2
 8003f10:	f804 1c01 	strb.w	r1, [r4, #-1]
 8003f14:	1c44      	adds	r4, r0, #1
 8003f16:	4629      	mov	r1, r5
 8003f18:	4561      	cmp	r1, ip
 8003f1a:	d30a      	bcc.n	8003f32 <__exponent+0x66>
 8003f1c:	f10d 0209 	add.w	r2, sp, #9
 8003f20:	eba2 020e 	sub.w	r2, r2, lr
 8003f24:	4565      	cmp	r5, ip
 8003f26:	bf88      	it	hi
 8003f28:	2200      	movhi	r2, #0
 8003f2a:	4413      	add	r3, r2
 8003f2c:	1a18      	subs	r0, r3, r0
 8003f2e:	b003      	add	sp, #12
 8003f30:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003f32:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003f36:	f804 2f01 	strb.w	r2, [r4, #1]!
 8003f3a:	e7ed      	b.n	8003f18 <__exponent+0x4c>
 8003f3c:	2330      	movs	r3, #48	; 0x30
 8003f3e:	3130      	adds	r1, #48	; 0x30
 8003f40:	7083      	strb	r3, [r0, #2]
 8003f42:	70c1      	strb	r1, [r0, #3]
 8003f44:	1d03      	adds	r3, r0, #4
 8003f46:	e7f1      	b.n	8003f2c <__exponent+0x60>

08003f48 <_printf_float>:
 8003f48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003f4c:	ed2d 8b02 	vpush	{d8}
 8003f50:	b08d      	sub	sp, #52	; 0x34
 8003f52:	460c      	mov	r4, r1
 8003f54:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8003f58:	4616      	mov	r6, r2
 8003f5a:	461f      	mov	r7, r3
 8003f5c:	4605      	mov	r5, r0
 8003f5e:	f001 fa39 	bl	80053d4 <_localeconv_r>
 8003f62:	f8d0 a000 	ldr.w	sl, [r0]
 8003f66:	4650      	mov	r0, sl
 8003f68:	f7fc f93a 	bl	80001e0 <strlen>
 8003f6c:	2300      	movs	r3, #0
 8003f6e:	930a      	str	r3, [sp, #40]	; 0x28
 8003f70:	6823      	ldr	r3, [r4, #0]
 8003f72:	9305      	str	r3, [sp, #20]
 8003f74:	f8d8 3000 	ldr.w	r3, [r8]
 8003f78:	f894 b018 	ldrb.w	fp, [r4, #24]
 8003f7c:	3307      	adds	r3, #7
 8003f7e:	f023 0307 	bic.w	r3, r3, #7
 8003f82:	f103 0208 	add.w	r2, r3, #8
 8003f86:	f8c8 2000 	str.w	r2, [r8]
 8003f8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f8e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8003f92:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8003f96:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8003f9a:	9307      	str	r3, [sp, #28]
 8003f9c:	f8cd 8018 	str.w	r8, [sp, #24]
 8003fa0:	ee08 0a10 	vmov	s16, r0
 8003fa4:	4b9f      	ldr	r3, [pc, #636]	; (8004224 <_printf_float+0x2dc>)
 8003fa6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003faa:	f04f 32ff 	mov.w	r2, #4294967295
 8003fae:	f7fc fdc5 	bl	8000b3c <__aeabi_dcmpun>
 8003fb2:	bb88      	cbnz	r0, 8004018 <_printf_float+0xd0>
 8003fb4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003fb8:	4b9a      	ldr	r3, [pc, #616]	; (8004224 <_printf_float+0x2dc>)
 8003fba:	f04f 32ff 	mov.w	r2, #4294967295
 8003fbe:	f7fc fd9f 	bl	8000b00 <__aeabi_dcmple>
 8003fc2:	bb48      	cbnz	r0, 8004018 <_printf_float+0xd0>
 8003fc4:	2200      	movs	r2, #0
 8003fc6:	2300      	movs	r3, #0
 8003fc8:	4640      	mov	r0, r8
 8003fca:	4649      	mov	r1, r9
 8003fcc:	f7fc fd8e 	bl	8000aec <__aeabi_dcmplt>
 8003fd0:	b110      	cbz	r0, 8003fd8 <_printf_float+0x90>
 8003fd2:	232d      	movs	r3, #45	; 0x2d
 8003fd4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003fd8:	4b93      	ldr	r3, [pc, #588]	; (8004228 <_printf_float+0x2e0>)
 8003fda:	4894      	ldr	r0, [pc, #592]	; (800422c <_printf_float+0x2e4>)
 8003fdc:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8003fe0:	bf94      	ite	ls
 8003fe2:	4698      	movls	r8, r3
 8003fe4:	4680      	movhi	r8, r0
 8003fe6:	2303      	movs	r3, #3
 8003fe8:	6123      	str	r3, [r4, #16]
 8003fea:	9b05      	ldr	r3, [sp, #20]
 8003fec:	f023 0204 	bic.w	r2, r3, #4
 8003ff0:	6022      	str	r2, [r4, #0]
 8003ff2:	f04f 0900 	mov.w	r9, #0
 8003ff6:	9700      	str	r7, [sp, #0]
 8003ff8:	4633      	mov	r3, r6
 8003ffa:	aa0b      	add	r2, sp, #44	; 0x2c
 8003ffc:	4621      	mov	r1, r4
 8003ffe:	4628      	mov	r0, r5
 8004000:	f000 f9d8 	bl	80043b4 <_printf_common>
 8004004:	3001      	adds	r0, #1
 8004006:	f040 8090 	bne.w	800412a <_printf_float+0x1e2>
 800400a:	f04f 30ff 	mov.w	r0, #4294967295
 800400e:	b00d      	add	sp, #52	; 0x34
 8004010:	ecbd 8b02 	vpop	{d8}
 8004014:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004018:	4642      	mov	r2, r8
 800401a:	464b      	mov	r3, r9
 800401c:	4640      	mov	r0, r8
 800401e:	4649      	mov	r1, r9
 8004020:	f7fc fd8c 	bl	8000b3c <__aeabi_dcmpun>
 8004024:	b140      	cbz	r0, 8004038 <_printf_float+0xf0>
 8004026:	464b      	mov	r3, r9
 8004028:	2b00      	cmp	r3, #0
 800402a:	bfbc      	itt	lt
 800402c:	232d      	movlt	r3, #45	; 0x2d
 800402e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8004032:	487f      	ldr	r0, [pc, #508]	; (8004230 <_printf_float+0x2e8>)
 8004034:	4b7f      	ldr	r3, [pc, #508]	; (8004234 <_printf_float+0x2ec>)
 8004036:	e7d1      	b.n	8003fdc <_printf_float+0x94>
 8004038:	6863      	ldr	r3, [r4, #4]
 800403a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800403e:	9206      	str	r2, [sp, #24]
 8004040:	1c5a      	adds	r2, r3, #1
 8004042:	d13f      	bne.n	80040c4 <_printf_float+0x17c>
 8004044:	2306      	movs	r3, #6
 8004046:	6063      	str	r3, [r4, #4]
 8004048:	9b05      	ldr	r3, [sp, #20]
 800404a:	6861      	ldr	r1, [r4, #4]
 800404c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8004050:	2300      	movs	r3, #0
 8004052:	9303      	str	r3, [sp, #12]
 8004054:	ab0a      	add	r3, sp, #40	; 0x28
 8004056:	e9cd b301 	strd	fp, r3, [sp, #4]
 800405a:	ab09      	add	r3, sp, #36	; 0x24
 800405c:	ec49 8b10 	vmov	d0, r8, r9
 8004060:	9300      	str	r3, [sp, #0]
 8004062:	6022      	str	r2, [r4, #0]
 8004064:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8004068:	4628      	mov	r0, r5
 800406a:	f7ff fecd 	bl	8003e08 <__cvt>
 800406e:	9b06      	ldr	r3, [sp, #24]
 8004070:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004072:	2b47      	cmp	r3, #71	; 0x47
 8004074:	4680      	mov	r8, r0
 8004076:	d108      	bne.n	800408a <_printf_float+0x142>
 8004078:	1cc8      	adds	r0, r1, #3
 800407a:	db02      	blt.n	8004082 <_printf_float+0x13a>
 800407c:	6863      	ldr	r3, [r4, #4]
 800407e:	4299      	cmp	r1, r3
 8004080:	dd41      	ble.n	8004106 <_printf_float+0x1be>
 8004082:	f1ab 0b02 	sub.w	fp, fp, #2
 8004086:	fa5f fb8b 	uxtb.w	fp, fp
 800408a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800408e:	d820      	bhi.n	80040d2 <_printf_float+0x18a>
 8004090:	3901      	subs	r1, #1
 8004092:	465a      	mov	r2, fp
 8004094:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004098:	9109      	str	r1, [sp, #36]	; 0x24
 800409a:	f7ff ff17 	bl	8003ecc <__exponent>
 800409e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80040a0:	1813      	adds	r3, r2, r0
 80040a2:	2a01      	cmp	r2, #1
 80040a4:	4681      	mov	r9, r0
 80040a6:	6123      	str	r3, [r4, #16]
 80040a8:	dc02      	bgt.n	80040b0 <_printf_float+0x168>
 80040aa:	6822      	ldr	r2, [r4, #0]
 80040ac:	07d2      	lsls	r2, r2, #31
 80040ae:	d501      	bpl.n	80040b4 <_printf_float+0x16c>
 80040b0:	3301      	adds	r3, #1
 80040b2:	6123      	str	r3, [r4, #16]
 80040b4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d09c      	beq.n	8003ff6 <_printf_float+0xae>
 80040bc:	232d      	movs	r3, #45	; 0x2d
 80040be:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80040c2:	e798      	b.n	8003ff6 <_printf_float+0xae>
 80040c4:	9a06      	ldr	r2, [sp, #24]
 80040c6:	2a47      	cmp	r2, #71	; 0x47
 80040c8:	d1be      	bne.n	8004048 <_printf_float+0x100>
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d1bc      	bne.n	8004048 <_printf_float+0x100>
 80040ce:	2301      	movs	r3, #1
 80040d0:	e7b9      	b.n	8004046 <_printf_float+0xfe>
 80040d2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80040d6:	d118      	bne.n	800410a <_printf_float+0x1c2>
 80040d8:	2900      	cmp	r1, #0
 80040da:	6863      	ldr	r3, [r4, #4]
 80040dc:	dd0b      	ble.n	80040f6 <_printf_float+0x1ae>
 80040de:	6121      	str	r1, [r4, #16]
 80040e0:	b913      	cbnz	r3, 80040e8 <_printf_float+0x1a0>
 80040e2:	6822      	ldr	r2, [r4, #0]
 80040e4:	07d0      	lsls	r0, r2, #31
 80040e6:	d502      	bpl.n	80040ee <_printf_float+0x1a6>
 80040e8:	3301      	adds	r3, #1
 80040ea:	440b      	add	r3, r1
 80040ec:	6123      	str	r3, [r4, #16]
 80040ee:	65a1      	str	r1, [r4, #88]	; 0x58
 80040f0:	f04f 0900 	mov.w	r9, #0
 80040f4:	e7de      	b.n	80040b4 <_printf_float+0x16c>
 80040f6:	b913      	cbnz	r3, 80040fe <_printf_float+0x1b6>
 80040f8:	6822      	ldr	r2, [r4, #0]
 80040fa:	07d2      	lsls	r2, r2, #31
 80040fc:	d501      	bpl.n	8004102 <_printf_float+0x1ba>
 80040fe:	3302      	adds	r3, #2
 8004100:	e7f4      	b.n	80040ec <_printf_float+0x1a4>
 8004102:	2301      	movs	r3, #1
 8004104:	e7f2      	b.n	80040ec <_printf_float+0x1a4>
 8004106:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800410a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800410c:	4299      	cmp	r1, r3
 800410e:	db05      	blt.n	800411c <_printf_float+0x1d4>
 8004110:	6823      	ldr	r3, [r4, #0]
 8004112:	6121      	str	r1, [r4, #16]
 8004114:	07d8      	lsls	r0, r3, #31
 8004116:	d5ea      	bpl.n	80040ee <_printf_float+0x1a6>
 8004118:	1c4b      	adds	r3, r1, #1
 800411a:	e7e7      	b.n	80040ec <_printf_float+0x1a4>
 800411c:	2900      	cmp	r1, #0
 800411e:	bfd4      	ite	le
 8004120:	f1c1 0202 	rsble	r2, r1, #2
 8004124:	2201      	movgt	r2, #1
 8004126:	4413      	add	r3, r2
 8004128:	e7e0      	b.n	80040ec <_printf_float+0x1a4>
 800412a:	6823      	ldr	r3, [r4, #0]
 800412c:	055a      	lsls	r2, r3, #21
 800412e:	d407      	bmi.n	8004140 <_printf_float+0x1f8>
 8004130:	6923      	ldr	r3, [r4, #16]
 8004132:	4642      	mov	r2, r8
 8004134:	4631      	mov	r1, r6
 8004136:	4628      	mov	r0, r5
 8004138:	47b8      	blx	r7
 800413a:	3001      	adds	r0, #1
 800413c:	d12c      	bne.n	8004198 <_printf_float+0x250>
 800413e:	e764      	b.n	800400a <_printf_float+0xc2>
 8004140:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8004144:	f240 80e0 	bls.w	8004308 <_printf_float+0x3c0>
 8004148:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800414c:	2200      	movs	r2, #0
 800414e:	2300      	movs	r3, #0
 8004150:	f7fc fcc2 	bl	8000ad8 <__aeabi_dcmpeq>
 8004154:	2800      	cmp	r0, #0
 8004156:	d034      	beq.n	80041c2 <_printf_float+0x27a>
 8004158:	4a37      	ldr	r2, [pc, #220]	; (8004238 <_printf_float+0x2f0>)
 800415a:	2301      	movs	r3, #1
 800415c:	4631      	mov	r1, r6
 800415e:	4628      	mov	r0, r5
 8004160:	47b8      	blx	r7
 8004162:	3001      	adds	r0, #1
 8004164:	f43f af51 	beq.w	800400a <_printf_float+0xc2>
 8004168:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800416c:	429a      	cmp	r2, r3
 800416e:	db02      	blt.n	8004176 <_printf_float+0x22e>
 8004170:	6823      	ldr	r3, [r4, #0]
 8004172:	07d8      	lsls	r0, r3, #31
 8004174:	d510      	bpl.n	8004198 <_printf_float+0x250>
 8004176:	ee18 3a10 	vmov	r3, s16
 800417a:	4652      	mov	r2, sl
 800417c:	4631      	mov	r1, r6
 800417e:	4628      	mov	r0, r5
 8004180:	47b8      	blx	r7
 8004182:	3001      	adds	r0, #1
 8004184:	f43f af41 	beq.w	800400a <_printf_float+0xc2>
 8004188:	f04f 0800 	mov.w	r8, #0
 800418c:	f104 091a 	add.w	r9, r4, #26
 8004190:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004192:	3b01      	subs	r3, #1
 8004194:	4543      	cmp	r3, r8
 8004196:	dc09      	bgt.n	80041ac <_printf_float+0x264>
 8004198:	6823      	ldr	r3, [r4, #0]
 800419a:	079b      	lsls	r3, r3, #30
 800419c:	f100 8105 	bmi.w	80043aa <_printf_float+0x462>
 80041a0:	68e0      	ldr	r0, [r4, #12]
 80041a2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80041a4:	4298      	cmp	r0, r3
 80041a6:	bfb8      	it	lt
 80041a8:	4618      	movlt	r0, r3
 80041aa:	e730      	b.n	800400e <_printf_float+0xc6>
 80041ac:	2301      	movs	r3, #1
 80041ae:	464a      	mov	r2, r9
 80041b0:	4631      	mov	r1, r6
 80041b2:	4628      	mov	r0, r5
 80041b4:	47b8      	blx	r7
 80041b6:	3001      	adds	r0, #1
 80041b8:	f43f af27 	beq.w	800400a <_printf_float+0xc2>
 80041bc:	f108 0801 	add.w	r8, r8, #1
 80041c0:	e7e6      	b.n	8004190 <_printf_float+0x248>
 80041c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	dc39      	bgt.n	800423c <_printf_float+0x2f4>
 80041c8:	4a1b      	ldr	r2, [pc, #108]	; (8004238 <_printf_float+0x2f0>)
 80041ca:	2301      	movs	r3, #1
 80041cc:	4631      	mov	r1, r6
 80041ce:	4628      	mov	r0, r5
 80041d0:	47b8      	blx	r7
 80041d2:	3001      	adds	r0, #1
 80041d4:	f43f af19 	beq.w	800400a <_printf_float+0xc2>
 80041d8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80041dc:	4313      	orrs	r3, r2
 80041de:	d102      	bne.n	80041e6 <_printf_float+0x29e>
 80041e0:	6823      	ldr	r3, [r4, #0]
 80041e2:	07d9      	lsls	r1, r3, #31
 80041e4:	d5d8      	bpl.n	8004198 <_printf_float+0x250>
 80041e6:	ee18 3a10 	vmov	r3, s16
 80041ea:	4652      	mov	r2, sl
 80041ec:	4631      	mov	r1, r6
 80041ee:	4628      	mov	r0, r5
 80041f0:	47b8      	blx	r7
 80041f2:	3001      	adds	r0, #1
 80041f4:	f43f af09 	beq.w	800400a <_printf_float+0xc2>
 80041f8:	f04f 0900 	mov.w	r9, #0
 80041fc:	f104 0a1a 	add.w	sl, r4, #26
 8004200:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004202:	425b      	negs	r3, r3
 8004204:	454b      	cmp	r3, r9
 8004206:	dc01      	bgt.n	800420c <_printf_float+0x2c4>
 8004208:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800420a:	e792      	b.n	8004132 <_printf_float+0x1ea>
 800420c:	2301      	movs	r3, #1
 800420e:	4652      	mov	r2, sl
 8004210:	4631      	mov	r1, r6
 8004212:	4628      	mov	r0, r5
 8004214:	47b8      	blx	r7
 8004216:	3001      	adds	r0, #1
 8004218:	f43f aef7 	beq.w	800400a <_printf_float+0xc2>
 800421c:	f109 0901 	add.w	r9, r9, #1
 8004220:	e7ee      	b.n	8004200 <_printf_float+0x2b8>
 8004222:	bf00      	nop
 8004224:	7fefffff 	.word	0x7fefffff
 8004228:	0800686c 	.word	0x0800686c
 800422c:	08006870 	.word	0x08006870
 8004230:	08006878 	.word	0x08006878
 8004234:	08006874 	.word	0x08006874
 8004238:	0800687c 	.word	0x0800687c
 800423c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800423e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004240:	429a      	cmp	r2, r3
 8004242:	bfa8      	it	ge
 8004244:	461a      	movge	r2, r3
 8004246:	2a00      	cmp	r2, #0
 8004248:	4691      	mov	r9, r2
 800424a:	dc37      	bgt.n	80042bc <_printf_float+0x374>
 800424c:	f04f 0b00 	mov.w	fp, #0
 8004250:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004254:	f104 021a 	add.w	r2, r4, #26
 8004258:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800425a:	9305      	str	r3, [sp, #20]
 800425c:	eba3 0309 	sub.w	r3, r3, r9
 8004260:	455b      	cmp	r3, fp
 8004262:	dc33      	bgt.n	80042cc <_printf_float+0x384>
 8004264:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004268:	429a      	cmp	r2, r3
 800426a:	db3b      	blt.n	80042e4 <_printf_float+0x39c>
 800426c:	6823      	ldr	r3, [r4, #0]
 800426e:	07da      	lsls	r2, r3, #31
 8004270:	d438      	bmi.n	80042e4 <_printf_float+0x39c>
 8004272:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004274:	9a05      	ldr	r2, [sp, #20]
 8004276:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004278:	1a9a      	subs	r2, r3, r2
 800427a:	eba3 0901 	sub.w	r9, r3, r1
 800427e:	4591      	cmp	r9, r2
 8004280:	bfa8      	it	ge
 8004282:	4691      	movge	r9, r2
 8004284:	f1b9 0f00 	cmp.w	r9, #0
 8004288:	dc35      	bgt.n	80042f6 <_printf_float+0x3ae>
 800428a:	f04f 0800 	mov.w	r8, #0
 800428e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004292:	f104 0a1a 	add.w	sl, r4, #26
 8004296:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800429a:	1a9b      	subs	r3, r3, r2
 800429c:	eba3 0309 	sub.w	r3, r3, r9
 80042a0:	4543      	cmp	r3, r8
 80042a2:	f77f af79 	ble.w	8004198 <_printf_float+0x250>
 80042a6:	2301      	movs	r3, #1
 80042a8:	4652      	mov	r2, sl
 80042aa:	4631      	mov	r1, r6
 80042ac:	4628      	mov	r0, r5
 80042ae:	47b8      	blx	r7
 80042b0:	3001      	adds	r0, #1
 80042b2:	f43f aeaa 	beq.w	800400a <_printf_float+0xc2>
 80042b6:	f108 0801 	add.w	r8, r8, #1
 80042ba:	e7ec      	b.n	8004296 <_printf_float+0x34e>
 80042bc:	4613      	mov	r3, r2
 80042be:	4631      	mov	r1, r6
 80042c0:	4642      	mov	r2, r8
 80042c2:	4628      	mov	r0, r5
 80042c4:	47b8      	blx	r7
 80042c6:	3001      	adds	r0, #1
 80042c8:	d1c0      	bne.n	800424c <_printf_float+0x304>
 80042ca:	e69e      	b.n	800400a <_printf_float+0xc2>
 80042cc:	2301      	movs	r3, #1
 80042ce:	4631      	mov	r1, r6
 80042d0:	4628      	mov	r0, r5
 80042d2:	9205      	str	r2, [sp, #20]
 80042d4:	47b8      	blx	r7
 80042d6:	3001      	adds	r0, #1
 80042d8:	f43f ae97 	beq.w	800400a <_printf_float+0xc2>
 80042dc:	9a05      	ldr	r2, [sp, #20]
 80042de:	f10b 0b01 	add.w	fp, fp, #1
 80042e2:	e7b9      	b.n	8004258 <_printf_float+0x310>
 80042e4:	ee18 3a10 	vmov	r3, s16
 80042e8:	4652      	mov	r2, sl
 80042ea:	4631      	mov	r1, r6
 80042ec:	4628      	mov	r0, r5
 80042ee:	47b8      	blx	r7
 80042f0:	3001      	adds	r0, #1
 80042f2:	d1be      	bne.n	8004272 <_printf_float+0x32a>
 80042f4:	e689      	b.n	800400a <_printf_float+0xc2>
 80042f6:	9a05      	ldr	r2, [sp, #20]
 80042f8:	464b      	mov	r3, r9
 80042fa:	4442      	add	r2, r8
 80042fc:	4631      	mov	r1, r6
 80042fe:	4628      	mov	r0, r5
 8004300:	47b8      	blx	r7
 8004302:	3001      	adds	r0, #1
 8004304:	d1c1      	bne.n	800428a <_printf_float+0x342>
 8004306:	e680      	b.n	800400a <_printf_float+0xc2>
 8004308:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800430a:	2a01      	cmp	r2, #1
 800430c:	dc01      	bgt.n	8004312 <_printf_float+0x3ca>
 800430e:	07db      	lsls	r3, r3, #31
 8004310:	d538      	bpl.n	8004384 <_printf_float+0x43c>
 8004312:	2301      	movs	r3, #1
 8004314:	4642      	mov	r2, r8
 8004316:	4631      	mov	r1, r6
 8004318:	4628      	mov	r0, r5
 800431a:	47b8      	blx	r7
 800431c:	3001      	adds	r0, #1
 800431e:	f43f ae74 	beq.w	800400a <_printf_float+0xc2>
 8004322:	ee18 3a10 	vmov	r3, s16
 8004326:	4652      	mov	r2, sl
 8004328:	4631      	mov	r1, r6
 800432a:	4628      	mov	r0, r5
 800432c:	47b8      	blx	r7
 800432e:	3001      	adds	r0, #1
 8004330:	f43f ae6b 	beq.w	800400a <_printf_float+0xc2>
 8004334:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004338:	2200      	movs	r2, #0
 800433a:	2300      	movs	r3, #0
 800433c:	f7fc fbcc 	bl	8000ad8 <__aeabi_dcmpeq>
 8004340:	b9d8      	cbnz	r0, 800437a <_printf_float+0x432>
 8004342:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004344:	f108 0201 	add.w	r2, r8, #1
 8004348:	3b01      	subs	r3, #1
 800434a:	4631      	mov	r1, r6
 800434c:	4628      	mov	r0, r5
 800434e:	47b8      	blx	r7
 8004350:	3001      	adds	r0, #1
 8004352:	d10e      	bne.n	8004372 <_printf_float+0x42a>
 8004354:	e659      	b.n	800400a <_printf_float+0xc2>
 8004356:	2301      	movs	r3, #1
 8004358:	4652      	mov	r2, sl
 800435a:	4631      	mov	r1, r6
 800435c:	4628      	mov	r0, r5
 800435e:	47b8      	blx	r7
 8004360:	3001      	adds	r0, #1
 8004362:	f43f ae52 	beq.w	800400a <_printf_float+0xc2>
 8004366:	f108 0801 	add.w	r8, r8, #1
 800436a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800436c:	3b01      	subs	r3, #1
 800436e:	4543      	cmp	r3, r8
 8004370:	dcf1      	bgt.n	8004356 <_printf_float+0x40e>
 8004372:	464b      	mov	r3, r9
 8004374:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004378:	e6dc      	b.n	8004134 <_printf_float+0x1ec>
 800437a:	f04f 0800 	mov.w	r8, #0
 800437e:	f104 0a1a 	add.w	sl, r4, #26
 8004382:	e7f2      	b.n	800436a <_printf_float+0x422>
 8004384:	2301      	movs	r3, #1
 8004386:	4642      	mov	r2, r8
 8004388:	e7df      	b.n	800434a <_printf_float+0x402>
 800438a:	2301      	movs	r3, #1
 800438c:	464a      	mov	r2, r9
 800438e:	4631      	mov	r1, r6
 8004390:	4628      	mov	r0, r5
 8004392:	47b8      	blx	r7
 8004394:	3001      	adds	r0, #1
 8004396:	f43f ae38 	beq.w	800400a <_printf_float+0xc2>
 800439a:	f108 0801 	add.w	r8, r8, #1
 800439e:	68e3      	ldr	r3, [r4, #12]
 80043a0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80043a2:	1a5b      	subs	r3, r3, r1
 80043a4:	4543      	cmp	r3, r8
 80043a6:	dcf0      	bgt.n	800438a <_printf_float+0x442>
 80043a8:	e6fa      	b.n	80041a0 <_printf_float+0x258>
 80043aa:	f04f 0800 	mov.w	r8, #0
 80043ae:	f104 0919 	add.w	r9, r4, #25
 80043b2:	e7f4      	b.n	800439e <_printf_float+0x456>

080043b4 <_printf_common>:
 80043b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80043b8:	4616      	mov	r6, r2
 80043ba:	4699      	mov	r9, r3
 80043bc:	688a      	ldr	r2, [r1, #8]
 80043be:	690b      	ldr	r3, [r1, #16]
 80043c0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80043c4:	4293      	cmp	r3, r2
 80043c6:	bfb8      	it	lt
 80043c8:	4613      	movlt	r3, r2
 80043ca:	6033      	str	r3, [r6, #0]
 80043cc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80043d0:	4607      	mov	r7, r0
 80043d2:	460c      	mov	r4, r1
 80043d4:	b10a      	cbz	r2, 80043da <_printf_common+0x26>
 80043d6:	3301      	adds	r3, #1
 80043d8:	6033      	str	r3, [r6, #0]
 80043da:	6823      	ldr	r3, [r4, #0]
 80043dc:	0699      	lsls	r1, r3, #26
 80043de:	bf42      	ittt	mi
 80043e0:	6833      	ldrmi	r3, [r6, #0]
 80043e2:	3302      	addmi	r3, #2
 80043e4:	6033      	strmi	r3, [r6, #0]
 80043e6:	6825      	ldr	r5, [r4, #0]
 80043e8:	f015 0506 	ands.w	r5, r5, #6
 80043ec:	d106      	bne.n	80043fc <_printf_common+0x48>
 80043ee:	f104 0a19 	add.w	sl, r4, #25
 80043f2:	68e3      	ldr	r3, [r4, #12]
 80043f4:	6832      	ldr	r2, [r6, #0]
 80043f6:	1a9b      	subs	r3, r3, r2
 80043f8:	42ab      	cmp	r3, r5
 80043fa:	dc26      	bgt.n	800444a <_printf_common+0x96>
 80043fc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004400:	1e13      	subs	r3, r2, #0
 8004402:	6822      	ldr	r2, [r4, #0]
 8004404:	bf18      	it	ne
 8004406:	2301      	movne	r3, #1
 8004408:	0692      	lsls	r2, r2, #26
 800440a:	d42b      	bmi.n	8004464 <_printf_common+0xb0>
 800440c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004410:	4649      	mov	r1, r9
 8004412:	4638      	mov	r0, r7
 8004414:	47c0      	blx	r8
 8004416:	3001      	adds	r0, #1
 8004418:	d01e      	beq.n	8004458 <_printf_common+0xa4>
 800441a:	6823      	ldr	r3, [r4, #0]
 800441c:	68e5      	ldr	r5, [r4, #12]
 800441e:	6832      	ldr	r2, [r6, #0]
 8004420:	f003 0306 	and.w	r3, r3, #6
 8004424:	2b04      	cmp	r3, #4
 8004426:	bf08      	it	eq
 8004428:	1aad      	subeq	r5, r5, r2
 800442a:	68a3      	ldr	r3, [r4, #8]
 800442c:	6922      	ldr	r2, [r4, #16]
 800442e:	bf0c      	ite	eq
 8004430:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004434:	2500      	movne	r5, #0
 8004436:	4293      	cmp	r3, r2
 8004438:	bfc4      	itt	gt
 800443a:	1a9b      	subgt	r3, r3, r2
 800443c:	18ed      	addgt	r5, r5, r3
 800443e:	2600      	movs	r6, #0
 8004440:	341a      	adds	r4, #26
 8004442:	42b5      	cmp	r5, r6
 8004444:	d11a      	bne.n	800447c <_printf_common+0xc8>
 8004446:	2000      	movs	r0, #0
 8004448:	e008      	b.n	800445c <_printf_common+0xa8>
 800444a:	2301      	movs	r3, #1
 800444c:	4652      	mov	r2, sl
 800444e:	4649      	mov	r1, r9
 8004450:	4638      	mov	r0, r7
 8004452:	47c0      	blx	r8
 8004454:	3001      	adds	r0, #1
 8004456:	d103      	bne.n	8004460 <_printf_common+0xac>
 8004458:	f04f 30ff 	mov.w	r0, #4294967295
 800445c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004460:	3501      	adds	r5, #1
 8004462:	e7c6      	b.n	80043f2 <_printf_common+0x3e>
 8004464:	18e1      	adds	r1, r4, r3
 8004466:	1c5a      	adds	r2, r3, #1
 8004468:	2030      	movs	r0, #48	; 0x30
 800446a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800446e:	4422      	add	r2, r4
 8004470:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004474:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004478:	3302      	adds	r3, #2
 800447a:	e7c7      	b.n	800440c <_printf_common+0x58>
 800447c:	2301      	movs	r3, #1
 800447e:	4622      	mov	r2, r4
 8004480:	4649      	mov	r1, r9
 8004482:	4638      	mov	r0, r7
 8004484:	47c0      	blx	r8
 8004486:	3001      	adds	r0, #1
 8004488:	d0e6      	beq.n	8004458 <_printf_common+0xa4>
 800448a:	3601      	adds	r6, #1
 800448c:	e7d9      	b.n	8004442 <_printf_common+0x8e>
	...

08004490 <_printf_i>:
 8004490:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004494:	7e0f      	ldrb	r7, [r1, #24]
 8004496:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004498:	2f78      	cmp	r7, #120	; 0x78
 800449a:	4691      	mov	r9, r2
 800449c:	4680      	mov	r8, r0
 800449e:	460c      	mov	r4, r1
 80044a0:	469a      	mov	sl, r3
 80044a2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80044a6:	d807      	bhi.n	80044b8 <_printf_i+0x28>
 80044a8:	2f62      	cmp	r7, #98	; 0x62
 80044aa:	d80a      	bhi.n	80044c2 <_printf_i+0x32>
 80044ac:	2f00      	cmp	r7, #0
 80044ae:	f000 80d8 	beq.w	8004662 <_printf_i+0x1d2>
 80044b2:	2f58      	cmp	r7, #88	; 0x58
 80044b4:	f000 80a3 	beq.w	80045fe <_printf_i+0x16e>
 80044b8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80044bc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80044c0:	e03a      	b.n	8004538 <_printf_i+0xa8>
 80044c2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80044c6:	2b15      	cmp	r3, #21
 80044c8:	d8f6      	bhi.n	80044b8 <_printf_i+0x28>
 80044ca:	a101      	add	r1, pc, #4	; (adr r1, 80044d0 <_printf_i+0x40>)
 80044cc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80044d0:	08004529 	.word	0x08004529
 80044d4:	0800453d 	.word	0x0800453d
 80044d8:	080044b9 	.word	0x080044b9
 80044dc:	080044b9 	.word	0x080044b9
 80044e0:	080044b9 	.word	0x080044b9
 80044e4:	080044b9 	.word	0x080044b9
 80044e8:	0800453d 	.word	0x0800453d
 80044ec:	080044b9 	.word	0x080044b9
 80044f0:	080044b9 	.word	0x080044b9
 80044f4:	080044b9 	.word	0x080044b9
 80044f8:	080044b9 	.word	0x080044b9
 80044fc:	08004649 	.word	0x08004649
 8004500:	0800456d 	.word	0x0800456d
 8004504:	0800462b 	.word	0x0800462b
 8004508:	080044b9 	.word	0x080044b9
 800450c:	080044b9 	.word	0x080044b9
 8004510:	0800466b 	.word	0x0800466b
 8004514:	080044b9 	.word	0x080044b9
 8004518:	0800456d 	.word	0x0800456d
 800451c:	080044b9 	.word	0x080044b9
 8004520:	080044b9 	.word	0x080044b9
 8004524:	08004633 	.word	0x08004633
 8004528:	682b      	ldr	r3, [r5, #0]
 800452a:	1d1a      	adds	r2, r3, #4
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	602a      	str	r2, [r5, #0]
 8004530:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004534:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004538:	2301      	movs	r3, #1
 800453a:	e0a3      	b.n	8004684 <_printf_i+0x1f4>
 800453c:	6820      	ldr	r0, [r4, #0]
 800453e:	6829      	ldr	r1, [r5, #0]
 8004540:	0606      	lsls	r6, r0, #24
 8004542:	f101 0304 	add.w	r3, r1, #4
 8004546:	d50a      	bpl.n	800455e <_printf_i+0xce>
 8004548:	680e      	ldr	r6, [r1, #0]
 800454a:	602b      	str	r3, [r5, #0]
 800454c:	2e00      	cmp	r6, #0
 800454e:	da03      	bge.n	8004558 <_printf_i+0xc8>
 8004550:	232d      	movs	r3, #45	; 0x2d
 8004552:	4276      	negs	r6, r6
 8004554:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004558:	485e      	ldr	r0, [pc, #376]	; (80046d4 <_printf_i+0x244>)
 800455a:	230a      	movs	r3, #10
 800455c:	e019      	b.n	8004592 <_printf_i+0x102>
 800455e:	680e      	ldr	r6, [r1, #0]
 8004560:	602b      	str	r3, [r5, #0]
 8004562:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004566:	bf18      	it	ne
 8004568:	b236      	sxthne	r6, r6
 800456a:	e7ef      	b.n	800454c <_printf_i+0xbc>
 800456c:	682b      	ldr	r3, [r5, #0]
 800456e:	6820      	ldr	r0, [r4, #0]
 8004570:	1d19      	adds	r1, r3, #4
 8004572:	6029      	str	r1, [r5, #0]
 8004574:	0601      	lsls	r1, r0, #24
 8004576:	d501      	bpl.n	800457c <_printf_i+0xec>
 8004578:	681e      	ldr	r6, [r3, #0]
 800457a:	e002      	b.n	8004582 <_printf_i+0xf2>
 800457c:	0646      	lsls	r6, r0, #25
 800457e:	d5fb      	bpl.n	8004578 <_printf_i+0xe8>
 8004580:	881e      	ldrh	r6, [r3, #0]
 8004582:	4854      	ldr	r0, [pc, #336]	; (80046d4 <_printf_i+0x244>)
 8004584:	2f6f      	cmp	r7, #111	; 0x6f
 8004586:	bf0c      	ite	eq
 8004588:	2308      	moveq	r3, #8
 800458a:	230a      	movne	r3, #10
 800458c:	2100      	movs	r1, #0
 800458e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004592:	6865      	ldr	r5, [r4, #4]
 8004594:	60a5      	str	r5, [r4, #8]
 8004596:	2d00      	cmp	r5, #0
 8004598:	bfa2      	ittt	ge
 800459a:	6821      	ldrge	r1, [r4, #0]
 800459c:	f021 0104 	bicge.w	r1, r1, #4
 80045a0:	6021      	strge	r1, [r4, #0]
 80045a2:	b90e      	cbnz	r6, 80045a8 <_printf_i+0x118>
 80045a4:	2d00      	cmp	r5, #0
 80045a6:	d04d      	beq.n	8004644 <_printf_i+0x1b4>
 80045a8:	4615      	mov	r5, r2
 80045aa:	fbb6 f1f3 	udiv	r1, r6, r3
 80045ae:	fb03 6711 	mls	r7, r3, r1, r6
 80045b2:	5dc7      	ldrb	r7, [r0, r7]
 80045b4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80045b8:	4637      	mov	r7, r6
 80045ba:	42bb      	cmp	r3, r7
 80045bc:	460e      	mov	r6, r1
 80045be:	d9f4      	bls.n	80045aa <_printf_i+0x11a>
 80045c0:	2b08      	cmp	r3, #8
 80045c2:	d10b      	bne.n	80045dc <_printf_i+0x14c>
 80045c4:	6823      	ldr	r3, [r4, #0]
 80045c6:	07de      	lsls	r6, r3, #31
 80045c8:	d508      	bpl.n	80045dc <_printf_i+0x14c>
 80045ca:	6923      	ldr	r3, [r4, #16]
 80045cc:	6861      	ldr	r1, [r4, #4]
 80045ce:	4299      	cmp	r1, r3
 80045d0:	bfde      	ittt	le
 80045d2:	2330      	movle	r3, #48	; 0x30
 80045d4:	f805 3c01 	strble.w	r3, [r5, #-1]
 80045d8:	f105 35ff 	addle.w	r5, r5, #4294967295
 80045dc:	1b52      	subs	r2, r2, r5
 80045de:	6122      	str	r2, [r4, #16]
 80045e0:	f8cd a000 	str.w	sl, [sp]
 80045e4:	464b      	mov	r3, r9
 80045e6:	aa03      	add	r2, sp, #12
 80045e8:	4621      	mov	r1, r4
 80045ea:	4640      	mov	r0, r8
 80045ec:	f7ff fee2 	bl	80043b4 <_printf_common>
 80045f0:	3001      	adds	r0, #1
 80045f2:	d14c      	bne.n	800468e <_printf_i+0x1fe>
 80045f4:	f04f 30ff 	mov.w	r0, #4294967295
 80045f8:	b004      	add	sp, #16
 80045fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80045fe:	4835      	ldr	r0, [pc, #212]	; (80046d4 <_printf_i+0x244>)
 8004600:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8004604:	6829      	ldr	r1, [r5, #0]
 8004606:	6823      	ldr	r3, [r4, #0]
 8004608:	f851 6b04 	ldr.w	r6, [r1], #4
 800460c:	6029      	str	r1, [r5, #0]
 800460e:	061d      	lsls	r5, r3, #24
 8004610:	d514      	bpl.n	800463c <_printf_i+0x1ac>
 8004612:	07df      	lsls	r7, r3, #31
 8004614:	bf44      	itt	mi
 8004616:	f043 0320 	orrmi.w	r3, r3, #32
 800461a:	6023      	strmi	r3, [r4, #0]
 800461c:	b91e      	cbnz	r6, 8004626 <_printf_i+0x196>
 800461e:	6823      	ldr	r3, [r4, #0]
 8004620:	f023 0320 	bic.w	r3, r3, #32
 8004624:	6023      	str	r3, [r4, #0]
 8004626:	2310      	movs	r3, #16
 8004628:	e7b0      	b.n	800458c <_printf_i+0xfc>
 800462a:	6823      	ldr	r3, [r4, #0]
 800462c:	f043 0320 	orr.w	r3, r3, #32
 8004630:	6023      	str	r3, [r4, #0]
 8004632:	2378      	movs	r3, #120	; 0x78
 8004634:	4828      	ldr	r0, [pc, #160]	; (80046d8 <_printf_i+0x248>)
 8004636:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800463a:	e7e3      	b.n	8004604 <_printf_i+0x174>
 800463c:	0659      	lsls	r1, r3, #25
 800463e:	bf48      	it	mi
 8004640:	b2b6      	uxthmi	r6, r6
 8004642:	e7e6      	b.n	8004612 <_printf_i+0x182>
 8004644:	4615      	mov	r5, r2
 8004646:	e7bb      	b.n	80045c0 <_printf_i+0x130>
 8004648:	682b      	ldr	r3, [r5, #0]
 800464a:	6826      	ldr	r6, [r4, #0]
 800464c:	6961      	ldr	r1, [r4, #20]
 800464e:	1d18      	adds	r0, r3, #4
 8004650:	6028      	str	r0, [r5, #0]
 8004652:	0635      	lsls	r5, r6, #24
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	d501      	bpl.n	800465c <_printf_i+0x1cc>
 8004658:	6019      	str	r1, [r3, #0]
 800465a:	e002      	b.n	8004662 <_printf_i+0x1d2>
 800465c:	0670      	lsls	r0, r6, #25
 800465e:	d5fb      	bpl.n	8004658 <_printf_i+0x1c8>
 8004660:	8019      	strh	r1, [r3, #0]
 8004662:	2300      	movs	r3, #0
 8004664:	6123      	str	r3, [r4, #16]
 8004666:	4615      	mov	r5, r2
 8004668:	e7ba      	b.n	80045e0 <_printf_i+0x150>
 800466a:	682b      	ldr	r3, [r5, #0]
 800466c:	1d1a      	adds	r2, r3, #4
 800466e:	602a      	str	r2, [r5, #0]
 8004670:	681d      	ldr	r5, [r3, #0]
 8004672:	6862      	ldr	r2, [r4, #4]
 8004674:	2100      	movs	r1, #0
 8004676:	4628      	mov	r0, r5
 8004678:	f7fb fdba 	bl	80001f0 <memchr>
 800467c:	b108      	cbz	r0, 8004682 <_printf_i+0x1f2>
 800467e:	1b40      	subs	r0, r0, r5
 8004680:	6060      	str	r0, [r4, #4]
 8004682:	6863      	ldr	r3, [r4, #4]
 8004684:	6123      	str	r3, [r4, #16]
 8004686:	2300      	movs	r3, #0
 8004688:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800468c:	e7a8      	b.n	80045e0 <_printf_i+0x150>
 800468e:	6923      	ldr	r3, [r4, #16]
 8004690:	462a      	mov	r2, r5
 8004692:	4649      	mov	r1, r9
 8004694:	4640      	mov	r0, r8
 8004696:	47d0      	blx	sl
 8004698:	3001      	adds	r0, #1
 800469a:	d0ab      	beq.n	80045f4 <_printf_i+0x164>
 800469c:	6823      	ldr	r3, [r4, #0]
 800469e:	079b      	lsls	r3, r3, #30
 80046a0:	d413      	bmi.n	80046ca <_printf_i+0x23a>
 80046a2:	68e0      	ldr	r0, [r4, #12]
 80046a4:	9b03      	ldr	r3, [sp, #12]
 80046a6:	4298      	cmp	r0, r3
 80046a8:	bfb8      	it	lt
 80046aa:	4618      	movlt	r0, r3
 80046ac:	e7a4      	b.n	80045f8 <_printf_i+0x168>
 80046ae:	2301      	movs	r3, #1
 80046b0:	4632      	mov	r2, r6
 80046b2:	4649      	mov	r1, r9
 80046b4:	4640      	mov	r0, r8
 80046b6:	47d0      	blx	sl
 80046b8:	3001      	adds	r0, #1
 80046ba:	d09b      	beq.n	80045f4 <_printf_i+0x164>
 80046bc:	3501      	adds	r5, #1
 80046be:	68e3      	ldr	r3, [r4, #12]
 80046c0:	9903      	ldr	r1, [sp, #12]
 80046c2:	1a5b      	subs	r3, r3, r1
 80046c4:	42ab      	cmp	r3, r5
 80046c6:	dcf2      	bgt.n	80046ae <_printf_i+0x21e>
 80046c8:	e7eb      	b.n	80046a2 <_printf_i+0x212>
 80046ca:	2500      	movs	r5, #0
 80046cc:	f104 0619 	add.w	r6, r4, #25
 80046d0:	e7f5      	b.n	80046be <_printf_i+0x22e>
 80046d2:	bf00      	nop
 80046d4:	0800687e 	.word	0x0800687e
 80046d8:	0800688f 	.word	0x0800688f

080046dc <quorem>:
 80046dc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80046e0:	6903      	ldr	r3, [r0, #16]
 80046e2:	690c      	ldr	r4, [r1, #16]
 80046e4:	42a3      	cmp	r3, r4
 80046e6:	4607      	mov	r7, r0
 80046e8:	f2c0 8081 	blt.w	80047ee <quorem+0x112>
 80046ec:	3c01      	subs	r4, #1
 80046ee:	f101 0814 	add.w	r8, r1, #20
 80046f2:	f100 0514 	add.w	r5, r0, #20
 80046f6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80046fa:	9301      	str	r3, [sp, #4]
 80046fc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004700:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004704:	3301      	adds	r3, #1
 8004706:	429a      	cmp	r2, r3
 8004708:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800470c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004710:	fbb2 f6f3 	udiv	r6, r2, r3
 8004714:	d331      	bcc.n	800477a <quorem+0x9e>
 8004716:	f04f 0e00 	mov.w	lr, #0
 800471a:	4640      	mov	r0, r8
 800471c:	46ac      	mov	ip, r5
 800471e:	46f2      	mov	sl, lr
 8004720:	f850 2b04 	ldr.w	r2, [r0], #4
 8004724:	b293      	uxth	r3, r2
 8004726:	fb06 e303 	mla	r3, r6, r3, lr
 800472a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800472e:	b29b      	uxth	r3, r3
 8004730:	ebaa 0303 	sub.w	r3, sl, r3
 8004734:	f8dc a000 	ldr.w	sl, [ip]
 8004738:	0c12      	lsrs	r2, r2, #16
 800473a:	fa13 f38a 	uxtah	r3, r3, sl
 800473e:	fb06 e202 	mla	r2, r6, r2, lr
 8004742:	9300      	str	r3, [sp, #0]
 8004744:	9b00      	ldr	r3, [sp, #0]
 8004746:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800474a:	b292      	uxth	r2, r2
 800474c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8004750:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004754:	f8bd 3000 	ldrh.w	r3, [sp]
 8004758:	4581      	cmp	r9, r0
 800475a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800475e:	f84c 3b04 	str.w	r3, [ip], #4
 8004762:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8004766:	d2db      	bcs.n	8004720 <quorem+0x44>
 8004768:	f855 300b 	ldr.w	r3, [r5, fp]
 800476c:	b92b      	cbnz	r3, 800477a <quorem+0x9e>
 800476e:	9b01      	ldr	r3, [sp, #4]
 8004770:	3b04      	subs	r3, #4
 8004772:	429d      	cmp	r5, r3
 8004774:	461a      	mov	r2, r3
 8004776:	d32e      	bcc.n	80047d6 <quorem+0xfa>
 8004778:	613c      	str	r4, [r7, #16]
 800477a:	4638      	mov	r0, r7
 800477c:	f001 f8c6 	bl	800590c <__mcmp>
 8004780:	2800      	cmp	r0, #0
 8004782:	db24      	blt.n	80047ce <quorem+0xf2>
 8004784:	3601      	adds	r6, #1
 8004786:	4628      	mov	r0, r5
 8004788:	f04f 0c00 	mov.w	ip, #0
 800478c:	f858 2b04 	ldr.w	r2, [r8], #4
 8004790:	f8d0 e000 	ldr.w	lr, [r0]
 8004794:	b293      	uxth	r3, r2
 8004796:	ebac 0303 	sub.w	r3, ip, r3
 800479a:	0c12      	lsrs	r2, r2, #16
 800479c:	fa13 f38e 	uxtah	r3, r3, lr
 80047a0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80047a4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80047a8:	b29b      	uxth	r3, r3
 80047aa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80047ae:	45c1      	cmp	r9, r8
 80047b0:	f840 3b04 	str.w	r3, [r0], #4
 80047b4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80047b8:	d2e8      	bcs.n	800478c <quorem+0xb0>
 80047ba:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80047be:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80047c2:	b922      	cbnz	r2, 80047ce <quorem+0xf2>
 80047c4:	3b04      	subs	r3, #4
 80047c6:	429d      	cmp	r5, r3
 80047c8:	461a      	mov	r2, r3
 80047ca:	d30a      	bcc.n	80047e2 <quorem+0x106>
 80047cc:	613c      	str	r4, [r7, #16]
 80047ce:	4630      	mov	r0, r6
 80047d0:	b003      	add	sp, #12
 80047d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80047d6:	6812      	ldr	r2, [r2, #0]
 80047d8:	3b04      	subs	r3, #4
 80047da:	2a00      	cmp	r2, #0
 80047dc:	d1cc      	bne.n	8004778 <quorem+0x9c>
 80047de:	3c01      	subs	r4, #1
 80047e0:	e7c7      	b.n	8004772 <quorem+0x96>
 80047e2:	6812      	ldr	r2, [r2, #0]
 80047e4:	3b04      	subs	r3, #4
 80047e6:	2a00      	cmp	r2, #0
 80047e8:	d1f0      	bne.n	80047cc <quorem+0xf0>
 80047ea:	3c01      	subs	r4, #1
 80047ec:	e7eb      	b.n	80047c6 <quorem+0xea>
 80047ee:	2000      	movs	r0, #0
 80047f0:	e7ee      	b.n	80047d0 <quorem+0xf4>
 80047f2:	0000      	movs	r0, r0
 80047f4:	0000      	movs	r0, r0
	...

080047f8 <_dtoa_r>:
 80047f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80047fc:	ed2d 8b04 	vpush	{d8-d9}
 8004800:	ec57 6b10 	vmov	r6, r7, d0
 8004804:	b093      	sub	sp, #76	; 0x4c
 8004806:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8004808:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800480c:	9106      	str	r1, [sp, #24]
 800480e:	ee10 aa10 	vmov	sl, s0
 8004812:	4604      	mov	r4, r0
 8004814:	9209      	str	r2, [sp, #36]	; 0x24
 8004816:	930c      	str	r3, [sp, #48]	; 0x30
 8004818:	46bb      	mov	fp, r7
 800481a:	b975      	cbnz	r5, 800483a <_dtoa_r+0x42>
 800481c:	2010      	movs	r0, #16
 800481e:	f000 fddd 	bl	80053dc <malloc>
 8004822:	4602      	mov	r2, r0
 8004824:	6260      	str	r0, [r4, #36]	; 0x24
 8004826:	b920      	cbnz	r0, 8004832 <_dtoa_r+0x3a>
 8004828:	4ba7      	ldr	r3, [pc, #668]	; (8004ac8 <_dtoa_r+0x2d0>)
 800482a:	21ea      	movs	r1, #234	; 0xea
 800482c:	48a7      	ldr	r0, [pc, #668]	; (8004acc <_dtoa_r+0x2d4>)
 800482e:	f001 fa75 	bl	8005d1c <__assert_func>
 8004832:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8004836:	6005      	str	r5, [r0, #0]
 8004838:	60c5      	str	r5, [r0, #12]
 800483a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800483c:	6819      	ldr	r1, [r3, #0]
 800483e:	b151      	cbz	r1, 8004856 <_dtoa_r+0x5e>
 8004840:	685a      	ldr	r2, [r3, #4]
 8004842:	604a      	str	r2, [r1, #4]
 8004844:	2301      	movs	r3, #1
 8004846:	4093      	lsls	r3, r2
 8004848:	608b      	str	r3, [r1, #8]
 800484a:	4620      	mov	r0, r4
 800484c:	f000 fe1c 	bl	8005488 <_Bfree>
 8004850:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004852:	2200      	movs	r2, #0
 8004854:	601a      	str	r2, [r3, #0]
 8004856:	1e3b      	subs	r3, r7, #0
 8004858:	bfaa      	itet	ge
 800485a:	2300      	movge	r3, #0
 800485c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8004860:	f8c8 3000 	strge.w	r3, [r8]
 8004864:	4b9a      	ldr	r3, [pc, #616]	; (8004ad0 <_dtoa_r+0x2d8>)
 8004866:	bfbc      	itt	lt
 8004868:	2201      	movlt	r2, #1
 800486a:	f8c8 2000 	strlt.w	r2, [r8]
 800486e:	ea33 030b 	bics.w	r3, r3, fp
 8004872:	d11b      	bne.n	80048ac <_dtoa_r+0xb4>
 8004874:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004876:	f242 730f 	movw	r3, #9999	; 0x270f
 800487a:	6013      	str	r3, [r2, #0]
 800487c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8004880:	4333      	orrs	r3, r6
 8004882:	f000 8592 	beq.w	80053aa <_dtoa_r+0xbb2>
 8004886:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004888:	b963      	cbnz	r3, 80048a4 <_dtoa_r+0xac>
 800488a:	4b92      	ldr	r3, [pc, #584]	; (8004ad4 <_dtoa_r+0x2dc>)
 800488c:	e022      	b.n	80048d4 <_dtoa_r+0xdc>
 800488e:	4b92      	ldr	r3, [pc, #584]	; (8004ad8 <_dtoa_r+0x2e0>)
 8004890:	9301      	str	r3, [sp, #4]
 8004892:	3308      	adds	r3, #8
 8004894:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8004896:	6013      	str	r3, [r2, #0]
 8004898:	9801      	ldr	r0, [sp, #4]
 800489a:	b013      	add	sp, #76	; 0x4c
 800489c:	ecbd 8b04 	vpop	{d8-d9}
 80048a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80048a4:	4b8b      	ldr	r3, [pc, #556]	; (8004ad4 <_dtoa_r+0x2dc>)
 80048a6:	9301      	str	r3, [sp, #4]
 80048a8:	3303      	adds	r3, #3
 80048aa:	e7f3      	b.n	8004894 <_dtoa_r+0x9c>
 80048ac:	2200      	movs	r2, #0
 80048ae:	2300      	movs	r3, #0
 80048b0:	4650      	mov	r0, sl
 80048b2:	4659      	mov	r1, fp
 80048b4:	f7fc f910 	bl	8000ad8 <__aeabi_dcmpeq>
 80048b8:	ec4b ab19 	vmov	d9, sl, fp
 80048bc:	4680      	mov	r8, r0
 80048be:	b158      	cbz	r0, 80048d8 <_dtoa_r+0xe0>
 80048c0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80048c2:	2301      	movs	r3, #1
 80048c4:	6013      	str	r3, [r2, #0]
 80048c6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	f000 856b 	beq.w	80053a4 <_dtoa_r+0xbac>
 80048ce:	4883      	ldr	r0, [pc, #524]	; (8004adc <_dtoa_r+0x2e4>)
 80048d0:	6018      	str	r0, [r3, #0]
 80048d2:	1e43      	subs	r3, r0, #1
 80048d4:	9301      	str	r3, [sp, #4]
 80048d6:	e7df      	b.n	8004898 <_dtoa_r+0xa0>
 80048d8:	ec4b ab10 	vmov	d0, sl, fp
 80048dc:	aa10      	add	r2, sp, #64	; 0x40
 80048de:	a911      	add	r1, sp, #68	; 0x44
 80048e0:	4620      	mov	r0, r4
 80048e2:	f001 f8b9 	bl	8005a58 <__d2b>
 80048e6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 80048ea:	ee08 0a10 	vmov	s16, r0
 80048ee:	2d00      	cmp	r5, #0
 80048f0:	f000 8084 	beq.w	80049fc <_dtoa_r+0x204>
 80048f4:	ee19 3a90 	vmov	r3, s19
 80048f8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80048fc:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8004900:	4656      	mov	r6, sl
 8004902:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8004906:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800490a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800490e:	4b74      	ldr	r3, [pc, #464]	; (8004ae0 <_dtoa_r+0x2e8>)
 8004910:	2200      	movs	r2, #0
 8004912:	4630      	mov	r0, r6
 8004914:	4639      	mov	r1, r7
 8004916:	f7fb fcbf 	bl	8000298 <__aeabi_dsub>
 800491a:	a365      	add	r3, pc, #404	; (adr r3, 8004ab0 <_dtoa_r+0x2b8>)
 800491c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004920:	f7fb fe72 	bl	8000608 <__aeabi_dmul>
 8004924:	a364      	add	r3, pc, #400	; (adr r3, 8004ab8 <_dtoa_r+0x2c0>)
 8004926:	e9d3 2300 	ldrd	r2, r3, [r3]
 800492a:	f7fb fcb7 	bl	800029c <__adddf3>
 800492e:	4606      	mov	r6, r0
 8004930:	4628      	mov	r0, r5
 8004932:	460f      	mov	r7, r1
 8004934:	f7fb fdfe 	bl	8000534 <__aeabi_i2d>
 8004938:	a361      	add	r3, pc, #388	; (adr r3, 8004ac0 <_dtoa_r+0x2c8>)
 800493a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800493e:	f7fb fe63 	bl	8000608 <__aeabi_dmul>
 8004942:	4602      	mov	r2, r0
 8004944:	460b      	mov	r3, r1
 8004946:	4630      	mov	r0, r6
 8004948:	4639      	mov	r1, r7
 800494a:	f7fb fca7 	bl	800029c <__adddf3>
 800494e:	4606      	mov	r6, r0
 8004950:	460f      	mov	r7, r1
 8004952:	f7fc f909 	bl	8000b68 <__aeabi_d2iz>
 8004956:	2200      	movs	r2, #0
 8004958:	9000      	str	r0, [sp, #0]
 800495a:	2300      	movs	r3, #0
 800495c:	4630      	mov	r0, r6
 800495e:	4639      	mov	r1, r7
 8004960:	f7fc f8c4 	bl	8000aec <__aeabi_dcmplt>
 8004964:	b150      	cbz	r0, 800497c <_dtoa_r+0x184>
 8004966:	9800      	ldr	r0, [sp, #0]
 8004968:	f7fb fde4 	bl	8000534 <__aeabi_i2d>
 800496c:	4632      	mov	r2, r6
 800496e:	463b      	mov	r3, r7
 8004970:	f7fc f8b2 	bl	8000ad8 <__aeabi_dcmpeq>
 8004974:	b910      	cbnz	r0, 800497c <_dtoa_r+0x184>
 8004976:	9b00      	ldr	r3, [sp, #0]
 8004978:	3b01      	subs	r3, #1
 800497a:	9300      	str	r3, [sp, #0]
 800497c:	9b00      	ldr	r3, [sp, #0]
 800497e:	2b16      	cmp	r3, #22
 8004980:	d85a      	bhi.n	8004a38 <_dtoa_r+0x240>
 8004982:	9a00      	ldr	r2, [sp, #0]
 8004984:	4b57      	ldr	r3, [pc, #348]	; (8004ae4 <_dtoa_r+0x2ec>)
 8004986:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800498a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800498e:	ec51 0b19 	vmov	r0, r1, d9
 8004992:	f7fc f8ab 	bl	8000aec <__aeabi_dcmplt>
 8004996:	2800      	cmp	r0, #0
 8004998:	d050      	beq.n	8004a3c <_dtoa_r+0x244>
 800499a:	9b00      	ldr	r3, [sp, #0]
 800499c:	3b01      	subs	r3, #1
 800499e:	9300      	str	r3, [sp, #0]
 80049a0:	2300      	movs	r3, #0
 80049a2:	930b      	str	r3, [sp, #44]	; 0x2c
 80049a4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80049a6:	1b5d      	subs	r5, r3, r5
 80049a8:	1e6b      	subs	r3, r5, #1
 80049aa:	9305      	str	r3, [sp, #20]
 80049ac:	bf45      	ittet	mi
 80049ae:	f1c5 0301 	rsbmi	r3, r5, #1
 80049b2:	9304      	strmi	r3, [sp, #16]
 80049b4:	2300      	movpl	r3, #0
 80049b6:	2300      	movmi	r3, #0
 80049b8:	bf4c      	ite	mi
 80049ba:	9305      	strmi	r3, [sp, #20]
 80049bc:	9304      	strpl	r3, [sp, #16]
 80049be:	9b00      	ldr	r3, [sp, #0]
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	db3d      	blt.n	8004a40 <_dtoa_r+0x248>
 80049c4:	9b05      	ldr	r3, [sp, #20]
 80049c6:	9a00      	ldr	r2, [sp, #0]
 80049c8:	920a      	str	r2, [sp, #40]	; 0x28
 80049ca:	4413      	add	r3, r2
 80049cc:	9305      	str	r3, [sp, #20]
 80049ce:	2300      	movs	r3, #0
 80049d0:	9307      	str	r3, [sp, #28]
 80049d2:	9b06      	ldr	r3, [sp, #24]
 80049d4:	2b09      	cmp	r3, #9
 80049d6:	f200 8089 	bhi.w	8004aec <_dtoa_r+0x2f4>
 80049da:	2b05      	cmp	r3, #5
 80049dc:	bfc4      	itt	gt
 80049de:	3b04      	subgt	r3, #4
 80049e0:	9306      	strgt	r3, [sp, #24]
 80049e2:	9b06      	ldr	r3, [sp, #24]
 80049e4:	f1a3 0302 	sub.w	r3, r3, #2
 80049e8:	bfcc      	ite	gt
 80049ea:	2500      	movgt	r5, #0
 80049ec:	2501      	movle	r5, #1
 80049ee:	2b03      	cmp	r3, #3
 80049f0:	f200 8087 	bhi.w	8004b02 <_dtoa_r+0x30a>
 80049f4:	e8df f003 	tbb	[pc, r3]
 80049f8:	59383a2d 	.word	0x59383a2d
 80049fc:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8004a00:	441d      	add	r5, r3
 8004a02:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8004a06:	2b20      	cmp	r3, #32
 8004a08:	bfc1      	itttt	gt
 8004a0a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8004a0e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8004a12:	fa0b f303 	lslgt.w	r3, fp, r3
 8004a16:	fa26 f000 	lsrgt.w	r0, r6, r0
 8004a1a:	bfda      	itte	le
 8004a1c:	f1c3 0320 	rsble	r3, r3, #32
 8004a20:	fa06 f003 	lslle.w	r0, r6, r3
 8004a24:	4318      	orrgt	r0, r3
 8004a26:	f7fb fd75 	bl	8000514 <__aeabi_ui2d>
 8004a2a:	2301      	movs	r3, #1
 8004a2c:	4606      	mov	r6, r0
 8004a2e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8004a32:	3d01      	subs	r5, #1
 8004a34:	930e      	str	r3, [sp, #56]	; 0x38
 8004a36:	e76a      	b.n	800490e <_dtoa_r+0x116>
 8004a38:	2301      	movs	r3, #1
 8004a3a:	e7b2      	b.n	80049a2 <_dtoa_r+0x1aa>
 8004a3c:	900b      	str	r0, [sp, #44]	; 0x2c
 8004a3e:	e7b1      	b.n	80049a4 <_dtoa_r+0x1ac>
 8004a40:	9b04      	ldr	r3, [sp, #16]
 8004a42:	9a00      	ldr	r2, [sp, #0]
 8004a44:	1a9b      	subs	r3, r3, r2
 8004a46:	9304      	str	r3, [sp, #16]
 8004a48:	4253      	negs	r3, r2
 8004a4a:	9307      	str	r3, [sp, #28]
 8004a4c:	2300      	movs	r3, #0
 8004a4e:	930a      	str	r3, [sp, #40]	; 0x28
 8004a50:	e7bf      	b.n	80049d2 <_dtoa_r+0x1da>
 8004a52:	2300      	movs	r3, #0
 8004a54:	9308      	str	r3, [sp, #32]
 8004a56:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	dc55      	bgt.n	8004b08 <_dtoa_r+0x310>
 8004a5c:	2301      	movs	r3, #1
 8004a5e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8004a62:	461a      	mov	r2, r3
 8004a64:	9209      	str	r2, [sp, #36]	; 0x24
 8004a66:	e00c      	b.n	8004a82 <_dtoa_r+0x28a>
 8004a68:	2301      	movs	r3, #1
 8004a6a:	e7f3      	b.n	8004a54 <_dtoa_r+0x25c>
 8004a6c:	2300      	movs	r3, #0
 8004a6e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004a70:	9308      	str	r3, [sp, #32]
 8004a72:	9b00      	ldr	r3, [sp, #0]
 8004a74:	4413      	add	r3, r2
 8004a76:	9302      	str	r3, [sp, #8]
 8004a78:	3301      	adds	r3, #1
 8004a7a:	2b01      	cmp	r3, #1
 8004a7c:	9303      	str	r3, [sp, #12]
 8004a7e:	bfb8      	it	lt
 8004a80:	2301      	movlt	r3, #1
 8004a82:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8004a84:	2200      	movs	r2, #0
 8004a86:	6042      	str	r2, [r0, #4]
 8004a88:	2204      	movs	r2, #4
 8004a8a:	f102 0614 	add.w	r6, r2, #20
 8004a8e:	429e      	cmp	r6, r3
 8004a90:	6841      	ldr	r1, [r0, #4]
 8004a92:	d93d      	bls.n	8004b10 <_dtoa_r+0x318>
 8004a94:	4620      	mov	r0, r4
 8004a96:	f000 fcb7 	bl	8005408 <_Balloc>
 8004a9a:	9001      	str	r0, [sp, #4]
 8004a9c:	2800      	cmp	r0, #0
 8004a9e:	d13b      	bne.n	8004b18 <_dtoa_r+0x320>
 8004aa0:	4b11      	ldr	r3, [pc, #68]	; (8004ae8 <_dtoa_r+0x2f0>)
 8004aa2:	4602      	mov	r2, r0
 8004aa4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8004aa8:	e6c0      	b.n	800482c <_dtoa_r+0x34>
 8004aaa:	2301      	movs	r3, #1
 8004aac:	e7df      	b.n	8004a6e <_dtoa_r+0x276>
 8004aae:	bf00      	nop
 8004ab0:	636f4361 	.word	0x636f4361
 8004ab4:	3fd287a7 	.word	0x3fd287a7
 8004ab8:	8b60c8b3 	.word	0x8b60c8b3
 8004abc:	3fc68a28 	.word	0x3fc68a28
 8004ac0:	509f79fb 	.word	0x509f79fb
 8004ac4:	3fd34413 	.word	0x3fd34413
 8004ac8:	080068ad 	.word	0x080068ad
 8004acc:	080068c4 	.word	0x080068c4
 8004ad0:	7ff00000 	.word	0x7ff00000
 8004ad4:	080068a9 	.word	0x080068a9
 8004ad8:	080068a0 	.word	0x080068a0
 8004adc:	0800687d 	.word	0x0800687d
 8004ae0:	3ff80000 	.word	0x3ff80000
 8004ae4:	080069b8 	.word	0x080069b8
 8004ae8:	0800691f 	.word	0x0800691f
 8004aec:	2501      	movs	r5, #1
 8004aee:	2300      	movs	r3, #0
 8004af0:	9306      	str	r3, [sp, #24]
 8004af2:	9508      	str	r5, [sp, #32]
 8004af4:	f04f 33ff 	mov.w	r3, #4294967295
 8004af8:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8004afc:	2200      	movs	r2, #0
 8004afe:	2312      	movs	r3, #18
 8004b00:	e7b0      	b.n	8004a64 <_dtoa_r+0x26c>
 8004b02:	2301      	movs	r3, #1
 8004b04:	9308      	str	r3, [sp, #32]
 8004b06:	e7f5      	b.n	8004af4 <_dtoa_r+0x2fc>
 8004b08:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004b0a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8004b0e:	e7b8      	b.n	8004a82 <_dtoa_r+0x28a>
 8004b10:	3101      	adds	r1, #1
 8004b12:	6041      	str	r1, [r0, #4]
 8004b14:	0052      	lsls	r2, r2, #1
 8004b16:	e7b8      	b.n	8004a8a <_dtoa_r+0x292>
 8004b18:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004b1a:	9a01      	ldr	r2, [sp, #4]
 8004b1c:	601a      	str	r2, [r3, #0]
 8004b1e:	9b03      	ldr	r3, [sp, #12]
 8004b20:	2b0e      	cmp	r3, #14
 8004b22:	f200 809d 	bhi.w	8004c60 <_dtoa_r+0x468>
 8004b26:	2d00      	cmp	r5, #0
 8004b28:	f000 809a 	beq.w	8004c60 <_dtoa_r+0x468>
 8004b2c:	9b00      	ldr	r3, [sp, #0]
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	dd32      	ble.n	8004b98 <_dtoa_r+0x3a0>
 8004b32:	4ab7      	ldr	r2, [pc, #732]	; (8004e10 <_dtoa_r+0x618>)
 8004b34:	f003 030f 	and.w	r3, r3, #15
 8004b38:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8004b3c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004b40:	9b00      	ldr	r3, [sp, #0]
 8004b42:	05d8      	lsls	r0, r3, #23
 8004b44:	ea4f 1723 	mov.w	r7, r3, asr #4
 8004b48:	d516      	bpl.n	8004b78 <_dtoa_r+0x380>
 8004b4a:	4bb2      	ldr	r3, [pc, #712]	; (8004e14 <_dtoa_r+0x61c>)
 8004b4c:	ec51 0b19 	vmov	r0, r1, d9
 8004b50:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004b54:	f7fb fe82 	bl	800085c <__aeabi_ddiv>
 8004b58:	f007 070f 	and.w	r7, r7, #15
 8004b5c:	4682      	mov	sl, r0
 8004b5e:	468b      	mov	fp, r1
 8004b60:	2503      	movs	r5, #3
 8004b62:	4eac      	ldr	r6, [pc, #688]	; (8004e14 <_dtoa_r+0x61c>)
 8004b64:	b957      	cbnz	r7, 8004b7c <_dtoa_r+0x384>
 8004b66:	4642      	mov	r2, r8
 8004b68:	464b      	mov	r3, r9
 8004b6a:	4650      	mov	r0, sl
 8004b6c:	4659      	mov	r1, fp
 8004b6e:	f7fb fe75 	bl	800085c <__aeabi_ddiv>
 8004b72:	4682      	mov	sl, r0
 8004b74:	468b      	mov	fp, r1
 8004b76:	e028      	b.n	8004bca <_dtoa_r+0x3d2>
 8004b78:	2502      	movs	r5, #2
 8004b7a:	e7f2      	b.n	8004b62 <_dtoa_r+0x36a>
 8004b7c:	07f9      	lsls	r1, r7, #31
 8004b7e:	d508      	bpl.n	8004b92 <_dtoa_r+0x39a>
 8004b80:	4640      	mov	r0, r8
 8004b82:	4649      	mov	r1, r9
 8004b84:	e9d6 2300 	ldrd	r2, r3, [r6]
 8004b88:	f7fb fd3e 	bl	8000608 <__aeabi_dmul>
 8004b8c:	3501      	adds	r5, #1
 8004b8e:	4680      	mov	r8, r0
 8004b90:	4689      	mov	r9, r1
 8004b92:	107f      	asrs	r7, r7, #1
 8004b94:	3608      	adds	r6, #8
 8004b96:	e7e5      	b.n	8004b64 <_dtoa_r+0x36c>
 8004b98:	f000 809b 	beq.w	8004cd2 <_dtoa_r+0x4da>
 8004b9c:	9b00      	ldr	r3, [sp, #0]
 8004b9e:	4f9d      	ldr	r7, [pc, #628]	; (8004e14 <_dtoa_r+0x61c>)
 8004ba0:	425e      	negs	r6, r3
 8004ba2:	4b9b      	ldr	r3, [pc, #620]	; (8004e10 <_dtoa_r+0x618>)
 8004ba4:	f006 020f 	and.w	r2, r6, #15
 8004ba8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004bac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bb0:	ec51 0b19 	vmov	r0, r1, d9
 8004bb4:	f7fb fd28 	bl	8000608 <__aeabi_dmul>
 8004bb8:	1136      	asrs	r6, r6, #4
 8004bba:	4682      	mov	sl, r0
 8004bbc:	468b      	mov	fp, r1
 8004bbe:	2300      	movs	r3, #0
 8004bc0:	2502      	movs	r5, #2
 8004bc2:	2e00      	cmp	r6, #0
 8004bc4:	d17a      	bne.n	8004cbc <_dtoa_r+0x4c4>
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d1d3      	bne.n	8004b72 <_dtoa_r+0x37a>
 8004bca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	f000 8082 	beq.w	8004cd6 <_dtoa_r+0x4de>
 8004bd2:	4b91      	ldr	r3, [pc, #580]	; (8004e18 <_dtoa_r+0x620>)
 8004bd4:	2200      	movs	r2, #0
 8004bd6:	4650      	mov	r0, sl
 8004bd8:	4659      	mov	r1, fp
 8004bda:	f7fb ff87 	bl	8000aec <__aeabi_dcmplt>
 8004bde:	2800      	cmp	r0, #0
 8004be0:	d079      	beq.n	8004cd6 <_dtoa_r+0x4de>
 8004be2:	9b03      	ldr	r3, [sp, #12]
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d076      	beq.n	8004cd6 <_dtoa_r+0x4de>
 8004be8:	9b02      	ldr	r3, [sp, #8]
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	dd36      	ble.n	8004c5c <_dtoa_r+0x464>
 8004bee:	9b00      	ldr	r3, [sp, #0]
 8004bf0:	4650      	mov	r0, sl
 8004bf2:	4659      	mov	r1, fp
 8004bf4:	1e5f      	subs	r7, r3, #1
 8004bf6:	2200      	movs	r2, #0
 8004bf8:	4b88      	ldr	r3, [pc, #544]	; (8004e1c <_dtoa_r+0x624>)
 8004bfa:	f7fb fd05 	bl	8000608 <__aeabi_dmul>
 8004bfe:	9e02      	ldr	r6, [sp, #8]
 8004c00:	4682      	mov	sl, r0
 8004c02:	468b      	mov	fp, r1
 8004c04:	3501      	adds	r5, #1
 8004c06:	4628      	mov	r0, r5
 8004c08:	f7fb fc94 	bl	8000534 <__aeabi_i2d>
 8004c0c:	4652      	mov	r2, sl
 8004c0e:	465b      	mov	r3, fp
 8004c10:	f7fb fcfa 	bl	8000608 <__aeabi_dmul>
 8004c14:	4b82      	ldr	r3, [pc, #520]	; (8004e20 <_dtoa_r+0x628>)
 8004c16:	2200      	movs	r2, #0
 8004c18:	f7fb fb40 	bl	800029c <__adddf3>
 8004c1c:	46d0      	mov	r8, sl
 8004c1e:	46d9      	mov	r9, fp
 8004c20:	4682      	mov	sl, r0
 8004c22:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8004c26:	2e00      	cmp	r6, #0
 8004c28:	d158      	bne.n	8004cdc <_dtoa_r+0x4e4>
 8004c2a:	4b7e      	ldr	r3, [pc, #504]	; (8004e24 <_dtoa_r+0x62c>)
 8004c2c:	2200      	movs	r2, #0
 8004c2e:	4640      	mov	r0, r8
 8004c30:	4649      	mov	r1, r9
 8004c32:	f7fb fb31 	bl	8000298 <__aeabi_dsub>
 8004c36:	4652      	mov	r2, sl
 8004c38:	465b      	mov	r3, fp
 8004c3a:	4680      	mov	r8, r0
 8004c3c:	4689      	mov	r9, r1
 8004c3e:	f7fb ff73 	bl	8000b28 <__aeabi_dcmpgt>
 8004c42:	2800      	cmp	r0, #0
 8004c44:	f040 8295 	bne.w	8005172 <_dtoa_r+0x97a>
 8004c48:	4652      	mov	r2, sl
 8004c4a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8004c4e:	4640      	mov	r0, r8
 8004c50:	4649      	mov	r1, r9
 8004c52:	f7fb ff4b 	bl	8000aec <__aeabi_dcmplt>
 8004c56:	2800      	cmp	r0, #0
 8004c58:	f040 8289 	bne.w	800516e <_dtoa_r+0x976>
 8004c5c:	ec5b ab19 	vmov	sl, fp, d9
 8004c60:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	f2c0 8148 	blt.w	8004ef8 <_dtoa_r+0x700>
 8004c68:	9a00      	ldr	r2, [sp, #0]
 8004c6a:	2a0e      	cmp	r2, #14
 8004c6c:	f300 8144 	bgt.w	8004ef8 <_dtoa_r+0x700>
 8004c70:	4b67      	ldr	r3, [pc, #412]	; (8004e10 <_dtoa_r+0x618>)
 8004c72:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004c76:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004c7a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	f280 80d5 	bge.w	8004e2c <_dtoa_r+0x634>
 8004c82:	9b03      	ldr	r3, [sp, #12]
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	f300 80d1 	bgt.w	8004e2c <_dtoa_r+0x634>
 8004c8a:	f040 826f 	bne.w	800516c <_dtoa_r+0x974>
 8004c8e:	4b65      	ldr	r3, [pc, #404]	; (8004e24 <_dtoa_r+0x62c>)
 8004c90:	2200      	movs	r2, #0
 8004c92:	4640      	mov	r0, r8
 8004c94:	4649      	mov	r1, r9
 8004c96:	f7fb fcb7 	bl	8000608 <__aeabi_dmul>
 8004c9a:	4652      	mov	r2, sl
 8004c9c:	465b      	mov	r3, fp
 8004c9e:	f7fb ff39 	bl	8000b14 <__aeabi_dcmpge>
 8004ca2:	9e03      	ldr	r6, [sp, #12]
 8004ca4:	4637      	mov	r7, r6
 8004ca6:	2800      	cmp	r0, #0
 8004ca8:	f040 8245 	bne.w	8005136 <_dtoa_r+0x93e>
 8004cac:	9d01      	ldr	r5, [sp, #4]
 8004cae:	2331      	movs	r3, #49	; 0x31
 8004cb0:	f805 3b01 	strb.w	r3, [r5], #1
 8004cb4:	9b00      	ldr	r3, [sp, #0]
 8004cb6:	3301      	adds	r3, #1
 8004cb8:	9300      	str	r3, [sp, #0]
 8004cba:	e240      	b.n	800513e <_dtoa_r+0x946>
 8004cbc:	07f2      	lsls	r2, r6, #31
 8004cbe:	d505      	bpl.n	8004ccc <_dtoa_r+0x4d4>
 8004cc0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004cc4:	f7fb fca0 	bl	8000608 <__aeabi_dmul>
 8004cc8:	3501      	adds	r5, #1
 8004cca:	2301      	movs	r3, #1
 8004ccc:	1076      	asrs	r6, r6, #1
 8004cce:	3708      	adds	r7, #8
 8004cd0:	e777      	b.n	8004bc2 <_dtoa_r+0x3ca>
 8004cd2:	2502      	movs	r5, #2
 8004cd4:	e779      	b.n	8004bca <_dtoa_r+0x3d2>
 8004cd6:	9f00      	ldr	r7, [sp, #0]
 8004cd8:	9e03      	ldr	r6, [sp, #12]
 8004cda:	e794      	b.n	8004c06 <_dtoa_r+0x40e>
 8004cdc:	9901      	ldr	r1, [sp, #4]
 8004cde:	4b4c      	ldr	r3, [pc, #304]	; (8004e10 <_dtoa_r+0x618>)
 8004ce0:	4431      	add	r1, r6
 8004ce2:	910d      	str	r1, [sp, #52]	; 0x34
 8004ce4:	9908      	ldr	r1, [sp, #32]
 8004ce6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8004cea:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8004cee:	2900      	cmp	r1, #0
 8004cf0:	d043      	beq.n	8004d7a <_dtoa_r+0x582>
 8004cf2:	494d      	ldr	r1, [pc, #308]	; (8004e28 <_dtoa_r+0x630>)
 8004cf4:	2000      	movs	r0, #0
 8004cf6:	f7fb fdb1 	bl	800085c <__aeabi_ddiv>
 8004cfa:	4652      	mov	r2, sl
 8004cfc:	465b      	mov	r3, fp
 8004cfe:	f7fb facb 	bl	8000298 <__aeabi_dsub>
 8004d02:	9d01      	ldr	r5, [sp, #4]
 8004d04:	4682      	mov	sl, r0
 8004d06:	468b      	mov	fp, r1
 8004d08:	4649      	mov	r1, r9
 8004d0a:	4640      	mov	r0, r8
 8004d0c:	f7fb ff2c 	bl	8000b68 <__aeabi_d2iz>
 8004d10:	4606      	mov	r6, r0
 8004d12:	f7fb fc0f 	bl	8000534 <__aeabi_i2d>
 8004d16:	4602      	mov	r2, r0
 8004d18:	460b      	mov	r3, r1
 8004d1a:	4640      	mov	r0, r8
 8004d1c:	4649      	mov	r1, r9
 8004d1e:	f7fb fabb 	bl	8000298 <__aeabi_dsub>
 8004d22:	3630      	adds	r6, #48	; 0x30
 8004d24:	f805 6b01 	strb.w	r6, [r5], #1
 8004d28:	4652      	mov	r2, sl
 8004d2a:	465b      	mov	r3, fp
 8004d2c:	4680      	mov	r8, r0
 8004d2e:	4689      	mov	r9, r1
 8004d30:	f7fb fedc 	bl	8000aec <__aeabi_dcmplt>
 8004d34:	2800      	cmp	r0, #0
 8004d36:	d163      	bne.n	8004e00 <_dtoa_r+0x608>
 8004d38:	4642      	mov	r2, r8
 8004d3a:	464b      	mov	r3, r9
 8004d3c:	4936      	ldr	r1, [pc, #216]	; (8004e18 <_dtoa_r+0x620>)
 8004d3e:	2000      	movs	r0, #0
 8004d40:	f7fb faaa 	bl	8000298 <__aeabi_dsub>
 8004d44:	4652      	mov	r2, sl
 8004d46:	465b      	mov	r3, fp
 8004d48:	f7fb fed0 	bl	8000aec <__aeabi_dcmplt>
 8004d4c:	2800      	cmp	r0, #0
 8004d4e:	f040 80b5 	bne.w	8004ebc <_dtoa_r+0x6c4>
 8004d52:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004d54:	429d      	cmp	r5, r3
 8004d56:	d081      	beq.n	8004c5c <_dtoa_r+0x464>
 8004d58:	4b30      	ldr	r3, [pc, #192]	; (8004e1c <_dtoa_r+0x624>)
 8004d5a:	2200      	movs	r2, #0
 8004d5c:	4650      	mov	r0, sl
 8004d5e:	4659      	mov	r1, fp
 8004d60:	f7fb fc52 	bl	8000608 <__aeabi_dmul>
 8004d64:	4b2d      	ldr	r3, [pc, #180]	; (8004e1c <_dtoa_r+0x624>)
 8004d66:	4682      	mov	sl, r0
 8004d68:	468b      	mov	fp, r1
 8004d6a:	4640      	mov	r0, r8
 8004d6c:	4649      	mov	r1, r9
 8004d6e:	2200      	movs	r2, #0
 8004d70:	f7fb fc4a 	bl	8000608 <__aeabi_dmul>
 8004d74:	4680      	mov	r8, r0
 8004d76:	4689      	mov	r9, r1
 8004d78:	e7c6      	b.n	8004d08 <_dtoa_r+0x510>
 8004d7a:	4650      	mov	r0, sl
 8004d7c:	4659      	mov	r1, fp
 8004d7e:	f7fb fc43 	bl	8000608 <__aeabi_dmul>
 8004d82:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004d84:	9d01      	ldr	r5, [sp, #4]
 8004d86:	930f      	str	r3, [sp, #60]	; 0x3c
 8004d88:	4682      	mov	sl, r0
 8004d8a:	468b      	mov	fp, r1
 8004d8c:	4649      	mov	r1, r9
 8004d8e:	4640      	mov	r0, r8
 8004d90:	f7fb feea 	bl	8000b68 <__aeabi_d2iz>
 8004d94:	4606      	mov	r6, r0
 8004d96:	f7fb fbcd 	bl	8000534 <__aeabi_i2d>
 8004d9a:	3630      	adds	r6, #48	; 0x30
 8004d9c:	4602      	mov	r2, r0
 8004d9e:	460b      	mov	r3, r1
 8004da0:	4640      	mov	r0, r8
 8004da2:	4649      	mov	r1, r9
 8004da4:	f7fb fa78 	bl	8000298 <__aeabi_dsub>
 8004da8:	f805 6b01 	strb.w	r6, [r5], #1
 8004dac:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004dae:	429d      	cmp	r5, r3
 8004db0:	4680      	mov	r8, r0
 8004db2:	4689      	mov	r9, r1
 8004db4:	f04f 0200 	mov.w	r2, #0
 8004db8:	d124      	bne.n	8004e04 <_dtoa_r+0x60c>
 8004dba:	4b1b      	ldr	r3, [pc, #108]	; (8004e28 <_dtoa_r+0x630>)
 8004dbc:	4650      	mov	r0, sl
 8004dbe:	4659      	mov	r1, fp
 8004dc0:	f7fb fa6c 	bl	800029c <__adddf3>
 8004dc4:	4602      	mov	r2, r0
 8004dc6:	460b      	mov	r3, r1
 8004dc8:	4640      	mov	r0, r8
 8004dca:	4649      	mov	r1, r9
 8004dcc:	f7fb feac 	bl	8000b28 <__aeabi_dcmpgt>
 8004dd0:	2800      	cmp	r0, #0
 8004dd2:	d173      	bne.n	8004ebc <_dtoa_r+0x6c4>
 8004dd4:	4652      	mov	r2, sl
 8004dd6:	465b      	mov	r3, fp
 8004dd8:	4913      	ldr	r1, [pc, #76]	; (8004e28 <_dtoa_r+0x630>)
 8004dda:	2000      	movs	r0, #0
 8004ddc:	f7fb fa5c 	bl	8000298 <__aeabi_dsub>
 8004de0:	4602      	mov	r2, r0
 8004de2:	460b      	mov	r3, r1
 8004de4:	4640      	mov	r0, r8
 8004de6:	4649      	mov	r1, r9
 8004de8:	f7fb fe80 	bl	8000aec <__aeabi_dcmplt>
 8004dec:	2800      	cmp	r0, #0
 8004dee:	f43f af35 	beq.w	8004c5c <_dtoa_r+0x464>
 8004df2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8004df4:	1e6b      	subs	r3, r5, #1
 8004df6:	930f      	str	r3, [sp, #60]	; 0x3c
 8004df8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8004dfc:	2b30      	cmp	r3, #48	; 0x30
 8004dfe:	d0f8      	beq.n	8004df2 <_dtoa_r+0x5fa>
 8004e00:	9700      	str	r7, [sp, #0]
 8004e02:	e049      	b.n	8004e98 <_dtoa_r+0x6a0>
 8004e04:	4b05      	ldr	r3, [pc, #20]	; (8004e1c <_dtoa_r+0x624>)
 8004e06:	f7fb fbff 	bl	8000608 <__aeabi_dmul>
 8004e0a:	4680      	mov	r8, r0
 8004e0c:	4689      	mov	r9, r1
 8004e0e:	e7bd      	b.n	8004d8c <_dtoa_r+0x594>
 8004e10:	080069b8 	.word	0x080069b8
 8004e14:	08006990 	.word	0x08006990
 8004e18:	3ff00000 	.word	0x3ff00000
 8004e1c:	40240000 	.word	0x40240000
 8004e20:	401c0000 	.word	0x401c0000
 8004e24:	40140000 	.word	0x40140000
 8004e28:	3fe00000 	.word	0x3fe00000
 8004e2c:	9d01      	ldr	r5, [sp, #4]
 8004e2e:	4656      	mov	r6, sl
 8004e30:	465f      	mov	r7, fp
 8004e32:	4642      	mov	r2, r8
 8004e34:	464b      	mov	r3, r9
 8004e36:	4630      	mov	r0, r6
 8004e38:	4639      	mov	r1, r7
 8004e3a:	f7fb fd0f 	bl	800085c <__aeabi_ddiv>
 8004e3e:	f7fb fe93 	bl	8000b68 <__aeabi_d2iz>
 8004e42:	4682      	mov	sl, r0
 8004e44:	f7fb fb76 	bl	8000534 <__aeabi_i2d>
 8004e48:	4642      	mov	r2, r8
 8004e4a:	464b      	mov	r3, r9
 8004e4c:	f7fb fbdc 	bl	8000608 <__aeabi_dmul>
 8004e50:	4602      	mov	r2, r0
 8004e52:	460b      	mov	r3, r1
 8004e54:	4630      	mov	r0, r6
 8004e56:	4639      	mov	r1, r7
 8004e58:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8004e5c:	f7fb fa1c 	bl	8000298 <__aeabi_dsub>
 8004e60:	f805 6b01 	strb.w	r6, [r5], #1
 8004e64:	9e01      	ldr	r6, [sp, #4]
 8004e66:	9f03      	ldr	r7, [sp, #12]
 8004e68:	1bae      	subs	r6, r5, r6
 8004e6a:	42b7      	cmp	r7, r6
 8004e6c:	4602      	mov	r2, r0
 8004e6e:	460b      	mov	r3, r1
 8004e70:	d135      	bne.n	8004ede <_dtoa_r+0x6e6>
 8004e72:	f7fb fa13 	bl	800029c <__adddf3>
 8004e76:	4642      	mov	r2, r8
 8004e78:	464b      	mov	r3, r9
 8004e7a:	4606      	mov	r6, r0
 8004e7c:	460f      	mov	r7, r1
 8004e7e:	f7fb fe53 	bl	8000b28 <__aeabi_dcmpgt>
 8004e82:	b9d0      	cbnz	r0, 8004eba <_dtoa_r+0x6c2>
 8004e84:	4642      	mov	r2, r8
 8004e86:	464b      	mov	r3, r9
 8004e88:	4630      	mov	r0, r6
 8004e8a:	4639      	mov	r1, r7
 8004e8c:	f7fb fe24 	bl	8000ad8 <__aeabi_dcmpeq>
 8004e90:	b110      	cbz	r0, 8004e98 <_dtoa_r+0x6a0>
 8004e92:	f01a 0f01 	tst.w	sl, #1
 8004e96:	d110      	bne.n	8004eba <_dtoa_r+0x6c2>
 8004e98:	4620      	mov	r0, r4
 8004e9a:	ee18 1a10 	vmov	r1, s16
 8004e9e:	f000 faf3 	bl	8005488 <_Bfree>
 8004ea2:	2300      	movs	r3, #0
 8004ea4:	9800      	ldr	r0, [sp, #0]
 8004ea6:	702b      	strb	r3, [r5, #0]
 8004ea8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004eaa:	3001      	adds	r0, #1
 8004eac:	6018      	str	r0, [r3, #0]
 8004eae:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	f43f acf1 	beq.w	8004898 <_dtoa_r+0xa0>
 8004eb6:	601d      	str	r5, [r3, #0]
 8004eb8:	e4ee      	b.n	8004898 <_dtoa_r+0xa0>
 8004eba:	9f00      	ldr	r7, [sp, #0]
 8004ebc:	462b      	mov	r3, r5
 8004ebe:	461d      	mov	r5, r3
 8004ec0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004ec4:	2a39      	cmp	r2, #57	; 0x39
 8004ec6:	d106      	bne.n	8004ed6 <_dtoa_r+0x6de>
 8004ec8:	9a01      	ldr	r2, [sp, #4]
 8004eca:	429a      	cmp	r2, r3
 8004ecc:	d1f7      	bne.n	8004ebe <_dtoa_r+0x6c6>
 8004ece:	9901      	ldr	r1, [sp, #4]
 8004ed0:	2230      	movs	r2, #48	; 0x30
 8004ed2:	3701      	adds	r7, #1
 8004ed4:	700a      	strb	r2, [r1, #0]
 8004ed6:	781a      	ldrb	r2, [r3, #0]
 8004ed8:	3201      	adds	r2, #1
 8004eda:	701a      	strb	r2, [r3, #0]
 8004edc:	e790      	b.n	8004e00 <_dtoa_r+0x608>
 8004ede:	4ba6      	ldr	r3, [pc, #664]	; (8005178 <_dtoa_r+0x980>)
 8004ee0:	2200      	movs	r2, #0
 8004ee2:	f7fb fb91 	bl	8000608 <__aeabi_dmul>
 8004ee6:	2200      	movs	r2, #0
 8004ee8:	2300      	movs	r3, #0
 8004eea:	4606      	mov	r6, r0
 8004eec:	460f      	mov	r7, r1
 8004eee:	f7fb fdf3 	bl	8000ad8 <__aeabi_dcmpeq>
 8004ef2:	2800      	cmp	r0, #0
 8004ef4:	d09d      	beq.n	8004e32 <_dtoa_r+0x63a>
 8004ef6:	e7cf      	b.n	8004e98 <_dtoa_r+0x6a0>
 8004ef8:	9a08      	ldr	r2, [sp, #32]
 8004efa:	2a00      	cmp	r2, #0
 8004efc:	f000 80d7 	beq.w	80050ae <_dtoa_r+0x8b6>
 8004f00:	9a06      	ldr	r2, [sp, #24]
 8004f02:	2a01      	cmp	r2, #1
 8004f04:	f300 80ba 	bgt.w	800507c <_dtoa_r+0x884>
 8004f08:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004f0a:	2a00      	cmp	r2, #0
 8004f0c:	f000 80b2 	beq.w	8005074 <_dtoa_r+0x87c>
 8004f10:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8004f14:	9e07      	ldr	r6, [sp, #28]
 8004f16:	9d04      	ldr	r5, [sp, #16]
 8004f18:	9a04      	ldr	r2, [sp, #16]
 8004f1a:	441a      	add	r2, r3
 8004f1c:	9204      	str	r2, [sp, #16]
 8004f1e:	9a05      	ldr	r2, [sp, #20]
 8004f20:	2101      	movs	r1, #1
 8004f22:	441a      	add	r2, r3
 8004f24:	4620      	mov	r0, r4
 8004f26:	9205      	str	r2, [sp, #20]
 8004f28:	f000 fb66 	bl	80055f8 <__i2b>
 8004f2c:	4607      	mov	r7, r0
 8004f2e:	2d00      	cmp	r5, #0
 8004f30:	dd0c      	ble.n	8004f4c <_dtoa_r+0x754>
 8004f32:	9b05      	ldr	r3, [sp, #20]
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	dd09      	ble.n	8004f4c <_dtoa_r+0x754>
 8004f38:	42ab      	cmp	r3, r5
 8004f3a:	9a04      	ldr	r2, [sp, #16]
 8004f3c:	bfa8      	it	ge
 8004f3e:	462b      	movge	r3, r5
 8004f40:	1ad2      	subs	r2, r2, r3
 8004f42:	9204      	str	r2, [sp, #16]
 8004f44:	9a05      	ldr	r2, [sp, #20]
 8004f46:	1aed      	subs	r5, r5, r3
 8004f48:	1ad3      	subs	r3, r2, r3
 8004f4a:	9305      	str	r3, [sp, #20]
 8004f4c:	9b07      	ldr	r3, [sp, #28]
 8004f4e:	b31b      	cbz	r3, 8004f98 <_dtoa_r+0x7a0>
 8004f50:	9b08      	ldr	r3, [sp, #32]
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	f000 80af 	beq.w	80050b6 <_dtoa_r+0x8be>
 8004f58:	2e00      	cmp	r6, #0
 8004f5a:	dd13      	ble.n	8004f84 <_dtoa_r+0x78c>
 8004f5c:	4639      	mov	r1, r7
 8004f5e:	4632      	mov	r2, r6
 8004f60:	4620      	mov	r0, r4
 8004f62:	f000 fc09 	bl	8005778 <__pow5mult>
 8004f66:	ee18 2a10 	vmov	r2, s16
 8004f6a:	4601      	mov	r1, r0
 8004f6c:	4607      	mov	r7, r0
 8004f6e:	4620      	mov	r0, r4
 8004f70:	f000 fb58 	bl	8005624 <__multiply>
 8004f74:	ee18 1a10 	vmov	r1, s16
 8004f78:	4680      	mov	r8, r0
 8004f7a:	4620      	mov	r0, r4
 8004f7c:	f000 fa84 	bl	8005488 <_Bfree>
 8004f80:	ee08 8a10 	vmov	s16, r8
 8004f84:	9b07      	ldr	r3, [sp, #28]
 8004f86:	1b9a      	subs	r2, r3, r6
 8004f88:	d006      	beq.n	8004f98 <_dtoa_r+0x7a0>
 8004f8a:	ee18 1a10 	vmov	r1, s16
 8004f8e:	4620      	mov	r0, r4
 8004f90:	f000 fbf2 	bl	8005778 <__pow5mult>
 8004f94:	ee08 0a10 	vmov	s16, r0
 8004f98:	2101      	movs	r1, #1
 8004f9a:	4620      	mov	r0, r4
 8004f9c:	f000 fb2c 	bl	80055f8 <__i2b>
 8004fa0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	4606      	mov	r6, r0
 8004fa6:	f340 8088 	ble.w	80050ba <_dtoa_r+0x8c2>
 8004faa:	461a      	mov	r2, r3
 8004fac:	4601      	mov	r1, r0
 8004fae:	4620      	mov	r0, r4
 8004fb0:	f000 fbe2 	bl	8005778 <__pow5mult>
 8004fb4:	9b06      	ldr	r3, [sp, #24]
 8004fb6:	2b01      	cmp	r3, #1
 8004fb8:	4606      	mov	r6, r0
 8004fba:	f340 8081 	ble.w	80050c0 <_dtoa_r+0x8c8>
 8004fbe:	f04f 0800 	mov.w	r8, #0
 8004fc2:	6933      	ldr	r3, [r6, #16]
 8004fc4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8004fc8:	6918      	ldr	r0, [r3, #16]
 8004fca:	f000 fac5 	bl	8005558 <__hi0bits>
 8004fce:	f1c0 0020 	rsb	r0, r0, #32
 8004fd2:	9b05      	ldr	r3, [sp, #20]
 8004fd4:	4418      	add	r0, r3
 8004fd6:	f010 001f 	ands.w	r0, r0, #31
 8004fda:	f000 8092 	beq.w	8005102 <_dtoa_r+0x90a>
 8004fde:	f1c0 0320 	rsb	r3, r0, #32
 8004fe2:	2b04      	cmp	r3, #4
 8004fe4:	f340 808a 	ble.w	80050fc <_dtoa_r+0x904>
 8004fe8:	f1c0 001c 	rsb	r0, r0, #28
 8004fec:	9b04      	ldr	r3, [sp, #16]
 8004fee:	4403      	add	r3, r0
 8004ff0:	9304      	str	r3, [sp, #16]
 8004ff2:	9b05      	ldr	r3, [sp, #20]
 8004ff4:	4403      	add	r3, r0
 8004ff6:	4405      	add	r5, r0
 8004ff8:	9305      	str	r3, [sp, #20]
 8004ffa:	9b04      	ldr	r3, [sp, #16]
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	dd07      	ble.n	8005010 <_dtoa_r+0x818>
 8005000:	ee18 1a10 	vmov	r1, s16
 8005004:	461a      	mov	r2, r3
 8005006:	4620      	mov	r0, r4
 8005008:	f000 fc10 	bl	800582c <__lshift>
 800500c:	ee08 0a10 	vmov	s16, r0
 8005010:	9b05      	ldr	r3, [sp, #20]
 8005012:	2b00      	cmp	r3, #0
 8005014:	dd05      	ble.n	8005022 <_dtoa_r+0x82a>
 8005016:	4631      	mov	r1, r6
 8005018:	461a      	mov	r2, r3
 800501a:	4620      	mov	r0, r4
 800501c:	f000 fc06 	bl	800582c <__lshift>
 8005020:	4606      	mov	r6, r0
 8005022:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005024:	2b00      	cmp	r3, #0
 8005026:	d06e      	beq.n	8005106 <_dtoa_r+0x90e>
 8005028:	ee18 0a10 	vmov	r0, s16
 800502c:	4631      	mov	r1, r6
 800502e:	f000 fc6d 	bl	800590c <__mcmp>
 8005032:	2800      	cmp	r0, #0
 8005034:	da67      	bge.n	8005106 <_dtoa_r+0x90e>
 8005036:	9b00      	ldr	r3, [sp, #0]
 8005038:	3b01      	subs	r3, #1
 800503a:	ee18 1a10 	vmov	r1, s16
 800503e:	9300      	str	r3, [sp, #0]
 8005040:	220a      	movs	r2, #10
 8005042:	2300      	movs	r3, #0
 8005044:	4620      	mov	r0, r4
 8005046:	f000 fa41 	bl	80054cc <__multadd>
 800504a:	9b08      	ldr	r3, [sp, #32]
 800504c:	ee08 0a10 	vmov	s16, r0
 8005050:	2b00      	cmp	r3, #0
 8005052:	f000 81b1 	beq.w	80053b8 <_dtoa_r+0xbc0>
 8005056:	2300      	movs	r3, #0
 8005058:	4639      	mov	r1, r7
 800505a:	220a      	movs	r2, #10
 800505c:	4620      	mov	r0, r4
 800505e:	f000 fa35 	bl	80054cc <__multadd>
 8005062:	9b02      	ldr	r3, [sp, #8]
 8005064:	2b00      	cmp	r3, #0
 8005066:	4607      	mov	r7, r0
 8005068:	f300 808e 	bgt.w	8005188 <_dtoa_r+0x990>
 800506c:	9b06      	ldr	r3, [sp, #24]
 800506e:	2b02      	cmp	r3, #2
 8005070:	dc51      	bgt.n	8005116 <_dtoa_r+0x91e>
 8005072:	e089      	b.n	8005188 <_dtoa_r+0x990>
 8005074:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005076:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800507a:	e74b      	b.n	8004f14 <_dtoa_r+0x71c>
 800507c:	9b03      	ldr	r3, [sp, #12]
 800507e:	1e5e      	subs	r6, r3, #1
 8005080:	9b07      	ldr	r3, [sp, #28]
 8005082:	42b3      	cmp	r3, r6
 8005084:	bfbf      	itttt	lt
 8005086:	9b07      	ldrlt	r3, [sp, #28]
 8005088:	9607      	strlt	r6, [sp, #28]
 800508a:	1af2      	sublt	r2, r6, r3
 800508c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800508e:	bfb6      	itet	lt
 8005090:	189b      	addlt	r3, r3, r2
 8005092:	1b9e      	subge	r6, r3, r6
 8005094:	930a      	strlt	r3, [sp, #40]	; 0x28
 8005096:	9b03      	ldr	r3, [sp, #12]
 8005098:	bfb8      	it	lt
 800509a:	2600      	movlt	r6, #0
 800509c:	2b00      	cmp	r3, #0
 800509e:	bfb7      	itett	lt
 80050a0:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 80050a4:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 80050a8:	1a9d      	sublt	r5, r3, r2
 80050aa:	2300      	movlt	r3, #0
 80050ac:	e734      	b.n	8004f18 <_dtoa_r+0x720>
 80050ae:	9e07      	ldr	r6, [sp, #28]
 80050b0:	9d04      	ldr	r5, [sp, #16]
 80050b2:	9f08      	ldr	r7, [sp, #32]
 80050b4:	e73b      	b.n	8004f2e <_dtoa_r+0x736>
 80050b6:	9a07      	ldr	r2, [sp, #28]
 80050b8:	e767      	b.n	8004f8a <_dtoa_r+0x792>
 80050ba:	9b06      	ldr	r3, [sp, #24]
 80050bc:	2b01      	cmp	r3, #1
 80050be:	dc18      	bgt.n	80050f2 <_dtoa_r+0x8fa>
 80050c0:	f1ba 0f00 	cmp.w	sl, #0
 80050c4:	d115      	bne.n	80050f2 <_dtoa_r+0x8fa>
 80050c6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80050ca:	b993      	cbnz	r3, 80050f2 <_dtoa_r+0x8fa>
 80050cc:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80050d0:	0d1b      	lsrs	r3, r3, #20
 80050d2:	051b      	lsls	r3, r3, #20
 80050d4:	b183      	cbz	r3, 80050f8 <_dtoa_r+0x900>
 80050d6:	9b04      	ldr	r3, [sp, #16]
 80050d8:	3301      	adds	r3, #1
 80050da:	9304      	str	r3, [sp, #16]
 80050dc:	9b05      	ldr	r3, [sp, #20]
 80050de:	3301      	adds	r3, #1
 80050e0:	9305      	str	r3, [sp, #20]
 80050e2:	f04f 0801 	mov.w	r8, #1
 80050e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	f47f af6a 	bne.w	8004fc2 <_dtoa_r+0x7ca>
 80050ee:	2001      	movs	r0, #1
 80050f0:	e76f      	b.n	8004fd2 <_dtoa_r+0x7da>
 80050f2:	f04f 0800 	mov.w	r8, #0
 80050f6:	e7f6      	b.n	80050e6 <_dtoa_r+0x8ee>
 80050f8:	4698      	mov	r8, r3
 80050fa:	e7f4      	b.n	80050e6 <_dtoa_r+0x8ee>
 80050fc:	f43f af7d 	beq.w	8004ffa <_dtoa_r+0x802>
 8005100:	4618      	mov	r0, r3
 8005102:	301c      	adds	r0, #28
 8005104:	e772      	b.n	8004fec <_dtoa_r+0x7f4>
 8005106:	9b03      	ldr	r3, [sp, #12]
 8005108:	2b00      	cmp	r3, #0
 800510a:	dc37      	bgt.n	800517c <_dtoa_r+0x984>
 800510c:	9b06      	ldr	r3, [sp, #24]
 800510e:	2b02      	cmp	r3, #2
 8005110:	dd34      	ble.n	800517c <_dtoa_r+0x984>
 8005112:	9b03      	ldr	r3, [sp, #12]
 8005114:	9302      	str	r3, [sp, #8]
 8005116:	9b02      	ldr	r3, [sp, #8]
 8005118:	b96b      	cbnz	r3, 8005136 <_dtoa_r+0x93e>
 800511a:	4631      	mov	r1, r6
 800511c:	2205      	movs	r2, #5
 800511e:	4620      	mov	r0, r4
 8005120:	f000 f9d4 	bl	80054cc <__multadd>
 8005124:	4601      	mov	r1, r0
 8005126:	4606      	mov	r6, r0
 8005128:	ee18 0a10 	vmov	r0, s16
 800512c:	f000 fbee 	bl	800590c <__mcmp>
 8005130:	2800      	cmp	r0, #0
 8005132:	f73f adbb 	bgt.w	8004cac <_dtoa_r+0x4b4>
 8005136:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005138:	9d01      	ldr	r5, [sp, #4]
 800513a:	43db      	mvns	r3, r3
 800513c:	9300      	str	r3, [sp, #0]
 800513e:	f04f 0800 	mov.w	r8, #0
 8005142:	4631      	mov	r1, r6
 8005144:	4620      	mov	r0, r4
 8005146:	f000 f99f 	bl	8005488 <_Bfree>
 800514a:	2f00      	cmp	r7, #0
 800514c:	f43f aea4 	beq.w	8004e98 <_dtoa_r+0x6a0>
 8005150:	f1b8 0f00 	cmp.w	r8, #0
 8005154:	d005      	beq.n	8005162 <_dtoa_r+0x96a>
 8005156:	45b8      	cmp	r8, r7
 8005158:	d003      	beq.n	8005162 <_dtoa_r+0x96a>
 800515a:	4641      	mov	r1, r8
 800515c:	4620      	mov	r0, r4
 800515e:	f000 f993 	bl	8005488 <_Bfree>
 8005162:	4639      	mov	r1, r7
 8005164:	4620      	mov	r0, r4
 8005166:	f000 f98f 	bl	8005488 <_Bfree>
 800516a:	e695      	b.n	8004e98 <_dtoa_r+0x6a0>
 800516c:	2600      	movs	r6, #0
 800516e:	4637      	mov	r7, r6
 8005170:	e7e1      	b.n	8005136 <_dtoa_r+0x93e>
 8005172:	9700      	str	r7, [sp, #0]
 8005174:	4637      	mov	r7, r6
 8005176:	e599      	b.n	8004cac <_dtoa_r+0x4b4>
 8005178:	40240000 	.word	0x40240000
 800517c:	9b08      	ldr	r3, [sp, #32]
 800517e:	2b00      	cmp	r3, #0
 8005180:	f000 80ca 	beq.w	8005318 <_dtoa_r+0xb20>
 8005184:	9b03      	ldr	r3, [sp, #12]
 8005186:	9302      	str	r3, [sp, #8]
 8005188:	2d00      	cmp	r5, #0
 800518a:	dd05      	ble.n	8005198 <_dtoa_r+0x9a0>
 800518c:	4639      	mov	r1, r7
 800518e:	462a      	mov	r2, r5
 8005190:	4620      	mov	r0, r4
 8005192:	f000 fb4b 	bl	800582c <__lshift>
 8005196:	4607      	mov	r7, r0
 8005198:	f1b8 0f00 	cmp.w	r8, #0
 800519c:	d05b      	beq.n	8005256 <_dtoa_r+0xa5e>
 800519e:	6879      	ldr	r1, [r7, #4]
 80051a0:	4620      	mov	r0, r4
 80051a2:	f000 f931 	bl	8005408 <_Balloc>
 80051a6:	4605      	mov	r5, r0
 80051a8:	b928      	cbnz	r0, 80051b6 <_dtoa_r+0x9be>
 80051aa:	4b87      	ldr	r3, [pc, #540]	; (80053c8 <_dtoa_r+0xbd0>)
 80051ac:	4602      	mov	r2, r0
 80051ae:	f240 21ea 	movw	r1, #746	; 0x2ea
 80051b2:	f7ff bb3b 	b.w	800482c <_dtoa_r+0x34>
 80051b6:	693a      	ldr	r2, [r7, #16]
 80051b8:	3202      	adds	r2, #2
 80051ba:	0092      	lsls	r2, r2, #2
 80051bc:	f107 010c 	add.w	r1, r7, #12
 80051c0:	300c      	adds	r0, #12
 80051c2:	f000 f913 	bl	80053ec <memcpy>
 80051c6:	2201      	movs	r2, #1
 80051c8:	4629      	mov	r1, r5
 80051ca:	4620      	mov	r0, r4
 80051cc:	f000 fb2e 	bl	800582c <__lshift>
 80051d0:	9b01      	ldr	r3, [sp, #4]
 80051d2:	f103 0901 	add.w	r9, r3, #1
 80051d6:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 80051da:	4413      	add	r3, r2
 80051dc:	9305      	str	r3, [sp, #20]
 80051de:	f00a 0301 	and.w	r3, sl, #1
 80051e2:	46b8      	mov	r8, r7
 80051e4:	9304      	str	r3, [sp, #16]
 80051e6:	4607      	mov	r7, r0
 80051e8:	4631      	mov	r1, r6
 80051ea:	ee18 0a10 	vmov	r0, s16
 80051ee:	f7ff fa75 	bl	80046dc <quorem>
 80051f2:	4641      	mov	r1, r8
 80051f4:	9002      	str	r0, [sp, #8]
 80051f6:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80051fa:	ee18 0a10 	vmov	r0, s16
 80051fe:	f000 fb85 	bl	800590c <__mcmp>
 8005202:	463a      	mov	r2, r7
 8005204:	9003      	str	r0, [sp, #12]
 8005206:	4631      	mov	r1, r6
 8005208:	4620      	mov	r0, r4
 800520a:	f000 fb9b 	bl	8005944 <__mdiff>
 800520e:	68c2      	ldr	r2, [r0, #12]
 8005210:	f109 3bff 	add.w	fp, r9, #4294967295
 8005214:	4605      	mov	r5, r0
 8005216:	bb02      	cbnz	r2, 800525a <_dtoa_r+0xa62>
 8005218:	4601      	mov	r1, r0
 800521a:	ee18 0a10 	vmov	r0, s16
 800521e:	f000 fb75 	bl	800590c <__mcmp>
 8005222:	4602      	mov	r2, r0
 8005224:	4629      	mov	r1, r5
 8005226:	4620      	mov	r0, r4
 8005228:	9207      	str	r2, [sp, #28]
 800522a:	f000 f92d 	bl	8005488 <_Bfree>
 800522e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8005232:	ea43 0102 	orr.w	r1, r3, r2
 8005236:	9b04      	ldr	r3, [sp, #16]
 8005238:	430b      	orrs	r3, r1
 800523a:	464d      	mov	r5, r9
 800523c:	d10f      	bne.n	800525e <_dtoa_r+0xa66>
 800523e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8005242:	d02a      	beq.n	800529a <_dtoa_r+0xaa2>
 8005244:	9b03      	ldr	r3, [sp, #12]
 8005246:	2b00      	cmp	r3, #0
 8005248:	dd02      	ble.n	8005250 <_dtoa_r+0xa58>
 800524a:	9b02      	ldr	r3, [sp, #8]
 800524c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8005250:	f88b a000 	strb.w	sl, [fp]
 8005254:	e775      	b.n	8005142 <_dtoa_r+0x94a>
 8005256:	4638      	mov	r0, r7
 8005258:	e7ba      	b.n	80051d0 <_dtoa_r+0x9d8>
 800525a:	2201      	movs	r2, #1
 800525c:	e7e2      	b.n	8005224 <_dtoa_r+0xa2c>
 800525e:	9b03      	ldr	r3, [sp, #12]
 8005260:	2b00      	cmp	r3, #0
 8005262:	db04      	blt.n	800526e <_dtoa_r+0xa76>
 8005264:	9906      	ldr	r1, [sp, #24]
 8005266:	430b      	orrs	r3, r1
 8005268:	9904      	ldr	r1, [sp, #16]
 800526a:	430b      	orrs	r3, r1
 800526c:	d122      	bne.n	80052b4 <_dtoa_r+0xabc>
 800526e:	2a00      	cmp	r2, #0
 8005270:	ddee      	ble.n	8005250 <_dtoa_r+0xa58>
 8005272:	ee18 1a10 	vmov	r1, s16
 8005276:	2201      	movs	r2, #1
 8005278:	4620      	mov	r0, r4
 800527a:	f000 fad7 	bl	800582c <__lshift>
 800527e:	4631      	mov	r1, r6
 8005280:	ee08 0a10 	vmov	s16, r0
 8005284:	f000 fb42 	bl	800590c <__mcmp>
 8005288:	2800      	cmp	r0, #0
 800528a:	dc03      	bgt.n	8005294 <_dtoa_r+0xa9c>
 800528c:	d1e0      	bne.n	8005250 <_dtoa_r+0xa58>
 800528e:	f01a 0f01 	tst.w	sl, #1
 8005292:	d0dd      	beq.n	8005250 <_dtoa_r+0xa58>
 8005294:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8005298:	d1d7      	bne.n	800524a <_dtoa_r+0xa52>
 800529a:	2339      	movs	r3, #57	; 0x39
 800529c:	f88b 3000 	strb.w	r3, [fp]
 80052a0:	462b      	mov	r3, r5
 80052a2:	461d      	mov	r5, r3
 80052a4:	3b01      	subs	r3, #1
 80052a6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80052aa:	2a39      	cmp	r2, #57	; 0x39
 80052ac:	d071      	beq.n	8005392 <_dtoa_r+0xb9a>
 80052ae:	3201      	adds	r2, #1
 80052b0:	701a      	strb	r2, [r3, #0]
 80052b2:	e746      	b.n	8005142 <_dtoa_r+0x94a>
 80052b4:	2a00      	cmp	r2, #0
 80052b6:	dd07      	ble.n	80052c8 <_dtoa_r+0xad0>
 80052b8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80052bc:	d0ed      	beq.n	800529a <_dtoa_r+0xaa2>
 80052be:	f10a 0301 	add.w	r3, sl, #1
 80052c2:	f88b 3000 	strb.w	r3, [fp]
 80052c6:	e73c      	b.n	8005142 <_dtoa_r+0x94a>
 80052c8:	9b05      	ldr	r3, [sp, #20]
 80052ca:	f809 ac01 	strb.w	sl, [r9, #-1]
 80052ce:	4599      	cmp	r9, r3
 80052d0:	d047      	beq.n	8005362 <_dtoa_r+0xb6a>
 80052d2:	ee18 1a10 	vmov	r1, s16
 80052d6:	2300      	movs	r3, #0
 80052d8:	220a      	movs	r2, #10
 80052da:	4620      	mov	r0, r4
 80052dc:	f000 f8f6 	bl	80054cc <__multadd>
 80052e0:	45b8      	cmp	r8, r7
 80052e2:	ee08 0a10 	vmov	s16, r0
 80052e6:	f04f 0300 	mov.w	r3, #0
 80052ea:	f04f 020a 	mov.w	r2, #10
 80052ee:	4641      	mov	r1, r8
 80052f0:	4620      	mov	r0, r4
 80052f2:	d106      	bne.n	8005302 <_dtoa_r+0xb0a>
 80052f4:	f000 f8ea 	bl	80054cc <__multadd>
 80052f8:	4680      	mov	r8, r0
 80052fa:	4607      	mov	r7, r0
 80052fc:	f109 0901 	add.w	r9, r9, #1
 8005300:	e772      	b.n	80051e8 <_dtoa_r+0x9f0>
 8005302:	f000 f8e3 	bl	80054cc <__multadd>
 8005306:	4639      	mov	r1, r7
 8005308:	4680      	mov	r8, r0
 800530a:	2300      	movs	r3, #0
 800530c:	220a      	movs	r2, #10
 800530e:	4620      	mov	r0, r4
 8005310:	f000 f8dc 	bl	80054cc <__multadd>
 8005314:	4607      	mov	r7, r0
 8005316:	e7f1      	b.n	80052fc <_dtoa_r+0xb04>
 8005318:	9b03      	ldr	r3, [sp, #12]
 800531a:	9302      	str	r3, [sp, #8]
 800531c:	9d01      	ldr	r5, [sp, #4]
 800531e:	ee18 0a10 	vmov	r0, s16
 8005322:	4631      	mov	r1, r6
 8005324:	f7ff f9da 	bl	80046dc <quorem>
 8005328:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800532c:	9b01      	ldr	r3, [sp, #4]
 800532e:	f805 ab01 	strb.w	sl, [r5], #1
 8005332:	1aea      	subs	r2, r5, r3
 8005334:	9b02      	ldr	r3, [sp, #8]
 8005336:	4293      	cmp	r3, r2
 8005338:	dd09      	ble.n	800534e <_dtoa_r+0xb56>
 800533a:	ee18 1a10 	vmov	r1, s16
 800533e:	2300      	movs	r3, #0
 8005340:	220a      	movs	r2, #10
 8005342:	4620      	mov	r0, r4
 8005344:	f000 f8c2 	bl	80054cc <__multadd>
 8005348:	ee08 0a10 	vmov	s16, r0
 800534c:	e7e7      	b.n	800531e <_dtoa_r+0xb26>
 800534e:	9b02      	ldr	r3, [sp, #8]
 8005350:	2b00      	cmp	r3, #0
 8005352:	bfc8      	it	gt
 8005354:	461d      	movgt	r5, r3
 8005356:	9b01      	ldr	r3, [sp, #4]
 8005358:	bfd8      	it	le
 800535a:	2501      	movle	r5, #1
 800535c:	441d      	add	r5, r3
 800535e:	f04f 0800 	mov.w	r8, #0
 8005362:	ee18 1a10 	vmov	r1, s16
 8005366:	2201      	movs	r2, #1
 8005368:	4620      	mov	r0, r4
 800536a:	f000 fa5f 	bl	800582c <__lshift>
 800536e:	4631      	mov	r1, r6
 8005370:	ee08 0a10 	vmov	s16, r0
 8005374:	f000 faca 	bl	800590c <__mcmp>
 8005378:	2800      	cmp	r0, #0
 800537a:	dc91      	bgt.n	80052a0 <_dtoa_r+0xaa8>
 800537c:	d102      	bne.n	8005384 <_dtoa_r+0xb8c>
 800537e:	f01a 0f01 	tst.w	sl, #1
 8005382:	d18d      	bne.n	80052a0 <_dtoa_r+0xaa8>
 8005384:	462b      	mov	r3, r5
 8005386:	461d      	mov	r5, r3
 8005388:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800538c:	2a30      	cmp	r2, #48	; 0x30
 800538e:	d0fa      	beq.n	8005386 <_dtoa_r+0xb8e>
 8005390:	e6d7      	b.n	8005142 <_dtoa_r+0x94a>
 8005392:	9a01      	ldr	r2, [sp, #4]
 8005394:	429a      	cmp	r2, r3
 8005396:	d184      	bne.n	80052a2 <_dtoa_r+0xaaa>
 8005398:	9b00      	ldr	r3, [sp, #0]
 800539a:	3301      	adds	r3, #1
 800539c:	9300      	str	r3, [sp, #0]
 800539e:	2331      	movs	r3, #49	; 0x31
 80053a0:	7013      	strb	r3, [r2, #0]
 80053a2:	e6ce      	b.n	8005142 <_dtoa_r+0x94a>
 80053a4:	4b09      	ldr	r3, [pc, #36]	; (80053cc <_dtoa_r+0xbd4>)
 80053a6:	f7ff ba95 	b.w	80048d4 <_dtoa_r+0xdc>
 80053aa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	f47f aa6e 	bne.w	800488e <_dtoa_r+0x96>
 80053b2:	4b07      	ldr	r3, [pc, #28]	; (80053d0 <_dtoa_r+0xbd8>)
 80053b4:	f7ff ba8e 	b.w	80048d4 <_dtoa_r+0xdc>
 80053b8:	9b02      	ldr	r3, [sp, #8]
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	dcae      	bgt.n	800531c <_dtoa_r+0xb24>
 80053be:	9b06      	ldr	r3, [sp, #24]
 80053c0:	2b02      	cmp	r3, #2
 80053c2:	f73f aea8 	bgt.w	8005116 <_dtoa_r+0x91e>
 80053c6:	e7a9      	b.n	800531c <_dtoa_r+0xb24>
 80053c8:	0800691f 	.word	0x0800691f
 80053cc:	0800687c 	.word	0x0800687c
 80053d0:	080068a0 	.word	0x080068a0

080053d4 <_localeconv_r>:
 80053d4:	4800      	ldr	r0, [pc, #0]	; (80053d8 <_localeconv_r+0x4>)
 80053d6:	4770      	bx	lr
 80053d8:	20000160 	.word	0x20000160

080053dc <malloc>:
 80053dc:	4b02      	ldr	r3, [pc, #8]	; (80053e8 <malloc+0xc>)
 80053de:	4601      	mov	r1, r0
 80053e0:	6818      	ldr	r0, [r3, #0]
 80053e2:	f000 bc17 	b.w	8005c14 <_malloc_r>
 80053e6:	bf00      	nop
 80053e8:	2000000c 	.word	0x2000000c

080053ec <memcpy>:
 80053ec:	440a      	add	r2, r1
 80053ee:	4291      	cmp	r1, r2
 80053f0:	f100 33ff 	add.w	r3, r0, #4294967295
 80053f4:	d100      	bne.n	80053f8 <memcpy+0xc>
 80053f6:	4770      	bx	lr
 80053f8:	b510      	push	{r4, lr}
 80053fa:	f811 4b01 	ldrb.w	r4, [r1], #1
 80053fe:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005402:	4291      	cmp	r1, r2
 8005404:	d1f9      	bne.n	80053fa <memcpy+0xe>
 8005406:	bd10      	pop	{r4, pc}

08005408 <_Balloc>:
 8005408:	b570      	push	{r4, r5, r6, lr}
 800540a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800540c:	4604      	mov	r4, r0
 800540e:	460d      	mov	r5, r1
 8005410:	b976      	cbnz	r6, 8005430 <_Balloc+0x28>
 8005412:	2010      	movs	r0, #16
 8005414:	f7ff ffe2 	bl	80053dc <malloc>
 8005418:	4602      	mov	r2, r0
 800541a:	6260      	str	r0, [r4, #36]	; 0x24
 800541c:	b920      	cbnz	r0, 8005428 <_Balloc+0x20>
 800541e:	4b18      	ldr	r3, [pc, #96]	; (8005480 <_Balloc+0x78>)
 8005420:	4818      	ldr	r0, [pc, #96]	; (8005484 <_Balloc+0x7c>)
 8005422:	2166      	movs	r1, #102	; 0x66
 8005424:	f000 fc7a 	bl	8005d1c <__assert_func>
 8005428:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800542c:	6006      	str	r6, [r0, #0]
 800542e:	60c6      	str	r6, [r0, #12]
 8005430:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8005432:	68f3      	ldr	r3, [r6, #12]
 8005434:	b183      	cbz	r3, 8005458 <_Balloc+0x50>
 8005436:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005438:	68db      	ldr	r3, [r3, #12]
 800543a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800543e:	b9b8      	cbnz	r0, 8005470 <_Balloc+0x68>
 8005440:	2101      	movs	r1, #1
 8005442:	fa01 f605 	lsl.w	r6, r1, r5
 8005446:	1d72      	adds	r2, r6, #5
 8005448:	0092      	lsls	r2, r2, #2
 800544a:	4620      	mov	r0, r4
 800544c:	f000 fb60 	bl	8005b10 <_calloc_r>
 8005450:	b160      	cbz	r0, 800546c <_Balloc+0x64>
 8005452:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005456:	e00e      	b.n	8005476 <_Balloc+0x6e>
 8005458:	2221      	movs	r2, #33	; 0x21
 800545a:	2104      	movs	r1, #4
 800545c:	4620      	mov	r0, r4
 800545e:	f000 fb57 	bl	8005b10 <_calloc_r>
 8005462:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005464:	60f0      	str	r0, [r6, #12]
 8005466:	68db      	ldr	r3, [r3, #12]
 8005468:	2b00      	cmp	r3, #0
 800546a:	d1e4      	bne.n	8005436 <_Balloc+0x2e>
 800546c:	2000      	movs	r0, #0
 800546e:	bd70      	pop	{r4, r5, r6, pc}
 8005470:	6802      	ldr	r2, [r0, #0]
 8005472:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005476:	2300      	movs	r3, #0
 8005478:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800547c:	e7f7      	b.n	800546e <_Balloc+0x66>
 800547e:	bf00      	nop
 8005480:	080068ad 	.word	0x080068ad
 8005484:	08006930 	.word	0x08006930

08005488 <_Bfree>:
 8005488:	b570      	push	{r4, r5, r6, lr}
 800548a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800548c:	4605      	mov	r5, r0
 800548e:	460c      	mov	r4, r1
 8005490:	b976      	cbnz	r6, 80054b0 <_Bfree+0x28>
 8005492:	2010      	movs	r0, #16
 8005494:	f7ff ffa2 	bl	80053dc <malloc>
 8005498:	4602      	mov	r2, r0
 800549a:	6268      	str	r0, [r5, #36]	; 0x24
 800549c:	b920      	cbnz	r0, 80054a8 <_Bfree+0x20>
 800549e:	4b09      	ldr	r3, [pc, #36]	; (80054c4 <_Bfree+0x3c>)
 80054a0:	4809      	ldr	r0, [pc, #36]	; (80054c8 <_Bfree+0x40>)
 80054a2:	218a      	movs	r1, #138	; 0x8a
 80054a4:	f000 fc3a 	bl	8005d1c <__assert_func>
 80054a8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80054ac:	6006      	str	r6, [r0, #0]
 80054ae:	60c6      	str	r6, [r0, #12]
 80054b0:	b13c      	cbz	r4, 80054c2 <_Bfree+0x3a>
 80054b2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80054b4:	6862      	ldr	r2, [r4, #4]
 80054b6:	68db      	ldr	r3, [r3, #12]
 80054b8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80054bc:	6021      	str	r1, [r4, #0]
 80054be:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80054c2:	bd70      	pop	{r4, r5, r6, pc}
 80054c4:	080068ad 	.word	0x080068ad
 80054c8:	08006930 	.word	0x08006930

080054cc <__multadd>:
 80054cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80054d0:	690d      	ldr	r5, [r1, #16]
 80054d2:	4607      	mov	r7, r0
 80054d4:	460c      	mov	r4, r1
 80054d6:	461e      	mov	r6, r3
 80054d8:	f101 0c14 	add.w	ip, r1, #20
 80054dc:	2000      	movs	r0, #0
 80054de:	f8dc 3000 	ldr.w	r3, [ip]
 80054e2:	b299      	uxth	r1, r3
 80054e4:	fb02 6101 	mla	r1, r2, r1, r6
 80054e8:	0c1e      	lsrs	r6, r3, #16
 80054ea:	0c0b      	lsrs	r3, r1, #16
 80054ec:	fb02 3306 	mla	r3, r2, r6, r3
 80054f0:	b289      	uxth	r1, r1
 80054f2:	3001      	adds	r0, #1
 80054f4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80054f8:	4285      	cmp	r5, r0
 80054fa:	f84c 1b04 	str.w	r1, [ip], #4
 80054fe:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8005502:	dcec      	bgt.n	80054de <__multadd+0x12>
 8005504:	b30e      	cbz	r6, 800554a <__multadd+0x7e>
 8005506:	68a3      	ldr	r3, [r4, #8]
 8005508:	42ab      	cmp	r3, r5
 800550a:	dc19      	bgt.n	8005540 <__multadd+0x74>
 800550c:	6861      	ldr	r1, [r4, #4]
 800550e:	4638      	mov	r0, r7
 8005510:	3101      	adds	r1, #1
 8005512:	f7ff ff79 	bl	8005408 <_Balloc>
 8005516:	4680      	mov	r8, r0
 8005518:	b928      	cbnz	r0, 8005526 <__multadd+0x5a>
 800551a:	4602      	mov	r2, r0
 800551c:	4b0c      	ldr	r3, [pc, #48]	; (8005550 <__multadd+0x84>)
 800551e:	480d      	ldr	r0, [pc, #52]	; (8005554 <__multadd+0x88>)
 8005520:	21b5      	movs	r1, #181	; 0xb5
 8005522:	f000 fbfb 	bl	8005d1c <__assert_func>
 8005526:	6922      	ldr	r2, [r4, #16]
 8005528:	3202      	adds	r2, #2
 800552a:	f104 010c 	add.w	r1, r4, #12
 800552e:	0092      	lsls	r2, r2, #2
 8005530:	300c      	adds	r0, #12
 8005532:	f7ff ff5b 	bl	80053ec <memcpy>
 8005536:	4621      	mov	r1, r4
 8005538:	4638      	mov	r0, r7
 800553a:	f7ff ffa5 	bl	8005488 <_Bfree>
 800553e:	4644      	mov	r4, r8
 8005540:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005544:	3501      	adds	r5, #1
 8005546:	615e      	str	r6, [r3, #20]
 8005548:	6125      	str	r5, [r4, #16]
 800554a:	4620      	mov	r0, r4
 800554c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005550:	0800691f 	.word	0x0800691f
 8005554:	08006930 	.word	0x08006930

08005558 <__hi0bits>:
 8005558:	0c03      	lsrs	r3, r0, #16
 800555a:	041b      	lsls	r3, r3, #16
 800555c:	b9d3      	cbnz	r3, 8005594 <__hi0bits+0x3c>
 800555e:	0400      	lsls	r0, r0, #16
 8005560:	2310      	movs	r3, #16
 8005562:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8005566:	bf04      	itt	eq
 8005568:	0200      	lsleq	r0, r0, #8
 800556a:	3308      	addeq	r3, #8
 800556c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8005570:	bf04      	itt	eq
 8005572:	0100      	lsleq	r0, r0, #4
 8005574:	3304      	addeq	r3, #4
 8005576:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800557a:	bf04      	itt	eq
 800557c:	0080      	lsleq	r0, r0, #2
 800557e:	3302      	addeq	r3, #2
 8005580:	2800      	cmp	r0, #0
 8005582:	db05      	blt.n	8005590 <__hi0bits+0x38>
 8005584:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8005588:	f103 0301 	add.w	r3, r3, #1
 800558c:	bf08      	it	eq
 800558e:	2320      	moveq	r3, #32
 8005590:	4618      	mov	r0, r3
 8005592:	4770      	bx	lr
 8005594:	2300      	movs	r3, #0
 8005596:	e7e4      	b.n	8005562 <__hi0bits+0xa>

08005598 <__lo0bits>:
 8005598:	6803      	ldr	r3, [r0, #0]
 800559a:	f013 0207 	ands.w	r2, r3, #7
 800559e:	4601      	mov	r1, r0
 80055a0:	d00b      	beq.n	80055ba <__lo0bits+0x22>
 80055a2:	07da      	lsls	r2, r3, #31
 80055a4:	d423      	bmi.n	80055ee <__lo0bits+0x56>
 80055a6:	0798      	lsls	r0, r3, #30
 80055a8:	bf49      	itett	mi
 80055aa:	085b      	lsrmi	r3, r3, #1
 80055ac:	089b      	lsrpl	r3, r3, #2
 80055ae:	2001      	movmi	r0, #1
 80055b0:	600b      	strmi	r3, [r1, #0]
 80055b2:	bf5c      	itt	pl
 80055b4:	600b      	strpl	r3, [r1, #0]
 80055b6:	2002      	movpl	r0, #2
 80055b8:	4770      	bx	lr
 80055ba:	b298      	uxth	r0, r3
 80055bc:	b9a8      	cbnz	r0, 80055ea <__lo0bits+0x52>
 80055be:	0c1b      	lsrs	r3, r3, #16
 80055c0:	2010      	movs	r0, #16
 80055c2:	b2da      	uxtb	r2, r3
 80055c4:	b90a      	cbnz	r2, 80055ca <__lo0bits+0x32>
 80055c6:	3008      	adds	r0, #8
 80055c8:	0a1b      	lsrs	r3, r3, #8
 80055ca:	071a      	lsls	r2, r3, #28
 80055cc:	bf04      	itt	eq
 80055ce:	091b      	lsreq	r3, r3, #4
 80055d0:	3004      	addeq	r0, #4
 80055d2:	079a      	lsls	r2, r3, #30
 80055d4:	bf04      	itt	eq
 80055d6:	089b      	lsreq	r3, r3, #2
 80055d8:	3002      	addeq	r0, #2
 80055da:	07da      	lsls	r2, r3, #31
 80055dc:	d403      	bmi.n	80055e6 <__lo0bits+0x4e>
 80055de:	085b      	lsrs	r3, r3, #1
 80055e0:	f100 0001 	add.w	r0, r0, #1
 80055e4:	d005      	beq.n	80055f2 <__lo0bits+0x5a>
 80055e6:	600b      	str	r3, [r1, #0]
 80055e8:	4770      	bx	lr
 80055ea:	4610      	mov	r0, r2
 80055ec:	e7e9      	b.n	80055c2 <__lo0bits+0x2a>
 80055ee:	2000      	movs	r0, #0
 80055f0:	4770      	bx	lr
 80055f2:	2020      	movs	r0, #32
 80055f4:	4770      	bx	lr
	...

080055f8 <__i2b>:
 80055f8:	b510      	push	{r4, lr}
 80055fa:	460c      	mov	r4, r1
 80055fc:	2101      	movs	r1, #1
 80055fe:	f7ff ff03 	bl	8005408 <_Balloc>
 8005602:	4602      	mov	r2, r0
 8005604:	b928      	cbnz	r0, 8005612 <__i2b+0x1a>
 8005606:	4b05      	ldr	r3, [pc, #20]	; (800561c <__i2b+0x24>)
 8005608:	4805      	ldr	r0, [pc, #20]	; (8005620 <__i2b+0x28>)
 800560a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800560e:	f000 fb85 	bl	8005d1c <__assert_func>
 8005612:	2301      	movs	r3, #1
 8005614:	6144      	str	r4, [r0, #20]
 8005616:	6103      	str	r3, [r0, #16]
 8005618:	bd10      	pop	{r4, pc}
 800561a:	bf00      	nop
 800561c:	0800691f 	.word	0x0800691f
 8005620:	08006930 	.word	0x08006930

08005624 <__multiply>:
 8005624:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005628:	4691      	mov	r9, r2
 800562a:	690a      	ldr	r2, [r1, #16]
 800562c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8005630:	429a      	cmp	r2, r3
 8005632:	bfb8      	it	lt
 8005634:	460b      	movlt	r3, r1
 8005636:	460c      	mov	r4, r1
 8005638:	bfbc      	itt	lt
 800563a:	464c      	movlt	r4, r9
 800563c:	4699      	movlt	r9, r3
 800563e:	6927      	ldr	r7, [r4, #16]
 8005640:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8005644:	68a3      	ldr	r3, [r4, #8]
 8005646:	6861      	ldr	r1, [r4, #4]
 8005648:	eb07 060a 	add.w	r6, r7, sl
 800564c:	42b3      	cmp	r3, r6
 800564e:	b085      	sub	sp, #20
 8005650:	bfb8      	it	lt
 8005652:	3101      	addlt	r1, #1
 8005654:	f7ff fed8 	bl	8005408 <_Balloc>
 8005658:	b930      	cbnz	r0, 8005668 <__multiply+0x44>
 800565a:	4602      	mov	r2, r0
 800565c:	4b44      	ldr	r3, [pc, #272]	; (8005770 <__multiply+0x14c>)
 800565e:	4845      	ldr	r0, [pc, #276]	; (8005774 <__multiply+0x150>)
 8005660:	f240 115d 	movw	r1, #349	; 0x15d
 8005664:	f000 fb5a 	bl	8005d1c <__assert_func>
 8005668:	f100 0514 	add.w	r5, r0, #20
 800566c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8005670:	462b      	mov	r3, r5
 8005672:	2200      	movs	r2, #0
 8005674:	4543      	cmp	r3, r8
 8005676:	d321      	bcc.n	80056bc <__multiply+0x98>
 8005678:	f104 0314 	add.w	r3, r4, #20
 800567c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8005680:	f109 0314 	add.w	r3, r9, #20
 8005684:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8005688:	9202      	str	r2, [sp, #8]
 800568a:	1b3a      	subs	r2, r7, r4
 800568c:	3a15      	subs	r2, #21
 800568e:	f022 0203 	bic.w	r2, r2, #3
 8005692:	3204      	adds	r2, #4
 8005694:	f104 0115 	add.w	r1, r4, #21
 8005698:	428f      	cmp	r7, r1
 800569a:	bf38      	it	cc
 800569c:	2204      	movcc	r2, #4
 800569e:	9201      	str	r2, [sp, #4]
 80056a0:	9a02      	ldr	r2, [sp, #8]
 80056a2:	9303      	str	r3, [sp, #12]
 80056a4:	429a      	cmp	r2, r3
 80056a6:	d80c      	bhi.n	80056c2 <__multiply+0x9e>
 80056a8:	2e00      	cmp	r6, #0
 80056aa:	dd03      	ble.n	80056b4 <__multiply+0x90>
 80056ac:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d05a      	beq.n	800576a <__multiply+0x146>
 80056b4:	6106      	str	r6, [r0, #16]
 80056b6:	b005      	add	sp, #20
 80056b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80056bc:	f843 2b04 	str.w	r2, [r3], #4
 80056c0:	e7d8      	b.n	8005674 <__multiply+0x50>
 80056c2:	f8b3 a000 	ldrh.w	sl, [r3]
 80056c6:	f1ba 0f00 	cmp.w	sl, #0
 80056ca:	d024      	beq.n	8005716 <__multiply+0xf2>
 80056cc:	f104 0e14 	add.w	lr, r4, #20
 80056d0:	46a9      	mov	r9, r5
 80056d2:	f04f 0c00 	mov.w	ip, #0
 80056d6:	f85e 2b04 	ldr.w	r2, [lr], #4
 80056da:	f8d9 1000 	ldr.w	r1, [r9]
 80056de:	fa1f fb82 	uxth.w	fp, r2
 80056e2:	b289      	uxth	r1, r1
 80056e4:	fb0a 110b 	mla	r1, sl, fp, r1
 80056e8:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80056ec:	f8d9 2000 	ldr.w	r2, [r9]
 80056f0:	4461      	add	r1, ip
 80056f2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80056f6:	fb0a c20b 	mla	r2, sl, fp, ip
 80056fa:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80056fe:	b289      	uxth	r1, r1
 8005700:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8005704:	4577      	cmp	r7, lr
 8005706:	f849 1b04 	str.w	r1, [r9], #4
 800570a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800570e:	d8e2      	bhi.n	80056d6 <__multiply+0xb2>
 8005710:	9a01      	ldr	r2, [sp, #4]
 8005712:	f845 c002 	str.w	ip, [r5, r2]
 8005716:	9a03      	ldr	r2, [sp, #12]
 8005718:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800571c:	3304      	adds	r3, #4
 800571e:	f1b9 0f00 	cmp.w	r9, #0
 8005722:	d020      	beq.n	8005766 <__multiply+0x142>
 8005724:	6829      	ldr	r1, [r5, #0]
 8005726:	f104 0c14 	add.w	ip, r4, #20
 800572a:	46ae      	mov	lr, r5
 800572c:	f04f 0a00 	mov.w	sl, #0
 8005730:	f8bc b000 	ldrh.w	fp, [ip]
 8005734:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8005738:	fb09 220b 	mla	r2, r9, fp, r2
 800573c:	4492      	add	sl, r2
 800573e:	b289      	uxth	r1, r1
 8005740:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8005744:	f84e 1b04 	str.w	r1, [lr], #4
 8005748:	f85c 2b04 	ldr.w	r2, [ip], #4
 800574c:	f8be 1000 	ldrh.w	r1, [lr]
 8005750:	0c12      	lsrs	r2, r2, #16
 8005752:	fb09 1102 	mla	r1, r9, r2, r1
 8005756:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800575a:	4567      	cmp	r7, ip
 800575c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8005760:	d8e6      	bhi.n	8005730 <__multiply+0x10c>
 8005762:	9a01      	ldr	r2, [sp, #4]
 8005764:	50a9      	str	r1, [r5, r2]
 8005766:	3504      	adds	r5, #4
 8005768:	e79a      	b.n	80056a0 <__multiply+0x7c>
 800576a:	3e01      	subs	r6, #1
 800576c:	e79c      	b.n	80056a8 <__multiply+0x84>
 800576e:	bf00      	nop
 8005770:	0800691f 	.word	0x0800691f
 8005774:	08006930 	.word	0x08006930

08005778 <__pow5mult>:
 8005778:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800577c:	4615      	mov	r5, r2
 800577e:	f012 0203 	ands.w	r2, r2, #3
 8005782:	4606      	mov	r6, r0
 8005784:	460f      	mov	r7, r1
 8005786:	d007      	beq.n	8005798 <__pow5mult+0x20>
 8005788:	4c25      	ldr	r4, [pc, #148]	; (8005820 <__pow5mult+0xa8>)
 800578a:	3a01      	subs	r2, #1
 800578c:	2300      	movs	r3, #0
 800578e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005792:	f7ff fe9b 	bl	80054cc <__multadd>
 8005796:	4607      	mov	r7, r0
 8005798:	10ad      	asrs	r5, r5, #2
 800579a:	d03d      	beq.n	8005818 <__pow5mult+0xa0>
 800579c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800579e:	b97c      	cbnz	r4, 80057c0 <__pow5mult+0x48>
 80057a0:	2010      	movs	r0, #16
 80057a2:	f7ff fe1b 	bl	80053dc <malloc>
 80057a6:	4602      	mov	r2, r0
 80057a8:	6270      	str	r0, [r6, #36]	; 0x24
 80057aa:	b928      	cbnz	r0, 80057b8 <__pow5mult+0x40>
 80057ac:	4b1d      	ldr	r3, [pc, #116]	; (8005824 <__pow5mult+0xac>)
 80057ae:	481e      	ldr	r0, [pc, #120]	; (8005828 <__pow5mult+0xb0>)
 80057b0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80057b4:	f000 fab2 	bl	8005d1c <__assert_func>
 80057b8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80057bc:	6004      	str	r4, [r0, #0]
 80057be:	60c4      	str	r4, [r0, #12]
 80057c0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80057c4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80057c8:	b94c      	cbnz	r4, 80057de <__pow5mult+0x66>
 80057ca:	f240 2171 	movw	r1, #625	; 0x271
 80057ce:	4630      	mov	r0, r6
 80057d0:	f7ff ff12 	bl	80055f8 <__i2b>
 80057d4:	2300      	movs	r3, #0
 80057d6:	f8c8 0008 	str.w	r0, [r8, #8]
 80057da:	4604      	mov	r4, r0
 80057dc:	6003      	str	r3, [r0, #0]
 80057de:	f04f 0900 	mov.w	r9, #0
 80057e2:	07eb      	lsls	r3, r5, #31
 80057e4:	d50a      	bpl.n	80057fc <__pow5mult+0x84>
 80057e6:	4639      	mov	r1, r7
 80057e8:	4622      	mov	r2, r4
 80057ea:	4630      	mov	r0, r6
 80057ec:	f7ff ff1a 	bl	8005624 <__multiply>
 80057f0:	4639      	mov	r1, r7
 80057f2:	4680      	mov	r8, r0
 80057f4:	4630      	mov	r0, r6
 80057f6:	f7ff fe47 	bl	8005488 <_Bfree>
 80057fa:	4647      	mov	r7, r8
 80057fc:	106d      	asrs	r5, r5, #1
 80057fe:	d00b      	beq.n	8005818 <__pow5mult+0xa0>
 8005800:	6820      	ldr	r0, [r4, #0]
 8005802:	b938      	cbnz	r0, 8005814 <__pow5mult+0x9c>
 8005804:	4622      	mov	r2, r4
 8005806:	4621      	mov	r1, r4
 8005808:	4630      	mov	r0, r6
 800580a:	f7ff ff0b 	bl	8005624 <__multiply>
 800580e:	6020      	str	r0, [r4, #0]
 8005810:	f8c0 9000 	str.w	r9, [r0]
 8005814:	4604      	mov	r4, r0
 8005816:	e7e4      	b.n	80057e2 <__pow5mult+0x6a>
 8005818:	4638      	mov	r0, r7
 800581a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800581e:	bf00      	nop
 8005820:	08006a80 	.word	0x08006a80
 8005824:	080068ad 	.word	0x080068ad
 8005828:	08006930 	.word	0x08006930

0800582c <__lshift>:
 800582c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005830:	460c      	mov	r4, r1
 8005832:	6849      	ldr	r1, [r1, #4]
 8005834:	6923      	ldr	r3, [r4, #16]
 8005836:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800583a:	68a3      	ldr	r3, [r4, #8]
 800583c:	4607      	mov	r7, r0
 800583e:	4691      	mov	r9, r2
 8005840:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005844:	f108 0601 	add.w	r6, r8, #1
 8005848:	42b3      	cmp	r3, r6
 800584a:	db0b      	blt.n	8005864 <__lshift+0x38>
 800584c:	4638      	mov	r0, r7
 800584e:	f7ff fddb 	bl	8005408 <_Balloc>
 8005852:	4605      	mov	r5, r0
 8005854:	b948      	cbnz	r0, 800586a <__lshift+0x3e>
 8005856:	4602      	mov	r2, r0
 8005858:	4b2a      	ldr	r3, [pc, #168]	; (8005904 <__lshift+0xd8>)
 800585a:	482b      	ldr	r0, [pc, #172]	; (8005908 <__lshift+0xdc>)
 800585c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8005860:	f000 fa5c 	bl	8005d1c <__assert_func>
 8005864:	3101      	adds	r1, #1
 8005866:	005b      	lsls	r3, r3, #1
 8005868:	e7ee      	b.n	8005848 <__lshift+0x1c>
 800586a:	2300      	movs	r3, #0
 800586c:	f100 0114 	add.w	r1, r0, #20
 8005870:	f100 0210 	add.w	r2, r0, #16
 8005874:	4618      	mov	r0, r3
 8005876:	4553      	cmp	r3, sl
 8005878:	db37      	blt.n	80058ea <__lshift+0xbe>
 800587a:	6920      	ldr	r0, [r4, #16]
 800587c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005880:	f104 0314 	add.w	r3, r4, #20
 8005884:	f019 091f 	ands.w	r9, r9, #31
 8005888:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800588c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8005890:	d02f      	beq.n	80058f2 <__lshift+0xc6>
 8005892:	f1c9 0e20 	rsb	lr, r9, #32
 8005896:	468a      	mov	sl, r1
 8005898:	f04f 0c00 	mov.w	ip, #0
 800589c:	681a      	ldr	r2, [r3, #0]
 800589e:	fa02 f209 	lsl.w	r2, r2, r9
 80058a2:	ea42 020c 	orr.w	r2, r2, ip
 80058a6:	f84a 2b04 	str.w	r2, [sl], #4
 80058aa:	f853 2b04 	ldr.w	r2, [r3], #4
 80058ae:	4298      	cmp	r0, r3
 80058b0:	fa22 fc0e 	lsr.w	ip, r2, lr
 80058b4:	d8f2      	bhi.n	800589c <__lshift+0x70>
 80058b6:	1b03      	subs	r3, r0, r4
 80058b8:	3b15      	subs	r3, #21
 80058ba:	f023 0303 	bic.w	r3, r3, #3
 80058be:	3304      	adds	r3, #4
 80058c0:	f104 0215 	add.w	r2, r4, #21
 80058c4:	4290      	cmp	r0, r2
 80058c6:	bf38      	it	cc
 80058c8:	2304      	movcc	r3, #4
 80058ca:	f841 c003 	str.w	ip, [r1, r3]
 80058ce:	f1bc 0f00 	cmp.w	ip, #0
 80058d2:	d001      	beq.n	80058d8 <__lshift+0xac>
 80058d4:	f108 0602 	add.w	r6, r8, #2
 80058d8:	3e01      	subs	r6, #1
 80058da:	4638      	mov	r0, r7
 80058dc:	612e      	str	r6, [r5, #16]
 80058de:	4621      	mov	r1, r4
 80058e0:	f7ff fdd2 	bl	8005488 <_Bfree>
 80058e4:	4628      	mov	r0, r5
 80058e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80058ea:	f842 0f04 	str.w	r0, [r2, #4]!
 80058ee:	3301      	adds	r3, #1
 80058f0:	e7c1      	b.n	8005876 <__lshift+0x4a>
 80058f2:	3904      	subs	r1, #4
 80058f4:	f853 2b04 	ldr.w	r2, [r3], #4
 80058f8:	f841 2f04 	str.w	r2, [r1, #4]!
 80058fc:	4298      	cmp	r0, r3
 80058fe:	d8f9      	bhi.n	80058f4 <__lshift+0xc8>
 8005900:	e7ea      	b.n	80058d8 <__lshift+0xac>
 8005902:	bf00      	nop
 8005904:	0800691f 	.word	0x0800691f
 8005908:	08006930 	.word	0x08006930

0800590c <__mcmp>:
 800590c:	b530      	push	{r4, r5, lr}
 800590e:	6902      	ldr	r2, [r0, #16]
 8005910:	690c      	ldr	r4, [r1, #16]
 8005912:	1b12      	subs	r2, r2, r4
 8005914:	d10e      	bne.n	8005934 <__mcmp+0x28>
 8005916:	f100 0314 	add.w	r3, r0, #20
 800591a:	3114      	adds	r1, #20
 800591c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8005920:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8005924:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8005928:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800592c:	42a5      	cmp	r5, r4
 800592e:	d003      	beq.n	8005938 <__mcmp+0x2c>
 8005930:	d305      	bcc.n	800593e <__mcmp+0x32>
 8005932:	2201      	movs	r2, #1
 8005934:	4610      	mov	r0, r2
 8005936:	bd30      	pop	{r4, r5, pc}
 8005938:	4283      	cmp	r3, r0
 800593a:	d3f3      	bcc.n	8005924 <__mcmp+0x18>
 800593c:	e7fa      	b.n	8005934 <__mcmp+0x28>
 800593e:	f04f 32ff 	mov.w	r2, #4294967295
 8005942:	e7f7      	b.n	8005934 <__mcmp+0x28>

08005944 <__mdiff>:
 8005944:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005948:	460c      	mov	r4, r1
 800594a:	4606      	mov	r6, r0
 800594c:	4611      	mov	r1, r2
 800594e:	4620      	mov	r0, r4
 8005950:	4690      	mov	r8, r2
 8005952:	f7ff ffdb 	bl	800590c <__mcmp>
 8005956:	1e05      	subs	r5, r0, #0
 8005958:	d110      	bne.n	800597c <__mdiff+0x38>
 800595a:	4629      	mov	r1, r5
 800595c:	4630      	mov	r0, r6
 800595e:	f7ff fd53 	bl	8005408 <_Balloc>
 8005962:	b930      	cbnz	r0, 8005972 <__mdiff+0x2e>
 8005964:	4b3a      	ldr	r3, [pc, #232]	; (8005a50 <__mdiff+0x10c>)
 8005966:	4602      	mov	r2, r0
 8005968:	f240 2132 	movw	r1, #562	; 0x232
 800596c:	4839      	ldr	r0, [pc, #228]	; (8005a54 <__mdiff+0x110>)
 800596e:	f000 f9d5 	bl	8005d1c <__assert_func>
 8005972:	2301      	movs	r3, #1
 8005974:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8005978:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800597c:	bfa4      	itt	ge
 800597e:	4643      	movge	r3, r8
 8005980:	46a0      	movge	r8, r4
 8005982:	4630      	mov	r0, r6
 8005984:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8005988:	bfa6      	itte	ge
 800598a:	461c      	movge	r4, r3
 800598c:	2500      	movge	r5, #0
 800598e:	2501      	movlt	r5, #1
 8005990:	f7ff fd3a 	bl	8005408 <_Balloc>
 8005994:	b920      	cbnz	r0, 80059a0 <__mdiff+0x5c>
 8005996:	4b2e      	ldr	r3, [pc, #184]	; (8005a50 <__mdiff+0x10c>)
 8005998:	4602      	mov	r2, r0
 800599a:	f44f 7110 	mov.w	r1, #576	; 0x240
 800599e:	e7e5      	b.n	800596c <__mdiff+0x28>
 80059a0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80059a4:	6926      	ldr	r6, [r4, #16]
 80059a6:	60c5      	str	r5, [r0, #12]
 80059a8:	f104 0914 	add.w	r9, r4, #20
 80059ac:	f108 0514 	add.w	r5, r8, #20
 80059b0:	f100 0e14 	add.w	lr, r0, #20
 80059b4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80059b8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80059bc:	f108 0210 	add.w	r2, r8, #16
 80059c0:	46f2      	mov	sl, lr
 80059c2:	2100      	movs	r1, #0
 80059c4:	f859 3b04 	ldr.w	r3, [r9], #4
 80059c8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80059cc:	fa1f f883 	uxth.w	r8, r3
 80059d0:	fa11 f18b 	uxtah	r1, r1, fp
 80059d4:	0c1b      	lsrs	r3, r3, #16
 80059d6:	eba1 0808 	sub.w	r8, r1, r8
 80059da:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80059de:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80059e2:	fa1f f888 	uxth.w	r8, r8
 80059e6:	1419      	asrs	r1, r3, #16
 80059e8:	454e      	cmp	r6, r9
 80059ea:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80059ee:	f84a 3b04 	str.w	r3, [sl], #4
 80059f2:	d8e7      	bhi.n	80059c4 <__mdiff+0x80>
 80059f4:	1b33      	subs	r3, r6, r4
 80059f6:	3b15      	subs	r3, #21
 80059f8:	f023 0303 	bic.w	r3, r3, #3
 80059fc:	3304      	adds	r3, #4
 80059fe:	3415      	adds	r4, #21
 8005a00:	42a6      	cmp	r6, r4
 8005a02:	bf38      	it	cc
 8005a04:	2304      	movcc	r3, #4
 8005a06:	441d      	add	r5, r3
 8005a08:	4473      	add	r3, lr
 8005a0a:	469e      	mov	lr, r3
 8005a0c:	462e      	mov	r6, r5
 8005a0e:	4566      	cmp	r6, ip
 8005a10:	d30e      	bcc.n	8005a30 <__mdiff+0xec>
 8005a12:	f10c 0203 	add.w	r2, ip, #3
 8005a16:	1b52      	subs	r2, r2, r5
 8005a18:	f022 0203 	bic.w	r2, r2, #3
 8005a1c:	3d03      	subs	r5, #3
 8005a1e:	45ac      	cmp	ip, r5
 8005a20:	bf38      	it	cc
 8005a22:	2200      	movcc	r2, #0
 8005a24:	441a      	add	r2, r3
 8005a26:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8005a2a:	b17b      	cbz	r3, 8005a4c <__mdiff+0x108>
 8005a2c:	6107      	str	r7, [r0, #16]
 8005a2e:	e7a3      	b.n	8005978 <__mdiff+0x34>
 8005a30:	f856 8b04 	ldr.w	r8, [r6], #4
 8005a34:	fa11 f288 	uxtah	r2, r1, r8
 8005a38:	1414      	asrs	r4, r2, #16
 8005a3a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8005a3e:	b292      	uxth	r2, r2
 8005a40:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8005a44:	f84e 2b04 	str.w	r2, [lr], #4
 8005a48:	1421      	asrs	r1, r4, #16
 8005a4a:	e7e0      	b.n	8005a0e <__mdiff+0xca>
 8005a4c:	3f01      	subs	r7, #1
 8005a4e:	e7ea      	b.n	8005a26 <__mdiff+0xe2>
 8005a50:	0800691f 	.word	0x0800691f
 8005a54:	08006930 	.word	0x08006930

08005a58 <__d2b>:
 8005a58:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005a5c:	4689      	mov	r9, r1
 8005a5e:	2101      	movs	r1, #1
 8005a60:	ec57 6b10 	vmov	r6, r7, d0
 8005a64:	4690      	mov	r8, r2
 8005a66:	f7ff fccf 	bl	8005408 <_Balloc>
 8005a6a:	4604      	mov	r4, r0
 8005a6c:	b930      	cbnz	r0, 8005a7c <__d2b+0x24>
 8005a6e:	4602      	mov	r2, r0
 8005a70:	4b25      	ldr	r3, [pc, #148]	; (8005b08 <__d2b+0xb0>)
 8005a72:	4826      	ldr	r0, [pc, #152]	; (8005b0c <__d2b+0xb4>)
 8005a74:	f240 310a 	movw	r1, #778	; 0x30a
 8005a78:	f000 f950 	bl	8005d1c <__assert_func>
 8005a7c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8005a80:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8005a84:	bb35      	cbnz	r5, 8005ad4 <__d2b+0x7c>
 8005a86:	2e00      	cmp	r6, #0
 8005a88:	9301      	str	r3, [sp, #4]
 8005a8a:	d028      	beq.n	8005ade <__d2b+0x86>
 8005a8c:	4668      	mov	r0, sp
 8005a8e:	9600      	str	r6, [sp, #0]
 8005a90:	f7ff fd82 	bl	8005598 <__lo0bits>
 8005a94:	9900      	ldr	r1, [sp, #0]
 8005a96:	b300      	cbz	r0, 8005ada <__d2b+0x82>
 8005a98:	9a01      	ldr	r2, [sp, #4]
 8005a9a:	f1c0 0320 	rsb	r3, r0, #32
 8005a9e:	fa02 f303 	lsl.w	r3, r2, r3
 8005aa2:	430b      	orrs	r3, r1
 8005aa4:	40c2      	lsrs	r2, r0
 8005aa6:	6163      	str	r3, [r4, #20]
 8005aa8:	9201      	str	r2, [sp, #4]
 8005aaa:	9b01      	ldr	r3, [sp, #4]
 8005aac:	61a3      	str	r3, [r4, #24]
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	bf14      	ite	ne
 8005ab2:	2202      	movne	r2, #2
 8005ab4:	2201      	moveq	r2, #1
 8005ab6:	6122      	str	r2, [r4, #16]
 8005ab8:	b1d5      	cbz	r5, 8005af0 <__d2b+0x98>
 8005aba:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8005abe:	4405      	add	r5, r0
 8005ac0:	f8c9 5000 	str.w	r5, [r9]
 8005ac4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8005ac8:	f8c8 0000 	str.w	r0, [r8]
 8005acc:	4620      	mov	r0, r4
 8005ace:	b003      	add	sp, #12
 8005ad0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005ad4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005ad8:	e7d5      	b.n	8005a86 <__d2b+0x2e>
 8005ada:	6161      	str	r1, [r4, #20]
 8005adc:	e7e5      	b.n	8005aaa <__d2b+0x52>
 8005ade:	a801      	add	r0, sp, #4
 8005ae0:	f7ff fd5a 	bl	8005598 <__lo0bits>
 8005ae4:	9b01      	ldr	r3, [sp, #4]
 8005ae6:	6163      	str	r3, [r4, #20]
 8005ae8:	2201      	movs	r2, #1
 8005aea:	6122      	str	r2, [r4, #16]
 8005aec:	3020      	adds	r0, #32
 8005aee:	e7e3      	b.n	8005ab8 <__d2b+0x60>
 8005af0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8005af4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8005af8:	f8c9 0000 	str.w	r0, [r9]
 8005afc:	6918      	ldr	r0, [r3, #16]
 8005afe:	f7ff fd2b 	bl	8005558 <__hi0bits>
 8005b02:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8005b06:	e7df      	b.n	8005ac8 <__d2b+0x70>
 8005b08:	0800691f 	.word	0x0800691f
 8005b0c:	08006930 	.word	0x08006930

08005b10 <_calloc_r>:
 8005b10:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005b12:	fba1 2402 	umull	r2, r4, r1, r2
 8005b16:	b94c      	cbnz	r4, 8005b2c <_calloc_r+0x1c>
 8005b18:	4611      	mov	r1, r2
 8005b1a:	9201      	str	r2, [sp, #4]
 8005b1c:	f000 f87a 	bl	8005c14 <_malloc_r>
 8005b20:	9a01      	ldr	r2, [sp, #4]
 8005b22:	4605      	mov	r5, r0
 8005b24:	b930      	cbnz	r0, 8005b34 <_calloc_r+0x24>
 8005b26:	4628      	mov	r0, r5
 8005b28:	b003      	add	sp, #12
 8005b2a:	bd30      	pop	{r4, r5, pc}
 8005b2c:	220c      	movs	r2, #12
 8005b2e:	6002      	str	r2, [r0, #0]
 8005b30:	2500      	movs	r5, #0
 8005b32:	e7f8      	b.n	8005b26 <_calloc_r+0x16>
 8005b34:	4621      	mov	r1, r4
 8005b36:	f7fe f95f 	bl	8003df8 <memset>
 8005b3a:	e7f4      	b.n	8005b26 <_calloc_r+0x16>

08005b3c <_free_r>:
 8005b3c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005b3e:	2900      	cmp	r1, #0
 8005b40:	d044      	beq.n	8005bcc <_free_r+0x90>
 8005b42:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005b46:	9001      	str	r0, [sp, #4]
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	f1a1 0404 	sub.w	r4, r1, #4
 8005b4e:	bfb8      	it	lt
 8005b50:	18e4      	addlt	r4, r4, r3
 8005b52:	f000 f925 	bl	8005da0 <__malloc_lock>
 8005b56:	4a1e      	ldr	r2, [pc, #120]	; (8005bd0 <_free_r+0x94>)
 8005b58:	9801      	ldr	r0, [sp, #4]
 8005b5a:	6813      	ldr	r3, [r2, #0]
 8005b5c:	b933      	cbnz	r3, 8005b6c <_free_r+0x30>
 8005b5e:	6063      	str	r3, [r4, #4]
 8005b60:	6014      	str	r4, [r2, #0]
 8005b62:	b003      	add	sp, #12
 8005b64:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005b68:	f000 b920 	b.w	8005dac <__malloc_unlock>
 8005b6c:	42a3      	cmp	r3, r4
 8005b6e:	d908      	bls.n	8005b82 <_free_r+0x46>
 8005b70:	6825      	ldr	r5, [r4, #0]
 8005b72:	1961      	adds	r1, r4, r5
 8005b74:	428b      	cmp	r3, r1
 8005b76:	bf01      	itttt	eq
 8005b78:	6819      	ldreq	r1, [r3, #0]
 8005b7a:	685b      	ldreq	r3, [r3, #4]
 8005b7c:	1949      	addeq	r1, r1, r5
 8005b7e:	6021      	streq	r1, [r4, #0]
 8005b80:	e7ed      	b.n	8005b5e <_free_r+0x22>
 8005b82:	461a      	mov	r2, r3
 8005b84:	685b      	ldr	r3, [r3, #4]
 8005b86:	b10b      	cbz	r3, 8005b8c <_free_r+0x50>
 8005b88:	42a3      	cmp	r3, r4
 8005b8a:	d9fa      	bls.n	8005b82 <_free_r+0x46>
 8005b8c:	6811      	ldr	r1, [r2, #0]
 8005b8e:	1855      	adds	r5, r2, r1
 8005b90:	42a5      	cmp	r5, r4
 8005b92:	d10b      	bne.n	8005bac <_free_r+0x70>
 8005b94:	6824      	ldr	r4, [r4, #0]
 8005b96:	4421      	add	r1, r4
 8005b98:	1854      	adds	r4, r2, r1
 8005b9a:	42a3      	cmp	r3, r4
 8005b9c:	6011      	str	r1, [r2, #0]
 8005b9e:	d1e0      	bne.n	8005b62 <_free_r+0x26>
 8005ba0:	681c      	ldr	r4, [r3, #0]
 8005ba2:	685b      	ldr	r3, [r3, #4]
 8005ba4:	6053      	str	r3, [r2, #4]
 8005ba6:	4421      	add	r1, r4
 8005ba8:	6011      	str	r1, [r2, #0]
 8005baa:	e7da      	b.n	8005b62 <_free_r+0x26>
 8005bac:	d902      	bls.n	8005bb4 <_free_r+0x78>
 8005bae:	230c      	movs	r3, #12
 8005bb0:	6003      	str	r3, [r0, #0]
 8005bb2:	e7d6      	b.n	8005b62 <_free_r+0x26>
 8005bb4:	6825      	ldr	r5, [r4, #0]
 8005bb6:	1961      	adds	r1, r4, r5
 8005bb8:	428b      	cmp	r3, r1
 8005bba:	bf04      	itt	eq
 8005bbc:	6819      	ldreq	r1, [r3, #0]
 8005bbe:	685b      	ldreq	r3, [r3, #4]
 8005bc0:	6063      	str	r3, [r4, #4]
 8005bc2:	bf04      	itt	eq
 8005bc4:	1949      	addeq	r1, r1, r5
 8005bc6:	6021      	streq	r1, [r4, #0]
 8005bc8:	6054      	str	r4, [r2, #4]
 8005bca:	e7ca      	b.n	8005b62 <_free_r+0x26>
 8005bcc:	b003      	add	sp, #12
 8005bce:	bd30      	pop	{r4, r5, pc}
 8005bd0:	20000308 	.word	0x20000308

08005bd4 <sbrk_aligned>:
 8005bd4:	b570      	push	{r4, r5, r6, lr}
 8005bd6:	4e0e      	ldr	r6, [pc, #56]	; (8005c10 <sbrk_aligned+0x3c>)
 8005bd8:	460c      	mov	r4, r1
 8005bda:	6831      	ldr	r1, [r6, #0]
 8005bdc:	4605      	mov	r5, r0
 8005bde:	b911      	cbnz	r1, 8005be6 <sbrk_aligned+0x12>
 8005be0:	f000 f88c 	bl	8005cfc <_sbrk_r>
 8005be4:	6030      	str	r0, [r6, #0]
 8005be6:	4621      	mov	r1, r4
 8005be8:	4628      	mov	r0, r5
 8005bea:	f000 f887 	bl	8005cfc <_sbrk_r>
 8005bee:	1c43      	adds	r3, r0, #1
 8005bf0:	d00a      	beq.n	8005c08 <sbrk_aligned+0x34>
 8005bf2:	1cc4      	adds	r4, r0, #3
 8005bf4:	f024 0403 	bic.w	r4, r4, #3
 8005bf8:	42a0      	cmp	r0, r4
 8005bfa:	d007      	beq.n	8005c0c <sbrk_aligned+0x38>
 8005bfc:	1a21      	subs	r1, r4, r0
 8005bfe:	4628      	mov	r0, r5
 8005c00:	f000 f87c 	bl	8005cfc <_sbrk_r>
 8005c04:	3001      	adds	r0, #1
 8005c06:	d101      	bne.n	8005c0c <sbrk_aligned+0x38>
 8005c08:	f04f 34ff 	mov.w	r4, #4294967295
 8005c0c:	4620      	mov	r0, r4
 8005c0e:	bd70      	pop	{r4, r5, r6, pc}
 8005c10:	2000030c 	.word	0x2000030c

08005c14 <_malloc_r>:
 8005c14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005c18:	1ccd      	adds	r5, r1, #3
 8005c1a:	f025 0503 	bic.w	r5, r5, #3
 8005c1e:	3508      	adds	r5, #8
 8005c20:	2d0c      	cmp	r5, #12
 8005c22:	bf38      	it	cc
 8005c24:	250c      	movcc	r5, #12
 8005c26:	2d00      	cmp	r5, #0
 8005c28:	4607      	mov	r7, r0
 8005c2a:	db01      	blt.n	8005c30 <_malloc_r+0x1c>
 8005c2c:	42a9      	cmp	r1, r5
 8005c2e:	d905      	bls.n	8005c3c <_malloc_r+0x28>
 8005c30:	230c      	movs	r3, #12
 8005c32:	603b      	str	r3, [r7, #0]
 8005c34:	2600      	movs	r6, #0
 8005c36:	4630      	mov	r0, r6
 8005c38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005c3c:	4e2e      	ldr	r6, [pc, #184]	; (8005cf8 <_malloc_r+0xe4>)
 8005c3e:	f000 f8af 	bl	8005da0 <__malloc_lock>
 8005c42:	6833      	ldr	r3, [r6, #0]
 8005c44:	461c      	mov	r4, r3
 8005c46:	bb34      	cbnz	r4, 8005c96 <_malloc_r+0x82>
 8005c48:	4629      	mov	r1, r5
 8005c4a:	4638      	mov	r0, r7
 8005c4c:	f7ff ffc2 	bl	8005bd4 <sbrk_aligned>
 8005c50:	1c43      	adds	r3, r0, #1
 8005c52:	4604      	mov	r4, r0
 8005c54:	d14d      	bne.n	8005cf2 <_malloc_r+0xde>
 8005c56:	6834      	ldr	r4, [r6, #0]
 8005c58:	4626      	mov	r6, r4
 8005c5a:	2e00      	cmp	r6, #0
 8005c5c:	d140      	bne.n	8005ce0 <_malloc_r+0xcc>
 8005c5e:	6823      	ldr	r3, [r4, #0]
 8005c60:	4631      	mov	r1, r6
 8005c62:	4638      	mov	r0, r7
 8005c64:	eb04 0803 	add.w	r8, r4, r3
 8005c68:	f000 f848 	bl	8005cfc <_sbrk_r>
 8005c6c:	4580      	cmp	r8, r0
 8005c6e:	d13a      	bne.n	8005ce6 <_malloc_r+0xd2>
 8005c70:	6821      	ldr	r1, [r4, #0]
 8005c72:	3503      	adds	r5, #3
 8005c74:	1a6d      	subs	r5, r5, r1
 8005c76:	f025 0503 	bic.w	r5, r5, #3
 8005c7a:	3508      	adds	r5, #8
 8005c7c:	2d0c      	cmp	r5, #12
 8005c7e:	bf38      	it	cc
 8005c80:	250c      	movcc	r5, #12
 8005c82:	4629      	mov	r1, r5
 8005c84:	4638      	mov	r0, r7
 8005c86:	f7ff ffa5 	bl	8005bd4 <sbrk_aligned>
 8005c8a:	3001      	adds	r0, #1
 8005c8c:	d02b      	beq.n	8005ce6 <_malloc_r+0xd2>
 8005c8e:	6823      	ldr	r3, [r4, #0]
 8005c90:	442b      	add	r3, r5
 8005c92:	6023      	str	r3, [r4, #0]
 8005c94:	e00e      	b.n	8005cb4 <_malloc_r+0xa0>
 8005c96:	6822      	ldr	r2, [r4, #0]
 8005c98:	1b52      	subs	r2, r2, r5
 8005c9a:	d41e      	bmi.n	8005cda <_malloc_r+0xc6>
 8005c9c:	2a0b      	cmp	r2, #11
 8005c9e:	d916      	bls.n	8005cce <_malloc_r+0xba>
 8005ca0:	1961      	adds	r1, r4, r5
 8005ca2:	42a3      	cmp	r3, r4
 8005ca4:	6025      	str	r5, [r4, #0]
 8005ca6:	bf18      	it	ne
 8005ca8:	6059      	strne	r1, [r3, #4]
 8005caa:	6863      	ldr	r3, [r4, #4]
 8005cac:	bf08      	it	eq
 8005cae:	6031      	streq	r1, [r6, #0]
 8005cb0:	5162      	str	r2, [r4, r5]
 8005cb2:	604b      	str	r3, [r1, #4]
 8005cb4:	4638      	mov	r0, r7
 8005cb6:	f104 060b 	add.w	r6, r4, #11
 8005cba:	f000 f877 	bl	8005dac <__malloc_unlock>
 8005cbe:	f026 0607 	bic.w	r6, r6, #7
 8005cc2:	1d23      	adds	r3, r4, #4
 8005cc4:	1af2      	subs	r2, r6, r3
 8005cc6:	d0b6      	beq.n	8005c36 <_malloc_r+0x22>
 8005cc8:	1b9b      	subs	r3, r3, r6
 8005cca:	50a3      	str	r3, [r4, r2]
 8005ccc:	e7b3      	b.n	8005c36 <_malloc_r+0x22>
 8005cce:	6862      	ldr	r2, [r4, #4]
 8005cd0:	42a3      	cmp	r3, r4
 8005cd2:	bf0c      	ite	eq
 8005cd4:	6032      	streq	r2, [r6, #0]
 8005cd6:	605a      	strne	r2, [r3, #4]
 8005cd8:	e7ec      	b.n	8005cb4 <_malloc_r+0xa0>
 8005cda:	4623      	mov	r3, r4
 8005cdc:	6864      	ldr	r4, [r4, #4]
 8005cde:	e7b2      	b.n	8005c46 <_malloc_r+0x32>
 8005ce0:	4634      	mov	r4, r6
 8005ce2:	6876      	ldr	r6, [r6, #4]
 8005ce4:	e7b9      	b.n	8005c5a <_malloc_r+0x46>
 8005ce6:	230c      	movs	r3, #12
 8005ce8:	603b      	str	r3, [r7, #0]
 8005cea:	4638      	mov	r0, r7
 8005cec:	f000 f85e 	bl	8005dac <__malloc_unlock>
 8005cf0:	e7a1      	b.n	8005c36 <_malloc_r+0x22>
 8005cf2:	6025      	str	r5, [r4, #0]
 8005cf4:	e7de      	b.n	8005cb4 <_malloc_r+0xa0>
 8005cf6:	bf00      	nop
 8005cf8:	20000308 	.word	0x20000308

08005cfc <_sbrk_r>:
 8005cfc:	b538      	push	{r3, r4, r5, lr}
 8005cfe:	4d06      	ldr	r5, [pc, #24]	; (8005d18 <_sbrk_r+0x1c>)
 8005d00:	2300      	movs	r3, #0
 8005d02:	4604      	mov	r4, r0
 8005d04:	4608      	mov	r0, r1
 8005d06:	602b      	str	r3, [r5, #0]
 8005d08:	f7fb fd0e 	bl	8001728 <_sbrk>
 8005d0c:	1c43      	adds	r3, r0, #1
 8005d0e:	d102      	bne.n	8005d16 <_sbrk_r+0x1a>
 8005d10:	682b      	ldr	r3, [r5, #0]
 8005d12:	b103      	cbz	r3, 8005d16 <_sbrk_r+0x1a>
 8005d14:	6023      	str	r3, [r4, #0]
 8005d16:	bd38      	pop	{r3, r4, r5, pc}
 8005d18:	20000310 	.word	0x20000310

08005d1c <__assert_func>:
 8005d1c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005d1e:	4614      	mov	r4, r2
 8005d20:	461a      	mov	r2, r3
 8005d22:	4b09      	ldr	r3, [pc, #36]	; (8005d48 <__assert_func+0x2c>)
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	4605      	mov	r5, r0
 8005d28:	68d8      	ldr	r0, [r3, #12]
 8005d2a:	b14c      	cbz	r4, 8005d40 <__assert_func+0x24>
 8005d2c:	4b07      	ldr	r3, [pc, #28]	; (8005d4c <__assert_func+0x30>)
 8005d2e:	9100      	str	r1, [sp, #0]
 8005d30:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005d34:	4906      	ldr	r1, [pc, #24]	; (8005d50 <__assert_func+0x34>)
 8005d36:	462b      	mov	r3, r5
 8005d38:	f000 f80e 	bl	8005d58 <fiprintf>
 8005d3c:	f000 fa64 	bl	8006208 <abort>
 8005d40:	4b04      	ldr	r3, [pc, #16]	; (8005d54 <__assert_func+0x38>)
 8005d42:	461c      	mov	r4, r3
 8005d44:	e7f3      	b.n	8005d2e <__assert_func+0x12>
 8005d46:	bf00      	nop
 8005d48:	2000000c 	.word	0x2000000c
 8005d4c:	08006a8c 	.word	0x08006a8c
 8005d50:	08006a99 	.word	0x08006a99
 8005d54:	08006ac7 	.word	0x08006ac7

08005d58 <fiprintf>:
 8005d58:	b40e      	push	{r1, r2, r3}
 8005d5a:	b503      	push	{r0, r1, lr}
 8005d5c:	4601      	mov	r1, r0
 8005d5e:	ab03      	add	r3, sp, #12
 8005d60:	4805      	ldr	r0, [pc, #20]	; (8005d78 <fiprintf+0x20>)
 8005d62:	f853 2b04 	ldr.w	r2, [r3], #4
 8005d66:	6800      	ldr	r0, [r0, #0]
 8005d68:	9301      	str	r3, [sp, #4]
 8005d6a:	f000 f84f 	bl	8005e0c <_vfiprintf_r>
 8005d6e:	b002      	add	sp, #8
 8005d70:	f85d eb04 	ldr.w	lr, [sp], #4
 8005d74:	b003      	add	sp, #12
 8005d76:	4770      	bx	lr
 8005d78:	2000000c 	.word	0x2000000c

08005d7c <__ascii_mbtowc>:
 8005d7c:	b082      	sub	sp, #8
 8005d7e:	b901      	cbnz	r1, 8005d82 <__ascii_mbtowc+0x6>
 8005d80:	a901      	add	r1, sp, #4
 8005d82:	b142      	cbz	r2, 8005d96 <__ascii_mbtowc+0x1a>
 8005d84:	b14b      	cbz	r3, 8005d9a <__ascii_mbtowc+0x1e>
 8005d86:	7813      	ldrb	r3, [r2, #0]
 8005d88:	600b      	str	r3, [r1, #0]
 8005d8a:	7812      	ldrb	r2, [r2, #0]
 8005d8c:	1e10      	subs	r0, r2, #0
 8005d8e:	bf18      	it	ne
 8005d90:	2001      	movne	r0, #1
 8005d92:	b002      	add	sp, #8
 8005d94:	4770      	bx	lr
 8005d96:	4610      	mov	r0, r2
 8005d98:	e7fb      	b.n	8005d92 <__ascii_mbtowc+0x16>
 8005d9a:	f06f 0001 	mvn.w	r0, #1
 8005d9e:	e7f8      	b.n	8005d92 <__ascii_mbtowc+0x16>

08005da0 <__malloc_lock>:
 8005da0:	4801      	ldr	r0, [pc, #4]	; (8005da8 <__malloc_lock+0x8>)
 8005da2:	f000 bbf1 	b.w	8006588 <__retarget_lock_acquire_recursive>
 8005da6:	bf00      	nop
 8005da8:	20000314 	.word	0x20000314

08005dac <__malloc_unlock>:
 8005dac:	4801      	ldr	r0, [pc, #4]	; (8005db4 <__malloc_unlock+0x8>)
 8005dae:	f000 bbec 	b.w	800658a <__retarget_lock_release_recursive>
 8005db2:	bf00      	nop
 8005db4:	20000314 	.word	0x20000314

08005db8 <__sfputc_r>:
 8005db8:	6893      	ldr	r3, [r2, #8]
 8005dba:	3b01      	subs	r3, #1
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	b410      	push	{r4}
 8005dc0:	6093      	str	r3, [r2, #8]
 8005dc2:	da08      	bge.n	8005dd6 <__sfputc_r+0x1e>
 8005dc4:	6994      	ldr	r4, [r2, #24]
 8005dc6:	42a3      	cmp	r3, r4
 8005dc8:	db01      	blt.n	8005dce <__sfputc_r+0x16>
 8005dca:	290a      	cmp	r1, #10
 8005dcc:	d103      	bne.n	8005dd6 <__sfputc_r+0x1e>
 8005dce:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005dd2:	f000 b94b 	b.w	800606c <__swbuf_r>
 8005dd6:	6813      	ldr	r3, [r2, #0]
 8005dd8:	1c58      	adds	r0, r3, #1
 8005dda:	6010      	str	r0, [r2, #0]
 8005ddc:	7019      	strb	r1, [r3, #0]
 8005dde:	4608      	mov	r0, r1
 8005de0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005de4:	4770      	bx	lr

08005de6 <__sfputs_r>:
 8005de6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005de8:	4606      	mov	r6, r0
 8005dea:	460f      	mov	r7, r1
 8005dec:	4614      	mov	r4, r2
 8005dee:	18d5      	adds	r5, r2, r3
 8005df0:	42ac      	cmp	r4, r5
 8005df2:	d101      	bne.n	8005df8 <__sfputs_r+0x12>
 8005df4:	2000      	movs	r0, #0
 8005df6:	e007      	b.n	8005e08 <__sfputs_r+0x22>
 8005df8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005dfc:	463a      	mov	r2, r7
 8005dfe:	4630      	mov	r0, r6
 8005e00:	f7ff ffda 	bl	8005db8 <__sfputc_r>
 8005e04:	1c43      	adds	r3, r0, #1
 8005e06:	d1f3      	bne.n	8005df0 <__sfputs_r+0xa>
 8005e08:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005e0c <_vfiprintf_r>:
 8005e0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e10:	460d      	mov	r5, r1
 8005e12:	b09d      	sub	sp, #116	; 0x74
 8005e14:	4614      	mov	r4, r2
 8005e16:	4698      	mov	r8, r3
 8005e18:	4606      	mov	r6, r0
 8005e1a:	b118      	cbz	r0, 8005e24 <_vfiprintf_r+0x18>
 8005e1c:	6983      	ldr	r3, [r0, #24]
 8005e1e:	b90b      	cbnz	r3, 8005e24 <_vfiprintf_r+0x18>
 8005e20:	f000 fb14 	bl	800644c <__sinit>
 8005e24:	4b89      	ldr	r3, [pc, #548]	; (800604c <_vfiprintf_r+0x240>)
 8005e26:	429d      	cmp	r5, r3
 8005e28:	d11b      	bne.n	8005e62 <_vfiprintf_r+0x56>
 8005e2a:	6875      	ldr	r5, [r6, #4]
 8005e2c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005e2e:	07d9      	lsls	r1, r3, #31
 8005e30:	d405      	bmi.n	8005e3e <_vfiprintf_r+0x32>
 8005e32:	89ab      	ldrh	r3, [r5, #12]
 8005e34:	059a      	lsls	r2, r3, #22
 8005e36:	d402      	bmi.n	8005e3e <_vfiprintf_r+0x32>
 8005e38:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005e3a:	f000 fba5 	bl	8006588 <__retarget_lock_acquire_recursive>
 8005e3e:	89ab      	ldrh	r3, [r5, #12]
 8005e40:	071b      	lsls	r3, r3, #28
 8005e42:	d501      	bpl.n	8005e48 <_vfiprintf_r+0x3c>
 8005e44:	692b      	ldr	r3, [r5, #16]
 8005e46:	b9eb      	cbnz	r3, 8005e84 <_vfiprintf_r+0x78>
 8005e48:	4629      	mov	r1, r5
 8005e4a:	4630      	mov	r0, r6
 8005e4c:	f000 f96e 	bl	800612c <__swsetup_r>
 8005e50:	b1c0      	cbz	r0, 8005e84 <_vfiprintf_r+0x78>
 8005e52:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005e54:	07dc      	lsls	r4, r3, #31
 8005e56:	d50e      	bpl.n	8005e76 <_vfiprintf_r+0x6a>
 8005e58:	f04f 30ff 	mov.w	r0, #4294967295
 8005e5c:	b01d      	add	sp, #116	; 0x74
 8005e5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e62:	4b7b      	ldr	r3, [pc, #492]	; (8006050 <_vfiprintf_r+0x244>)
 8005e64:	429d      	cmp	r5, r3
 8005e66:	d101      	bne.n	8005e6c <_vfiprintf_r+0x60>
 8005e68:	68b5      	ldr	r5, [r6, #8]
 8005e6a:	e7df      	b.n	8005e2c <_vfiprintf_r+0x20>
 8005e6c:	4b79      	ldr	r3, [pc, #484]	; (8006054 <_vfiprintf_r+0x248>)
 8005e6e:	429d      	cmp	r5, r3
 8005e70:	bf08      	it	eq
 8005e72:	68f5      	ldreq	r5, [r6, #12]
 8005e74:	e7da      	b.n	8005e2c <_vfiprintf_r+0x20>
 8005e76:	89ab      	ldrh	r3, [r5, #12]
 8005e78:	0598      	lsls	r0, r3, #22
 8005e7a:	d4ed      	bmi.n	8005e58 <_vfiprintf_r+0x4c>
 8005e7c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005e7e:	f000 fb84 	bl	800658a <__retarget_lock_release_recursive>
 8005e82:	e7e9      	b.n	8005e58 <_vfiprintf_r+0x4c>
 8005e84:	2300      	movs	r3, #0
 8005e86:	9309      	str	r3, [sp, #36]	; 0x24
 8005e88:	2320      	movs	r3, #32
 8005e8a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005e8e:	f8cd 800c 	str.w	r8, [sp, #12]
 8005e92:	2330      	movs	r3, #48	; 0x30
 8005e94:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8006058 <_vfiprintf_r+0x24c>
 8005e98:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005e9c:	f04f 0901 	mov.w	r9, #1
 8005ea0:	4623      	mov	r3, r4
 8005ea2:	469a      	mov	sl, r3
 8005ea4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005ea8:	b10a      	cbz	r2, 8005eae <_vfiprintf_r+0xa2>
 8005eaa:	2a25      	cmp	r2, #37	; 0x25
 8005eac:	d1f9      	bne.n	8005ea2 <_vfiprintf_r+0x96>
 8005eae:	ebba 0b04 	subs.w	fp, sl, r4
 8005eb2:	d00b      	beq.n	8005ecc <_vfiprintf_r+0xc0>
 8005eb4:	465b      	mov	r3, fp
 8005eb6:	4622      	mov	r2, r4
 8005eb8:	4629      	mov	r1, r5
 8005eba:	4630      	mov	r0, r6
 8005ebc:	f7ff ff93 	bl	8005de6 <__sfputs_r>
 8005ec0:	3001      	adds	r0, #1
 8005ec2:	f000 80aa 	beq.w	800601a <_vfiprintf_r+0x20e>
 8005ec6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005ec8:	445a      	add	r2, fp
 8005eca:	9209      	str	r2, [sp, #36]	; 0x24
 8005ecc:	f89a 3000 	ldrb.w	r3, [sl]
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	f000 80a2 	beq.w	800601a <_vfiprintf_r+0x20e>
 8005ed6:	2300      	movs	r3, #0
 8005ed8:	f04f 32ff 	mov.w	r2, #4294967295
 8005edc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005ee0:	f10a 0a01 	add.w	sl, sl, #1
 8005ee4:	9304      	str	r3, [sp, #16]
 8005ee6:	9307      	str	r3, [sp, #28]
 8005ee8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005eec:	931a      	str	r3, [sp, #104]	; 0x68
 8005eee:	4654      	mov	r4, sl
 8005ef0:	2205      	movs	r2, #5
 8005ef2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005ef6:	4858      	ldr	r0, [pc, #352]	; (8006058 <_vfiprintf_r+0x24c>)
 8005ef8:	f7fa f97a 	bl	80001f0 <memchr>
 8005efc:	9a04      	ldr	r2, [sp, #16]
 8005efe:	b9d8      	cbnz	r0, 8005f38 <_vfiprintf_r+0x12c>
 8005f00:	06d1      	lsls	r1, r2, #27
 8005f02:	bf44      	itt	mi
 8005f04:	2320      	movmi	r3, #32
 8005f06:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005f0a:	0713      	lsls	r3, r2, #28
 8005f0c:	bf44      	itt	mi
 8005f0e:	232b      	movmi	r3, #43	; 0x2b
 8005f10:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005f14:	f89a 3000 	ldrb.w	r3, [sl]
 8005f18:	2b2a      	cmp	r3, #42	; 0x2a
 8005f1a:	d015      	beq.n	8005f48 <_vfiprintf_r+0x13c>
 8005f1c:	9a07      	ldr	r2, [sp, #28]
 8005f1e:	4654      	mov	r4, sl
 8005f20:	2000      	movs	r0, #0
 8005f22:	f04f 0c0a 	mov.w	ip, #10
 8005f26:	4621      	mov	r1, r4
 8005f28:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005f2c:	3b30      	subs	r3, #48	; 0x30
 8005f2e:	2b09      	cmp	r3, #9
 8005f30:	d94e      	bls.n	8005fd0 <_vfiprintf_r+0x1c4>
 8005f32:	b1b0      	cbz	r0, 8005f62 <_vfiprintf_r+0x156>
 8005f34:	9207      	str	r2, [sp, #28]
 8005f36:	e014      	b.n	8005f62 <_vfiprintf_r+0x156>
 8005f38:	eba0 0308 	sub.w	r3, r0, r8
 8005f3c:	fa09 f303 	lsl.w	r3, r9, r3
 8005f40:	4313      	orrs	r3, r2
 8005f42:	9304      	str	r3, [sp, #16]
 8005f44:	46a2      	mov	sl, r4
 8005f46:	e7d2      	b.n	8005eee <_vfiprintf_r+0xe2>
 8005f48:	9b03      	ldr	r3, [sp, #12]
 8005f4a:	1d19      	adds	r1, r3, #4
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	9103      	str	r1, [sp, #12]
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	bfbb      	ittet	lt
 8005f54:	425b      	neglt	r3, r3
 8005f56:	f042 0202 	orrlt.w	r2, r2, #2
 8005f5a:	9307      	strge	r3, [sp, #28]
 8005f5c:	9307      	strlt	r3, [sp, #28]
 8005f5e:	bfb8      	it	lt
 8005f60:	9204      	strlt	r2, [sp, #16]
 8005f62:	7823      	ldrb	r3, [r4, #0]
 8005f64:	2b2e      	cmp	r3, #46	; 0x2e
 8005f66:	d10c      	bne.n	8005f82 <_vfiprintf_r+0x176>
 8005f68:	7863      	ldrb	r3, [r4, #1]
 8005f6a:	2b2a      	cmp	r3, #42	; 0x2a
 8005f6c:	d135      	bne.n	8005fda <_vfiprintf_r+0x1ce>
 8005f6e:	9b03      	ldr	r3, [sp, #12]
 8005f70:	1d1a      	adds	r2, r3, #4
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	9203      	str	r2, [sp, #12]
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	bfb8      	it	lt
 8005f7a:	f04f 33ff 	movlt.w	r3, #4294967295
 8005f7e:	3402      	adds	r4, #2
 8005f80:	9305      	str	r3, [sp, #20]
 8005f82:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8006068 <_vfiprintf_r+0x25c>
 8005f86:	7821      	ldrb	r1, [r4, #0]
 8005f88:	2203      	movs	r2, #3
 8005f8a:	4650      	mov	r0, sl
 8005f8c:	f7fa f930 	bl	80001f0 <memchr>
 8005f90:	b140      	cbz	r0, 8005fa4 <_vfiprintf_r+0x198>
 8005f92:	2340      	movs	r3, #64	; 0x40
 8005f94:	eba0 000a 	sub.w	r0, r0, sl
 8005f98:	fa03 f000 	lsl.w	r0, r3, r0
 8005f9c:	9b04      	ldr	r3, [sp, #16]
 8005f9e:	4303      	orrs	r3, r0
 8005fa0:	3401      	adds	r4, #1
 8005fa2:	9304      	str	r3, [sp, #16]
 8005fa4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005fa8:	482c      	ldr	r0, [pc, #176]	; (800605c <_vfiprintf_r+0x250>)
 8005faa:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005fae:	2206      	movs	r2, #6
 8005fb0:	f7fa f91e 	bl	80001f0 <memchr>
 8005fb4:	2800      	cmp	r0, #0
 8005fb6:	d03f      	beq.n	8006038 <_vfiprintf_r+0x22c>
 8005fb8:	4b29      	ldr	r3, [pc, #164]	; (8006060 <_vfiprintf_r+0x254>)
 8005fba:	bb1b      	cbnz	r3, 8006004 <_vfiprintf_r+0x1f8>
 8005fbc:	9b03      	ldr	r3, [sp, #12]
 8005fbe:	3307      	adds	r3, #7
 8005fc0:	f023 0307 	bic.w	r3, r3, #7
 8005fc4:	3308      	adds	r3, #8
 8005fc6:	9303      	str	r3, [sp, #12]
 8005fc8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005fca:	443b      	add	r3, r7
 8005fcc:	9309      	str	r3, [sp, #36]	; 0x24
 8005fce:	e767      	b.n	8005ea0 <_vfiprintf_r+0x94>
 8005fd0:	fb0c 3202 	mla	r2, ip, r2, r3
 8005fd4:	460c      	mov	r4, r1
 8005fd6:	2001      	movs	r0, #1
 8005fd8:	e7a5      	b.n	8005f26 <_vfiprintf_r+0x11a>
 8005fda:	2300      	movs	r3, #0
 8005fdc:	3401      	adds	r4, #1
 8005fde:	9305      	str	r3, [sp, #20]
 8005fe0:	4619      	mov	r1, r3
 8005fe2:	f04f 0c0a 	mov.w	ip, #10
 8005fe6:	4620      	mov	r0, r4
 8005fe8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005fec:	3a30      	subs	r2, #48	; 0x30
 8005fee:	2a09      	cmp	r2, #9
 8005ff0:	d903      	bls.n	8005ffa <_vfiprintf_r+0x1ee>
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d0c5      	beq.n	8005f82 <_vfiprintf_r+0x176>
 8005ff6:	9105      	str	r1, [sp, #20]
 8005ff8:	e7c3      	b.n	8005f82 <_vfiprintf_r+0x176>
 8005ffa:	fb0c 2101 	mla	r1, ip, r1, r2
 8005ffe:	4604      	mov	r4, r0
 8006000:	2301      	movs	r3, #1
 8006002:	e7f0      	b.n	8005fe6 <_vfiprintf_r+0x1da>
 8006004:	ab03      	add	r3, sp, #12
 8006006:	9300      	str	r3, [sp, #0]
 8006008:	462a      	mov	r2, r5
 800600a:	4b16      	ldr	r3, [pc, #88]	; (8006064 <_vfiprintf_r+0x258>)
 800600c:	a904      	add	r1, sp, #16
 800600e:	4630      	mov	r0, r6
 8006010:	f7fd ff9a 	bl	8003f48 <_printf_float>
 8006014:	4607      	mov	r7, r0
 8006016:	1c78      	adds	r0, r7, #1
 8006018:	d1d6      	bne.n	8005fc8 <_vfiprintf_r+0x1bc>
 800601a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800601c:	07d9      	lsls	r1, r3, #31
 800601e:	d405      	bmi.n	800602c <_vfiprintf_r+0x220>
 8006020:	89ab      	ldrh	r3, [r5, #12]
 8006022:	059a      	lsls	r2, r3, #22
 8006024:	d402      	bmi.n	800602c <_vfiprintf_r+0x220>
 8006026:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006028:	f000 faaf 	bl	800658a <__retarget_lock_release_recursive>
 800602c:	89ab      	ldrh	r3, [r5, #12]
 800602e:	065b      	lsls	r3, r3, #25
 8006030:	f53f af12 	bmi.w	8005e58 <_vfiprintf_r+0x4c>
 8006034:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006036:	e711      	b.n	8005e5c <_vfiprintf_r+0x50>
 8006038:	ab03      	add	r3, sp, #12
 800603a:	9300      	str	r3, [sp, #0]
 800603c:	462a      	mov	r2, r5
 800603e:	4b09      	ldr	r3, [pc, #36]	; (8006064 <_vfiprintf_r+0x258>)
 8006040:	a904      	add	r1, sp, #16
 8006042:	4630      	mov	r0, r6
 8006044:	f7fe fa24 	bl	8004490 <_printf_i>
 8006048:	e7e4      	b.n	8006014 <_vfiprintf_r+0x208>
 800604a:	bf00      	nop
 800604c:	08006c04 	.word	0x08006c04
 8006050:	08006c24 	.word	0x08006c24
 8006054:	08006be4 	.word	0x08006be4
 8006058:	08006ad2 	.word	0x08006ad2
 800605c:	08006adc 	.word	0x08006adc
 8006060:	08003f49 	.word	0x08003f49
 8006064:	08005de7 	.word	0x08005de7
 8006068:	08006ad8 	.word	0x08006ad8

0800606c <__swbuf_r>:
 800606c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800606e:	460e      	mov	r6, r1
 8006070:	4614      	mov	r4, r2
 8006072:	4605      	mov	r5, r0
 8006074:	b118      	cbz	r0, 800607e <__swbuf_r+0x12>
 8006076:	6983      	ldr	r3, [r0, #24]
 8006078:	b90b      	cbnz	r3, 800607e <__swbuf_r+0x12>
 800607a:	f000 f9e7 	bl	800644c <__sinit>
 800607e:	4b21      	ldr	r3, [pc, #132]	; (8006104 <__swbuf_r+0x98>)
 8006080:	429c      	cmp	r4, r3
 8006082:	d12b      	bne.n	80060dc <__swbuf_r+0x70>
 8006084:	686c      	ldr	r4, [r5, #4]
 8006086:	69a3      	ldr	r3, [r4, #24]
 8006088:	60a3      	str	r3, [r4, #8]
 800608a:	89a3      	ldrh	r3, [r4, #12]
 800608c:	071a      	lsls	r2, r3, #28
 800608e:	d52f      	bpl.n	80060f0 <__swbuf_r+0x84>
 8006090:	6923      	ldr	r3, [r4, #16]
 8006092:	b36b      	cbz	r3, 80060f0 <__swbuf_r+0x84>
 8006094:	6923      	ldr	r3, [r4, #16]
 8006096:	6820      	ldr	r0, [r4, #0]
 8006098:	1ac0      	subs	r0, r0, r3
 800609a:	6963      	ldr	r3, [r4, #20]
 800609c:	b2f6      	uxtb	r6, r6
 800609e:	4283      	cmp	r3, r0
 80060a0:	4637      	mov	r7, r6
 80060a2:	dc04      	bgt.n	80060ae <__swbuf_r+0x42>
 80060a4:	4621      	mov	r1, r4
 80060a6:	4628      	mov	r0, r5
 80060a8:	f000 f93c 	bl	8006324 <_fflush_r>
 80060ac:	bb30      	cbnz	r0, 80060fc <__swbuf_r+0x90>
 80060ae:	68a3      	ldr	r3, [r4, #8]
 80060b0:	3b01      	subs	r3, #1
 80060b2:	60a3      	str	r3, [r4, #8]
 80060b4:	6823      	ldr	r3, [r4, #0]
 80060b6:	1c5a      	adds	r2, r3, #1
 80060b8:	6022      	str	r2, [r4, #0]
 80060ba:	701e      	strb	r6, [r3, #0]
 80060bc:	6963      	ldr	r3, [r4, #20]
 80060be:	3001      	adds	r0, #1
 80060c0:	4283      	cmp	r3, r0
 80060c2:	d004      	beq.n	80060ce <__swbuf_r+0x62>
 80060c4:	89a3      	ldrh	r3, [r4, #12]
 80060c6:	07db      	lsls	r3, r3, #31
 80060c8:	d506      	bpl.n	80060d8 <__swbuf_r+0x6c>
 80060ca:	2e0a      	cmp	r6, #10
 80060cc:	d104      	bne.n	80060d8 <__swbuf_r+0x6c>
 80060ce:	4621      	mov	r1, r4
 80060d0:	4628      	mov	r0, r5
 80060d2:	f000 f927 	bl	8006324 <_fflush_r>
 80060d6:	b988      	cbnz	r0, 80060fc <__swbuf_r+0x90>
 80060d8:	4638      	mov	r0, r7
 80060da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80060dc:	4b0a      	ldr	r3, [pc, #40]	; (8006108 <__swbuf_r+0x9c>)
 80060de:	429c      	cmp	r4, r3
 80060e0:	d101      	bne.n	80060e6 <__swbuf_r+0x7a>
 80060e2:	68ac      	ldr	r4, [r5, #8]
 80060e4:	e7cf      	b.n	8006086 <__swbuf_r+0x1a>
 80060e6:	4b09      	ldr	r3, [pc, #36]	; (800610c <__swbuf_r+0xa0>)
 80060e8:	429c      	cmp	r4, r3
 80060ea:	bf08      	it	eq
 80060ec:	68ec      	ldreq	r4, [r5, #12]
 80060ee:	e7ca      	b.n	8006086 <__swbuf_r+0x1a>
 80060f0:	4621      	mov	r1, r4
 80060f2:	4628      	mov	r0, r5
 80060f4:	f000 f81a 	bl	800612c <__swsetup_r>
 80060f8:	2800      	cmp	r0, #0
 80060fa:	d0cb      	beq.n	8006094 <__swbuf_r+0x28>
 80060fc:	f04f 37ff 	mov.w	r7, #4294967295
 8006100:	e7ea      	b.n	80060d8 <__swbuf_r+0x6c>
 8006102:	bf00      	nop
 8006104:	08006c04 	.word	0x08006c04
 8006108:	08006c24 	.word	0x08006c24
 800610c:	08006be4 	.word	0x08006be4

08006110 <__ascii_wctomb>:
 8006110:	b149      	cbz	r1, 8006126 <__ascii_wctomb+0x16>
 8006112:	2aff      	cmp	r2, #255	; 0xff
 8006114:	bf85      	ittet	hi
 8006116:	238a      	movhi	r3, #138	; 0x8a
 8006118:	6003      	strhi	r3, [r0, #0]
 800611a:	700a      	strbls	r2, [r1, #0]
 800611c:	f04f 30ff 	movhi.w	r0, #4294967295
 8006120:	bf98      	it	ls
 8006122:	2001      	movls	r0, #1
 8006124:	4770      	bx	lr
 8006126:	4608      	mov	r0, r1
 8006128:	4770      	bx	lr
	...

0800612c <__swsetup_r>:
 800612c:	4b32      	ldr	r3, [pc, #200]	; (80061f8 <__swsetup_r+0xcc>)
 800612e:	b570      	push	{r4, r5, r6, lr}
 8006130:	681d      	ldr	r5, [r3, #0]
 8006132:	4606      	mov	r6, r0
 8006134:	460c      	mov	r4, r1
 8006136:	b125      	cbz	r5, 8006142 <__swsetup_r+0x16>
 8006138:	69ab      	ldr	r3, [r5, #24]
 800613a:	b913      	cbnz	r3, 8006142 <__swsetup_r+0x16>
 800613c:	4628      	mov	r0, r5
 800613e:	f000 f985 	bl	800644c <__sinit>
 8006142:	4b2e      	ldr	r3, [pc, #184]	; (80061fc <__swsetup_r+0xd0>)
 8006144:	429c      	cmp	r4, r3
 8006146:	d10f      	bne.n	8006168 <__swsetup_r+0x3c>
 8006148:	686c      	ldr	r4, [r5, #4]
 800614a:	89a3      	ldrh	r3, [r4, #12]
 800614c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006150:	0719      	lsls	r1, r3, #28
 8006152:	d42c      	bmi.n	80061ae <__swsetup_r+0x82>
 8006154:	06dd      	lsls	r5, r3, #27
 8006156:	d411      	bmi.n	800617c <__swsetup_r+0x50>
 8006158:	2309      	movs	r3, #9
 800615a:	6033      	str	r3, [r6, #0]
 800615c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006160:	81a3      	strh	r3, [r4, #12]
 8006162:	f04f 30ff 	mov.w	r0, #4294967295
 8006166:	e03e      	b.n	80061e6 <__swsetup_r+0xba>
 8006168:	4b25      	ldr	r3, [pc, #148]	; (8006200 <__swsetup_r+0xd4>)
 800616a:	429c      	cmp	r4, r3
 800616c:	d101      	bne.n	8006172 <__swsetup_r+0x46>
 800616e:	68ac      	ldr	r4, [r5, #8]
 8006170:	e7eb      	b.n	800614a <__swsetup_r+0x1e>
 8006172:	4b24      	ldr	r3, [pc, #144]	; (8006204 <__swsetup_r+0xd8>)
 8006174:	429c      	cmp	r4, r3
 8006176:	bf08      	it	eq
 8006178:	68ec      	ldreq	r4, [r5, #12]
 800617a:	e7e6      	b.n	800614a <__swsetup_r+0x1e>
 800617c:	0758      	lsls	r0, r3, #29
 800617e:	d512      	bpl.n	80061a6 <__swsetup_r+0x7a>
 8006180:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006182:	b141      	cbz	r1, 8006196 <__swsetup_r+0x6a>
 8006184:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006188:	4299      	cmp	r1, r3
 800618a:	d002      	beq.n	8006192 <__swsetup_r+0x66>
 800618c:	4630      	mov	r0, r6
 800618e:	f7ff fcd5 	bl	8005b3c <_free_r>
 8006192:	2300      	movs	r3, #0
 8006194:	6363      	str	r3, [r4, #52]	; 0x34
 8006196:	89a3      	ldrh	r3, [r4, #12]
 8006198:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800619c:	81a3      	strh	r3, [r4, #12]
 800619e:	2300      	movs	r3, #0
 80061a0:	6063      	str	r3, [r4, #4]
 80061a2:	6923      	ldr	r3, [r4, #16]
 80061a4:	6023      	str	r3, [r4, #0]
 80061a6:	89a3      	ldrh	r3, [r4, #12]
 80061a8:	f043 0308 	orr.w	r3, r3, #8
 80061ac:	81a3      	strh	r3, [r4, #12]
 80061ae:	6923      	ldr	r3, [r4, #16]
 80061b0:	b94b      	cbnz	r3, 80061c6 <__swsetup_r+0x9a>
 80061b2:	89a3      	ldrh	r3, [r4, #12]
 80061b4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80061b8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80061bc:	d003      	beq.n	80061c6 <__swsetup_r+0x9a>
 80061be:	4621      	mov	r1, r4
 80061c0:	4630      	mov	r0, r6
 80061c2:	f000 fa09 	bl	80065d8 <__smakebuf_r>
 80061c6:	89a0      	ldrh	r0, [r4, #12]
 80061c8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80061cc:	f010 0301 	ands.w	r3, r0, #1
 80061d0:	d00a      	beq.n	80061e8 <__swsetup_r+0xbc>
 80061d2:	2300      	movs	r3, #0
 80061d4:	60a3      	str	r3, [r4, #8]
 80061d6:	6963      	ldr	r3, [r4, #20]
 80061d8:	425b      	negs	r3, r3
 80061da:	61a3      	str	r3, [r4, #24]
 80061dc:	6923      	ldr	r3, [r4, #16]
 80061de:	b943      	cbnz	r3, 80061f2 <__swsetup_r+0xc6>
 80061e0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80061e4:	d1ba      	bne.n	800615c <__swsetup_r+0x30>
 80061e6:	bd70      	pop	{r4, r5, r6, pc}
 80061e8:	0781      	lsls	r1, r0, #30
 80061ea:	bf58      	it	pl
 80061ec:	6963      	ldrpl	r3, [r4, #20]
 80061ee:	60a3      	str	r3, [r4, #8]
 80061f0:	e7f4      	b.n	80061dc <__swsetup_r+0xb0>
 80061f2:	2000      	movs	r0, #0
 80061f4:	e7f7      	b.n	80061e6 <__swsetup_r+0xba>
 80061f6:	bf00      	nop
 80061f8:	2000000c 	.word	0x2000000c
 80061fc:	08006c04 	.word	0x08006c04
 8006200:	08006c24 	.word	0x08006c24
 8006204:	08006be4 	.word	0x08006be4

08006208 <abort>:
 8006208:	b508      	push	{r3, lr}
 800620a:	2006      	movs	r0, #6
 800620c:	f000 fa4c 	bl	80066a8 <raise>
 8006210:	2001      	movs	r0, #1
 8006212:	f7fb fa11 	bl	8001638 <_exit>
	...

08006218 <__sflush_r>:
 8006218:	898a      	ldrh	r2, [r1, #12]
 800621a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800621e:	4605      	mov	r5, r0
 8006220:	0710      	lsls	r0, r2, #28
 8006222:	460c      	mov	r4, r1
 8006224:	d458      	bmi.n	80062d8 <__sflush_r+0xc0>
 8006226:	684b      	ldr	r3, [r1, #4]
 8006228:	2b00      	cmp	r3, #0
 800622a:	dc05      	bgt.n	8006238 <__sflush_r+0x20>
 800622c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800622e:	2b00      	cmp	r3, #0
 8006230:	dc02      	bgt.n	8006238 <__sflush_r+0x20>
 8006232:	2000      	movs	r0, #0
 8006234:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006238:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800623a:	2e00      	cmp	r6, #0
 800623c:	d0f9      	beq.n	8006232 <__sflush_r+0x1a>
 800623e:	2300      	movs	r3, #0
 8006240:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006244:	682f      	ldr	r7, [r5, #0]
 8006246:	602b      	str	r3, [r5, #0]
 8006248:	d032      	beq.n	80062b0 <__sflush_r+0x98>
 800624a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800624c:	89a3      	ldrh	r3, [r4, #12]
 800624e:	075a      	lsls	r2, r3, #29
 8006250:	d505      	bpl.n	800625e <__sflush_r+0x46>
 8006252:	6863      	ldr	r3, [r4, #4]
 8006254:	1ac0      	subs	r0, r0, r3
 8006256:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006258:	b10b      	cbz	r3, 800625e <__sflush_r+0x46>
 800625a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800625c:	1ac0      	subs	r0, r0, r3
 800625e:	2300      	movs	r3, #0
 8006260:	4602      	mov	r2, r0
 8006262:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006264:	6a21      	ldr	r1, [r4, #32]
 8006266:	4628      	mov	r0, r5
 8006268:	47b0      	blx	r6
 800626a:	1c43      	adds	r3, r0, #1
 800626c:	89a3      	ldrh	r3, [r4, #12]
 800626e:	d106      	bne.n	800627e <__sflush_r+0x66>
 8006270:	6829      	ldr	r1, [r5, #0]
 8006272:	291d      	cmp	r1, #29
 8006274:	d82c      	bhi.n	80062d0 <__sflush_r+0xb8>
 8006276:	4a2a      	ldr	r2, [pc, #168]	; (8006320 <__sflush_r+0x108>)
 8006278:	40ca      	lsrs	r2, r1
 800627a:	07d6      	lsls	r6, r2, #31
 800627c:	d528      	bpl.n	80062d0 <__sflush_r+0xb8>
 800627e:	2200      	movs	r2, #0
 8006280:	6062      	str	r2, [r4, #4]
 8006282:	04d9      	lsls	r1, r3, #19
 8006284:	6922      	ldr	r2, [r4, #16]
 8006286:	6022      	str	r2, [r4, #0]
 8006288:	d504      	bpl.n	8006294 <__sflush_r+0x7c>
 800628a:	1c42      	adds	r2, r0, #1
 800628c:	d101      	bne.n	8006292 <__sflush_r+0x7a>
 800628e:	682b      	ldr	r3, [r5, #0]
 8006290:	b903      	cbnz	r3, 8006294 <__sflush_r+0x7c>
 8006292:	6560      	str	r0, [r4, #84]	; 0x54
 8006294:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006296:	602f      	str	r7, [r5, #0]
 8006298:	2900      	cmp	r1, #0
 800629a:	d0ca      	beq.n	8006232 <__sflush_r+0x1a>
 800629c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80062a0:	4299      	cmp	r1, r3
 80062a2:	d002      	beq.n	80062aa <__sflush_r+0x92>
 80062a4:	4628      	mov	r0, r5
 80062a6:	f7ff fc49 	bl	8005b3c <_free_r>
 80062aa:	2000      	movs	r0, #0
 80062ac:	6360      	str	r0, [r4, #52]	; 0x34
 80062ae:	e7c1      	b.n	8006234 <__sflush_r+0x1c>
 80062b0:	6a21      	ldr	r1, [r4, #32]
 80062b2:	2301      	movs	r3, #1
 80062b4:	4628      	mov	r0, r5
 80062b6:	47b0      	blx	r6
 80062b8:	1c41      	adds	r1, r0, #1
 80062ba:	d1c7      	bne.n	800624c <__sflush_r+0x34>
 80062bc:	682b      	ldr	r3, [r5, #0]
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d0c4      	beq.n	800624c <__sflush_r+0x34>
 80062c2:	2b1d      	cmp	r3, #29
 80062c4:	d001      	beq.n	80062ca <__sflush_r+0xb2>
 80062c6:	2b16      	cmp	r3, #22
 80062c8:	d101      	bne.n	80062ce <__sflush_r+0xb6>
 80062ca:	602f      	str	r7, [r5, #0]
 80062cc:	e7b1      	b.n	8006232 <__sflush_r+0x1a>
 80062ce:	89a3      	ldrh	r3, [r4, #12]
 80062d0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80062d4:	81a3      	strh	r3, [r4, #12]
 80062d6:	e7ad      	b.n	8006234 <__sflush_r+0x1c>
 80062d8:	690f      	ldr	r7, [r1, #16]
 80062da:	2f00      	cmp	r7, #0
 80062dc:	d0a9      	beq.n	8006232 <__sflush_r+0x1a>
 80062de:	0793      	lsls	r3, r2, #30
 80062e0:	680e      	ldr	r6, [r1, #0]
 80062e2:	bf08      	it	eq
 80062e4:	694b      	ldreq	r3, [r1, #20]
 80062e6:	600f      	str	r7, [r1, #0]
 80062e8:	bf18      	it	ne
 80062ea:	2300      	movne	r3, #0
 80062ec:	eba6 0807 	sub.w	r8, r6, r7
 80062f0:	608b      	str	r3, [r1, #8]
 80062f2:	f1b8 0f00 	cmp.w	r8, #0
 80062f6:	dd9c      	ble.n	8006232 <__sflush_r+0x1a>
 80062f8:	6a21      	ldr	r1, [r4, #32]
 80062fa:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80062fc:	4643      	mov	r3, r8
 80062fe:	463a      	mov	r2, r7
 8006300:	4628      	mov	r0, r5
 8006302:	47b0      	blx	r6
 8006304:	2800      	cmp	r0, #0
 8006306:	dc06      	bgt.n	8006316 <__sflush_r+0xfe>
 8006308:	89a3      	ldrh	r3, [r4, #12]
 800630a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800630e:	81a3      	strh	r3, [r4, #12]
 8006310:	f04f 30ff 	mov.w	r0, #4294967295
 8006314:	e78e      	b.n	8006234 <__sflush_r+0x1c>
 8006316:	4407      	add	r7, r0
 8006318:	eba8 0800 	sub.w	r8, r8, r0
 800631c:	e7e9      	b.n	80062f2 <__sflush_r+0xda>
 800631e:	bf00      	nop
 8006320:	20400001 	.word	0x20400001

08006324 <_fflush_r>:
 8006324:	b538      	push	{r3, r4, r5, lr}
 8006326:	690b      	ldr	r3, [r1, #16]
 8006328:	4605      	mov	r5, r0
 800632a:	460c      	mov	r4, r1
 800632c:	b913      	cbnz	r3, 8006334 <_fflush_r+0x10>
 800632e:	2500      	movs	r5, #0
 8006330:	4628      	mov	r0, r5
 8006332:	bd38      	pop	{r3, r4, r5, pc}
 8006334:	b118      	cbz	r0, 800633e <_fflush_r+0x1a>
 8006336:	6983      	ldr	r3, [r0, #24]
 8006338:	b90b      	cbnz	r3, 800633e <_fflush_r+0x1a>
 800633a:	f000 f887 	bl	800644c <__sinit>
 800633e:	4b14      	ldr	r3, [pc, #80]	; (8006390 <_fflush_r+0x6c>)
 8006340:	429c      	cmp	r4, r3
 8006342:	d11b      	bne.n	800637c <_fflush_r+0x58>
 8006344:	686c      	ldr	r4, [r5, #4]
 8006346:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800634a:	2b00      	cmp	r3, #0
 800634c:	d0ef      	beq.n	800632e <_fflush_r+0xa>
 800634e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006350:	07d0      	lsls	r0, r2, #31
 8006352:	d404      	bmi.n	800635e <_fflush_r+0x3a>
 8006354:	0599      	lsls	r1, r3, #22
 8006356:	d402      	bmi.n	800635e <_fflush_r+0x3a>
 8006358:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800635a:	f000 f915 	bl	8006588 <__retarget_lock_acquire_recursive>
 800635e:	4628      	mov	r0, r5
 8006360:	4621      	mov	r1, r4
 8006362:	f7ff ff59 	bl	8006218 <__sflush_r>
 8006366:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006368:	07da      	lsls	r2, r3, #31
 800636a:	4605      	mov	r5, r0
 800636c:	d4e0      	bmi.n	8006330 <_fflush_r+0xc>
 800636e:	89a3      	ldrh	r3, [r4, #12]
 8006370:	059b      	lsls	r3, r3, #22
 8006372:	d4dd      	bmi.n	8006330 <_fflush_r+0xc>
 8006374:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006376:	f000 f908 	bl	800658a <__retarget_lock_release_recursive>
 800637a:	e7d9      	b.n	8006330 <_fflush_r+0xc>
 800637c:	4b05      	ldr	r3, [pc, #20]	; (8006394 <_fflush_r+0x70>)
 800637e:	429c      	cmp	r4, r3
 8006380:	d101      	bne.n	8006386 <_fflush_r+0x62>
 8006382:	68ac      	ldr	r4, [r5, #8]
 8006384:	e7df      	b.n	8006346 <_fflush_r+0x22>
 8006386:	4b04      	ldr	r3, [pc, #16]	; (8006398 <_fflush_r+0x74>)
 8006388:	429c      	cmp	r4, r3
 800638a:	bf08      	it	eq
 800638c:	68ec      	ldreq	r4, [r5, #12]
 800638e:	e7da      	b.n	8006346 <_fflush_r+0x22>
 8006390:	08006c04 	.word	0x08006c04
 8006394:	08006c24 	.word	0x08006c24
 8006398:	08006be4 	.word	0x08006be4

0800639c <std>:
 800639c:	2300      	movs	r3, #0
 800639e:	b510      	push	{r4, lr}
 80063a0:	4604      	mov	r4, r0
 80063a2:	e9c0 3300 	strd	r3, r3, [r0]
 80063a6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80063aa:	6083      	str	r3, [r0, #8]
 80063ac:	8181      	strh	r1, [r0, #12]
 80063ae:	6643      	str	r3, [r0, #100]	; 0x64
 80063b0:	81c2      	strh	r2, [r0, #14]
 80063b2:	6183      	str	r3, [r0, #24]
 80063b4:	4619      	mov	r1, r3
 80063b6:	2208      	movs	r2, #8
 80063b8:	305c      	adds	r0, #92	; 0x5c
 80063ba:	f7fd fd1d 	bl	8003df8 <memset>
 80063be:	4b05      	ldr	r3, [pc, #20]	; (80063d4 <std+0x38>)
 80063c0:	6263      	str	r3, [r4, #36]	; 0x24
 80063c2:	4b05      	ldr	r3, [pc, #20]	; (80063d8 <std+0x3c>)
 80063c4:	62a3      	str	r3, [r4, #40]	; 0x28
 80063c6:	4b05      	ldr	r3, [pc, #20]	; (80063dc <std+0x40>)
 80063c8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80063ca:	4b05      	ldr	r3, [pc, #20]	; (80063e0 <std+0x44>)
 80063cc:	6224      	str	r4, [r4, #32]
 80063ce:	6323      	str	r3, [r4, #48]	; 0x30
 80063d0:	bd10      	pop	{r4, pc}
 80063d2:	bf00      	nop
 80063d4:	080066e1 	.word	0x080066e1
 80063d8:	08006703 	.word	0x08006703
 80063dc:	0800673b 	.word	0x0800673b
 80063e0:	0800675f 	.word	0x0800675f

080063e4 <_cleanup_r>:
 80063e4:	4901      	ldr	r1, [pc, #4]	; (80063ec <_cleanup_r+0x8>)
 80063e6:	f000 b8af 	b.w	8006548 <_fwalk_reent>
 80063ea:	bf00      	nop
 80063ec:	08006325 	.word	0x08006325

080063f0 <__sfmoreglue>:
 80063f0:	b570      	push	{r4, r5, r6, lr}
 80063f2:	2268      	movs	r2, #104	; 0x68
 80063f4:	1e4d      	subs	r5, r1, #1
 80063f6:	4355      	muls	r5, r2
 80063f8:	460e      	mov	r6, r1
 80063fa:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80063fe:	f7ff fc09 	bl	8005c14 <_malloc_r>
 8006402:	4604      	mov	r4, r0
 8006404:	b140      	cbz	r0, 8006418 <__sfmoreglue+0x28>
 8006406:	2100      	movs	r1, #0
 8006408:	e9c0 1600 	strd	r1, r6, [r0]
 800640c:	300c      	adds	r0, #12
 800640e:	60a0      	str	r0, [r4, #8]
 8006410:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006414:	f7fd fcf0 	bl	8003df8 <memset>
 8006418:	4620      	mov	r0, r4
 800641a:	bd70      	pop	{r4, r5, r6, pc}

0800641c <__sfp_lock_acquire>:
 800641c:	4801      	ldr	r0, [pc, #4]	; (8006424 <__sfp_lock_acquire+0x8>)
 800641e:	f000 b8b3 	b.w	8006588 <__retarget_lock_acquire_recursive>
 8006422:	bf00      	nop
 8006424:	20000315 	.word	0x20000315

08006428 <__sfp_lock_release>:
 8006428:	4801      	ldr	r0, [pc, #4]	; (8006430 <__sfp_lock_release+0x8>)
 800642a:	f000 b8ae 	b.w	800658a <__retarget_lock_release_recursive>
 800642e:	bf00      	nop
 8006430:	20000315 	.word	0x20000315

08006434 <__sinit_lock_acquire>:
 8006434:	4801      	ldr	r0, [pc, #4]	; (800643c <__sinit_lock_acquire+0x8>)
 8006436:	f000 b8a7 	b.w	8006588 <__retarget_lock_acquire_recursive>
 800643a:	bf00      	nop
 800643c:	20000316 	.word	0x20000316

08006440 <__sinit_lock_release>:
 8006440:	4801      	ldr	r0, [pc, #4]	; (8006448 <__sinit_lock_release+0x8>)
 8006442:	f000 b8a2 	b.w	800658a <__retarget_lock_release_recursive>
 8006446:	bf00      	nop
 8006448:	20000316 	.word	0x20000316

0800644c <__sinit>:
 800644c:	b510      	push	{r4, lr}
 800644e:	4604      	mov	r4, r0
 8006450:	f7ff fff0 	bl	8006434 <__sinit_lock_acquire>
 8006454:	69a3      	ldr	r3, [r4, #24]
 8006456:	b11b      	cbz	r3, 8006460 <__sinit+0x14>
 8006458:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800645c:	f7ff bff0 	b.w	8006440 <__sinit_lock_release>
 8006460:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8006464:	6523      	str	r3, [r4, #80]	; 0x50
 8006466:	4b13      	ldr	r3, [pc, #76]	; (80064b4 <__sinit+0x68>)
 8006468:	4a13      	ldr	r2, [pc, #76]	; (80064b8 <__sinit+0x6c>)
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	62a2      	str	r2, [r4, #40]	; 0x28
 800646e:	42a3      	cmp	r3, r4
 8006470:	bf04      	itt	eq
 8006472:	2301      	moveq	r3, #1
 8006474:	61a3      	streq	r3, [r4, #24]
 8006476:	4620      	mov	r0, r4
 8006478:	f000 f820 	bl	80064bc <__sfp>
 800647c:	6060      	str	r0, [r4, #4]
 800647e:	4620      	mov	r0, r4
 8006480:	f000 f81c 	bl	80064bc <__sfp>
 8006484:	60a0      	str	r0, [r4, #8]
 8006486:	4620      	mov	r0, r4
 8006488:	f000 f818 	bl	80064bc <__sfp>
 800648c:	2200      	movs	r2, #0
 800648e:	60e0      	str	r0, [r4, #12]
 8006490:	2104      	movs	r1, #4
 8006492:	6860      	ldr	r0, [r4, #4]
 8006494:	f7ff ff82 	bl	800639c <std>
 8006498:	68a0      	ldr	r0, [r4, #8]
 800649a:	2201      	movs	r2, #1
 800649c:	2109      	movs	r1, #9
 800649e:	f7ff ff7d 	bl	800639c <std>
 80064a2:	68e0      	ldr	r0, [r4, #12]
 80064a4:	2202      	movs	r2, #2
 80064a6:	2112      	movs	r1, #18
 80064a8:	f7ff ff78 	bl	800639c <std>
 80064ac:	2301      	movs	r3, #1
 80064ae:	61a3      	str	r3, [r4, #24]
 80064b0:	e7d2      	b.n	8006458 <__sinit+0xc>
 80064b2:	bf00      	nop
 80064b4:	08006868 	.word	0x08006868
 80064b8:	080063e5 	.word	0x080063e5

080064bc <__sfp>:
 80064bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80064be:	4607      	mov	r7, r0
 80064c0:	f7ff ffac 	bl	800641c <__sfp_lock_acquire>
 80064c4:	4b1e      	ldr	r3, [pc, #120]	; (8006540 <__sfp+0x84>)
 80064c6:	681e      	ldr	r6, [r3, #0]
 80064c8:	69b3      	ldr	r3, [r6, #24]
 80064ca:	b913      	cbnz	r3, 80064d2 <__sfp+0x16>
 80064cc:	4630      	mov	r0, r6
 80064ce:	f7ff ffbd 	bl	800644c <__sinit>
 80064d2:	3648      	adds	r6, #72	; 0x48
 80064d4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80064d8:	3b01      	subs	r3, #1
 80064da:	d503      	bpl.n	80064e4 <__sfp+0x28>
 80064dc:	6833      	ldr	r3, [r6, #0]
 80064de:	b30b      	cbz	r3, 8006524 <__sfp+0x68>
 80064e0:	6836      	ldr	r6, [r6, #0]
 80064e2:	e7f7      	b.n	80064d4 <__sfp+0x18>
 80064e4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80064e8:	b9d5      	cbnz	r5, 8006520 <__sfp+0x64>
 80064ea:	4b16      	ldr	r3, [pc, #88]	; (8006544 <__sfp+0x88>)
 80064ec:	60e3      	str	r3, [r4, #12]
 80064ee:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80064f2:	6665      	str	r5, [r4, #100]	; 0x64
 80064f4:	f000 f847 	bl	8006586 <__retarget_lock_init_recursive>
 80064f8:	f7ff ff96 	bl	8006428 <__sfp_lock_release>
 80064fc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8006500:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006504:	6025      	str	r5, [r4, #0]
 8006506:	61a5      	str	r5, [r4, #24]
 8006508:	2208      	movs	r2, #8
 800650a:	4629      	mov	r1, r5
 800650c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006510:	f7fd fc72 	bl	8003df8 <memset>
 8006514:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006518:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800651c:	4620      	mov	r0, r4
 800651e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006520:	3468      	adds	r4, #104	; 0x68
 8006522:	e7d9      	b.n	80064d8 <__sfp+0x1c>
 8006524:	2104      	movs	r1, #4
 8006526:	4638      	mov	r0, r7
 8006528:	f7ff ff62 	bl	80063f0 <__sfmoreglue>
 800652c:	4604      	mov	r4, r0
 800652e:	6030      	str	r0, [r6, #0]
 8006530:	2800      	cmp	r0, #0
 8006532:	d1d5      	bne.n	80064e0 <__sfp+0x24>
 8006534:	f7ff ff78 	bl	8006428 <__sfp_lock_release>
 8006538:	230c      	movs	r3, #12
 800653a:	603b      	str	r3, [r7, #0]
 800653c:	e7ee      	b.n	800651c <__sfp+0x60>
 800653e:	bf00      	nop
 8006540:	08006868 	.word	0x08006868
 8006544:	ffff0001 	.word	0xffff0001

08006548 <_fwalk_reent>:
 8006548:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800654c:	4606      	mov	r6, r0
 800654e:	4688      	mov	r8, r1
 8006550:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006554:	2700      	movs	r7, #0
 8006556:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800655a:	f1b9 0901 	subs.w	r9, r9, #1
 800655e:	d505      	bpl.n	800656c <_fwalk_reent+0x24>
 8006560:	6824      	ldr	r4, [r4, #0]
 8006562:	2c00      	cmp	r4, #0
 8006564:	d1f7      	bne.n	8006556 <_fwalk_reent+0xe>
 8006566:	4638      	mov	r0, r7
 8006568:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800656c:	89ab      	ldrh	r3, [r5, #12]
 800656e:	2b01      	cmp	r3, #1
 8006570:	d907      	bls.n	8006582 <_fwalk_reent+0x3a>
 8006572:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006576:	3301      	adds	r3, #1
 8006578:	d003      	beq.n	8006582 <_fwalk_reent+0x3a>
 800657a:	4629      	mov	r1, r5
 800657c:	4630      	mov	r0, r6
 800657e:	47c0      	blx	r8
 8006580:	4307      	orrs	r7, r0
 8006582:	3568      	adds	r5, #104	; 0x68
 8006584:	e7e9      	b.n	800655a <_fwalk_reent+0x12>

08006586 <__retarget_lock_init_recursive>:
 8006586:	4770      	bx	lr

08006588 <__retarget_lock_acquire_recursive>:
 8006588:	4770      	bx	lr

0800658a <__retarget_lock_release_recursive>:
 800658a:	4770      	bx	lr

0800658c <__swhatbuf_r>:
 800658c:	b570      	push	{r4, r5, r6, lr}
 800658e:	460e      	mov	r6, r1
 8006590:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006594:	2900      	cmp	r1, #0
 8006596:	b096      	sub	sp, #88	; 0x58
 8006598:	4614      	mov	r4, r2
 800659a:	461d      	mov	r5, r3
 800659c:	da08      	bge.n	80065b0 <__swhatbuf_r+0x24>
 800659e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80065a2:	2200      	movs	r2, #0
 80065a4:	602a      	str	r2, [r5, #0]
 80065a6:	061a      	lsls	r2, r3, #24
 80065a8:	d410      	bmi.n	80065cc <__swhatbuf_r+0x40>
 80065aa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80065ae:	e00e      	b.n	80065ce <__swhatbuf_r+0x42>
 80065b0:	466a      	mov	r2, sp
 80065b2:	f000 f8fb 	bl	80067ac <_fstat_r>
 80065b6:	2800      	cmp	r0, #0
 80065b8:	dbf1      	blt.n	800659e <__swhatbuf_r+0x12>
 80065ba:	9a01      	ldr	r2, [sp, #4]
 80065bc:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80065c0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80065c4:	425a      	negs	r2, r3
 80065c6:	415a      	adcs	r2, r3
 80065c8:	602a      	str	r2, [r5, #0]
 80065ca:	e7ee      	b.n	80065aa <__swhatbuf_r+0x1e>
 80065cc:	2340      	movs	r3, #64	; 0x40
 80065ce:	2000      	movs	r0, #0
 80065d0:	6023      	str	r3, [r4, #0]
 80065d2:	b016      	add	sp, #88	; 0x58
 80065d4:	bd70      	pop	{r4, r5, r6, pc}
	...

080065d8 <__smakebuf_r>:
 80065d8:	898b      	ldrh	r3, [r1, #12]
 80065da:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80065dc:	079d      	lsls	r5, r3, #30
 80065de:	4606      	mov	r6, r0
 80065e0:	460c      	mov	r4, r1
 80065e2:	d507      	bpl.n	80065f4 <__smakebuf_r+0x1c>
 80065e4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80065e8:	6023      	str	r3, [r4, #0]
 80065ea:	6123      	str	r3, [r4, #16]
 80065ec:	2301      	movs	r3, #1
 80065ee:	6163      	str	r3, [r4, #20]
 80065f0:	b002      	add	sp, #8
 80065f2:	bd70      	pop	{r4, r5, r6, pc}
 80065f4:	ab01      	add	r3, sp, #4
 80065f6:	466a      	mov	r2, sp
 80065f8:	f7ff ffc8 	bl	800658c <__swhatbuf_r>
 80065fc:	9900      	ldr	r1, [sp, #0]
 80065fe:	4605      	mov	r5, r0
 8006600:	4630      	mov	r0, r6
 8006602:	f7ff fb07 	bl	8005c14 <_malloc_r>
 8006606:	b948      	cbnz	r0, 800661c <__smakebuf_r+0x44>
 8006608:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800660c:	059a      	lsls	r2, r3, #22
 800660e:	d4ef      	bmi.n	80065f0 <__smakebuf_r+0x18>
 8006610:	f023 0303 	bic.w	r3, r3, #3
 8006614:	f043 0302 	orr.w	r3, r3, #2
 8006618:	81a3      	strh	r3, [r4, #12]
 800661a:	e7e3      	b.n	80065e4 <__smakebuf_r+0xc>
 800661c:	4b0d      	ldr	r3, [pc, #52]	; (8006654 <__smakebuf_r+0x7c>)
 800661e:	62b3      	str	r3, [r6, #40]	; 0x28
 8006620:	89a3      	ldrh	r3, [r4, #12]
 8006622:	6020      	str	r0, [r4, #0]
 8006624:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006628:	81a3      	strh	r3, [r4, #12]
 800662a:	9b00      	ldr	r3, [sp, #0]
 800662c:	6163      	str	r3, [r4, #20]
 800662e:	9b01      	ldr	r3, [sp, #4]
 8006630:	6120      	str	r0, [r4, #16]
 8006632:	b15b      	cbz	r3, 800664c <__smakebuf_r+0x74>
 8006634:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006638:	4630      	mov	r0, r6
 800663a:	f000 f8c9 	bl	80067d0 <_isatty_r>
 800663e:	b128      	cbz	r0, 800664c <__smakebuf_r+0x74>
 8006640:	89a3      	ldrh	r3, [r4, #12]
 8006642:	f023 0303 	bic.w	r3, r3, #3
 8006646:	f043 0301 	orr.w	r3, r3, #1
 800664a:	81a3      	strh	r3, [r4, #12]
 800664c:	89a0      	ldrh	r0, [r4, #12]
 800664e:	4305      	orrs	r5, r0
 8006650:	81a5      	strh	r5, [r4, #12]
 8006652:	e7cd      	b.n	80065f0 <__smakebuf_r+0x18>
 8006654:	080063e5 	.word	0x080063e5

08006658 <_raise_r>:
 8006658:	291f      	cmp	r1, #31
 800665a:	b538      	push	{r3, r4, r5, lr}
 800665c:	4604      	mov	r4, r0
 800665e:	460d      	mov	r5, r1
 8006660:	d904      	bls.n	800666c <_raise_r+0x14>
 8006662:	2316      	movs	r3, #22
 8006664:	6003      	str	r3, [r0, #0]
 8006666:	f04f 30ff 	mov.w	r0, #4294967295
 800666a:	bd38      	pop	{r3, r4, r5, pc}
 800666c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800666e:	b112      	cbz	r2, 8006676 <_raise_r+0x1e>
 8006670:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006674:	b94b      	cbnz	r3, 800668a <_raise_r+0x32>
 8006676:	4620      	mov	r0, r4
 8006678:	f000 f830 	bl	80066dc <_getpid_r>
 800667c:	462a      	mov	r2, r5
 800667e:	4601      	mov	r1, r0
 8006680:	4620      	mov	r0, r4
 8006682:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006686:	f000 b817 	b.w	80066b8 <_kill_r>
 800668a:	2b01      	cmp	r3, #1
 800668c:	d00a      	beq.n	80066a4 <_raise_r+0x4c>
 800668e:	1c59      	adds	r1, r3, #1
 8006690:	d103      	bne.n	800669a <_raise_r+0x42>
 8006692:	2316      	movs	r3, #22
 8006694:	6003      	str	r3, [r0, #0]
 8006696:	2001      	movs	r0, #1
 8006698:	e7e7      	b.n	800666a <_raise_r+0x12>
 800669a:	2400      	movs	r4, #0
 800669c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80066a0:	4628      	mov	r0, r5
 80066a2:	4798      	blx	r3
 80066a4:	2000      	movs	r0, #0
 80066a6:	e7e0      	b.n	800666a <_raise_r+0x12>

080066a8 <raise>:
 80066a8:	4b02      	ldr	r3, [pc, #8]	; (80066b4 <raise+0xc>)
 80066aa:	4601      	mov	r1, r0
 80066ac:	6818      	ldr	r0, [r3, #0]
 80066ae:	f7ff bfd3 	b.w	8006658 <_raise_r>
 80066b2:	bf00      	nop
 80066b4:	2000000c 	.word	0x2000000c

080066b8 <_kill_r>:
 80066b8:	b538      	push	{r3, r4, r5, lr}
 80066ba:	4d07      	ldr	r5, [pc, #28]	; (80066d8 <_kill_r+0x20>)
 80066bc:	2300      	movs	r3, #0
 80066be:	4604      	mov	r4, r0
 80066c0:	4608      	mov	r0, r1
 80066c2:	4611      	mov	r1, r2
 80066c4:	602b      	str	r3, [r5, #0]
 80066c6:	f7fa ffa7 	bl	8001618 <_kill>
 80066ca:	1c43      	adds	r3, r0, #1
 80066cc:	d102      	bne.n	80066d4 <_kill_r+0x1c>
 80066ce:	682b      	ldr	r3, [r5, #0]
 80066d0:	b103      	cbz	r3, 80066d4 <_kill_r+0x1c>
 80066d2:	6023      	str	r3, [r4, #0]
 80066d4:	bd38      	pop	{r3, r4, r5, pc}
 80066d6:	bf00      	nop
 80066d8:	20000310 	.word	0x20000310

080066dc <_getpid_r>:
 80066dc:	f7fa bf94 	b.w	8001608 <_getpid>

080066e0 <__sread>:
 80066e0:	b510      	push	{r4, lr}
 80066e2:	460c      	mov	r4, r1
 80066e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80066e8:	f000 f894 	bl	8006814 <_read_r>
 80066ec:	2800      	cmp	r0, #0
 80066ee:	bfab      	itete	ge
 80066f0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80066f2:	89a3      	ldrhlt	r3, [r4, #12]
 80066f4:	181b      	addge	r3, r3, r0
 80066f6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80066fa:	bfac      	ite	ge
 80066fc:	6563      	strge	r3, [r4, #84]	; 0x54
 80066fe:	81a3      	strhlt	r3, [r4, #12]
 8006700:	bd10      	pop	{r4, pc}

08006702 <__swrite>:
 8006702:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006706:	461f      	mov	r7, r3
 8006708:	898b      	ldrh	r3, [r1, #12]
 800670a:	05db      	lsls	r3, r3, #23
 800670c:	4605      	mov	r5, r0
 800670e:	460c      	mov	r4, r1
 8006710:	4616      	mov	r6, r2
 8006712:	d505      	bpl.n	8006720 <__swrite+0x1e>
 8006714:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006718:	2302      	movs	r3, #2
 800671a:	2200      	movs	r2, #0
 800671c:	f000 f868 	bl	80067f0 <_lseek_r>
 8006720:	89a3      	ldrh	r3, [r4, #12]
 8006722:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006726:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800672a:	81a3      	strh	r3, [r4, #12]
 800672c:	4632      	mov	r2, r6
 800672e:	463b      	mov	r3, r7
 8006730:	4628      	mov	r0, r5
 8006732:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006736:	f000 b817 	b.w	8006768 <_write_r>

0800673a <__sseek>:
 800673a:	b510      	push	{r4, lr}
 800673c:	460c      	mov	r4, r1
 800673e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006742:	f000 f855 	bl	80067f0 <_lseek_r>
 8006746:	1c43      	adds	r3, r0, #1
 8006748:	89a3      	ldrh	r3, [r4, #12]
 800674a:	bf15      	itete	ne
 800674c:	6560      	strne	r0, [r4, #84]	; 0x54
 800674e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006752:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006756:	81a3      	strheq	r3, [r4, #12]
 8006758:	bf18      	it	ne
 800675a:	81a3      	strhne	r3, [r4, #12]
 800675c:	bd10      	pop	{r4, pc}

0800675e <__sclose>:
 800675e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006762:	f000 b813 	b.w	800678c <_close_r>
	...

08006768 <_write_r>:
 8006768:	b538      	push	{r3, r4, r5, lr}
 800676a:	4d07      	ldr	r5, [pc, #28]	; (8006788 <_write_r+0x20>)
 800676c:	4604      	mov	r4, r0
 800676e:	4608      	mov	r0, r1
 8006770:	4611      	mov	r1, r2
 8006772:	2200      	movs	r2, #0
 8006774:	602a      	str	r2, [r5, #0]
 8006776:	461a      	mov	r2, r3
 8006778:	f7fa ff85 	bl	8001686 <_write>
 800677c:	1c43      	adds	r3, r0, #1
 800677e:	d102      	bne.n	8006786 <_write_r+0x1e>
 8006780:	682b      	ldr	r3, [r5, #0]
 8006782:	b103      	cbz	r3, 8006786 <_write_r+0x1e>
 8006784:	6023      	str	r3, [r4, #0]
 8006786:	bd38      	pop	{r3, r4, r5, pc}
 8006788:	20000310 	.word	0x20000310

0800678c <_close_r>:
 800678c:	b538      	push	{r3, r4, r5, lr}
 800678e:	4d06      	ldr	r5, [pc, #24]	; (80067a8 <_close_r+0x1c>)
 8006790:	2300      	movs	r3, #0
 8006792:	4604      	mov	r4, r0
 8006794:	4608      	mov	r0, r1
 8006796:	602b      	str	r3, [r5, #0]
 8006798:	f7fa ff91 	bl	80016be <_close>
 800679c:	1c43      	adds	r3, r0, #1
 800679e:	d102      	bne.n	80067a6 <_close_r+0x1a>
 80067a0:	682b      	ldr	r3, [r5, #0]
 80067a2:	b103      	cbz	r3, 80067a6 <_close_r+0x1a>
 80067a4:	6023      	str	r3, [r4, #0]
 80067a6:	bd38      	pop	{r3, r4, r5, pc}
 80067a8:	20000310 	.word	0x20000310

080067ac <_fstat_r>:
 80067ac:	b538      	push	{r3, r4, r5, lr}
 80067ae:	4d07      	ldr	r5, [pc, #28]	; (80067cc <_fstat_r+0x20>)
 80067b0:	2300      	movs	r3, #0
 80067b2:	4604      	mov	r4, r0
 80067b4:	4608      	mov	r0, r1
 80067b6:	4611      	mov	r1, r2
 80067b8:	602b      	str	r3, [r5, #0]
 80067ba:	f7fa ff8c 	bl	80016d6 <_fstat>
 80067be:	1c43      	adds	r3, r0, #1
 80067c0:	d102      	bne.n	80067c8 <_fstat_r+0x1c>
 80067c2:	682b      	ldr	r3, [r5, #0]
 80067c4:	b103      	cbz	r3, 80067c8 <_fstat_r+0x1c>
 80067c6:	6023      	str	r3, [r4, #0]
 80067c8:	bd38      	pop	{r3, r4, r5, pc}
 80067ca:	bf00      	nop
 80067cc:	20000310 	.word	0x20000310

080067d0 <_isatty_r>:
 80067d0:	b538      	push	{r3, r4, r5, lr}
 80067d2:	4d06      	ldr	r5, [pc, #24]	; (80067ec <_isatty_r+0x1c>)
 80067d4:	2300      	movs	r3, #0
 80067d6:	4604      	mov	r4, r0
 80067d8:	4608      	mov	r0, r1
 80067da:	602b      	str	r3, [r5, #0]
 80067dc:	f7fa ff8b 	bl	80016f6 <_isatty>
 80067e0:	1c43      	adds	r3, r0, #1
 80067e2:	d102      	bne.n	80067ea <_isatty_r+0x1a>
 80067e4:	682b      	ldr	r3, [r5, #0]
 80067e6:	b103      	cbz	r3, 80067ea <_isatty_r+0x1a>
 80067e8:	6023      	str	r3, [r4, #0]
 80067ea:	bd38      	pop	{r3, r4, r5, pc}
 80067ec:	20000310 	.word	0x20000310

080067f0 <_lseek_r>:
 80067f0:	b538      	push	{r3, r4, r5, lr}
 80067f2:	4d07      	ldr	r5, [pc, #28]	; (8006810 <_lseek_r+0x20>)
 80067f4:	4604      	mov	r4, r0
 80067f6:	4608      	mov	r0, r1
 80067f8:	4611      	mov	r1, r2
 80067fa:	2200      	movs	r2, #0
 80067fc:	602a      	str	r2, [r5, #0]
 80067fe:	461a      	mov	r2, r3
 8006800:	f7fa ff84 	bl	800170c <_lseek>
 8006804:	1c43      	adds	r3, r0, #1
 8006806:	d102      	bne.n	800680e <_lseek_r+0x1e>
 8006808:	682b      	ldr	r3, [r5, #0]
 800680a:	b103      	cbz	r3, 800680e <_lseek_r+0x1e>
 800680c:	6023      	str	r3, [r4, #0]
 800680e:	bd38      	pop	{r3, r4, r5, pc}
 8006810:	20000310 	.word	0x20000310

08006814 <_read_r>:
 8006814:	b538      	push	{r3, r4, r5, lr}
 8006816:	4d07      	ldr	r5, [pc, #28]	; (8006834 <_read_r+0x20>)
 8006818:	4604      	mov	r4, r0
 800681a:	4608      	mov	r0, r1
 800681c:	4611      	mov	r1, r2
 800681e:	2200      	movs	r2, #0
 8006820:	602a      	str	r2, [r5, #0]
 8006822:	461a      	mov	r2, r3
 8006824:	f7fa ff12 	bl	800164c <_read>
 8006828:	1c43      	adds	r3, r0, #1
 800682a:	d102      	bne.n	8006832 <_read_r+0x1e>
 800682c:	682b      	ldr	r3, [r5, #0]
 800682e:	b103      	cbz	r3, 8006832 <_read_r+0x1e>
 8006830:	6023      	str	r3, [r4, #0]
 8006832:	bd38      	pop	{r3, r4, r5, pc}
 8006834:	20000310 	.word	0x20000310

08006838 <_init>:
 8006838:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800683a:	bf00      	nop
 800683c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800683e:	bc08      	pop	{r3}
 8006840:	469e      	mov	lr, r3
 8006842:	4770      	bx	lr

08006844 <_fini>:
 8006844:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006846:	bf00      	nop
 8006848:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800684a:	bc08      	pop	{r3}
 800684c:	469e      	mov	lr, r3
 800684e:	4770      	bx	lr
