0.6
2018.3
Dec  7 2018
00:33:28
D:/HDL_PRAC/project_SR/project_SR.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/HDL_PRAC/project_SR/project_SR.srcs/sim_1/new/tb_sr_ff.v,1668231126,verilog,,,,tb_sr_ff,,,,,,,,
D:/HDL_PRAC/project_SR/project_SR.srcs/sources_1/new/SR_FF.v,1668231095,verilog,,D:/HDL_PRAC/project_SR/project_SR.srcs/sim_1/new/tb_sr_ff.v,,SR_FF,,,,,,,,
