{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1719557816000 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1719557816010 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 28 00:56:54 2024 " "Processing started: Fri Jun 28 00:56:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1719557816010 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1719557816010 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta monociclo_fpga -c monociclo_fpga " "Command: quartus_sta monociclo_fpga -c monociclo_fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1719557816010 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1719557816450 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1719557817936 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1719557817936 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1719557818044 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1719557818044 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1719557818877 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "monociclo_fpga.sdc " "Synopsys Design Constraints File file not found: 'monociclo_fpga.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1719557819071 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1719557819072 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divFreq:divisor\|divF_clk_o divFreq:divisor\|divF_clk_o " "create_clock -period 1.000 -name divFreq:divisor\|divF_clk_o divFreq:divisor\|divF_clk_o" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1719557819099 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_i clk_i " "create_clock -period 1.000 -name clk_i clk_i" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1719557819099 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name monociclo:PC\|pc_r\[2\] monociclo:PC\|pc_r\[2\] " "create_clock -period 1.000 -name monociclo:PC\|pc_r\[2\] monociclo:PC\|pc_r\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1719557819099 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1719557819099 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC\|decode_u0\|Decoder0~14  from: datac  to: combout " "Cell: PC\|decode_u0\|Decoder0~14  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1719557819134 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC\|decode_u0\|Decoder0~15  from: datad  to: combout " "Cell: PC\|decode_u0\|Decoder0~15  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1719557819134 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1719557819134 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1719557819168 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1719557819169 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1719557819175 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1719557819212 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1719557822324 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1719557822324 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -24.219 " "Worst-case setup slack is -24.219" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719557822329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719557822329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -24.219             -24.219 monociclo:PC\|pc_r\[2\]  " "  -24.219             -24.219 monociclo:PC\|pc_r\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719557822329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -23.388          -58357.656 divFreq:divisor\|divF_clk_o  " "  -23.388          -58357.656 divFreq:divisor\|divF_clk_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719557822329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.054             -73.316 clk_i  " "   -4.054             -73.316 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719557822329 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1719557822329 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.404 " "Worst-case hold slack is 0.404" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719557822477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719557822477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 divFreq:divisor\|divF_clk_o  " "    0.404               0.000 divFreq:divisor\|divF_clk_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719557822477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.654               0.000 clk_i  " "    0.654               0.000 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719557822477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.947               0.000 monociclo:PC\|pc_r\[2\]  " "    1.947               0.000 monociclo:PC\|pc_r\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719557822477 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1719557822477 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1719557822494 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1719557822501 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719557822512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719557822512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -45.405 clk_i  " "   -3.000             -45.405 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719557822512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285           -3987.355 divFreq:divisor\|divF_clk_o  " "   -1.285           -3987.355 divFreq:divisor\|divF_clk_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719557822512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.414               0.000 monociclo:PC\|pc_r\[2\]  " "    0.414               0.000 monociclo:PC\|pc_r\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719557822512 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1719557822512 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1719557823266 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1719557823320 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1719557824612 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC\|decode_u0\|Decoder0~14  from: datac  to: combout " "Cell: PC\|decode_u0\|Decoder0~14  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1719557824968 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC\|decode_u0\|Decoder0~15  from: datad  to: combout " "Cell: PC\|decode_u0\|Decoder0~15  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1719557824968 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1719557824968 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1719557824968 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1719557825276 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1719557825276 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -22.267 " "Worst-case setup slack is -22.267" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719557825281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719557825281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -22.267             -22.267 monociclo:PC\|pc_r\[2\]  " "  -22.267             -22.267 monociclo:PC\|pc_r\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719557825281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -21.560          -53528.900 divFreq:divisor\|divF_clk_o  " "  -21.560          -53528.900 divFreq:divisor\|divF_clk_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719557825281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.666             -62.904 clk_i  " "   -3.666             -62.904 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719557825281 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1719557825281 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.356 " "Worst-case hold slack is 0.356" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719557825445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719557825445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 divFreq:divisor\|divF_clk_o  " "    0.356               0.000 divFreq:divisor\|divF_clk_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719557825445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.598               0.000 clk_i  " "    0.598               0.000 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719557825445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.861               0.000 monociclo:PC\|pc_r\[2\]  " "    1.861               0.000 monociclo:PC\|pc_r\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719557825445 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1719557825445 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1719557825456 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1719557825463 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719557825476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719557825476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -45.405 clk_i  " "   -3.000             -45.405 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719557825476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285           -3987.355 divFreq:divisor\|divF_clk_o  " "   -1.285           -3987.355 divFreq:divisor\|divF_clk_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719557825476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.316               0.000 monociclo:PC\|pc_r\[2\]  " "    0.316               0.000 monociclo:PC\|pc_r\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719557825476 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1719557825476 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1719557826275 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC\|decode_u0\|Decoder0~14  from: datac  to: combout " "Cell: PC\|decode_u0\|Decoder0~14  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1719557826543 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC\|decode_u0\|Decoder0~15  from: datad  to: combout " "Cell: PC\|decode_u0\|Decoder0~15  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1719557826543 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1719557826543 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1719557826544 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1719557826707 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1719557826707 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.455 " "Worst-case setup slack is -11.455" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719557826718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719557826718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.455             -11.455 monociclo:PC\|pc_r\[2\]  " "  -11.455             -11.455 monociclo:PC\|pc_r\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719557826718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.148          -27678.726 divFreq:divisor\|divF_clk_o  " "  -11.148          -27678.726 divFreq:divisor\|divF_clk_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719557826718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.595             -19.880 clk_i  " "   -1.595             -19.880 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719557826718 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1719557826718 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.179 " "Worst-case hold slack is 0.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719557826888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719557826888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 divFreq:divisor\|divF_clk_o  " "    0.179               0.000 divFreq:divisor\|divF_clk_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719557826888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 clk_i  " "    0.299               0.000 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719557826888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.855               0.000 monociclo:PC\|pc_r\[2\]  " "    0.855               0.000 monociclo:PC\|pc_r\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719557826888 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1719557826888 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1719557826900 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1719557826912 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719557826924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719557826924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -38.033 clk_i  " "   -3.000             -38.033 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719557826924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000           -3103.000 divFreq:divisor\|divF_clk_o  " "   -1.000           -3103.000 divFreq:divisor\|divF_clk_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719557826924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384               0.000 monociclo:PC\|pc_r\[2\]  " "    0.384               0.000 monociclo:PC\|pc_r\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719557826924 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1719557826924 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1719557829668 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1719557831229 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4985 " "Peak virtual memory: 4985 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1719557831736 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 28 00:57:11 2024 " "Processing ended: Fri Jun 28 00:57:11 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1719557831736 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1719557831736 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1719557831736 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1719557831736 ""}
