// Seed: 1223069257
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input logic id_1,
    input logic id_2
);
  assign id_3 = id_3 - id_0;
  logic id_4;
  logic id_5;
endmodule
