// Seed: 4234472067
module module_0 (
    output supply0 id_0,
    output supply1 id_1,
    output supply1 id_2,
    input wand id_3,
    input supply1 id_4,
    input supply0 id_5,
    output wor id_6
);
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input wor id_0,
    output supply0 id_1,
    output tri0 id_2,
    output supply0 id_3,
    output wire id_4,
    input supply1 id_5,
    input wire id_6,
    input tri id_7,
    output logic id_8
    , id_13,
    input tri id_9,
    output logic id_10,
    input tri0 id_11
);
  always id_8 <= #1 -1;
  wire id_14;
  module_0 modCall_1 (
      id_3,
      id_4,
      id_1,
      id_9,
      id_5,
      id_9,
      id_4
  );
  wire id_15;
  always @(negedge 1'b0) begin : LABEL_0
    id_10 <= -1'h0;
  end
endmodule
