$date
	Fri Apr 22 09:53:31 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb $end
$var wire 1 ! BNE $end
$var wire 1 " BEQ $end
$var reg 1 # BRANCH $end
$var reg 1 $ ZERO $end
$var reg 3 % funct3 [2:0] $end
$scope module T $end
$var wire 1 # BRANCH $end
$var wire 1 $ ZERO $end
$var wire 3 & funct3 [2:0] $end
$var reg 1 " BEQ $end
$var reg 1 ! BNE $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
bx %
x$
x#
x"
x!
$end
#10
b0 %
b0 &
0#
0$
#20
0!
0"
1#
#30
x!
x"
0#
1$
#40
0!
1"
1#
#50
x!
x"
b1 %
b1 &
0#
0$
#60
0"
1!
1#
#70
x!
x"
0#
1$
#80
0"
0!
1#
#90
x!
x"
b11 %
b11 &
0#
0$
#100
