<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="/home/asautaux/yarr/pcie_lite_3/pcie_lite_3.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wdb" id="1">
         <top_modules>
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="0fs"></ZoomStartTime>
      <ZoomEndTime time="131072001fs"></ZoomEndTime>
      <Cursor1Time time="0fs"></Cursor1Time>
   </zoom_setting>
   <WVObjectSize size="10" />
   <wave_markers>
   </wave_markers>
   <wvobject type="logic" fp_name="design_1_i/axi_bram_ctrl_0_s_axi_arready">
      <obj_property name="DisplayName">FullPathName</obj_property>
      <obj_property name="ElementShortName">design_1_i/axi_bram_ctrl_0_s_axi_arready</obj_property>
      <obj_property name="ObjectShortName">axi_bram_ctrl_0_s_axi_arready</obj_property>
      <obj_property name="LABELRADIX">true</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="design_1_i/axi_bram_ctrl_0_s_axi_awready">
      <obj_property name="DisplayName">FullPathName</obj_property>
      <obj_property name="ElementShortName">design_1_i/axi_bram_ctrl_0_s_axi_awready</obj_property>
      <obj_property name="ObjectShortName">axi_bram_ctrl_0_s_axi_awready</obj_property>
      <obj_property name="LABELRADIX">true</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="design_1_i/axi_bram_ctrl_0_s_axi_bvalid">
      <obj_property name="DisplayName">FullPathName</obj_property>
      <obj_property name="ElementShortName">design_1_i/axi_bram_ctrl_0_s_axi_bvalid</obj_property>
      <obj_property name="ObjectShortName">axi_bram_ctrl_0_s_axi_bvalid</obj_property>
      <obj_property name="LABELRADIX">true</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="design_1_i/axi_bram_ctrl_0_s_axi_rvalid">
      <obj_property name="DisplayName">FullPathName</obj_property>
      <obj_property name="ElementShortName">design_1_i/axi_bram_ctrl_0_s_axi_rvalid</obj_property>
      <obj_property name="ObjectShortName">axi_bram_ctrl_0_s_axi_rvalid</obj_property>
      <obj_property name="LABELRADIX">true</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="design_1_i/axi_bram_ctrl_0_s_axi_wready">
      <obj_property name="DisplayName">FullPathName</obj_property>
      <obj_property name="ElementShortName">design_1_i/axi_bram_ctrl_0_s_axi_wready</obj_property>
      <obj_property name="ObjectShortName">axi_bram_ctrl_0_s_axi_wready</obj_property>
      <obj_property name="LABELRADIX">true</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="design_1_i/pcie_axi_lite_v1_0_0_M_AXI_ARVALID">
      <obj_property name="DisplayName">FullPathName</obj_property>
      <obj_property name="ElementShortName">design_1_i/pcie_axi_lite_v1_0_0_M_AXI_ARVALID</obj_property>
      <obj_property name="ObjectShortName">pcie_axi_lite_v1_0_0_M_AXI_ARVALID</obj_property>
      <obj_property name="LABELRADIX">true</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="design_1_i/pcie_axi_lite_v1_0_0_M_AXI_AWVALID">
      <obj_property name="DisplayName">FullPathName</obj_property>
      <obj_property name="ElementShortName">design_1_i/pcie_axi_lite_v1_0_0_M_AXI_AWVALID</obj_property>
      <obj_property name="ObjectShortName">pcie_axi_lite_v1_0_0_M_AXI_AWVALID</obj_property>
      <obj_property name="LABELRADIX">true</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="design_1_i/pcie_axi_lite_v1_0_0_M_AXI_BREADY">
      <obj_property name="DisplayName">FullPathName</obj_property>
      <obj_property name="ElementShortName">design_1_i/pcie_axi_lite_v1_0_0_M_AXI_BREADY</obj_property>
      <obj_property name="ObjectShortName">pcie_axi_lite_v1_0_0_M_AXI_BREADY</obj_property>
      <obj_property name="LABELRADIX">true</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="design_1_i/pcie_axi_lite_v1_0_0_M_AXI_RREADY">
      <obj_property name="DisplayName">FullPathName</obj_property>
      <obj_property name="ElementShortName">design_1_i/pcie_axi_lite_v1_0_0_M_AXI_RREADY</obj_property>
      <obj_property name="ObjectShortName">pcie_axi_lite_v1_0_0_M_AXI_RREADY</obj_property>
      <obj_property name="LABELRADIX">true</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="design_1_i/pcie_axi_lite_v1_0_0_M_AXI_WVALID">
      <obj_property name="DisplayName">FullPathName</obj_property>
      <obj_property name="ElementShortName">design_1_i/pcie_axi_lite_v1_0_0_M_AXI_WVALID</obj_property>
      <obj_property name="ObjectShortName">pcie_axi_lite_v1_0_0_M_AXI_WVALID</obj_property>
      <obj_property name="LABELRADIX">true</obj_property>
   </wvobject>
</wave_config>
