C 1100 100 "RDATA*" 1150 100 1 1 1100 100 1050 100 0 41 0 L
X "VHDL_MODE" "OUT" 1800 100 0.00 0.00 20 0 0 0 0 1 1 0 76
X "PINTYPE" "OUT" 1800 141 0.00 0.00 20 0 0 0 0 1 1 0 76
C 1100 -100 "BREG32_63_WR*" 1150 -100 1 1 1100 -100 1050 -100 0 41 0 L
X "PINTYPE" "OUT" 1800 -59 0.00 0.00 20 0 0 0 0 1 1 0 76
X "VHDL_MODE" "OUT" 1800 -100 0.00 0.00 20 0 0 0 0 1 1 0 76
C 1100 0 "BSQCREG_REQ" 1150 0 0 0 41 0 L
X "PINTYPE" "OUT" 1800 41 0.00 0.00 20 0 0 0 0 1 1 0 76
X "VHDL_MODE" "OUT" 1800 0 0.00 0.00 20 0 0 0 0 1 1 0 76
C 1100 -200 "BREG32_63_RD*" 1150 -200 1 1 1100 -200 1050 -200 0 41 0 L
X "PINTYPE" "OUT" 1800 -159 0.00 0.00 20 0 0 0 0 1 1 0 76
X "VHDL_MODE" "OUT" 1800 -200 0.00 0.00 20 0 0 0 0 1 1 0 76
C 1100 -300 "BREG_WR-<15..0>" 1150 -300 0 0 41 0 L
X "PINTYPE" "OUT" 1800 -259 0.00 0.00 20 0 0 0 0 1 1 0 76
X "VHDL_MODE" "OUT" 1800 -300 0.00 0.00 20 0 0 0 0 1 1 0 76
C 1100 -400 "BREG_RD-<15..0>" 1150 -400 0 0 41 0 L
X "PINTYPE" "OUT" 1800 -359 0.00 0.00 20 0 0 0 0 1 1 0 76
X "VHDL_MODE" "OUT" 1800 -400 0.00 0.00 20 0 0 0 0 1 1 0 76
C 1100 -600 "BFIFOREG_WR*" 1150 -600 1 1 1100 -600 1050 -600 0 41 0 L
X "VHDL_MODE" "OUT" 1800 -600 0.00 0.00 20 0 0 0 0 1 1 0 76
X "PINTYPE" "OUT" 1800 -559 0.00 0.00 20 0 0 0 0 1 1 0 76
C 1100 -500 "M2" 1150 -500 0 0 41 0 L
X "VHDL_MODE" "OUT" 1800 -500 0.00 0.00 20 0 0 0 0 1 1 0 76
X "PINTYPE" "OUT" 1800 -459 0.00 0.00 20 0 0 0 0 1 1 0 76
C 1100 -700 "BFIFOREG_RD*" 1150 -700 1 1 1100 -700 1050 -700 0 41 0 L
X "VHDL_MODE" "OUT" 1800 -700 0.00 0.00 20 0 0 0 0 1 1 0 76
X "PINTYPE" "OUT" 1800 -659 0.00 0.00 20 0 0 0 0 1 1 0 76
C 1100 -900 "DOUT" 1150 -900 0 0 41 0 L
X "PINTYPE" "OUT" 1800 -859 0.00 0.00 20 0 0 0 0 1 1 0 76
X "VHDL_MODE" "OUT" 1800 -900 0.00 0.00 20 0 0 0 0 1 1 0 76
C 1100 -800 "BDTACK_REQ*" 1150 -800 1 1 1100 -800 1050 -800 0 41 0 L
X "VHDL_MODE" "OUT" 1800 -800 0.00 0.00 20 0 0 0 0 1 1 0 76
X "PINTYPE" "OUT" 1800 -759 0.00 0.00 20 0 0 0 0 1 1 0 76
C 1100 -1000 "BCREG_REG*" 1150 -1000 1 1 1100 -1000 1050 -1000 0 41 0 L
X "VHDL_MODE" "OUT" 1800 -1000 0.00 0.00 20 0 0 0 0 1 1 0 76
X "PINTYPE" "OUT" 1800 -959 0.00 0.00 20 0 0 0 0 1 1 0 76
C 1100 -1100 "SPAREOUT<1..0>" 1150 -1100 0 0 41 0 L
X "PINTYPE" "OUT" 1800 -1059 0.00 0.00 20 0 0 0 0 1 1 0 76
X "VHDL_MODE" "OUT" 1800 -1100 0.00 0.00 20 0 0 0 0 1 1 0 76
C -950 100 "PWRDWN*" -1000 100 1 1 -950 100 -900 100 0 41 0 R
X "VHDL_MODE" "IN" -2450 100 0.00 0.00 20 0 0 0 0 1 1 0 76
X "PINTYPE" "IN" -2450 141 0.00 0.00 20 0 0 0 0 1 1 0 76
C -950 0 "RTRIG" -1000 0 0 0 41 0 R
X "VHDL_MODE" "IN" -2450 0 0.00 0.00 20 0 0 0 0 1 1 0 76
X "PINTYPE" "IN" -2450 41 0.00 0.00 20 0 0 0 0 1 1 0 76
C -950 -100 "RESET*" -1000 -100 1 1 -950 -100 -900 -100 0 41 0 R
X "VHDL_MODE" "IN" -2450 -100 0.00 0.00 20 0 0 0 0 1 1 0 76
X "PINTYPE" "IN" -2450 -59 0.00 0.00 20 0 0 0 0 1 1 0 76
C -950 -200 "PROGRAM*" -1000 -200 1 1 -950 -200 -900 -200 0 41 0 R
X "VHDL_MODE" "IN" -2450 -200 0.00 0.00 20 0 0 0 0 1 1 0 76
X "PINTYPE" "IN" -2450 -159 0.00 0.00 20 0 0 0 0 1 1 0 76
C -950 -400 "BTESTMODE1" -1000 -400 0 0 41 0 R
X "VHDL_MODE" "IN" -2450 -400 0.00 0.00 20 0 0 0 0 1 1 0 76
X "PINTYPE" "IN" -2450 -359 0.00 0.00 20 0 0 0 0 1 1 0 76
C -950 -300 "CCLK" -1000 -300 0 0 41 0 R
X "VHDL_MODE" "IN" -2450 -300 0.00 0.00 20 0 0 0 0 1 1 0 76
X "PINTYPE" "IN" -2450 -259 0.00 0.00 20 0 0 0 0 1 1 0 76
C -950 -500 "BSBSELECT" -1000 -500 0 0 41 0 R
X "VHDL_MODE" "IN" -2450 -500 0.00 0.00 20 0 0 0 0 1 1 0 76
X "PINTYPE" "IN" -2450 -459 0.00 0.00 20 0 0 0 0 1 1 0 76
C -950 -700 "BREGSPACE" -1000 -700 0 0 41 0 R
X "VHDL_MODE" "IN" -2450 -700 0.00 0.00 20 0 0 0 0 1 1 0 76
X "PINTYPE" "IN" -2450 -659 0.00 0.00 20 0 0 0 0 1 1 0 76
C -950 -600 "BSBREAD*" -1000 -600 1 1 -950 -600 -900 -600 0 41 0 R
X "VHDL_MODE" "IN" -2450 -600 0.00 0.00 20 0 0 0 0 1 1 0 76
X "PINTYPE" "IN" -2450 -559 0.00 0.00 20 0 0 0 0 1 1 0 76
C -950 -900 "BA<10..2>" -1000 -900 0 0 41 0 R
X "PINTYPE" "IN" -2450 -859 0.00 0.00 20 0 0 0 0 1 1 0 76
X "VHDL_MODE" "IN" -2450 -900 0.00 0.00 20 0 0 0 0 1 1 0 76
C -950 -800 "DIN" -1000 -800 0 0 41 0 R
X "PINTYPE" "IN" -2450 -759 0.00 0.00 20 0 0 0 0 1 1 0 76
X "VHDL_MODE" "IN" -2450 -800 0.00 0.00 20 0 0 0 0 1 1 0 76
C -950 -1100 "SPAREIN<1..0>" -1000 -1100 0 0 41 0 R
X "PINTYPE" "IN" -2450 -1059 0.00 0.00 20 0 0 0 0 1 1 0 76
X "VHDL_MODE" "IN" -2450 -1100 0.00 0.00 20 0 0 0 0 1 1 0 76
L -950 -1100 -900 -1100 -1 4
L -950 -800 -900 -800 -1 4
L -950 -900 -900 -900 -1 4
L -950 -700 -900 -700 -1 4
L -950 -500 -900 -500 -1 4
L -950 -300 -900 -300 -1 4
L -950 -400 -900 -400 -1 4
L -950 0 -900 0 -1 4
L 1050 150 -900 150 -1 4
L -900 -1150 1050 -1150 -1 4
L -900 150 -900 -1150 -1 4
L 1050 150 1050 -1150 -1 4
L 1100 0 1050 0 -1 4
L 1100 -300 1050 -300 -1 4
L 1100 -400 1050 -400 -1 4
L 1100 -500 1050 -500 -1 4
L 1100 -900 1050 -900 -1 4
L 1100 -1100 1050 -1100 -1 4
T -893 -1100 0.00 0.00 57 0 0 0 0 13 32
SPAREIN<1..0>
T -893 -800 0.00 0.00 57 0 0 0 0 3 32
DIN
T -893 -300 0.00 0.00 57 0 0 0 0 4 32
CCLK
T -893 -200 0.00 0.00 57 0 0 0 0 8 32
PROGRAM*
T -893 -400 0.00 0.00 57 0 0 0 0 10 32
BTESTMODE1
T -893 -500 0.00 0.00 57 0 0 0 0 9 32
BSBSELECT
T -893 -600 0.00 0.00 57 0 0 0 0 8 32
BSBREAD*
T -893 -700 0.00 0.00 57 0 0 0 0 9 32
BREGSPACE
T -893 -900 0.00 0.00 57 0 0 0 0 9 32
BA<10..2>
T -893 -100 0.00 0.00 57 0 0 0 0 6 32
RESET*
T -893 0 0.00 0.00 57 0 0 0 0 5 32
RTRIG
T -893 100 0.00 0.00 57 0 0 0 0 7 32
PWRDWN*
T 0 -500 0.00 0.00 66 0 0 1 0 8 16
BREGS96T
T 1044 -1100 0.00 0.00 57 0 0 2 0 14 32
SPAREOUT<1..0>
T 1044 -1000 0.00 0.00 57 0 0 2 0 10 32
BCREG_REG*
T 1044 -900 0.00 0.00 57 0 0 2 0 4 32
DOUT
T 1044 -800 0.00 0.00 57 0 0 2 0 11 32
BDTACK_REQ*
T 1044 -700 0.00 0.00 57 0 0 2 0 12 32
BFIFOREG_RD*
T 1044 -600 0.00 0.00 57 0 0 2 0 12 32
BFIFOREG_WR*
T 1044 -500 0.00 0.00 57 0 0 2 0 2 32
M2
T 1044 -400 0.00 0.00 57 0 0 2 0 15 32
BREG_RD-<15..0>
T 1044 -300 0.00 0.00 57 0 0 2 0 15 32
BREG_WR-<15..0>
T 1044 -200 0.00 0.00 57 0 0 2 0 13 32
BREG32_63_RD*
T 1044 -100 0.00 0.00 57 0 0 2 0 13 32
BREG32_63_WR*
T 1044 0 0.00 0.00 57 0 0 2 0 11 32
BSQCREG_REQ
T 1044 100 0.00 0.00 57 0 0 2 0 6 32
RDATA*
P "PART_TYPE" "3020PC84-70" 886 273 0.00 0.00 49 0 0 0 0 1 1 0 72
P "FILE" "bregs96t" 886 203 0.00 0.00 55 0 0 0 0 1 1 0 72
B
("PWRDWN*")
END
B
("RESET*")
END
B
("PROGRAM*")
END
B
("BSBREAD*")
END
B
("RDATA*")
END
B
("BREG32_63_WR*")
END
B
("BREG32_63_RD*")
END
B
("BFIFOREG_WR*")
END
B
("BFIFOREG_RD*")
END
B
("BDTACK_REQ*")
END
B
("BCREG_REG*")
END
