<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="lab7.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="level_to_pulse_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="level_to_pulse_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="level_to_pulse_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="level_to_pulse_tb_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="light_switch.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_BIN" xil_pn:name="light_switch.bin"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="light_switch.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="light_switch.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="light_switch.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="light_switch.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="light_switch.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="light_switch.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="light_switch.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="light_switch.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="light_switch.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="light_switch.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="light_switch.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="light_switch.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="light_switch.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="light_switch.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="light_switch.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="light_switch.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="light_switch.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="light_switch.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="light_switch.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="light_switch.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="light_switch.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="light_switch.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="light_switch_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="light_switch_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="light_switch_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="light_switch_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="light_switch_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="light_switch_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="light_switch_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="light_switch_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="light_switch_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="light_switch_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="light_switch_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="light_switch_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="light_switch_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="light_switch_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="light_switch_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1746775764" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1746775764">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1746775764" xil_pn:in_ck="-3716236501392010725" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1746775764">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Debouncer.v"/>
      <outfile xil_pn:name="Synchronizer.v"/>
      <outfile xil_pn:name="clock_divider.v"/>
      <outfile xil_pn:name="level_to_pulse.v"/>
      <outfile xil_pn:name="level_to_pulse_tb.v"/>
      <outfile xil_pn:name="switch_fsm.v"/>
      <outfile xil_pn:name="top_module.v"/>
    </transform>
    <transform xil_pn:end_ts="1746775768" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-8087571264761183346" xil_pn:start_ts="1746775768">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1746775768" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-3658492945218390196" xil_pn:start_ts="1746775768">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1746775768" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="7150198117882405310" xil_pn:start_ts="1746775768">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1746775768" xil_pn:in_ck="-3716236501392010725" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1746775768">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Debouncer.v"/>
      <outfile xil_pn:name="Synchronizer.v"/>
      <outfile xil_pn:name="clock_divider.v"/>
      <outfile xil_pn:name="level_to_pulse.v"/>
      <outfile xil_pn:name="level_to_pulse_tb.v"/>
      <outfile xil_pn:name="switch_fsm.v"/>
      <outfile xil_pn:name="top_module.v"/>
    </transform>
    <transform xil_pn:end_ts="1746775773" xil_pn:in_ck="-3716236501392010725" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="5103740847378911579" xil_pn:start_ts="1746775768">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="level_to_pulse_tb_beh.prj"/>
      <outfile xil_pn:name="level_to_pulse_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1746775773" xil_pn:in_ck="-7379940478446626586" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-4060475986611991906" xil_pn:start_ts="1746775773">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="level_to_pulse_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1746775668" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1746775668">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1746775668" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="2307568881567065182" xil_pn:start_ts="1746775668">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1746775668" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="7150198117882405310" xil_pn:start_ts="1746775668">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1746775668" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1746775668">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1746775668" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-5691992569987532960" xil_pn:start_ts="1746775668">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1746775668" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745293037926" xil_pn:start_ts="1746775668">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1746775668" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="1206536569355934344" xil_pn:start_ts="1746775668">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1746775677" xil_pn:in_ck="-6187825683575516128" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="4014886791706509069" xil_pn:start_ts="1746775668">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="light_switch.lso"/>
      <outfile xil_pn:name="light_switch.ngc"/>
      <outfile xil_pn:name="light_switch.ngr"/>
      <outfile xil_pn:name="light_switch.prj"/>
      <outfile xil_pn:name="light_switch.stx"/>
      <outfile xil_pn:name="light_switch.syr"/>
      <outfile xil_pn:name="light_switch.xst"/>
      <outfile xil_pn:name="light_switch_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1746777157" xil_pn:in_ck="162648223744053" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-7485971767169054709" xil_pn:start_ts="1746777157">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1746777162" xil_pn:in_ck="-260579912728734172" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="6546933804502583327" xil_pn:start_ts="1746777157">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="light_switch.bld"/>
      <outfile xil_pn:name="light_switch.ngd"/>
      <outfile xil_pn:name="light_switch_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1746777171" xil_pn:in_ck="-260533501244332219" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="-3239470449407159120" xil_pn:start_ts="1746777162">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="light_switch.pcf"/>
      <outfile xil_pn:name="light_switch_map.map"/>
      <outfile xil_pn:name="light_switch_map.mrp"/>
      <outfile xil_pn:name="light_switch_map.ncd"/>
      <outfile xil_pn:name="light_switch_map.ngm"/>
      <outfile xil_pn:name="light_switch_map.xrpt"/>
      <outfile xil_pn:name="light_switch_summary.xml"/>
      <outfile xil_pn:name="light_switch_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1746777184" xil_pn:in_ck="3033835083259775614" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="93661965788626211" xil_pn:start_ts="1746777171">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="light_switch.ncd"/>
      <outfile xil_pn:name="light_switch.pad"/>
      <outfile xil_pn:name="light_switch.par"/>
      <outfile xil_pn:name="light_switch.ptwx"/>
      <outfile xil_pn:name="light_switch.unroutes"/>
      <outfile xil_pn:name="light_switch.xpi"/>
      <outfile xil_pn:name="light_switch_pad.csv"/>
      <outfile xil_pn:name="light_switch_pad.txt"/>
      <outfile xil_pn:name="light_switch_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1746777196" xil_pn:in_ck="-4150842583612394356" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="6587536580693756888" xil_pn:start_ts="1746777186">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="light_switch.bgn"/>
      <outfile xil_pn:name="light_switch.bin"/>
      <outfile xil_pn:name="light_switch.bit"/>
      <outfile xil_pn:name="light_switch.drc"/>
      <outfile xil_pn:name="light_switch.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1746777184" xil_pn:in_ck="-266659817185390015" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1746777179">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="light_switch.twr"/>
      <outfile xil_pn:name="light_switch.twx"/>
    </transform>
  </transforms>

</generated_project>
