vendor_name = ModelSim
source_file = 1, /home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/reg16bits_en2.vhd
source_file = 1, /home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd
source_file = 1, /home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/bitToBCD.vhd
source_file = 1, /home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/comparador.vhd
source_file = 1, /home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleAtrasador.vhd
source_file = 1, /home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd
source_file = 1, /home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleRodada.vhd
source_file = 1, /home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hex7seg_en.vhd
source_file = 1, /home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controlador.vhd
source_file = 1, /home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/reg16bits_en.vhd
source_file = 1, /home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/compare.vhd
source_file = 1, /home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/IC_74163.vhd
source_file = 1, /home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controle.vhd
source_file = 1, /home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Four_Digit_BCD_Counter.vhd
source_file = 1, /home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/medidor.vhd
source_file = 1, /home/danzambuja/Quartus/Projetos/CircuitoBase/Waveforms/Medidor.vwf
source_file = 1, /home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hierarquico.vhd
source_file = 1, /home/danzambuja/Quartus/Projetos/CircuitoBase/Waveforms/hierarquico.vwf
source_file = 1, /home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BoxRodada.vhd
source_file = 1, /home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/CircuitoBase.vwf
source_file = 1, /home/danzambuja/Quartus/Projetos/CircuitoBase/Waveforms/Atrasador.vwf
source_file = 1, /home/danzambuja/Quartus/Projetos/CircuitoBase/Waveforms/BoxRodada.vwf
source_file = 1, /home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/CircuitoBase.vhd
source_file = 1, /home/danzambuja/Quartus/Projetos/Jogo_Reflexo/mux4to1.vhd
source_file = 1, /home/danzambuja/Quartus/Projetos/Jogo_Reflexo/Waveforms/CircuitoBase.vwf
source_file = 1, /home/danzambuja/Quartus/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/danzambuja/Quartus/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/danzambuja/Quartus/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/danzambuja/Quartus/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/danzambuja/Quartus/Projetos/CircuitoBase/db/CircuitoBase.cbx.xml
design_name = CircuitoBase
instance = comp, \contaAtraso~output , contaAtraso~output, CircuitoBase, 1
instance = comp, \aguardando~output , aguardando~output, CircuitoBase, 1
instance = comp, \fimRodada~output , fimRodada~output, CircuitoBase, 1
instance = comp, \erro~output , erro~output, CircuitoBase, 1
instance = comp, \demora~output , demora~output, CircuitoBase, 1
instance = comp, \MostraSinalAtraso~output , MostraSinalAtraso~output, CircuitoBase, 1
instance = comp, \MostraContaAtraso~output , MostraContaAtraso~output, CircuitoBase, 1
instance = comp, \fimHierarquico~output , fimHierarquico~output, CircuitoBase, 1
instance = comp, \estadoRodada[0]~output , estadoRodada[0]~output, CircuitoBase, 1
instance = comp, \estadoRodada[1]~output , estadoRodada[1]~output, CircuitoBase, 1
instance = comp, \estadoRodada[2]~output , estadoRodada[2]~output, CircuitoBase, 1
instance = comp, \estadoRodada[3]~output , estadoRodada[3]~output, CircuitoBase, 1
instance = comp, \estadoAtrasador[0]~output , estadoAtrasador[0]~output, CircuitoBase, 1
instance = comp, \estadoAtrasador[1]~output , estadoAtrasador[1]~output, CircuitoBase, 1
instance = comp, \estadoAtrasador[2]~output , estadoAtrasador[2]~output, CircuitoBase, 1
instance = comp, \estadoAtrasador[3]~output , estadoAtrasador[3]~output, CircuitoBase, 1
instance = comp, \pulso[0]~output , pulso[0]~output, CircuitoBase, 1
instance = comp, \pulso[1]~output , pulso[1]~output, CircuitoBase, 1
instance = comp, \pulso[2]~output , pulso[2]~output, CircuitoBase, 1
instance = comp, \pulso[3]~output , pulso[3]~output, CircuitoBase, 1
instance = comp, \pulso[4]~output , pulso[4]~output, CircuitoBase, 1
instance = comp, \pulso[5]~output , pulso[5]~output, CircuitoBase, 1
instance = comp, \pulso[6]~output , pulso[6]~output, CircuitoBase, 1
instance = comp, \pulso[7]~output , pulso[7]~output, CircuitoBase, 1
instance = comp, \pulso[8]~output , pulso[8]~output, CircuitoBase, 1
instance = comp, \pulso[9]~output , pulso[9]~output, CircuitoBase, 1
instance = comp, \pulso[10]~output , pulso[10]~output, CircuitoBase, 1
instance = comp, \pulso[11]~output , pulso[11]~output, CircuitoBase, 1
instance = comp, \pulso[12]~output , pulso[12]~output, CircuitoBase, 1
instance = comp, \pulso[13]~output , pulso[13]~output, CircuitoBase, 1
instance = comp, \pulso[14]~output , pulso[14]~output, CircuitoBase, 1
instance = comp, \pulso[15]~output , pulso[15]~output, CircuitoBase, 1
instance = comp, \saida[0]~output , saida[0]~output, CircuitoBase, 1
instance = comp, \saida[1]~output , saida[1]~output, CircuitoBase, 1
instance = comp, \saida[2]~output , saida[2]~output, CircuitoBase, 1
instance = comp, \saida[3]~output , saida[3]~output, CircuitoBase, 1
instance = comp, \saida[4]~output , saida[4]~output, CircuitoBase, 1
instance = comp, \saida[5]~output , saida[5]~output, CircuitoBase, 1
instance = comp, \saida[6]~output , saida[6]~output, CircuitoBase, 1
instance = comp, \saida[7]~output , saida[7]~output, CircuitoBase, 1
instance = comp, \saida[8]~output , saida[8]~output, CircuitoBase, 1
instance = comp, \saida[9]~output , saida[9]~output, CircuitoBase, 1
instance = comp, \saida[10]~output , saida[10]~output, CircuitoBase, 1
instance = comp, \saida[11]~output , saida[11]~output, CircuitoBase, 1
instance = comp, \saida[12]~output , saida[12]~output, CircuitoBase, 1
instance = comp, \saida[13]~output , saida[13]~output, CircuitoBase, 1
instance = comp, \saida[14]~output , saida[14]~output, CircuitoBase, 1
instance = comp, \saida[15]~output , saida[15]~output, CircuitoBase, 1
instance = comp, \clock~input , clock~input, CircuitoBase, 1
instance = comp, \clock~inputCLKENA0 , clock~inputCLKENA0, CircuitoBase, 1
instance = comp, \resposta~input , resposta~input, CircuitoBase, 1
instance = comp, \finalizaRodada~input , finalizaRodada~input, CircuitoBase, 1
instance = comp, \INTERFACE|C|Selector5~0 , INTERFACE|C|Selector5~0, CircuitoBase, 1
instance = comp, \INTERFACE|D|ContadordoAtraso|IC_1|Qout~1 , INTERFACE|D|ContadordoAtraso|IC_1|Qout~1, CircuitoBase, 1
instance = comp, \INTERFACE|D|ContadordoAtraso|IC_1|Qout[2]~2 , INTERFACE|D|ContadordoAtraso|IC_1|Qout[2]~2, CircuitoBase, 1
instance = comp, \INTERFACE|D|ContadordoAtraso|IC_1|Qout[1]~reg0 , INTERFACE|D|ContadordoAtraso|IC_1|Qout[1]~reg0, CircuitoBase, 1
instance = comp, \INTERFACE|D|ContadordoAtraso|IC_1|Qout~3 , INTERFACE|D|ContadordoAtraso|IC_1|Qout~3, CircuitoBase, 1
instance = comp, \INTERFACE|D|ContadordoAtraso|IC_1|Qout[2]~reg0 , INTERFACE|D|ContadordoAtraso|IC_1|Qout[2]~reg0, CircuitoBase, 1
instance = comp, \INTERFACE|D|ContadordoAtraso|IC_1|Qout[3]~4 , INTERFACE|D|ContadordoAtraso|IC_1|Qout[3]~4, CircuitoBase, 1
instance = comp, \INTERFACE|D|ContadordoAtraso|IC_1|Qout[3]~reg0 , INTERFACE|D|ContadordoAtraso|IC_1|Qout[3]~reg0, CircuitoBase, 1
instance = comp, \INTERFACE|D|ContadordoAtraso|IC_1|Qout[0]~0 , INTERFACE|D|ContadordoAtraso|IC_1|Qout[0]~0, CircuitoBase, 1
instance = comp, \INTERFACE|D|ContadordoAtraso|IC_1|Qout[0]~reg0 , INTERFACE|D|ContadordoAtraso|IC_1|Qout[0]~reg0, CircuitoBase, 1
instance = comp, \INTERFACE|D|ContadordoAtraso|IC_2|Qout[3]~1 , INTERFACE|D|ContadordoAtraso|IC_2|Qout[3]~1, CircuitoBase, 1
instance = comp, \INTERFACE|D|ContadordoAtraso|IC_2|Qout[0]~4 , INTERFACE|D|ContadordoAtraso|IC_2|Qout[0]~4, CircuitoBase, 1
instance = comp, \INTERFACE|D|ContadordoAtraso|IC_2|Qout[0]~reg0 , INTERFACE|D|ContadordoAtraso|IC_2|Qout[0]~reg0, CircuitoBase, 1
instance = comp, \INTERFACE|D|ContadordoAtraso|ClrN2~0 , INTERFACE|D|ContadordoAtraso|ClrN2~0, CircuitoBase, 1
instance = comp, \INTERFACE|D|ContadordoAtraso|IC_2|Qout~5 , INTERFACE|D|ContadordoAtraso|IC_2|Qout~5, CircuitoBase, 1
instance = comp, \INTERFACE|D|ContadordoAtraso|IC_2|Qout[3]~2 , INTERFACE|D|ContadordoAtraso|IC_2|Qout[3]~2, CircuitoBase, 1
instance = comp, \INTERFACE|D|ContadordoAtraso|IC_2|Qout[1]~reg0 , INTERFACE|D|ContadordoAtraso|IC_2|Qout[1]~reg0, CircuitoBase, 1
instance = comp, \INTERFACE|D|ContadordoAtraso|IC_2|Qout~0 , INTERFACE|D|ContadordoAtraso|IC_2|Qout~0, CircuitoBase, 1
instance = comp, \INTERFACE|D|ContadordoAtraso|IC_2|Qout[2]~reg0 , INTERFACE|D|ContadordoAtraso|IC_2|Qout[2]~reg0, CircuitoBase, 1
instance = comp, \INTERFACE|D|ContadordoAtraso|IC_2|Add0~0 , INTERFACE|D|ContadordoAtraso|IC_2|Add0~0, CircuitoBase, 1
instance = comp, \INTERFACE|D|ContadordoAtraso|IC_2|Qout[3]~3 , INTERFACE|D|ContadordoAtraso|IC_2|Qout[3]~3, CircuitoBase, 1
instance = comp, \INTERFACE|D|ContadordoAtraso|IC_2|Qout[3]~reg0 , INTERFACE|D|ContadordoAtraso|IC_2|Qout[3]~reg0, CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|Selector35~0 , INTERFACE|D|Converte|Selector35~0, CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|shift_counter[0] , INTERFACE|D|Converte|shift_counter[0], CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|shift_counter[1] , INTERFACE|D|Converte|shift_counter[1], CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|Selector34~0 , INTERFACE|D|Converte|Selector34~0, CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|shift_counter[1]~DUPLICATE , INTERFACE|D|Converte|shift_counter[1]~DUPLICATE, CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|Selector33~0 , INTERFACE|D|Converte|Selector33~0, CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|shift_counter[2] , INTERFACE|D|Converte|shift_counter[2], CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|Selector32~0 , INTERFACE|D|Converte|Selector32~0, CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|shift_counter[3] , INTERFACE|D|Converte|shift_counter[3], CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|state_next.done~0 , INTERFACE|D|Converte|state_next.done~0, CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|state.done , INTERFACE|D|Converte|state.done, CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|state.start~0 , INTERFACE|D|Converte|state.start~0, CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|state.start , INTERFACE|D|Converte|state.start, CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|Selector1~1 , INTERFACE|D|Converte|Selector1~1, CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|state.shift , INTERFACE|D|Converte|state.shift, CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|Selector1~0 , INTERFACE|D|Converte|Selector1~0, CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|binary[8]~0 , INTERFACE|D|Converte|binary[8]~0, CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|bcds[8] , INTERFACE|D|Converte|bcds[8], CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|bcds[4] , INTERFACE|D|Converte|bcds[4], CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|bcds[0] , INTERFACE|D|Converte|bcds[0], CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|binary_next~0 , INTERFACE|D|Converte|binary_next~0, CircuitoBase, 1
instance = comp, \INTERFACE|D|geraSeed|IC_1|Qout~1 , INTERFACE|D|geraSeed|IC_1|Qout~1, CircuitoBase, 1
instance = comp, \INTERFACE|D|geraSeed|IC_1|Qout[0]~reg0 , INTERFACE|D|geraSeed|IC_1|Qout[0]~reg0, CircuitoBase, 1
instance = comp, \INTERFACE|D|C|Eatual.Contando , INTERFACE|D|C|Eatual.Contando, CircuitoBase, 1
instance = comp, \INTERFACE|D|s_sinalAtraso~6 , INTERFACE|D|s_sinalAtraso~6, CircuitoBase, 1
instance = comp, \INTERFACE|D|C|Eatual.Fim , INTERFACE|D|C|Eatual.Fim, CircuitoBase, 1
instance = comp, \INTERFACE|D|C|Selector0~0 , INTERFACE|D|C|Selector0~0, CircuitoBase, 1
instance = comp, \INTERFACE|D|C|Eatual.Inicial , INTERFACE|D|C|Eatual.Inicial, CircuitoBase, 1
instance = comp, \INTERFACE|D|C|Eprox.RegistraSeed1~0 , INTERFACE|D|C|Eprox.RegistraSeed1~0, CircuitoBase, 1
instance = comp, \INTERFACE|D|C|Eatual.RegistraSeed1 , INTERFACE|D|C|Eatual.RegistraSeed1, CircuitoBase, 1
instance = comp, \INTERFACE|D|C|Eatual.RegistraSeed2 , INTERFACE|D|C|Eatual.RegistraSeed2, CircuitoBase, 1
instance = comp, \INTERFACE|D|Registrador|process_0~0 , INTERFACE|D|Registrador|process_0~0, CircuitoBase, 1
instance = comp, \INTERFACE|D|Registrador|IQ[0] , INTERFACE|D|Registrador|IQ[0], CircuitoBase, 1
instance = comp, \INTERFACE|D|Registrador|Q[0] , INTERFACE|D|Registrador|Q[0], CircuitoBase, 1
instance = comp, \reset~input , reset~input, CircuitoBase, 1
instance = comp, \INTERFACE|C|Selector4~0 , INTERFACE|C|Selector4~0, CircuitoBase, 1
instance = comp, \INTERFACE|C|Selector4~1 , INTERFACE|C|Selector4~1, CircuitoBase, 1
instance = comp, \INTERFACE|C|Eatual.Respondeu , INTERFACE|C|Eatual.Respondeu, CircuitoBase, 1
instance = comp, \INTERFACE|D|geraSeed|IC_1|Qout[0]~0 , INTERFACE|D|geraSeed|IC_1|Qout[0]~0, CircuitoBase, 1
instance = comp, \INTERFACE|D|geraSeed|IC_1|Qout~2 , INTERFACE|D|geraSeed|IC_1|Qout~2, CircuitoBase, 1
instance = comp, \INTERFACE|D|geraSeed|IC_1|Qout[1]~reg0 , INTERFACE|D|geraSeed|IC_1|Qout[1]~reg0, CircuitoBase, 1
instance = comp, \INTERFACE|D|geraSeed|IC_1|Qout~3 , INTERFACE|D|geraSeed|IC_1|Qout~3, CircuitoBase, 1
instance = comp, \INTERFACE|D|geraSeed|IC_1|Qout[2]~reg0 , INTERFACE|D|geraSeed|IC_1|Qout[2]~reg0, CircuitoBase, 1
instance = comp, \INTERFACE|D|geraSeed|IC_1|Qout~4 , INTERFACE|D|geraSeed|IC_1|Qout~4, CircuitoBase, 1
instance = comp, \INTERFACE|D|geraSeed|IC_1|Qout[3]~reg0 , INTERFACE|D|geraSeed|IC_1|Qout[3]~reg0, CircuitoBase, 1
instance = comp, \INTERFACE|D|geraSeed|ClrN1 , INTERFACE|D|geraSeed|ClrN1, CircuitoBase, 1
instance = comp, \INTERFACE|D|geraSeed|IC_2|Qout[0]~2 , INTERFACE|D|geraSeed|IC_2|Qout[0]~2, CircuitoBase, 1
instance = comp, \INTERFACE|D|geraSeed|IC_2|Qout[0]~reg0 , INTERFACE|D|geraSeed|IC_2|Qout[0]~reg0, CircuitoBase, 1
instance = comp, \INTERFACE|D|geraSeed|IC_2|Qout~3 , INTERFACE|D|geraSeed|IC_2|Qout~3, CircuitoBase, 1
instance = comp, \INTERFACE|D|geraSeed|IC_2|Qout[1]~reg0 , INTERFACE|D|geraSeed|IC_2|Qout[1]~reg0, CircuitoBase, 1
instance = comp, \INTERFACE|D|geraSeed|IC_2|Qout~4 , INTERFACE|D|geraSeed|IC_2|Qout~4, CircuitoBase, 1
instance = comp, \INTERFACE|D|geraSeed|IC_2|Qout[2]~reg0 , INTERFACE|D|geraSeed|IC_2|Qout[2]~reg0, CircuitoBase, 1
instance = comp, \INTERFACE|D|geraSeed|IC_2|Qout[3]~1 , INTERFACE|D|geraSeed|IC_2|Qout[3]~1, CircuitoBase, 1
instance = comp, \INTERFACE|D|geraSeed|IC_2|Qout[3]~reg0 , INTERFACE|D|geraSeed|IC_2|Qout[3]~reg0, CircuitoBase, 1
instance = comp, \INTERFACE|D|geraSeed|ClrN2~0 , INTERFACE|D|geraSeed|ClrN2~0, CircuitoBase, 1
instance = comp, \INTERFACE|D|geraSeed|IC_3|Qout~2 , INTERFACE|D|geraSeed|IC_3|Qout~2, CircuitoBase, 1
instance = comp, \INTERFACE|C|WideNor1~0 , INTERFACE|C|WideNor1~0, CircuitoBase, 1
instance = comp, \INTERFACE|D|geraSeed|IC_2|Qout[0]~0 , INTERFACE|D|geraSeed|IC_2|Qout[0]~0, CircuitoBase, 1
instance = comp, \INTERFACE|D|geraSeed|IC_3|Qout[0]~reg0 , INTERFACE|D|geraSeed|IC_3|Qout[0]~reg0, CircuitoBase, 1
instance = comp, \INTERFACE|D|geraSeed|ClrN4~0 , INTERFACE|D|geraSeed|ClrN4~0, CircuitoBase, 1
instance = comp, \INTERFACE|D|geraSeed|IC_3|Qout~3 , INTERFACE|D|geraSeed|IC_3|Qout~3, CircuitoBase, 1
instance = comp, \INTERFACE|D|geraSeed|IC_3|Qout[1]~reg0 , INTERFACE|D|geraSeed|IC_3|Qout[1]~reg0, CircuitoBase, 1
instance = comp, \INTERFACE|D|geraSeed|IC_3|Qout~0 , INTERFACE|D|geraSeed|IC_3|Qout~0, CircuitoBase, 1
instance = comp, \INTERFACE|D|geraSeed|IC_3|Qout[2]~reg0 , INTERFACE|D|geraSeed|IC_3|Qout[2]~reg0, CircuitoBase, 1
instance = comp, \INTERFACE|D|geraSeed|IC_3|Qout[3]~1 , INTERFACE|D|geraSeed|IC_3|Qout[3]~1, CircuitoBase, 1
instance = comp, \INTERFACE|D|geraSeed|IC_3|Qout[3]~reg0 , INTERFACE|D|geraSeed|IC_3|Qout[3]~reg0, CircuitoBase, 1
instance = comp, \INTERFACE|D|Registrador|IQ[11] , INTERFACE|D|Registrador|IQ[11], CircuitoBase, 1
instance = comp, \INTERFACE|D|Registrador|Q[11] , INTERFACE|D|Registrador|Q[11], CircuitoBase, 1
instance = comp, \INTERFACE|D|PSEUDORANDOM|count[11]~9 , INTERFACE|D|PSEUDORANDOM|count[11]~9, CircuitoBase, 1
instance = comp, \INTERFACE|D|Registrador|IQ[10] , INTERFACE|D|Registrador|IQ[10], CircuitoBase, 1
instance = comp, \INTERFACE|D|Registrador|Q[10] , INTERFACE|D|Registrador|Q[10], CircuitoBase, 1
instance = comp, \INTERFACE|D|PSEUDORANDOM|count[10]~13 , INTERFACE|D|PSEUDORANDOM|count[10]~13, CircuitoBase, 1
instance = comp, \INTERFACE|D|Registrador|IQ[9] , INTERFACE|D|Registrador|IQ[9], CircuitoBase, 1
instance = comp, \INTERFACE|D|Registrador|Q[9] , INTERFACE|D|Registrador|Q[9], CircuitoBase, 1
instance = comp, \INTERFACE|D|PSEUDORANDOM|count[9]~17 , INTERFACE|D|PSEUDORANDOM|count[9]~17, CircuitoBase, 1
instance = comp, \INTERFACE|D|Registrador|IQ[8] , INTERFACE|D|Registrador|IQ[8], CircuitoBase, 1
instance = comp, \INTERFACE|D|Registrador|Q[8] , INTERFACE|D|Registrador|Q[8], CircuitoBase, 1
instance = comp, \INTERFACE|D|Registrador|IQ[6] , INTERFACE|D|Registrador|IQ[6], CircuitoBase, 1
instance = comp, \INTERFACE|D|Registrador|Q[6] , INTERFACE|D|Registrador|Q[6], CircuitoBase, 1
instance = comp, \INTERFACE|D|PSEUDORANDOM|count[6]~29 , INTERFACE|D|PSEUDORANDOM|count[6]~29, CircuitoBase, 1
instance = comp, \INTERFACE|D|Registrador|IQ[5] , INTERFACE|D|Registrador|IQ[5], CircuitoBase, 1
instance = comp, \INTERFACE|D|Registrador|Q[5] , INTERFACE|D|Registrador|Q[5], CircuitoBase, 1
instance = comp, \INTERFACE|D|PSEUDORANDOM|count[5]~33 , INTERFACE|D|PSEUDORANDOM|count[5]~33, CircuitoBase, 1
instance = comp, \INTERFACE|D|Registrador|IQ[4] , INTERFACE|D|Registrador|IQ[4], CircuitoBase, 1
instance = comp, \INTERFACE|D|Registrador|Q[4] , INTERFACE|D|Registrador|Q[4], CircuitoBase, 1
instance = comp, \INTERFACE|D|PSEUDORANDOM|count[4]~37 , INTERFACE|D|PSEUDORANDOM|count[4]~37, CircuitoBase, 1
instance = comp, \INTERFACE|D|Registrador|IQ[2] , INTERFACE|D|Registrador|IQ[2], CircuitoBase, 1
instance = comp, \INTERFACE|D|Registrador|Q[2] , INTERFACE|D|Registrador|Q[2], CircuitoBase, 1
instance = comp, \INTERFACE|D|PSEUDORANDOM|count[2]~45 , INTERFACE|D|PSEUDORANDOM|count[2]~45, CircuitoBase, 1
instance = comp, \INTERFACE|D|Registrador|IQ[1] , INTERFACE|D|Registrador|IQ[1], CircuitoBase, 1
instance = comp, \INTERFACE|D|Registrador|Q[1] , INTERFACE|D|Registrador|Q[1], CircuitoBase, 1
instance = comp, \INTERFACE|D|PSEUDORANDOM|count[1]~49 , INTERFACE|D|PSEUDORANDOM|count[1]~49, CircuitoBase, 1
instance = comp, \INTERFACE|D|PSEUDORANDOM|count[1]~51 , INTERFACE|D|PSEUDORANDOM|count[1]~51, CircuitoBase, 1
instance = comp, \INTERFACE|D|Registrador|IQ[3] , INTERFACE|D|Registrador|IQ[3], CircuitoBase, 1
instance = comp, \INTERFACE|D|Registrador|Q[3] , INTERFACE|D|Registrador|Q[3], CircuitoBase, 1
instance = comp, \INTERFACE|D|ciclagensLFSR|Contador|IC_1|Qout~1 , INTERFACE|D|ciclagensLFSR|Contador|IC_1|Qout~1, CircuitoBase, 1
instance = comp, \INTERFACE|D|ciclagensLFSR|Contador|IC_1|Qout[2]~2 , INTERFACE|D|ciclagensLFSR|Contador|IC_1|Qout[2]~2, CircuitoBase, 1
instance = comp, \INTERFACE|D|ciclagensLFSR|Contador|IC_1|Qout[1]~reg0 , INTERFACE|D|ciclagensLFSR|Contador|IC_1|Qout[1]~reg0, CircuitoBase, 1
instance = comp, \INTERFACE|D|ciclagensLFSR|Contador|IC_1|Qout[3]~4 , INTERFACE|D|ciclagensLFSR|Contador|IC_1|Qout[3]~4, CircuitoBase, 1
instance = comp, \INTERFACE|D|ciclagensLFSR|Contador|IC_1|Qout[3]~reg0 , INTERFACE|D|ciclagensLFSR|Contador|IC_1|Qout[3]~reg0, CircuitoBase, 1
instance = comp, \INTERFACE|D|ciclagensLFSR|Contador|IC_1|Qout[0]~0 , INTERFACE|D|ciclagensLFSR|Contador|IC_1|Qout[0]~0, CircuitoBase, 1
instance = comp, \INTERFACE|D|ciclagensLFSR|Contador|IC_1|Qout[0]~reg0 , INTERFACE|D|ciclagensLFSR|Contador|IC_1|Qout[0]~reg0, CircuitoBase, 1
instance = comp, \INTERFACE|D|ciclagensLFSR|Contador|IC_1|Qout~3 , INTERFACE|D|ciclagensLFSR|Contador|IC_1|Qout~3, CircuitoBase, 1
instance = comp, \INTERFACE|D|ciclagensLFSR|Contador|IC_1|Qout[2]~reg0 , INTERFACE|D|ciclagensLFSR|Contador|IC_1|Qout[2]~reg0, CircuitoBase, 1
instance = comp, \INTERFACE|D|ciclagensLFSR|S~4 , INTERFACE|D|ciclagensLFSR|S~4, CircuitoBase, 1
instance = comp, \INTERFACE|D|ciclagensLFSR|Contador|IC_2|Qout~3 , INTERFACE|D|ciclagensLFSR|Contador|IC_2|Qout~3, CircuitoBase, 1
instance = comp, \INTERFACE|D|ciclagensLFSR|Contador|IC_2|Qout[3]~0 , INTERFACE|D|ciclagensLFSR|Contador|IC_2|Qout[3]~0, CircuitoBase, 1
instance = comp, \INTERFACE|D|ciclagensLFSR|Contador|IC_2|Qout[3]~4 , INTERFACE|D|ciclagensLFSR|Contador|IC_2|Qout[3]~4, CircuitoBase, 1
instance = comp, \INTERFACE|D|ciclagensLFSR|Contador|IC_2|Qout[1]~reg0 , INTERFACE|D|ciclagensLFSR|Contador|IC_2|Qout[1]~reg0, CircuitoBase, 1
instance = comp, \INTERFACE|D|ciclagensLFSR|Contador|IC_2|Qout~5 , INTERFACE|D|ciclagensLFSR|Contador|IC_2|Qout~5, CircuitoBase, 1
instance = comp, \INTERFACE|D|ciclagensLFSR|Contador|IC_2|Qout[2]~reg0 , INTERFACE|D|ciclagensLFSR|Contador|IC_2|Qout[2]~reg0, CircuitoBase, 1
instance = comp, \INTERFACE|D|ciclagensLFSR|Contador|IC_2|Add0~0 , INTERFACE|D|ciclagensLFSR|Contador|IC_2|Add0~0, CircuitoBase, 1
instance = comp, \INTERFACE|D|ciclagensLFSR|Contador|IC_2|Qout[3]~1 , INTERFACE|D|ciclagensLFSR|Contador|IC_2|Qout[3]~1, CircuitoBase, 1
instance = comp, \INTERFACE|D|ciclagensLFSR|Contador|IC_2|Qout[3]~reg0 , INTERFACE|D|ciclagensLFSR|Contador|IC_2|Qout[3]~reg0, CircuitoBase, 1
instance = comp, \INTERFACE|D|ciclagensLFSR|Contador|ClrN2~0 , INTERFACE|D|ciclagensLFSR|Contador|ClrN2~0, CircuitoBase, 1
instance = comp, \INTERFACE|D|ciclagensLFSR|Contador|IC_2|Qout[0]~2 , INTERFACE|D|ciclagensLFSR|Contador|IC_2|Qout[0]~2, CircuitoBase, 1
instance = comp, \INTERFACE|D|ciclagensLFSR|Contador|IC_2|Qout[0]~reg0 , INTERFACE|D|ciclagensLFSR|Contador|IC_2|Qout[0]~reg0, CircuitoBase, 1
instance = comp, \INTERFACE|D|ciclagensLFSR|Contador|IC_3|Qout[0]~3 , INTERFACE|D|ciclagensLFSR|Contador|IC_3|Qout[0]~3, CircuitoBase, 1
instance = comp, \INTERFACE|D|ciclagensLFSR|Contador|IC_3|Qout[0]~reg0 , INTERFACE|D|ciclagensLFSR|Contador|IC_3|Qout[0]~reg0, CircuitoBase, 1
instance = comp, \INTERFACE|D|ciclagensLFSR|Contador|ClrN3~0 , INTERFACE|D|ciclagensLFSR|Contador|ClrN3~0, CircuitoBase, 1
instance = comp, \INTERFACE|D|ciclagensLFSR|Contador|IC_3|Qout~4 , INTERFACE|D|ciclagensLFSR|Contador|IC_3|Qout~4, CircuitoBase, 1
instance = comp, \INTERFACE|D|ciclagensLFSR|Contador|IC_3|Qout[0]~1 , INTERFACE|D|ciclagensLFSR|Contador|IC_3|Qout[0]~1, CircuitoBase, 1
instance = comp, \INTERFACE|D|ciclagensLFSR|Contador|IC_3|Qout[1]~reg0 , INTERFACE|D|ciclagensLFSR|Contador|IC_3|Qout[1]~reg0, CircuitoBase, 1
instance = comp, \INTERFACE|D|ciclagensLFSR|Contador|IC_3|Qout~0 , INTERFACE|D|ciclagensLFSR|Contador|IC_3|Qout~0, CircuitoBase, 1
instance = comp, \INTERFACE|D|ciclagensLFSR|Contador|IC_3|Qout[2]~reg0 , INTERFACE|D|ciclagensLFSR|Contador|IC_3|Qout[2]~reg0, CircuitoBase, 1
instance = comp, \INTERFACE|D|ciclagensLFSR|Contador|IC_3|Add0~0 , INTERFACE|D|ciclagensLFSR|Contador|IC_3|Add0~0, CircuitoBase, 1
instance = comp, \INTERFACE|D|ciclagensLFSR|Contador|IC_3|Qout[3]~2 , INTERFACE|D|ciclagensLFSR|Contador|IC_3|Qout[3]~2, CircuitoBase, 1
instance = comp, \INTERFACE|D|ciclagensLFSR|Contador|IC_3|Qout[3]~reg0 , INTERFACE|D|ciclagensLFSR|Contador|IC_3|Qout[3]~reg0, CircuitoBase, 1
instance = comp, \INTERFACE|D|ciclagensLFSR|S~0 , INTERFACE|D|ciclagensLFSR|S~0, CircuitoBase, 1
instance = comp, \INTERFACE|D|Registrador|IQ[7] , INTERFACE|D|Registrador|IQ[7], CircuitoBase, 1
instance = comp, \INTERFACE|D|Registrador|Q[7] , INTERFACE|D|Registrador|Q[7], CircuitoBase, 1
instance = comp, \INTERFACE|D|ciclagensLFSR|S~1 , INTERFACE|D|ciclagensLFSR|S~1, CircuitoBase, 1
instance = comp, \INTERFACE|D|ciclagensLFSR|S~2 , INTERFACE|D|ciclagensLFSR|S~2, CircuitoBase, 1
instance = comp, \INTERFACE|D|ciclagensLFSR|Contador|IC_4|Qout[0]~0 , INTERFACE|D|ciclagensLFSR|Contador|IC_4|Qout[0]~0, CircuitoBase, 1
instance = comp, \INTERFACE|D|ciclagensLFSR|Contador|IC_4|Qout[0]~reg0 , INTERFACE|D|ciclagensLFSR|Contador|IC_4|Qout[0]~reg0, CircuitoBase, 1
instance = comp, \INTERFACE|D|ciclagensLFSR|Contador|IC_4|Qout~1 , INTERFACE|D|ciclagensLFSR|Contador|IC_4|Qout~1, CircuitoBase, 1
instance = comp, \INTERFACE|D|ciclagensLFSR|Contador|IC_4|Qout[0]~2 , INTERFACE|D|ciclagensLFSR|Contador|IC_4|Qout[0]~2, CircuitoBase, 1
instance = comp, \INTERFACE|D|ciclagensLFSR|Contador|IC_4|Qout[1]~reg0 , INTERFACE|D|ciclagensLFSR|Contador|IC_4|Qout[1]~reg0, CircuitoBase, 1
instance = comp, \INTERFACE|D|ciclagensLFSR|Contador|IC_4|Qout~3 , INTERFACE|D|ciclagensLFSR|Contador|IC_4|Qout~3, CircuitoBase, 1
instance = comp, \INTERFACE|D|ciclagensLFSR|Contador|IC_4|Qout[2]~reg0 , INTERFACE|D|ciclagensLFSR|Contador|IC_4|Qout[2]~reg0, CircuitoBase, 1
instance = comp, \INTERFACE|D|ciclagensLFSR|Contador|IC_4|Add0~0 , INTERFACE|D|ciclagensLFSR|Contador|IC_4|Add0~0, CircuitoBase, 1
instance = comp, \INTERFACE|D|ciclagensLFSR|Contador|IC_4|Qout[3]~4 , INTERFACE|D|ciclagensLFSR|Contador|IC_4|Qout[3]~4, CircuitoBase, 1
instance = comp, \INTERFACE|D|ciclagensLFSR|Contador|IC_4|Qout[3]~reg0 , INTERFACE|D|ciclagensLFSR|Contador|IC_4|Qout[3]~reg0, CircuitoBase, 1
instance = comp, \INTERFACE|D|ciclagensLFSR|S~3 , INTERFACE|D|ciclagensLFSR|S~3, CircuitoBase, 1
instance = comp, \INTERFACE|D|ciclagensLFSR|S , INTERFACE|D|ciclagensLFSR|S, CircuitoBase, 1
instance = comp, \INTERFACE|D|C|Selector1~0 , INTERFACE|D|C|Selector1~0, CircuitoBase, 1
instance = comp, \INTERFACE|D|C|Eatual.Cicla , INTERFACE|D|C|Eatual.Cicla, CircuitoBase, 1
instance = comp, \INTERFACE|D|PSEUDORANDOM|count[1]~_emulated , INTERFACE|D|PSEUDORANDOM|count[1]~_emulated, CircuitoBase, 1
instance = comp, \INTERFACE|D|PSEUDORANDOM|count[1]~50 , INTERFACE|D|PSEUDORANDOM|count[1]~50, CircuitoBase, 1
instance = comp, \INTERFACE|D|PSEUDORANDOM|count[2]~47 , INTERFACE|D|PSEUDORANDOM|count[2]~47, CircuitoBase, 1
instance = comp, \INTERFACE|D|PSEUDORANDOM|count[2]~_emulated , INTERFACE|D|PSEUDORANDOM|count[2]~_emulated, CircuitoBase, 1
instance = comp, \INTERFACE|D|PSEUDORANDOM|count[2]~46 , INTERFACE|D|PSEUDORANDOM|count[2]~46, CircuitoBase, 1
instance = comp, \INTERFACE|D|PSEUDORANDOM|count[3]~41 , INTERFACE|D|PSEUDORANDOM|count[3]~41, CircuitoBase, 1
instance = comp, \INTERFACE|D|PSEUDORANDOM|count[3]~43 , INTERFACE|D|PSEUDORANDOM|count[3]~43, CircuitoBase, 1
instance = comp, \INTERFACE|D|PSEUDORANDOM|count[3]~_emulated , INTERFACE|D|PSEUDORANDOM|count[3]~_emulated, CircuitoBase, 1
instance = comp, \INTERFACE|D|PSEUDORANDOM|count[3]~42 , INTERFACE|D|PSEUDORANDOM|count[3]~42, CircuitoBase, 1
instance = comp, \INTERFACE|D|PSEUDORANDOM|count[4]~39 , INTERFACE|D|PSEUDORANDOM|count[4]~39, CircuitoBase, 1
instance = comp, \INTERFACE|D|PSEUDORANDOM|count[4]~_emulated , INTERFACE|D|PSEUDORANDOM|count[4]~_emulated, CircuitoBase, 1
instance = comp, \INTERFACE|D|PSEUDORANDOM|count[4]~38 , INTERFACE|D|PSEUDORANDOM|count[4]~38, CircuitoBase, 1
instance = comp, \INTERFACE|D|PSEUDORANDOM|count[5]~35 , INTERFACE|D|PSEUDORANDOM|count[5]~35, CircuitoBase, 1
instance = comp, \INTERFACE|D|PSEUDORANDOM|count[5]~_emulated , INTERFACE|D|PSEUDORANDOM|count[5]~_emulated, CircuitoBase, 1
instance = comp, \INTERFACE|D|PSEUDORANDOM|count[5]~34 , INTERFACE|D|PSEUDORANDOM|count[5]~34, CircuitoBase, 1
instance = comp, \INTERFACE|D|PSEUDORANDOM|count[6]~31 , INTERFACE|D|PSEUDORANDOM|count[6]~31, CircuitoBase, 1
instance = comp, \INTERFACE|D|PSEUDORANDOM|count[6]~_emulated , INTERFACE|D|PSEUDORANDOM|count[6]~_emulated, CircuitoBase, 1
instance = comp, \INTERFACE|D|PSEUDORANDOM|count[6]~30 , INTERFACE|D|PSEUDORANDOM|count[6]~30, CircuitoBase, 1
instance = comp, \INTERFACE|D|PSEUDORANDOM|count[7]~25 , INTERFACE|D|PSEUDORANDOM|count[7]~25, CircuitoBase, 1
instance = comp, \INTERFACE|D|PSEUDORANDOM|count[7]~27 , INTERFACE|D|PSEUDORANDOM|count[7]~27, CircuitoBase, 1
instance = comp, \INTERFACE|D|PSEUDORANDOM|count[7]~_emulated , INTERFACE|D|PSEUDORANDOM|count[7]~_emulated, CircuitoBase, 1
instance = comp, \INTERFACE|D|PSEUDORANDOM|count[7]~26 , INTERFACE|D|PSEUDORANDOM|count[7]~26, CircuitoBase, 1
instance = comp, \INTERFACE|D|PSEUDORANDOM|count[8]~21 , INTERFACE|D|PSEUDORANDOM|count[8]~21, CircuitoBase, 1
instance = comp, \INTERFACE|D|PSEUDORANDOM|count[8]~23 , INTERFACE|D|PSEUDORANDOM|count[8]~23, CircuitoBase, 1
instance = comp, \INTERFACE|D|PSEUDORANDOM|count[8]~_emulated , INTERFACE|D|PSEUDORANDOM|count[8]~_emulated, CircuitoBase, 1
instance = comp, \INTERFACE|D|PSEUDORANDOM|count[8]~22 , INTERFACE|D|PSEUDORANDOM|count[8]~22, CircuitoBase, 1
instance = comp, \INTERFACE|D|PSEUDORANDOM|count[9]~19 , INTERFACE|D|PSEUDORANDOM|count[9]~19, CircuitoBase, 1
instance = comp, \INTERFACE|D|PSEUDORANDOM|count[9]~_emulated , INTERFACE|D|PSEUDORANDOM|count[9]~_emulated, CircuitoBase, 1
instance = comp, \INTERFACE|D|PSEUDORANDOM|count[9]~18 , INTERFACE|D|PSEUDORANDOM|count[9]~18, CircuitoBase, 1
instance = comp, \INTERFACE|D|PSEUDORANDOM|count[10]~15 , INTERFACE|D|PSEUDORANDOM|count[10]~15, CircuitoBase, 1
instance = comp, \INTERFACE|D|PSEUDORANDOM|count[10]~_emulated , INTERFACE|D|PSEUDORANDOM|count[10]~_emulated, CircuitoBase, 1
instance = comp, \INTERFACE|D|PSEUDORANDOM|count[10]~14 , INTERFACE|D|PSEUDORANDOM|count[10]~14, CircuitoBase, 1
instance = comp, \INTERFACE|D|PSEUDORANDOM|count[11]~11 , INTERFACE|D|PSEUDORANDOM|count[11]~11, CircuitoBase, 1
instance = comp, \INTERFACE|D|PSEUDORANDOM|count[11]~_emulated , INTERFACE|D|PSEUDORANDOM|count[11]~_emulated, CircuitoBase, 1
instance = comp, \INTERFACE|D|PSEUDORANDOM|count[11]~10 , INTERFACE|D|PSEUDORANDOM|count[11]~10, CircuitoBase, 1
instance = comp, \INTERFACE|D|PSEUDORANDOM|count[0]~53 , INTERFACE|D|PSEUDORANDOM|count[0]~53, CircuitoBase, 1
instance = comp, \INTERFACE|D|geraSeed|IC_4|Qout~1 , INTERFACE|D|geraSeed|IC_4|Qout~1, CircuitoBase, 1
instance = comp, \INTERFACE|D|geraSeed|IC_3|Qout~4 , INTERFACE|D|geraSeed|IC_3|Qout~4, CircuitoBase, 1
instance = comp, \INTERFACE|D|geraSeed|IC_4|Qout[0]~reg0 , INTERFACE|D|geraSeed|IC_4|Qout[0]~reg0, CircuitoBase, 1
instance = comp, \INTERFACE|D|geraSeed|IC_4|Qout~0 , INTERFACE|D|geraSeed|IC_4|Qout~0, CircuitoBase, 1
instance = comp, \INTERFACE|D|geraSeed|IC_4|Qout[1]~reg0 , INTERFACE|D|geraSeed|IC_4|Qout[1]~reg0, CircuitoBase, 1
instance = comp, \INTERFACE|D|geraSeed|IC_4|Qout~3 , INTERFACE|D|geraSeed|IC_4|Qout~3, CircuitoBase, 1
instance = comp, \INTERFACE|D|geraSeed|IC_4|Qout[2]~reg0 , INTERFACE|D|geraSeed|IC_4|Qout[2]~reg0, CircuitoBase, 1
instance = comp, \INTERFACE|D|geraSeed|IC_4|Qout[3]~2 , INTERFACE|D|geraSeed|IC_4|Qout[3]~2, CircuitoBase, 1
instance = comp, \INTERFACE|D|geraSeed|IC_4|Qout[3]~reg0 , INTERFACE|D|geraSeed|IC_4|Qout[3]~reg0, CircuitoBase, 1
instance = comp, \INTERFACE|D|Registrador|IQ[15] , INTERFACE|D|Registrador|IQ[15], CircuitoBase, 1
instance = comp, \INTERFACE|D|Registrador|Q[15] , INTERFACE|D|Registrador|Q[15], CircuitoBase, 1
instance = comp, \INTERFACE|D|Registrador|IQ[14] , INTERFACE|D|Registrador|IQ[14], CircuitoBase, 1
instance = comp, \INTERFACE|D|Registrador|Q[14] , INTERFACE|D|Registrador|Q[14], CircuitoBase, 1
instance = comp, \INTERFACE|D|PSEUDORANDOM|count[14]~61 , INTERFACE|D|PSEUDORANDOM|count[14]~61, CircuitoBase, 1
instance = comp, \INTERFACE|D|Registrador|IQ[13] , INTERFACE|D|Registrador|IQ[13], CircuitoBase, 1
instance = comp, \INTERFACE|D|Registrador|Q[13] , INTERFACE|D|Registrador|Q[13], CircuitoBase, 1
instance = comp, \INTERFACE|D|PSEUDORANDOM|count[13]~1 , INTERFACE|D|PSEUDORANDOM|count[13]~1, CircuitoBase, 1
instance = comp, \INTERFACE|D|Registrador|IQ[12] , INTERFACE|D|Registrador|IQ[12], CircuitoBase, 1
instance = comp, \INTERFACE|D|Registrador|Q[12] , INTERFACE|D|Registrador|Q[12], CircuitoBase, 1
instance = comp, \INTERFACE|D|PSEUDORANDOM|count[12]~5 , INTERFACE|D|PSEUDORANDOM|count[12]~5, CircuitoBase, 1
instance = comp, \INTERFACE|D|PSEUDORANDOM|count[12]~7 , INTERFACE|D|PSEUDORANDOM|count[12]~7, CircuitoBase, 1
instance = comp, \INTERFACE|D|PSEUDORANDOM|count[12]~_emulated , INTERFACE|D|PSEUDORANDOM|count[12]~_emulated, CircuitoBase, 1
instance = comp, \INTERFACE|D|PSEUDORANDOM|count[12]~6 , INTERFACE|D|PSEUDORANDOM|count[12]~6, CircuitoBase, 1
instance = comp, \INTERFACE|D|PSEUDORANDOM|count[13]~3 , INTERFACE|D|PSEUDORANDOM|count[13]~3, CircuitoBase, 1
instance = comp, \INTERFACE|D|PSEUDORANDOM|count[13]~_emulated , INTERFACE|D|PSEUDORANDOM|count[13]~_emulated, CircuitoBase, 1
instance = comp, \INTERFACE|D|PSEUDORANDOM|count[13]~2 , INTERFACE|D|PSEUDORANDOM|count[13]~2, CircuitoBase, 1
instance = comp, \INTERFACE|D|PSEUDORANDOM|count[14]~63 , INTERFACE|D|PSEUDORANDOM|count[14]~63, CircuitoBase, 1
instance = comp, \INTERFACE|D|PSEUDORANDOM|count[14]~_emulated , INTERFACE|D|PSEUDORANDOM|count[14]~_emulated, CircuitoBase, 1
instance = comp, \INTERFACE|D|PSEUDORANDOM|count[14]~62 , INTERFACE|D|PSEUDORANDOM|count[14]~62, CircuitoBase, 1
instance = comp, \INTERFACE|D|PSEUDORANDOM|count[15]~57 , INTERFACE|D|PSEUDORANDOM|count[15]~57, CircuitoBase, 1
instance = comp, \INTERFACE|D|PSEUDORANDOM|count[15]~59 , INTERFACE|D|PSEUDORANDOM|count[15]~59, CircuitoBase, 1
instance = comp, \INTERFACE|D|PSEUDORANDOM|count[15]~_emulated , INTERFACE|D|PSEUDORANDOM|count[15]~_emulated, CircuitoBase, 1
instance = comp, \INTERFACE|D|PSEUDORANDOM|count[15]~58 , INTERFACE|D|PSEUDORANDOM|count[15]~58, CircuitoBase, 1
instance = comp, \INTERFACE|D|PSEUDORANDOM|count[0]~55 , INTERFACE|D|PSEUDORANDOM|count[0]~55, CircuitoBase, 1
instance = comp, \INTERFACE|D|PSEUDORANDOM|count[0]~_emulated , INTERFACE|D|PSEUDORANDOM|count[0]~_emulated, CircuitoBase, 1
instance = comp, \INTERFACE|D|PSEUDORANDOM|count[0]~54 , INTERFACE|D|PSEUDORANDOM|count[0]~54, CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|binary[0] , INTERFACE|D|Converte|binary[0], CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|binary[1]~feeder , INTERFACE|D|Converte|binary[1]~feeder, CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|binary[1] , INTERFACE|D|Converte|binary[1], CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|binary[2]~feeder , INTERFACE|D|Converte|binary[2]~feeder, CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|binary[2] , INTERFACE|D|Converte|binary[2], CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|binary[3]~feeder , INTERFACE|D|Converte|binary[3]~feeder, CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|binary[3] , INTERFACE|D|Converte|binary[3], CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|binary[4]~feeder , INTERFACE|D|Converte|binary[4]~feeder, CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|binary[4] , INTERFACE|D|Converte|binary[4], CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|binary[5]~feeder , INTERFACE|D|Converte|binary[5]~feeder, CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|binary[5] , INTERFACE|D|Converte|binary[5], CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|binary[6]~feeder , INTERFACE|D|Converte|binary[6]~feeder, CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|binary[6] , INTERFACE|D|Converte|binary[6], CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|binary[7]~feeder , INTERFACE|D|Converte|binary[7]~feeder, CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|binary[7] , INTERFACE|D|Converte|binary[7], CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|binary[8]~feeder , INTERFACE|D|Converte|binary[8]~feeder, CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|binary[8] , INTERFACE|D|Converte|binary[8], CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|binary[9]~feeder , INTERFACE|D|Converte|binary[9]~feeder, CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|binary[9] , INTERFACE|D|Converte|binary[9], CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|binary[10]~feeder , INTERFACE|D|Converte|binary[10]~feeder, CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|binary[10] , INTERFACE|D|Converte|binary[10], CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|binary[11]~feeder , INTERFACE|D|Converte|binary[11]~feeder, CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|binary[11] , INTERFACE|D|Converte|binary[11], CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|binary[12]~feeder , INTERFACE|D|Converte|binary[12]~feeder, CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|binary[12] , INTERFACE|D|Converte|binary[12], CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|binary[13]~feeder , INTERFACE|D|Converte|binary[13]~feeder, CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|binary[13] , INTERFACE|D|Converte|binary[13], CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|Selector31~0 , INTERFACE|D|Converte|Selector31~0, CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|bcds[0]~DUPLICATE , INTERFACE|D|Converte|bcds[0]~DUPLICATE, CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|bcds[2] , INTERFACE|D|Converte|bcds[2], CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|Selector28~0 , INTERFACE|D|Converte|Selector28~0, CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|bcds[3] , INTERFACE|D|Converte|bcds[3], CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|Selector30~0 , INTERFACE|D|Converte|Selector30~0, CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|bcds[1] , INTERFACE|D|Converte|bcds[1], CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|Selector29~0 , INTERFACE|D|Converte|Selector29~0, CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|bcds[2]~DUPLICATE , INTERFACE|D|Converte|bcds[2]~DUPLICATE, CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|bcds[3]~DUPLICATE , INTERFACE|D|Converte|bcds[3]~DUPLICATE, CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|Selector27~0 , INTERFACE|D|Converte|Selector27~0, CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|Selector27~1 , INTERFACE|D|Converte|Selector27~1, CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|bcds[4]~DUPLICATE , INTERFACE|D|Converte|bcds[4]~DUPLICATE, CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|bcds[5]~DUPLICATE , INTERFACE|D|Converte|bcds[5]~DUPLICATE, CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|bcds[6] , INTERFACE|D|Converte|bcds[6], CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|bcds[7]~DUPLICATE , INTERFACE|D|Converte|bcds[7]~DUPLICATE, CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|Selector25~0 , INTERFACE|D|Converte|Selector25~0, CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|bcds[6]~DUPLICATE , INTERFACE|D|Converte|bcds[6]~DUPLICATE, CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|Selector24~0 , INTERFACE|D|Converte|Selector24~0, CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|bcds[7] , INTERFACE|D|Converte|bcds[7], CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|Selector26~0 , INTERFACE|D|Converte|Selector26~0, CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|bcds[5] , INTERFACE|D|Converte|bcds[5], CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|Selector23~0 , INTERFACE|D|Converte|Selector23~0, CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|Selector23~1 , INTERFACE|D|Converte|Selector23~1, CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|bcds[8]~DUPLICATE , INTERFACE|D|Converte|bcds[8]~DUPLICATE, CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|bcds[11] , INTERFACE|D|Converte|bcds[11], CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|Selector21~0 , INTERFACE|D|Converte|Selector21~0, CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|bcds[10] , INTERFACE|D|Converte|bcds[10], CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|Selector22~0 , INTERFACE|D|Converte|Selector22~0, CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|bcds[9] , INTERFACE|D|Converte|bcds[9], CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|Selector20~0 , INTERFACE|D|Converte|Selector20~0, CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|bcds[11]~DUPLICATE , INTERFACE|D|Converte|bcds[11]~DUPLICATE, CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|bcds_out_reg[11] , INTERFACE|D|Converte|bcds_out_reg[11], CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|bcds_out_reg[4] , INTERFACE|D|Converte|bcds_out_reg[4], CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|bcds_out_reg[10] , INTERFACE|D|Converte|bcds_out_reg[10], CircuitoBase, 1
instance = comp, \INTERFACE|D|ContadordoAtraso|ClrN3~0 , INTERFACE|D|ContadordoAtraso|ClrN3~0, CircuitoBase, 1
instance = comp, \INTERFACE|D|ContadordoAtraso|IC_3|Qout~0 , INTERFACE|D|ContadordoAtraso|IC_3|Qout~0, CircuitoBase, 1
instance = comp, \INTERFACE|D|ContadordoAtraso|IC_3|Qout[1]~1 , INTERFACE|D|ContadordoAtraso|IC_3|Qout[1]~1, CircuitoBase, 1
instance = comp, \INTERFACE|D|ContadordoAtraso|IC_3|Qout[1]~reg0 , INTERFACE|D|ContadordoAtraso|IC_3|Qout[1]~reg0, CircuitoBase, 1
instance = comp, \INTERFACE|D|ContadordoAtraso|IC_3|Qout~2 , INTERFACE|D|ContadordoAtraso|IC_3|Qout~2, CircuitoBase, 1
instance = comp, \INTERFACE|D|ContadordoAtraso|IC_3|Qout[2]~reg0 , INTERFACE|D|ContadordoAtraso|IC_3|Qout[2]~reg0, CircuitoBase, 1
instance = comp, \INTERFACE|D|ContadordoAtraso|IC_3|Add0~0 , INTERFACE|D|ContadordoAtraso|IC_3|Add0~0, CircuitoBase, 1
instance = comp, \INTERFACE|D|ContadordoAtraso|IC_3|Qout[3]~3 , INTERFACE|D|ContadordoAtraso|IC_3|Qout[3]~3, CircuitoBase, 1
instance = comp, \INTERFACE|D|ContadordoAtraso|IC_3|Qout[3]~reg0 , INTERFACE|D|ContadordoAtraso|IC_3|Qout[3]~reg0, CircuitoBase, 1
instance = comp, \INTERFACE|D|ContadordoAtraso|IC_3|Qout[0]~4 , INTERFACE|D|ContadordoAtraso|IC_3|Qout[0]~4, CircuitoBase, 1
instance = comp, \INTERFACE|D|ContadordoAtraso|IC_3|Qout[0]~reg0 , INTERFACE|D|ContadordoAtraso|IC_3|Qout[0]~reg0, CircuitoBase, 1
instance = comp, \INTERFACE|D|s_sinalAtraso~2 , INTERFACE|D|s_sinalAtraso~2, CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|bcds[9]~DUPLICATE , INTERFACE|D|Converte|bcds[9]~DUPLICATE, CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|Selector19~0 , INTERFACE|D|Converte|Selector19~0, CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|Selector19~1 , INTERFACE|D|Converte|Selector19~1, CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|bcds[12] , INTERFACE|D|Converte|bcds[12], CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|bcds[14] , INTERFACE|D|Converte|bcds[14], CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|Selector18~0 , INTERFACE|D|Converte|Selector18~0, CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|bcds[13] , INTERFACE|D|Converte|bcds[13], CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|Selector16~0 , INTERFACE|D|Converte|Selector16~0, CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|bcds[15] , INTERFACE|D|Converte|bcds[15], CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|Selector17~0 , INTERFACE|D|Converte|Selector17~0, CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|bcds[14]~DUPLICATE , INTERFACE|D|Converte|bcds[14]~DUPLICATE, CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|bcds_out_reg[14]~feeder , INTERFACE|D|Converte|bcds_out_reg[14]~feeder, CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|bcds_out_reg[14] , INTERFACE|D|Converte|bcds_out_reg[14], CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|bcds_out_reg[13] , INTERFACE|D|Converte|bcds_out_reg[13], CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|bcds_out_reg[12]~feeder , INTERFACE|D|Converte|bcds_out_reg[12]~feeder, CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|bcds_out_reg[12] , INTERFACE|D|Converte|bcds_out_reg[12], CircuitoBase, 1
instance = comp, \INTERFACE|D|s_sinalAtraso~3 , INTERFACE|D|s_sinalAtraso~3, CircuitoBase, 1
instance = comp, \INTERFACE|D|ContadordoAtraso|IC_4|Qout[0]~1 , INTERFACE|D|ContadordoAtraso|IC_4|Qout[0]~1, CircuitoBase, 1
instance = comp, \INTERFACE|D|ContadordoAtraso|IC_4|Qout[0]~reg0 , INTERFACE|D|ContadordoAtraso|IC_4|Qout[0]~reg0, CircuitoBase, 1
instance = comp, \INTERFACE|D|ContadordoAtraso|IC_4|Qout~2 , INTERFACE|D|ContadordoAtraso|IC_4|Qout~2, CircuitoBase, 1
instance = comp, \INTERFACE|D|ContadordoAtraso|IC_4|Qout[3]~3 , INTERFACE|D|ContadordoAtraso|IC_4|Qout[3]~3, CircuitoBase, 1
instance = comp, \INTERFACE|D|ContadordoAtraso|IC_4|Qout[1]~reg0 , INTERFACE|D|ContadordoAtraso|IC_4|Qout[1]~reg0, CircuitoBase, 1
instance = comp, \INTERFACE|D|ContadordoAtraso|IC_4|Qout~4 , INTERFACE|D|ContadordoAtraso|IC_4|Qout~4, CircuitoBase, 1
instance = comp, \INTERFACE|D|ContadordoAtraso|IC_4|Qout[2]~reg0 , INTERFACE|D|ContadordoAtraso|IC_4|Qout[2]~reg0, CircuitoBase, 1
instance = comp, \INTERFACE|D|ContadordoAtraso|IC_4|Add0~0 , INTERFACE|D|ContadordoAtraso|IC_4|Add0~0, CircuitoBase, 1
instance = comp, \INTERFACE|D|ContadordoAtraso|IC_4|Qout[3]~0 , INTERFACE|D|ContadordoAtraso|IC_4|Qout[3]~0, CircuitoBase, 1
instance = comp, \INTERFACE|D|ContadordoAtraso|IC_4|Qout[3]~reg0 , INTERFACE|D|ContadordoAtraso|IC_4|Qout[3]~reg0, CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|bcds_out_reg[3] , INTERFACE|D|Converte|bcds_out_reg[3], CircuitoBase, 1
instance = comp, \INTERFACE|D|C4|Equal0~0 , INTERFACE|D|C4|Equal0~0, CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|bcds_out_reg[6] , INTERFACE|D|Converte|bcds_out_reg[6], CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|bcds_out_reg[5] , INTERFACE|D|Converte|bcds_out_reg[5], CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|bcds_out_reg[7] , INTERFACE|D|Converte|bcds_out_reg[7], CircuitoBase, 1
instance = comp, \INTERFACE|D|s_sinalAtraso~1 , INTERFACE|D|s_sinalAtraso~1, CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|bcds_out_reg[8] , INTERFACE|D|Converte|bcds_out_reg[8], CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|bcds_out_reg[15] , INTERFACE|D|Converte|bcds_out_reg[15], CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|bcds_out_reg[9] , INTERFACE|D|Converte|bcds_out_reg[9], CircuitoBase, 1
instance = comp, \INTERFACE|D|s_sinalAtraso~4 , INTERFACE|D|s_sinalAtraso~4, CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|bcds_out_reg[1] , INTERFACE|D|Converte|bcds_out_reg[1], CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|bcds_out_reg[0] , INTERFACE|D|Converte|bcds_out_reg[0], CircuitoBase, 1
instance = comp, \INTERFACE|D|Converte|bcds_out_reg[2] , INTERFACE|D|Converte|bcds_out_reg[2], CircuitoBase, 1
instance = comp, \INTERFACE|D|s_sinalAtraso~0 , INTERFACE|D|s_sinalAtraso~0, CircuitoBase, 1
instance = comp, \INTERFACE|D|s_sinalAtraso~5 , INTERFACE|D|s_sinalAtraso~5, CircuitoBase, 1
instance = comp, \INTERFACE|C|Selector5~1 , INTERFACE|C|Selector5~1, CircuitoBase, 1
instance = comp, \INTERFACE|C|Eatual.Afobado , INTERFACE|C|Eatual.Afobado, CircuitoBase, 1
instance = comp, \INTERFACE|comb~0 , INTERFACE|comb~0, CircuitoBase, 1
instance = comp, \INTERFACE|ContaDemora|IC_1|Qout~2 , INTERFACE|ContaDemora|IC_1|Qout~2, CircuitoBase, 1
instance = comp, \INTERFACE|ContaDemora|IC_1|Qout[3]~3 , INTERFACE|ContaDemora|IC_1|Qout[3]~3, CircuitoBase, 1
instance = comp, \INTERFACE|ContaDemora|IC_1|Qout[1]~reg0 , INTERFACE|ContaDemora|IC_1|Qout[1]~reg0, CircuitoBase, 1
instance = comp, \INTERFACE|ContaDemora|IC_1|Qout~4 , INTERFACE|ContaDemora|IC_1|Qout~4, CircuitoBase, 1
instance = comp, \INTERFACE|ContaDemora|IC_1|Qout[2]~reg0 , INTERFACE|ContaDemora|IC_1|Qout[2]~reg0, CircuitoBase, 1
instance = comp, \INTERFACE|ContaDemora|IC_1|Qout[3]~1 , INTERFACE|ContaDemora|IC_1|Qout[3]~1, CircuitoBase, 1
instance = comp, \INTERFACE|ContaDemora|IC_1|Qout[3]~reg0 , INTERFACE|ContaDemora|IC_1|Qout[3]~reg0, CircuitoBase, 1
instance = comp, \INTERFACE|ContaDemora|IC_1|Qout[0]~0 , INTERFACE|ContaDemora|IC_1|Qout[0]~0, CircuitoBase, 1
instance = comp, \INTERFACE|ContaDemora|IC_1|Qout[0]~reg0 , INTERFACE|ContaDemora|IC_1|Qout[0]~reg0, CircuitoBase, 1
instance = comp, \INTERFACE|ContaDemora|IC_2|Qout[3]~0 , INTERFACE|ContaDemora|IC_2|Qout[3]~0, CircuitoBase, 1
instance = comp, \INTERFACE|ContaDemora|IC_2|Qout~3 , INTERFACE|ContaDemora|IC_2|Qout~3, CircuitoBase, 1
instance = comp, \INTERFACE|ContaDemora|IC_2|Qout[1]~4 , INTERFACE|ContaDemora|IC_2|Qout[1]~4, CircuitoBase, 1
instance = comp, \INTERFACE|ContaDemora|IC_2|Qout[1]~reg0 , INTERFACE|ContaDemora|IC_2|Qout[1]~reg0, CircuitoBase, 1
instance = comp, \INTERFACE|ContaDemora|IC_2|Qout~5 , INTERFACE|ContaDemora|IC_2|Qout~5, CircuitoBase, 1
instance = comp, \INTERFACE|ContaDemora|IC_2|Qout[2]~reg0 , INTERFACE|ContaDemora|IC_2|Qout[2]~reg0, CircuitoBase, 1
instance = comp, \INTERFACE|ContaDemora|IC_2|Add0~0 , INTERFACE|ContaDemora|IC_2|Add0~0, CircuitoBase, 1
instance = comp, \INTERFACE|ContaDemora|IC_2|Qout[3]~2 , INTERFACE|ContaDemora|IC_2|Qout[3]~2, CircuitoBase, 1
instance = comp, \INTERFACE|ContaDemora|IC_2|Qout[3]~reg0 , INTERFACE|ContaDemora|IC_2|Qout[3]~reg0, CircuitoBase, 1
instance = comp, \INTERFACE|ContaDemora|ClrN2 , INTERFACE|ContaDemora|ClrN2, CircuitoBase, 1
instance = comp, \INTERFACE|ContaDemora|IC_2|Qout[0]~1 , INTERFACE|ContaDemora|IC_2|Qout[0]~1, CircuitoBase, 1
instance = comp, \INTERFACE|ContaDemora|IC_2|Qout[0]~reg0 , INTERFACE|ContaDemora|IC_2|Qout[0]~reg0, CircuitoBase, 1
instance = comp, \INTERFACE|ContaDemora|IC_3|process_0~0 , INTERFACE|ContaDemora|IC_3|process_0~0, CircuitoBase, 1
instance = comp, \INTERFACE|ContaDemora|IC_3|Qout[0]~0 , INTERFACE|ContaDemora|IC_3|Qout[0]~0, CircuitoBase, 1
instance = comp, \INTERFACE|ContaDemora|IC_3|Qout[0]~reg0 , INTERFACE|ContaDemora|IC_3|Qout[0]~reg0, CircuitoBase, 1
instance = comp, \INTERFACE|ContaDemora|IC_3|Qout~2 , INTERFACE|ContaDemora|IC_3|Qout~2, CircuitoBase, 1
instance = comp, \INTERFACE|ContaDemora|IC_3|Qout[2]~3 , INTERFACE|ContaDemora|IC_3|Qout[2]~3, CircuitoBase, 1
instance = comp, \INTERFACE|ContaDemora|IC_3|Qout[1]~reg0 , INTERFACE|ContaDemora|IC_3|Qout[1]~reg0, CircuitoBase, 1
instance = comp, \INTERFACE|ContaDemora|IC_3|Qout~4 , INTERFACE|ContaDemora|IC_3|Qout~4, CircuitoBase, 1
instance = comp, \INTERFACE|ContaDemora|IC_3|Qout[2]~reg0 , INTERFACE|ContaDemora|IC_3|Qout[2]~reg0, CircuitoBase, 1
instance = comp, \INTERFACE|ContaDemora|IC_3|Add0~0 , INTERFACE|ContaDemora|IC_3|Add0~0, CircuitoBase, 1
instance = comp, \INTERFACE|ContaDemora|IC_3|Qout[3]~1 , INTERFACE|ContaDemora|IC_3|Qout[3]~1, CircuitoBase, 1
instance = comp, \INTERFACE|ContaDemora|IC_3|Qout[3]~reg0 , INTERFACE|ContaDemora|IC_3|Qout[3]~reg0, CircuitoBase, 1
instance = comp, \INTERFACE|ContaDemora|ClrN3~0 , INTERFACE|ContaDemora|ClrN3~0, CircuitoBase, 1
instance = comp, \INTERFACE|s_demorou~3 , INTERFACE|s_demorou~3, CircuitoBase, 1
instance = comp, \INTERFACE|ContaDemora|IC_4|Qout~3 , INTERFACE|ContaDemora|IC_4|Qout~3, CircuitoBase, 1
instance = comp, \INTERFACE|ContaDemora|IC_4|Qout[1]~4 , INTERFACE|ContaDemora|IC_4|Qout[1]~4, CircuitoBase, 1
instance = comp, \INTERFACE|ContaDemora|IC_4|Qout[1]~reg0 , INTERFACE|ContaDemora|IC_4|Qout[1]~reg0, CircuitoBase, 1
instance = comp, \INTERFACE|ContaDemora|IC_4|Qout~5 , INTERFACE|ContaDemora|IC_4|Qout~5, CircuitoBase, 1
instance = comp, \INTERFACE|ContaDemora|IC_4|Qout[2]~reg0 , INTERFACE|ContaDemora|IC_4|Qout[2]~reg0, CircuitoBase, 1
instance = comp, \INTERFACE|ContaDemora|IC_4|Qout[3]~1 , INTERFACE|ContaDemora|IC_4|Qout[3]~1, CircuitoBase, 1
instance = comp, \INTERFACE|ContaDemora|IC_4|Qout[3]~2 , INTERFACE|ContaDemora|IC_4|Qout[3]~2, CircuitoBase, 1
instance = comp, \INTERFACE|ContaDemora|IC_4|Qout[3]~reg0 , INTERFACE|ContaDemora|IC_4|Qout[3]~reg0, CircuitoBase, 1
instance = comp, \INTERFACE|ContaDemora|IC_4|Qout[0]~0 , INTERFACE|ContaDemora|IC_4|Qout[0]~0, CircuitoBase, 1
instance = comp, \INTERFACE|ContaDemora|IC_4|Qout[0]~reg0 , INTERFACE|ContaDemora|IC_4|Qout[0]~reg0, CircuitoBase, 1
instance = comp, \INTERFACE|s_demorou~0 , INTERFACE|s_demorou~0, CircuitoBase, 1
instance = comp, \INTERFACE|s_demorou~2 , INTERFACE|s_demorou~2, CircuitoBase, 1
instance = comp, \INTERFACE|s_demorou~1 , INTERFACE|s_demorou~1, CircuitoBase, 1
instance = comp, \INTERFACE|s_demorou , INTERFACE|s_demorou, CircuitoBase, 1
instance = comp, \INTERFACE|C|Selector3~0 , INTERFACE|C|Selector3~0, CircuitoBase, 1
instance = comp, \INTERFACE|C|Eatual.Demorado , INTERFACE|C|Eatual.Demorado, CircuitoBase, 1
instance = comp, \INTERFACE|D|comb~0 , INTERFACE|D|comb~0, CircuitoBase, 1
instance = comp, \INTERFACE|D|C|Eatual.Conversao , INTERFACE|D|C|Eatual.Conversao, CircuitoBase, 1
instance = comp, \INTERFACE|D|C|Selector2~0 , INTERFACE|D|C|Selector2~0, CircuitoBase, 1
instance = comp, \INTERFACE|D|C|Eatual.Conversao~DUPLICATE , INTERFACE|D|C|Eatual.Conversao~DUPLICATE, CircuitoBase, 1
instance = comp, \INTERFACE|D|ContadordeConversao|Contador|IC_1|Qout~1 , INTERFACE|D|ContadordeConversao|Contador|IC_1|Qout~1, CircuitoBase, 1
instance = comp, \INTERFACE|D|ContadordeConversao|Contador|IC_1|Qout[3]~2 , INTERFACE|D|ContadordeConversao|Contador|IC_1|Qout[3]~2, CircuitoBase, 1
instance = comp, \INTERFACE|D|ContadordeConversao|Contador|IC_1|Qout[1]~reg0 , INTERFACE|D|ContadordeConversao|Contador|IC_1|Qout[1]~reg0, CircuitoBase, 1
instance = comp, \INTERFACE|D|ContadordeConversao|Contador|IC_1|Qout~3 , INTERFACE|D|ContadordeConversao|Contador|IC_1|Qout~3, CircuitoBase, 1
instance = comp, \INTERFACE|D|ContadordeConversao|Contador|IC_1|Qout[2]~reg0 , INTERFACE|D|ContadordeConversao|Contador|IC_1|Qout[2]~reg0, CircuitoBase, 1
instance = comp, \INTERFACE|D|ContadordeConversao|Contador|IC_1|Qout[3]~4 , INTERFACE|D|ContadordeConversao|Contador|IC_1|Qout[3]~4, CircuitoBase, 1
instance = comp, \INTERFACE|D|ContadordeConversao|Contador|IC_1|Qout[3]~reg0 , INTERFACE|D|ContadordeConversao|Contador|IC_1|Qout[3]~reg0, CircuitoBase, 1
instance = comp, \INTERFACE|D|ContadordeConversao|Contador|IC_1|Qout[0]~0 , INTERFACE|D|ContadordeConversao|Contador|IC_1|Qout[0]~0, CircuitoBase, 1
instance = comp, \INTERFACE|D|ContadordeConversao|Contador|IC_1|Qout[0]~reg0 , INTERFACE|D|ContadordeConversao|Contador|IC_1|Qout[0]~reg0, CircuitoBase, 1
instance = comp, \INTERFACE|D|ContadordeConversao|Contador|IC_2|process_0~0 , INTERFACE|D|ContadordeConversao|Contador|IC_2|process_0~0, CircuitoBase, 1
instance = comp, \INTERFACE|D|ContadordeConversao|Contador|IC_2|Qout[0]~3 , INTERFACE|D|ContadordeConversao|Contador|IC_2|Qout[0]~3, CircuitoBase, 1
instance = comp, \INTERFACE|D|ContadordeConversao|Contador|IC_2|Qout[0]~reg0 , INTERFACE|D|ContadordeConversao|Contador|IC_2|Qout[0]~reg0, CircuitoBase, 1
instance = comp, \INTERFACE|D|ContadordeConversao|Contador|IC_2|Qout~1 , INTERFACE|D|ContadordeConversao|Contador|IC_2|Qout~1, CircuitoBase, 1
instance = comp, \INTERFACE|D|ContadordeConversao|Contador|IC_2|Qout[3]~2 , INTERFACE|D|ContadordeConversao|Contador|IC_2|Qout[3]~2, CircuitoBase, 1
instance = comp, \INTERFACE|D|ContadordeConversao|Contador|IC_2|Qout[1]~reg0 , INTERFACE|D|ContadordeConversao|Contador|IC_2|Qout[1]~reg0, CircuitoBase, 1
instance = comp, \INTERFACE|D|ContadordeConversao|Contador|IC_2|Qout~4 , INTERFACE|D|ContadordeConversao|Contador|IC_2|Qout~4, CircuitoBase, 1
instance = comp, \INTERFACE|D|ContadordeConversao|Contador|IC_2|Qout[2]~reg0 , INTERFACE|D|ContadordeConversao|Contador|IC_2|Qout[2]~reg0, CircuitoBase, 1
instance = comp, \INTERFACE|D|ContadordeConversao|Contador|IC_2|Add0~0 , INTERFACE|D|ContadordeConversao|Contador|IC_2|Add0~0, CircuitoBase, 1
instance = comp, \INTERFACE|D|ContadordeConversao|Contador|IC_2|Qout[3]~5 , INTERFACE|D|ContadordeConversao|Contador|IC_2|Qout[3]~5, CircuitoBase, 1
instance = comp, \INTERFACE|D|ContadordeConversao|Contador|IC_2|Qout[3]~reg0 , INTERFACE|D|ContadordeConversao|Contador|IC_2|Qout[3]~reg0, CircuitoBase, 1
instance = comp, \INTERFACE|D|ContadordeConversao|Contador|IC_2|Qout[3]~0 , INTERFACE|D|ContadordeConversao|Contador|IC_2|Qout[3]~0, CircuitoBase, 1
instance = comp, \INTERFACE|D|ContadordeConversao|Contador|IC_3|Qout[0]~1 , INTERFACE|D|ContadordeConversao|Contador|IC_3|Qout[0]~1, CircuitoBase, 1
instance = comp, \INTERFACE|D|ContadordeConversao|Contador|IC_3|Qout[0]~reg0 , INTERFACE|D|ContadordeConversao|Contador|IC_3|Qout[0]~reg0, CircuitoBase, 1
instance = comp, \INTERFACE|D|ContadordeConversao|Contador|ClrN3~0 , INTERFACE|D|ContadordeConversao|Contador|ClrN3~0, CircuitoBase, 1
instance = comp, \INTERFACE|D|ContadordeConversao|Contador|IC_3|Qout~2 , INTERFACE|D|ContadordeConversao|Contador|IC_3|Qout~2, CircuitoBase, 1
instance = comp, \INTERFACE|D|ContadordeConversao|Contador|IC_3|Qout[0]~3 , INTERFACE|D|ContadordeConversao|Contador|IC_3|Qout[0]~3, CircuitoBase, 1
instance = comp, \INTERFACE|D|ContadordeConversao|Contador|IC_3|Qout[1]~reg0 , INTERFACE|D|ContadordeConversao|Contador|IC_3|Qout[1]~reg0, CircuitoBase, 1
instance = comp, \INTERFACE|D|ContadordeConversao|Contador|IC_3|Qout~4 , INTERFACE|D|ContadordeConversao|Contador|IC_3|Qout~4, CircuitoBase, 1
instance = comp, \INTERFACE|D|ContadordeConversao|Contador|IC_3|Qout[2]~reg0 , INTERFACE|D|ContadordeConversao|Contador|IC_3|Qout[2]~reg0, CircuitoBase, 1
instance = comp, \INTERFACE|D|ContadordeConversao|Contador|IC_3|Add0~0 , INTERFACE|D|ContadordeConversao|Contador|IC_3|Add0~0, CircuitoBase, 1
instance = comp, \INTERFACE|D|ContadordeConversao|Contador|IC_3|Qout[3]~0 , INTERFACE|D|ContadordeConversao|Contador|IC_3|Qout[3]~0, CircuitoBase, 1
instance = comp, \INTERFACE|D|ContadordeConversao|Contador|IC_3|Qout[3]~reg0 , INTERFACE|D|ContadordeConversao|Contador|IC_3|Qout[3]~reg0, CircuitoBase, 1
instance = comp, \INTERFACE|D|ContadordeConversao|Contador|IC_4|Qout[0]~0 , INTERFACE|D|ContadordeConversao|Contador|IC_4|Qout[0]~0, CircuitoBase, 1
instance = comp, \INTERFACE|D|ContadordeConversao|Contador|IC_4|Qout[0]~reg0 , INTERFACE|D|ContadordeConversao|Contador|IC_4|Qout[0]~reg0, CircuitoBase, 1
instance = comp, \INTERFACE|D|ContadordeConversao|Contador|IC_4|Qout~1 , INTERFACE|D|ContadordeConversao|Contador|IC_4|Qout~1, CircuitoBase, 1
instance = comp, \INTERFACE|D|ContadordeConversao|Contador|IC_4|Qout[2]~2 , INTERFACE|D|ContadordeConversao|Contador|IC_4|Qout[2]~2, CircuitoBase, 1
instance = comp, \INTERFACE|D|ContadordeConversao|Contador|IC_4|Qout[1]~reg0 , INTERFACE|D|ContadordeConversao|Contador|IC_4|Qout[1]~reg0, CircuitoBase, 1
instance = comp, \INTERFACE|D|ContadordeConversao|Contador|IC_4|Qout~3 , INTERFACE|D|ContadordeConversao|Contador|IC_4|Qout~3, CircuitoBase, 1
instance = comp, \INTERFACE|D|ContadordeConversao|Contador|IC_4|Qout[2]~reg0 , INTERFACE|D|ContadordeConversao|Contador|IC_4|Qout[2]~reg0, CircuitoBase, 1
instance = comp, \INTERFACE|D|ContadordeConversao|Contador|IC_4|Add0~0 , INTERFACE|D|ContadordeConversao|Contador|IC_4|Add0~0, CircuitoBase, 1
instance = comp, \INTERFACE|D|ContadordeConversao|Contador|IC_4|Qout[3]~4 , INTERFACE|D|ContadordeConversao|Contador|IC_4|Qout[3]~4, CircuitoBase, 1
instance = comp, \INTERFACE|D|ContadordeConversao|Contador|IC_4|Qout[3]~reg0 , INTERFACE|D|ContadordeConversao|Contador|IC_4|Qout[3]~reg0, CircuitoBase, 1
instance = comp, \INTERFACE|D|ContadordeConversao|S~0 , INTERFACE|D|ContadordeConversao|S~0, CircuitoBase, 1
instance = comp, \INTERFACE|D|ContadordeConversao|S~1 , INTERFACE|D|ContadordeConversao|S~1, CircuitoBase, 1
instance = comp, \INTERFACE|D|ContadordeConversao|S~2 , INTERFACE|D|ContadordeConversao|S~2, CircuitoBase, 1
instance = comp, \INTERFACE|D|ContadordeConversao|S , INTERFACE|D|ContadordeConversao|S, CircuitoBase, 1
instance = comp, \INTERFACE|D|C|Selector3~0 , INTERFACE|D|C|Selector3~0, CircuitoBase, 1
instance = comp, \INTERFACE|D|C|Eatual.Contando~DUPLICATE , INTERFACE|D|C|Eatual.Contando~DUPLICATE, CircuitoBase, 1
instance = comp, \rodada~input , rodada~input, CircuitoBase, 1
instance = comp, \INTERFACE|C|Selector0~0 , INTERFACE|C|Selector0~0, CircuitoBase, 1
instance = comp, \INTERFACE|C|Selector0~1 , INTERFACE|C|Selector0~1, CircuitoBase, 1
instance = comp, \INTERFACE|C|Eatual.Inicial , INTERFACE|C|Eatual.Inicial, CircuitoBase, 1
instance = comp, \INTERFACE|C|Selector1~0 , INTERFACE|C|Selector1~0, CircuitoBase, 1
instance = comp, \INTERFACE|C|Selector1~1 , INTERFACE|C|Selector1~1, CircuitoBase, 1
instance = comp, \INTERFACE|C|Eatual.Atraso , INTERFACE|C|Eatual.Atraso, CircuitoBase, 1
instance = comp, \INTERFACE|C|Selector2~0 , INTERFACE|C|Selector2~0, CircuitoBase, 1
instance = comp, \INTERFACE|C|Eatual.Aguarda , INTERFACE|C|Eatual.Aguarda, CircuitoBase, 1
instance = comp, \INTERFACE|C|WideNor2~0 , INTERFACE|C|WideNor2~0, CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|M1|C1|Ereg.LIMPA , INTERFACE|Medicao|M1|C1|Ereg.LIMPA, CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|C1|Selector0~0 , INTERFACE|Medicao|C1|Selector0~0, CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|C1|Ereg.parado , INTERFACE|Medicao|C1|Ereg.parado, CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|C1|Eprox.iniciado~0 , INTERFACE|Medicao|C1|Eprox.iniciado~0, CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|C1|Ereg.iniciado , INTERFACE|Medicao|C1|Ereg.iniciado, CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|C1|Selector2~0 , INTERFACE|Medicao|C1|Selector2~0, CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|C1|Ereg.medindo , INTERFACE|Medicao|C1|Ereg.medindo, CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|M1|C1|Selector0~0 , INTERFACE|Medicao|M1|C1|Selector0~0, CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|M1|C1|Ereg.INICIAL , INTERFACE|Medicao|M1|C1|Ereg.INICIAL, CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|M1|C1|Eprox.CONTA~0 , INTERFACE|Medicao|M1|C1|Eprox.CONTA~0, CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|M1|C1|Eprox.CONTA~1 , INTERFACE|Medicao|M1|C1|Eprox.CONTA~1, CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|M1|C1|Ereg.CONTA , INTERFACE|Medicao|M1|C1|Ereg.CONTA, CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|M1|C1|Eprox.EPRONTO~0 , INTERFACE|Medicao|M1|C1|Eprox.EPRONTO~0, CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|M1|C1|Ereg.EPRONTO , INTERFACE|Medicao|M1|C1|Ereg.EPRONTO, CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|C1|Eprox.registra~0 , INTERFACE|Medicao|C1|Eprox.registra~0, CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|C1|Ereg.registra , INTERFACE|Medicao|C1|Ereg.registra, CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|C1|Ereg.soma , INTERFACE|Medicao|C1|Ereg.soma, CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|C1|Ereg.esperasoma , INTERFACE|Medicao|C1|Ereg.esperasoma, CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|C1|Selector3~0 , INTERFACE|Medicao|C1|Selector3~0, CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|C1|Ereg.espera , INTERFACE|Medicao|C1|Ereg.espera, CircuitoBase, 1
instance = comp, \INTERFACE|C|WideOr7 , INTERFACE|C|WideOr7, CircuitoBase, 1
instance = comp, \INTERFACE|C|WideOr6 , INTERFACE|C|WideOr6, CircuitoBase, 1
instance = comp, \INTERFACE|C|WideOr5~0 , INTERFACE|C|WideOr5~0, CircuitoBase, 1
instance = comp, \INTERFACE|D|C|WideOr6~0 , INTERFACE|D|C|WideOr6~0, CircuitoBase, 1
instance = comp, \INTERFACE|D|C|WideOr5~0 , INTERFACE|D|C|WideOr5~0, CircuitoBase, 1
instance = comp, \INTERFACE|D|C|WideOr4~0 , INTERFACE|D|C|WideOr4~0, CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|M1|D1|IC_1|Qout~2 , INTERFACE|Medicao|M1|D1|IC_1|Qout~2, CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|M1|D1|IC_1|Qout[1]~reg0 , INTERFACE|Medicao|M1|D1|IC_1|Qout[1]~reg0, CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|M1|D1|IC_1|Qout~3 , INTERFACE|Medicao|M1|D1|IC_1|Qout~3, CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|M1|D1|IC_1|Qout[2]~reg0 , INTERFACE|Medicao|M1|D1|IC_1|Qout[2]~reg0, CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|M1|D1|IC_1|Qout[1]~reg0DUPLICATE , INTERFACE|Medicao|M1|D1|IC_1|Qout[1]~reg0DUPLICATE, CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|M1|D1|IC_1|Qout[3]~4 , INTERFACE|Medicao|M1|D1|IC_1|Qout[3]~4, CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|M1|D1|IC_1|Qout[3]~reg0 , INTERFACE|Medicao|M1|D1|IC_1|Qout[3]~reg0, CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|M1|D1|IC_1|Qout[0]~reg0DUPLICATE , INTERFACE|Medicao|M1|D1|IC_1|Qout[0]~reg0DUPLICATE, CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|M1|D1|IC_1|Qout[2]~0 , INTERFACE|Medicao|M1|D1|IC_1|Qout[2]~0, CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|M1|D1|IC_1|Qout[0]~1 , INTERFACE|Medicao|M1|D1|IC_1|Qout[0]~1, CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|M1|D1|IC_1|Qout[0]~reg0 , INTERFACE|Medicao|M1|D1|IC_1|Qout[0]~reg0, CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|R1|IQ[0]~feeder , INTERFACE|Medicao|R1|IQ[0]~feeder, CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|C1|WideNor1 , INTERFACE|Medicao|C1|WideNor1, CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|R1|IQ[0] , INTERFACE|Medicao|R1|IQ[0], CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|R1|Q[0]~feeder , INTERFACE|Medicao|R1|Q[0]~feeder, CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|R1|Q[0] , INTERFACE|Medicao|R1|Q[0], CircuitoBase, 1
instance = comp, \INTERFACE|R|IQ~0 , INTERFACE|R|IQ~0, CircuitoBase, 1
instance = comp, \INTERFACE|R|IQ[4]~1 , INTERFACE|R|IQ[4]~1, CircuitoBase, 1
instance = comp, \INTERFACE|R|IQ[0] , INTERFACE|R|IQ[0], CircuitoBase, 1
instance = comp, \INTERFACE|R|process_0~0 , INTERFACE|R|process_0~0, CircuitoBase, 1
instance = comp, \INTERFACE|R|Q[0] , INTERFACE|R|Q[0], CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|R1|IQ[1]~feeder , INTERFACE|Medicao|R1|IQ[1]~feeder, CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|R1|IQ[1] , INTERFACE|Medicao|R1|IQ[1], CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|R1|Q[1] , INTERFACE|Medicao|R1|Q[1], CircuitoBase, 1
instance = comp, \INTERFACE|R|IQ[1]~feeder , INTERFACE|R|IQ[1]~feeder, CircuitoBase, 1
instance = comp, \INTERFACE|comb~1 , INTERFACE|comb~1, CircuitoBase, 1
instance = comp, \INTERFACE|R|IQ[1] , INTERFACE|R|IQ[1], CircuitoBase, 1
instance = comp, \INTERFACE|R|Q[1] , INTERFACE|R|Q[1], CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|R1|IQ[2] , INTERFACE|Medicao|R1|IQ[2], CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|R1|Q[2]~feeder , INTERFACE|Medicao|R1|Q[2]~feeder, CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|R1|Q[2] , INTERFACE|Medicao|R1|Q[2], CircuitoBase, 1
instance = comp, \INTERFACE|R|IQ[2]~feeder , INTERFACE|R|IQ[2]~feeder, CircuitoBase, 1
instance = comp, \INTERFACE|R|IQ[2] , INTERFACE|R|IQ[2], CircuitoBase, 1
instance = comp, \INTERFACE|R|Q[2] , INTERFACE|R|Q[2], CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|R1|IQ[3] , INTERFACE|Medicao|R1|IQ[3], CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|R1|Q[3] , INTERFACE|Medicao|R1|Q[3], CircuitoBase, 1
instance = comp, \INTERFACE|R|IQ~2 , INTERFACE|R|IQ~2, CircuitoBase, 1
instance = comp, \INTERFACE|R|IQ[3] , INTERFACE|R|IQ[3], CircuitoBase, 1
instance = comp, \INTERFACE|R|Q[3] , INTERFACE|R|Q[3], CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|M1|D1|IC_2|Qout[3]~0 , INTERFACE|Medicao|M1|D1|IC_2|Qout[3]~0, CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|M1|D1|IC_2|Qout[0]~reg0 , INTERFACE|Medicao|M1|D1|IC_2|Qout[0]~reg0, CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|M1|D1|IC_2|Qout~2 , INTERFACE|Medicao|M1|D1|IC_2|Qout~2, CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|M1|D1|IC_2|Qout[1]~3 , INTERFACE|Medicao|M1|D1|IC_2|Qout[1]~3, CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|M1|D1|IC_2|Qout[1]~reg0 , INTERFACE|Medicao|M1|D1|IC_2|Qout[1]~reg0, CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|M1|D1|IC_2|Qout~4 , INTERFACE|Medicao|M1|D1|IC_2|Qout~4, CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|M1|D1|IC_2|Qout[2]~reg0 , INTERFACE|Medicao|M1|D1|IC_2|Qout[2]~reg0, CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|M1|D1|IC_2|Add0~0 , INTERFACE|Medicao|M1|D1|IC_2|Add0~0, CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|M1|D1|IC_2|Qout[3]~5 , INTERFACE|Medicao|M1|D1|IC_2|Qout[3]~5, CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|M1|D1|IC_2|Qout[3]~reg0 , INTERFACE|Medicao|M1|D1|IC_2|Qout[3]~reg0, CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|M1|D1|ClrN2~0 , INTERFACE|Medicao|M1|D1|ClrN2~0, CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|M1|D1|IC_2|Qout[0]~1 , INTERFACE|Medicao|M1|D1|IC_2|Qout[0]~1, CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|M1|D1|IC_2|Qout[0]~reg0DUPLICATE , INTERFACE|Medicao|M1|D1|IC_2|Qout[0]~reg0DUPLICATE, CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|R1|IQ[4]~feeder , INTERFACE|Medicao|R1|IQ[4]~feeder, CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|R1|IQ[4] , INTERFACE|Medicao|R1|IQ[4], CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|R1|Q[4]~feeder , INTERFACE|Medicao|R1|Q[4]~feeder, CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|R1|Q[4] , INTERFACE|Medicao|R1|Q[4], CircuitoBase, 1
instance = comp, \INTERFACE|R|IQ~3 , INTERFACE|R|IQ~3, CircuitoBase, 1
instance = comp, \INTERFACE|R|IQ[4] , INTERFACE|R|IQ[4], CircuitoBase, 1
instance = comp, \INTERFACE|R|Q[4]~feeder , INTERFACE|R|Q[4]~feeder, CircuitoBase, 1
instance = comp, \INTERFACE|R|Q[4] , INTERFACE|R|Q[4], CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|R1|IQ[5]~feeder , INTERFACE|Medicao|R1|IQ[5]~feeder, CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|R1|IQ[5] , INTERFACE|Medicao|R1|IQ[5], CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|R1|Q[5] , INTERFACE|Medicao|R1|Q[5], CircuitoBase, 1
instance = comp, \INTERFACE|R|IQ[5] , INTERFACE|R|IQ[5], CircuitoBase, 1
instance = comp, \INTERFACE|R|Q[5] , INTERFACE|R|Q[5], CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|R1|IQ[6] , INTERFACE|Medicao|R1|IQ[6], CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|R1|Q[6]~feeder , INTERFACE|Medicao|R1|Q[6]~feeder, CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|R1|Q[6] , INTERFACE|Medicao|R1|Q[6], CircuitoBase, 1
instance = comp, \INTERFACE|R|IQ[6] , INTERFACE|R|IQ[6], CircuitoBase, 1
instance = comp, \INTERFACE|R|Q[6] , INTERFACE|R|Q[6], CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|R1|IQ[7] , INTERFACE|Medicao|R1|IQ[7], CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|R1|Q[7] , INTERFACE|Medicao|R1|Q[7], CircuitoBase, 1
instance = comp, \INTERFACE|R|IQ~4 , INTERFACE|R|IQ~4, CircuitoBase, 1
instance = comp, \INTERFACE|R|IQ[7] , INTERFACE|R|IQ[7], CircuitoBase, 1
instance = comp, \INTERFACE|R|Q[7] , INTERFACE|R|Q[7], CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|M1|D1|IC_3|Qout[0]~reg0 , INTERFACE|Medicao|M1|D1|IC_3|Qout[0]~reg0, CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|M1|D1|ClrN3~0 , INTERFACE|Medicao|M1|D1|ClrN3~0, CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|M1|D1|IC_3|Qout~1 , INTERFACE|Medicao|M1|D1|IC_3|Qout~1, CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|M1|D1|IC_3|Qout[3]~2 , INTERFACE|Medicao|M1|D1|IC_3|Qout[3]~2, CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|M1|D1|IC_3|Qout[1]~reg0 , INTERFACE|Medicao|M1|D1|IC_3|Qout[1]~reg0, CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|M1|D1|IC_3|Qout~3 , INTERFACE|Medicao|M1|D1|IC_3|Qout~3, CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|M1|D1|IC_3|Qout[2]~reg0 , INTERFACE|Medicao|M1|D1|IC_3|Qout[2]~reg0, CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|M1|D1|IC_3|Add0~0 , INTERFACE|Medicao|M1|D1|IC_3|Add0~0, CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|M1|D1|IC_3|Qout[3]~reg0 , INTERFACE|Medicao|M1|D1|IC_3|Qout[3]~reg0, CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|M1|D1|IC_3|Qout[3]~4 , INTERFACE|Medicao|M1|D1|IC_3|Qout[3]~4, CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|M1|D1|IC_3|Qout[3]~reg0DUPLICATE , INTERFACE|Medicao|M1|D1|IC_3|Qout[3]~reg0DUPLICATE, CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|M1|D1|IC_3|Qout[0]~0 , INTERFACE|Medicao|M1|D1|IC_3|Qout[0]~0, CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|M1|D1|IC_3|Qout[0]~reg0DUPLICATE , INTERFACE|Medicao|M1|D1|IC_3|Qout[0]~reg0DUPLICATE, CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|R1|IQ[8]~feeder , INTERFACE|Medicao|R1|IQ[8]~feeder, CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|R1|IQ[8] , INTERFACE|Medicao|R1|IQ[8], CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|R1|Q[8]~feeder , INTERFACE|Medicao|R1|Q[8]~feeder, CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|R1|Q[8] , INTERFACE|Medicao|R1|Q[8], CircuitoBase, 1
instance = comp, \INTERFACE|R|IQ~5 , INTERFACE|R|IQ~5, CircuitoBase, 1
instance = comp, \INTERFACE|R|IQ[8] , INTERFACE|R|IQ[8], CircuitoBase, 1
instance = comp, \INTERFACE|R|Q[8] , INTERFACE|R|Q[8], CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|R1|IQ[9] , INTERFACE|Medicao|R1|IQ[9], CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|R1|Q[9] , INTERFACE|Medicao|R1|Q[9], CircuitoBase, 1
instance = comp, \INTERFACE|R|IQ[9]~feeder , INTERFACE|R|IQ[9]~feeder, CircuitoBase, 1
instance = comp, \INTERFACE|R|IQ[9] , INTERFACE|R|IQ[9], CircuitoBase, 1
instance = comp, \INTERFACE|R|Q[9] , INTERFACE|R|Q[9], CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|R1|IQ[10] , INTERFACE|Medicao|R1|IQ[10], CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|R1|Q[10] , INTERFACE|Medicao|R1|Q[10], CircuitoBase, 1
instance = comp, \INTERFACE|R|IQ[10] , INTERFACE|R|IQ[10], CircuitoBase, 1
instance = comp, \INTERFACE|R|Q[10] , INTERFACE|R|Q[10], CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|R1|IQ[11]~feeder , INTERFACE|Medicao|R1|IQ[11]~feeder, CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|R1|IQ[11] , INTERFACE|Medicao|R1|IQ[11], CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|R1|Q[11] , INTERFACE|Medicao|R1|Q[11], CircuitoBase, 1
instance = comp, \INTERFACE|R|IQ~6 , INTERFACE|R|IQ~6, CircuitoBase, 1
instance = comp, \INTERFACE|R|IQ[11] , INTERFACE|R|IQ[11], CircuitoBase, 1
instance = comp, \INTERFACE|R|Q[11] , INTERFACE|R|Q[11], CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|M1|D1|IC_4|Qout[3]~reg0 , INTERFACE|Medicao|M1|D1|IC_4|Qout[3]~reg0, CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|M1|D1|IC_4|Qout~1 , INTERFACE|Medicao|M1|D1|IC_4|Qout~1, CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|M1|D1|IC_4|Qout[3]~2 , INTERFACE|Medicao|M1|D1|IC_4|Qout[3]~2, CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|M1|D1|IC_4|Qout[1]~reg0 , INTERFACE|Medicao|M1|D1|IC_4|Qout[1]~reg0, CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|M1|D1|IC_4|Qout~3 , INTERFACE|Medicao|M1|D1|IC_4|Qout~3, CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|M1|D1|IC_4|Qout[2]~reg0 , INTERFACE|Medicao|M1|D1|IC_4|Qout[2]~reg0, CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|M1|D1|IC_4|Add0~0 , INTERFACE|Medicao|M1|D1|IC_4|Add0~0, CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|M1|D1|IC_4|Qout[3]~4 , INTERFACE|Medicao|M1|D1|IC_4|Qout[3]~4, CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|M1|D1|IC_4|Qout[3]~reg0DUPLICATE , INTERFACE|Medicao|M1|D1|IC_4|Qout[3]~reg0DUPLICATE, CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|M1|D1|IC_4|Qout[0]~0 , INTERFACE|Medicao|M1|D1|IC_4|Qout[0]~0, CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|M1|D1|IC_4|Qout[0]~reg0 , INTERFACE|Medicao|M1|D1|IC_4|Qout[0]~reg0, CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|R1|IQ[12]~feeder , INTERFACE|Medicao|R1|IQ[12]~feeder, CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|R1|IQ[12] , INTERFACE|Medicao|R1|IQ[12], CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|R1|Q[12] , INTERFACE|Medicao|R1|Q[12], CircuitoBase, 1
instance = comp, \INTERFACE|R|IQ~7 , INTERFACE|R|IQ~7, CircuitoBase, 1
instance = comp, \INTERFACE|R|IQ[12] , INTERFACE|R|IQ[12], CircuitoBase, 1
instance = comp, \INTERFACE|R|Q[12]~feeder , INTERFACE|R|Q[12]~feeder, CircuitoBase, 1
instance = comp, \INTERFACE|R|Q[12] , INTERFACE|R|Q[12], CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|R1|IQ[13] , INTERFACE|Medicao|R1|IQ[13], CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|R1|Q[13]~feeder , INTERFACE|Medicao|R1|Q[13]~feeder, CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|R1|Q[13] , INTERFACE|Medicao|R1|Q[13], CircuitoBase, 1
instance = comp, \INTERFACE|R|IQ[13]~feeder , INTERFACE|R|IQ[13]~feeder, CircuitoBase, 1
instance = comp, \INTERFACE|R|IQ[13] , INTERFACE|R|IQ[13], CircuitoBase, 1
instance = comp, \INTERFACE|R|Q[13] , INTERFACE|R|Q[13], CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|R1|IQ[14] , INTERFACE|Medicao|R1|IQ[14], CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|R1|Q[14] , INTERFACE|Medicao|R1|Q[14], CircuitoBase, 1
instance = comp, \INTERFACE|R|IQ[14] , INTERFACE|R|IQ[14], CircuitoBase, 1
instance = comp, \INTERFACE|R|Q[14]~feeder , INTERFACE|R|Q[14]~feeder, CircuitoBase, 1
instance = comp, \INTERFACE|R|Q[14] , INTERFACE|R|Q[14], CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|R1|IQ[15]~feeder , INTERFACE|Medicao|R1|IQ[15]~feeder, CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|R1|IQ[15] , INTERFACE|Medicao|R1|IQ[15], CircuitoBase, 1
instance = comp, \INTERFACE|Medicao|R1|Q[15] , INTERFACE|Medicao|R1|Q[15], CircuitoBase, 1
instance = comp, \INTERFACE|R|IQ~8 , INTERFACE|R|IQ~8, CircuitoBase, 1
instance = comp, \INTERFACE|R|IQ[15] , INTERFACE|R|IQ[15], CircuitoBase, 1
instance = comp, \INTERFACE|R|Q[15] , INTERFACE|R|Q[15], CircuitoBase, 1
instance = comp, \selectDisplay[0]~input , selectDisplay[0]~input, CircuitoBase, 1
instance = comp, \selectDisplay[1]~input , selectDisplay[1]~input, CircuitoBase, 1
instance = comp, \selectDisplay[2]~input , selectDisplay[2]~input, CircuitoBase, 1
instance = comp, \selectDisplay[3]~input , selectDisplay[3]~input, CircuitoBase, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, CircuitoBase, 1
