$date
	Tue Apr  4 13:25:26 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module binary_gates_tb $end
$var wire 1 ! xor_out $end
$var wire 1 " xnor_out $end
$var wire 1 # sub_out $end
$var wire 1 $ sshr_out $end
$var wire 1 % sshl_out $end
$var wire 1 & shr_out $end
$var wire 1 ' shl_out $end
$var wire 1 ( pow_out $end
$var wire 1 ) or_out $end
$var wire 1 * nex_out $end
$var wire 1 + ne_out $end
$var wire 1 , mul_out $end
$var wire 1 - mod_out $end
$var wire 1 . lt_out $end
$var wire 1 / logic_or_out $end
$var wire 1 0 logic_and_out $end
$var wire 1 1 le_out $end
$var wire 1 2 gt_out $end
$var wire 1 3 ge_out $end
$var wire 1 4 eqx_out $end
$var wire 1 5 eq_out $end
$var wire 1 6 div_out $end
$var wire 1 7 and_out $end
$var wire 1 8 add_out $end
$var reg 1 9 a $end
$var reg 1 : b $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0:
09
08
07
x6
15
14
13
02
11
00
0/
0.
x-
0,
0+
0*
0)
1(
0'
0&
0%
0$
0#
1"
0!
$end
#10000
1)
1!
0"
1/
05
1+
04
1*
1.
03
18
1#
06
0-
0(
1:
#20000
1'
1&
1%
1$
01
12
x-
0:
04
1*
0.
13
18
1#
0,
x6
1(
19
#30000
17
0!
1"
10
15
0+
0'
0&
0%
0$
14
0*
11
02
08
0#
1,
16
0-
1:
#40000
