`begin_keywords "1800-2017"
`line 1 "verilog/top.v" 1
module top (
    input clk,
    input [31:0] in,
    output sign_out,
    output int_out,  
    output [18:0] frac_out,
    output [31:0] fp_out
);

`line 10 "verilog/top.v" 0
fp_to_fixed fp_converter (
    .fp_i(in),
    .sign_o(sign_out),
    .fractional_o(frac_out),
    .integer_o(int_out)
);

`line 17 "verilog/top.v" 0
fixed_to_fp fixed_converter (
    .sign_i(sign_out),
    .integer_i(int_out),
    .fractional_i(frac_out),
    .fp_o(fp_out)
);

`line 24 "verilog/top.v" 0
endmodule;


`line 27 "verilog/top.v" 2
