Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed May  3 09:35:00 2023
| Host         : Foez_PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  27          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (27)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (54)
5. checking no_input_delay (1)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (27)
-------------------------
 There are 27 register/latch pins with no clock driven by root clock pin: GCLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (54)
-------------------------------------------------
 There are 54 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   62          inf        0.000                      0                   62           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            62 Endpoints
Min Delay            62 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 stt_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LD7
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.455ns  (logic 4.378ns (51.782%)  route 4.077ns (48.218%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y45        FDCE                         0.000     0.000 r  stt_reg[2]/C
    SLICE_X112Y45        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  stt_reg[2]/Q
                         net (fo=9, routed)           0.892     1.410    stt[2]
    SLICE_X113Y45        LUT3 (Prop_lut3_I1_O)        0.150     1.560 r  LD7_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.184     4.745    LD7_OBUF
    U14                  OBUF (Prop_obuf_I_O)         3.710     8.455 r  LD7_OBUF_inst/O
                         net (fo=0)                   0.000     8.455    LD7
    U14                                                               r  LD7 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stt_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LD6
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.157ns  (logic 4.387ns (61.297%)  route 2.770ns (38.703%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y45        FDCE                         0.000     0.000 r  stt_reg[2]/C
    SLICE_X112Y45        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  stt_reg[2]/Q
                         net (fo=9, routed)           0.890     1.408    stt[2]
    SLICE_X113Y45        LUT3 (Prop_lut3_I1_O)        0.154     1.562 r  LD6_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.880     3.442    LD6_OBUF
    U19                  OBUF (Prop_obuf_I_O)         3.715     7.157 r  LD6_OBUF_inst/O
                         net (fo=0)                   0.000     7.157    LD6
    U19                                                               r  LD6 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stt_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LD3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.116ns  (logic 4.408ns (61.938%)  route 2.709ns (38.062%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y45        FDCE                         0.000     0.000 r  stt_reg[1]/C
    SLICE_X112Y45        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  stt_reg[1]/Q
                         net (fo=10, routed)          0.900     1.418    stt[1]
    SLICE_X113Y45        LUT3 (Prop_lut3_I0_O)        0.152     1.570 r  LD3_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.808     3.379    LD3_OBUF
    U21                  OBUF (Prop_obuf_I_O)         3.738     7.116 r  LD3_OBUF_inst/O
                         net (fo=0)                   0.000     7.116    LD3
    U21                                                               r  LD3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stt_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LD0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.965ns  (logic 4.394ns (63.095%)  route 2.570ns (36.905%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y45        FDCE                         0.000     0.000 r  stt_reg[1]/C
    SLICE_X112Y45        FDCE (Prop_fdce_C_Q)         0.518     0.518 f  stt_reg[1]/Q
                         net (fo=10, routed)          0.901     1.419    stt[1]
    SLICE_X113Y45        LUT3 (Prop_lut3_I2_O)        0.152     1.571 r  LD0_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.669     3.240    LD0_OBUF
    T22                  OBUF (Prop_obuf_I_O)         3.724     6.965 r  LD0_OBUF_inst/O
                         net (fo=0)                   0.000     6.965    LD0
    T22                                                               r  LD0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stt_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LD1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.908ns  (logic 4.156ns (60.158%)  route 2.752ns (39.842%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y45        FDCE                         0.000     0.000 r  stt_reg[1]/C
    SLICE_X112Y45        FDCE (Prop_fdce_C_Q)         0.518     0.518 f  stt_reg[1]/Q
                         net (fo=10, routed)          0.901     1.419    stt[1]
    SLICE_X113Y45        LUT3 (Prop_lut3_I2_O)        0.124     1.543 r  LD1_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.851     3.394    LD1_OBUF
    T21                  OBUF (Prop_obuf_I_O)         3.514     6.908 r  LD1_OBUF_inst/O
                         net (fo=0)                   0.000     6.908    LD1
    T21                                                               r  LD1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stt_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LD5
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.869ns  (logic 4.173ns (60.753%)  route 2.696ns (39.247%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y45        FDCE                         0.000     0.000 r  stt_reg[2]/C
    SLICE_X112Y45        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  stt_reg[2]/Q
                         net (fo=9, routed)           0.892     1.410    stt[2]
    SLICE_X113Y45        LUT3 (Prop_lut3_I0_O)        0.124     1.534 r  LD5_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.804     3.338    LD5_OBUF
    W22                  OBUF (Prop_obuf_I_O)         3.531     6.869 r  LD5_OBUF_inst/O
                         net (fo=0)                   0.000     6.869    LD5
    W22                                                               r  LD5 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stt_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LD4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.743ns  (logic 4.179ns (61.969%)  route 2.565ns (38.031%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y45        FDCE                         0.000     0.000 r  stt_reg[2]/C
    SLICE_X112Y45        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  stt_reg[2]/Q
                         net (fo=9, routed)           0.890     1.408    stt[2]
    SLICE_X113Y45        LUT3 (Prop_lut3_I1_O)        0.124     1.532 r  LD4_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.674     3.207    LD4_OBUF
    V22                  OBUF (Prop_obuf_I_O)         3.537     6.743 r  LD4_OBUF_inst/O
                         net (fo=0)                   0.000     6.743    LD4
    V22                                                               r  LD4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stt_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LD2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.599ns  (logic 4.173ns (63.241%)  route 2.426ns (36.759%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y45        FDCE                         0.000     0.000 r  stt_reg[1]/C
    SLICE_X112Y45        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  stt_reg[1]/Q
                         net (fo=10, routed)          0.900     1.418    stt[1]
    SLICE_X113Y45        LUT3 (Prop_lut3_I1_O)        0.124     1.542 r  LD2_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.525     3.068    LD2_OBUF
    U22                  OBUF (Prop_obuf_I_O)         3.531     6.599 r  LD2_OBUF_inst/O
                         net (fo=0)                   0.000     6.599    LD2
    U22                                                               r  LD2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.739ns  (logic 0.828ns (22.145%)  route 2.911ns (77.855%))
  Logic Levels:           4  (FDCE=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y47        FDCE                         0.000     0.000 r  cnt_reg[11]/C
    SLICE_X111Y47        FDCE (Prop_fdce_C_Q)         0.456     0.456 f  cnt_reg[11]/Q
                         net (fo=2, routed)           0.871     1.327    cnt[11]
    SLICE_X111Y47        LUT6 (Prop_lut6_I0_O)        0.124     1.451 r  cnt[23]_i_5/O
                         net (fo=1, routed)           0.641     2.092    cnt[23]_i_5_n_0
    SLICE_X111Y48        LUT6 (Prop_lut6_I3_O)        0.124     2.216 r  cnt[23]_i_2/O
                         net (fo=27, routed)          1.398     3.615    cnt[23]_i_2_n_0
    SLICE_X109Y45        LUT5 (Prop_lut5_I1_O)        0.124     3.739 r  cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     3.739    p_0_in[0]
    SLICE_X109Y45        FDCE                                         r  cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.592ns  (logic 0.828ns (23.048%)  route 2.764ns (76.952%))
  Logic Levels:           4  (FDCE=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y47        FDCE                         0.000     0.000 r  cnt_reg[11]/C
    SLICE_X111Y47        FDCE (Prop_fdce_C_Q)         0.456     0.456 f  cnt_reg[11]/Q
                         net (fo=2, routed)           0.871     1.327    cnt[11]
    SLICE_X111Y47        LUT6 (Prop_lut6_I0_O)        0.124     1.451 r  cnt[23]_i_5/O
                         net (fo=1, routed)           0.641     2.092    cnt[23]_i_5_n_0
    SLICE_X111Y48        LUT6 (Prop_lut6_I3_O)        0.124     2.216 r  cnt[23]_i_2/O
                         net (fo=27, routed)          1.252     3.468    cnt[23]_i_2_n_0
    SLICE_X111Y45        LUT5 (Prop_lut5_I1_O)        0.124     3.592 r  cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     3.592    cnt[2]_i_1_n_0
    SLICE_X111Y45        FDCE                                         r  cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cnt_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.186ns (53.136%)  route 0.164ns (46.864%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y50        FDCE                         0.000     0.000 r  cnt_reg[23]/C
    SLICE_X111Y50        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  cnt_reg[23]/Q
                         net (fo=28, routed)          0.164     0.305    cnt[23]
    SLICE_X111Y50        LUT5 (Prop_lut5_I0_O)        0.045     0.350 r  cnt[22]_i_1/O
                         net (fo=1, routed)           0.000     0.350    cnt[22]_i_1_n_0
    SLICE_X111Y50        FDCE                                         r  cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y45        FDCE                         0.000     0.000 r  cnt_reg[0]/C
    SLICE_X109Y45        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  cnt_reg[0]/Q
                         net (fo=2, routed)           0.168     0.309    cnt[0]
    SLICE_X109Y45        LUT5 (Prop_lut5_I4_O)        0.045     0.354 r  cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    p_0_in[0]
    SLICE_X109Y45        FDCE                                         r  cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.186ns (50.662%)  route 0.181ns (49.338%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y50        FDCE                         0.000     0.000 r  cnt_reg[23]/C
    SLICE_X111Y50        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  cnt_reg[23]/Q
                         net (fo=28, routed)          0.181     0.322    cnt[23]
    SLICE_X111Y50        LUT5 (Prop_lut5_I0_O)        0.045     0.367 r  cnt[23]_i_1/O
                         net (fo=1, routed)           0.000     0.367    cnt[23]_i_1_n_0
    SLICE_X111Y50        FDCE                                         r  cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.186ns (46.328%)  route 0.215ns (53.672%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y50        FDCE                         0.000     0.000 r  cnt_reg[22]/C
    SLICE_X111Y50        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  cnt_reg[22]/Q
                         net (fo=28, routed)          0.215     0.356    cnt[22]
    SLICE_X112Y48        LUT5 (Prop_lut5_I2_O)        0.045     0.401 r  cnt[16]_i_1/O
                         net (fo=1, routed)           0.000     0.401    cnt[16]_i_1_n_0
    SLICE_X112Y48        FDCE                                         r  cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            stt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.429ns  (logic 0.209ns (48.757%)  route 0.220ns (51.243%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y45        FDCE                         0.000     0.000 r  stt_reg[0]/C
    SLICE_X112Y45        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  stt_reg[0]/Q
                         net (fo=11, routed)          0.220     0.384    stt[0]
    SLICE_X112Y45        LUT5 (Prop_lut5_I4_O)        0.045     0.429 r  stt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.429    stt[0]_i_1_n_0
    SLICE_X112Y45        FDCE                                         r  stt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.436ns  (logic 0.186ns (42.656%)  route 0.250ns (57.344%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y50        FDCE                         0.000     0.000 r  cnt_reg[23]/C
    SLICE_X111Y50        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  cnt_reg[23]/Q
                         net (fo=28, routed)          0.250     0.391    cnt[23]
    SLICE_X111Y50        LUT5 (Prop_lut5_I0_O)        0.045     0.436 r  cnt[18]_i_1/O
                         net (fo=1, routed)           0.000     0.436    cnt[18]_i_1_n_0
    SLICE_X111Y50        FDCE                                         r  cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.436ns  (logic 0.186ns (42.656%)  route 0.250ns (57.344%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y50        FDCE                         0.000     0.000 r  cnt_reg[23]/C
    SLICE_X111Y50        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  cnt_reg[23]/Q
                         net (fo=28, routed)          0.250     0.391    cnt[23]
    SLICE_X111Y50        LUT5 (Prop_lut5_I0_O)        0.045     0.436 r  cnt[21]_i_1/O
                         net (fo=1, routed)           0.000     0.436    cnt[21]_i_1_n_0
    SLICE_X111Y50        FDCE                                         r  cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.457ns  (logic 0.186ns (40.742%)  route 0.271ns (59.258%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y50        FDCE                         0.000     0.000 r  cnt_reg[22]/C
    SLICE_X111Y50        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  cnt_reg[22]/Q
                         net (fo=28, routed)          0.271     0.412    cnt[22]
    SLICE_X112Y47        LUT5 (Prop_lut5_I2_O)        0.045     0.457 r  cnt[12]_i_1/O
                         net (fo=1, routed)           0.000     0.457    cnt[12]_i_1_n_0
    SLICE_X112Y47        FDCE                                         r  cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stt_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            stt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.463ns  (logic 0.209ns (45.120%)  route 0.254ns (54.880%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y45        FDCE                         0.000     0.000 r  stt_reg[2]/C
    SLICE_X112Y45        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  stt_reg[2]/Q
                         net (fo=9, routed)           0.254     0.418    stt[2]
    SLICE_X112Y45        LUT6 (Prop_lut6_I5_O)        0.045     0.463 r  stt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.463    stt[2]_i_1_n_0
    SLICE_X112Y45        FDCE                                         r  stt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.464ns  (logic 0.186ns (40.101%)  route 0.278ns (59.899%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y50        FDCE                         0.000     0.000 r  cnt_reg[23]/C
    SLICE_X111Y50        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  cnt_reg[23]/Q
                         net (fo=28, routed)          0.278     0.419    cnt[23]
    SLICE_X111Y48        LUT5 (Prop_lut5_I0_O)        0.045     0.464 r  cnt[15]_i_1/O
                         net (fo=1, routed)           0.000     0.464    cnt[15]_i_1_n_0
    SLICE_X111Y48        FDCE                                         r  cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------





