# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Topmodule_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/jimmy/GitHub/CE1107_PG1/ALU {C:/Users/jimmy/GitHub/CE1107_PG1/ALU/Topmodule.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:57:56 on May 17,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jimmy/GitHub/CE1107_PG1/ALU" C:/Users/jimmy/GitHub/CE1107_PG1/ALU/Topmodule.sv 
# -- Compiling module Topmodule
# 
# Top level modules:
# 	Topmodule
# End time: 00:57:56 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jimmy/GitHub/CE1107_PG1/ALU {C:/Users/jimmy/GitHub/CE1107_PG1/ALU/and_op.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:57:56 on May 17,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jimmy/GitHub/CE1107_PG1/ALU" C:/Users/jimmy/GitHub/CE1107_PG1/ALU/and_op.sv 
# -- Compiling module and_op
# 
# Top level modules:
# 	and_op
# End time: 00:57:56 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jimmy/GitHub/CE1107_PG1/ALU {C:/Users/jimmy/GitHub/CE1107_PG1/ALU/xor_op.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:57:56 on May 17,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jimmy/GitHub/CE1107_PG1/ALU" C:/Users/jimmy/GitHub/CE1107_PG1/ALU/xor_op.sv 
# -- Compiling module xor_op
# 
# Top level modules:
# 	xor_op
# End time: 00:57:56 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jimmy/GitHub/CE1107_PG1/ALU {C:/Users/jimmy/GitHub/CE1107_PG1/ALU/sub_op.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:57:56 on May 17,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jimmy/GitHub/CE1107_PG1/ALU" C:/Users/jimmy/GitHub/CE1107_PG1/ALU/sub_op.sv 
# -- Compiling module sub_op
# 
# Top level modules:
# 	sub_op
# End time: 00:57:56 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jimmy/GitHub/CE1107_PG1/ALU {C:/Users/jimmy/GitHub/CE1107_PG1/ALU/mul_op.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:57:56 on May 17,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jimmy/GitHub/CE1107_PG1/ALU" C:/Users/jimmy/GitHub/CE1107_PG1/ALU/mul_op.sv 
# -- Compiling module mul_op
# 
# Top level modules:
# 	mul_op
# End time: 00:57:56 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jimmy/GitHub/CE1107_PG1/ALU {C:/Users/jimmy/GitHub/CE1107_PG1/ALU/mux4_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:57:56 on May 17,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jimmy/GitHub/CE1107_PG1/ALU" C:/Users/jimmy/GitHub/CE1107_PG1/ALU/mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 00:57:56 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jimmy/GitHub/CE1107_PG1/ALU {C:/Users/jimmy/GitHub/CE1107_PG1/ALU/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:57:56 on May 17,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jimmy/GitHub/CE1107_PG1/ALU" C:/Users/jimmy/GitHub/CE1107_PG1/ALU/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 00:57:57 on May 17,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jimmy/GitHub/CE1107_PG1/ALU {C:/Users/jimmy/GitHub/CE1107_PG1/ALU/HEX_SevenSeg.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:57:57 on May 17,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jimmy/GitHub/CE1107_PG1/ALU" C:/Users/jimmy/GitHub/CE1107_PG1/ALU/HEX_SevenSeg.sv 
# -- Compiling module HEX_SevenSeg
# 
# Top level modules:
# 	HEX_SevenSeg
# End time: 00:57:57 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jimmy/GitHub/CE1107_PG1/ALU {C:/Users/jimmy/GitHub/CE1107_PG1/ALU/UART.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:57:57 on May 17,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jimmy/GitHub/CE1107_PG1/ALU" C:/Users/jimmy/GitHub/CE1107_PG1/ALU/UART.sv 
# -- Compiling module UART
# 
# Top level modules:
# 	UART
# End time: 00:57:57 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jimmy/GitHub/CE1107_PG1/ALU {C:/Users/jimmy/GitHub/CE1107_PG1/ALU/pwm_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:57:57 on May 17,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jimmy/GitHub/CE1107_PG1/ALU" C:/Users/jimmy/GitHub/CE1107_PG1/ALU/pwm_controller.sv 
# -- Compiling module pwm_controller
# 
# Top level modules:
# 	pwm_controller
# End time: 00:57:57 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jimmy/GitHub/CE1107_PG1/ALU {C:/Users/jimmy/GitHub/CE1107_PG1/ALU/UART_FSM.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:57:57 on May 17,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jimmy/GitHub/CE1107_PG1/ALU" C:/Users/jimmy/GitHub/CE1107_PG1/ALU/UART_FSM.sv 
# -- Compiling module UART_FSM
# -- Compiling module State_Transition
# -- Compiling module Output_Logic
# 
# Top level modules:
# 	UART_FSM
# End time: 00:57:57 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jimmy/GitHub/CE1107_PG1/ALU {C:/Users/jimmy/GitHub/CE1107_PG1/ALU/mux2_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:57:57 on May 17,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jimmy/GitHub/CE1107_PG1/ALU" C:/Users/jimmy/GitHub/CE1107_PG1/ALU/mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 00:57:57 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jimmy/GitHub/CE1107_PG1/ALU {C:/Users/jimmy/GitHub/CE1107_PG1/ALU/reg_n.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:57:57 on May 17,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jimmy/GitHub/CE1107_PG1/ALU" C:/Users/jimmy/GitHub/CE1107_PG1/ALU/reg_n.sv 
# -- Compiling module reg_n
# 
# Top level modules:
# 	reg_n
# End time: 00:57:57 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jimmy/GitHub/CE1107_PG1/ALU {C:/Users/jimmy/GitHub/CE1107_PG1/ALU/shift_reg_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:57:57 on May 17,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jimmy/GitHub/CE1107_PG1/ALU" C:/Users/jimmy/GitHub/CE1107_PG1/ALU/shift_reg_8.sv 
# -- Compiling module shift_reg_8
# -- Compiling module decoder_3to8
# 
# Top level modules:
# 	shift_reg_8
# End time: 00:57:57 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jimmy/GitHub/CE1107_PG1/ALU {C:/Users/jimmy/GitHub/CE1107_PG1/ALU/Enco_Four_Two.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:57:57 on May 17,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jimmy/GitHub/CE1107_PG1/ALU" C:/Users/jimmy/GitHub/CE1107_PG1/ALU/Enco_Four_Two.sv 
# -- Compiling module Enco_Four_Two
# 
# Top level modules:
# 	Enco_Four_Two
# End time: 00:57:57 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jimmy/GitHub/CE1107_PG1/ALU {C:/Users/jimmy/GitHub/CE1107_PG1/ALU/Flip_Flop_D.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:57:57 on May 17,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jimmy/GitHub/CE1107_PG1/ALU" C:/Users/jimmy/GitHub/CE1107_PG1/ALU/Flip_Flop_D.sv 
# -- Compiling module Flip_Flop_D
# 
# Top level modules:
# 	Flip_Flop_D
# End time: 00:57:57 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jimmy/GitHub/CE1107_PG1/ALU {C:/Users/jimmy/GitHub/CE1107_PG1/ALU/mux2_1_n.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:57:57 on May 17,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jimmy/GitHub/CE1107_PG1/ALU" C:/Users/jimmy/GitHub/CE1107_PG1/ALU/mux2_1_n.sv 
# -- Compiling module mux2_1_n
# 
# Top level modules:
# 	mux2_1_n
# End time: 00:57:57 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/jimmy/GitHub/CE1107_PG1/ALU {C:/Users/jimmy/GitHub/CE1107_PG1/ALU/tb_UART_FSM.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:57:57 on May 17,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jimmy/GitHub/CE1107_PG1/ALU" C:/Users/jimmy/GitHub/CE1107_PG1/ALU/tb_UART_FSM.sv 
# -- Compiling module tb_UART_FSM
# 
# Top level modules:
# 	tb_UART_FSM
# End time: 00:57:57 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_UART_FSM
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb_UART_FSM 
# Start time: 00:57:57 on May 17,2025
# Loading sv_std.std
# Loading work.tb_UART_FSM
# Loading work.UART_FSM
# Loading work.State_Transition
# Loading work.Output_Logic
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# TEST PASSED: No se detectaron errores.
# ** Note: $finish    : C:/Users/jimmy/GitHub/CE1107_PG1/ALU/tb_UART_FSM.sv(144)
#    Time: 186 ns  Iteration: 0  Instance: /tb_UART_FSM
# 1
# Break in Module tb_UART_FSM at C:/Users/jimmy/GitHub/CE1107_PG1/ALU/tb_UART_FSM.sv line 144
# End time: 00:58:04 on May 17,2025, Elapsed time: 0:00:07
# Errors: 0, Warnings: 0
