Xilinx Platform Studio (XPS)
Xilinx EDK 14.4 Build EDK_P.49d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Tue Apr 30 14:32:26 2013
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.4 - psf2Edward EDK_P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 8 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 2 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...
WARNING:EDK:4180 - PORT: Interrupt_address_in, CONNECTOR:
   microblaze_0_interrupt_Interrupt_address_in - No driver found. Port will be
   driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 130 
WARNING:EDK:4181 - PORT: Processor_ack_out, CONNECTOR:
   microblaze_0_interrupt_Processor_ack_out - floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 131 
WARNING:EDK:4181 - PORT: CLKOUT3, CONNECTOR: clock_generator_0_CLKOUT3 -
   floating connection - F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs
   line 182 

Overriding system level properties...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111110110 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x44000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x44000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 12 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 12 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 5000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 121 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 176 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 190 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 218 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 232 
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INTC INFO:: Processor_clk not connected.. IRQ to Microblaze is generated on AXI
clock.
Port present in Ethernet_MAC
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.4 - xdsgen EDK_P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v3_00_a;d=proc_sy
   s_reset.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_intc;v=v1_03_a;d=ds747_axi_int
   c.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bram_block;v=v1_00_a;d=bram_block.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mdm;v=v2_10_a;d=pg062-mdm.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clock_generator;v=v4_03_a;d=clock_
   generator.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_timer;v=v1_03_a;d=axi_timer_ds
   764.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_uartlite;v=v1_02_a;d=axi_uartl
   ite_ds741.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_s6_ddrx;v=v1_06_a;d=ug416_axi_
   s6_ddrx.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v1_01_b;d=ds744_axi_gpi
   o.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_ethernetlite;v=v1_01_b;d=ds787
   _axi_ethernetlite.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v1_01_b;d=ds744_axi_gpi
   o.pdf
Generated Block Diagram.
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing microblaze_0_intc.jpg.....
Rasterizing microblaze_0_ilmb.jpg.....
Rasterizing microblaze_0_i_bram_ctrl.jpg.....
Rasterizing microblaze_0_dlmb.jpg.....
Rasterizing microblaze_0_d_bram_ctrl.jpg.....
Rasterizing microblaze_0_bram_block.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing debug_module.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing axi_timer_0.jpg.....
Rasterizing axi4lite_0.jpg.....
Rasterizing axi4_0.jpg.....
Rasterizing USB_Uart.jpg.....
Rasterizing MCB3_LPDDR.jpg.....
Rasterizing LEDs_4Bits.jpg.....
Rasterizing Ethernet_MAC.jpg.....
Rasterizing DIP_Switches_4Bits.jpg.....
Rasterizing mimtlu_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx9csg324-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx9csg324-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 4 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 196 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'mimtlu_0_CLOCK_Y3_pin' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) LEDs_4Bits	axi4lite_0
  (0x40020000-0x4002ffff) DIP_Switches_4Bits	axi4lite_0
  (0x40600000-0x4060ffff) USB_Uart	axi4lite_0
  (0x40e00000-0x40e0ffff) Ethernet_MAC	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x75000000-0x7500ffff) mimtlu_0	axi4lite_0
  (0xa4000000-0xa7ffffff) MCB3_LPDDR	axi4_0
INFO:EDK:4087 - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_MAC - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 286
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 8 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 2 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: Interrupt_address_in, CONNECTOR:
   microblaze_0_interrupt_Interrupt_address_in - No driver found. Port will be
   driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 130 
WARNING:EDK:4181 - PORT: Processor_ack_out, CONNECTOR:
   microblaze_0_interrupt_Processor_ack_out - floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 131 
WARNING:EDK:4181 - PORT: CLKOUT3, CONNECTOR: clock_generator_0_CLKOUT3 -
   floating connection - F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs
   line 182 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111110110 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x44000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x44000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 12 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 12 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 5000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 121 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 176 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 190 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 218 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 232 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INTC INFO:: Processor_clk not connected.. IRQ to Microblaze is generated on AXI
clock.
Port present in Ethernet_MAC

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INTC_INFO_CONSTRAINTS:: Adding Edge interrupt constraints
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INFO: Forcing parameter C_SIMULATION = "FALSE" in IP axi_s6_ddrx.
INFO: The Ethernet_MAC core has constraints automatically generated by XPS in
implementation/ethernet_mac_wrapper/ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Ethernet_MAC core has constraints automatically generated by XPS in
implementation/ethernet_mac_wrapper/ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 54 - Copying cache
implementation netlist
IPNAME:axi_intc INSTANCE:microblaze_0_intc -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 67 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 78 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 85 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 94 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 101 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 110 - Copying cache
implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 117 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:debug_module -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 149 - Copying cache
implementation netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 185 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 197 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 205 - Copying cache
implementation netlist
IPNAME:axi_uartlite INSTANCE:usb_uart -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 212 - Copying cache
implementation netlist
IPNAME:axi_s6_ddrx INSTANCE:mcb3_lpddr -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 228 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:leds_4bits -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 272 - Copying cache
implementation netlist
IPNAME:axi_ethernetlite INSTANCE:ethernet_mac -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 286 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:dip_switches_4bits -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 312 - Copying cache
implementation netlist
IPNAME:mimtlu INSTANCE:mimtlu_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 326 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 110 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 162 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 162 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mimtlu_0 - F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line
326 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 162 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx9csg324-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/clock_generator_0_wr
apper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 33.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx9csg324-2 -implement xflow.opt system.ngc
Release 14.4 - Xflow P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx9csg324-2 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/fpga.flw 
Using Option File(s): 
 F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx9csg324-2 -nt timestamp -bm system.bmm
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.4 - ngdbuild P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx9csg324-2 -nt timestamp -bm system.bmm
F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system.ngc" ...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_ethernet_mac_
wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_dip_switches_
4bits_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_usb_uart_wrap
per.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_clock_generat
or_0_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_mimtlu_0_wrap
per.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_mcb3_lpddr_wr
apper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_proc_sys_rese
t_0_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_axi4lite_0_wr
apper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
intc_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_axi4_0_wrappe
r.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
ilmb_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
i_bram_ctrl_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
dlmb_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
d_bram_ctrl_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_debug_module_
wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_axi_timer_0_w
rapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_leds_4bits_wr
apper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
bram_block_wrapper.ngc"...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_ethernet_mac_
wrapper.ncf" to module "Ethernet_MAC"...
WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6.000 BEFORE 
   "PHY_rx_clk";>
   [F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_ethernet_m
   ac_wrapper.ncf(4)], is specified without a duration.  This will result in a
   lack of hold time checks in timing reports.  If hold time checks are desired
   a duration value should be specified following the 'VALID' keyword.

Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_mcb3_lpddr_wr
apper.ncf" to module "MCB3_LPDDR"...
Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_axi4lite_0_wr
apper.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
intc_wrapper.ncf" to module "microblaze_0_intc"...
Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_axi4_0_wrappe
r.ncf" to module "axi4_0"...
Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
ilmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
dlmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
wrapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[0].cl
   ock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4_0_reset_source = FFS PADS
   CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_400_0000MHz180PLL0_nobuf = PERIOD
   "clk_400_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 1.2500125 ns HIGH
   50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_400_0000MHzPLL0_nobuf = PERIOD
   "clk_400_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   HIGH 50>

WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6000.000000000 pS
   BEFORE Ethernet_MAC/PHY_rx_clk;>, is specified without a duration.  This will
   result in a lack of hold time checks in timing reports.  If hold time checks
   are desired a duration value should be specified following the 'VALID'
   keyword.

WARNING:NgdBuild:1012 - The constraint <CONFIG VCCAUX = "2.5"> is overridden on
   the design object system by the constraint <CONFIG VCCAUX = "3.3" ;>
   [system.ucf(42)].
Done...

Processing BMM file "system.bmm" ...

WARNING:NgdBuild:1440 - User specified non-default attribute value (15) was
   detected for the CLKIN1_PERIOD attribute on PLL
   "clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst".  This does not
   match the PERIOD constraint value (66666 KHz.).  The uncertainty calculation
   will use the PERIOD constraint value.  This could result in incorrect
   uncertainty calculated for PLL output clocks.
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/COLLISION_SYNC_2' has unconnected
   output pin
WARNING:NgdBuild:452 - logical net 'N22' has no driver
WARNING:NgdBuild:452 - logical net 'N23' has no driver
WARNING:NgdBuild:452 - logical net 'N24' has no driver
WARNING:NgdBuild:452 - logical net 'N25' has no driver
WARNING:NgdBuild:452 - logical net 'N26' has no driver
WARNING:NgdBuild:452 - logical net 'N27' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:478 - clock net clock_generator_0/CLKOUT3 with clock driver
   clock_generator_0/clock_generator_0/PLL0_CLKOUT3_BUFG_INST drives no clock
   pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  31

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  1 sec
Total CPU time to NGDBUILD completion:  1 min  0 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.4 - Map P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx9csg324-2".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2112@lxlic01,2112@lxlic02,2112@lxlic03'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc6slx9' is a WebPack part.
INFO:Security:68a - user is mbenoit, on host PCLCD08.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
ERROR:Security:9c - No 'ISE' nor 'WebPack' feature version 2012.12 was available
for part 'xc6slx9'.
----------------------------------------------------------------------
License server machine is down or not responding.
 See the system adminstrator about starting the license server system, or
 make sure you're referring to the right host (see LM_LICENSE_FILE).
Feature:       WebPack
Hostname:      137.138.162.176
License path: 
2112@lxlic01,2112@lxlic02,2112@lxlic03;C:/.Xilinx;C:\Xilinx\14.4\ISE_DS\ISE\/cor
egen/core_licenses\Xilinx.lic;C:\Xilinx\14.4\ISE_DS\ISE\/coregen/core_licenses\X
ilinxFree.lic;C:\Xilinx\14.4\ISE_DS\EDK/data/core_licenses\Xilinx.lic;
FLEXnet Licensing error:-96,491.  System Error: 10061 ""
For further information, refer to the FLEXnet Licensing documentation,
available at "www.acresso.com".License server machine is down or not responding.
 See the system adminstrator about starting the license server system, or
 make sure you're referring to the right host (see LM_LICENSE_FILE).
Feature:       ISE
Hostname:      137.138.162.176
License path: 
2112@lxlic01,2112@lxlic02,2112@lxlic03;C:/.Xilinx;C:\Xilinx\14.4\ISE_DS\ISE\/cor
egen/core_licenses\Xilinx.lic;C:\Xilinx\14.4\ISE_DS\ISE\/coregen/core_licenses\X
ilinxFree.lic;C:\Xilinx\14.4\ISE_DS\EDK/data/core_licenses\Xilinx.lic;
FLEXnet Licensing error:-96,491.  System Error: 10061 ""
For further information, refer to the FLEXnet Licensing documentation,
available at "www.acresso.com".
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
ERROR:Map:258 - A problem was encountered attempting to get the license for this
   architecture. 

Design Summary
--------------
Number of errors   :   1
Number of warnings :   0
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Tue Apr 30 14:37:40 2013
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx9csg324-2 -implement xflow.opt system.ngc
Release 14.4 - Xflow P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx9csg324-2 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/fpga.flw 
Using Option File(s): 
 F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx9csg324-2 -nt timestamp -bm system.bmm
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.4 - ngdbuild P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx9csg324-2 -nt timestamp -bm system.bmm
F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system.ngc" ...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_ethernet_mac_
wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_dip_switches_
4bits_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_usb_uart_wrap
per.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_clock_generat
or_0_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_mimtlu_0_wrap
per.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_mcb3_lpddr_wr
apper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_proc_sys_rese
t_0_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_axi4lite_0_wr
apper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
intc_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_axi4_0_wrappe
r.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
ilmb_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
i_bram_ctrl_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
dlmb_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
d_bram_ctrl_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_debug_module_
wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_axi_timer_0_w
rapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_leds_4bits_wr
apper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
bram_block_wrapper.ngc"...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_ethernet_mac_
wrapper.ncf" to module "Ethernet_MAC"...
WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6.000 BEFORE 
   "PHY_rx_clk";>
   [F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_ethernet_m
   ac_wrapper.ncf(4)], is specified without a duration.  This will result in a
   lack of hold time checks in timing reports.  If hold time checks are desired
   a duration value should be specified following the 'VALID' keyword.

Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_mcb3_lpddr_wr
apper.ncf" to module "MCB3_LPDDR"...
Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_axi4lite_0_wr
apper.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
intc_wrapper.ncf" to module "microblaze_0_intc"...
Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_axi4_0_wrappe
r.ncf" to module "axi4_0"...
Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
ilmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
dlmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
wrapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[0].cl
   ock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4_0_reset_source = FFS PADS
   CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_400_0000MHz180PLL0_nobuf = PERIOD
   "clk_400_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 1.2500125 ns HIGH
   50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_400_0000MHzPLL0_nobuf = PERIOD
   "clk_400_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   HIGH 50>

WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6000.000000000 pS
   BEFORE Ethernet_MAC/PHY_rx_clk;>, is specified without a duration.  This will
   result in a lack of hold time checks in timing reports.  If hold time checks
   are desired a duration value should be specified following the 'VALID'
   keyword.

WARNING:NgdBuild:1012 - The constraint <CONFIG VCCAUX = "2.5"> is overridden on
   the design object system by the constraint <CONFIG VCCAUX = "3.3" ;>
   [system.ucf(42)].
Done...

Processing BMM file "system.bmm" ...

WARNING:NgdBuild:1440 - User specified non-default attribute value (15) was
   detected for the CLKIN1_PERIOD attribute on PLL
   "clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst".  This does not
   match the PERIOD constraint value (66666 KHz.).  The uncertainty calculation
   will use the PERIOD constraint value.  This could result in incorrect
   uncertainty calculated for PLL output clocks.
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/COLLISION_SYNC_2' has unconnected
   output pin
WARNING:NgdBuild:452 - logical net 'N22' has no driver
WARNING:NgdBuild:452 - logical net 'N23' has no driver
WARNING:NgdBuild:452 - logical net 'N24' has no driver
WARNING:NgdBuild:452 - logical net 'N25' has no driver
WARNING:NgdBuild:452 - logical net 'N26' has no driver
WARNING:NgdBuild:452 - logical net 'N27' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:478 - clock net clock_generator_0/CLKOUT3 with clock driver
   clock_generator_0/clock_generator_0/PLL0_CLKOUT3_BUFG_INST drives no clock
   pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  31

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  0 sec
Total CPU time to NGDBUILD completion:  1 min  0 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.4 - Map P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx9csg324-2".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2112@lxlic01,2112@lxlic02,2112@lxlic03'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc6slx9' is a WebPack part.
INFO:Security:68a - user is mbenoit, on host PCLCD08.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
ERROR:Security:9c - No 'ISE' nor 'WebPack' feature version 2012.12 was available
for part 'xc6slx9'.
----------------------------------------------------------------------
Cannot connect to license server system.
 The license server manager (lmgrd) has not been started yet,
 the wrong port@host or license file is being used, or the
 port or hostname in the license file has been changed.
Feature:       WebPack
Server name:   128.142.194.59
License path: 
2112@lxlic01,2112@lxlic02,2112@lxlic03;C:/.Xilinx;C:\Xilinx\14.4\ISE_DS\ISE\/cor
egen/core_licenses\Xilinx.lic;C:\Xilinx\14.4\ISE_DS\ISE\/coregen/core_licenses\X
ilinxFree.lic;C:\Xilinx\14.4\ISE_DS\EDK/data/core_licenses\Xilinx.lic;
FLEXnet Licensing error:-15,10.  System Error: 10061 "WinSock: Connection
refused"
For further information, refer to the FLEXnet Licensing documentation,
available at "www.acresso.com".Cannot connect to license server system.
 The license server manager (lmgrd) has not been started yet,
 the wrong port@host or license file is being used, or the
 port or hostname in the license file has been changed.
Feature:       ISE
Server name:   128.142.194.59
License path: 
2112@lxlic01,2112@lxlic02,2112@lxlic03;C:/.Xilinx;C:\Xilinx\14.4\ISE_DS\ISE\/cor
egen/core_licenses\Xilinx.lic;C:\Xilinx\14.4\ISE_DS\ISE\/coregen/core_licenses\X
ilinxFree.lic;C:\Xilinx\14.4\ISE_DS\EDK/data/core_licenses\Xilinx.lic;
FLEXnet Licensing error:-15,10.  System Error: 10061 "WinSock: Connection
refused"
For further information, refer to the FLEXnet Licensing documentation,
available at "www.acresso.com".
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
ERROR:Map:258 - A problem was encountered attempting to get the license for this
   architecture. 

Design Summary
--------------
Number of errors   :   1
Number of warnings :   0
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Tue Apr 30 14:39:49 2013
 make -f system.make exporttosdk started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx9csg324-2 -implement xflow.opt system.ngc
Release 14.4 - Xflow P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx9csg324-2 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/fpga.flw 
Using Option File(s): 
 F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx9csg324-2 -nt timestamp -bm system.bmm
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.4 - ngdbuild P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx9csg324-2 -nt timestamp -bm system.bmm
F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system.ngc" ...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_ethernet_mac_
wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_dip_switches_
4bits_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_usb_uart_wrap
per.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_clock_generat
or_0_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_mimtlu_0_wrap
per.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_mcb3_lpddr_wr
apper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_proc_sys_rese
t_0_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_axi4lite_0_wr
apper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
intc_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_axi4_0_wrappe
r.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
ilmb_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
i_bram_ctrl_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
dlmb_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
d_bram_ctrl_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_debug_module_
wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_axi_timer_0_w
rapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_leds_4bits_wr
apper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
bram_block_wrapper.ngc"...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_ethernet_mac_
wrapper.ncf" to module "Ethernet_MAC"...
WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6.000 BEFORE 
   "PHY_rx_clk";>
   [F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_ethernet_m
   ac_wrapper.ncf(4)], is specified without a duration.  This will result in a
   lack of hold time checks in timing reports.  If hold time checks are desired
   a duration value should be specified following the 'VALID' keyword.

Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_mcb3_lpddr_wr
apper.ncf" to module "MCB3_LPDDR"...
Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_axi4lite_0_wr
apper.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
intc_wrapper.ncf" to module "microblaze_0_intc"...
Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_axi4_0_wrappe
r.ncf" to module "axi4_0"...
Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
ilmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
dlmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
wrapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[0].cl
   ock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4_0_reset_source = FFS PADS
   CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_400_0000MHz180PLL0_nobuf = PERIOD
   "clk_400_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 1.2500125 ns HIGH
   50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_400_0000MHzPLL0_nobuf = PERIOD
   "clk_400_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   HIGH 50>

WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6000.000000000 pS
   BEFORE Ethernet_MAC/PHY_rx_clk;>, is specified without a duration.  This will
   result in a lack of hold time checks in timing reports.  If hold time checks
   are desired a duration value should be specified following the 'VALID'
   keyword.

WARNING:NgdBuild:1012 - The constraint <CONFIG VCCAUX = "2.5"> is overridden on
   the design object system by the constraint <CONFIG VCCAUX = "3.3" ;>
   [system.ucf(42)].
Done...

Processing BMM file "system.bmm" ...

WARNING:NgdBuild:1440 - User specified non-default attribute value (15) was
   detected for the CLKIN1_PERIOD attribute on PLL
   "clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst".  This does not
   match the PERIOD constraint value (66666 KHz.).  The uncertainty calculation
   will use the PERIOD constraint value.  This could result in incorrect
   uncertainty calculated for PLL output clocks.
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/COLLISION_SYNC_2' has unconnected
   output pin
WARNING:NgdBuild:452 - logical net 'N22' has no driver
WARNING:NgdBuild:452 - logical net 'N23' has no driver
WARNING:NgdBuild:452 - logical net 'N24' has no driver
WARNING:NgdBuild:452 - logical net 'N25' has no driver
WARNING:NgdBuild:452 - logical net 'N26' has no driver
WARNING:NgdBuild:452 - logical net 'N27' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:478 - clock net clock_generator_0/CLKOUT3 with clock driver
   clock_generator_0/clock_generator_0/PLL0_CLKOUT3_BUFG_INST drives no clock
   pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  31

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  0 sec
Total CPU time to NGDBUILD completion:  1 min  0 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.4 - Map P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx9csg324-2".
Mapping design into LUTs...
WARNING:MapLib:701 - Signal Ethernet_MAC_COL connected to top level port
   Ethernet_MAC_COL has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB3_LPDDR_CALIB_DONE_SYNCH_path" TIG ignored during timing analysis.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 25 secs 
Total CPU  time at the beginning of Placer: 20 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:d97a6772) REAL time: 26 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 77 IOs, 76 are locked
   and 1 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:d97a6772) REAL time: 27 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:1a26d8e2) REAL time: 27 secs 

Phase 4.2  Initial Placement for Architecture Specific Features
....
Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:f327f78d) REAL time: 37 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:f327f78d) REAL time: 37 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:f327f78d) REAL time: 37 secs 

Phase 7.3  Local Placement Optimization
....
Phase 7.3  Local Placement Optimization (Checksum:62461815) REAL time: 38 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:19f4597e) REAL time: 38 secs 

Phase 9.8  Global Placement
........................
............................................................
..............................................................................................................
............................................................................................................
..............................................
Phase 9.8  Global Placement (Checksum:a87fd6e2) REAL time: 1 mins 49 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:a87fd6e2) REAL time: 1 mins 49 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:7432bcc3) REAL time: 2 mins 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:7432bcc3) REAL time: 2 mins 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:fa9f644a) REAL time: 2 mins 

Total REAL time to Placer completion: 2 mins 1 secs 
Total CPU  time to Placer completion: 1 mins 55 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    6
Slice Logic Utilization:
  Number of Slice Registers:                 3,466 out of  11,440   30
    Number used as Flip Flops:               3,463
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                3
  Number of Slice LUTs:                      4,261 out of   5,720   74
    Number used as logic:                    3,983 out of   5,720   69
      Number using O6 output only:           2,921
      Number using O5 output only:             137
      Number using O5 and O6:                  925
      Number used as ROM:                        0
    Number used as Memory:                     204 out of   1,440   14
      Number used as Dual Port RAM:             72
        Number using O6 output only:             0
        Number using O5 output only:             1
        Number using O5 and O6:                 71
      Number used as Single Port RAM:            4
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Shift Register:           128
        Number using O6 output only:            38
        Number using O5 output only:             1
        Number using O5 and O6:                 89
    Number used exclusively as route-thrus:     74
      Number with same-slice register load:     64
      Number with same-slice carry load:         9
      Number with other load:                    1

Slice Logic Distribution:
  Number of occupied Slices:                 1,417 out of   1,430   99
  Number of MUXCYs used:                       776 out of   2,860   27
  Number of LUT Flip Flop pairs used:        4,666
    Number with an unused Flip Flop:         1,525 out of   4,666   32
    Number with an unused LUT:                 405 out of   4,666    8
    Number of fully used LUT-FF pairs:       2,736 out of   4,666   58
    Number of unique control sets:             310
    Number of slice register sites lost
      to control set restrictions:           1,269 out of  11,440   11

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        77 out of     200   38
    Number of LOCed IOBs:                       76 out of      77   98
    IOB Flip Flops:                             20

Specific Feature Utilization:
  Number of RAMB16BWERs:                        26 out of      32   81
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       4 out of      16   25
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      1
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                  12 out of     200    6
    Number used as ILOGIC2s:                    12
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        23 out of     200   11
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      1
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  50 out of     200   25
    Number used as OLOGIC2s:                     7
    Number used as OSERDES2s:                   43
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      16   18
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.84

Peak Memory Usage:  521 MB
Total REAL time to MAP completion:  2 mins 6 secs 
Total CPU time to MAP completion:   2 mins 1 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - par P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx9.nph' in environment
C:\Xilinx\14.4\ISE_DS\ISE\;C:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx9, package csg324, speed -2
WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6 ns BEFORE COMP "Ethernet_MAC_RX_CLK";>
   [system.pcf(13827)], is specified without a duration.  This will result in a lack of hold time checks in timing
   reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.


Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.23 2012-12-04".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 3,466 out of  11,440   30
    Number used as Flip Flops:               3,463
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                3
  Number of Slice LUTs:                      4,261 out of   5,720   74
    Number used as logic:                    3,983 out of   5,720   69
      Number using O6 output only:           2,921
      Number using O5 output only:             137
      Number using O5 and O6:                  925
      Number used as ROM:                        0
    Number used as Memory:                     204 out of   1,440   14
      Number used as Dual Port RAM:             72
        Number using O6 output only:             0
        Number using O5 output only:             1
        Number using O5 and O6:                 71
      Number used as Single Port RAM:            4
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Shift Register:           128
        Number using O6 output only:            38
        Number using O5 output only:             1
        Number using O5 and O6:                 89
    Number used exclusively as route-thrus:     74
      Number with same-slice register load:     64
      Number with same-slice carry load:         9
      Number with other load:                    1

Slice Logic Distribution:
  Number of occupied Slices:                 1,417 out of   1,430   99
  Number of MUXCYs used:                       776 out of   2,860   27
  Number of LUT Flip Flop pairs used:        4,666
    Number with an unused Flip Flop:         1,525 out of   4,666   32
    Number with an unused LUT:                 405 out of   4,666    8
    Number of fully used LUT-FF pairs:       2,736 out of   4,666   58
    Number of slice register sites lost
      to control set restrictions:               0 out of  11,440    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        77 out of     200   38
    Number of LOCed IOBs:                       76 out of      77   98
    IOB Flip Flops:                             20

Specific Feature Utilization:
  Number of RAMB16BWERs:                        26 out of      32   81
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       4 out of      16   25
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      1
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                  12 out of     200    6
    Number used as ILOGIC2s:                    12
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        23 out of     200   11
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      1
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  50 out of     200   25
    Number used as OLOGIC2s:                     7
    Number used as OSERDES2s:                   43
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      16   18
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB3_LPDDR_CALIB_DONE_SYNCH_path" TIG; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 12 secs 
Finished initial Timing Analysis.  REAL time: 13 secs 

WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 29300 unrouted;      REAL time: 13 secs 

Phase  2  : 24637 unrouted;      REAL time: 14 secs 

Phase  3  : 11414 unrouted;      REAL time: 22 secs 

Phase  4  : 11414 unrouted; (Setup:0, Hold:7799, Component Switching Limit:0)     REAL time: 23 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:7610, Component Switching Limit:0)     REAL time: 38 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:7610, Component Switching Limit:0)     REAL time: 38 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:7610, Component Switching Limit:0)     REAL time: 38 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:7610, Component Switching Limit:0)     REAL time: 38 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 39 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 40 secs 
Total REAL time to Router completion: 40 secs 
Total CPU time to Router completion: 39 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|  clk_66_6667MHzPLL0 | BUFGMUX_X3Y13| No   | 1256 |  0.691     |  2.082      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|              bg_Clk |  BUFGMUX_X2Y2| No   |   60 |  0.110     |  1.502      |
+---------------------+--------------+------+------+------------+-------------+
|mimtlu_0_CLOCK_Y3_pi |              |      |      |            |             |
|        n_IBUFG_BUFG |  BUFGMUX_X3Y7| No   |   42 |  0.750     |  2.147      |
+---------------------+--------------+------+------+------------+-------------+
|mimtlu_0/mimtlu_0/US |              |      |      |            |             |
|ER_LOGIC_I/MIMTLU_en |              |      |      |            |             |
|           t/clk_out |  BUFGMUX_X2Y3| No   |    1 |  0.000     |  1.407      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|           bg_Update |         Local|      |   21 |  1.442     |  2.461      |
+---------------------+--------------+------+------+------------+-------------+
|Ethernet_MAC/Etherne |              |      |      |            |             |
|  t_MAC/phy_tx_clk_i |         Local|      |   19 |  0.825     |  1.796      |
+---------------------+--------------+------+------+------------+-------------+
|Ethernet_MAC_RX_CLK_ |              |      |      |            |             |
|                IBUF |         Local|      |   16 |  1.235     |  4.819      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/sysclk_2x |              |      |      |            |             |
|           _bufpll_o |         Local|      |   31 |  0.704     |  1.620      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/sysclk_2x |              |      |      |            |             |
|       _180_bufpll_o |         Local|      |   37 |  0.723     |  1.639      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mcb_ui_top_0/mcb_r |              |      |      |            |             |
|aw_wrapper_inst/ioi_ |              |      |      |            |             |
|             drp_clk |         Local|      |   22 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mcb_ui_top_0/mcb_r |              |      |      |            |             |
|aw_wrapper_inst/idel |              |      |      |            |             |
|        ay_dqs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mcb_ui_top_0/mcb_r |              |      |      |            |             |
|aw_wrapper_inst/idel |              |      |      |            |             |
|        ay_dqs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mcb_ui_top_0/mcb_r |              |      |      |            |             |
|aw_wrapper_inst/idel |              |      |      |            |             |
|       ay_udqs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mcb_ui_top_0/mcb_r |              |      |      |            |             |
|aw_wrapper_inst/idel |              |      |      |            |             |
|       ay_udqs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|  USB_Uart_Interrupt |         Local|      |    1 |  0.000     |  0.987      |
+---------------------+--------------+------+------+------------+-------------+
|Ethernet_MAC_IP2INTC |              |      |      |            |             |
|               _Irpt |         Local|      |    1 |  0.000     |  1.320      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 4

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_400_0000MHzPLL0_nobuf = PERIOD TIM | MINPERIOD   |     0.901ns|     1.599ns|       0|           0
  EGRP "clk_400_0000MHzPLL0_nobuf"          |             |            |            |        |            
  TS_sys_clk_pin * 6 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_400_0000MHz180PLL0_nobuf = PERIOD  | MINPERIOD   |     0.901ns|     1.599ns|       0|           0
  TIMEGRP         "clk_400_0000MHz180PLL0_n |             |            |            |        |            
  obuf" TS_sys_clk_pin * 6 PHASE 1.2500125  |             |            |            |        |            
  ns         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |    10.000ns|     5.000ns|       0|           0
  pin" 66.666 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CLOCK_Y3 = PERIOD TIMEGRP "mimtlu_0_CL | SETUP       |     1.560ns|     8.440ns|       0|           0
  OCK_Y3_pin" 100 MHz HIGH 50| HOLD        |     0.416ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     1.616ns|    13.384ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " | HOLD        |     0.302ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT2" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC_RX_CLK_IBUF" MAXSKEW =  | NETSKEW     |     4.520ns|     1.480ns|       0|           0
  6 ns                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC/Ethernet_MAC/phy_tx_clk | NETSKEW     |     5.077ns|     0.923ns|       0|           0
  _i" MAXSKEW = 6 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSTXOUT_Ethernet_MAC = MAXDELAY FROM TIME | MAXDELAY    |     5.889ns|     4.111ns|       0|           0
  GRP "TXCLK_GRP_Ethernet_MAC" TO         T |             |            |            |        |            
  IMEGRP "PADS" 10 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  OFFSET = IN 6 ns BEFORE COMP "Ethernet_MA | SETUP       |     6.566ns|    -0.566ns|       0|           0
  C_RX_CLK"                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC/Ethernet_MAC/phy_tx_clk | SETUP       |     8.682ns|    15.194ns|       0|           0
  _i" PERIOD = 40 ns HIGH 14 ns             | HOLD        |     0.359ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC_RX_CLK_IBUF" PERIOD = 4 | SETUP       |    10.598ns|     9.720ns|       0|           0
  0 ns HIGH 14 ns                           | HOLD        |     0.315ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_sync_microblaze_0_intc_path" TIG | SETUP       |         N/A|     9.832ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_intr_sync_p1_microblaze_0_intc_p | SETUP       |         N/A|     0.155ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | MAXDELAY    |         N/A|     6.408ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB3_LPDDR_CALIB_DONE_SYNCH_ | N/A         |         N/A|         N/A|     N/A|         N/A
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB3_LPDDR_SYS_RST_SYNCH_pat | SETUP       |         N/A|     1.717ns|     N/A|           0
  h" TIG                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4_0_reset_resync_path" TIG    | MAXDELAY    |         N/A|     6.446ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_AXI_TX_FP_Ethernet_MAC_path" TIG | SETUP       |         N/A|     7.717ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TX_AXI_FP_Ethernet_MAC_path" TIG | SETUP       |         N/A|     4.392ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_AXI_RX_FP_Ethernet_MAC_path" TIG | SETUP       |         N/A|     6.104ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_RX_AXI_FP_Ethernet_MAC_path" TIG | SETUP       |         N/A|     3.844ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     2.788ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     2.480ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Interrupt_path" | SETUP       |         N/A|     2.509ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     2.707ns|     N/A|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     15.000ns|      5.000ns|     13.384ns|            0|            0|            0|       321047|
| TS_clk_400_0000MHz180PLL0_nobu|      2.500ns|      1.599ns|          N/A|            0|            0|            0|            0|
| f                             |             |             |             |             |             |             |             |
| TS_clk_400_0000MHzPLL0_nobuf  |      2.500ns|      1.599ns|          N/A|            0|            0|            0|            0|
| TS_clock_generator_0_clock_gen|     15.000ns|     13.384ns|          N/A|            0|            0|       321047|            0|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 4 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 49 secs 
Total CPU time to PAR completion: 41 secs 

Peak Memory Usage:  459 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 8
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx9.nph' in environment
C:\Xilinx\14.4\ISE_DS\ISE\;C:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx9, package csg324, speed -2
WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6 ns BEFORE COMP
   "Ethernet_MAC_RX_CLK";> [system.pcf(13827)], is specified without a duration.
    This will result in a lack of hold time checks in timing reports.  If hold
   time checks are desired a duration value should be specified following the
   'VALID' keyword.

WARNING:Timing:3223 - Timing constraint PATH
   "TS_TIG_MCB3_LPDDR_CALIB_DONE_SYNCH_path" TIG; ignored during timing
   analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx9,-2 (PRODUCTION 1.23 2012-12-04)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 326231 paths, 2 nets, and 24331 connections

Design statistics:
   Minimum period:  15.194ns (Maximum frequency:  65.815MHz)
   Maximum path delay from/to any node:   4.111ns
   Maximum net skew:   1.480ns


Analysis completed Tue Apr 30 14:44:10 2013
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 2
Number of info messages: 4
Total time: 14 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.4 - Bitgen P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx9.nph' in environment
C:\Xilinx\14.4\ISE_DS\ISE\;C:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx9, package csg324, speed -2
Opened constraints file system.pcf.

Tue Apr 30 14:44:18 2013

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY
   _COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY
   _COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
DRC detected 0 errors and 4 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Tue Apr 30 14:44:43 2013
 xsdk.exe -hwspec F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.4 Build EDK_P.49d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!
Overriding Xilinx file <TextEditor.cfg> with local file <C:/Xilinx/14.4/ISE_DS/EDK/data/TextEditor.cfg>

********************************************************************************
At Local date and time: Tue Apr 30 14:47:01 2013
 make -f system.make exporttosdk started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx9csg324-2 -implement xflow.opt system.ngc
Release 14.4 - Xflow P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx9csg324-2 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/fpga.flw 
Using Option File(s): 
 F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx9csg324-2 -nt timestamp -bm system.bmm
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.4 - ngdbuild P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx9csg324-2 -nt timestamp -bm system.bmm
F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system.ngc" ...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_ethernet_mac_
wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_dip_switches_
4bits_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_usb_uart_wrap
per.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_clock_generat
or_0_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_mimtlu_0_wrap
per.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_mcb3_lpddr_wr
apper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_proc_sys_rese
t_0_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_axi4lite_0_wr
apper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
intc_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_axi4_0_wrappe
r.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
ilmb_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
i_bram_ctrl_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
dlmb_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
d_bram_ctrl_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_debug_module_
wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_axi_timer_0_w
rapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_leds_4bits_wr
apper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
bram_block_wrapper.ngc"...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_ethernet_mac_
wrapper.ncf" to module "Ethernet_MAC"...
WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6.000 BEFORE 
   "PHY_rx_clk";>
   [F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_ethernet_m
   ac_wrapper.ncf(4)], is specified without a duration.  This will result in a
   lack of hold time checks in timing reports.  If hold time checks are desired
   a duration value should be specified following the 'VALID' keyword.

Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_mcb3_lpddr_wr
apper.ncf" to module "MCB3_LPDDR"...
Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_axi4lite_0_wr
apper.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
intc_wrapper.ncf" to module "microblaze_0_intc"...
Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_axi4_0_wrappe
r.ncf" to module "axi4_0"...
Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
ilmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
dlmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
wrapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[0].cl
   ock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4_0_reset_source = FFS PADS
   CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_400_0000MHz180PLL0_nobuf = PERIOD
   "clk_400_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 1.2500125 ns HIGH
   50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_400_0000MHzPLL0_nobuf = PERIOD
   "clk_400_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   HIGH 50>

WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6000.000000000 pS
   BEFORE Ethernet_MAC/PHY_rx_clk;>, is specified without a duration.  This will
   result in a lack of hold time checks in timing reports.  If hold time checks
   are desired a duration value should be specified following the 'VALID'
   keyword.

WARNING:NgdBuild:1012 - The constraint <CONFIG VCCAUX = "2.5"> is overridden on
   the design object system by the constraint <CONFIG VCCAUX = "3.3" ;>
   [system.ucf(42)].
Done...

Processing BMM file "system.bmm" ...

WARNING:NgdBuild:1440 - User specified non-default attribute value (15) was
   detected for the CLKIN1_PERIOD attribute on PLL
   "clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst".  This does not
   match the PERIOD constraint value (66666 KHz.).  The uncertainty calculation
   will use the PERIOD constraint value.  This could result in incorrect
   uncertainty calculated for PLL output clocks.
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/COLLISION_SYNC_2' has unconnected
   output pin
WARNING:NgdBuild:452 - logical net 'N22' has no driver
WARNING:NgdBuild:452 - logical net 'N23' has no driver
WARNING:NgdBuild:452 - logical net 'N24' has no driver
WARNING:NgdBuild:452 - logical net 'N25' has no driver
WARNING:NgdBuild:452 - logical net 'N26' has no driver
WARNING:NgdBuild:452 - logical net 'N27' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:478 - clock net clock_generator_0/CLKOUT3 with clock driver
   clock_generator_0/clock_generator_0/PLL0_CLKOUT3_BUFG_INST drives no clock
   pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  31

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  1 sec
Total CPU time to NGDBUILD completion:  1 min  0 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.4 - Map P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx9csg324-2".
Mapping design into LUTs...
WARNING:MapLib:701 - Signal Ethernet_MAC_COL connected to top level port
   Ethernet_MAC_COL has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB3_LPDDR_CALIB_DONE_SYNCH_path" TIG ignored during timing analysis.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 25 secs 
Total CPU  time at the beginning of Placer: 21 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:75c42576) REAL time: 27 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 77 IOs, 75 are locked
   and 2 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:75c42576) REAL time: 27 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:b67096e6) REAL time: 27 secs 

Phase 4.2  Initial Placement for Architecture Specific Features
...
Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:8f71b591) REAL time: 38 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:8f71b591) REAL time: 38 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:8f71b591) REAL time: 38 secs 

Phase 7.3  Local Placement Optimization
...
Phase 7.3  Local Placement Optimization (Checksum:6d2b36f8) REAL time: 38 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:5817d73b) REAL time: 38 secs 

Phase 9.8  Global Placement
.......................
...........................................
.........................................................................................................................
...........................................................................................................
............................................
Phase 9.8  Global Placement (Checksum:c7236f05) REAL time: 1 mins 50 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:c7236f05) REAL time: 1 mins 50 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:95098c6a) REAL time: 2 mins 8 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:95098c6a) REAL time: 2 mins 8 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:10df810) REAL time: 2 mins 8 secs 

Total REAL time to Placer completion: 2 mins 9 secs 
Total CPU  time to Placer completion: 2 mins 3 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    6
Slice Logic Utilization:
  Number of Slice Registers:                 3,466 out of  11,440   30
    Number used as Flip Flops:               3,463
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                3
  Number of Slice LUTs:                      4,242 out of   5,720   74
    Number used as logic:                    3,983 out of   5,720   69
      Number using O6 output only:           2,921
      Number using O5 output only:             137
      Number using O5 and O6:                  925
      Number used as ROM:                        0
    Number used as Memory:                     204 out of   1,440   14
      Number used as Dual Port RAM:             72
        Number using O6 output only:             0
        Number using O5 output only:             1
        Number using O5 and O6:                 71
      Number used as Single Port RAM:            4
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Shift Register:           128
        Number using O6 output only:            38
        Number using O5 output only:             1
        Number using O5 and O6:                 89
    Number used exclusively as route-thrus:     55
      Number with same-slice register load:     43
      Number with same-slice carry load:        11
      Number with other load:                    1

Slice Logic Distribution:
  Number of occupied Slices:                 1,415 out of   1,430   98
  Number of MUXCYs used:                       776 out of   2,860   27
  Number of LUT Flip Flop pairs used:        4,675
    Number with an unused Flip Flop:         1,519 out of   4,675   32
    Number with an unused LUT:                 433 out of   4,675    9
    Number of fully used LUT-FF pairs:       2,723 out of   4,675   58
    Number of unique control sets:             310
    Number of slice register sites lost
      to control set restrictions:           1,269 out of  11,440   11

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        77 out of     200   38
    Number of LOCed IOBs:                       75 out of      77   97
    IOB Flip Flops:                             20

Specific Feature Utilization:
  Number of RAMB16BWERs:                        26 out of      32   81
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       4 out of      16   25
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      1
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                  12 out of     200    6
    Number used as ILOGIC2s:                    12
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        23 out of     200   11
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      1
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  50 out of     200   25
    Number used as OLOGIC2s:                     7
    Number used as OSERDES2s:                   43
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      16   18
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.84

Peak Memory Usage:  513 MB
Total REAL time to MAP completion:  2 mins 14 secs 
Total CPU time to MAP completion:   2 mins 9 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - par P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx9.nph' in environment
C:\Xilinx\14.4\ISE_DS\ISE\;C:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx9, package csg324, speed -2
WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6 ns BEFORE COMP "Ethernet_MAC_RX_CLK";>
   [system.pcf(13826)], is specified without a duration.  This will result in a lack of hold time checks in timing
   reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.


Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.23 2012-12-04".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 3,466 out of  11,440   30
    Number used as Flip Flops:               3,463
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                3
  Number of Slice LUTs:                      4,242 out of   5,720   74
    Number used as logic:                    3,983 out of   5,720   69
      Number using O6 output only:           2,921
      Number using O5 output only:             137
      Number using O5 and O6:                  925
      Number used as ROM:                        0
    Number used as Memory:                     204 out of   1,440   14
      Number used as Dual Port RAM:             72
        Number using O6 output only:             0
        Number using O5 output only:             1
        Number using O5 and O6:                 71
      Number used as Single Port RAM:            4
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Shift Register:           128
        Number using O6 output only:            38
        Number using O5 output only:             1
        Number using O5 and O6:                 89
    Number used exclusively as route-thrus:     55
      Number with same-slice register load:     43
      Number with same-slice carry load:        11
      Number with other load:                    1

Slice Logic Distribution:
  Number of occupied Slices:                 1,415 out of   1,430   98
  Number of MUXCYs used:                       776 out of   2,860   27
  Number of LUT Flip Flop pairs used:        4,675
    Number with an unused Flip Flop:         1,519 out of   4,675   32
    Number with an unused LUT:                 433 out of   4,675    9
    Number of fully used LUT-FF pairs:       2,723 out of   4,675   58
    Number of slice register sites lost
      to control set restrictions:               0 out of  11,440    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        77 out of     200   38
    Number of LOCed IOBs:                       75 out of      77   97
    IOB Flip Flops:                             20

Specific Feature Utilization:
  Number of RAMB16BWERs:                        26 out of      32   81
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       4 out of      16   25
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      1
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                  12 out of     200    6
    Number used as ILOGIC2s:                    12
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        23 out of     200   11
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      1
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  50 out of     200   25
    Number used as OLOGIC2s:                     7
    Number used as OSERDES2s:                   43
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      16   18
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB3_LPDDR_CALIB_DONE_SYNCH_path" TIG; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 12 secs 
Finished initial Timing Analysis.  REAL time: 13 secs 

WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 29299 unrouted;      REAL time: 13 secs 

Phase  2  : 24632 unrouted;      REAL time: 14 secs 

Phase  3  : 11385 unrouted;      REAL time: 22 secs 

Phase  4  : 11385 unrouted; (Setup:0, Hold:5666, Component Switching Limit:0)     REAL time: 23 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:3083, Component Switching Limit:0)     REAL time: 38 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:3083, Component Switching Limit:0)     REAL time: 38 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:3083, Component Switching Limit:0)     REAL time: 38 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:3083, Component Switching Limit:0)     REAL time: 38 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 39 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 41 secs 
Total REAL time to Router completion: 41 secs 
Total CPU time to Router completion: 40 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|  clk_66_6667MHzPLL0 | BUFGMUX_X3Y13| No   | 1259 |  0.691     |  2.082      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|              bg_Clk |  BUFGMUX_X2Y2| No   |   58 |  0.106     |  1.505      |
+---------------------+--------------+------+------+------------+-------------+
|mimtlu_0_CLOCK_Y3_pi |              |      |      |            |             |
|        n_IBUFG_BUFG |  BUFGMUX_X3Y7| No   |   42 |  0.752     |  2.148      |
+---------------------+--------------+------+------+------------+-------------+
|mimtlu_0/mimtlu_0/US |              |      |      |            |             |
|ER_LOGIC_I/MIMTLU_en |              |      |      |            |             |
|           t/clk_out |  BUFGMUX_X2Y3| No   |    1 |  0.000     |  1.407      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|           bg_Update |         Local|      |   19 |  1.599     |  2.627      |
+---------------------+--------------+------+------+------------+-------------+
|Ethernet_MAC/Etherne |              |      |      |            |             |
|  t_MAC/phy_tx_clk_i |         Local|      |   19 |  0.926     |  1.897      |
+---------------------+--------------+------+------+------------+-------------+
|Ethernet_MAC_RX_CLK_ |              |      |      |            |             |
|                IBUF |         Local|      |   17 |  0.979     |  4.472      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/sysclk_2x |              |      |      |            |             |
|           _bufpll_o |         Local|      |   31 |  0.704     |  1.620      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/sysclk_2x |              |      |      |            |             |
|       _180_bufpll_o |         Local|      |   37 |  0.723     |  1.639      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mcb_ui_top_0/mcb_r |              |      |      |            |             |
|aw_wrapper_inst/ioi_ |              |      |      |            |             |
|             drp_clk |         Local|      |   22 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mcb_ui_top_0/mcb_r |              |      |      |            |             |
|aw_wrapper_inst/idel |              |      |      |            |             |
|        ay_dqs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mcb_ui_top_0/mcb_r |              |      |      |            |             |
|aw_wrapper_inst/idel |              |      |      |            |             |
|        ay_dqs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mcb_ui_top_0/mcb_r |              |      |      |            |             |
|aw_wrapper_inst/idel |              |      |      |            |             |
|       ay_udqs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mcb_ui_top_0/mcb_r |              |      |      |            |             |
|aw_wrapper_inst/idel |              |      |      |            |             |
|       ay_udqs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|  USB_Uart_Interrupt |         Local|      |    1 |  0.000     |  0.963      |
+---------------------+--------------+------+------+------------+-------------+
|Ethernet_MAC_IP2INTC |              |      |      |            |             |
|               _Irpt |         Local|      |    1 |  0.000     |  1.057      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 4

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_400_0000MHzPLL0_nobuf = PERIOD TIM | MINPERIOD   |     0.901ns|     1.599ns|       0|           0
  EGRP "clk_400_0000MHzPLL0_nobuf"          |             |            |            |        |            
  TS_sys_clk_pin * 6 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_400_0000MHz180PLL0_nobuf = PERIOD  | MINPERIOD   |     0.901ns|     1.599ns|       0|           0
  TIMEGRP         "clk_400_0000MHz180PLL0_n |             |            |            |        |            
  obuf" TS_sys_clk_pin * 6 PHASE 1.2500125  |             |            |            |        |            
  ns         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CLOCK_Y3 = PERIOD TIMEGRP "mimtlu_0_CL | SETUP       |     1.040ns|     8.960ns|       0|           0
  OCK_Y3_pin" 100 MHz HIGH 50| HOLD        |     0.398ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     1.419ns|    13.581ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " | HOLD        |     0.333ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT2" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |    10.000ns|     5.000ns|       0|           0
  pin" 66.666 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC_RX_CLK_IBUF" MAXSKEW =  | NETSKEW     |     4.830ns|     1.170ns|       0|           0
  6 ns                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC/Ethernet_MAC/phy_tx_clk | NETSKEW     |     4.976ns|     1.024ns|       0|           0
  _i" MAXSKEW = 6 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSTXOUT_Ethernet_MAC = MAXDELAY FROM TIME | MAXDELAY    |     5.889ns|     4.111ns|       0|           0
  GRP "TXCLK_GRP_Ethernet_MAC" TO         T |             |            |            |        |            
  IMEGRP "PADS" 10 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  OFFSET = IN 6 ns BEFORE COMP "Ethernet_MA | SETUP       |     6.566ns|    -0.566ns|       0|           0
  C_RX_CLK"                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC/Ethernet_MAC/phy_tx_clk | SETUP       |     8.846ns|    14.725ns|       0|           0
  _i" PERIOD = 40 ns HIGH 14 ns             | HOLD        |     0.276ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC_RX_CLK_IBUF" PERIOD = 4 | SETUP       |    10.758ns|     9.262ns|       0|           0
  0 ns HIGH 14 ns                           | HOLD        |     0.116ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_sync_microblaze_0_intc_path" TIG | SETUP       |         N/A|     9.945ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_intr_sync_p1_microblaze_0_intc_p | SETUP       |         N/A|    -0.502ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | MAXDELAY    |         N/A|     6.408ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB3_LPDDR_CALIB_DONE_SYNCH_ | N/A         |         N/A|         N/A|     N/A|         N/A
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB3_LPDDR_SYS_RST_SYNCH_pat | SETUP       |         N/A|     2.806ns|     N/A|           0
  h" TIG                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4_0_reset_resync_path" TIG    | MAXDELAY    |         N/A|     6.450ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_AXI_TX_FP_Ethernet_MAC_path" TIG | SETUP       |         N/A|     7.354ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TX_AXI_FP_Ethernet_MAC_path" TIG | SETUP       |         N/A|     4.406ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_AXI_RX_FP_Ethernet_MAC_path" TIG | SETUP       |         N/A|     7.624ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_RX_AXI_FP_Ethernet_MAC_path" TIG | SETUP       |         N/A|     2.979ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     2.024ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     1.881ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Interrupt_path" | SETUP       |         N/A|     2.281ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     2.157ns|     N/A|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     15.000ns|      5.000ns|     13.581ns|            0|            0|            0|       321047|
| TS_clk_400_0000MHz180PLL0_nobu|      2.500ns|      1.599ns|          N/A|            0|            0|            0|            0|
| f                             |             |             |             |             |             |             |             |
| TS_clk_400_0000MHzPLL0_nobuf  |      2.500ns|      1.599ns|          N/A|            0|            0|            0|            0|
| TS_clock_generator_0_clock_gen|     15.000ns|     13.581ns|          N/A|            0|            0|       321047|            0|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 4 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 49 secs 
Total CPU time to PAR completion: 42 secs 

Peak Memory Usage:  460 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 8
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx9.nph' in environment
C:\Xilinx\14.4\ISE_DS\ISE\;C:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx9, package csg324, speed -2
WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6 ns BEFORE COMP
   "Ethernet_MAC_RX_CLK";> [system.pcf(13826)], is specified without a duration.
    This will result in a lack of hold time checks in timing reports.  If hold
   time checks are desired a duration value should be specified following the
   'VALID' keyword.

WARNING:Timing:3223 - Timing constraint PATH
   "TS_TIG_MCB3_LPDDR_CALIB_DONE_SYNCH_path" TIG; ignored during timing
   analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx9,-2 (PRODUCTION 1.23 2012-12-04)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 326231 paths, 2 nets, and 24332 connections

Design statistics:
   Minimum period:  14.725ns (Maximum frequency:  67.912MHz)
   Maximum path delay from/to any node:   4.111ns
   Maximum net skew:   1.170ns


Analysis completed Tue Apr 30 14:51:35 2013
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 2
Number of info messages: 4
Total time: 13 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.4 - Bitgen P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx9.nph' in environment
C:\Xilinx\14.4\ISE_DS\ISE\;C:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx9, package csg324, speed -2
Opened constraints file system.pcf.

Tue Apr 30 14:51:43 2013

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY
   _COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY
   _COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
DRC detected 0 errors and 4 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Tue Apr 30 14:52:08 2013
 xsdk.exe -hwspec F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.4 Build EDK_P.49d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Tue Apr 30 15:03:23 2013
 make -f system.make exporttosdk started...
make: Nothing to be done for `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Tue Apr 30 15:03:23 2013
 xsdk.exe -hwspec F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.4 Build EDK_P.49d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Tue Apr 30 15:09:16 2013
 make -f system.make exporttosdk started...
make: Nothing to be done for `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Tue Apr 30 15:09:17 2013
 xsdk.exe -hwspec F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.4 Build EDK_P.49d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Tue Apr 30 15:15:56 2013
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx9csg324-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx9csg324-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 4 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 196 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'mimtlu_0_CLOCK_Y3_pin' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) LEDs_4Bits	axi4lite_0
  (0x40020000-0x4002ffff) DIP_Switches_4Bits	axi4lite_0
  (0x40600000-0x4060ffff) USB_Uart	axi4lite_0
  (0x40e00000-0x40e0ffff) Ethernet_MAC	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x75000000-0x7500ffff) mimtlu_0	axi4lite_0
  (0xa4000000-0xa7ffffff) MCB3_LPDDR	axi4_0
INFO:EDK:4087 - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_MAC - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 286
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 8 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 2 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: Interrupt_address_in, CONNECTOR:
   microblaze_0_interrupt_Interrupt_address_in - No driver found. Port will be
   driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 130 
WARNING:EDK:4181 - PORT: Processor_ack_out, CONNECTOR:
   microblaze_0_interrupt_Processor_ack_out - floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 131 
WARNING:EDK:4181 - PORT: CLKOUT3, CONNECTOR: clock_generator_0_CLKOUT3 -
   floating connection - F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs
   line 182 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111110110 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x44000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x44000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 12 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 12 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 5000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 121 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 176 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 190 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 218 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 232 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INTC INFO:: Processor_clk not connected.. IRQ to Microblaze is generated on AXI
clock.
Port present in Ethernet_MAC

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INTC_INFO_CONSTRAINTS:: Adding Edge interrupt constraints
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INFO: Forcing parameter C_SIMULATION = "FALSE" in IP axi_s6_ddrx.
INFO: The Ethernet_MAC core has constraints automatically generated by XPS in
implementation/ethernet_mac_wrapper/ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Ethernet_MAC core has constraints automatically generated by XPS in
implementation/ethernet_mac_wrapper/ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 54 - Copying cache
implementation netlist
IPNAME:axi_intc INSTANCE:microblaze_0_intc -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 67 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 78 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 85 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 94 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 101 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 110 - Copying cache
implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 117 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:debug_module -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 149 - Copying cache
implementation netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 185 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 197 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 205 - Copying cache
implementation netlist
IPNAME:axi_uartlite INSTANCE:usb_uart -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 212 - Copying cache
implementation netlist
IPNAME:axi_s6_ddrx INSTANCE:mcb3_lpddr -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 228 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:leds_4bits -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 272 - Copying cache
implementation netlist
IPNAME:axi_ethernetlite INSTANCE:ethernet_mac -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 286 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:dip_switches_4bits -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 312 - Copying cache
implementation netlist
IPNAME:mimtlu INSTANCE:mimtlu_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 326 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 110 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 162 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 162 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mimtlu_0 - F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line
326 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
ERROR:HDLCompiler:1314 - "F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/pcores/mimtlu_v1_00_a/hdl/vhdl/TOP.vhd" Line 145: Formal port/generic <n> is not declared in <clk_divider>
ERROR:HDLCompiler:854 - "F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/pcores/mimtlu_v1_00_a/hdl/vhdl/TOP.vhd" Line 60: Unit <behavioral> ignored due to previous errors.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\synthesis\system_mimtlu_0_wrapper
   _xst.srp for details

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 162 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx9csg324-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/clock_generator_0_wr
apper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Tue Apr 30 15:20:00 2013
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx9csg324-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx9csg324-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 4 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 196 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'mimtlu_0_CLOCK_Y3_pin' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) LEDs_4Bits	axi4lite_0
  (0x40020000-0x4002ffff) DIP_Switches_4Bits	axi4lite_0
  (0x40600000-0x4060ffff) USB_Uart	axi4lite_0
  (0x40e00000-0x40e0ffff) Ethernet_MAC	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x75000000-0x7500ffff) mimtlu_0	axi4lite_0
  (0xa4000000-0xa7ffffff) MCB3_LPDDR	axi4_0
INFO:EDK:4087 - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_MAC - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 286
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 8 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 2 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: Interrupt_address_in, CONNECTOR:
   microblaze_0_interrupt_Interrupt_address_in - No driver found. Port will be
   driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 130 
WARNING:EDK:4181 - PORT: Processor_ack_out, CONNECTOR:
   microblaze_0_interrupt_Processor_ack_out - floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 131 
WARNING:EDK:4181 - PORT: CLKOUT3, CONNECTOR: clock_generator_0_CLKOUT3 -
   floating connection - F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs
   line 182 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111110110 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x44000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x44000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 12 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 12 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 5000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 121 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 176 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 190 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 218 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 232 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INTC INFO:: Processor_clk not connected.. IRQ to Microblaze is generated on AXI
clock.
Port present in Ethernet_MAC

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INTC_INFO_CONSTRAINTS:: Adding Edge interrupt constraints
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INFO: Forcing parameter C_SIMULATION = "FALSE" in IP axi_s6_ddrx.
INFO: The Ethernet_MAC core has constraints automatically generated by XPS in
implementation/ethernet_mac_wrapper/ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Ethernet_MAC core has constraints automatically generated by XPS in
implementation/ethernet_mac_wrapper/ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 54 - Copying cache
implementation netlist
IPNAME:axi_intc INSTANCE:microblaze_0_intc -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 67 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 78 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 85 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 94 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 101 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 110 - Copying cache
implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 117 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:debug_module -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 149 - Copying cache
implementation netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 185 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 197 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 205 - Copying cache
implementation netlist
IPNAME:axi_uartlite INSTANCE:usb_uart -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 212 - Copying cache
implementation netlist
IPNAME:axi_s6_ddrx INSTANCE:mcb3_lpddr -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 228 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:leds_4bits -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 272 - Copying cache
implementation netlist
IPNAME:axi_ethernetlite INSTANCE:ethernet_mac -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 286 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:dip_switches_4bits -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 312 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 110 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 162 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 162 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mimtlu_0 - F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line
326 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 162 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx9csg324-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/clock_generator_0_wr
apper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 35.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Trying to terminate Process...
Done!

********************************************************************************
At Local date and time: Tue Apr 30 15:21:40 2013
 make -f system.make bits started...
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx9csg324-2 -implement xflow.opt system.ngc
Release 14.4 - Xflow P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx9csg324-2 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/fpga.flw 
Using Option File(s): 
 F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx9csg324-2 -nt timestamp -bm system.bmm
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.4 - ngdbuild P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx9csg324-2 -nt timestamp -bm system.bmm
F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system.ngc" ...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_ethernet_mac_
wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_dip_switches_
4bits_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_usb_uart_wrap
per.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_clock_generat
or_0_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_mimtlu_0_wrap
per.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_mcb3_lpddr_wr
apper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_proc_sys_rese
t_0_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_axi4lite_0_wr
apper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
intc_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_axi4_0_wrappe
r.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
ilmb_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
i_bram_ctrl_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
dlmb_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
d_bram_ctrl_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_debug_module_
wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_axi_timer_0_w
rapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_leds_4bits_wr
apper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
bram_block_wrapper.ngc"...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_ethernet_mac_
wrapper.ncf" to module "Ethernet_MAC"...
WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6.000 BEFORE 
   "PHY_rx_clk";>
   [F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_ethernet_m
   ac_wrapper.ncf(4)], is specified without a duration.  This will result in a
   lack of hold time checks in timing reports.  If hold time checks are desired
   a duration value should be specified following the 'VALID' keyword.

Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_mcb3_lpddr_wr
apper.ncf" to module "MCB3_LPDDR"...
Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_axi4lite_0_wr
apper.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
intc_wrapper.ncf" to module "microblaze_0_intc"...
Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_axi4_0_wrappe
r.ncf" to module "axi4_0"...
Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
ilmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
dlmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
wrapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[0].cl
   ock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4_0_reset_source = FFS PADS
   CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_400_0000MHz180PLL0_nobuf = PERIOD
   "clk_400_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 1.2500125 ns HIGH
   50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_400_0000MHzPLL0_nobuf = PERIOD
   "clk_400_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   HIGH 50>

WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6000.000000000 pS
   BEFORE Ethernet_MAC/PHY_rx_clk;>, is specified without a duration.  This will
   result in a lack of hold time checks in timing reports.  If hold time checks
   are desired a duration value should be specified following the 'VALID'
   keyword.

WARNING:NgdBuild:1012 - The constraint <CONFIG VCCAUX = "2.5"> is overridden on
   the design object system by the constraint <CONFIG VCCAUX = "3.3" ;>
   [system.ucf(42)].
Done...

Processing BMM file "system.bmm" ...

WARNING:NgdBuild:1440 - User specified non-default attribute value (15) was
   detected for the CLKIN1_PERIOD attribute on PLL
   "clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst".  This does not
   match the PERIOD constraint value (66666 KHz.).  The uncertainty calculation
   will use the PERIOD constraint value.  This could result in incorrect
   uncertainty calculated for PLL output clocks.
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/COLLISION_SYNC_2' has unconnected
   output pin
WARNING:NgdBuild:452 - logical net 'N22' has no driver
WARNING:NgdBuild:452 - logical net 'N23' has no driver
WARNING:NgdBuild:452 - logical net 'N24' has no driver
WARNING:NgdBuild:452 - logical net 'N25' has no driver
WARNING:NgdBuild:452 - logical net 'N26' has no driver
WARNING:NgdBuild:452 - logical net 'N27' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:478 - clock net clock_generator_0/CLKOUT3 with clock driver
   clock_generator_0/clock_generator_0/PLL0_CLKOUT3_BUFG_INST drives no clock
   pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  31

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  1 sec
Total CPU time to NGDBUILD completion:  1 min  0 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.4 - Map P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx9csg324-2".
Mapping design into LUTs...
WARNING:MapLib:701 - Signal Ethernet_MAC_COL connected to top level port
   Ethernet_MAC_COL has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB3_LPDDR_CALIB_DONE_SYNCH_path" TIG ignored during timing analysis.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 21 secs 
Total CPU  time at the beginning of Placer: 20 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:9a4d0ae) REAL time: 23 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 77 IOs, 75 are locked
   and 2 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:9a4d0ae) REAL time: 23 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:629c6b8e) REAL time: 23 secs 

Phase 4.2  Initial Placement for Architecture Specific Features
...
Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:30e33d2) REAL time: 33 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:30e33d2) REAL time: 33 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:30e33d2) REAL time: 33 secs 

Phase 7.3  Local Placement Optimization
...
Phase 7.3  Local Placement Optimization (Checksum:bd3abbd5) REAL time: 34 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:ce51d5c0) REAL time: 34 secs 

Phase 9.8  Global Placement
.......................
.................................................
................................................................................
..............................................................................
................................................
Phase 9.8  Global Placement (Checksum:961f02ee) REAL time: 1 mins 40 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:961f02ee) REAL time: 1 mins 40 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:eac4da7f) REAL time: 1 mins 51 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:eac4da7f) REAL time: 1 mins 51 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:427ff6b8) REAL time: 1 mins 51 secs 

Total REAL time to Placer completion: 1 mins 52 secs 
Total CPU  time to Placer completion: 1 mins 50 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    6
Slice Logic Utilization:
  Number of Slice Registers:                 3,470 out of  11,440   30
    Number used as Flip Flops:               3,467
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                3
  Number of Slice LUTs:                      4,277 out of   5,720   74
    Number used as logic:                    3,988 out of   5,720   69
      Number using O6 output only:           2,927
      Number using O5 output only:             137
      Number using O5 and O6:                  924
      Number used as ROM:                        0
    Number used as Memory:                     204 out of   1,440   14
      Number used as Dual Port RAM:             72
        Number using O6 output only:             0
        Number using O5 output only:             1
        Number using O5 and O6:                 71
      Number used as Single Port RAM:            4
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Shift Register:           128
        Number using O6 output only:            38
        Number using O5 output only:             1
        Number using O5 and O6:                 89
    Number used exclusively as route-thrus:     85
      Number with same-slice register load:     76
      Number with same-slice carry load:         9
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,415 out of   1,430   98
  Number of MUXCYs used:                       776 out of   2,860   27
  Number of LUT Flip Flop pairs used:        4,657
    Number with an unused Flip Flop:         1,523 out of   4,657   32
    Number with an unused LUT:                 380 out of   4,657    8
    Number of fully used LUT-FF pairs:       2,754 out of   4,657   59
    Number of unique control sets:             312
    Number of slice register sites lost
      to control set restrictions:           1,281 out of  11,440   11

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        77 out of     200   38
    Number of LOCed IOBs:                       75 out of      77   97
    IOB Flip Flops:                             20

Specific Feature Utilization:
  Number of RAMB16BWERs:                        26 out of      32   81
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        4
    Number used as BUFGMUX:                      1
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                  12 out of     200    6
    Number used as ILOGIC2s:                    12
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        23 out of     200   11
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      1
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  50 out of     200   25
    Number used as OLOGIC2s:                     7
    Number used as OSERDES2s:                   43
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      16   18
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.84

Peak Memory Usage:  519 MB
Total REAL time to MAP completion:  1 mins 57 secs 
Total CPU time to MAP completion:   1 mins 56 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - par P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx9.nph' in environment
C:\Xilinx\14.4\ISE_DS\ISE\;C:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx9, package csg324, speed -2
WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6 ns BEFORE COMP "Ethernet_MAC_RX_CLK";>
   [system.pcf(13615)], is specified without a duration.  This will result in a lack of hold time checks in timing
   reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.


Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.23 2012-12-04".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 3,470 out of  11,440   30
    Number used as Flip Flops:               3,467
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                3
  Number of Slice LUTs:                      4,277 out of   5,720   74
    Number used as logic:                    3,988 out of   5,720   69
      Number using O6 output only:           2,927
      Number using O5 output only:             137
      Number using O5 and O6:                  924
      Number used as ROM:                        0
    Number used as Memory:                     204 out of   1,440   14
      Number used as Dual Port RAM:             72
        Number using O6 output only:             0
        Number using O5 output only:             1
        Number using O5 and O6:                 71
      Number used as Single Port RAM:            4
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Shift Register:           128
        Number using O6 output only:            38
        Number using O5 output only:             1
        Number using O5 and O6:                 89
    Number used exclusively as route-thrus:     85
      Number with same-slice register load:     76
      Number with same-slice carry load:         9
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,415 out of   1,430   98
  Number of MUXCYs used:                       776 out of   2,860   27
  Number of LUT Flip Flop pairs used:        4,657
    Number with an unused Flip Flop:         1,523 out of   4,657   32
    Number with an unused LUT:                 380 out of   4,657    8
    Number of fully used LUT-FF pairs:       2,754 out of   4,657   59
    Number of slice register sites lost
      to control set restrictions:               0 out of  11,440    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        77 out of     200   38
    Number of LOCed IOBs:                       75 out of      77   97
    IOB Flip Flops:                             20

Specific Feature Utilization:
  Number of RAMB16BWERs:                        26 out of      32   81
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        4
    Number used as BUFGMUX:                      1
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                  12 out of     200    6
    Number used as ILOGIC2s:                    12
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        23 out of     200   11
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      1
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  50 out of     200   25
    Number used as OLOGIC2s:                     7
    Number used as OSERDES2s:                   43
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      16   18
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB3_LPDDR_CALIB_DONE_SYNCH_path" TIG; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 12 secs 
Finished initial Timing Analysis.  REAL time: 13 secs 

WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 29303 unrouted;      REAL time: 13 secs 

Phase  2  : 24645 unrouted;      REAL time: 14 secs 

Phase  3  : 11236 unrouted;      REAL time: 22 secs 

Phase  4  : 11236 unrouted; (Setup:0, Hold:460, Component Switching Limit:0)     REAL time: 23 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:460, Component Switching Limit:0)     REAL time: 38 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:460, Component Switching Limit:0)     REAL time: 38 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:460, Component Switching Limit:0)     REAL time: 38 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:460, Component Switching Limit:0)     REAL time: 38 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 38 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 40 secs 
Total REAL time to Router completion: 40 secs 
Total CPU time to Router completion: 39 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|  clk_66_6667MHzPLL0 |  BUFGMUX_X2Y2| No   | 1254 |  0.752     |  2.143      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|              bg_Clk |  BUFGMUX_X2Y4| No   |   54 |  0.115     |  1.509      |
+---------------------+--------------+------+------+------------+-------------+
|mimtlu_0/mimtlu_0/US |              |      |      |            |             |
|ER_LOGIC_I/MIMTLU_en |              |      |      |            |             |
|          t/SLOW_CLK |  BUFGMUX_X2Y3| No   |   42 |  0.756     |  2.148      |
+---------------------+--------------+------+------+------------+-------------+
|mimtlu_0_CLOCK_Y3_pi |              |      |      |            |             |
|             n_BUFGP |  BUFGMUX_X3Y7| No   |    3 |  0.001     |  1.404      |
+---------------------+--------------+------+------+------------+-------------+
|mimtlu_0/mimtlu_0/US |              |      |      |            |             |
|ER_LOGIC_I/MIMTLU_en |              |      |      |            |             |
|           t/clk_out | BUFGMUX_X3Y13| No   |    1 |  0.000     |  1.409      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|           bg_Update |         Local|      |   18 |  2.060     |  3.101      |
+---------------------+--------------+------+------+------------+-------------+
|Ethernet_MAC/Etherne |              |      |      |            |             |
|  t_MAC/phy_tx_clk_i |         Local|      |   20 |  1.141     |  2.112      |
+---------------------+--------------+------+------+------------+-------------+
|Ethernet_MAC_RX_CLK_ |              |      |      |            |             |
|                IBUF |         Local|      |   17 |  0.774     |  4.358      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/sysclk_2x |              |      |      |            |             |
|           _bufpll_o |         Local|      |   31 |  0.704     |  1.620      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/sysclk_2x |              |      |      |            |             |
|       _180_bufpll_o |         Local|      |   37 |  0.723     |  1.639      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mcb_ui_top_0/mcb_r |              |      |      |            |             |
|aw_wrapper_inst/ioi_ |              |      |      |            |             |
|             drp_clk |         Local|      |   22 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mcb_ui_top_0/mcb_r |              |      |      |            |             |
|aw_wrapper_inst/idel |              |      |      |            |             |
|        ay_dqs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mcb_ui_top_0/mcb_r |              |      |      |            |             |
|aw_wrapper_inst/idel |              |      |      |            |             |
|        ay_dqs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mcb_ui_top_0/mcb_r |              |      |      |            |             |
|aw_wrapper_inst/idel |              |      |      |            |             |
|       ay_udqs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mcb_ui_top_0/mcb_r |              |      |      |            |             |
|aw_wrapper_inst/idel |              |      |      |            |             |
|       ay_udqs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|  USB_Uart_Interrupt |         Local|      |    1 |  0.000     |  0.796      |
+---------------------+--------------+------+------+------------+-------------+
|Ethernet_MAC_IP2INTC |              |      |      |            |             |
|               _Irpt |         Local|      |    1 |  0.000     |  0.796      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 4

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_400_0000MHzPLL0_nobuf = PERIOD TIM | MINPERIOD   |     0.901ns|     1.599ns|       0|           0
  EGRP "clk_400_0000MHzPLL0_nobuf"          |             |            |            |        |            
  TS_sys_clk_pin * 6 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_400_0000MHz180PLL0_nobuf = PERIOD  | MINPERIOD   |     0.901ns|     1.599ns|       0|           0
  TIMEGRP         "clk_400_0000MHz180PLL0_n |             |            |            |        |            
  obuf" TS_sys_clk_pin * 6 PHASE 1.2500125  |             |            |            |        |            
  ns         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |    10.000ns|     5.000ns|       0|           0
  pin" 66.666 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     2.619ns|    12.381ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " | HOLD        |     0.311ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT2" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC/Ethernet_MAC/phy_tx_clk | NETSKEW     |     4.761ns|     1.239ns|       0|           0
  _i" MAXSKEW = 6 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC_RX_CLK_IBUF" MAXSKEW =  | NETSKEW     |     4.981ns|     1.019ns|       0|           0
  6 ns                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSTXOUT_Ethernet_MAC = MAXDELAY FROM TIME | MAXDELAY    |     5.889ns|     4.111ns|       0|           0
  GRP "TXCLK_GRP_Ethernet_MAC" TO         T |             |            |            |        |            
  IMEGRP "PADS" 10 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  OFFSET = IN 6 ns BEFORE COMP "Ethernet_MA | SETUP       |     6.566ns|    -0.566ns|       0|           0
  C_RX_CLK"                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CLOCK_Y3 = PERIOD TIMEGRP "mimtlu_0_CL | SETUP       |     7.002ns|     2.998ns|       0|           0
  OCK_Y3_pin" 100 MHz HIGH 50| HOLD        |     0.417ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC/Ethernet_MAC/phy_tx_clk | SETUP       |     8.458ns|    15.834ns|       0|           0
  _i" PERIOD = 40 ns HIGH 14 ns             | HOLD        |     0.367ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC_RX_CLK_IBUF" PERIOD = 4 | SETUP       |    10.854ns|     8.988ns|       0|           0
  0 ns HIGH 14 ns                           | HOLD        |     0.246ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     2.428ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Interrupt_path" | SETUP       |         N/A|     2.147ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     1.642ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_RX_AXI_FP_Ethernet_MAC_path" TIG | SETUP       |         N/A|     3.201ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_AXI_RX_FP_Ethernet_MAC_path" TIG | SETUP       |         N/A|     6.426ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TX_AXI_FP_Ethernet_MAC_path" TIG | SETUP       |         N/A|     5.036ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_AXI_TX_FP_Ethernet_MAC_path" TIG | SETUP       |         N/A|     7.493ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     2.114ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB3_LPDDR_SYS_RST_SYNCH_pat | SETUP       |         N/A|     3.424ns|     N/A|           0
  h" TIG                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB3_LPDDR_CALIB_DONE_SYNCH_ | N/A         |         N/A|         N/A|     N/A|         N/A
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | MAXDELAY    |         N/A|     6.408ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_intr_sync_p1_microblaze_0_intc_p | SETUP       |         N/A|    -0.607ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_sync_microblaze_0_intc_path" TIG | SETUP       |         N/A|     9.675ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4_0_reset_resync_path" TIG    | MAXDELAY    |         N/A|     6.441ns|     N/A|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     15.000ns|      5.000ns|     12.381ns|            0|            0|            0|       321047|
| TS_clk_400_0000MHz180PLL0_nobu|      2.500ns|      1.599ns|          N/A|            0|            0|            0|            0|
| f                             |             |             |             |             |             |             |             |
| TS_clk_400_0000MHzPLL0_nobuf  |      2.500ns|      1.599ns|          N/A|            0|            0|            0|            0|
| TS_clock_generator_0_clock_gen|     15.000ns|     12.381ns|          N/A|            0|            0|       321047|            0|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 4 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 48 secs 
Total CPU time to PAR completion: 41 secs 

Peak Memory Usage:  458 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 8
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx9.nph' in environment
C:\Xilinx\14.4\ISE_DS\ISE\;C:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx9, package csg324, speed -2
WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6 ns BEFORE COMP
   "Ethernet_MAC_RX_CLK";> [system.pcf(13615)], is specified without a duration.
    This will result in a lack of hold time checks in timing reports.  If hold
   time checks are desired a duration value should be specified following the
   'VALID' keyword.

WARNING:Timing:3223 - Timing constraint PATH
   "TS_TIG_MCB3_LPDDR_CALIB_DONE_SYNCH_path" TIG; ignored during timing
   analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx9,-2 (PRODUCTION 1.23 2012-12-04)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 321612 paths, 2 nets, and 23569 connections

Design statistics:
   Minimum period:  15.834ns (Maximum frequency:  63.155MHz)
   Maximum path delay from/to any node:   4.111ns
   Maximum net skew:   1.239ns


Analysis completed Tue Apr 30 15:26:16 2013
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 2
Number of info messages: 4
Total time: 13 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.4 - Bitgen P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx9.nph' in environment
C:\Xilinx\14.4\ISE_DS\ISE\;C:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx9, package csg324, speed -2
Opened constraints file system.pcf.

Tue Apr 30 15:26:24 2013

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY
   _COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY
   _COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
DRC detected 0 errors and 4 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Tue Apr 30 15:28:38 2013
 make -f system.make exporttosdk started...
Done!

********************************************************************************
At Local date and time: Tue Apr 30 15:28:38 2013
 xsdk.exe -hwspec F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.4 Build EDK_P.49d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Tue Apr 30 15:32:40 2013
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx9csg324-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx9csg324-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 4 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 196 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'mimtlu_0_CLOCK_Y3_pin' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) LEDs_4Bits	axi4lite_0
  (0x40020000-0x4002ffff) DIP_Switches_4Bits	axi4lite_0
  (0x40600000-0x4060ffff) USB_Uart	axi4lite_0
  (0x40e00000-0x40e0ffff) Ethernet_MAC	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x75000000-0x7500ffff) mimtlu_0	axi4lite_0
  (0xa4000000-0xa7ffffff) MCB3_LPDDR	axi4_0
INFO:EDK:4087 - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_MAC - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 286
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 8 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 2 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: Interrupt_address_in, CONNECTOR:
   microblaze_0_interrupt_Interrupt_address_in - No driver found. Port will be
   driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 130 
WARNING:EDK:4181 - PORT: Processor_ack_out, CONNECTOR:
   microblaze_0_interrupt_Processor_ack_out - floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 131 
WARNING:EDK:4181 - PORT: CLKOUT3, CONNECTOR: clock_generator_0_CLKOUT3 -
   floating connection - F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs
   line 182 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111110110 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x44000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x44000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 12 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 12 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 5000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 121 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 176 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 190 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 218 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 232 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INTC INFO:: Processor_clk not connected.. IRQ to Microblaze is generated on AXI
clock.
Port present in Ethernet_MAC

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INTC_INFO_CONSTRAINTS:: Adding Edge interrupt constraints
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INFO: Forcing parameter C_SIMULATION = "FALSE" in IP axi_s6_ddrx.
INFO: The Ethernet_MAC core has constraints automatically generated by XPS in
implementation/ethernet_mac_wrapper/ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Ethernet_MAC core has constraints automatically generated by XPS in
implementation/ethernet_mac_wrapper/ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 54 - Copying cache
implementation netlist
IPNAME:axi_intc INSTANCE:microblaze_0_intc -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 67 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 78 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 85 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 94 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 101 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 110 - Copying cache
implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 117 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:debug_module -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 149 - Copying cache
implementation netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 185 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 197 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 205 - Copying cache
implementation netlist
IPNAME:axi_uartlite INSTANCE:usb_uart -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 212 - Copying cache
implementation netlist
IPNAME:axi_s6_ddrx INSTANCE:mcb3_lpddr -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 228 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:leds_4bits -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 272 - Copying cache
implementation netlist
IPNAME:axi_ethernetlite INSTANCE:ethernet_mac -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 286 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:dip_switches_4bits -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 312 - Copying cache
implementation netlist
IPNAME:mimtlu INSTANCE:mimtlu_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 326 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 110 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 162 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 162 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mimtlu_0 - F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line
326 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 162 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx9csg324-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/clock_generator_0_wr
apper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 33.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx9csg324-2 -implement xflow.opt system.ngc
Release 14.4 - Xflow P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx9csg324-2 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/fpga.flw 
Using Option File(s): 
 F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx9csg324-2 -nt timestamp -bm system.bmm
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.4 - ngdbuild P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx9csg324-2 -nt timestamp -bm system.bmm
F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system.ngc" ...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_ethernet_mac_
wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_dip_switches_
4bits_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_usb_uart_wrap
per.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_clock_generat
or_0_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_mimtlu_0_wrap
per.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_mcb3_lpddr_wr
apper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_proc_sys_rese
t_0_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_axi4lite_0_wr
apper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
intc_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_axi4_0_wrappe
r.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
ilmb_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
i_bram_ctrl_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
dlmb_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
d_bram_ctrl_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_debug_module_
wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_axi_timer_0_w
rapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_leds_4bits_wr
apper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
bram_block_wrapper.ngc"...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_ethernet_mac_
wrapper.ncf" to module "Ethernet_MAC"...
WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6.000 BEFORE 
   "PHY_rx_clk";>
   [F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_ethernet_m
   ac_wrapper.ncf(4)], is specified without a duration.  This will result in a
   lack of hold time checks in timing reports.  If hold time checks are desired
   a duration value should be specified following the 'VALID' keyword.

Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_mcb3_lpddr_wr
apper.ncf" to module "MCB3_LPDDR"...
Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_axi4lite_0_wr
apper.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
intc_wrapper.ncf" to module "microblaze_0_intc"...
Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_axi4_0_wrappe
r.ncf" to module "axi4_0"...
Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
ilmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
dlmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
wrapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[0].cl
   ock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4_0_reset_source = FFS PADS
   CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_400_0000MHz180PLL0_nobuf = PERIOD
   "clk_400_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 1.2500125 ns HIGH
   50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_400_0000MHzPLL0_nobuf = PERIOD
   "clk_400_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   HIGH 50>

WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6000.000000000 pS
   BEFORE Ethernet_MAC/PHY_rx_clk;>, is specified without a duration.  This will
   result in a lack of hold time checks in timing reports.  If hold time checks
   are desired a duration value should be specified following the 'VALID'
   keyword.

WARNING:NgdBuild:1012 - The constraint <CONFIG VCCAUX = "2.5"> is overridden on
   the design object system by the constraint <CONFIG VCCAUX = "3.3" ;>
   [system.ucf(42)].
Done...

Processing BMM file "system.bmm" ...

WARNING:NgdBuild:1440 - User specified non-default attribute value (15) was
   detected for the CLKIN1_PERIOD attribute on PLL
   "clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst".  This does not
   match the PERIOD constraint value (66666 KHz.).  The uncertainty calculation
   will use the PERIOD constraint value.  This could result in incorrect
   uncertainty calculated for PLL output clocks.
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/COLLISION_SYNC_2' has unconnected
   output pin
WARNING:NgdBuild:452 - logical net 'N22' has no driver
WARNING:NgdBuild:452 - logical net 'N23' has no driver
WARNING:NgdBuild:452 - logical net 'N24' has no driver
WARNING:NgdBuild:452 - logical net 'N25' has no driver
WARNING:NgdBuild:452 - logical net 'N26' has no driver
WARNING:NgdBuild:452 - logical net 'N27' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:478 - clock net clock_generator_0/CLKOUT3 with clock driver
   clock_generator_0/clock_generator_0/PLL0_CLKOUT3_BUFG_INST drives no clock
   pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  31

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  0 sec
Total CPU time to NGDBUILD completion:  1 min  0 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.4 - Map P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx9csg324-2".
Mapping design into LUTs...
WARNING:MapLib:701 - Signal Ethernet_MAC_COL connected to top level port
   Ethernet_MAC_COL has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB3_LPDDR_CALIB_DONE_SYNCH_path" TIG ignored during timing analysis.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 21 secs 
Total CPU  time at the beginning of Placer: 21 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:c7fa056d) REAL time: 23 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 77 IOs, 75 are locked
   and 2 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:c7fa056d) REAL time: 23 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:e2ec072d) REAL time: 23 secs 

Phase 4.2  Initial Placement for Architecture Specific Features
...
Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:67a10068) REAL time: 33 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:67a10068) REAL time: 33 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:67a10068) REAL time: 33 secs 

Phase 7.3  Local Placement Optimization
...
Phase 7.3  Local Placement Optimization (Checksum:d3ee5b14) REAL time: 34 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:3025a875) REAL time: 34 secs 

Phase 9.8  Global Placement
........................
........................................................
......................................................................................
.............................................................................................
............................................................
Phase 9.8  Global Placement (Checksum:8c07ad9b) REAL time: 1 mins 49 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:8c07ad9b) REAL time: 1 mins 49 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:50066a6d) REAL time: 2 mins 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:50066a6d) REAL time: 2 mins 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:f01a2c56) REAL time: 2 mins 1 secs 

Total REAL time to Placer completion: 2 mins 1 secs 
Total CPU  time to Placer completion: 2 mins 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    6
Slice Logic Utilization:
  Number of Slice Registers:                 3,466 out of  11,440   30
    Number used as Flip Flops:               3,463
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                3
  Number of Slice LUTs:                      4,293 out of   5,720   75
    Number used as logic:                    3,983 out of   5,720   69
      Number using O6 output only:           2,918
      Number using O5 output only:             137
      Number using O5 and O6:                  928
      Number used as ROM:                        0
    Number used as Memory:                     204 out of   1,440   14
      Number used as Dual Port RAM:             72
        Number using O6 output only:             0
        Number using O5 output only:             1
        Number using O5 and O6:                 71
      Number used as Single Port RAM:            4
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Shift Register:           128
        Number using O6 output only:            38
        Number using O5 output only:             1
        Number using O5 and O6:                 89
    Number used exclusively as route-thrus:    106
      Number with same-slice register load:     95
      Number with same-slice carry load:        10
      Number with other load:                    1

Slice Logic Distribution:
  Number of occupied Slices:                 1,334 out of   1,430   93
  Number of MUXCYs used:                       776 out of   2,860   27
  Number of LUT Flip Flop pairs used:        4,556
    Number with an unused Flip Flop:         1,470 out of   4,556   32
    Number with an unused LUT:                 263 out of   4,556    5
    Number of fully used LUT-FF pairs:       2,823 out of   4,556   61
    Number of unique control sets:             310
    Number of slice register sites lost
      to control set restrictions:           1,269 out of  11,440   11

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        77 out of     200   38
    Number of LOCed IOBs:                       75 out of      77   97
    IOB Flip Flops:                             20

Specific Feature Utilization:
  Number of RAMB16BWERs:                        26 out of      32   81
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       4 out of      16   25
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      1
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                  12 out of     200    6
    Number used as ILOGIC2s:                    12
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        23 out of     200   11
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      1
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  50 out of     200   25
    Number used as OLOGIC2s:                     7
    Number used as OSERDES2s:                   43
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      16   18
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.84

Peak Memory Usage:  520 MB
Total REAL time to MAP completion:  2 mins 7 secs 
Total CPU time to MAP completion:   2 mins 6 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - par P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx9.nph' in environment
C:\Xilinx\14.4\ISE_DS\ISE\;C:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx9, package csg324, speed -2
WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6 ns BEFORE COMP "Ethernet_MAC_RX_CLK";>
   [system.pcf(13824)], is specified without a duration.  This will result in a lack of hold time checks in timing
   reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.


Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.23 2012-12-04".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 3,466 out of  11,440   30
    Number used as Flip Flops:               3,463
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                3
  Number of Slice LUTs:                      4,293 out of   5,720   75
    Number used as logic:                    3,983 out of   5,720   69
      Number using O6 output only:           2,918
      Number using O5 output only:             137
      Number using O5 and O6:                  928
      Number used as ROM:                        0
    Number used as Memory:                     204 out of   1,440   14
      Number used as Dual Port RAM:             72
        Number using O6 output only:             0
        Number using O5 output only:             1
        Number using O5 and O6:                 71
      Number used as Single Port RAM:            4
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Shift Register:           128
        Number using O6 output only:            38
        Number using O5 output only:             1
        Number using O5 and O6:                 89
    Number used exclusively as route-thrus:    106
      Number with same-slice register load:     95
      Number with same-slice carry load:        10
      Number with other load:                    1

Slice Logic Distribution:
  Number of occupied Slices:                 1,334 out of   1,430   93
  Number of MUXCYs used:                       776 out of   2,860   27
  Number of LUT Flip Flop pairs used:        4,556
    Number with an unused Flip Flop:         1,470 out of   4,556   32
    Number with an unused LUT:                 263 out of   4,556    5
    Number of fully used LUT-FF pairs:       2,823 out of   4,556   61
    Number of slice register sites lost
      to control set restrictions:               0 out of  11,440    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        77 out of     200   38
    Number of LOCed IOBs:                       75 out of      77   97
    IOB Flip Flops:                             20

Specific Feature Utilization:
  Number of RAMB16BWERs:                        26 out of      32   81
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       4 out of      16   25
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      1
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                  12 out of     200    6
    Number used as ILOGIC2s:                    12
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        23 out of     200   11
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      1
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  50 out of     200   25
    Number used as OLOGIC2s:                     7
    Number used as OSERDES2s:                   43
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      16   18
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB3_LPDDR_CALIB_DONE_SYNCH_path" TIG; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 13 secs 
Finished initial Timing Analysis.  REAL time: 13 secs 

WARNING:Par:288 - The signal
   Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 29213 unrouted;      REAL time: 13 secs 

Phase  2  : 24573 unrouted;      REAL time: 14 secs 

Phase  3  : 12029 unrouted;      REAL time: 23 secs 

Phase  4  : 12038 unrouted; (Setup:0, Hold:5190, Component Switching Limit:0)     REAL time: 24 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:5015, Component Switching Limit:0)     REAL time: 44 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:5015, Component Switching Limit:0)     REAL time: 44 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:5015, Component Switching Limit:0)     REAL time: 44 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:5015, Component Switching Limit:0)     REAL time: 44 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 45 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 47 secs 
Total REAL time to Router completion: 47 secs 
Total CPU time to Router completion: 46 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|  clk_66_6667MHzPLL0 | BUFGMUX_X3Y13| No   | 1227 |  0.690     |  2.081      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|              bg_Clk |  BUFGMUX_X2Y2| No   |   53 |  0.119     |  1.510      |
+---------------------+--------------+------+------+------------+-------------+
|mimtlu_0_CLOCK_Y3_pi |              |      |      |            |             |
|        n_IBUFG_BUFG |  BUFGMUX_X3Y7| No   |   41 |  0.747     |  2.148      |
+---------------------+--------------+------+------+------------+-------------+
|mimtlu_0/mimtlu_0/US |              |      |      |            |             |
|ER_LOGIC_I/MIMTLU_en |              |      |      |            |             |
|           t/clk_out |  BUFGMUX_X2Y3| No   |    1 |  0.000     |  1.466      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|           bg_Update |         Local|      |   19 |  4.107     |  5.587      |
+---------------------+--------------+------+------+------------+-------------+
|Ethernet_MAC/Etherne |              |      |      |            |             |
|  t_MAC/phy_tx_clk_i |         Local|      |   18 |  1.243     |  2.220      |
+---------------------+--------------+------+------+------------+-------------+
|Ethernet_MAC_RX_CLK_ |              |      |      |            |             |
|                IBUF |         Local|      |   16 |  1.623     |  4.559      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/sysclk_2x |              |      |      |            |             |
|           _bufpll_o |         Local|      |   31 |  0.704     |  1.620      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/sysclk_2x |              |      |      |            |             |
|       _180_bufpll_o |         Local|      |   37 |  0.723     |  1.639      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mcb_ui_top_0/mcb_r |              |      |      |            |             |
|aw_wrapper_inst/ioi_ |              |      |      |            |             |
|             drp_clk |         Local|      |   22 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mcb_ui_top_0/mcb_r |              |      |      |            |             |
|aw_wrapper_inst/idel |              |      |      |            |             |
|        ay_dqs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mcb_ui_top_0/mcb_r |              |      |      |            |             |
|aw_wrapper_inst/idel |              |      |      |            |             |
|        ay_dqs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mcb_ui_top_0/mcb_r |              |      |      |            |             |
|aw_wrapper_inst/idel |              |      |      |            |             |
|       ay_udqs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mcb_ui_top_0/mcb_r |              |      |      |            |             |
|aw_wrapper_inst/idel |              |      |      |            |             |
|       ay_udqs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|  USB_Uart_Interrupt |         Local|      |    1 |  0.000     |  1.676      |
+---------------------+--------------+------+------+------------+-------------+
|Ethernet_MAC_IP2INTC |              |      |      |            |             |
|               _Irpt |         Local|      |    1 |  0.000     |  2.559      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 4

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_CLOCK_Y3 = PERIOD TIMEGRP "mimtlu_0_CL | SETUP       |     0.161ns|     9.839ns|       0|           0
  OCK_Y3_pin" 100 MHz HIGH 50| HOLD        |     0.417ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.644ns|    14.356ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " | HOLD        |     0.303ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT2" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_400_0000MHzPLL0_nobuf = PERIOD TIM | MINPERIOD   |     0.901ns|     1.599ns|       0|           0
  EGRP "clk_400_0000MHzPLL0_nobuf"          |             |            |            |        |            
  TS_sys_clk_pin * 6 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_400_0000MHz180PLL0_nobuf = PERIOD  | MINPERIOD   |     0.901ns|     1.599ns|       0|           0
  TIMEGRP         "clk_400_0000MHz180PLL0_n |             |            |            |        |            
  obuf" TS_sys_clk_pin * 6 PHASE 1.2500125  |             |            |            |        |            
  ns         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |    10.000ns|     5.000ns|       0|           0
  pin" 66.666 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC_RX_CLK_IBUF" MAXSKEW =  | NETSKEW     |     4.216ns|     1.784ns|       0|           0
  6 ns                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC/Ethernet_MAC/phy_tx_clk | NETSKEW     |     4.659ns|     1.341ns|       0|           0
  _i" MAXSKEW = 6 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSTXOUT_Ethernet_MAC = MAXDELAY FROM TIME | MAXDELAY    |     5.889ns|     4.111ns|       0|           0
  GRP "TXCLK_GRP_Ethernet_MAC" TO         T |             |            |            |        |            
  IMEGRP "PADS" 10 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  OFFSET = IN 6 ns BEFORE COMP "Ethernet_MA | SETUP       |     6.851ns|    -0.851ns|       0|           0
  C_RX_CLK"                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC/Ethernet_MAC/phy_tx_clk | SETUP       |     8.888ns|    14.605ns|       0|           0
  _i" PERIOD = 40 ns HIGH 14 ns             | HOLD        |     0.439ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC_RX_CLK_IBUF" PERIOD = 4 | SETUP       |     8.959ns|    14.402ns|       0|           0
  0 ns HIGH 14 ns                           | HOLD        |     0.288ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_sync_microblaze_0_intc_path" TIG | SETUP       |         N/A|    10.329ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_intr_sync_p1_microblaze_0_intc_p | SETUP       |         N/A|     0.958ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | MAXDELAY    |         N/A|     6.430ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB3_LPDDR_CALIB_DONE_SYNCH_ | N/A         |         N/A|         N/A|     N/A|         N/A
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB3_LPDDR_SYS_RST_SYNCH_pat | SETUP       |         N/A|     1.913ns|     N/A|           0
  h" TIG                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4_0_reset_resync_path" TIG    | MAXDELAY    |         N/A|     6.500ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_AXI_TX_FP_Ethernet_MAC_path" TIG | SETUP       |         N/A|     7.046ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TX_AXI_FP_Ethernet_MAC_path" TIG | SETUP       |         N/A|     5.653ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_AXI_RX_FP_Ethernet_MAC_path" TIG | SETUP       |         N/A|     7.983ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_RX_AXI_FP_Ethernet_MAC_path" TIG | SETUP       |         N/A|     3.027ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     2.080ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     3.061ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Interrupt_path" | SETUP       |         N/A|     3.027ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     2.585ns|     N/A|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     15.000ns|      5.000ns|     14.356ns|            0|            0|            0|       321047|
| TS_clk_400_0000MHz180PLL0_nobu|      2.500ns|      1.599ns|          N/A|            0|            0|            0|            0|
| f                             |             |             |             |             |             |             |             |
| TS_clk_400_0000MHzPLL0_nobuf  |      2.500ns|      1.599ns|          N/A|            0|            0|            0|            0|
| TS_clock_generator_0_clock_gen|     15.000ns|     14.356ns|          N/A|            0|            0|       321047|            0|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 4 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 55 secs 
Total CPU time to PAR completion: 48 secs 

Peak Memory Usage:  460 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 8
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx9.nph' in environment
C:\Xilinx\14.4\ISE_DS\ISE\;C:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx9, package csg324, speed -2
WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6 ns BEFORE COMP
   "Ethernet_MAC_RX_CLK";> [system.pcf(13824)], is specified without a duration.
    This will result in a lack of hold time checks in timing reports.  If hold
   time checks are desired a duration value should be specified following the
   'VALID' keyword.

WARNING:Timing:3223 - Timing constraint PATH
   "TS_TIG_MCB3_LPDDR_CALIB_DONE_SYNCH_path" TIG; ignored during timing
   analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx9,-2 (PRODUCTION 1.23 2012-12-04)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 326231 paths, 2 nets, and 24244 connections

Design statistics:
   Minimum period:  14.605ns (Maximum frequency:  68.470MHz)
   Maximum path delay from/to any node:   4.111ns
   Maximum net skew:   1.784ns


Analysis completed Tue Apr 30 15:38:07 2013
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 2
Number of info messages: 4
Total time: 13 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.4 - Bitgen P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx9.nph' in environment
C:\Xilinx\14.4\ISE_DS\ISE\;C:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx9, package csg324, speed -2
Opened constraints file system.pcf.

Tue Apr 30 15:38:14 2013

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY
   _COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY
   _COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
DRC detected 0 errors and 4 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Tue Apr 30 15:38:48 2013
 make -f system.make exporttosdk started...
Done!

********************************************************************************
At Local date and time: Tue Apr 30 15:38:49 2013
 xsdk.exe -hwspec F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.4 Build EDK_P.49d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Tue Apr 30 15:46:09 2013
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx9csg324-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx9csg324-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 4 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 196 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'mimtlu_0_CLOCK_Y3_pin' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) LEDs_4Bits	axi4lite_0
  (0x40020000-0x4002ffff) DIP_Switches_4Bits	axi4lite_0
  (0x40600000-0x4060ffff) USB_Uart	axi4lite_0
  (0x40e00000-0x40e0ffff) Ethernet_MAC	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x75000000-0x7500ffff) mimtlu_0	axi4lite_0
  (0xa4000000-0xa7ffffff) MCB3_LPDDR	axi4_0
INFO:EDK:4087 - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_MAC - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 286
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 8 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 2 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: Interrupt_address_in, CONNECTOR:
   microblaze_0_interrupt_Interrupt_address_in - No driver found. Port will be
   driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 130 
WARNING:EDK:4181 - PORT: Processor_ack_out, CONNECTOR:
   microblaze_0_interrupt_Processor_ack_out - floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 131 
WARNING:EDK:4181 - PORT: CLKOUT3, CONNECTOR: clock_generator_0_CLKOUT3 -
   floating connection - F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs
   line 182 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111110110 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x44000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x44000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 12 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 12 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 5000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 121 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 176 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 190 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 218 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 232 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INTC INFO:: Processor_clk not connected.. IRQ to Microblaze is generated on AXI
clock.
Port present in Ethernet_MAC

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INTC_INFO_CONSTRAINTS:: Adding Edge interrupt constraints
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INFO: Forcing parameter C_SIMULATION = "FALSE" in IP axi_s6_ddrx.
INFO: The Ethernet_MAC core has constraints automatically generated by XPS in
implementation/ethernet_mac_wrapper/ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Ethernet_MAC core has constraints automatically generated by XPS in
implementation/ethernet_mac_wrapper/ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 54 - Copying cache
implementation netlist
IPNAME:axi_intc INSTANCE:microblaze_0_intc -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 67 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 78 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 85 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 94 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 101 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 110 - Copying cache
implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 117 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:debug_module -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 149 - Copying cache
implementation netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 185 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 197 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 205 - Copying cache
implementation netlist
IPNAME:axi_uartlite INSTANCE:usb_uart -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 212 - Copying cache
implementation netlist
IPNAME:axi_s6_ddrx INSTANCE:mcb3_lpddr -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 228 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:leds_4bits -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 272 - Copying cache
implementation netlist
IPNAME:axi_ethernetlite INSTANCE:ethernet_mac -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 286 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:dip_switches_4bits -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 312 - Copying cache
implementation netlist
IPNAME:mimtlu INSTANCE:mimtlu_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 326 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 110 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 162 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 162 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mimtlu_0 - F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line
326 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 162 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx9csg324-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/clock_generator_0_wr
apper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 33.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx9csg324-2 -implement xflow.opt system.ngc
Release 14.4 - Xflow P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx9csg324-2 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/fpga.flw 
Using Option File(s): 
 F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx9csg324-2 -nt timestamp -bm system.bmm
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.4 - ngdbuild P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx9csg324-2 -nt timestamp -bm system.bmm
F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system.ngc" ...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_ethernet_mac_
wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_dip_switches_
4bits_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_usb_uart_wrap
per.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_clock_generat
or_0_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_mimtlu_0_wrap
per.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_mcb3_lpddr_wr
apper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_proc_sys_rese
t_0_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_axi4lite_0_wr
apper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
intc_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_axi4_0_wrappe
r.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
ilmb_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
i_bram_ctrl_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
dlmb_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
d_bram_ctrl_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_debug_module_
wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_axi_timer_0_w
rapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_leds_4bits_wr
apper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
bram_block_wrapper.ngc"...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_ethernet_mac_
wrapper.ncf" to module "Ethernet_MAC"...
WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6.000 BEFORE 
   "PHY_rx_clk";>
   [F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_ethernet_m
   ac_wrapper.ncf(4)], is specified without a duration.  This will result in a
   lack of hold time checks in timing reports.  If hold time checks are desired
   a duration value should be specified following the 'VALID' keyword.

Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_mcb3_lpddr_wr
apper.ncf" to module "MCB3_LPDDR"...
Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_axi4lite_0_wr
apper.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
intc_wrapper.ncf" to module "microblaze_0_intc"...
Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_axi4_0_wrappe
r.ncf" to module "axi4_0"...
Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
ilmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
dlmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
wrapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[0].cl
   ock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4_0_reset_source = FFS PADS
   CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_400_0000MHz180PLL0_nobuf = PERIOD
   "clk_400_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 1.2500125 ns HIGH
   50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_400_0000MHzPLL0_nobuf = PERIOD
   "clk_400_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   HIGH 50>

WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6000.000000000 pS
   BEFORE Ethernet_MAC/PHY_rx_clk;>, is specified without a duration.  This will
   result in a lack of hold time checks in timing reports.  If hold time checks
   are desired a duration value should be specified following the 'VALID'
   keyword.

WARNING:NgdBuild:1012 - The constraint <CONFIG VCCAUX = "2.5"> is overridden on
   the design object system by the constraint <CONFIG VCCAUX = "3.3" ;>
   [system.ucf(42)].
Done...

Processing BMM file "system.bmm" ...

WARNING:NgdBuild:1440 - User specified non-default attribute value (15) was
   detected for the CLKIN1_PERIOD attribute on PLL
   "clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst".  This does not
   match the PERIOD constraint value (66666 KHz.).  The uncertainty calculation
   will use the PERIOD constraint value.  This could result in incorrect
   uncertainty calculated for PLL output clocks.
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/COLLISION_SYNC_2' has unconnected
   output pin
WARNING:NgdBuild:452 - logical net 'N22' has no driver
WARNING:NgdBuild:452 - logical net 'N23' has no driver
WARNING:NgdBuild:452 - logical net 'N24' has no driver
WARNING:NgdBuild:452 - logical net 'N25' has no driver
WARNING:NgdBuild:452 - logical net 'N26' has no driver
WARNING:NgdBuild:452 - logical net 'N27' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:478 - clock net clock_generator_0/CLKOUT3 with clock driver
   clock_generator_0/clock_generator_0/PLL0_CLKOUT3_BUFG_INST drives no clock
   pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  31

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  0 sec
Total CPU time to NGDBUILD completion:  1 min  0 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.4 - Map P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx9csg324-2".
Mapping design into LUTs...
WARNING:MapLib:701 - Signal Ethernet_MAC_COL connected to top level port
   Ethernet_MAC_COL has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB3_LPDDR_CALIB_DONE_SYNCH_path" TIG ignored during timing analysis.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 21 secs 
Total CPU  time at the beginning of Placer: 21 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:9a4d0ae) REAL time: 23 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 77 IOs, 75 are locked
   and 2 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:9a4d0ae) REAL time: 23 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:629c6b8e) REAL time: 23 secs 

Phase 4.2  Initial Placement for Architecture Specific Features
...
Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:30e33d2) REAL time: 33 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:30e33d2) REAL time: 33 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:30e33d2) REAL time: 33 secs 

Phase 7.3  Local Placement Optimization
...
Phase 7.3  Local Placement Optimization (Checksum:bd3abbd5) REAL time: 34 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:ce51d5c0) REAL time: 34 secs 

Phase 9.8  Global Placement
.......................
.................................................
................................................................................
..............................................................................
................................................
Phase 9.8  Global Placement (Checksum:961f02ee) REAL time: 1 mins 42 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:961f02ee) REAL time: 1 mins 42 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:eac4da7f) REAL time: 1 mins 53 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:eac4da7f) REAL time: 1 mins 53 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:427ff6b8) REAL time: 1 mins 53 secs 

Total REAL time to Placer completion: 1 mins 54 secs 
Total CPU  time to Placer completion: 1 mins 52 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    6
Slice Logic Utilization:
  Number of Slice Registers:                 3,470 out of  11,440   30
    Number used as Flip Flops:               3,467
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                3
  Number of Slice LUTs:                      4,277 out of   5,720   74
    Number used as logic:                    3,988 out of   5,720   69
      Number using O6 output only:           2,927
      Number using O5 output only:             137
      Number using O5 and O6:                  924
      Number used as ROM:                        0
    Number used as Memory:                     204 out of   1,440   14
      Number used as Dual Port RAM:             72
        Number using O6 output only:             0
        Number using O5 output only:             1
        Number using O5 and O6:                 71
      Number used as Single Port RAM:            4
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Shift Register:           128
        Number using O6 output only:            38
        Number using O5 output only:             1
        Number using O5 and O6:                 89
    Number used exclusively as route-thrus:     85
      Number with same-slice register load:     76
      Number with same-slice carry load:         9
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,415 out of   1,430   98
  Number of MUXCYs used:                       776 out of   2,860   27
  Number of LUT Flip Flop pairs used:        4,657
    Number with an unused Flip Flop:         1,523 out of   4,657   32
    Number with an unused LUT:                 380 out of   4,657    8
    Number of fully used LUT-FF pairs:       2,754 out of   4,657   59
    Number of unique control sets:             312
    Number of slice register sites lost
      to control set restrictions:           1,281 out of  11,440   11

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        77 out of     200   38
    Number of LOCed IOBs:                       75 out of      77   97
    IOB Flip Flops:                             20

Specific Feature Utilization:
  Number of RAMB16BWERs:                        26 out of      32   81
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        4
    Number used as BUFGMUX:                      1
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                  12 out of     200    6
    Number used as ILOGIC2s:                    12
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        23 out of     200   11
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      1
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  50 out of     200   25
    Number used as OLOGIC2s:                     7
    Number used as OSERDES2s:                   43
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      16   18
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.84

Peak Memory Usage:  510 MB
Total REAL time to MAP completion:  1 mins 59 secs 
Total CPU time to MAP completion:   1 mins 58 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - par P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx9.nph' in environment
C:\Xilinx\14.4\ISE_DS\ISE\;C:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx9, package csg324, speed -2
WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6 ns BEFORE COMP "Ethernet_MAC_RX_CLK";>
   [system.pcf(13615)], is specified without a duration.  This will result in a lack of hold time checks in timing
   reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.


Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.23 2012-12-04".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 3,470 out of  11,440   30
    Number used as Flip Flops:               3,467
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                3
  Number of Slice LUTs:                      4,277 out of   5,720   74
    Number used as logic:                    3,988 out of   5,720   69
      Number using O6 output only:           2,927
      Number using O5 output only:             137
      Number using O5 and O6:                  924
      Number used as ROM:                        0
    Number used as Memory:                     204 out of   1,440   14
      Number used as Dual Port RAM:             72
        Number using O6 output only:             0
        Number using O5 output only:             1
        Number using O5 and O6:                 71
      Number used as Single Port RAM:            4
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Shift Register:           128
        Number using O6 output only:            38
        Number using O5 output only:             1
        Number using O5 and O6:                 89
    Number used exclusively as route-thrus:     85
      Number with same-slice register load:     76
      Number with same-slice carry load:         9
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,415 out of   1,430   98
  Number of MUXCYs used:                       776 out of   2,860   27
  Number of LUT Flip Flop pairs used:        4,657
    Number with an unused Flip Flop:         1,523 out of   4,657   32
    Number with an unused LUT:                 380 out of   4,657    8
    Number of fully used LUT-FF pairs:       2,754 out of   4,657   59
    Number of slice register sites lost
      to control set restrictions:               0 out of  11,440    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        77 out of     200   38
    Number of LOCed IOBs:                       75 out of      77   97
    IOB Flip Flops:                             20

Specific Feature Utilization:
  Number of RAMB16BWERs:                        26 out of      32   81
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        4
    Number used as BUFGMUX:                      1
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                  12 out of     200    6
    Number used as ILOGIC2s:                    12
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        23 out of     200   11
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      1
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  50 out of     200   25
    Number used as OLOGIC2s:                     7
    Number used as OSERDES2s:                   43
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      16   18
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB3_LPDDR_CALIB_DONE_SYNCH_path" TIG; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 12 secs 
Finished initial Timing Analysis.  REAL time: 13 secs 

WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 29303 unrouted;      REAL time: 13 secs 

Phase  2  : 24645 unrouted;      REAL time: 14 secs 

Phase  3  : 11236 unrouted;      REAL time: 22 secs 

Phase  4  : 11236 unrouted; (Setup:0, Hold:460, Component Switching Limit:0)     REAL time: 23 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:460, Component Switching Limit:0)     REAL time: 38 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:460, Component Switching Limit:0)     REAL time: 38 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:460, Component Switching Limit:0)     REAL time: 38 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:460, Component Switching Limit:0)     REAL time: 38 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 38 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 40 secs 
Total REAL time to Router completion: 40 secs 
Total CPU time to Router completion: 39 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|  clk_66_6667MHzPLL0 |  BUFGMUX_X2Y2| No   | 1254 |  0.752     |  2.143      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|              bg_Clk |  BUFGMUX_X2Y4| No   |   54 |  0.115     |  1.509      |
+---------------------+--------------+------+------+------------+-------------+
|mimtlu_0/mimtlu_0/US |              |      |      |            |             |
|ER_LOGIC_I/MIMTLU_en |              |      |      |            |             |
|          t/SLOW_CLK |  BUFGMUX_X2Y3| No   |   42 |  0.756     |  2.148      |
+---------------------+--------------+------+------+------------+-------------+
|mimtlu_0_CLOCK_Y3_pi |              |      |      |            |             |
|             n_BUFGP |  BUFGMUX_X3Y7| No   |    3 |  0.001     |  1.404      |
+---------------------+--------------+------+------+------------+-------------+
|mimtlu_0/mimtlu_0/US |              |      |      |            |             |
|ER_LOGIC_I/MIMTLU_en |              |      |      |            |             |
|           t/clk_out | BUFGMUX_X3Y13| No   |    1 |  0.000     |  1.409      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|           bg_Update |         Local|      |   18 |  2.060     |  3.101      |
+---------------------+--------------+------+------+------------+-------------+
|Ethernet_MAC/Etherne |              |      |      |            |             |
|  t_MAC/phy_tx_clk_i |         Local|      |   20 |  1.141     |  2.112      |
+---------------------+--------------+------+------+------------+-------------+
|Ethernet_MAC_RX_CLK_ |              |      |      |            |             |
|                IBUF |         Local|      |   17 |  0.774     |  4.358      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/sysclk_2x |              |      |      |            |             |
|           _bufpll_o |         Local|      |   31 |  0.704     |  1.620      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/sysclk_2x |              |      |      |            |             |
|       _180_bufpll_o |         Local|      |   37 |  0.723     |  1.639      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mcb_ui_top_0/mcb_r |              |      |      |            |             |
|aw_wrapper_inst/ioi_ |              |      |      |            |             |
|             drp_clk |         Local|      |   22 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mcb_ui_top_0/mcb_r |              |      |      |            |             |
|aw_wrapper_inst/idel |              |      |      |            |             |
|        ay_dqs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mcb_ui_top_0/mcb_r |              |      |      |            |             |
|aw_wrapper_inst/idel |              |      |      |            |             |
|        ay_dqs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mcb_ui_top_0/mcb_r |              |      |      |            |             |
|aw_wrapper_inst/idel |              |      |      |            |             |
|       ay_udqs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mcb_ui_top_0/mcb_r |              |      |      |            |             |
|aw_wrapper_inst/idel |              |      |      |            |             |
|       ay_udqs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|  USB_Uart_Interrupt |         Local|      |    1 |  0.000     |  0.796      |
+---------------------+--------------+------+------+------------+-------------+
|Ethernet_MAC_IP2INTC |              |      |      |            |             |
|               _Irpt |         Local|      |    1 |  0.000     |  0.796      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 4

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_400_0000MHzPLL0_nobuf = PERIOD TIM | MINPERIOD   |     0.901ns|     1.599ns|       0|           0
  EGRP "clk_400_0000MHzPLL0_nobuf"          |             |            |            |        |            
  TS_sys_clk_pin * 6 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_400_0000MHz180PLL0_nobuf = PERIOD  | MINPERIOD   |     0.901ns|     1.599ns|       0|           0
  TIMEGRP         "clk_400_0000MHz180PLL0_n |             |            |            |        |            
  obuf" TS_sys_clk_pin * 6 PHASE 1.2500125  |             |            |            |        |            
  ns         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |    10.000ns|     5.000ns|       0|           0
  pin" 66.666 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     2.619ns|    12.381ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " | HOLD        |     0.311ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT2" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC/Ethernet_MAC/phy_tx_clk | NETSKEW     |     4.761ns|     1.239ns|       0|           0
  _i" MAXSKEW = 6 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC_RX_CLK_IBUF" MAXSKEW =  | NETSKEW     |     4.981ns|     1.019ns|       0|           0
  6 ns                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSTXOUT_Ethernet_MAC = MAXDELAY FROM TIME | MAXDELAY    |     5.889ns|     4.111ns|       0|           0
  GRP "TXCLK_GRP_Ethernet_MAC" TO         T |             |            |            |        |            
  IMEGRP "PADS" 10 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  OFFSET = IN 6 ns BEFORE COMP "Ethernet_MA | SETUP       |     6.566ns|    -0.566ns|       0|           0
  C_RX_CLK"                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CLOCK_Y3 = PERIOD TIMEGRP "mimtlu_0_CL | SETUP       |     7.002ns|     2.998ns|       0|           0
  OCK_Y3_pin" 100 MHz HIGH 50| HOLD        |     0.417ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC/Ethernet_MAC/phy_tx_clk | SETUP       |     8.458ns|    15.834ns|       0|           0
  _i" PERIOD = 40 ns HIGH 14 ns             | HOLD        |     0.367ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC_RX_CLK_IBUF" PERIOD = 4 | SETUP       |    10.854ns|     8.988ns|       0|           0
  0 ns HIGH 14 ns                           | HOLD        |     0.246ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     2.428ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Interrupt_path" | SETUP       |         N/A|     2.147ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     1.642ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_RX_AXI_FP_Ethernet_MAC_path" TIG | SETUP       |         N/A|     3.201ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_AXI_RX_FP_Ethernet_MAC_path" TIG | SETUP       |         N/A|     6.426ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TX_AXI_FP_Ethernet_MAC_path" TIG | SETUP       |         N/A|     5.036ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_AXI_TX_FP_Ethernet_MAC_path" TIG | SETUP       |         N/A|     7.493ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     2.114ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB3_LPDDR_SYS_RST_SYNCH_pat | SETUP       |         N/A|     3.424ns|     N/A|           0
  h" TIG                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB3_LPDDR_CALIB_DONE_SYNCH_ | N/A         |         N/A|         N/A|     N/A|         N/A
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | MAXDELAY    |         N/A|     6.408ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_intr_sync_p1_microblaze_0_intc_p | SETUP       |         N/A|    -0.607ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_sync_microblaze_0_intc_path" TIG | SETUP       |         N/A|     9.675ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4_0_reset_resync_path" TIG    | MAXDELAY    |         N/A|     6.441ns|     N/A|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     15.000ns|      5.000ns|     12.381ns|            0|            0|            0|       321047|
| TS_clk_400_0000MHz180PLL0_nobu|      2.500ns|      1.599ns|          N/A|            0|            0|            0|            0|
| f                             |             |             |             |             |             |             |             |
| TS_clk_400_0000MHzPLL0_nobuf  |      2.500ns|      1.599ns|          N/A|            0|            0|            0|            0|
| TS_clock_generator_0_clock_gen|     15.000ns|     12.381ns|          N/A|            0|            0|       321047|            0|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 4 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 48 secs 
Total CPU time to PAR completion: 41 secs 

Peak Memory Usage:  459 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 8
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx9.nph' in environment
C:\Xilinx\14.4\ISE_DS\ISE\;C:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx9, package csg324, speed -2
WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6 ns BEFORE COMP
   "Ethernet_MAC_RX_CLK";> [system.pcf(13615)], is specified without a duration.
    This will result in a lack of hold time checks in timing reports.  If hold
   time checks are desired a duration value should be specified following the
   'VALID' keyword.

WARNING:Timing:3223 - Timing constraint PATH
   "TS_TIG_MCB3_LPDDR_CALIB_DONE_SYNCH_path" TIG; ignored during timing
   analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx9,-2 (PRODUCTION 1.23 2012-12-04)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 321612 paths, 2 nets, and 23569 connections

Design statistics:
   Minimum period:  15.834ns (Maximum frequency:  63.155MHz)
   Maximum path delay from/to any node:   4.111ns
   Maximum net skew:   1.239ns


Analysis completed Tue Apr 30 15:51:22 2013
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 2
Number of info messages: 4
Total time: 13 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.4 - Bitgen P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx9.nph' in environment
C:\Xilinx\14.4\ISE_DS\ISE\;C:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx9, package csg324, speed -2
Opened constraints file system.pcf.

Tue Apr 30 15:51:30 2013

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY
   _COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY
   _COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
DRC detected 0 errors and 4 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Tue Apr 30 15:53:32 2013
 make -f system.make exporttosdk started...
Done!

********************************************************************************
At Local date and time: Tue Apr 30 15:53:32 2013
 xsdk.exe -hwspec F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.4 Build EDK_P.49d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Tue Apr 30 16:45:56 2013
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx9csg324-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx9csg324-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 4 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 196 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'mimtlu_0_CLOCK_Y3_pin' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) LEDs_4Bits	axi4lite_0
  (0x40020000-0x4002ffff) DIP_Switches_4Bits	axi4lite_0
  (0x40600000-0x4060ffff) USB_Uart	axi4lite_0
  (0x40e00000-0x40e0ffff) Ethernet_MAC	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x75000000-0x7500ffff) mimtlu_0	axi4lite_0
  (0xa4000000-0xa7ffffff) MCB3_LPDDR	axi4_0
INFO:EDK:4087 - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_MAC - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 286
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 8 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 2 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: Interrupt_address_in, CONNECTOR:
   microblaze_0_interrupt_Interrupt_address_in - No driver found. Port will be
   driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 130 
WARNING:EDK:4181 - PORT: Processor_ack_out, CONNECTOR:
   microblaze_0_interrupt_Processor_ack_out - floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 131 
WARNING:EDK:4181 - PORT: CLKOUT3, CONNECTOR: clock_generator_0_CLKOUT3 -
   floating connection - F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs
   line 182 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111110110 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x44000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x44000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 12 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 12 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 5000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 121 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 176 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 190 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 218 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 232 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INTC INFO:: Processor_clk not connected.. IRQ to Microblaze is generated on AXI
clock.
Port present in Ethernet_MAC

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INTC_INFO_CONSTRAINTS:: Adding Edge interrupt constraints
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INFO: Forcing parameter C_SIMULATION = "FALSE" in IP axi_s6_ddrx.
INFO: The Ethernet_MAC core has constraints automatically generated by XPS in
implementation/ethernet_mac_wrapper/ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Ethernet_MAC core has constraints automatically generated by XPS in
implementation/ethernet_mac_wrapper/ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 54 - Copying cache
implementation netlist
IPNAME:axi_intc INSTANCE:microblaze_0_intc -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 67 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 78 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 85 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 94 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 101 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 110 - Copying cache
implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 117 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:debug_module -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 149 - Copying cache
implementation netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 185 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 197 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 205 - Copying cache
implementation netlist
IPNAME:axi_uartlite INSTANCE:usb_uart -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 212 - Copying cache
implementation netlist
IPNAME:axi_s6_ddrx INSTANCE:mcb3_lpddr -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 228 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:leds_4bits -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 272 - Copying cache
implementation netlist
IPNAME:axi_ethernetlite INSTANCE:ethernet_mac -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 286 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:dip_switches_4bits -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 312 - Copying cache
implementation netlist
IPNAME:mimtlu INSTANCE:mimtlu_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 326 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 110 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 162 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 162 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mimtlu_0 - F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line
326 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 162 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx9csg324-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/clock_generator_0_wr
apper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 34.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx9csg324-2 -implement xflow.opt system.ngc
Release 14.4 - Xflow P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx9csg324-2 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/fpga.flw 
Using Option File(s): 
 F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx9csg324-2 -nt timestamp -bm system.bmm
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.4 - ngdbuild P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx9csg324-2 -nt timestamp -bm system.bmm
F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system.ngc" ...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_ethernet_mac_
wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_dip_switches_
4bits_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_usb_uart_wrap
per.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_clock_generat
or_0_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_mimtlu_0_wrap
per.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_mcb3_lpddr_wr
apper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_proc_sys_rese
t_0_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_axi4lite_0_wr
apper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
intc_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_axi4_0_wrappe
r.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
ilmb_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
i_bram_ctrl_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
dlmb_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
d_bram_ctrl_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_debug_module_
wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_axi_timer_0_w
rapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_leds_4bits_wr
apper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
bram_block_wrapper.ngc"...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_ethernet_mac_
wrapper.ncf" to module "Ethernet_MAC"...
WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6.000 BEFORE 
   "PHY_rx_clk";>
   [F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_ethernet_m
   ac_wrapper.ncf(4)], is specified without a duration.  This will result in a
   lack of hold time checks in timing reports.  If hold time checks are desired
   a duration value should be specified following the 'VALID' keyword.

Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_mcb3_lpddr_wr
apper.ncf" to module "MCB3_LPDDR"...
Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_axi4lite_0_wr
apper.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
intc_wrapper.ncf" to module "microblaze_0_intc"...
Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_axi4_0_wrappe
r.ncf" to module "axi4_0"...
Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
ilmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
dlmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
wrapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[0].cl
   ock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4_0_reset_source = FFS PADS
   CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_400_0000MHz180PLL0_nobuf = PERIOD
   "clk_400_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 1.2500125 ns HIGH
   50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_400_0000MHzPLL0_nobuf = PERIOD
   "clk_400_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   HIGH 50>

WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6000.000000000 pS
   BEFORE Ethernet_MAC/PHY_rx_clk;>, is specified without a duration.  This will
   result in a lack of hold time checks in timing reports.  If hold time checks
   are desired a duration value should be specified following the 'VALID'
   keyword.

WARNING:NgdBuild:1012 - The constraint <CONFIG VCCAUX = "2.5"> is overridden on
   the design object system by the constraint <CONFIG VCCAUX = "3.3" ;>
   [system.ucf(42)].
Done...

Processing BMM file "system.bmm" ...

WARNING:NgdBuild:1440 - User specified non-default attribute value (15) was
   detected for the CLKIN1_PERIOD attribute on PLL
   "clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst".  This does not
   match the PERIOD constraint value (66666 KHz.).  The uncertainty calculation
   will use the PERIOD constraint value.  This could result in incorrect
   uncertainty calculated for PLL output clocks.
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/COLLISION_SYNC_2' has unconnected
   output pin
WARNING:NgdBuild:452 - logical net 'N22' has no driver
WARNING:NgdBuild:452 - logical net 'N23' has no driver
WARNING:NgdBuild:452 - logical net 'N24' has no driver
WARNING:NgdBuild:452 - logical net 'N25' has no driver
WARNING:NgdBuild:452 - logical net 'N26' has no driver
WARNING:NgdBuild:452 - logical net 'N27' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:478 - clock net clock_generator_0/CLKOUT3 with clock driver
   clock_generator_0/clock_generator_0/PLL0_CLKOUT3_BUFG_INST drives no clock
   pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  31

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  1 sec
Total CPU time to NGDBUILD completion:  1 min  0 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.4 - Map P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx9csg324-2".
Mapping design into LUTs...
WARNING:MapLib:701 - Signal Ethernet_MAC_COL connected to top level port
   Ethernet_MAC_COL has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB3_LPDDR_CALIB_DONE_SYNCH_path" TIG ignored during timing analysis.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 21 secs 
Total CPU  time at the beginning of Placer: 21 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:c7fa056d) REAL time: 22 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 77 IOs, 75 are locked
   and 2 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:c7fa056d) REAL time: 23 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:e2ec072d) REAL time: 23 secs 

Phase 4.2  Initial Placement for Architecture Specific Features
...
Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:67a10068) REAL time: 33 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:67a10068) REAL time: 33 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:67a10068) REAL time: 33 secs 

Phase 7.3  Local Placement Optimization
...
Phase 7.3  Local Placement Optimization (Checksum:d3ee5b14) REAL time: 34 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:3025a875) REAL time: 34 secs 

Phase 9.8  Global Placement
........................
........................................................
......................................................................................
.............................................................................................
............................................................
Phase 9.8  Global Placement (Checksum:8c07ad9b) REAL time: 1 mins 50 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:8c07ad9b) REAL time: 1 mins 50 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:50066a6d) REAL time: 2 mins 1 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:50066a6d) REAL time: 2 mins 2 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:f01a2c56) REAL time: 2 mins 2 secs 

Total REAL time to Placer completion: 2 mins 2 secs 
Total CPU  time to Placer completion: 2 mins 2 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    6
Slice Logic Utilization:
  Number of Slice Registers:                 3,466 out of  11,440   30
    Number used as Flip Flops:               3,463
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                3
  Number of Slice LUTs:                      4,293 out of   5,720   75
    Number used as logic:                    3,983 out of   5,720   69
      Number using O6 output only:           2,918
      Number using O5 output only:             137
      Number using O5 and O6:                  928
      Number used as ROM:                        0
    Number used as Memory:                     204 out of   1,440   14
      Number used as Dual Port RAM:             72
        Number using O6 output only:             0
        Number using O5 output only:             1
        Number using O5 and O6:                 71
      Number used as Single Port RAM:            4
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Shift Register:           128
        Number using O6 output only:            38
        Number using O5 output only:             1
        Number using O5 and O6:                 89
    Number used exclusively as route-thrus:    106
      Number with same-slice register load:     95
      Number with same-slice carry load:        10
      Number with other load:                    1

Slice Logic Distribution:
  Number of occupied Slices:                 1,334 out of   1,430   93
  Number of MUXCYs used:                       776 out of   2,860   27
  Number of LUT Flip Flop pairs used:        4,556
    Number with an unused Flip Flop:         1,470 out of   4,556   32
    Number with an unused LUT:                 263 out of   4,556    5
    Number of fully used LUT-FF pairs:       2,823 out of   4,556   61
    Number of unique control sets:             310
    Number of slice register sites lost
      to control set restrictions:           1,269 out of  11,440   11

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        77 out of     200   38
    Number of LOCed IOBs:                       75 out of      77   97
    IOB Flip Flops:                             20

Specific Feature Utilization:
  Number of RAMB16BWERs:                        26 out of      32   81
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       4 out of      16   25
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      1
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                  12 out of     200    6
    Number used as ILOGIC2s:                    12
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        23 out of     200   11
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      1
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  50 out of     200   25
    Number used as OLOGIC2s:                     7
    Number used as OSERDES2s:                   43
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      16   18
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.84

Peak Memory Usage:  506 MB
Total REAL time to MAP completion:  2 mins 8 secs 
Total CPU time to MAP completion:   2 mins 7 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - par P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx9.nph' in environment
C:\Xilinx\14.4\ISE_DS\ISE\;C:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx9, package csg324, speed -2
WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6 ns BEFORE COMP "Ethernet_MAC_RX_CLK";>
   [system.pcf(13824)], is specified without a duration.  This will result in a lack of hold time checks in timing
   reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.


Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.23 2012-12-04".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 3,466 out of  11,440   30
    Number used as Flip Flops:               3,463
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                3
  Number of Slice LUTs:                      4,293 out of   5,720   75
    Number used as logic:                    3,983 out of   5,720   69
      Number using O6 output only:           2,918
      Number using O5 output only:             137
      Number using O5 and O6:                  928
      Number used as ROM:                        0
    Number used as Memory:                     204 out of   1,440   14
      Number used as Dual Port RAM:             72
        Number using O6 output only:             0
        Number using O5 output only:             1
        Number using O5 and O6:                 71
      Number used as Single Port RAM:            4
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Shift Register:           128
        Number using O6 output only:            38
        Number using O5 output only:             1
        Number using O5 and O6:                 89
    Number used exclusively as route-thrus:    106
      Number with same-slice register load:     95
      Number with same-slice carry load:        10
      Number with other load:                    1

Slice Logic Distribution:
  Number of occupied Slices:                 1,334 out of   1,430   93
  Number of MUXCYs used:                       776 out of   2,860   27
  Number of LUT Flip Flop pairs used:        4,556
    Number with an unused Flip Flop:         1,470 out of   4,556   32
    Number with an unused LUT:                 263 out of   4,556    5
    Number of fully used LUT-FF pairs:       2,823 out of   4,556   61
    Number of slice register sites lost
      to control set restrictions:               0 out of  11,440    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        77 out of     200   38
    Number of LOCed IOBs:                       75 out of      77   97
    IOB Flip Flops:                             20

Specific Feature Utilization:
  Number of RAMB16BWERs:                        26 out of      32   81
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       4 out of      16   25
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      1
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                  12 out of     200    6
    Number used as ILOGIC2s:                    12
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        23 out of     200   11
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      1
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  50 out of     200   25
    Number used as OLOGIC2s:                     7
    Number used as OSERDES2s:                   43
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      16   18
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB3_LPDDR_CALIB_DONE_SYNCH_path" TIG; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 13 secs 
Finished initial Timing Analysis.  REAL time: 13 secs 

WARNING:Par:288 - The signal
   Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 29213 unrouted;      REAL time: 13 secs 

Phase  2  : 24573 unrouted;      REAL time: 15 secs 

Phase  3  : 12029 unrouted;      REAL time: 23 secs 

Phase  4  : 12038 unrouted; (Setup:0, Hold:5190, Component Switching Limit:0)     REAL time: 25 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:5015, Component Switching Limit:0)     REAL time: 45 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:5015, Component Switching Limit:0)     REAL time: 45 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:5015, Component Switching Limit:0)     REAL time: 45 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:5015, Component Switching Limit:0)     REAL time: 45 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 46 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 47 secs 
Total REAL time to Router completion: 47 secs 
Total CPU time to Router completion: 47 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|  clk_66_6667MHzPLL0 | BUFGMUX_X3Y13| No   | 1227 |  0.690     |  2.081      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|              bg_Clk |  BUFGMUX_X2Y2| No   |   53 |  0.119     |  1.510      |
+---------------------+--------------+------+------+------------+-------------+
|mimtlu_0_CLOCK_Y3_pi |              |      |      |            |             |
|        n_IBUFG_BUFG |  BUFGMUX_X3Y7| No   |   41 |  0.747     |  2.148      |
+---------------------+--------------+------+------+------------+-------------+
|mimtlu_0/mimtlu_0/US |              |      |      |            |             |
|ER_LOGIC_I/MIMTLU_en |              |      |      |            |             |
|           t/clk_out |  BUFGMUX_X2Y3| No   |    1 |  0.000     |  1.466      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|           bg_Update |         Local|      |   19 |  4.107     |  5.587      |
+---------------------+--------------+------+------+------------+-------------+
|Ethernet_MAC/Etherne |              |      |      |            |             |
|  t_MAC/phy_tx_clk_i |         Local|      |   18 |  1.243     |  2.220      |
+---------------------+--------------+------+------+------------+-------------+
|Ethernet_MAC_RX_CLK_ |              |      |      |            |             |
|                IBUF |         Local|      |   16 |  1.623     |  4.559      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/sysclk_2x |              |      |      |            |             |
|           _bufpll_o |         Local|      |   31 |  0.704     |  1.620      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/sysclk_2x |              |      |      |            |             |
|       _180_bufpll_o |         Local|      |   37 |  0.723     |  1.639      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mcb_ui_top_0/mcb_r |              |      |      |            |             |
|aw_wrapper_inst/ioi_ |              |      |      |            |             |
|             drp_clk |         Local|      |   22 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mcb_ui_top_0/mcb_r |              |      |      |            |             |
|aw_wrapper_inst/idel |              |      |      |            |             |
|        ay_dqs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mcb_ui_top_0/mcb_r |              |      |      |            |             |
|aw_wrapper_inst/idel |              |      |      |            |             |
|        ay_dqs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mcb_ui_top_0/mcb_r |              |      |      |            |             |
|aw_wrapper_inst/idel |              |      |      |            |             |
|       ay_udqs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mcb_ui_top_0/mcb_r |              |      |      |            |             |
|aw_wrapper_inst/idel |              |      |      |            |             |
|       ay_udqs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|  USB_Uart_Interrupt |         Local|      |    1 |  0.000     |  1.676      |
+---------------------+--------------+------+------+------------+-------------+
|Ethernet_MAC_IP2INTC |              |      |      |            |             |
|               _Irpt |         Local|      |    1 |  0.000     |  2.559      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 4

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_CLOCK_Y3 = PERIOD TIMEGRP "mimtlu_0_CL | SETUP       |     0.161ns|     9.839ns|       0|           0
  OCK_Y3_pin" 100 MHz HIGH 50| HOLD        |     0.417ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.644ns|    14.356ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " | HOLD        |     0.303ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT2" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_400_0000MHzPLL0_nobuf = PERIOD TIM | MINPERIOD   |     0.901ns|     1.599ns|       0|           0
  EGRP "clk_400_0000MHzPLL0_nobuf"          |             |            |            |        |            
  TS_sys_clk_pin * 6 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_400_0000MHz180PLL0_nobuf = PERIOD  | MINPERIOD   |     0.901ns|     1.599ns|       0|           0
  TIMEGRP         "clk_400_0000MHz180PLL0_n |             |            |            |        |            
  obuf" TS_sys_clk_pin * 6 PHASE 1.2500125  |             |            |            |        |            
  ns         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |    10.000ns|     5.000ns|       0|           0
  pin" 66.666 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC_RX_CLK_IBUF" MAXSKEW =  | NETSKEW     |     4.216ns|     1.784ns|       0|           0
  6 ns                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC/Ethernet_MAC/phy_tx_clk | NETSKEW     |     4.659ns|     1.341ns|       0|           0
  _i" MAXSKEW = 6 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSTXOUT_Ethernet_MAC = MAXDELAY FROM TIME | MAXDELAY    |     5.889ns|     4.111ns|       0|           0
  GRP "TXCLK_GRP_Ethernet_MAC" TO         T |             |            |            |        |            
  IMEGRP "PADS" 10 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  OFFSET = IN 6 ns BEFORE COMP "Ethernet_MA | SETUP       |     6.851ns|    -0.851ns|       0|           0
  C_RX_CLK"                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC/Ethernet_MAC/phy_tx_clk | SETUP       |     8.888ns|    14.605ns|       0|           0
  _i" PERIOD = 40 ns HIGH 14 ns             | HOLD        |     0.439ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC_RX_CLK_IBUF" PERIOD = 4 | SETUP       |     8.959ns|    14.402ns|       0|           0
  0 ns HIGH 14 ns                           | HOLD        |     0.288ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_sync_microblaze_0_intc_path" TIG | SETUP       |         N/A|    10.329ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_intr_sync_p1_microblaze_0_intc_p | SETUP       |         N/A|     0.958ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | MAXDELAY    |         N/A|     6.430ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB3_LPDDR_CALIB_DONE_SYNCH_ | N/A         |         N/A|         N/A|     N/A|         N/A
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB3_LPDDR_SYS_RST_SYNCH_pat | SETUP       |         N/A|     1.913ns|     N/A|           0
  h" TIG                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4_0_reset_resync_path" TIG    | MAXDELAY    |         N/A|     6.500ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_AXI_TX_FP_Ethernet_MAC_path" TIG | SETUP       |         N/A|     7.046ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TX_AXI_FP_Ethernet_MAC_path" TIG | SETUP       |         N/A|     5.653ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_AXI_RX_FP_Ethernet_MAC_path" TIG | SETUP       |         N/A|     7.983ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_RX_AXI_FP_Ethernet_MAC_path" TIG | SETUP       |         N/A|     3.027ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     2.080ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     3.061ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Interrupt_path" | SETUP       |         N/A|     3.027ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     2.585ns|     N/A|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     15.000ns|      5.000ns|     14.356ns|            0|            0|            0|       321047|
| TS_clk_400_0000MHz180PLL0_nobu|      2.500ns|      1.599ns|          N/A|            0|            0|            0|            0|
| f                             |             |             |             |             |             |             |             |
| TS_clk_400_0000MHzPLL0_nobuf  |      2.500ns|      1.599ns|          N/A|            0|            0|            0|            0|
| TS_clock_generator_0_clock_gen|     15.000ns|     14.356ns|          N/A|            0|            0|       321047|            0|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 4 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 56 secs 
Total CPU time to PAR completion: 49 secs 

Peak Memory Usage:  459 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 8
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx9.nph' in environment
C:\Xilinx\14.4\ISE_DS\ISE\;C:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx9, package csg324, speed -2
WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6 ns BEFORE COMP
   "Ethernet_MAC_RX_CLK";> [system.pcf(13824)], is specified without a duration.
    This will result in a lack of hold time checks in timing reports.  If hold
   time checks are desired a duration value should be specified following the
   'VALID' keyword.

WARNING:Timing:3223 - Timing constraint PATH
   "TS_TIG_MCB3_LPDDR_CALIB_DONE_SYNCH_path" TIG; ignored during timing
   analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx9,-2 (PRODUCTION 1.23 2012-12-04)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 326231 paths, 2 nets, and 24244 connections

Design statistics:
   Minimum period:  14.605ns (Maximum frequency:  68.470MHz)
   Maximum path delay from/to any node:   4.111ns
   Maximum net skew:   1.784ns


Analysis completed Tue Apr 30 16:51:25 2013
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 2
Number of info messages: 4
Total time: 13 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.4 - Bitgen P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx9.nph' in environment
C:\Xilinx\14.4\ISE_DS\ISE\;C:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx9, package csg324, speed -2
Opened constraints file system.pcf.

Tue Apr 30 16:51:33 2013

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY
   _COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY
   _COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
DRC detected 0 errors and 4 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Tue Apr 30 16:52:08 2013
 make -f system.make exporttosdk started...
Done!

********************************************************************************
At Local date and time: Tue Apr 30 16:52:08 2013
 xsdk.exe -hwspec F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.4 Build EDK_P.49d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Tue Apr 30 17:03:46 2013
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx9csg324-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx9csg324-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 4 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 196 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'mimtlu_0_CLOCK_Y3_pin' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) LEDs_4Bits	axi4lite_0
  (0x40020000-0x4002ffff) DIP_Switches_4Bits	axi4lite_0
  (0x40600000-0x4060ffff) USB_Uart	axi4lite_0
  (0x40e00000-0x40e0ffff) Ethernet_MAC	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x75000000-0x7500ffff) mimtlu_0	axi4lite_0
  (0xa4000000-0xa7ffffff) MCB3_LPDDR	axi4_0
INFO:EDK:4087 - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_MAC - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 286
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 8 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 2 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: Interrupt_address_in, CONNECTOR:
   microblaze_0_interrupt_Interrupt_address_in - No driver found. Port will be
   driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 130 
WARNING:EDK:4181 - PORT: Processor_ack_out, CONNECTOR:
   microblaze_0_interrupt_Processor_ack_out - floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 131 
WARNING:EDK:4181 - PORT: CLKOUT3, CONNECTOR: clock_generator_0_CLKOUT3 -
   floating connection - F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs
   line 182 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111110110 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x44000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x44000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 12 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 12 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 5000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 121 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 176 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 190 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 218 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 232 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INTC INFO:: Processor_clk not connected.. IRQ to Microblaze is generated on AXI
clock.
Port present in Ethernet_MAC

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INTC_INFO_CONSTRAINTS:: Adding Edge interrupt constraints
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INFO: Forcing parameter C_SIMULATION = "FALSE" in IP axi_s6_ddrx.
INFO: The Ethernet_MAC core has constraints automatically generated by XPS in
implementation/ethernet_mac_wrapper/ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Ethernet_MAC core has constraints automatically generated by XPS in
implementation/ethernet_mac_wrapper/ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 54 - Copying cache
implementation netlist
IPNAME:axi_intc INSTANCE:microblaze_0_intc -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 67 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 78 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 85 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 94 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 101 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 110 - Copying cache
implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 117 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:debug_module -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 149 - Copying cache
implementation netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 185 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 197 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 205 - Copying cache
implementation netlist
IPNAME:axi_uartlite INSTANCE:usb_uart -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 212 - Copying cache
implementation netlist
IPNAME:axi_s6_ddrx INSTANCE:mcb3_lpddr -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 228 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:leds_4bits -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 272 - Copying cache
implementation netlist
IPNAME:axi_ethernetlite INSTANCE:ethernet_mac -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 286 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:dip_switches_4bits -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 312 - Copying cache
implementation netlist
IPNAME:mimtlu INSTANCE:mimtlu_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 326 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 110 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 162 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 162 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mimtlu_0 - F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line
326 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 162 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx9csg324-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/clock_generator_0_wr
apper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 33.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx9csg324-2 -implement xflow.opt system.ngc
Release 14.4 - Xflow P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx9csg324-2 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/fpga.flw 
Using Option File(s): 
 F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx9csg324-2 -nt timestamp -bm system.bmm
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.4 - ngdbuild P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx9csg324-2 -nt timestamp -bm system.bmm
F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system.ngc" ...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_ethernet_mac_
wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_dip_switches_
4bits_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_usb_uart_wrap
per.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_clock_generat
or_0_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_mimtlu_0_wrap
per.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_mcb3_lpddr_wr
apper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_proc_sys_rese
t_0_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_axi4lite_0_wr
apper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
intc_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_axi4_0_wrappe
r.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
ilmb_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
i_bram_ctrl_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
dlmb_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
d_bram_ctrl_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_debug_module_
wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_axi_timer_0_w
rapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_leds_4bits_wr
apper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
bram_block_wrapper.ngc"...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_ethernet_mac_
wrapper.ncf" to module "Ethernet_MAC"...
WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6.000 BEFORE 
   "PHY_rx_clk";>
   [F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_ethernet_m
   ac_wrapper.ncf(4)], is specified without a duration.  This will result in a
   lack of hold time checks in timing reports.  If hold time checks are desired
   a duration value should be specified following the 'VALID' keyword.

Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_mcb3_lpddr_wr
apper.ncf" to module "MCB3_LPDDR"...
Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_axi4lite_0_wr
apper.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
intc_wrapper.ncf" to module "microblaze_0_intc"...
Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_axi4_0_wrappe
r.ncf" to module "axi4_0"...
Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
ilmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
dlmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
wrapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[0].cl
   ock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4_0_reset_source = FFS PADS
   CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_400_0000MHz180PLL0_nobuf = PERIOD
   "clk_400_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 1.2500125 ns HIGH
   50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_400_0000MHzPLL0_nobuf = PERIOD
   "clk_400_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   HIGH 50>

WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6000.000000000 pS
   BEFORE Ethernet_MAC/PHY_rx_clk;>, is specified without a duration.  This will
   result in a lack of hold time checks in timing reports.  If hold time checks
   are desired a duration value should be specified following the 'VALID'
   keyword.

WARNING:NgdBuild:1012 - The constraint <CONFIG VCCAUX = "2.5"> is overridden on
   the design object system by the constraint <CONFIG VCCAUX = "3.3" ;>
   [system.ucf(42)].
Done...

Processing BMM file "system.bmm" ...

WARNING:NgdBuild:1440 - User specified non-default attribute value (15) was
   detected for the CLKIN1_PERIOD attribute on PLL
   "clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst".  This does not
   match the PERIOD constraint value (66666 KHz.).  The uncertainty calculation
   will use the PERIOD constraint value.  This could result in incorrect
   uncertainty calculated for PLL output clocks.
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/COLLISION_SYNC_2' has unconnected
   output pin
WARNING:NgdBuild:452 - logical net 'N22' has no driver
WARNING:NgdBuild:452 - logical net 'N23' has no driver
WARNING:NgdBuild:452 - logical net 'N24' has no driver
WARNING:NgdBuild:452 - logical net 'N25' has no driver
WARNING:NgdBuild:452 - logical net 'N26' has no driver
WARNING:NgdBuild:452 - logical net 'N27' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:478 - clock net clock_generator_0/CLKOUT3 with clock driver
   clock_generator_0/clock_generator_0/PLL0_CLKOUT3_BUFG_INST drives no clock
   pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  31

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  0 sec
Total CPU time to NGDBUILD completion:  1 min  0 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.4 - Map P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx9csg324-2".
Mapping design into LUTs...
WARNING:MapLib:701 - Signal Ethernet_MAC_COL connected to top level port
   Ethernet_MAC_COL has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB3_LPDDR_CALIB_DONE_SYNCH_path" TIG ignored during timing analysis.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 21 secs 
Total CPU  time at the beginning of Placer: 20 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:9a4d0ae) REAL time: 22 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 77 IOs, 75 are locked
   and 2 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:9a4d0ae) REAL time: 23 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:629c6b8e) REAL time: 23 secs 

Phase 4.2  Initial Placement for Architecture Specific Features
...
Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:30e33d2) REAL time: 32 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:30e33d2) REAL time: 32 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:30e33d2) REAL time: 32 secs 

Phase 7.3  Local Placement Optimization
...
Phase 7.3  Local Placement Optimization (Checksum:bd3abbd5) REAL time: 33 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:ce51d5c0) REAL time: 33 secs 

Phase 9.8  Global Placement
.......................
.................................................
................................................................................
..............................................................................
................................................
Phase 9.8  Global Placement (Checksum:961f02ee) REAL time: 1 mins 39 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:961f02ee) REAL time: 1 mins 39 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:eac4da7f) REAL time: 1 mins 50 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:eac4da7f) REAL time: 1 mins 50 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:427ff6b8) REAL time: 1 mins 50 secs 

Total REAL time to Placer completion: 1 mins 51 secs 
Total CPU  time to Placer completion: 1 mins 50 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    6
Slice Logic Utilization:
  Number of Slice Registers:                 3,470 out of  11,440   30
    Number used as Flip Flops:               3,467
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                3
  Number of Slice LUTs:                      4,277 out of   5,720   74
    Number used as logic:                    3,988 out of   5,720   69
      Number using O6 output only:           2,927
      Number using O5 output only:             137
      Number using O5 and O6:                  924
      Number used as ROM:                        0
    Number used as Memory:                     204 out of   1,440   14
      Number used as Dual Port RAM:             72
        Number using O6 output only:             0
        Number using O5 output only:             1
        Number using O5 and O6:                 71
      Number used as Single Port RAM:            4
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Shift Register:           128
        Number using O6 output only:            38
        Number using O5 output only:             1
        Number using O5 and O6:                 89
    Number used exclusively as route-thrus:     85
      Number with same-slice register load:     76
      Number with same-slice carry load:         9
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,415 out of   1,430   98
  Number of MUXCYs used:                       776 out of   2,860   27
  Number of LUT Flip Flop pairs used:        4,657
    Number with an unused Flip Flop:         1,523 out of   4,657   32
    Number with an unused LUT:                 380 out of   4,657    8
    Number of fully used LUT-FF pairs:       2,754 out of   4,657   59
    Number of unique control sets:             312
    Number of slice register sites lost
      to control set restrictions:           1,281 out of  11,440   11

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        77 out of     200   38
    Number of LOCed IOBs:                       75 out of      77   97
    IOB Flip Flops:                             20

Specific Feature Utilization:
  Number of RAMB16BWERs:                        26 out of      32   81
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        4
    Number used as BUFGMUX:                      1
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                  12 out of     200    6
    Number used as ILOGIC2s:                    12
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        23 out of     200   11
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      1
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  50 out of     200   25
    Number used as OLOGIC2s:                     7
    Number used as OSERDES2s:                   43
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      16   18
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.84

Peak Memory Usage:  520 MB
Total REAL time to MAP completion:  1 mins 56 secs 
Total CPU time to MAP completion:   1 mins 55 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - par P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx9.nph' in environment
C:\Xilinx\14.4\ISE_DS\ISE\;C:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx9, package csg324, speed -2
WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6 ns BEFORE COMP "Ethernet_MAC_RX_CLK";>
   [system.pcf(13615)], is specified without a duration.  This will result in a lack of hold time checks in timing
   reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.


Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.23 2012-12-04".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 3,470 out of  11,440   30
    Number used as Flip Flops:               3,467
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                3
  Number of Slice LUTs:                      4,277 out of   5,720   74
    Number used as logic:                    3,988 out of   5,720   69
      Number using O6 output only:           2,927
      Number using O5 output only:             137
      Number using O5 and O6:                  924
      Number used as ROM:                        0
    Number used as Memory:                     204 out of   1,440   14
      Number used as Dual Port RAM:             72
        Number using O6 output only:             0
        Number using O5 output only:             1
        Number using O5 and O6:                 71
      Number used as Single Port RAM:            4
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Shift Register:           128
        Number using O6 output only:            38
        Number using O5 output only:             1
        Number using O5 and O6:                 89
    Number used exclusively as route-thrus:     85
      Number with same-slice register load:     76
      Number with same-slice carry load:         9
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,415 out of   1,430   98
  Number of MUXCYs used:                       776 out of   2,860   27
  Number of LUT Flip Flop pairs used:        4,657
    Number with an unused Flip Flop:         1,523 out of   4,657   32
    Number with an unused LUT:                 380 out of   4,657    8
    Number of fully used LUT-FF pairs:       2,754 out of   4,657   59
    Number of slice register sites lost
      to control set restrictions:               0 out of  11,440    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        77 out of     200   38
    Number of LOCed IOBs:                       75 out of      77   97
    IOB Flip Flops:                             20

Specific Feature Utilization:
  Number of RAMB16BWERs:                        26 out of      32   81
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        4
    Number used as BUFGMUX:                      1
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                  12 out of     200    6
    Number used as ILOGIC2s:                    12
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        23 out of     200   11
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      1
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  50 out of     200   25
    Number used as OLOGIC2s:                     7
    Number used as OSERDES2s:                   43
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      16   18
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB3_LPDDR_CALIB_DONE_SYNCH_path" TIG; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 12 secs 
Finished initial Timing Analysis.  REAL time: 13 secs 

WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 29303 unrouted;      REAL time: 13 secs 

Phase  2  : 24645 unrouted;      REAL time: 14 secs 

Phase  3  : 11236 unrouted;      REAL time: 22 secs 

Phase  4  : 11236 unrouted; (Setup:0, Hold:460, Component Switching Limit:0)     REAL time: 23 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:460, Component Switching Limit:0)     REAL time: 38 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:460, Component Switching Limit:0)     REAL time: 38 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:460, Component Switching Limit:0)     REAL time: 38 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:460, Component Switching Limit:0)     REAL time: 38 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 38 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 40 secs 
Total REAL time to Router completion: 40 secs 
Total CPU time to Router completion: 39 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|  clk_66_6667MHzPLL0 |  BUFGMUX_X2Y2| No   | 1254 |  0.752     |  2.143      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|              bg_Clk |  BUFGMUX_X2Y4| No   |   54 |  0.115     |  1.509      |
+---------------------+--------------+------+------+------------+-------------+
|mimtlu_0/mimtlu_0/US |              |      |      |            |             |
|ER_LOGIC_I/MIMTLU_en |              |      |      |            |             |
|          t/SLOW_CLK |  BUFGMUX_X2Y3| No   |   42 |  0.756     |  2.148      |
+---------------------+--------------+------+------+------------+-------------+
|mimtlu_0_CLOCK_Y3_pi |              |      |      |            |             |
|             n_BUFGP |  BUFGMUX_X3Y7| No   |    3 |  0.001     |  1.404      |
+---------------------+--------------+------+------+------------+-------------+
|mimtlu_0/mimtlu_0/US |              |      |      |            |             |
|ER_LOGIC_I/MIMTLU_en |              |      |      |            |             |
|           t/clk_out | BUFGMUX_X3Y13| No   |    1 |  0.000     |  1.409      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|           bg_Update |         Local|      |   18 |  2.060     |  3.101      |
+---------------------+--------------+------+------+------------+-------------+
|Ethernet_MAC/Etherne |              |      |      |            |             |
|  t_MAC/phy_tx_clk_i |         Local|      |   20 |  1.141     |  2.112      |
+---------------------+--------------+------+------+------------+-------------+
|Ethernet_MAC_RX_CLK_ |              |      |      |            |             |
|                IBUF |         Local|      |   17 |  0.774     |  4.358      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/sysclk_2x |              |      |      |            |             |
|           _bufpll_o |         Local|      |   31 |  0.704     |  1.620      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/sysclk_2x |              |      |      |            |             |
|       _180_bufpll_o |         Local|      |   37 |  0.723     |  1.639      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mcb_ui_top_0/mcb_r |              |      |      |            |             |
|aw_wrapper_inst/ioi_ |              |      |      |            |             |
|             drp_clk |         Local|      |   22 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mcb_ui_top_0/mcb_r |              |      |      |            |             |
|aw_wrapper_inst/idel |              |      |      |            |             |
|        ay_dqs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mcb_ui_top_0/mcb_r |              |      |      |            |             |
|aw_wrapper_inst/idel |              |      |      |            |             |
|        ay_dqs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mcb_ui_top_0/mcb_r |              |      |      |            |             |
|aw_wrapper_inst/idel |              |      |      |            |             |
|       ay_udqs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mcb_ui_top_0/mcb_r |              |      |      |            |             |
|aw_wrapper_inst/idel |              |      |      |            |             |
|       ay_udqs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|  USB_Uart_Interrupt |         Local|      |    1 |  0.000     |  0.796      |
+---------------------+--------------+------+------+------------+-------------+
|Ethernet_MAC_IP2INTC |              |      |      |            |             |
|               _Irpt |         Local|      |    1 |  0.000     |  0.796      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 4

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_400_0000MHzPLL0_nobuf = PERIOD TIM | MINPERIOD   |     0.901ns|     1.599ns|       0|           0
  EGRP "clk_400_0000MHzPLL0_nobuf"          |             |            |            |        |            
  TS_sys_clk_pin * 6 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_400_0000MHz180PLL0_nobuf = PERIOD  | MINPERIOD   |     0.901ns|     1.599ns|       0|           0
  TIMEGRP         "clk_400_0000MHz180PLL0_n |             |            |            |        |            
  obuf" TS_sys_clk_pin * 6 PHASE 1.2500125  |             |            |            |        |            
  ns         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |    10.000ns|     5.000ns|       0|           0
  pin" 66.666 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     2.619ns|    12.381ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " | HOLD        |     0.311ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT2" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC/Ethernet_MAC/phy_tx_clk | NETSKEW     |     4.761ns|     1.239ns|       0|           0
  _i" MAXSKEW = 6 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC_RX_CLK_IBUF" MAXSKEW =  | NETSKEW     |     4.981ns|     1.019ns|       0|           0
  6 ns                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSTXOUT_Ethernet_MAC = MAXDELAY FROM TIME | MAXDELAY    |     5.889ns|     4.111ns|       0|           0
  GRP "TXCLK_GRP_Ethernet_MAC" TO         T |             |            |            |        |            
  IMEGRP "PADS" 10 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  OFFSET = IN 6 ns BEFORE COMP "Ethernet_MA | SETUP       |     6.566ns|    -0.566ns|       0|           0
  C_RX_CLK"                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CLOCK_Y3 = PERIOD TIMEGRP "mimtlu_0_CL | SETUP       |     7.002ns|     2.998ns|       0|           0
  OCK_Y3_pin" 100 MHz HIGH 50| HOLD        |     0.417ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC/Ethernet_MAC/phy_tx_clk | SETUP       |     8.458ns|    15.834ns|       0|           0
  _i" PERIOD = 40 ns HIGH 14 ns             | HOLD        |     0.367ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC_RX_CLK_IBUF" PERIOD = 4 | SETUP       |    10.854ns|     8.988ns|       0|           0
  0 ns HIGH 14 ns                           | HOLD        |     0.246ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     2.428ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Interrupt_path" | SETUP       |         N/A|     2.147ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     1.642ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_RX_AXI_FP_Ethernet_MAC_path" TIG | SETUP       |         N/A|     3.201ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_AXI_RX_FP_Ethernet_MAC_path" TIG | SETUP       |         N/A|     6.426ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TX_AXI_FP_Ethernet_MAC_path" TIG | SETUP       |         N/A|     5.036ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_AXI_TX_FP_Ethernet_MAC_path" TIG | SETUP       |         N/A|     7.493ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     2.114ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB3_LPDDR_SYS_RST_SYNCH_pat | SETUP       |         N/A|     3.424ns|     N/A|           0
  h" TIG                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB3_LPDDR_CALIB_DONE_SYNCH_ | N/A         |         N/A|         N/A|     N/A|         N/A
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | MAXDELAY    |         N/A|     6.408ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_intr_sync_p1_microblaze_0_intc_p | SETUP       |         N/A|    -0.607ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_sync_microblaze_0_intc_path" TIG | SETUP       |         N/A|     9.675ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4_0_reset_resync_path" TIG    | MAXDELAY    |         N/A|     6.441ns|     N/A|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     15.000ns|      5.000ns|     12.381ns|            0|            0|            0|       321047|
| TS_clk_400_0000MHz180PLL0_nobu|      2.500ns|      1.599ns|          N/A|            0|            0|            0|            0|
| f                             |             |             |             |             |             |             |             |
| TS_clk_400_0000MHzPLL0_nobuf  |      2.500ns|      1.599ns|          N/A|            0|            0|            0|            0|
| TS_clock_generator_0_clock_gen|     15.000ns|     12.381ns|          N/A|            0|            0|       321047|            0|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 4 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 47 secs 
Total CPU time to PAR completion: 41 secs 

Peak Memory Usage:  458 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 8
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx9.nph' in environment
C:\Xilinx\14.4\ISE_DS\ISE\;C:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx9, package csg324, speed -2
WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6 ns BEFORE COMP
   "Ethernet_MAC_RX_CLK";> [system.pcf(13615)], is specified without a duration.
    This will result in a lack of hold time checks in timing reports.  If hold
   time checks are desired a duration value should be specified following the
   'VALID' keyword.

WARNING:Timing:3223 - Timing constraint PATH
   "TS_TIG_MCB3_LPDDR_CALIB_DONE_SYNCH_path" TIG; ignored during timing
   analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx9,-2 (PRODUCTION 1.23 2012-12-04)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 321612 paths, 2 nets, and 23569 connections

Design statistics:
   Minimum period:  15.834ns (Maximum frequency:  63.155MHz)
   Maximum path delay from/to any node:   4.111ns
   Maximum net skew:   1.239ns


Analysis completed Tue Apr 30 17:08:55 2013
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 2
Number of info messages: 4
Total time: 13 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.4 - Bitgen P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx9.nph' in environment
C:\Xilinx\14.4\ISE_DS\ISE\;C:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx9, package csg324, speed -2
Opened constraints file system.pcf.

Tue Apr 30 17:09:03 2013

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY
   _COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY
   _COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
DRC detected 0 errors and 4 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Tue Apr 30 17:09:44 2013
 make -f system.make exporttosdk started...
Done!

********************************************************************************
At Local date and time: Tue Apr 30 17:09:45 2013
 xsdk.exe -hwspec F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.4 Build EDK_P.49d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Tue Apr 30 17:16:35 2013
 make -f system.make bits started...
make: Nothing to be done for `bits'.
Done!

********************************************************************************
At Local date and time: Tue Apr 30 17:17:42 2013
 make -f system.make bits started...
make: Nothing to be done for `bits'.
Done!

********************************************************************************
At Local date and time: Tue Apr 30 17:18:01 2013
 make -f system.make exporttosdk started...
make: Nothing to be done for `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Tue Apr 30 17:18:01 2013
 xsdk.exe -hwspec F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.4 Build EDK_P.49d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Tue Apr 30 17:18:49 2013
 make -f system.make bits started...
make: Nothing to be done for `bits'.
Done!

********************************************************************************
At Local date and time: Tue Apr 30 17:19:39 2013
 make -f system.make exporttosdk started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx9csg324-2 -implement xflow.opt system.ngc
Release 14.4 - Xflow P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx9csg324-2 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/fpga.flw 
Using Option File(s): 
 F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx9csg324-2 -nt timestamp -bm system.bmm
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.4 - ngdbuild P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx9csg324-2 -nt timestamp -bm system.bmm
F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system.ngc" ...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_ethernet_mac_
wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_dip_switches_
4bits_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_usb_uart_wrap
per.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_clock_generat
or_0_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_mimtlu_0_wrap
per.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_mcb3_lpddr_wr
apper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_proc_sys_rese
t_0_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_axi4lite_0_wr
apper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
intc_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_axi4_0_wrappe
r.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
ilmb_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
i_bram_ctrl_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
dlmb_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
d_bram_ctrl_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_debug_module_
wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_axi_timer_0_w
rapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_leds_4bits_wr
apper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
bram_block_wrapper.ngc"...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_ethernet_mac_
wrapper.ncf" to module "Ethernet_MAC"...
WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6.000 BEFORE 
   "PHY_rx_clk";>
   [F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_ethernet_m
   ac_wrapper.ncf(4)], is specified without a duration.  This will result in a
   lack of hold time checks in timing reports.  If hold time checks are desired
   a duration value should be specified following the 'VALID' keyword.

Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_mcb3_lpddr_wr
apper.ncf" to module "MCB3_LPDDR"...
Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_axi4lite_0_wr
apper.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
intc_wrapper.ncf" to module "microblaze_0_intc"...
Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_axi4_0_wrappe
r.ncf" to module "axi4_0"...
Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
ilmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
dlmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
wrapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[0].cl
   ock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4_0_reset_source = FFS PADS
   CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_400_0000MHz180PLL0_nobuf = PERIOD
   "clk_400_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 1.2500125 ns HIGH
   50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_400_0000MHzPLL0_nobuf = PERIOD
   "clk_400_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   HIGH 50>

WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6000.000000000 pS
   BEFORE Ethernet_MAC/PHY_rx_clk;>, is specified without a duration.  This will
   result in a lack of hold time checks in timing reports.  If hold time checks
   are desired a duration value should be specified following the 'VALID'
   keyword.

WARNING:NgdBuild:1012 - The constraint <CONFIG VCCAUX = "2.5"> is overridden on
   the design object system by the constraint <CONFIG VCCAUX = "3.3" ;>
   [system.ucf(42)].
Done...

Processing BMM file "system.bmm" ...

WARNING:NgdBuild:1440 - User specified non-default attribute value (15) was
   detected for the CLKIN1_PERIOD attribute on PLL
   "clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst".  This does not
   match the PERIOD constraint value (66666 KHz.).  The uncertainty calculation
   will use the PERIOD constraint value.  This could result in incorrect
   uncertainty calculated for PLL output clocks.
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/COLLISION_SYNC_2' has unconnected
   output pin
WARNING:NgdBuild:452 - logical net 'N22' has no driver
WARNING:NgdBuild:452 - logical net 'N23' has no driver
WARNING:NgdBuild:452 - logical net 'N24' has no driver
WARNING:NgdBuild:452 - logical net 'N25' has no driver
WARNING:NgdBuild:452 - logical net 'N26' has no driver
WARNING:NgdBuild:452 - logical net 'N27' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:478 - clock net clock_generator_0/CLKOUT3 with clock driver
   clock_generator_0/clock_generator_0/PLL0_CLKOUT3_BUFG_INST drives no clock
   pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  31

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  1 sec
Total CPU time to NGDBUILD completion:  1 min  0 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.4 - Map P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx9csg324-2".
Mapping design into LUTs...
WARNING:MapLib:701 - Signal Ethernet_MAC_COL connected to top level port
   Ethernet_MAC_COL has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB3_LPDDR_CALIB_DONE_SYNCH_path" TIG ignored during timing analysis.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 21 secs 
Total CPU  time at the beginning of Placer: 21 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:9a4d0ae) REAL time: 22 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 77 IOs, 75 are locked
   and 2 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:9a4d0ae) REAL time: 23 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:629c6b8e) REAL time: 23 secs 

Phase 4.2  Initial Placement for Architecture Specific Features
...
Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:30e33d2) REAL time: 33 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:30e33d2) REAL time: 33 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:30e33d2) REAL time: 33 secs 

Phase 7.3  Local Placement Optimization
...
Phase 7.3  Local Placement Optimization (Checksum:bd3abbd5) REAL time: 33 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:ce51d5c0) REAL time: 33 secs 

Phase 9.8  Global Placement
.......................
.................................................
................................................................................
..............................................................................
................................................
Phase 9.8  Global Placement (Checksum:961f02ee) REAL time: 1 mins 40 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:961f02ee) REAL time: 1 mins 40 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:eac4da7f) REAL time: 1 mins 53 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:eac4da7f) REAL time: 1 mins 54 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:427ff6b8) REAL time: 1 mins 54 secs 

Total REAL time to Placer completion: 1 mins 54 secs 
Total CPU  time to Placer completion: 1 mins 52 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    6
Slice Logic Utilization:
  Number of Slice Registers:                 3,470 out of  11,440   30
    Number used as Flip Flops:               3,467
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                3
  Number of Slice LUTs:                      4,277 out of   5,720   74
    Number used as logic:                    3,988 out of   5,720   69
      Number using O6 output only:           2,927
      Number using O5 output only:             137
      Number using O5 and O6:                  924
      Number used as ROM:                        0
    Number used as Memory:                     204 out of   1,440   14
      Number used as Dual Port RAM:             72
        Number using O6 output only:             0
        Number using O5 output only:             1
        Number using O5 and O6:                 71
      Number used as Single Port RAM:            4
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Shift Register:           128
        Number using O6 output only:            38
        Number using O5 output only:             1
        Number using O5 and O6:                 89
    Number used exclusively as route-thrus:     85
      Number with same-slice register load:     76
      Number with same-slice carry load:         9
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,415 out of   1,430   98
  Number of MUXCYs used:                       776 out of   2,860   27
  Number of LUT Flip Flop pairs used:        4,657
    Number with an unused Flip Flop:         1,523 out of   4,657   32
    Number with an unused LUT:                 380 out of   4,657    8
    Number of fully used LUT-FF pairs:       2,754 out of   4,657   59
    Number of unique control sets:             312
    Number of slice register sites lost
      to control set restrictions:           1,281 out of  11,440   11

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        77 out of     200   38
    Number of LOCed IOBs:                       75 out of      77   97
    IOB Flip Flops:                             20

Specific Feature Utilization:
  Number of RAMB16BWERs:                        26 out of      32   81
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        4
    Number used as BUFGMUX:                      1
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                  12 out of     200    6
    Number used as ILOGIC2s:                    12
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        23 out of     200   11
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      1
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  50 out of     200   25
    Number used as OLOGIC2s:                     7
    Number used as OSERDES2s:                   43
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      16   18
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.84

Peak Memory Usage:  520 MB
Total REAL time to MAP completion:  2 mins 1 secs 
Total CPU time to MAP completion:   1 mins 58 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - par P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx9.nph' in environment
C:\Xilinx\14.4\ISE_DS\ISE\;C:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx9, package csg324, speed -2
WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6 ns BEFORE COMP "Ethernet_MAC_RX_CLK";>
   [system.pcf(13617)], is specified without a duration.  This will result in a lack of hold time checks in timing
   reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.


Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.23 2012-12-04".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 3,470 out of  11,440   30
    Number used as Flip Flops:               3,467
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                3
  Number of Slice LUTs:                      4,277 out of   5,720   74
    Number used as logic:                    3,988 out of   5,720   69
      Number using O6 output only:           2,927
      Number using O5 output only:             137
      Number using O5 and O6:                  924
      Number used as ROM:                        0
    Number used as Memory:                     204 out of   1,440   14
      Number used as Dual Port RAM:             72
        Number using O6 output only:             0
        Number using O5 output only:             1
        Number using O5 and O6:                 71
      Number used as Single Port RAM:            4
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Shift Register:           128
        Number using O6 output only:            38
        Number using O5 output only:             1
        Number using O5 and O6:                 89
    Number used exclusively as route-thrus:     85
      Number with same-slice register load:     76
      Number with same-slice carry load:         9
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,415 out of   1,430   98
  Number of MUXCYs used:                       776 out of   2,860   27
  Number of LUT Flip Flop pairs used:        4,657
    Number with an unused Flip Flop:         1,523 out of   4,657   32
    Number with an unused LUT:                 380 out of   4,657    8
    Number of fully used LUT-FF pairs:       2,754 out of   4,657   59
    Number of slice register sites lost
      to control set restrictions:               0 out of  11,440    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        77 out of     200   38
    Number of LOCed IOBs:                       75 out of      77   97
    IOB Flip Flops:                             20

Specific Feature Utilization:
  Number of RAMB16BWERs:                        26 out of      32   81
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        4
    Number used as BUFGMUX:                      1
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                  12 out of     200    6
    Number used as ILOGIC2s:                    12
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        23 out of     200   11
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      1
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  50 out of     200   25
    Number used as OLOGIC2s:                     7
    Number used as OSERDES2s:                   43
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      16   18
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB3_LPDDR_CALIB_DONE_SYNCH_path" TIG; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 13 secs 
Finished initial Timing Analysis.  REAL time: 13 secs 

WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 29303 unrouted;      REAL time: 14 secs 

Phase  2  : 24645 unrouted;      REAL time: 16 secs 

Phase  3  : 11236 unrouted;      REAL time: 24 secs 

Phase  4  : 11236 unrouted; (Setup:0, Hold:460, Component Switching Limit:0)     REAL time: 25 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:460, Component Switching Limit:0)     REAL time: 40 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:460, Component Switching Limit:0)     REAL time: 40 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:460, Component Switching Limit:0)     REAL time: 40 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:460, Component Switching Limit:0)     REAL time: 40 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 41 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 43 secs 
Total REAL time to Router completion: 43 secs 
Total CPU time to Router completion: 39 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|  clk_66_6667MHzPLL0 |  BUFGMUX_X2Y2| No   | 1254 |  0.752     |  2.143      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|              bg_Clk |  BUFGMUX_X2Y4| No   |   54 |  0.115     |  1.509      |
+---------------------+--------------+------+------+------------+-------------+
|mimtlu_0/mimtlu_0/US |              |      |      |            |             |
|ER_LOGIC_I/MIMTLU_en |              |      |      |            |             |
|          t/SLOW_CLK |  BUFGMUX_X2Y3| No   |   42 |  0.756     |  2.148      |
+---------------------+--------------+------+------+------------+-------------+
|mimtlu_0_CLOCK_Y3_pi |              |      |      |            |             |
|             n_BUFGP |  BUFGMUX_X3Y7| No   |    3 |  0.001     |  1.404      |
+---------------------+--------------+------+------+------------+-------------+
|mimtlu_0/mimtlu_0/US |              |      |      |            |             |
|ER_LOGIC_I/MIMTLU_en |              |      |      |            |             |
|           t/clk_out | BUFGMUX_X3Y13| No   |    1 |  0.000     |  1.409      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|           bg_Update |         Local|      |   18 |  2.060     |  3.101      |
+---------------------+--------------+------+------+------------+-------------+
|Ethernet_MAC/Etherne |              |      |      |            |             |
|  t_MAC/phy_tx_clk_i |         Local|      |   20 |  1.141     |  2.112      |
+---------------------+--------------+------+------+------------+-------------+
|Ethernet_MAC_RX_CLK_ |              |      |      |            |             |
|                IBUF |         Local|      |   17 |  0.774     |  4.358      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/sysclk_2x |              |      |      |            |             |
|           _bufpll_o |         Local|      |   31 |  0.704     |  1.620      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/sysclk_2x |              |      |      |            |             |
|       _180_bufpll_o |         Local|      |   37 |  0.723     |  1.639      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mcb_ui_top_0/mcb_r |              |      |      |            |             |
|aw_wrapper_inst/ioi_ |              |      |      |            |             |
|             drp_clk |         Local|      |   22 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mcb_ui_top_0/mcb_r |              |      |      |            |             |
|aw_wrapper_inst/idel |              |      |      |            |             |
|        ay_dqs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mcb_ui_top_0/mcb_r |              |      |      |            |             |
|aw_wrapper_inst/idel |              |      |      |            |             |
|        ay_dqs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mcb_ui_top_0/mcb_r |              |      |      |            |             |
|aw_wrapper_inst/idel |              |      |      |            |             |
|       ay_udqs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mcb_ui_top_0/mcb_r |              |      |      |            |             |
|aw_wrapper_inst/idel |              |      |      |            |             |
|       ay_udqs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|  USB_Uart_Interrupt |         Local|      |    1 |  0.000     |  0.796      |
+---------------------+--------------+------+------+------------+-------------+
|Ethernet_MAC_IP2INTC |              |      |      |            |             |
|               _Irpt |         Local|      |    1 |  0.000     |  0.796      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 4

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_400_0000MHzPLL0_nobuf = PERIOD TIM | MINPERIOD   |     0.901ns|     1.599ns|       0|           0
  EGRP "clk_400_0000MHzPLL0_nobuf"          |             |            |            |        |            
  TS_sys_clk_pin * 6 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_400_0000MHz180PLL0_nobuf = PERIOD  | MINPERIOD   |     0.901ns|     1.599ns|       0|           0
  TIMEGRP         "clk_400_0000MHz180PLL0_n |             |            |            |        |            
  obuf" TS_sys_clk_pin * 6 PHASE 1.2500125  |             |            |            |        |            
  ns         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |    10.000ns|     5.000ns|       0|           0
  pin" 66.666 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     2.619ns|    12.381ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " | HOLD        |     0.311ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT2" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC/Ethernet_MAC/phy_tx_clk | NETSKEW     |     4.761ns|     1.239ns|       0|           0
  _i" MAXSKEW = 6 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC_RX_CLK_IBUF" MAXSKEW =  | NETSKEW     |     4.981ns|     1.019ns|       0|           0
  6 ns                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSTXOUT_Ethernet_MAC = MAXDELAY FROM TIME | MAXDELAY    |     5.889ns|     4.111ns|       0|           0
  GRP "TXCLK_GRP_Ethernet_MAC" TO         T |             |            |            |        |            
  IMEGRP "PADS" 10 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  OFFSET = IN 6 ns BEFORE COMP "Ethernet_MA | SETUP       |     6.566ns|    -0.566ns|       0|           0
  C_RX_CLK"                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CLOCK_Y3 = PERIOD TIMEGRP "mimtlu_0_CL | SETUP       |     7.002ns|     2.998ns|       0|           0
  OCK_Y3_pin" 100 MHz HIGH 50| HOLD        |     0.417ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC/Ethernet_MAC/phy_tx_clk | SETUP       |     8.458ns|    15.834ns|       0|           0
  _i" PERIOD = 40 ns HIGH 14 ns             | HOLD        |     0.367ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC_RX_CLK_IBUF" PERIOD = 4 | SETUP       |    10.854ns|     8.988ns|       0|           0
  0 ns HIGH 14 ns                           | HOLD        |     0.246ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     2.428ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Interrupt_path" | SETUP       |         N/A|     2.147ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     1.642ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_RX_AXI_FP_Ethernet_MAC_path" TIG | SETUP       |         N/A|     3.201ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_AXI_RX_FP_Ethernet_MAC_path" TIG | SETUP       |         N/A|     6.426ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TX_AXI_FP_Ethernet_MAC_path" TIG | SETUP       |         N/A|     5.036ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_AXI_TX_FP_Ethernet_MAC_path" TIG | SETUP       |         N/A|     7.493ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     2.114ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB3_LPDDR_SYS_RST_SYNCH_pat | SETUP       |         N/A|     3.424ns|     N/A|           0
  h" TIG                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB3_LPDDR_CALIB_DONE_SYNCH_ | N/A         |         N/A|         N/A|     N/A|         N/A
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | MAXDELAY    |         N/A|     6.408ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_intr_sync_p1_microblaze_0_intc_p | SETUP       |         N/A|    -0.607ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_sync_microblaze_0_intc_path" TIG | SETUP       |         N/A|     9.675ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4_0_reset_resync_path" TIG    | MAXDELAY    |         N/A|     6.441ns|     N/A|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     15.000ns|      5.000ns|     12.381ns|            0|            0|            0|       321047|
| TS_clk_400_0000MHz180PLL0_nobu|      2.500ns|      1.599ns|          N/A|            0|            0|            0|            0|
| f                             |             |             |             |             |             |             |             |
| TS_clk_400_0000MHzPLL0_nobuf  |      2.500ns|      1.599ns|          N/A|            0|            0|            0|            0|
| TS_clock_generator_0_clock_gen|     15.000ns|     12.381ns|          N/A|            0|            0|       321047|            0|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 4 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 51 secs 
Total CPU time to PAR completion: 41 secs 

Peak Memory Usage:  458 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 8
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx9.nph' in environment
C:\Xilinx\14.4\ISE_DS\ISE\;C:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx9, package csg324, speed -2
WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6 ns BEFORE COMP
   "Ethernet_MAC_RX_CLK";> [system.pcf(13617)], is specified without a duration.
    This will result in a lack of hold time checks in timing reports.  If hold
   time checks are desired a duration value should be specified following the
   'VALID' keyword.

WARNING:Timing:3223 - Timing constraint PATH
   "TS_TIG_MCB3_LPDDR_CALIB_DONE_SYNCH_path" TIG; ignored during timing
   analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx9,-2 (PRODUCTION 1.23 2012-12-04)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 321612 paths, 2 nets, and 23569 connections

Design statistics:
   Minimum period:  15.834ns (Maximum frequency:  63.155MHz)
   Maximum path delay from/to any node:   4.111ns
   Maximum net skew:   1.239ns


Analysis completed Tue Apr 30 17:24:00 2013
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 2
Number of info messages: 4
Total time: 13 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.4 - Bitgen P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx9.nph' in environment
C:\Xilinx\14.4\ISE_DS\ISE\;C:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx9, package csg324, speed -2
Opened constraints file system.pcf.

Tue Apr 30 17:24:09 2013

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY
   _COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY
   _COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
DRC detected 0 errors and 4 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Tue Apr 30 17:24:33 2013
 xsdk.exe -hwspec F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.4 Build EDK_P.49d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Tue Apr 30 17:29:14 2013
 make -f system.make bits started...
make: Nothing to be done for `bits'.
Done!

********************************************************************************
At Local date and time: Tue Apr 30 17:29:23 2013
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_microblaze_0_intc_wrapper.ngc implementation/system_microblaze_0_ilmb_wrapper.ngc implementation/system_microblaze_0_i_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_dlmb_wrapper.ngc implementation/system_microblaze_0_d_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_bram_block_wrapper.ngc implementation/system_microblaze_0_wrapper.ngc implementation/system_debug_module_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_axi_timer_0_wrapper.ngc implementation/system_axi4lite_0_wrapper.ngc implementation/system_axi4_0_wrapper.ngc implementation/system_usb_uart_wrapper.ngc implementation/system_mcb3_lpddr_wrapper.ngc implementation/system_leds_4bits_wrapper.ngc implementation/system_ethernet_mac_wrapper.ngc implementation/system_dip_switches_4bits_wrapper.ngc implementation/system_mimtlu_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!

********************************************************************************
At Local date and time: Tue Apr 30 17:29:30 2013
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx9csg324-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx9csg324-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 4 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 196 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'mimtlu_0_CLOCK_Y3_pin' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) LEDs_4Bits	axi4lite_0
  (0x40020000-0x4002ffff) DIP_Switches_4Bits	axi4lite_0
  (0x40600000-0x4060ffff) USB_Uart	axi4lite_0
  (0x40e00000-0x40e0ffff) Ethernet_MAC	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x75000000-0x7500ffff) mimtlu_0	axi4lite_0
  (0xa4000000-0xa7ffffff) MCB3_LPDDR	axi4_0
INFO:EDK:4087 - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_MAC - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 286
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 8 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 2 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: Interrupt_address_in, CONNECTOR:
   microblaze_0_interrupt_Interrupt_address_in - No driver found. Port will be
   driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 130 
WARNING:EDK:4181 - PORT: Processor_ack_out, CONNECTOR:
   microblaze_0_interrupt_Processor_ack_out - floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 131 
WARNING:EDK:4181 - PORT: CLKOUT3, CONNECTOR: clock_generator_0_CLKOUT3 -
   floating connection - F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs
   line 182 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111110110 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x44000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x44000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 12 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 12 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 5000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 121 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 176 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 190 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 218 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 232 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INTC INFO:: Processor_clk not connected.. IRQ to Microblaze is generated on AXI
clock.
Port present in Ethernet_MAC

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INTC_INFO_CONSTRAINTS:: Adding Edge interrupt constraints
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INFO: Forcing parameter C_SIMULATION = "FALSE" in IP axi_s6_ddrx.
INFO: The Ethernet_MAC core has constraints automatically generated by XPS in
implementation/ethernet_mac_wrapper/ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Ethernet_MAC core has constraints automatically generated by XPS in
implementation/ethernet_mac_wrapper/ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 110 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 162 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:proc_sys_reset_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 54 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_intc -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 67 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_ilmb -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 78 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_i_bram_ctrl -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 85 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_dlmb -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 94 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_d_bram_ctrl -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 101 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_bram_block -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 110 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0 - F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs
line 117 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:debug_module - F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs
line 149 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 162 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi_timer_0 - F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs
line 185 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi4lite_0 - F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs
line 197 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi4_0 - F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line
205 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:usb_uart - F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line
212 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mcb3_lpddr - F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs
line 228 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:leds_4bits - F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs
line 272 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ethernet_mac - F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs
line 286 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dip_switches_4bits -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 312 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mimtlu_0 - F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line
326 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_ilmb_wrapper INSTANCE:microblaze_0_ilmb -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 78 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx9csg324-2 -intstyle silent -i -sd .. system_microblaze_0_ilmb_wrapper.ngc
../system_microblaze_0_ilmb_wrapper

Reading NGO file
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/microblaze_0_ilmb_wr
apper/system_microblaze_0_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_microblaze_0_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_dlmb_wrapper INSTANCE:microblaze_0_dlmb -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 94 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx9csg324-2 -intstyle silent -i -sd .. system_microblaze_0_dlmb_wrapper.ngc
../system_microblaze_0_dlmb_wrapper

Reading NGO file
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/microblaze_0_dlmb_wr
apper/system_microblaze_0_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_microblaze_0_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 117 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx9csg324-2 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/microblaze_0_wrapper
/system_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 162 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx9csg324-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/clock_generator_0_wr
apper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi4lite_0_wrapper INSTANCE:axi4lite_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 197 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx9csg324-2 -intstyle silent -i -sd .. system_axi4lite_0_wrapper.ngc
../system_axi4lite_0_wrapper

Reading NGO file
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/axi4lite_0_wrapper/s
ystem_axi4lite_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_axi4lite_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi4_0_wrapper INSTANCE:axi4_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 205 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx9csg324-2 -intstyle silent -i -sd .. system_axi4_0_wrapper.ngc
../system_axi4_0_wrapper

Reading NGO file
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/axi4_0_wrapper/syste
m_axi4_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi4_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_axi4_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_mcb3_lpddr_wrapper INSTANCE:mcb3_lpddr -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 228 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx9csg324-2 -intstyle silent -i -sd .. system_mcb3_lpddr_wrapper.ngc
../system_mcb3_lpddr_wrapper

Reading NGO file
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/mcb3_lpddr_wrapper/s
ystem_mcb3_lpddr_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_mcb3_lpddr_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_mcb3_lpddr_wrapper.blc"...

NGCBUILD done.
IPNAME:system_ethernet_mac_wrapper INSTANCE:ethernet_mac -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 286 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx9csg324-2 -intstyle silent -i -sd .. system_ethernet_mac_wrapper.ngc
../system_ethernet_mac_wrapper

Reading NGO file
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/ethernet_mac_wrapper
/system_ethernet_mac_wrapper.ngc" ...
Loading design module "../system_ethernet_mac_wrapper_blk_mem_gen_v6_2.ngc"...
Loading design module
"../system_ethernet_mac_wrapper_fifo_generator_v9_1.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_ethernet_mac_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_ethernet_mac_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 485.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx9csg324-2 -implement xflow.opt system.ngc
Release 14.4 - Xflow P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx9csg324-2 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
.... Copying flowfile C:/Xilinx/14.4/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation 

Using Flow File:
F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/fpga.flw 
Using Option File(s): 
 F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx9csg324-2 -nt timestamp -bm system.bmm
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.4 - ngdbuild P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx9csg324-2 -nt timestamp -bm system.bmm
F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system.ngc" ...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_ethernet_mac_
wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_dip_switches_
4bits_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_usb_uart_wrap
per.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_clock_generat
or_0_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_mimtlu_0_wrap
per.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_mcb3_lpddr_wr
apper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_proc_sys_rese
t_0_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_axi4lite_0_wr
apper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
intc_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_axi4_0_wrappe
r.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
ilmb_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
i_bram_ctrl_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
dlmb_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
d_bram_ctrl_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_debug_module_
wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_axi_timer_0_w
rapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_leds_4bits_wr
apper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
bram_block_wrapper.ngc"...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_ethernet_mac_
wrapper.ncf" to module "Ethernet_MAC"...
WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6.000 BEFORE 
   "PHY_rx_clk";>
   [F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_ethernet_m
   ac_wrapper.ncf(4)], is specified without a duration.  This will result in a
   lack of hold time checks in timing reports.  If hold time checks are desired
   a duration value should be specified following the 'VALID' keyword.

Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_mcb3_lpddr_wr
apper.ncf" to module "MCB3_LPDDR"...
Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_axi4lite_0_wr
apper.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
intc_wrapper.ncf" to module "microblaze_0_intc"...
Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_axi4_0_wrappe
r.ncf" to module "axi4_0"...
Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
ilmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
dlmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
wrapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[0].cl
   ock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4_0_reset_source = FFS PADS
   CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_400_0000MHz180PLL0_nobuf = PERIOD
   "clk_400_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 1.2500125 ns HIGH
   50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_400_0000MHzPLL0_nobuf = PERIOD
   "clk_400_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   HIGH 50>

WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6000.000000000 pS
   BEFORE Ethernet_MAC/PHY_rx_clk;>, is specified without a duration.  This will
   result in a lack of hold time checks in timing reports.  If hold time checks
   are desired a duration value should be specified following the 'VALID'
   keyword.

WARNING:NgdBuild:1012 - The constraint <CONFIG VCCAUX = "2.5"> is overridden on
   the design object system by the constraint <CONFIG VCCAUX = "3.3" ;>
   [system.ucf(42)].
Done...

Processing BMM file "system.bmm" ...

WARNING:NgdBuild:1440 - User specified non-default attribute value (15) was
   detected for the CLKIN1_PERIOD attribute on PLL
   "clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst".  This does not
   match the PERIOD constraint value (66666 KHz.).  The uncertainty calculation
   will use the PERIOD constraint value.  This could result in incorrect
   uncertainty calculated for PLL output clocks.
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/COLLISION_SYNC_2' has unconnected
   output pin
WARNING:NgdBuild:452 - logical net 'N22' has no driver
WARNING:NgdBuild:452 - logical net 'N23' has no driver
WARNING:NgdBuild:452 - logical net 'N24' has no driver
WARNING:NgdBuild:452 - logical net 'N25' has no driver
WARNING:NgdBuild:452 - logical net 'N26' has no driver
WARNING:NgdBuild:452 - logical net 'N27' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:478 - clock net clock_generator_0/CLKOUT3 with clock driver
   clock_generator_0/clock_generator_0/PLL0_CLKOUT3_BUFG_INST drives no clock
   pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  31

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  0 sec
Total CPU time to NGDBUILD completion:  1 min  0 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.4 - Map P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx9csg324-2".
Mapping design into LUTs...
WARNING:MapLib:701 - Signal Ethernet_MAC_COL connected to top level port
   Ethernet_MAC_COL has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB3_LPDDR_CALIB_DONE_SYNCH_path" TIG ignored during timing analysis.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 21 secs 
Total CPU  time at the beginning of Placer: 20 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:9a4d0ae) REAL time: 22 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 77 IOs, 75 are locked
   and 2 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:9a4d0ae) REAL time: 23 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:629c6b8e) REAL time: 23 secs 

Phase 4.2  Initial Placement for Architecture Specific Features
...
Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:30e33d2) REAL time: 33 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:30e33d2) REAL time: 33 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:30e33d2) REAL time: 33 secs 

Phase 7.3  Local Placement Optimization
...
Phase 7.3  Local Placement Optimization (Checksum:bd3abbd5) REAL time: 33 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:ce51d5c0) REAL time: 33 secs 

Phase 9.8  Global Placement
.......................
.................................................
................................................................................
..............................................................................
................................................
Phase 9.8  Global Placement (Checksum:961f02ee) REAL time: 1 mins 40 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:961f02ee) REAL time: 1 mins 40 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:eac4da7f) REAL time: 1 mins 51 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:eac4da7f) REAL time: 1 mins 51 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:427ff6b8) REAL time: 1 mins 52 secs 

Total REAL time to Placer completion: 1 mins 52 secs 
Total CPU  time to Placer completion: 1 mins 51 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    6
Slice Logic Utilization:
  Number of Slice Registers:                 3,470 out of  11,440   30
    Number used as Flip Flops:               3,467
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                3
  Number of Slice LUTs:                      4,277 out of   5,720   74
    Number used as logic:                    3,988 out of   5,720   69
      Number using O6 output only:           2,927
      Number using O5 output only:             137
      Number using O5 and O6:                  924
      Number used as ROM:                        0
    Number used as Memory:                     204 out of   1,440   14
      Number used as Dual Port RAM:             72
        Number using O6 output only:             0
        Number using O5 output only:             1
        Number using O5 and O6:                 71
      Number used as Single Port RAM:            4
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Shift Register:           128
        Number using O6 output only:            38
        Number using O5 output only:             1
        Number using O5 and O6:                 89
    Number used exclusively as route-thrus:     85
      Number with same-slice register load:     76
      Number with same-slice carry load:         9
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,415 out of   1,430   98
  Number of MUXCYs used:                       776 out of   2,860   27
  Number of LUT Flip Flop pairs used:        4,657
    Number with an unused Flip Flop:         1,523 out of   4,657   32
    Number with an unused LUT:                 380 out of   4,657    8
    Number of fully used LUT-FF pairs:       2,754 out of   4,657   59
    Number of unique control sets:             312
    Number of slice register sites lost
      to control set restrictions:           1,281 out of  11,440   11

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        77 out of     200   38
    Number of LOCed IOBs:                       75 out of      77   97
    IOB Flip Flops:                             20

Specific Feature Utilization:
  Number of RAMB16BWERs:                        26 out of      32   81
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        4
    Number used as BUFGMUX:                      1
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                  12 out of     200    6
    Number used as ILOGIC2s:                    12
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        23 out of     200   11
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      1
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  50 out of     200   25
    Number used as OLOGIC2s:                     7
    Number used as OSERDES2s:                   43
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      16   18
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.84

Peak Memory Usage:  518 MB
Total REAL time to MAP completion:  1 mins 58 secs 
Total CPU time to MAP completion:   1 mins 57 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - par P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx9.nph' in environment
C:\Xilinx\14.4\ISE_DS\ISE\;C:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx9, package csg324, speed -2
WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6 ns BEFORE COMP "Ethernet_MAC_RX_CLK";>
   [system.pcf(13617)], is specified without a duration.  This will result in a lack of hold time checks in timing
   reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.


Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.23 2012-12-04".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 3,470 out of  11,440   30
    Number used as Flip Flops:               3,467
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                3
  Number of Slice LUTs:                      4,277 out of   5,720   74
    Number used as logic:                    3,988 out of   5,720   69
      Number using O6 output only:           2,927
      Number using O5 output only:             137
      Number using O5 and O6:                  924
      Number used as ROM:                        0
    Number used as Memory:                     204 out of   1,440   14
      Number used as Dual Port RAM:             72
        Number using O6 output only:             0
        Number using O5 output only:             1
        Number using O5 and O6:                 71
      Number used as Single Port RAM:            4
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Shift Register:           128
        Number using O6 output only:            38
        Number using O5 output only:             1
        Number using O5 and O6:                 89
    Number used exclusively as route-thrus:     85
      Number with same-slice register load:     76
      Number with same-slice carry load:         9
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,415 out of   1,430   98
  Number of MUXCYs used:                       776 out of   2,860   27
  Number of LUT Flip Flop pairs used:        4,657
    Number with an unused Flip Flop:         1,523 out of   4,657   32
    Number with an unused LUT:                 380 out of   4,657    8
    Number of fully used LUT-FF pairs:       2,754 out of   4,657   59
    Number of slice register sites lost
      to control set restrictions:               0 out of  11,440    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        77 out of     200   38
    Number of LOCed IOBs:                       75 out of      77   97
    IOB Flip Flops:                             20

Specific Feature Utilization:
  Number of RAMB16BWERs:                        26 out of      32   81
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        4
    Number used as BUFGMUX:                      1
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                  12 out of     200    6
    Number used as ILOGIC2s:                    12
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        23 out of     200   11
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      1
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  50 out of     200   25
    Number used as OLOGIC2s:                     7
    Number used as OSERDES2s:                   43
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      16   18
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB3_LPDDR_CALIB_DONE_SYNCH_path" TIG; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 12 secs 
Finished initial Timing Analysis.  REAL time: 13 secs 

WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 29303 unrouted;      REAL time: 13 secs 

Phase  2  : 24645 unrouted;      REAL time: 14 secs 

Phase  3  : 11236 unrouted;      REAL time: 22 secs 

Phase  4  : 11236 unrouted; (Setup:0, Hold:460, Component Switching Limit:0)     REAL time: 23 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:460, Component Switching Limit:0)     REAL time: 38 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:460, Component Switching Limit:0)     REAL time: 38 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:460, Component Switching Limit:0)     REAL time: 38 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:460, Component Switching Limit:0)     REAL time: 38 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 38 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 40 secs 
Total REAL time to Router completion: 40 secs 
Total CPU time to Router completion: 39 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|  clk_66_6667MHzPLL0 |  BUFGMUX_X2Y2| No   | 1254 |  0.752     |  2.143      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|              bg_Clk |  BUFGMUX_X2Y4| No   |   54 |  0.115     |  1.509      |
+---------------------+--------------+------+------+------------+-------------+
|mimtlu_0/mimtlu_0/US |              |      |      |            |             |
|ER_LOGIC_I/MIMTLU_en |              |      |      |            |             |
|          t/SLOW_CLK |  BUFGMUX_X2Y3| No   |   42 |  0.756     |  2.148      |
+---------------------+--------------+------+------+------------+-------------+
|mimtlu_0_CLOCK_Y3_pi |              |      |      |            |             |
|             n_BUFGP |  BUFGMUX_X3Y7| No   |    3 |  0.001     |  1.404      |
+---------------------+--------------+------+------+------------+-------------+
|mimtlu_0/mimtlu_0/US |              |      |      |            |             |
|ER_LOGIC_I/MIMTLU_en |              |      |      |            |             |
|           t/clk_out | BUFGMUX_X3Y13| No   |    1 |  0.000     |  1.409      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|           bg_Update |         Local|      |   18 |  2.060     |  3.101      |
+---------------------+--------------+------+------+------------+-------------+
|Ethernet_MAC/Etherne |              |      |      |            |             |
|  t_MAC/phy_tx_clk_i |         Local|      |   20 |  1.141     |  2.112      |
+---------------------+--------------+------+------+------------+-------------+
|Ethernet_MAC_RX_CLK_ |              |      |      |            |             |
|                IBUF |         Local|      |   17 |  0.774     |  4.358      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/sysclk_2x |              |      |      |            |             |
|           _bufpll_o |         Local|      |   31 |  0.704     |  1.620      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/sysclk_2x |              |      |      |            |             |
|       _180_bufpll_o |         Local|      |   37 |  0.723     |  1.639      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mcb_ui_top_0/mcb_r |              |      |      |            |             |
|aw_wrapper_inst/ioi_ |              |      |      |            |             |
|             drp_clk |         Local|      |   22 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mcb_ui_top_0/mcb_r |              |      |      |            |             |
|aw_wrapper_inst/idel |              |      |      |            |             |
|        ay_dqs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mcb_ui_top_0/mcb_r |              |      |      |            |             |
|aw_wrapper_inst/idel |              |      |      |            |             |
|        ay_dqs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mcb_ui_top_0/mcb_r |              |      |      |            |             |
|aw_wrapper_inst/idel |              |      |      |            |             |
|       ay_udqs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mcb_ui_top_0/mcb_r |              |      |      |            |             |
|aw_wrapper_inst/idel |              |      |      |            |             |
|       ay_udqs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|  USB_Uart_Interrupt |         Local|      |    1 |  0.000     |  0.796      |
+---------------------+--------------+------+------+------------+-------------+
|Ethernet_MAC_IP2INTC |              |      |      |            |             |
|               _Irpt |         Local|      |    1 |  0.000     |  0.796      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 4

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_400_0000MHzPLL0_nobuf = PERIOD TIM | MINPERIOD   |     0.901ns|     1.599ns|       0|           0
  EGRP "clk_400_0000MHzPLL0_nobuf"          |             |            |            |        |            
  TS_sys_clk_pin * 6 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_400_0000MHz180PLL0_nobuf = PERIOD  | MINPERIOD   |     0.901ns|     1.599ns|       0|           0
  TIMEGRP         "clk_400_0000MHz180PLL0_n |             |            |            |        |            
  obuf" TS_sys_clk_pin * 6 PHASE 1.2500125  |             |            |            |        |            
  ns         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |    10.000ns|     5.000ns|       0|           0
  pin" 66.666 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     2.619ns|    12.381ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " | HOLD        |     0.311ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT2" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC/Ethernet_MAC/phy_tx_clk | NETSKEW     |     4.761ns|     1.239ns|       0|           0
  _i" MAXSKEW = 6 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC_RX_CLK_IBUF" MAXSKEW =  | NETSKEW     |     4.981ns|     1.019ns|       0|           0
  6 ns                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSTXOUT_Ethernet_MAC = MAXDELAY FROM TIME | MAXDELAY    |     5.889ns|     4.111ns|       0|           0
  GRP "TXCLK_GRP_Ethernet_MAC" TO         T |             |            |            |        |            
  IMEGRP "PADS" 10 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  OFFSET = IN 6 ns BEFORE COMP "Ethernet_MA | SETUP       |     6.566ns|    -0.566ns|       0|           0
  C_RX_CLK"                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CLOCK_Y3 = PERIOD TIMEGRP "mimtlu_0_CL | SETUP       |     7.002ns|     2.998ns|       0|           0
  OCK_Y3_pin" 100 MHz HIGH 50| HOLD        |     0.417ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC/Ethernet_MAC/phy_tx_clk | SETUP       |     8.458ns|    15.834ns|       0|           0
  _i" PERIOD = 40 ns HIGH 14 ns             | HOLD        |     0.367ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC_RX_CLK_IBUF" PERIOD = 4 | SETUP       |    10.854ns|     8.988ns|       0|           0
  0 ns HIGH 14 ns                           | HOLD        |     0.246ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     2.428ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Interrupt_path" | SETUP       |         N/A|     2.147ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     1.642ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_RX_AXI_FP_Ethernet_MAC_path" TIG | SETUP       |         N/A|     3.201ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_AXI_RX_FP_Ethernet_MAC_path" TIG | SETUP       |         N/A|     6.426ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TX_AXI_FP_Ethernet_MAC_path" TIG | SETUP       |         N/A|     5.036ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_AXI_TX_FP_Ethernet_MAC_path" TIG | SETUP       |         N/A|     7.493ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     2.114ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB3_LPDDR_SYS_RST_SYNCH_pat | SETUP       |         N/A|     3.424ns|     N/A|           0
  h" TIG                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB3_LPDDR_CALIB_DONE_SYNCH_ | N/A         |         N/A|         N/A|     N/A|         N/A
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | MAXDELAY    |         N/A|     6.408ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_intr_sync_p1_microblaze_0_intc_p | SETUP       |         N/A|    -0.607ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_sync_microblaze_0_intc_path" TIG | SETUP       |         N/A|     9.675ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4_0_reset_resync_path" TIG    | MAXDELAY    |         N/A|     6.441ns|     N/A|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     15.000ns|      5.000ns|     12.381ns|            0|            0|            0|       321047|
| TS_clk_400_0000MHz180PLL0_nobu|      2.500ns|      1.599ns|          N/A|            0|            0|            0|            0|
| f                             |             |             |             |             |             |             |             |
| TS_clk_400_0000MHzPLL0_nobuf  |      2.500ns|      1.599ns|          N/A|            0|            0|            0|            0|
| TS_clock_generator_0_clock_gen|     15.000ns|     12.381ns|          N/A|            0|            0|       321047|            0|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 4 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 47 secs 
Total CPU time to PAR completion: 41 secs 

Peak Memory Usage:  458 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 8
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx9.nph' in environment
C:\Xilinx\14.4\ISE_DS\ISE\;C:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx9, package csg324, speed -2
WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6 ns BEFORE COMP
   "Ethernet_MAC_RX_CLK";> [system.pcf(13617)], is specified without a duration.
    This will result in a lack of hold time checks in timing reports.  If hold
   time checks are desired a duration value should be specified following the
   'VALID' keyword.

WARNING:Timing:3223 - Timing constraint PATH
   "TS_TIG_MCB3_LPDDR_CALIB_DONE_SYNCH_path" TIG; ignored during timing
   analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx9,-2 (PRODUCTION 1.23 2012-12-04)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 321612 paths, 2 nets, and 23569 connections

Design statistics:
   Minimum period:  15.834ns (Maximum frequency:  63.155MHz)
   Maximum path delay from/to any node:   4.111ns
   Maximum net skew:   1.239ns


Analysis completed Tue Apr 30 17:42:12 2013
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 2
Number of info messages: 4
Total time: 13 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.4 - Bitgen P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx9.nph' in environment
C:\Xilinx\14.4\ISE_DS\ISE\;C:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx9, package csg324, speed -2
Opened constraints file system.pcf.

Tue Apr 30 17:42:21 2013

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY
   _COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY
   _COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
DRC detected 0 errors and 4 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Tue Apr 30 17:43:55 2013
 make -f system.make exporttosdk started...
Done!

********************************************************************************
At Local date and time: Tue Apr 30 17:43:55 2013
 xsdk.exe -hwspec F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.4 Build EDK_P.49d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Tue Apr 30 17:56:41 2013
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx9csg324-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx9csg324-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 4 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 196 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'mimtlu_0_CLOCK_Y3_pin' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) LEDs_4Bits	axi4lite_0
  (0x40020000-0x4002ffff) DIP_Switches_4Bits	axi4lite_0
  (0x40600000-0x4060ffff) USB_Uart	axi4lite_0
  (0x40e00000-0x40e0ffff) Ethernet_MAC	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x75000000-0x7500ffff) mimtlu_0	axi4lite_0
  (0xa4000000-0xa7ffffff) MCB3_LPDDR	axi4_0
INFO:EDK:4087 - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_MAC - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 286
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 8 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 2 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: Interrupt_address_in, CONNECTOR:
   microblaze_0_interrupt_Interrupt_address_in - No driver found. Port will be
   driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 130 
WARNING:EDK:4181 - PORT: Processor_ack_out, CONNECTOR:
   microblaze_0_interrupt_Processor_ack_out - floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 131 
WARNING:EDK:4181 - PORT: CLKOUT3, CONNECTOR: clock_generator_0_CLKOUT3 -
   floating connection - F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs
   line 182 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111110110 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x44000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x44000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 12 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 12 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 5000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 121 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 176 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 190 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 218 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 232 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INTC INFO:: Processor_clk not connected.. IRQ to Microblaze is generated on AXI
clock.
Port present in Ethernet_MAC

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INTC_INFO_CONSTRAINTS:: Adding Edge interrupt constraints
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INFO: Forcing parameter C_SIMULATION = "FALSE" in IP axi_s6_ddrx.
INFO: The Ethernet_MAC core has constraints automatically generated by XPS in
implementation/ethernet_mac_wrapper/ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Ethernet_MAC core has constraints automatically generated by XPS in
implementation/ethernet_mac_wrapper/ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 54 - Copying cache
implementation netlist
IPNAME:axi_intc INSTANCE:microblaze_0_intc -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 67 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 78 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 85 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 94 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 101 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 110 - Copying cache
implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 117 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:debug_module -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 149 - Copying cache
implementation netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 185 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 197 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 205 - Copying cache
implementation netlist
IPNAME:axi_uartlite INSTANCE:usb_uart -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 212 - Copying cache
implementation netlist
IPNAME:axi_s6_ddrx INSTANCE:mcb3_lpddr -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 228 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:leds_4bits -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 272 - Copying cache
implementation netlist
IPNAME:axi_ethernetlite INSTANCE:ethernet_mac -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 286 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:dip_switches_4bits -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 312 - Copying cache
implementation netlist
IPNAME:mimtlu INSTANCE:mimtlu_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 326 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 110 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 162 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 162 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mimtlu_0 - F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line
326 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 162 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx9csg324-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/clock_generator_0_wr
apper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 34.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx9csg324-2 -implement xflow.opt system.ngc
Release 14.4 - Xflow P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx9csg324-2 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/fpga.flw 
Using Option File(s): 
 F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx9csg324-2 -nt timestamp -bm system.bmm
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.4 - ngdbuild P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx9csg324-2 -nt timestamp -bm system.bmm
F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system.ngc" ...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_ethernet_mac_
wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_dip_switches_
4bits_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_usb_uart_wrap
per.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_clock_generat
or_0_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_mimtlu_0_wrap
per.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_mcb3_lpddr_wr
apper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_proc_sys_rese
t_0_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_axi4lite_0_wr
apper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
intc_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_axi4_0_wrappe
r.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
ilmb_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
i_bram_ctrl_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
dlmb_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
d_bram_ctrl_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_debug_module_
wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_axi_timer_0_w
rapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_leds_4bits_wr
apper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
bram_block_wrapper.ngc"...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_ethernet_mac_
wrapper.ncf" to module "Ethernet_MAC"...
WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6.000 BEFORE 
   "PHY_rx_clk";>
   [F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_ethernet_m
   ac_wrapper.ncf(4)], is specified without a duration.  This will result in a
   lack of hold time checks in timing reports.  If hold time checks are desired
   a duration value should be specified following the 'VALID' keyword.

Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_mcb3_lpddr_wr
apper.ncf" to module "MCB3_LPDDR"...
Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_axi4lite_0_wr
apper.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
intc_wrapper.ncf" to module "microblaze_0_intc"...
Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_axi4_0_wrappe
r.ncf" to module "axi4_0"...
Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
ilmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
dlmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
wrapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[0].cl
   ock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4_0_reset_source = FFS PADS
   CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_400_0000MHz180PLL0_nobuf = PERIOD
   "clk_400_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 1.2500125 ns HIGH
   50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_400_0000MHzPLL0_nobuf = PERIOD
   "clk_400_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   HIGH 50>

WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6000.000000000 pS
   BEFORE Ethernet_MAC/PHY_rx_clk;>, is specified without a duration.  This will
   result in a lack of hold time checks in timing reports.  If hold time checks
   are desired a duration value should be specified following the 'VALID'
   keyword.

WARNING:NgdBuild:1012 - The constraint <CONFIG VCCAUX = "2.5"> is overridden on
   the design object system by the constraint <CONFIG VCCAUX = "3.3" ;>
   [system.ucf(42)].
Done...

Processing BMM file "system.bmm" ...

WARNING:NgdBuild:1440 - User specified non-default attribute value (15) was
   detected for the CLKIN1_PERIOD attribute on PLL
   "clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst".  This does not
   match the PERIOD constraint value (66666 KHz.).  The uncertainty calculation
   will use the PERIOD constraint value.  This could result in incorrect
   uncertainty calculated for PLL output clocks.
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/COLLISION_SYNC_2' has unconnected
   output pin
WARNING:NgdBuild:452 - logical net 'N22' has no driver
WARNING:NgdBuild:452 - logical net 'N23' has no driver
WARNING:NgdBuild:452 - logical net 'N24' has no driver
WARNING:NgdBuild:452 - logical net 'N25' has no driver
WARNING:NgdBuild:452 - logical net 'N26' has no driver
WARNING:NgdBuild:452 - logical net 'N27' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:478 - clock net clock_generator_0/CLKOUT3 with clock driver
   clock_generator_0/clock_generator_0/PLL0_CLKOUT3_BUFG_INST drives no clock
   pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  31

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  0 sec
Total CPU time to NGDBUILD completion:  1 min  0 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.4 - Map P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx9csg324-2".
Mapping design into LUTs...
WARNING:MapLib:701 - Signal Ethernet_MAC_COL connected to top level port
   Ethernet_MAC_COL has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB3_LPDDR_CALIB_DONE_SYNCH_path" TIG ignored during timing analysis.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 21 secs 
Total CPU  time at the beginning of Placer: 21 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:c7fa056d) REAL time: 22 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 77 IOs, 75 are locked
   and 2 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:c7fa056d) REAL time: 23 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:e2ec072d) REAL time: 23 secs 

Phase 4.2  Initial Placement for Architecture Specific Features
...
Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:67a10068) REAL time: 33 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:67a10068) REAL time: 33 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:67a10068) REAL time: 33 secs 

Phase 7.3  Local Placement Optimization
...
Phase 7.3  Local Placement Optimization (Checksum:d3ee5b14) REAL time: 34 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:3025a875) REAL time: 34 secs 

Phase 9.8  Global Placement
........................
........................................................
......................................................................................
.............................................................................................
............................................................
Phase 9.8  Global Placement (Checksum:8c07ad9b) REAL time: 1 mins 51 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:8c07ad9b) REAL time: 1 mins 51 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:50066a6d) REAL time: 2 mins 3 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:50066a6d) REAL time: 2 mins 3 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:f01a2c56) REAL time: 2 mins 3 secs 

Total REAL time to Placer completion: 2 mins 4 secs 
Total CPU  time to Placer completion: 2 mins 2 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    6
Slice Logic Utilization:
  Number of Slice Registers:                 3,466 out of  11,440   30
    Number used as Flip Flops:               3,463
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                3
  Number of Slice LUTs:                      4,293 out of   5,720   75
    Number used as logic:                    3,983 out of   5,720   69
      Number using O6 output only:           2,918
      Number using O5 output only:             137
      Number using O5 and O6:                  928
      Number used as ROM:                        0
    Number used as Memory:                     204 out of   1,440   14
      Number used as Dual Port RAM:             72
        Number using O6 output only:             0
        Number using O5 output only:             1
        Number using O5 and O6:                 71
      Number used as Single Port RAM:            4
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Shift Register:           128
        Number using O6 output only:            38
        Number using O5 output only:             1
        Number using O5 and O6:                 89
    Number used exclusively as route-thrus:    106
      Number with same-slice register load:     95
      Number with same-slice carry load:        10
      Number with other load:                    1

Slice Logic Distribution:
  Number of occupied Slices:                 1,334 out of   1,430   93
  Number of MUXCYs used:                       776 out of   2,860   27
  Number of LUT Flip Flop pairs used:        4,556
    Number with an unused Flip Flop:         1,470 out of   4,556   32
    Number with an unused LUT:                 263 out of   4,556    5
    Number of fully used LUT-FF pairs:       2,823 out of   4,556   61
    Number of unique control sets:             310
    Number of slice register sites lost
      to control set restrictions:           1,269 out of  11,440   11

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        77 out of     200   38
    Number of LOCed IOBs:                       75 out of      77   97
    IOB Flip Flops:                             20

Specific Feature Utilization:
  Number of RAMB16BWERs:                        26 out of      32   81
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       4 out of      16   25
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      1
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                  12 out of     200    6
    Number used as ILOGIC2s:                    12
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        23 out of     200   11
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      1
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  50 out of     200   25
    Number used as OLOGIC2s:                     7
    Number used as OSERDES2s:                   43
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      16   18
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.84

Peak Memory Usage:  513 MB
Total REAL time to MAP completion:  2 mins 10 secs 
Total CPU time to MAP completion:   2 mins 8 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - par P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx9.nph' in environment
C:\Xilinx\14.4\ISE_DS\ISE\;C:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx9, package csg324, speed -2
WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6 ns BEFORE COMP "Ethernet_MAC_RX_CLK";>
   [system.pcf(13824)], is specified without a duration.  This will result in a lack of hold time checks in timing
   reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.


Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.23 2012-12-04".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 3,466 out of  11,440   30
    Number used as Flip Flops:               3,463
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                3
  Number of Slice LUTs:                      4,293 out of   5,720   75
    Number used as logic:                    3,983 out of   5,720   69
      Number using O6 output only:           2,918
      Number using O5 output only:             137
      Number using O5 and O6:                  928
      Number used as ROM:                        0
    Number used as Memory:                     204 out of   1,440   14
      Number used as Dual Port RAM:             72
        Number using O6 output only:             0
        Number using O5 output only:             1
        Number using O5 and O6:                 71
      Number used as Single Port RAM:            4
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Shift Register:           128
        Number using O6 output only:            38
        Number using O5 output only:             1
        Number using O5 and O6:                 89
    Number used exclusively as route-thrus:    106
      Number with same-slice register load:     95
      Number with same-slice carry load:        10
      Number with other load:                    1

Slice Logic Distribution:
  Number of occupied Slices:                 1,334 out of   1,430   93
  Number of MUXCYs used:                       776 out of   2,860   27
  Number of LUT Flip Flop pairs used:        4,556
    Number with an unused Flip Flop:         1,470 out of   4,556   32
    Number with an unused LUT:                 263 out of   4,556    5
    Number of fully used LUT-FF pairs:       2,823 out of   4,556   61
    Number of slice register sites lost
      to control set restrictions:               0 out of  11,440    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        77 out of     200   38
    Number of LOCed IOBs:                       75 out of      77   97
    IOB Flip Flops:                             20

Specific Feature Utilization:
  Number of RAMB16BWERs:                        26 out of      32   81
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       4 out of      16   25
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      1
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                  12 out of     200    6
    Number used as ILOGIC2s:                    12
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        23 out of     200   11
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      1
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  50 out of     200   25
    Number used as OLOGIC2s:                     7
    Number used as OSERDES2s:                   43
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      16   18
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB3_LPDDR_CALIB_DONE_SYNCH_path" TIG; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 12 secs 
Finished initial Timing Analysis.  REAL time: 13 secs 

WARNING:Par:288 - The signal
   Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 29213 unrouted;      REAL time: 13 secs 

Phase  2  : 24573 unrouted;      REAL time: 14 secs 

Phase  3  : 12029 unrouted;      REAL time: 24 secs 

Phase  4  : 12038 unrouted; (Setup:0, Hold:5190, Component Switching Limit:0)     REAL time: 27 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:5015, Component Switching Limit:0)     REAL time: 48 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:5015, Component Switching Limit:0)     REAL time: 48 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:5015, Component Switching Limit:0)     REAL time: 48 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:5015, Component Switching Limit:0)     REAL time: 48 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 48 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 50 secs 
Total REAL time to Router completion: 50 secs 
Total CPU time to Router completion: 48 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|  clk_66_6667MHzPLL0 | BUFGMUX_X3Y13| No   | 1227 |  0.690     |  2.081      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|              bg_Clk |  BUFGMUX_X2Y2| No   |   53 |  0.119     |  1.510      |
+---------------------+--------------+------+------+------------+-------------+
|mimtlu_0_CLOCK_Y3_pi |              |      |      |            |             |
|        n_IBUFG_BUFG |  BUFGMUX_X3Y7| No   |   41 |  0.747     |  2.148      |
+---------------------+--------------+------+------+------------+-------------+
|mimtlu_0/mimtlu_0/US |              |      |      |            |             |
|ER_LOGIC_I/MIMTLU_en |              |      |      |            |             |
|           t/clk_out |  BUFGMUX_X2Y3| No   |    1 |  0.000     |  1.466      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|           bg_Update |         Local|      |   19 |  4.107     |  5.587      |
+---------------------+--------------+------+------+------------+-------------+
|Ethernet_MAC/Etherne |              |      |      |            |             |
|  t_MAC/phy_tx_clk_i |         Local|      |   18 |  1.243     |  2.220      |
+---------------------+--------------+------+------+------------+-------------+
|Ethernet_MAC_RX_CLK_ |              |      |      |            |             |
|                IBUF |         Local|      |   16 |  1.623     |  4.559      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/sysclk_2x |              |      |      |            |             |
|           _bufpll_o |         Local|      |   31 |  0.704     |  1.620      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/sysclk_2x |              |      |      |            |             |
|       _180_bufpll_o |         Local|      |   37 |  0.723     |  1.639      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mcb_ui_top_0/mcb_r |              |      |      |            |             |
|aw_wrapper_inst/ioi_ |              |      |      |            |             |
|             drp_clk |         Local|      |   22 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mcb_ui_top_0/mcb_r |              |      |      |            |             |
|aw_wrapper_inst/idel |              |      |      |            |             |
|        ay_dqs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mcb_ui_top_0/mcb_r |              |      |      |            |             |
|aw_wrapper_inst/idel |              |      |      |            |             |
|        ay_dqs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mcb_ui_top_0/mcb_r |              |      |      |            |             |
|aw_wrapper_inst/idel |              |      |      |            |             |
|       ay_udqs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mcb_ui_top_0/mcb_r |              |      |      |            |             |
|aw_wrapper_inst/idel |              |      |      |            |             |
|       ay_udqs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|  USB_Uart_Interrupt |         Local|      |    1 |  0.000     |  1.676      |
+---------------------+--------------+------+------+------------+-------------+
|Ethernet_MAC_IP2INTC |              |      |      |            |             |
|               _Irpt |         Local|      |    1 |  0.000     |  2.559      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 4

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_CLOCK_Y3 = PERIOD TIMEGRP "mimtlu_0_CL | SETUP       |     0.161ns|     9.839ns|       0|           0
  OCK_Y3_pin" 100 MHz HIGH 50| HOLD        |     0.417ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.644ns|    14.356ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " | HOLD        |     0.303ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT2" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_400_0000MHzPLL0_nobuf = PERIOD TIM | MINPERIOD   |     0.901ns|     1.599ns|       0|           0
  EGRP "clk_400_0000MHzPLL0_nobuf"          |             |            |            |        |            
  TS_sys_clk_pin * 6 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_400_0000MHz180PLL0_nobuf = PERIOD  | MINPERIOD   |     0.901ns|     1.599ns|       0|           0
  TIMEGRP         "clk_400_0000MHz180PLL0_n |             |            |            |        |            
  obuf" TS_sys_clk_pin * 6 PHASE 1.2500125  |             |            |            |        |            
  ns         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |    10.000ns|     5.000ns|       0|           0
  pin" 66.666 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC_RX_CLK_IBUF" MAXSKEW =  | NETSKEW     |     4.216ns|     1.784ns|       0|           0
  6 ns                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC/Ethernet_MAC/phy_tx_clk | NETSKEW     |     4.659ns|     1.341ns|       0|           0
  _i" MAXSKEW = 6 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSTXOUT_Ethernet_MAC = MAXDELAY FROM TIME | MAXDELAY    |     5.889ns|     4.111ns|       0|           0
  GRP "TXCLK_GRP_Ethernet_MAC" TO         T |             |            |            |        |            
  IMEGRP "PADS" 10 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  OFFSET = IN 6 ns BEFORE COMP "Ethernet_MA | SETUP       |     6.851ns|    -0.851ns|       0|           0
  C_RX_CLK"                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC/Ethernet_MAC/phy_tx_clk | SETUP       |     8.888ns|    14.605ns|       0|           0
  _i" PERIOD = 40 ns HIGH 14 ns             | HOLD        |     0.439ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC_RX_CLK_IBUF" PERIOD = 4 | SETUP       |     8.959ns|    14.402ns|       0|           0
  0 ns HIGH 14 ns                           | HOLD        |     0.288ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_sync_microblaze_0_intc_path" TIG | SETUP       |         N/A|    10.329ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_intr_sync_p1_microblaze_0_intc_p | SETUP       |         N/A|     0.958ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | MAXDELAY    |         N/A|     6.430ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB3_LPDDR_CALIB_DONE_SYNCH_ | N/A         |         N/A|         N/A|     N/A|         N/A
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB3_LPDDR_SYS_RST_SYNCH_pat | SETUP       |         N/A|     1.913ns|     N/A|           0
  h" TIG                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4_0_reset_resync_path" TIG    | MAXDELAY    |         N/A|     6.500ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_AXI_TX_FP_Ethernet_MAC_path" TIG | SETUP       |         N/A|     7.046ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TX_AXI_FP_Ethernet_MAC_path" TIG | SETUP       |         N/A|     5.653ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_AXI_RX_FP_Ethernet_MAC_path" TIG | SETUP       |         N/A|     7.983ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_RX_AXI_FP_Ethernet_MAC_path" TIG | SETUP       |         N/A|     3.027ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     2.080ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     3.061ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Interrupt_path" | SETUP       |         N/A|     3.027ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     2.585ns|     N/A|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     15.000ns|      5.000ns|     14.356ns|            0|            0|            0|       321047|
| TS_clk_400_0000MHz180PLL0_nobu|      2.500ns|      1.599ns|          N/A|            0|            0|            0|            0|
| f                             |             |             |             |             |             |             |             |
| TS_clk_400_0000MHzPLL0_nobuf  |      2.500ns|      1.599ns|          N/A|            0|            0|            0|            0|
| TS_clock_generator_0_clock_gen|     15.000ns|     14.356ns|          N/A|            0|            0|       321047|            0|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 4 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 59 secs 
Total CPU time to PAR completion: 50 secs 

Peak Memory Usage:  459 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 8
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx9.nph' in environment
C:\Xilinx\14.4\ISE_DS\ISE\;C:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx9, package csg324, speed -2
WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6 ns BEFORE COMP
   "Ethernet_MAC_RX_CLK";> [system.pcf(13824)], is specified without a duration.
    This will result in a lack of hold time checks in timing reports.  If hold
   time checks are desired a duration value should be specified following the
   'VALID' keyword.

WARNING:Timing:3223 - Timing constraint PATH
   "TS_TIG_MCB3_LPDDR_CALIB_DONE_SYNCH_path" TIG; ignored during timing
   analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx9,-2 (PRODUCTION 1.23 2012-12-04)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 326231 paths, 2 nets, and 24244 connections

Design statistics:
   Minimum period:  14.605ns (Maximum frequency:  68.470MHz)
   Maximum path delay from/to any node:   4.111ns
   Maximum net skew:   1.784ns


Analysis completed Tue Apr 30 18:02:23 2013
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 2
Number of info messages: 4
Total time: 14 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.4 - Bitgen P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx9.nph' in environment
C:\Xilinx\14.4\ISE_DS\ISE\;C:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx9, package csg324, speed -2
Opened constraints file system.pcf.

Tue Apr 30 18:02:32 2013

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY
   _COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY
   _COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
DRC detected 0 errors and 4 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Thu May 02 09:13:20 2013
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx9csg324-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx9csg324-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 4 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 196 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'mimtlu_0_CLOCK_Y3_pin' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) LEDs_4Bits	axi4lite_0
  (0x40020000-0x4002ffff) DIP_Switches_4Bits	axi4lite_0
  (0x40600000-0x4060ffff) USB_Uart	axi4lite_0
  (0x40e00000-0x40e0ffff) Ethernet_MAC	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x75000000-0x7500ffff) mimtlu_0	axi4lite_0
  (0xa4000000-0xa7ffffff) MCB3_LPDDR	axi4_0
INFO:EDK:4087 - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_MAC - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 286
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 8 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 2 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: Interrupt_address_in, CONNECTOR:
   microblaze_0_interrupt_Interrupt_address_in - No driver found. Port will be
   driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 130 
WARNING:EDK:4181 - PORT: Processor_ack_out, CONNECTOR:
   microblaze_0_interrupt_Processor_ack_out - floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 131 
WARNING:EDK:4181 - PORT: CLKOUT3, CONNECTOR: clock_generator_0_CLKOUT3 -
   floating connection - F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs
   line 182 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111110110 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x44000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x44000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 12 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 12 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 5000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 121 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 176 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 190 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 218 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 232 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INTC INFO:: Processor_clk not connected.. IRQ to Microblaze is generated on AXI
clock.
Port present in Ethernet_MAC

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INTC_INFO_CONSTRAINTS:: Adding Edge interrupt constraints
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INFO: Forcing parameter C_SIMULATION = "FALSE" in IP axi_s6_ddrx.
INFO: The Ethernet_MAC core has constraints automatically generated by XPS in
implementation/ethernet_mac_wrapper/ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Ethernet_MAC core has constraints automatically generated by XPS in
implementation/ethernet_mac_wrapper/ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 54 - Copying cache
implementation netlist
IPNAME:axi_intc INSTANCE:microblaze_0_intc -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 67 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 78 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 85 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 94 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 101 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 110 - Copying cache
implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 117 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:debug_module -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 149 - Copying cache
implementation netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 185 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 197 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 205 - Copying cache
implementation netlist
IPNAME:axi_uartlite INSTANCE:usb_uart -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 212 - Copying cache
implementation netlist
IPNAME:axi_s6_ddrx INSTANCE:mcb3_lpddr -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 228 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:leds_4bits -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 272 - Copying cache
implementation netlist
IPNAME:axi_ethernetlite INSTANCE:ethernet_mac -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 286 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:dip_switches_4bits -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 312 - Copying cache
implementation netlist
IPNAME:mimtlu INSTANCE:mimtlu_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 326 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 110 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 162 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 162 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mimtlu_0 - F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line
326 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 162 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx9csg324-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/clock_generator_0_wr
apper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 42.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx9csg324-2 -implement xflow.opt system.ngc
Release 14.4 - Xflow P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx9csg324-2 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/fpga.flw 
Using Option File(s): 
 F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx9csg324-2 -nt timestamp -bm system.bmm
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.4 - ngdbuild P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx9csg324-2 -nt timestamp -bm system.bmm
F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system.ngc" ...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_ethernet_mac_
wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_dip_switches_
4bits_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_usb_uart_wrap
per.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_clock_generat
or_0_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_mimtlu_0_wrap
per.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_mcb3_lpddr_wr
apper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_proc_sys_rese
t_0_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_axi4lite_0_wr
apper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
intc_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_axi4_0_wrappe
r.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
ilmb_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
i_bram_ctrl_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
dlmb_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
d_bram_ctrl_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_debug_module_
wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_axi_timer_0_w
rapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_leds_4bits_wr
apper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
bram_block_wrapper.ngc"...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_ethernet_mac_
wrapper.ncf" to module "Ethernet_MAC"...
WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6.000 BEFORE 
   "PHY_rx_clk";>
   [F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_ethernet_m
   ac_wrapper.ncf(4)], is specified without a duration.  This will result in a
   lack of hold time checks in timing reports.  If hold time checks are desired
   a duration value should be specified following the 'VALID' keyword.

Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_mcb3_lpddr_wr
apper.ncf" to module "MCB3_LPDDR"...
Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_axi4lite_0_wr
apper.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
intc_wrapper.ncf" to module "microblaze_0_intc"...
Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_axi4_0_wrappe
r.ncf" to module "axi4_0"...
Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
ilmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
dlmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
wrapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[0].cl
   ock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4_0_reset_source = FFS PADS
   CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_400_0000MHz180PLL0_nobuf = PERIOD
   "clk_400_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 1.2500125 ns HIGH
   50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_400_0000MHzPLL0_nobuf = PERIOD
   "clk_400_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   HIGH 50>

WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6000.000000000 pS
   BEFORE Ethernet_MAC/PHY_rx_clk;>, is specified without a duration.  This will
   result in a lack of hold time checks in timing reports.  If hold time checks
   are desired a duration value should be specified following the 'VALID'
   keyword.

WARNING:NgdBuild:1012 - The constraint <CONFIG VCCAUX = "2.5"> is overridden on
   the design object system by the constraint <CONFIG VCCAUX = "3.3" ;>
   [system.ucf(42)].
Done...

Processing BMM file "system.bmm" ...

WARNING:NgdBuild:1440 - User specified non-default attribute value (15) was
   detected for the CLKIN1_PERIOD attribute on PLL
   "clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst".  This does not
   match the PERIOD constraint value (66666 KHz.).  The uncertainty calculation
   will use the PERIOD constraint value.  This could result in incorrect
   uncertainty calculated for PLL output clocks.
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/COLLISION_SYNC_2' has unconnected
   output pin
WARNING:NgdBuild:452 - logical net 'N22' has no driver
WARNING:NgdBuild:452 - logical net 'N23' has no driver
WARNING:NgdBuild:452 - logical net 'N24' has no driver
WARNING:NgdBuild:452 - logical net 'N25' has no driver
WARNING:NgdBuild:452 - logical net 'N26' has no driver
WARNING:NgdBuild:452 - logical net 'N27' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:478 - clock net clock_generator_0/CLKOUT3 with clock driver
   clock_generator_0/clock_generator_0/PLL0_CLKOUT3_BUFG_INST drives no clock
   pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  31

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  4 sec
Total CPU time to NGDBUILD completion:  1 min  1 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.4 - Map P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx9csg324-2".
Mapping design into LUTs...
WARNING:MapLib:701 - Signal Ethernet_MAC_COL connected to top level port
   Ethernet_MAC_COL has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB3_LPDDR_CALIB_DONE_SYNCH_path" TIG ignored during timing analysis.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 23 secs 
Total CPU  time at the beginning of Placer: 21 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:c7fa056d) REAL time: 25 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 77 IOs, 75 are locked
   and 2 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:c7fa056d) REAL time: 26 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:e2ec072d) REAL time: 26 secs 

Phase 4.2  Initial Placement for Architecture Specific Features
...
Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:67a10068) REAL time: 37 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:67a10068) REAL time: 37 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:67a10068) REAL time: 37 secs 

Phase 7.3  Local Placement Optimization
...
Phase 7.3  Local Placement Optimization (Checksum:d3ee5b14) REAL time: 37 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:3025a875) REAL time: 37 secs 

Phase 9.8  Global Placement
........................
........................................................
......................................................................................
.............................................................................................
............................................................
Phase 9.8  Global Placement (Checksum:8c07ad9b) REAL time: 1 mins 56 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:8c07ad9b) REAL time: 1 mins 56 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:50066a6d) REAL time: 2 mins 8 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:50066a6d) REAL time: 2 mins 8 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:f01a2c56) REAL time: 2 mins 9 secs 

Total REAL time to Placer completion: 2 mins 9 secs 
Total CPU  time to Placer completion: 2 mins 2 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    6
Slice Logic Utilization:
  Number of Slice Registers:                 3,466 out of  11,440   30
    Number used as Flip Flops:               3,463
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                3
  Number of Slice LUTs:                      4,293 out of   5,720   75
    Number used as logic:                    3,983 out of   5,720   69
      Number using O6 output only:           2,918
      Number using O5 output only:             137
      Number using O5 and O6:                  928
      Number used as ROM:                        0
    Number used as Memory:                     204 out of   1,440   14
      Number used as Dual Port RAM:             72
        Number using O6 output only:             0
        Number using O5 output only:             1
        Number using O5 and O6:                 71
      Number used as Single Port RAM:            4
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Shift Register:           128
        Number using O6 output only:            38
        Number using O5 output only:             1
        Number using O5 and O6:                 89
    Number used exclusively as route-thrus:    106
      Number with same-slice register load:     95
      Number with same-slice carry load:        10
      Number with other load:                    1

Slice Logic Distribution:
  Number of occupied Slices:                 1,334 out of   1,430   93
  Number of MUXCYs used:                       776 out of   2,860   27
  Number of LUT Flip Flop pairs used:        4,556
    Number with an unused Flip Flop:         1,470 out of   4,556   32
    Number with an unused LUT:                 263 out of   4,556    5
    Number of fully used LUT-FF pairs:       2,823 out of   4,556   61
    Number of unique control sets:             310
    Number of slice register sites lost
      to control set restrictions:           1,269 out of  11,440   11

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        77 out of     200   38
    Number of LOCed IOBs:                       75 out of      77   97
    IOB Flip Flops:                             20

Specific Feature Utilization:
  Number of RAMB16BWERs:                        26 out of      32   81
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       4 out of      16   25
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      1
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                  12 out of     200    6
    Number used as ILOGIC2s:                    12
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        23 out of     200   11
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      1
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  50 out of     200   25
    Number used as OLOGIC2s:                     7
    Number used as OSERDES2s:                   43
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      16   18
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.84

Peak Memory Usage:  512 MB
Total REAL time to MAP completion:  2 mins 15 secs 
Total CPU time to MAP completion:   2 mins 7 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - par P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx9.nph' in environment
C:\Xilinx\14.4\ISE_DS\ISE\;C:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx9, package csg324, speed -2
WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6 ns BEFORE COMP "Ethernet_MAC_RX_CLK";>
   [system.pcf(13824)], is specified without a duration.  This will result in a lack of hold time checks in timing
   reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.


Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.23 2012-12-04".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 3,466 out of  11,440   30
    Number used as Flip Flops:               3,463
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                3
  Number of Slice LUTs:                      4,293 out of   5,720   75
    Number used as logic:                    3,983 out of   5,720   69
      Number using O6 output only:           2,918
      Number using O5 output only:             137
      Number using O5 and O6:                  928
      Number used as ROM:                        0
    Number used as Memory:                     204 out of   1,440   14
      Number used as Dual Port RAM:             72
        Number using O6 output only:             0
        Number using O5 output only:             1
        Number using O5 and O6:                 71
      Number used as Single Port RAM:            4
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Shift Register:           128
        Number using O6 output only:            38
        Number using O5 output only:             1
        Number using O5 and O6:                 89
    Number used exclusively as route-thrus:    106
      Number with same-slice register load:     95
      Number with same-slice carry load:        10
      Number with other load:                    1

Slice Logic Distribution:
  Number of occupied Slices:                 1,334 out of   1,430   93
  Number of MUXCYs used:                       776 out of   2,860   27
  Number of LUT Flip Flop pairs used:        4,556
    Number with an unused Flip Flop:         1,470 out of   4,556   32
    Number with an unused LUT:                 263 out of   4,556    5
    Number of fully used LUT-FF pairs:       2,823 out of   4,556   61
    Number of slice register sites lost
      to control set restrictions:               0 out of  11,440    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        77 out of     200   38
    Number of LOCed IOBs:                       75 out of      77   97
    IOB Flip Flops:                             20

Specific Feature Utilization:
  Number of RAMB16BWERs:                        26 out of      32   81
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       4 out of      16   25
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      1
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                  12 out of     200    6
    Number used as ILOGIC2s:                    12
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        23 out of     200   11
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      1
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  50 out of     200   25
    Number used as OLOGIC2s:                     7
    Number used as OSERDES2s:                   43
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      16   18
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB3_LPDDR_CALIB_DONE_SYNCH_path" TIG; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 13 secs 
Finished initial Timing Analysis.  REAL time: 13 secs 

WARNING:Par:288 - The signal
   Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 29213 unrouted;      REAL time: 14 secs 

Phase  2  : 24573 unrouted;      REAL time: 15 secs 

Phase  3  : 12029 unrouted;      REAL time: 24 secs 

Phase  4  : 12038 unrouted; (Setup:0, Hold:5190, Component Switching Limit:0)     REAL time: 26 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:5015, Component Switching Limit:0)     REAL time: 47 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:5015, Component Switching Limit:0)     REAL time: 47 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:5015, Component Switching Limit:0)     REAL time: 47 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:5015, Component Switching Limit:0)     REAL time: 47 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 47 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 49 secs 
Total REAL time to Router completion: 49 secs 
Total CPU time to Router completion: 47 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|  clk_66_6667MHzPLL0 | BUFGMUX_X3Y13| No   | 1227 |  0.690     |  2.081      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|              bg_Clk |  BUFGMUX_X2Y2| No   |   53 |  0.119     |  1.510      |
+---------------------+--------------+------+------+------------+-------------+
|mimtlu_0_CLOCK_Y3_pi |              |      |      |            |             |
|        n_IBUFG_BUFG |  BUFGMUX_X3Y7| No   |   41 |  0.747     |  2.148      |
+---------------------+--------------+------+------+------------+-------------+
|mimtlu_0/mimtlu_0/US |              |      |      |            |             |
|ER_LOGIC_I/MIMTLU_en |              |      |      |            |             |
|           t/clk_out |  BUFGMUX_X2Y3| No   |    1 |  0.000     |  1.466      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|           bg_Update |         Local|      |   19 |  4.107     |  5.587      |
+---------------------+--------------+------+------+------------+-------------+
|Ethernet_MAC/Etherne |              |      |      |            |             |
|  t_MAC/phy_tx_clk_i |         Local|      |   18 |  1.243     |  2.220      |
+---------------------+--------------+------+------+------------+-------------+
|Ethernet_MAC_RX_CLK_ |              |      |      |            |             |
|                IBUF |         Local|      |   16 |  1.623     |  4.559      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/sysclk_2x |              |      |      |            |             |
|           _bufpll_o |         Local|      |   31 |  0.704     |  1.620      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/sysclk_2x |              |      |      |            |             |
|       _180_bufpll_o |         Local|      |   37 |  0.723     |  1.639      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mcb_ui_top_0/mcb_r |              |      |      |            |             |
|aw_wrapper_inst/ioi_ |              |      |      |            |             |
|             drp_clk |         Local|      |   22 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mcb_ui_top_0/mcb_r |              |      |      |            |             |
|aw_wrapper_inst/idel |              |      |      |            |             |
|        ay_dqs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mcb_ui_top_0/mcb_r |              |      |      |            |             |
|aw_wrapper_inst/idel |              |      |      |            |             |
|        ay_dqs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mcb_ui_top_0/mcb_r |              |      |      |            |             |
|aw_wrapper_inst/idel |              |      |      |            |             |
|       ay_udqs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mcb_ui_top_0/mcb_r |              |      |      |            |             |
|aw_wrapper_inst/idel |              |      |      |            |             |
|       ay_udqs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|  USB_Uart_Interrupt |         Local|      |    1 |  0.000     |  1.676      |
+---------------------+--------------+------+------+------------+-------------+
|Ethernet_MAC_IP2INTC |              |      |      |            |             |
|               _Irpt |         Local|      |    1 |  0.000     |  2.559      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 4

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_CLOCK_Y3 = PERIOD TIMEGRP "mimtlu_0_CL | SETUP       |     0.161ns|     9.839ns|       0|           0
  OCK_Y3_pin" 100 MHz HIGH 50| HOLD        |     0.417ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.644ns|    14.356ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " | HOLD        |     0.303ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT2" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_400_0000MHzPLL0_nobuf = PERIOD TIM | MINPERIOD   |     0.901ns|     1.599ns|       0|           0
  EGRP "clk_400_0000MHzPLL0_nobuf"          |             |            |            |        |            
  TS_sys_clk_pin * 6 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_400_0000MHz180PLL0_nobuf = PERIOD  | MINPERIOD   |     0.901ns|     1.599ns|       0|           0
  TIMEGRP         "clk_400_0000MHz180PLL0_n |             |            |            |        |            
  obuf" TS_sys_clk_pin * 6 PHASE 1.2500125  |             |            |            |        |            
  ns         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |    10.000ns|     5.000ns|       0|           0
  pin" 66.666 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC_RX_CLK_IBUF" MAXSKEW =  | NETSKEW     |     4.216ns|     1.784ns|       0|           0
  6 ns                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC/Ethernet_MAC/phy_tx_clk | NETSKEW     |     4.659ns|     1.341ns|       0|           0
  _i" MAXSKEW = 6 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSTXOUT_Ethernet_MAC = MAXDELAY FROM TIME | MAXDELAY    |     5.889ns|     4.111ns|       0|           0
  GRP "TXCLK_GRP_Ethernet_MAC" TO         T |             |            |            |        |            
  IMEGRP "PADS" 10 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  OFFSET = IN 6 ns BEFORE COMP "Ethernet_MA | SETUP       |     6.851ns|    -0.851ns|       0|           0
  C_RX_CLK"                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC/Ethernet_MAC/phy_tx_clk | SETUP       |     8.888ns|    14.605ns|       0|           0
  _i" PERIOD = 40 ns HIGH 14 ns             | HOLD        |     0.439ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC_RX_CLK_IBUF" PERIOD = 4 | SETUP       |     8.959ns|    14.402ns|       0|           0
  0 ns HIGH 14 ns                           | HOLD        |     0.288ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_sync_microblaze_0_intc_path" TIG | SETUP       |         N/A|    10.329ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_intr_sync_p1_microblaze_0_intc_p | SETUP       |         N/A|     0.958ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | MAXDELAY    |         N/A|     6.430ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB3_LPDDR_CALIB_DONE_SYNCH_ | N/A         |         N/A|         N/A|     N/A|         N/A
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB3_LPDDR_SYS_RST_SYNCH_pat | SETUP       |         N/A|     1.913ns|     N/A|           0
  h" TIG                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4_0_reset_resync_path" TIG    | MAXDELAY    |         N/A|     6.500ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_AXI_TX_FP_Ethernet_MAC_path" TIG | SETUP       |         N/A|     7.046ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TX_AXI_FP_Ethernet_MAC_path" TIG | SETUP       |         N/A|     5.653ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_AXI_RX_FP_Ethernet_MAC_path" TIG | SETUP       |         N/A|     7.983ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_RX_AXI_FP_Ethernet_MAC_path" TIG | SETUP       |         N/A|     3.027ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     2.080ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     3.061ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Interrupt_path" | SETUP       |         N/A|     3.027ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     2.585ns|     N/A|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     15.000ns|      5.000ns|     14.356ns|            0|            0|            0|       321047|
| TS_clk_400_0000MHz180PLL0_nobu|      2.500ns|      1.599ns|          N/A|            0|            0|            0|            0|
| f                             |             |             |             |             |             |             |             |
| TS_clk_400_0000MHzPLL0_nobuf  |      2.500ns|      1.599ns|          N/A|            0|            0|            0|            0|
| TS_clock_generator_0_clock_gen|     15.000ns|     14.356ns|          N/A|            0|            0|       321047|            0|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 4 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 57 secs 
Total CPU time to PAR completion: 50 secs 

Peak Memory Usage:  458 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 8
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx9.nph' in environment
C:\Xilinx\14.4\ISE_DS\ISE\;C:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx9, package csg324, speed -2
WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6 ns BEFORE COMP
   "Ethernet_MAC_RX_CLK";> [system.pcf(13824)], is specified without a duration.
    This will result in a lack of hold time checks in timing reports.  If hold
   time checks are desired a duration value should be specified following the
   'VALID' keyword.

WARNING:Timing:3223 - Timing constraint PATH
   "TS_TIG_MCB3_LPDDR_CALIB_DONE_SYNCH_path" TIG; ignored during timing
   analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx9,-2 (PRODUCTION 1.23 2012-12-04)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 326231 paths, 2 nets, and 24244 connections

Design statistics:
   Minimum period:  14.605ns (Maximum frequency:  68.470MHz)
   Maximum path delay from/to any node:   4.111ns
   Maximum net skew:   1.784ns


Analysis completed Thu May 02 09:19:20 2013
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 2
Number of info messages: 4
Total time: 14 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.4 - Bitgen P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx9.nph' in environment
C:\Xilinx\14.4\ISE_DS\ISE\;C:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx9, package csg324, speed -2
Opened constraints file system.pcf.

Thu May 02 09:19:30 2013

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY
   _COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY
   _COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
DRC detected 0 errors and 4 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Thu May 02 09:21:25 2013
 make -f system.make exporttosdk started...
Done!

********************************************************************************
At Local date and time: Thu May 02 09:21:26 2013
 xsdk.exe -hwspec F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.4 Build EDK_P.49d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!
chipscope_vio_0 has been added to the project

********************************************************************************
At Local date and time: Thu May 02 10:02:20 2013
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx9csg324-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx9csg324-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 4 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 196 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'mimtlu_0_CLOCK_Y3_pin' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) LEDs_4Bits	axi4lite_0
  (0x40020000-0x4002ffff) DIP_Switches_4Bits	axi4lite_0
  (0x40600000-0x4060ffff) USB_Uart	axi4lite_0
  (0x40e00000-0x40e0ffff) Ethernet_MAC	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x75000000-0x7500ffff) mimtlu_0	axi4lite_0
  (0xa4000000-0xa7ffffff) MCB3_LPDDR	axi4_0
INFO:EDK:4087 - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_MAC - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 286
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 8 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 2 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: Interrupt_address_in, CONNECTOR:
   microblaze_0_interrupt_Interrupt_address_in - No driver found. Port will be
   driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 130 
WARNING:EDK:4181 - PORT: mimtlu_0_CLOCK_Y3_pin, CONNECTOR: mimtlu_0_CLOCK_Y3 -
   floating connection - F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs
   line 50 
WARNING:EDK:4181 - PORT: Processor_ack_out, CONNECTOR:
   microblaze_0_interrupt_Processor_ack_out - floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 131 
WARNING:EDK:4181 - PORT: CLKOUT3, CONNECTOR: clock_generator_0_CLKOUT3 -
   floating connection - F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs
   line 182 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111110110 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x44000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x44000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 12 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 12 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 5000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 121 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 176 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 190 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 218 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 232 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INTC INFO:: Processor_clk not connected.. IRQ to Microblaze is generated on AXI
clock.
Port present in Ethernet_MAC
ERROR:EDK - chipscope_vio_0 (chipscope_vio) - The Chipscope Integrated
   Controller (Chipscope ICON) core is not instantiated in the system. Chipscope
   ICON core is needed as 
                       interface between the Chipscope Core in your system and
   the JTAG BSCAN in order for Chipscope Analyzer Software to read and display
   data samples captured by the VIO. 
   		    Please instantiate the Chipscope ICON core and connect to port
   CHIPSCOPE_ICON_CONTROL of instance 'chipscope_vio_0'. Do NOT connect
   CHIPSCOPE_ICON_CONTROL 
   		    port to External Ports through the GUI. 
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!
chipscope_vio_0 has been deleted from the project

********************************************************************************
At Local date and time: Thu May 02 10:02:47 2013
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx9csg324-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx9csg324-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 4 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 196 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'mimtlu_0_CLOCK_Y3_pin' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) LEDs_4Bits	axi4lite_0
  (0x40020000-0x4002ffff) DIP_Switches_4Bits	axi4lite_0
  (0x40600000-0x4060ffff) USB_Uart	axi4lite_0
  (0x40e00000-0x40e0ffff) Ethernet_MAC	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x75000000-0x7500ffff) mimtlu_0	axi4lite_0
  (0xa4000000-0xa7ffffff) MCB3_LPDDR	axi4_0
INFO:EDK:4087 - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_MAC - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 286
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 8 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 2 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: Interrupt_address_in, CONNECTOR:
   microblaze_0_interrupt_Interrupt_address_in - No driver found. Port will be
   driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 130 
WARNING:EDK:4181 - PORT: mimtlu_0_CLOCK_Y3_pin, CONNECTOR: mimtlu_0_CLOCK_Y3 -
   floating connection - F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs
   line 50 
WARNING:EDK:4181 - PORT: Processor_ack_out, CONNECTOR:
   microblaze_0_interrupt_Processor_ack_out - floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 131 
WARNING:EDK:4181 - PORT: CLKOUT3, CONNECTOR: clock_generator_0_CLKOUT3 -
   floating connection - F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs
   line 182 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111110110 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x44000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x44000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 12 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 12 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 5000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 121 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 176 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 190 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 218 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 232 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INTC INFO:: Processor_clk not connected.. IRQ to Microblaze is generated on AXI
clock.
Port present in Ethernet_MAC

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INTC_INFO_CONSTRAINTS:: Adding Edge interrupt constraints
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INFO: Forcing parameter C_SIMULATION = "FALSE" in IP axi_s6_ddrx.
INFO: The Ethernet_MAC core has constraints automatically generated by XPS in
implementation/ethernet_mac_wrapper/ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Ethernet_MAC core has constraints automatically generated by XPS in
implementation/ethernet_mac_wrapper/ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 54 - Copying cache
implementation netlist
IPNAME:axi_intc INSTANCE:microblaze_0_intc -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 67 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 78 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 85 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 94 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 101 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 110 - Copying cache
implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 117 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:debug_module -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 149 - Copying cache
implementation netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 185 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 197 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 205 - Copying cache
implementation netlist
IPNAME:axi_uartlite INSTANCE:usb_uart -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 212 - Copying cache
implementation netlist
IPNAME:axi_s6_ddrx INSTANCE:mcb3_lpddr -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 228 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:leds_4bits -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 272 - Copying cache
implementation netlist
IPNAME:axi_ethernetlite INSTANCE:ethernet_mac -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 286 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:dip_switches_4bits -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 312 - Copying cache
implementation netlist
IPNAME:mimtlu INSTANCE:mimtlu_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 326 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 110 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 162 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 162 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mimtlu_0 - F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line
326 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 162 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx9csg324-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/clock_generator_0_wr
apper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 42.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx9csg324-2 -implement xflow.opt system.ngc
Release 14.4 - Xflow P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx9csg324-2 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/fpga.flw 
Using Option File(s): 
 F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx9csg324-2 -nt timestamp -bm system.bmm
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.4 - ngdbuild P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx9csg324-2 -nt timestamp -bm system.bmm
F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system.ngc" ...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_ethernet_mac_
wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_dip_switches_
4bits_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_usb_uart_wrap
per.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_clock_generat
or_0_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_mimtlu_0_wrap
per.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_mcb3_lpddr_wr
apper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_proc_sys_rese
t_0_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_axi4lite_0_wr
apper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
intc_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_axi4_0_wrappe
r.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
ilmb_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
i_bram_ctrl_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
dlmb_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
d_bram_ctrl_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_debug_module_
wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_axi_timer_0_w
rapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_leds_4bits_wr
apper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
bram_block_wrapper.ngc"...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_ethernet_mac_
wrapper.ncf" to module "Ethernet_MAC"...
WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6.000 BEFORE 
   "PHY_rx_clk";>
   [F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_ethernet_m
   ac_wrapper.ncf(4)], is specified without a duration.  This will result in a
   lack of hold time checks in timing reports.  If hold time checks are desired
   a duration value should be specified following the 'VALID' keyword.

Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_mcb3_lpddr_wr
apper.ncf" to module "MCB3_LPDDR"...
Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_axi4lite_0_wr
apper.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
intc_wrapper.ncf" to module "microblaze_0_intc"...
Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_axi4_0_wrappe
r.ncf" to module "axi4_0"...
Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
ilmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
dlmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
wrapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[0].cl
   ock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4_0_reset_source = FFS PADS
   CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_400_0000MHz180PLL0_nobuf = PERIOD
   "clk_400_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 1.2500125 ns HIGH
   50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_400_0000MHzPLL0_nobuf = PERIOD
   "clk_400_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   HIGH 50>

WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6000.000000000 pS
   BEFORE Ethernet_MAC/PHY_rx_clk;>, is specified without a duration.  This will
   result in a lack of hold time checks in timing reports.  If hold time checks
   are desired a duration value should be specified following the 'VALID'
   keyword.

WARNING:NgdBuild:1012 - The constraint <CONFIG VCCAUX = "2.5"> is overridden on
   the design object system by the constraint <CONFIG VCCAUX = "3.3" ;>
   [system.ucf(42)].
Done...

Processing BMM file "system.bmm" ...

WARNING:NgdBuild:1440 - User specified non-default attribute value (15) was
   detected for the CLKIN1_PERIOD attribute on PLL
   "clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst".  This does not
   match the PERIOD constraint value (66666 KHz.).  The uncertainty calculation
   will use the PERIOD constraint value.  This could result in incorrect
   uncertainty calculated for PLL output clocks.
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/COLLISION_SYNC_2' has unconnected
   output pin
WARNING:NgdBuild:452 - logical net 'N22' has no driver
WARNING:NgdBuild:452 - logical net 'N23' has no driver
WARNING:NgdBuild:452 - logical net 'N24' has no driver
WARNING:NgdBuild:452 - logical net 'N25' has no driver
WARNING:NgdBuild:452 - logical net 'N26' has no driver
WARNING:NgdBuild:452 - logical net 'N27' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:478 - clock net clock_generator_0/CLKOUT3 with clock driver
   clock_generator_0/clock_generator_0/PLL0_CLKOUT3_BUFG_INST drives no clock
   pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  31

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  2 sec
Total CPU time to NGDBUILD completion:  1 min  0 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.4 - Map P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx9csg324-2".
Mapping design into LUTs...
WARNING:MapLib:701 - Signal Ethernet_MAC_COL connected to top level port
   Ethernet_MAC_COL has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB3_LPDDR_CALIB_DONE_SYNCH_path" TIG ignored during timing analysis.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 23 secs 
Total CPU  time at the beginning of Placer: 21 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:4d7f99f4) REAL time: 25 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 76 IOs, 74 are locked
   and 2 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:4d7f99f4) REAL time: 26 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:50267244) REAL time: 26 secs 

Phase 4.2  Initial Placement for Architecture Specific Features
...
Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:c37670c8) REAL time: 36 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:c37670c8) REAL time: 36 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:c37670c8) REAL time: 36 secs 

Phase 7.3  Local Placement Optimization
...
Phase 7.3  Local Placement Optimization (Checksum:9f2d6eb3) REAL time: 37 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:8961559f) REAL time: 37 secs 

Phase 9.8  Global Placement
.......................
.................................................................................................
..............................................................................
........................................................................................................................................
................................................................................
Phase 9.8  Global Placement (Checksum:258bcfbe) REAL time: 1 mins 52 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:258bcfbe) REAL time: 1 mins 53 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:4764430c) REAL time: 2 mins 4 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:4764430c) REAL time: 2 mins 4 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:6fb6cb59) REAL time: 2 mins 5 secs 

Total REAL time to Placer completion: 2 mins 5 secs 
Total CPU  time to Placer completion: 2 mins 1 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    6
Slice Logic Utilization:
  Number of Slice Registers:                 3,466 out of  11,440   30
    Number used as Flip Flops:               3,463
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                3
  Number of Slice LUTs:                      4,253 out of   5,720   74
    Number used as logic:                    3,982 out of   5,720   69
      Number using O6 output only:           2,920
      Number using O5 output only:             137
      Number using O5 and O6:                  925
      Number used as ROM:                        0
    Number used as Memory:                     204 out of   1,440   14
      Number used as Dual Port RAM:             72
        Number using O6 output only:             0
        Number using O5 output only:             1
        Number using O5 and O6:                 71
      Number used as Single Port RAM:            4
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Shift Register:           128
        Number using O6 output only:            38
        Number using O5 output only:             1
        Number using O5 and O6:                 89
    Number used exclusively as route-thrus:     67
      Number with same-slice register load:     54
      Number with same-slice carry load:        11
      Number with other load:                    2

Slice Logic Distribution:
  Number of occupied Slices:                 1,399 out of   1,430   97
  Number of MUXCYs used:                       776 out of   2,860   27
  Number of LUT Flip Flop pairs used:        4,656
    Number with an unused Flip Flop:         1,516 out of   4,656   32
    Number with an unused LUT:                 403 out of   4,656    8
    Number of fully used LUT-FF pairs:       2,737 out of   4,656   58
    Number of unique control sets:             309
    Number of slice register sites lost
      to control set restrictions:           1,261 out of  11,440   11

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        76 out of     200   38
    Number of LOCed IOBs:                       74 out of      76   97
    IOB Flip Flops:                             20

Specific Feature Utilization:
  Number of RAMB16BWERs:                        26 out of      32   81
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       3 out of      16   18
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      1
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                  12 out of     200    6
    Number used as ILOGIC2s:                    12
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        23 out of     200   11
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      1
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  50 out of     200   25
    Number used as OLOGIC2s:                     7
    Number used as OSERDES2s:                   43
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      16   18
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.84

Peak Memory Usage:  512 MB
Total REAL time to MAP completion:  2 mins 11 secs 
Total CPU time to MAP completion:   2 mins 7 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - par P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx9.nph' in environment
C:\Xilinx\14.4\ISE_DS\ISE\;C:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx9, package csg324, speed -2
WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6 ns BEFORE COMP "Ethernet_MAC_RX_CLK";>
   [system.pcf(14033)], is specified without a duration.  This will result in a lack of hold time checks in timing
   reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.


Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.23 2012-12-04".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 3,466 out of  11,440   30
    Number used as Flip Flops:               3,463
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                3
  Number of Slice LUTs:                      4,253 out of   5,720   74
    Number used as logic:                    3,982 out of   5,720   69
      Number using O6 output only:           2,920
      Number using O5 output only:             137
      Number using O5 and O6:                  925
      Number used as ROM:                        0
    Number used as Memory:                     204 out of   1,440   14
      Number used as Dual Port RAM:             72
        Number using O6 output only:             0
        Number using O5 output only:             1
        Number using O5 and O6:                 71
      Number used as Single Port RAM:            4
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Shift Register:           128
        Number using O6 output only:            38
        Number using O5 output only:             1
        Number using O5 and O6:                 89
    Number used exclusively as route-thrus:     67
      Number with same-slice register load:     54
      Number with same-slice carry load:        11
      Number with other load:                    2

Slice Logic Distribution:
  Number of occupied Slices:                 1,399 out of   1,430   97
  Number of MUXCYs used:                       776 out of   2,860   27
  Number of LUT Flip Flop pairs used:        4,656
    Number with an unused Flip Flop:         1,516 out of   4,656   32
    Number with an unused LUT:                 403 out of   4,656    8
    Number of fully used LUT-FF pairs:       2,737 out of   4,656   58
    Number of slice register sites lost
      to control set restrictions:               0 out of  11,440    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        76 out of     200   38
    Number of LOCed IOBs:                       74 out of      76   97
    IOB Flip Flops:                             20

Specific Feature Utilization:
  Number of RAMB16BWERs:                        26 out of      32   81
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       3 out of      16   18
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      1
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                  12 out of     200    6
    Number used as ILOGIC2s:                    12
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        23 out of     200   11
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      1
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  50 out of     200   25
    Number used as OLOGIC2s:                     7
    Number used as OSERDES2s:                   43
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      16   18
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB3_LPDDR_CALIB_DONE_SYNCH_path" TIG; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 12 secs 
Finished initial Timing Analysis.  REAL time: 13 secs 

WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 29266 unrouted;      REAL time: 13 secs 

Phase  2  : 24620 unrouted;      REAL time: 14 secs 

Phase  3  : 11645 unrouted;      REAL time: 23 secs 

Phase  4  : 11645 unrouted; (Setup:0, Hold:7640, Component Switching Limit:0)     REAL time: 23 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:7428, Component Switching Limit:0)     REAL time: 41 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:7428, Component Switching Limit:0)     REAL time: 41 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:7428, Component Switching Limit:0)     REAL time: 41 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:7428, Component Switching Limit:0)     REAL time: 41 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 42 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 43 secs 
Total REAL time to Router completion: 43 secs 
Total CPU time to Router completion: 43 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|  clk_66_6667MHzPLL0 |  BUFGMUX_X2Y3| No   | 1295 |  0.760     |  2.151      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|              bg_Clk |  BUFGMUX_X2Y2| No   |   62 |  0.110     |  1.502      |
+---------------------+--------------+------+------+------------+-------------+
|mimtlu_0/mimtlu_0/US |              |      |      |            |             |
|ER_LOGIC_I/MIMTLU_en |              |      |      |            |             |
|           t/clk_out | BUFGMUX_X3Y13| No   |    1 |  0.000     |  1.458      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|           bg_Update |         Local|      |   20 |  4.156     |  5.411      |
+---------------------+--------------+------+------+------------+-------------+
|Ethernet_MAC/Etherne |              |      |      |            |             |
|  t_MAC/phy_tx_clk_i |         Local|      |   19 |  1.129     |  1.717      |
+---------------------+--------------+------+------+------------+-------------+
|Ethernet_MAC_RX_CLK_ |              |      |      |            |             |
|                IBUF |         Local|      |   17 |  1.159     |  4.743      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/sysclk_2x |              |      |      |            |             |
|           _bufpll_o |         Local|      |   31 |  0.704     |  1.620      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/sysclk_2x |              |      |      |            |             |
|       _180_bufpll_o |         Local|      |   37 |  0.723     |  1.639      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mcb_ui_top_0/mcb_r |              |      |      |            |             |
|aw_wrapper_inst/ioi_ |              |      |      |            |             |
|             drp_clk |         Local|      |   22 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mcb_ui_top_0/mcb_r |              |      |      |            |             |
|aw_wrapper_inst/idel |              |      |      |            |             |
|        ay_dqs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mcb_ui_top_0/mcb_r |              |      |      |            |             |
|aw_wrapper_inst/idel |              |      |      |            |             |
|        ay_dqs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mcb_ui_top_0/mcb_r |              |      |      |            |             |
|aw_wrapper_inst/idel |              |      |      |            |             |
|       ay_udqs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mcb_ui_top_0/mcb_r |              |      |      |            |             |
|aw_wrapper_inst/idel |              |      |      |            |             |
|       ay_udqs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|  USB_Uart_Interrupt |         Local|      |    1 |  0.000     |  1.036      |
+---------------------+--------------+------+------+------------+-------------+
|Ethernet_MAC_IP2INTC |              |      |      |            |             |
|               _Irpt |         Local|      |    1 |  0.000     |  2.572      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 4

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_400_0000MHzPLL0_nobuf = PERIOD TIM | MINPERIOD   |     0.901ns|     1.599ns|       0|           0
  EGRP "clk_400_0000MHzPLL0_nobuf"          |             |            |            |        |            
  TS_sys_clk_pin * 6 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_400_0000MHz180PLL0_nobuf = PERIOD  | MINPERIOD   |     0.901ns|     1.599ns|       0|           0
  TIMEGRP         "clk_400_0000MHz180PLL0_n |             |            |            |        |            
  obuf" TS_sys_clk_pin * 6 PHASE 1.2500125  |             |            |            |        |            
  ns         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |    10.000ns|     5.000ns|       0|           0
  pin" 66.666 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     2.335ns|    12.665ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " | HOLD        |     0.301ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT2" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC_RX_CLK_IBUF" MAXSKEW =  | NETSKEW     |     4.596ns|     1.404ns|       0|           0
  6 ns                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC/Ethernet_MAC/phy_tx_clk | NETSKEW     |     4.842ns|     1.158ns|       0|           0
  _i" MAXSKEW = 6 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSTXOUT_Ethernet_MAC = MAXDELAY FROM TIME | MAXDELAY    |     5.889ns|     4.111ns|       0|           0
  GRP "TXCLK_GRP_Ethernet_MAC" TO         T |             |            |            |        |            
  IMEGRP "PADS" 10 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  OFFSET = IN 6 ns BEFORE COMP "Ethernet_MA | SETUP       |     6.566ns|    -0.566ns|       0|           0
  C_RX_CLK"                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC/Ethernet_MAC/phy_tx_clk | SETUP       |     9.827ns|    11.922ns|       0|           0
  _i" PERIOD = 40 ns HIGH 14 ns             | HOLD        |     0.288ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC_RX_CLK_IBUF" PERIOD = 4 | SETUP       |    10.823ns|     9.077ns|       0|           0
  0 ns HIGH 14 ns                           | HOLD        |     0.383ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4_0_reset_resync_path" TIG    | MAXDELAY    |         N/A|     6.457ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_sync_microblaze_0_intc_path" TIG | SETUP       |         N/A|     9.351ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_intr_sync_p1_microblaze_0_intc_p | SETUP       |         N/A|     1.336ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | MAXDELAY    |         N/A|     6.426ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB3_LPDDR_CALIB_DONE_SYNCH_ | N/A         |         N/A|         N/A|     N/A|         N/A
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB3_LPDDR_SYS_RST_SYNCH_pat | SETUP       |         N/A|     2.795ns|     N/A|           0
  h" TIG                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     1.534ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_AXI_TX_FP_Ethernet_MAC_path" TIG | SETUP       |         N/A|     8.112ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TX_AXI_FP_Ethernet_MAC_path" TIG | SETUP       |         N/A|     4.902ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_AXI_RX_FP_Ethernet_MAC_path" TIG | SETUP       |         N/A|     9.044ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_RX_AXI_FP_Ethernet_MAC_path" TIG | SETUP       |         N/A|     3.472ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     2.945ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Interrupt_path" | SETUP       |         N/A|     2.151ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     3.489ns|     N/A|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     15.000ns|      5.000ns|     12.665ns|            0|            0|            0|       326710|
| TS_clk_400_0000MHz180PLL0_nobu|      2.500ns|      1.599ns|          N/A|            0|            0|            0|            0|
| f                             |             |             |             |             |             |             |             |
| TS_clk_400_0000MHzPLL0_nobuf  |      2.500ns|      1.599ns|          N/A|            0|            0|            0|            0|
| TS_clock_generator_0_clock_gen|     15.000ns|     12.665ns|          N/A|            0|            0|       326710|            0|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 4 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 50 secs 
Total CPU time to PAR completion: 45 secs 

Peak Memory Usage:  460 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 8
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx9.nph' in environment
C:\Xilinx\14.4\ISE_DS\ISE\;C:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx9, package csg324, speed -2
WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6 ns BEFORE COMP
   "Ethernet_MAC_RX_CLK";> [system.pcf(14033)], is specified without a duration.
    This will result in a lack of hold time checks in timing reports.  If hold
   time checks are desired a duration value should be specified following the
   'VALID' keyword.

WARNING:Timing:3223 - Timing constraint PATH
   "TS_TIG_MCB3_LPDDR_CALIB_DONE_SYNCH_path" TIG; ignored during timing
   analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx9,-2 (PRODUCTION 1.23 2012-12-04)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 327256 paths, 2 nets, and 24374 connections

Design statistics:
   Minimum period:  12.665ns (Maximum frequency:  78.958MHz)
   Maximum path delay from/to any node:   4.111ns
   Maximum net skew:   1.404ns


Analysis completed Thu May 02 10:08:29 2013
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 2
Number of info messages: 4
Total time: 14 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.4 - Bitgen P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx9.nph' in environment
C:\Xilinx\14.4\ISE_DS\ISE\;C:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx9, package csg324, speed -2
Opened constraints file system.pcf.

Thu May 02 10:08:39 2013

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY
   _COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY
   _COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
DRC detected 0 errors and 4 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Thu May 02 10:09:25 2013
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.4 - psf2Edward EDK_P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 8 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 2 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK:4180 - PORT: Interrupt_address_in, CONNECTOR:
   microblaze_0_interrupt_Interrupt_address_in - No driver found. Port will be
   driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 130 
WARNING:EDK:4181 - PORT: mimtlu_0_CLOCK_Y3_pin, CONNECTOR: mimtlu_0_CLOCK_Y3 -
   floating connection - F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs
   line 50 
WARNING:EDK:4181 - PORT: Processor_ack_out, CONNECTOR:
   microblaze_0_interrupt_Processor_ack_out - floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 131 
WARNING:EDK:4181 - PORT: CLKOUT3, CONNECTOR: clock_generator_0_CLKOUT3 -
   floating connection - F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs
   line 182 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111110110 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x44000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x44000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 12 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 12 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 5000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 121 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 176 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 190 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 218 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 232 
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INTC INFO:: Processor_clk not connected.. IRQ to Microblaze is generated on AXI
clock.
Port present in Ethernet_MAC
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.4 - xdsgen EDK_P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v3_00_a;d=proc_sy
   s_reset.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_intc;v=v1_03_a;d=ds747_axi_int
   c.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bram_block;v=v1_00_a;d=bram_block.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mdm;v=v2_10_a;d=pg062-mdm.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clock_generator;v=v4_03_a;d=clock_
   generator.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_timer;v=v1_03_a;d=axi_timer_ds
   764.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_uartlite;v=v1_02_a;d=axi_uartl
   ite_ds741.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_s6_ddrx;v=v1_06_a;d=ug416_axi_
   s6_ddrx.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v1_01_b;d=ds744_axi_gpi
   o.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_ethernetlite;v=v1_01_b;d=ds787
   _axi_ethernetlite.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v1_01_b;d=ds744_axi_gpi
   o.pdf
Generated Block Diagram.
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing microblaze_0_intc.jpg.....
Rasterizing microblaze_0_ilmb.jpg.....
Rasterizing microblaze_0_i_bram_ctrl.jpg.....
Rasterizing microblaze_0_dlmb.jpg.....
Rasterizing microblaze_0_d_bram_ctrl.jpg.....
Rasterizing microblaze_0_bram_block.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing debug_module.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing axi_timer_0.jpg.....
Rasterizing axi4lite_0.jpg.....
Rasterizing axi4_0.jpg.....
Rasterizing USB_Uart.jpg.....
Rasterizing MCB3_LPDDR.jpg.....
Rasterizing LEDs_4Bits.jpg.....
Rasterizing Ethernet_MAC.jpg.....
Rasterizing DIP_Switches_4Bits.jpg.....
Rasterizing mimtlu_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
Done!

********************************************************************************
At Local date and time: Thu May 02 10:09:59 2013
 xsdk.exe -hwspec F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.4 Build EDK_P.49d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Thu May 02 10:25:12 2013
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx9csg324-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx9csg324-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 4 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 196 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'mimtlu_0_CLOCK_Y3_pin' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) LEDs_4Bits	axi4lite_0
  (0x40020000-0x4002ffff) DIP_Switches_4Bits	axi4lite_0
  (0x40600000-0x4060ffff) USB_Uart	axi4lite_0
  (0x40e00000-0x40e0ffff) Ethernet_MAC	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x75000000-0x7500ffff) mimtlu_0	axi4lite_0
  (0xa4000000-0xa7ffffff) MCB3_LPDDR	axi4_0
INFO:EDK:4087 - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_MAC - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 286
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 8 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 2 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: Interrupt_address_in, CONNECTOR:
   microblaze_0_interrupt_Interrupt_address_in - No driver found. Port will be
   driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 130 
WARNING:EDK:4181 - PORT: mimtlu_0_CLOCK_Y3_pin, CONNECTOR: mimtlu_0_CLOCK_Y3 -
   floating connection - F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs
   line 50 
WARNING:EDK:4181 - PORT: Processor_ack_out, CONNECTOR:
   microblaze_0_interrupt_Processor_ack_out - floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 131 
WARNING:EDK:4181 - PORT: CLKOUT3, CONNECTOR: clock_generator_0_CLKOUT3 -
   floating connection - F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs
   line 182 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111110110 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x44000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x44000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 12 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 12 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 5000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 121 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 176 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 190 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 218 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 232 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INTC INFO:: Processor_clk not connected.. IRQ to Microblaze is generated on AXI
clock.
Port present in Ethernet_MAC

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INTC_INFO_CONSTRAINTS:: Adding Edge interrupt constraints
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INFO: Forcing parameter C_SIMULATION = "FALSE" in IP axi_s6_ddrx.
INFO: The Ethernet_MAC core has constraints automatically generated by XPS in
implementation/ethernet_mac_wrapper/ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Ethernet_MAC core has constraints automatically generated by XPS in
implementation/ethernet_mac_wrapper/ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 54 - Copying cache
implementation netlist
IPNAME:axi_intc INSTANCE:microblaze_0_intc -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 67 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 78 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 85 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 94 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 101 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 110 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:debug_module -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 149 - Copying cache
implementation netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 185 - Copying cache
implementation netlist
IPNAME:axi_s6_ddrx INSTANCE:mcb3_lpddr -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 228 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:leds_4bits -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 272 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:dip_switches_4bits -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 312 - Copying cache
implementation netlist
IPNAME:mimtlu INSTANCE:mimtlu_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 326 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 110 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 162 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 - F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs
line 117 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 162 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi4lite_0 - F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs
line 197 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi4_0 - F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line
205 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:usb_uart - F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line
212 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ethernet_mac - F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs
line 286 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mimtlu_0 - F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line
326 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 117 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx9csg324-2 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/microblaze_0_wrapper
/system_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 162 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx9csg324-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/clock_generator_0_wr
apper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi4lite_0_wrapper INSTANCE:axi4lite_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 197 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx9csg324-2 -intstyle silent -i -sd .. system_axi4lite_0_wrapper.ngc
../system_axi4lite_0_wrapper

Reading NGO file
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/axi4lite_0_wrapper/s
ystem_axi4lite_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_axi4lite_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi4_0_wrapper INSTANCE:axi4_0 -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 205 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx9csg324-2 -intstyle silent -i -sd .. system_axi4_0_wrapper.ngc
../system_axi4_0_wrapper

Reading NGO file
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/axi4_0_wrapper/syste
m_axi4_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi4_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_axi4_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_ethernet_mac_wrapper INSTANCE:ethernet_mac -
F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs line 286 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx9csg324-2 -intstyle silent -i -sd .. system_ethernet_mac_wrapper.ngc
../system_ethernet_mac_wrapper

Reading NGO file
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/ethernet_mac_wrapper
/system_ethernet_mac_wrapper.ngc" ...
Loading design module "../system_ethernet_mac_wrapper_blk_mem_gen_v6_2.ngc"...
Loading design module
"../system_ethernet_mac_wrapper_fifo_generator_v9_1.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_ethernet_mac_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_ethernet_mac_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 356.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx9csg324-2 -implement xflow.opt system.ngc
Release 14.4 - Xflow P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx9csg324-2 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/fpga.flw 
Using Option File(s): 
 F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx9csg324-2 -nt timestamp -bm system.bmm
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.4 - ngdbuild P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx9csg324-2 -nt timestamp -bm system.bmm
F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system.ngc" ...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_ethernet_mac_
wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_dip_switches_
4bits_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_usb_uart_wrap
per.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_clock_generat
or_0_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_mimtlu_0_wrap
per.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_mcb3_lpddr_wr
apper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_proc_sys_rese
t_0_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_axi4lite_0_wr
apper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
intc_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_axi4_0_wrappe
r.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
ilmb_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
i_bram_ctrl_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
dlmb_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
d_bram_ctrl_wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_debug_module_
wrapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_axi_timer_0_w
rapper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_leds_4bits_wr
apper.ngc"...
Loading design module
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
bram_block_wrapper.ngc"...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_ethernet_mac_
wrapper.ncf" to module "Ethernet_MAC"...
WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6.000 BEFORE 
   "PHY_rx_clk";>
   [F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_ethernet_m
   ac_wrapper.ncf(4)], is specified without a duration.  This will result in a
   lack of hold time checks in timing reports.  If hold time checks are desired
   a duration value should be specified following the 'VALID' keyword.

Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_mcb3_lpddr_wr
apper.ncf" to module "MCB3_LPDDR"...
Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_axi4lite_0_wr
apper.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
intc_wrapper.ncf" to module "microblaze_0_intc"...
Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_axi4_0_wrappe
r.ncf" to module "axi4_0"...
Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
ilmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
dlmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"F:/Git_projects/FPGA/MIMTLU_with_virtualTLU/implementation/system_microblaze_0_
wrapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[0].cl
   ock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4_0_reset_source = FFS PADS
   CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_400_0000MHz180PLL0_nobuf = PERIOD
   "clk_400_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 4 PHASE 1.25 ns HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_400_0000MHzPLL0_nobuf = PERIOD
   "clk_400_0000MHzPLL0_nobuf" TS_sys_clk_pin * 4 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   HIGH 50>

WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6000.000000000 pS
   BEFORE Ethernet_MAC/PHY_rx_clk;>, is specified without a duration.  This will
   result in a lack of hold time checks in timing reports.  If hold time checks
   are desired a duration value should be specified following the 'VALID'
   keyword.

WARNING:NgdBuild:1012 - The constraint <CONFIG VCCAUX = "2.5"> is overridden on
   the design object system by the constraint <CONFIG VCCAUX = "3.3" ;>
   [system.ucf(42)].
Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/COLLISION_SYNC_2' has unconnected
   output pin
WARNING:NgdBuild:452 - logical net 'N22' has no driver
WARNING:NgdBuild:452 - logical net 'N23' has no driver
WARNING:NgdBuild:452 - logical net 'N24' has no driver
WARNING:NgdBuild:452 - logical net 'N25' has no driver
WARNING:NgdBuild:452 - logical net 'N26' has no driver
WARNING:NgdBuild:452 - logical net 'N27' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:478 - clock net clock_generator_0/CLKOUT3 with clock driver
   clock_generator_0/clock_generator_0/PLL0_CLKOUT3_BUFG_INST drives no clock
   pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  30

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  1 sec
Total CPU time to NGDBUILD completion:  1 min  0 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.4 - Map P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx9csg324-2".
Mapping design into LUTs...
WARNING:MapLib:701 - Signal Ethernet_MAC_COL connected to top level port
   Ethernet_MAC_COL has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB3_LPDDR_CALIB_DONE_SYNCH_path" TIG ignored during timing analysis.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 22 secs 
Total CPU  time at the beginning of Placer: 21 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:6a3a2da3) REAL time: 24 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 76 IOs, 74 are locked
   and 2 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:6a3a2da3) REAL time: 25 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:852c2f63) REAL time: 25 secs 

Phase 4.2  Initial Placement for Architecture Specific Features
...
Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:fdbcb598) REAL time: 36 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:fdbcb598) REAL time: 36 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:fdbcb598) REAL time: 36 secs 

Phase 7.3  Local Placement Optimization
...
Phase 7.3  Local Placement Optimization (Checksum:2752e0da) REAL time: 36 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:c6669450) REAL time: 36 secs 

Phase 9.8  Global Placement
......................
...................................................
..................................................................................................................................................................
.................................................................................................................................................
..................................................................
Phase 9.8  Global Placement (Checksum:f269935e) REAL time: 2 mins 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:f269935e) REAL time: 2 mins 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:f9acfc1) REAL time: 2 mins 15 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:f9acfc1) REAL time: 2 mins 16 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:fa714f05) REAL time: 2 mins 16 secs 

Total REAL time to Placer completion: 2 mins 16 secs 
Total CPU  time to Placer completion: 2 mins 13 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    6
Slice Logic Utilization:
  Number of Slice Registers:                 3,468 out of  11,440   30
    Number used as Flip Flops:               3,465
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                3
  Number of Slice LUTs:                      4,259 out of   5,720   74
    Number used as logic:                    3,984 out of   5,720   69
      Number using O6 output only:           2,924
      Number using O5 output only:             136
      Number using O5 and O6:                  924
      Number used as ROM:                        0
    Number used as Memory:                     204 out of   1,440   14
      Number used as Dual Port RAM:             72
        Number using O6 output only:             0
        Number using O5 output only:             1
        Number using O5 and O6:                 71
      Number used as Single Port RAM:            4
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Shift Register:           128
        Number using O6 output only:            38
        Number using O5 output only:             1
        Number using O5 and O6:                 89
    Number used exclusively as route-thrus:     71
      Number with same-slice register load:     60
      Number with same-slice carry load:         9
      Number with other load:                    2

Slice Logic Distribution:
  Number of occupied Slices:                 1,411 out of   1,430   98
  Number of MUXCYs used:                       776 out of   2,860   27
  Number of LUT Flip Flop pairs used:        4,640
    Number with an unused Flip Flop:         1,498 out of   4,640   32
    Number with an unused LUT:                 381 out of   4,640    8
    Number of fully used LUT-FF pairs:       2,761 out of   4,640   59
    Number of unique control sets:             309
    Number of slice register sites lost
      to control set restrictions:           1,267 out of  11,440   11

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        76 out of     200   38
    Number of LOCed IOBs:                       74 out of      76   97
    IOB Flip Flops:                             20

Specific Feature Utilization:
  Number of RAMB16BWERs:                        26 out of      32   81
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       3 out of      16   18
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      1
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                  12 out of     200    6
    Number used as ILOGIC2s:                    12
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        23 out of     200   11
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      1
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  50 out of     200   25
    Number used as OLOGIC2s:                     7
    Number used as OSERDES2s:                   43
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      16   18
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.83

Peak Memory Usage:  513 MB
Total REAL time to MAP completion:  2 mins 22 secs 
Total CPU time to MAP completion:   2 mins 19 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - par P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx9.nph' in environment
C:\Xilinx\14.4\ISE_DS\ISE\;C:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx9, package csg324, speed -2
WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6 ns BEFORE COMP "Ethernet_MAC_RX_CLK";>
   [system.pcf(14037)], is specified without a duration.  This will result in a lack of hold time checks in timing
   reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.


Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.23 2012-12-04".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 3,468 out of  11,440   30
    Number used as Flip Flops:               3,465
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                3
  Number of Slice LUTs:                      4,259 out of   5,720   74
    Number used as logic:                    3,984 out of   5,720   69
      Number using O6 output only:           2,924
      Number using O5 output only:             136
      Number using O5 and O6:                  924
      Number used as ROM:                        0
    Number used as Memory:                     204 out of   1,440   14
      Number used as Dual Port RAM:             72
        Number using O6 output only:             0
        Number using O5 output only:             1
        Number using O5 and O6:                 71
      Number used as Single Port RAM:            4
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Shift Register:           128
        Number using O6 output only:            38
        Number using O5 output only:             1
        Number using O5 and O6:                 89
    Number used exclusively as route-thrus:     71
      Number with same-slice register load:     60
      Number with same-slice carry load:         9
      Number with other load:                    2

Slice Logic Distribution:
  Number of occupied Slices:                 1,411 out of   1,430   98
  Number of MUXCYs used:                       776 out of   2,860   27
  Number of LUT Flip Flop pairs used:        4,640
    Number with an unused Flip Flop:         1,498 out of   4,640   32
    Number with an unused LUT:                 381 out of   4,640    8
    Number of fully used LUT-FF pairs:       2,761 out of   4,640   59
    Number of slice register sites lost
      to control set restrictions:               0 out of  11,440    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        76 out of     200   38
    Number of LOCed IOBs:                       74 out of      76   97
    IOB Flip Flops:                             20

Specific Feature Utilization:
  Number of RAMB16BWERs:                        26 out of      32   81
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       3 out of      16   18
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      1
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                  12 out of     200    6
    Number used as ILOGIC2s:                    12
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        23 out of     200   11
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      1
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  50 out of     200   25
    Number used as OLOGIC2s:                     7
    Number used as OSERDES2s:                   43
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      16   18
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB3_LPDDR_CALIB_DONE_SYNCH_path" TIG; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 12 secs 
Finished initial Timing Analysis.  REAL time: 12 secs 

WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 29308 unrouted;      REAL time: 13 secs 

Phase  2  : 24625 unrouted;      REAL time: 14 secs 

Phase  3  : 11410 unrouted;      REAL time: 23 secs 

Phase  4  : 11418 unrouted; (Setup:0, Hold:7281, Component Switching Limit:0)     REAL time: 25 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:7251, Component Switching Limit:0)     REAL time: 44 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:7251, Component Switching Limit:0)     REAL time: 44 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:7251, Component Switching Limit:0)     REAL time: 44 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:7251, Component Switching Limit:0)     REAL time: 44 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 45 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 46 secs 
Total REAL time to Router completion: 46 secs 
Total CPU time to Router completion: 47 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|  clk_66_6667MHzPLL0 |  BUFGMUX_X2Y3| No   | 1305 |  0.760     |  2.151      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|              bg_Clk |  BUFGMUX_X2Y2| No   |   61 |  0.116     |  1.508      |
+---------------------+--------------+------+------+------------+-------------+
|mimtlu_0/mimtlu_0/US |              |      |      |            |             |
|ER_LOGIC_I/MIMTLU_en |              |      |      |            |             |
|           t/clk_out | BUFGMUX_X3Y13| No   |    1 |  0.000     |  1.463      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|           bg_Update |         Local|      |   20 |  7.280     |  9.013      |
+---------------------+--------------+------+------+------------+-------------+
|Ethernet_MAC/Etherne |              |      |      |            |             |
|  t_MAC/phy_tx_clk_i |         Local|      |   19 |  1.822     |  2.751      |
+---------------------+--------------+------+------+------------+-------------+
|Ethernet_MAC_RX_CLK_ |              |      |      |            |             |
|                IBUF |         Local|      |   17 |  1.130     |  4.334      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/sysclk_2x |              |      |      |            |             |
|           _bufpll_o |         Local|      |   31 |  0.704     |  1.620      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/sysclk_2x |              |      |      |            |             |
|       _180_bufpll_o |         Local|      |   37 |  0.723     |  1.639      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mcb_ui_top_0/mcb_r |              |      |      |            |             |
|aw_wrapper_inst/ioi_ |              |      |      |            |             |
|             drp_clk |         Local|      |   22 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mcb_ui_top_0/mcb_r |              |      |      |            |             |
|aw_wrapper_inst/idel |              |      |      |            |             |
|        ay_dqs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mcb_ui_top_0/mcb_r |              |      |      |            |             |
|aw_wrapper_inst/idel |              |      |      |            |             |
|        ay_dqs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mcb_ui_top_0/mcb_r |              |      |      |            |             |
|aw_wrapper_inst/idel |              |      |      |            |             |
|       ay_udqs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mcb_ui_top_0/mcb_r |              |      |      |            |             |
|aw_wrapper_inst/idel |              |      |      |            |             |
|       ay_udqs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|  USB_Uart_Interrupt |         Local|      |    1 |  0.000     |  1.175      |
+---------------------+--------------+------+------+------------+-------------+
|Ethernet_MAC_IP2INTC |              |      |      |            |             |
|               _Irpt |         Local|      |    1 |  0.000     |  0.517      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 4

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.555ns|     9.445ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " | HOLD        |     0.302ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT2" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_400_0000MHzPLL0_nobuf = PERIOD TIM | MINPERIOD   |     0.901ns|     1.599ns|       0|           0
  EGRP "clk_400_0000MHzPLL0_nobuf"          |             |            |            |        |            
  TS_sys_clk_pin * 4 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_400_0000MHz180PLL0_nobuf = PERIOD  | MINPERIOD   |     0.901ns|     1.599ns|       0|           0
  TIMEGRP         "clk_400_0000MHz180PLL0_n |             |            |            |        |            
  obuf" TS_sys_clk_pin * 4 PHASE 1.25 ns HI |             |            |            |        |            
  GH         50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC/Ethernet_MAC/phy_tx_clk | NETSKEW     |     4.132ns|     1.868ns|       0|           0
  _i" MAXSKEW = 6 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC_RX_CLK_IBUF" MAXSKEW =  | NETSKEW     |     4.693ns|     1.307ns|       0|           0
  6 ns                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSTXOUT_Ethernet_MAC = MAXDELAY FROM TIME | MAXDELAY    |     5.889ns|     4.111ns|       0|           0
  GRP "TXCLK_GRP_Ethernet_MAC" TO         T |             |            |            |        |            
  IMEGRP "PADS" 10 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  OFFSET = IN 6 ns BEFORE COMP "Ethernet_MA | SETUP       |     6.575ns|    -0.575ns|       0|           0
  C_RX_CLK"                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC/Ethernet_MAC/phy_tx_clk | SETUP       |     9.211ns|    13.682ns|       0|           0
  _i" PERIOD = 40 ns HIGH 14 ns             | HOLD        |     0.453ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC_RX_CLK_IBUF" PERIOD = 4 | SETUP       |    10.584ns|     9.760ns|       0|           0
  0 ns HIGH 14 ns                           | HOLD        |     0.413ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4_0_reset_resync_path" TIG    | MAXDELAY    |         N/A|     6.589ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_sync_microblaze_0_intc_path" TIG | SETUP       |         N/A|     9.309ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_intr_sync_p1_microblaze_0_intc_p | SETUP       |         N/A|    -0.495ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | MAXDELAY    |         N/A|     6.576ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB3_LPDDR_CALIB_DONE_SYNCH_ | N/A         |         N/A|         N/A|     N/A|         N/A
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB3_LPDDR_SYS_RST_SYNCH_pat | SETUP       |         N/A|     1.591ns|     N/A|           0
  h" TIG                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     3.111ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_AXI_TX_FP_Ethernet_MAC_path" TIG | SETUP       |         N/A|     8.858ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TX_AXI_FP_Ethernet_MAC_path" TIG | SETUP       |         N/A|     4.596ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_AXI_RX_FP_Ethernet_MAC_path" TIG | SETUP       |         N/A|     9.532ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_RX_AXI_FP_Ethernet_MAC_path" TIG | SETUP       |         N/A|     2.697ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     2.351ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Interrupt_path" | SETUP       |         N/A|     2.091ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     4.553ns|     N/A|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|      9.445ns|            0|            0|            0|       326731|
| TS_clk_400_0000MHz180PLL0_nobu|      2.500ns|      1.599ns|          N/A|            0|            0|            0|            0|
| f                             |             |             |             |             |             |             |             |
| TS_clk_400_0000MHzPLL0_nobuf  |      2.500ns|      1.599ns|          N/A|            0|            0|            0|            0|
| TS_clock_generator_0_clock_gen|     10.000ns|      9.445ns|          N/A|            0|            0|       326731|            0|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 4 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 54 secs 
Total CPU time to PAR completion: 49 secs 

Peak Memory Usage:  460 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 8
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx9.nph' in environment
C:\Xilinx\14.4\ISE_DS\ISE\;C:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx9, package csg324, speed -2
WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6 ns BEFORE COMP
   "Ethernet_MAC_RX_CLK";> [system.pcf(14037)], is specified without a duration.
    This will result in a lack of hold time checks in timing reports.  If hold
   time checks are desired a duration value should be specified following the
   'VALID' keyword.

WARNING:Timing:3223 - Timing constraint PATH
   "TS_TIG_MCB3_LPDDR_CALIB_DONE_SYNCH_path" TIG; ignored during timing
   analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx9,-2 (PRODUCTION 1.23 2012-12-04)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 327277 paths, 2 nets, and 24391 connections

Design statistics:
   Minimum period:  13.682ns (Maximum frequency:  73.089MHz)
   Maximum path delay from/to any node:   4.111ns
   Maximum net skew:   1.868ns


Analysis completed Thu May 02 10:36:24 2013
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 2
Number of info messages: 4
Total time: 14 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.4 - Bitgen P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx9.nph' in environment
C:\Xilinx\14.4\ISE_DS\ISE\;C:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx9, package csg324, speed -2
Opened constraints file system.pcf.

Thu May 02 10:36:33 2013

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY
   _COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY
   _COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
DRC detected 0 errors and 4 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Thu May 02 10:37:50 2013
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.4 - psf2Edward EDK_P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 8 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 2 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK:4180 - PORT: Interrupt_address_in, CONNECTOR:
   microblaze_0_interrupt_Interrupt_address_in - No driver found. Port will be
   driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 130 
WARNING:EDK:4181 - PORT: mimtlu_0_CLOCK_Y3_pin, CONNECTOR: mimtlu_0_CLOCK_Y3 -
   floating connection - F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs
   line 50 
WARNING:EDK:4181 - PORT: Processor_ack_out, CONNECTOR:
   microblaze_0_interrupt_Processor_ack_out - floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 131 
WARNING:EDK:4181 - PORT: CLKOUT3, CONNECTOR: clock_generator_0_CLKOUT3 -
   floating connection - F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\system.mhs
   line 182 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111110110 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x44000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x44000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 12 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 12 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 5000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 121 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 176 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 190 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 218 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 232 
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INTC INFO:: Processor_clk not connected.. IRQ to Microblaze is generated on AXI
clock.
Port present in Ethernet_MAC
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.4 - xdsgen EDK_P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v3_00_a;d=proc_sy
   s_reset.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_intc;v=v1_03_a;d=ds747_axi_int
   c.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bram_block;v=v1_00_a;d=bram_block.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mdm;v=v2_10_a;d=pg062-mdm.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clock_generator;v=v4_03_a;d=clock_
   generator.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_timer;v=v1_03_a;d=axi_timer_ds
   764.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_uartlite;v=v1_02_a;d=axi_uartl
   ite_ds741.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_s6_ddrx;v=v1_06_a;d=ug416_axi_
   s6_ddrx.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v1_01_b;d=ds744_axi_gpi
   o.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_ethernetlite;v=v1_01_b;d=ds787
   _axi_ethernetlite.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v1_01_b;d=ds744_axi_gpi
   o.pdf
Generated Block Diagram.
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing microblaze_0_intc.jpg.....
Rasterizing microblaze_0_ilmb.jpg.....
Rasterizing microblaze_0_i_bram_ctrl.jpg.....
Rasterizing microblaze_0_dlmb.jpg.....
Rasterizing microblaze_0_d_bram_ctrl.jpg.....
Rasterizing microblaze_0_bram_block.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing debug_module.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing axi_timer_0.jpg.....
Rasterizing axi4lite_0.jpg.....
Rasterizing axi4_0.jpg.....
Rasterizing USB_Uart.jpg.....
Rasterizing MCB3_LPDDR.jpg.....
Rasterizing LEDs_4Bits.jpg.....
Rasterizing Ethernet_MAC.jpg.....
Rasterizing DIP_Switches_4Bits.jpg.....
Rasterizing mimtlu_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
Done!

********************************************************************************
At Local date and time: Thu May 02 10:38:16 2013
 xsdk.exe -hwspec F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.4 Build EDK_P.49d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!
