=====
SETUP
-50.665
51.649
0.984
core/m_inst_mod/g_bank[5].ram_data_g_bank[5].ram_data_0_0_s
2.731
6.191
core/m_inst_mod/o_qb_25_s12
7.643
8.465
core/m_inst_mod/o_qb_17_s15
9.952
11.051
core/m_inst_mod/o_qb_17_s13
11.860
12.959
core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s10
16.415
16.674
core/m_regfile_ER_RS_s428
18.294
19.355
core/m_regfile_ER_RS_s497
19.773
20.872
core/m_regfile_ER_init_s44
20.878
21.504
core/w_a_31_s12
24.478
25.510
core/w_a_31_s4
25.516
26.615
core/w_a_31_s0
29.256
30.078
core/alu/n31_s5
31.556
32.655
core/alu/w_out_14_s7
34.125
35.157
core/alu/w_out_26_s9
36.969
38.001
core/alu/w_out_26_s4
38.496
39.528
core/alu/w_out_26_s1
40.349
41.448
core/io_bus/if_vdata_in.valid_0_s8
42.906
44.005
core/io_bus/if_vdata_in.valid_0_s7
44.836
45.462
core/io_bus/if_vdata_in.valid_0_s2
46.767
47.589
core/io_bus/if_vdata_in.valid_0_s10
48.901
49.723
core/io_bus/vc/vram_sync/n41_s0
51.649
=====
SETUP
-49.100
50.440
1.340
core/m_inst_mod/g_bank[5].ram_data_g_bank[5].ram_data_0_0_s
2.731
6.191
core/m_inst_mod/o_qb_25_s12
7.643
8.465
core/m_inst_mod/o_qb_17_s15
9.952
11.051
core/m_inst_mod/o_qb_17_s13
11.860
12.959
core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s10
16.415
16.674
core/m_regfile_ER_RS_s428
18.294
19.355
core/m_regfile_ER_RS_s497
19.773
20.872
core/m_regfile_ER_init_s44
20.878
21.504
core/w_a_30_s3
24.963
26.062
core/w_a_30_s2
26.068
26.694
core/w_a_30_s0
29.472
30.571
core/alu/n30_s4
31.899
32.721
core/alu/n60_s2
34.218
35.250
core/alu/w_out_19_s9
36.070
37.169
core/alu/w_out_3_s6
38.319
38.944
core/alu/w_out_3_s4
39.363
40.462
core/alu/w_out_3_s3
42.269
43.301
core/io_bus/vc/vram_sync/n41_s12
45.615
46.437
core/io_bus/vc/vram_sync/n41_s11
46.442
47.264
core/io_bus/vc/vram_sync/n41_s6
47.270
48.369
core/io_bus/vc/vram_sync/n41_s3
48.374
49.473
core/io_bus/vc/vram_sync/n41_s2
49.479
50.104
core/io_bus/vc/vram_sync/n41_s0
50.440
=====
SETUP
-30.257
31.241
0.984
core/m_inst_mod/g_bank[0].ram_data_g_bank[0].ram_data_0_0_s
2.731
6.191
core/m_inst_mod/o_qb_42_s15
8.629
9.661
core/m_inst_mod/o_qb_10_s20
12.100
13.199
core/m_inst_mod/o_qb_10_s17
15.150
16.182
core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s13
17.556
17.836
core/m_regfile_ER_RS_s430
18.623
19.722
core/m_regfile_ER_RS_s499
20.857
21.889
core/m_regfile_ER_init_s46
23.028
23.654
core/io_bus/vc/vram_sync/w_draw_data_5_s5
31.241
=====
SETUP
-29.768
30.752
0.984
core/m_inst_mod/g_bank[0].ram_data_g_bank[0].ram_data_0_0_s
2.731
6.191
core/m_inst_mod/o_qb_42_s15
8.629
9.661
core/m_inst_mod/o_qb_10_s20
12.100
13.199
core/m_inst_mod/o_qb_10_s17
15.150
16.182
core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s13
17.556
17.836
core/m_regfile_ER_RS_s430
18.623
19.722
core/m_regfile_ER_RS_s499
20.857
21.889
core/m_regfile_ER_init_s46
23.028
23.654
core/io_bus/vc/vram_sync/w_draw_data_6_s5
30.752
=====
SETUP
-29.768
30.752
0.984
core/m_inst_mod/g_bank[0].ram_data_g_bank[0].ram_data_0_0_s
2.731
6.191
core/m_inst_mod/o_qb_42_s15
8.629
9.661
core/m_inst_mod/o_qb_10_s20
12.100
13.199
core/m_inst_mod/o_qb_10_s17
15.150
16.182
core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s13
17.556
17.836
core/m_regfile_ER_RS_s430
18.623
19.722
core/m_regfile_ER_RS_s499
20.857
21.889
core/m_regfile_ER_init_s46
23.028
23.654
core/io_bus/vc/vram_sync/w_draw_data_2_s5
30.752
=====
SETUP
-27.862
28.846
0.984
core/m_inst_mod/g_bank[0].ram_data_g_bank[0].ram_data_0_0_s
2.731
6.191
core/m_inst_mod/o_qb_42_s15
8.629
9.661
core/m_inst_mod/o_qb_10_s20
12.100
13.199
core/m_inst_mod/o_qb_10_s17
15.150
16.182
core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s13
17.556
17.836
core/m_regfile_ER_RS_s430
18.623
19.722
core/m_regfile_ER_RS_s499
20.857
21.889
core/m_regfile_ER_init_s46
23.028
23.654
core/io_bus/vc/vram_sync/w_draw_data_1_s5
28.846
=====
SETUP
-27.373
28.357
0.984
core/m_inst_mod/g_bank[0].ram_data_g_bank[0].ram_data_0_0_s
2.731
6.191
core/m_inst_mod/o_qb_42_s15
8.629
9.661
core/m_inst_mod/o_qb_10_s20
12.100
13.199
core/m_inst_mod/o_qb_10_s17
15.150
16.182
core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s13
17.556
17.836
core/m_regfile_ER_RS_s430
18.623
19.722
core/m_regfile_ER_RS_s499
20.857
21.889
core/m_regfile_ER_init_s46
23.028
23.654
core/io_bus/vc/vram_sync/w_draw_data_0_s5
28.357
=====
SETUP
-26.893
27.877
0.984
core/m_inst_mod/g_bank[0].ram_data_g_bank[0].ram_data_0_0_s
2.731
6.191
core/m_inst_mod/o_qb_42_s15
8.629
9.661
core/m_inst_mod/o_qb_10_s20
12.100
13.199
core/m_inst_mod/o_qb_10_s17
15.150
16.182
core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s13
17.556
17.836
core/m_regfile_ER_RS_s430
18.623
19.722
core/m_regfile_ER_RS_s499
20.857
21.889
core/m_regfile_ER_init_s46
23.028
23.654
core/io_bus/vc/vram_sync/w_draw_data_4_s5
27.877
=====
SETUP
-26.744
27.728
0.984
core/m_inst_mod/g_bank[0].ram_data_g_bank[0].ram_data_0_0_s
2.731
6.191
core/m_inst_mod/o_qb_42_s15
8.629
9.661
core/m_inst_mod/o_qb_10_s20
12.100
13.199
core/m_inst_mod/o_qb_10_s17
15.150
16.182
core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s13
17.556
17.836
core/m_regfile_ER_RS_s430
18.623
19.722
core/m_regfile_ER_RS_s499
20.857
21.889
core/m_regfile_ER_init_s46
23.028
23.654
core/io_bus/vc/vram_sync/w_draw_data_7_s5
27.728
=====
SETUP
-26.744
27.728
0.984
core/m_inst_mod/g_bank[0].ram_data_g_bank[0].ram_data_0_0_s
2.731
6.191
core/m_inst_mod/o_qb_42_s15
8.629
9.661
core/m_inst_mod/o_qb_10_s20
12.100
13.199
core/m_inst_mod/o_qb_10_s17
15.150
16.182
core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s13
17.556
17.836
core/m_regfile_ER_RS_s430
18.623
19.722
core/m_regfile_ER_RS_s499
20.857
21.889
core/m_regfile_ER_init_s46
23.028
23.654
core/io_bus/vc/vram_sync/w_draw_data_3_s5
27.728
=====
SETUP
-23.585
24.926
1.340
core/m_inst_mod/g_bank[0].ram_data_g_bank[0].ram_data_0_0_s
2.731
6.191
core/m_inst_mod/o_qb_42_s15
8.629
9.661
core/m_inst_mod/o_qb_10_s20
12.100
13.199
core/m_inst_mod/o_qb_10_s17
15.150
16.182
core/m_regfile_m_regfile_0_1_s2
20.518
20.777
core/m_regfile_DOL_5_G[0]_s6
22.545
23.347
core/io_bus/vc/vram_sync/w_draw_data_5_s5
24.926
=====
SETUP
-23.571
24.911
1.340
core/m_inst_mod/g_bank[0].ram_data_g_bank[0].ram_data_0_0_s
2.731
6.191
core/m_inst_mod/o_qb_42_s15
8.629
9.661
core/m_inst_mod/o_qb_10_s20
12.100
13.199
core/m_inst_mod/o_qb_10_s17
15.150
16.182
core/m_regfile_m_regfile_0_1_s2
20.518
20.777
core/m_regfile_DOL_7_G[0]_s6
22.565
23.367
core/io_bus/vc/vram_sync/w_draw_data_7_s5
24.911
=====
SETUP
-23.161
24.501
1.340
core/m_inst_mod/g_bank[0].ram_data_g_bank[0].ram_data_0_0_s
2.731
6.191
core/m_inst_mod/o_qb_42_s15
8.629
9.661
core/m_inst_mod/o_qb_10_s20
12.100
13.199
core/m_inst_mod/o_qb_10_s17
15.150
16.182
core/m_regfile_m_regfile_0_1_s2
20.518
20.777
core/m_regfile_DOL_6_G[0]_s6
22.230
23.291
core/io_bus/vc/vram_sync/w_draw_data_6_s5
24.501
=====
SETUP
-23.137
24.477
1.340
core/m_inst_mod/g_bank[0].ram_data_g_bank[0].ram_data_0_0_s
2.731
6.191
core/m_inst_mod/o_qb_42_s15
8.629
9.661
core/m_inst_mod/o_qb_10_s20
12.100
13.199
core/m_inst_mod/o_qb_10_s17
15.150
16.182
core/m_regfile_m_regfile_0_0_s2
20.494
20.753
core/m_regfile_DOL_2_G[0]_s6
22.206
23.267
core/io_bus/vc/vram_sync/w_draw_data_2_s5
24.477
=====
SETUP
-22.743
24.083
1.340
core/m_inst_mod/g_bank[0].ram_data_g_bank[0].ram_data_0_0_s
2.731
6.191
core/m_inst_mod/o_qb_42_s15
8.629
9.661
core/m_inst_mod/o_qb_10_s20
12.100
13.199
core/m_inst_mod/o_qb_10_s17
15.150
16.182
core/m_regfile_m_regfile_0_0_s2
20.494
20.753
core/m_regfile_DOL_1_G[0]_s6
21.892
22.953
core/io_bus/vc/vram_sync/w_draw_data_1_s5
24.083
=====
SETUP
-22.723
24.063
1.340
core/m_inst_mod/g_bank[0].ram_data_g_bank[0].ram_data_0_0_s
2.731
6.191
core/m_inst_mod/o_qb_42_s15
8.629
9.661
core/m_inst_mod/o_qb_10_s20
12.100
13.199
core/m_inst_mod/o_qb_10_s17
15.150
16.182
core/m_regfile_m_regfile_0_1_s2
20.518
20.777
core/m_regfile_DOL_4_G[0]_s6
22.230
22.855
core/io_bus/vc/vram_sync/w_draw_data_4_s5
24.063
=====
SETUP
-22.457
23.797
1.340
core/m_inst_mod/g_bank[0].ram_data_g_bank[0].ram_data_0_0_s
2.731
6.191
core/m_inst_mod/o_qb_42_s15
8.629
9.661
core/m_inst_mod/o_qb_10_s20
12.100
13.199
core/m_inst_mod/o_qb_10_s17
15.150
16.182
core/m_regfile_m_regfile_0_0_s2
20.494
20.753
core/m_regfile_DOL_3_G[0]_s6
22.206
23.008
core/io_bus/vc/vram_sync/w_draw_data_3_s5
23.797
=====
SETUP
-22.333
23.674
1.340
core/m_inst_mod/g_bank[0].ram_data_g_bank[0].ram_data_0_0_s
2.731
6.191
core/m_inst_mod/o_qb_42_s15
8.629
9.661
core/m_inst_mod/o_qb_10_s20
12.100
13.199
core/m_inst_mod/o_qb_10_s17
15.150
16.182
core/m_regfile_m_regfile_0_0_s2
20.494
20.753
core/m_regfile_DOL_0_G[0]_s6
21.892
22.517
core/io_bus/vc/vram_sync/w_draw_data_0_s5
23.674
=====
SETUP
-5.083
6.066
0.984
core/io_bus/vc/r_col_table[2]_15_s0
2.731
3.190
core/io_bus/vc/w_draw_green_7_s61
4.477
5.576
core/io_bus/vc/w_draw_green_7_s56
5.576
5.725
core/io_bus/vc/w_draw_green_7_s54
5.725
5.888
core/io_bus/vc/w_draw_green_7_s45
5.888
6.051
core/io_bus/vc/r_green_7_s0
6.066
=====
SETUP
-5.049
6.033
0.984
core/io_bus/vc/r_col_table[0]_18_s0
2.731
3.190
core/io_bus/vc/w_draw_red_2_s60
4.494
5.520
core/io_bus/vc/w_draw_red_2_s56
5.520
5.670
core/io_bus/vc/w_draw_red_2_s54
5.670
5.847
core/io_bus/vc/w_draw_red_2_s45
5.847
6.024
core/io_bus/vc/r_red_2_s0
6.033
=====
SETUP
-5.032
6.016
0.984
core/io_bus/vc/r_col_table[3]_19_s0
2.731
3.190
core/io_bus/vc/w_draw_red_3_s61
4.477
5.503
core/io_bus/vc/w_draw_red_3_s56
5.503
5.653
core/io_bus/vc/w_draw_red_3_s54
5.653
5.830
core/io_bus/vc/w_draw_red_3_s45
5.830
6.007
core/io_bus/vc/r_red_3_s0
6.016
=====
SETUP
-4.879
5.862
0.984
core/io_bus/vc/r_col_table[4]_9_s0
2.731
3.190
core/io_bus/vc/w_draw_green_1_s62
4.323
5.349
core/io_bus/vc/w_draw_green_1_s57
5.349
5.499
core/io_bus/vc/w_draw_green_1_s54
5.499
5.676
core/io_bus/vc/w_draw_green_1_s45
5.676
5.853
core/io_bus/vc/r_green_1_s0
5.862
=====
SETUP
-4.808
5.792
0.984
core/io_bus/vc/r_col_table[3]_0_s0
2.731
3.190
core/io_bus/vc/w_draw_blue_0_s61
4.477
5.279
core/io_bus/vc/w_draw_blue_0_s56
5.279
5.429
core/io_bus/vc/w_draw_blue_0_s54
5.429
5.606
core/io_bus/vc/w_draw_blue_0_s45
5.606
5.783
core/io_bus/vc/r_blue_0_s0
5.792
=====
SETUP
-4.808
5.792
0.984
core/io_bus/vc/r_col_table[6]_10_s0
2.731
3.190
core/io_bus/vc/w_draw_green_2_s63
4.477
5.279
core/io_bus/vc/w_draw_green_2_s57
5.279
5.429
core/io_bus/vc/w_draw_green_2_s54
5.429
5.606
core/io_bus/vc/w_draw_green_2_s45
5.606
5.783
core/io_bus/vc/r_green_2_s0
5.792
=====
SETUP
-4.763
5.746
0.984
core/io_bus/vc/r_col_table[8]_6_s0
2.731
3.190
core/io_bus/vc/w_draw_blue_6_s64
4.157
5.256
core/io_bus/vc/w_draw_blue_6_s58
5.256
5.405
core/io_bus/vc/w_draw_blue_6_s55
5.405
5.568
core/io_bus/vc/w_draw_blue_6_s45
5.568
5.731
core/io_bus/vc/r_blue_6_s0
5.746
=====
HOLD
0.708
3.380
2.672
core/io_bus/vc/r_vram_write_ready_s0
2.672
3.005
core/io_bus/vc/n1667_s0
3.008
3.380
core/io_bus/vc/r_vram_write_ready_s0
3.380
=====
HOLD
0.708
3.380
2.672
core/io_bus/vc/r_col_table_din_set_ready_s0
2.672
3.005
core/io_bus/vc/n820_s0
3.008
3.380
core/io_bus/vc/r_col_table_din_set_ready_s0
3.380
=====
HOLD
0.708
3.380
2.672
core/io_bus/counter/r_ms_counter_0_s0
2.672
3.005
core/io_bus/counter/n328_s2
3.008
3.380
core/io_bus/counter/r_ms_counter_0_s0
3.380
=====
HOLD
0.708
3.380
2.672
core/io_bus/uart_rx/r_rate_counter_4_s1
2.672
3.005
core/io_bus/uart_rx/n161_s4
3.008
3.380
core/io_bus/uart_rx/r_rate_counter_4_s1
3.380
=====
HOLD
0.708
3.380
2.672
core/io_bus/uart_rx/r_rate_counter_6_s1
2.672
3.005
core/io_bus/uart_rx/n159_s4
3.008
3.380
core/io_bus/uart_rx/r_rate_counter_6_s1
3.380
=====
HOLD
0.708
3.380
2.672
core/io_bus/uart_tx/r_bit_counter_3_s1
2.672
3.005
core/io_bus/uart_tx/n106_s1
3.008
3.380
core/io_bus/uart_tx/r_bit_counter_3_s1
3.380
=====
HOLD
0.708
3.380
2.672
core/io_bus/uart_tx/r_rate_counter_2_s1
2.672
3.005
core/io_bus/uart_tx/n114_s1
3.008
3.380
core/io_bus/uart_tx/r_rate_counter_2_s1
3.380
=====
HOLD
0.708
3.380
2.672
core/io_bus/uart_tx/r_rate_counter_4_s0
2.672
3.005
core/io_bus/uart_tx/n92_s2
3.008
3.380
core/io_bus/uart_tx/r_rate_counter_4_s0
3.380
=====
HOLD
0.708
1.221
0.513
u_tx/gen_audio.u_audio/pr_bit_reg_s0
0.513
0.846
u_tx/gen_audio.u_audio/n435_s11
0.849
1.221
u_tx/gen_audio.u_audio/pr_bit_reg_s0
1.221
=====
HOLD
0.708
1.221
0.513
u_tx/gen_audio.u_audio/framecount_7_s0
0.513
0.846
u_tx/gen_audio.u_audio/n40_s2
0.849
1.221
u_tx/gen_audio.u_audio/framecount_7_s0
1.221
=====
HOLD
0.708
1.221
0.513
u_tx/request_reg_s2
0.513
0.846
u_tx/n169_s4
0.849
1.221
u_tx/request_reg_s2
1.221
=====
HOLD
0.709
1.222
0.513
u_tx/gen_info.u_info/counter_reg_3_s0
0.513
0.846
u_tx/gen_info.u_info/n530_s2
0.850
1.222
u_tx/gen_info.u_info/counter_reg_3_s0
1.222
=====
HOLD
0.709
1.222
0.513
u_tx/gen_audio.u_audio/u_fifo/raddr_reg_1_s0
0.513
0.846
u_tx/gen_audio.u_audio/u_fifo/n11_s3
0.850
1.222
u_tx/gen_audio.u_audio/u_fifo/raddr_reg_1_s0
1.222
=====
HOLD
0.709
1.222
0.513
u_tx/gen_audio.u_audio/u_fifo/raddr_reg_6_s0
0.513
0.846
u_tx/gen_audio.u_audio/u_fifo/n6_s4
0.850
1.222
u_tx/gen_audio.u_audio/u_fifo/raddr_reg_6_s0
1.222
=====
HOLD
0.709
1.222
0.513
u_tx/gen_audio.u_audio/framecount_1_s0
0.513
0.846
u_tx/gen_audio.u_audio/n46_s2
0.850
1.222
u_tx/gen_audio.u_audio/framecount_1_s0
1.222
=====
HOLD
0.709
1.222
0.513
u_tx/gen_audio.u_audio/framecount_5_s0
0.513
0.846
u_tx/gen_audio.u_audio/n42_s2
0.850
1.222
u_tx/gen_audio.u_audio/framecount_5_s0
1.222
=====
HOLD
0.709
3.381
2.672
core/io_bus/counter/r_ms_count_0_s0
2.672
3.005
core/io_bus/counter/n295_s2
3.009
3.381
core/io_bus/counter/r_ms_count_0_s0
3.381
=====
HOLD
0.709
3.381
2.672
core/io_bus/counter/r_counter_0_s0
2.672
3.005
core/io_bus/counter/n229_s2
3.009
3.381
core/io_bus/counter/r_counter_0_s0
3.381
=====
HOLD
0.709
3.381
2.672
core/io_bus/uart_rx/r_bit_counter_2_s1
2.672
3.005
core/io_bus/uart_rx/n167_s3
3.009
3.381
core/io_bus/uart_rx/r_bit_counter_2_s1
3.381
=====
HOLD
0.709
3.381
2.672
core/io_bus/uart_rx/r_rate_counter_1_s1
2.672
3.005
core/io_bus/uart_rx/n152_s3
3.009
3.381
core/io_bus/uart_rx/r_rate_counter_1_s1
3.381
=====
HOLD
0.709
3.381
2.672
core/io_bus/uart_tx/r_rate_counter_0_s3
2.672
3.005
core/io_bus/uart_tx/n116_s3
3.009
3.381
core/io_bus/uart_tx/r_rate_counter_0_s3
3.381
=====
HOLD
0.710
3.382
2.672
core/io_bus/uart_rx/r_bit_counter_0_s1
2.672
3.005
core/io_bus/uart_rx/n169_s2
3.010
3.382
core/io_bus/uart_rx/r_bit_counter_0_s1
3.382
=====
HOLD
0.710
3.382
2.672
core/io_bus/uart_tx/r_rate_counter_5_s1
2.672
3.005
core/io_bus/uart_tx/n111_s2
3.010
3.382
core/io_bus/uart_tx/r_rate_counter_5_s1
3.382
=====
HOLD
0.710
1.223
0.513
u_tx/gen_info.u_info/counter_reg_0_s0
0.513
0.846
u_tx/gen_info.u_info/n533_s4
0.851
1.223
u_tx/gen_info.u_info/counter_reg_0_s0
1.223
=====
HOLD
0.710
1.223
0.513
u_tx/gen_info.u_info/counter_reg_4_s0
0.513
0.846
u_tx/gen_info.u_info/n529_s2
0.851
1.223
u_tx/gen_info.u_info/counter_reg_4_s0
1.223
