{
  "module_name": "rockchip,rv1126-cru.h",
  "hash_id": "32a221c81161feb71f51ce104193b2d1dad0baee484060863341d20d1b7db71f",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/rockchip,rv1126-cru.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_CLK_ROCKCHIP_RV1126_H\n#define _DT_BINDINGS_CLK_ROCKCHIP_RV1126_H\n\n \n\n \n#define PLL_GPLL\t\t1\n\n \n#define CLK_OSC0_DIV32K\t\t2\n#define CLK_RTC32K\t\t3\n#define CLK_WIFI_DIV\t\t4\n#define CLK_WIFI_OSC0\t\t5\n#define CLK_WIFI\t\t6\n#define CLK_PMU\t\t\t7\n#define SCLK_UART1_DIV\t\t8\n#define SCLK_UART1_FRACDIV\t9\n#define SCLK_UART1_MUX\t\t10\n#define SCLK_UART1\t\t11\n#define CLK_I2C0\t\t12\n#define CLK_I2C2\t\t13\n#define CLK_CAPTURE_PWM0\t14\n#define CLK_PWM0\t\t15\n#define CLK_CAPTURE_PWM1\t16\n#define CLK_PWM1\t\t17\n#define CLK_SPI0\t\t18\n#define DBCLK_GPIO0\t\t19\n#define CLK_PMUPVTM\t\t20\n#define CLK_CORE_PMUPVTM\t21\n#define CLK_REF12M\t\t22\n#define CLK_USBPHY_OTG_REF\t23\n#define CLK_USBPHY_HOST_REF\t24\n#define CLK_REF24M\t\t25\n#define CLK_MIPIDSIPHY_REF\t26\n\n \n#define PCLK_PDPMU\t\t30\n#define PCLK_PMU\t\t31\n#define PCLK_UART1\t\t32\n#define PCLK_I2C0\t\t33\n#define PCLK_I2C2\t\t34\n#define PCLK_PWM0\t\t35\n#define PCLK_PWM1\t\t36\n#define PCLK_SPI0\t\t37\n#define PCLK_GPIO0\t\t38\n#define PCLK_PMUSGRF\t\t39\n#define PCLK_PMUGRF\t\t40\n#define PCLK_PMUCRU\t\t41\n#define PCLK_CHIPVEROTP\t\t42\n#define PCLK_PDPMU_NIU\t\t43\n#define PCLK_PMUPVTM\t\t44\n#define PCLK_SCRKEYGEN\t\t45\n\n#define CLKPMU_NR_CLKS\t\t(PCLK_SCRKEYGEN + 1)\n\n \n\n \n#define PLL_APLL\t\t1\n#define PLL_DPLL\t\t2\n#define PLL_CPLL\t\t3\n#define PLL_HPLL\t\t4\n\n \n#define ARMCLK\t\t\t5\n#define USB480M\t\t\t6\n#define CLK_CORE_CPUPVTM\t7\n#define CLK_CPUPVTM\t\t8\n#define CLK_SCR1\t\t9\n#define CLK_SCR1_CORE\t\t10\n#define CLK_SCR1_RTC\t\t11\n#define CLK_SCR1_JTAG\t\t12\n#define SCLK_UART0_DIV\t\t13\n#define SCLK_UART0_FRAC\t\t14\n#define SCLK_UART0_MUX\t\t15\n#define SCLK_UART0\t\t16\n#define SCLK_UART2_DIV\t\t17\n#define SCLK_UART2_FRAC\t\t18\n#define SCLK_UART2_MUX\t\t19\n#define SCLK_UART2\t\t20\n#define SCLK_UART3_DIV\t\t21\n#define SCLK_UART3_FRAC\t\t22\n#define SCLK_UART3_MUX\t\t23\n#define SCLK_UART3\t\t24\n#define SCLK_UART4_DIV\t\t25\n#define SCLK_UART4_FRAC\t\t26\n#define SCLK_UART4_MUX\t\t27\n#define SCLK_UART4\t\t28\n#define SCLK_UART5_DIV\t\t29\n#define SCLK_UART5_FRAC\t\t30\n#define SCLK_UART5_MUX\t\t31\n#define SCLK_UART5\t\t32\n#define CLK_I2C1\t\t33\n#define CLK_I2C3\t\t34\n#define CLK_I2C4\t\t35\n#define CLK_I2C5\t\t36\n#define CLK_SPI1\t\t37\n#define CLK_CAPTURE_PWM2\t38\n#define CLK_PWM2\t\t39\n#define DBCLK_GPIO1\t\t40\n#define DBCLK_GPIO2\t\t41\n#define DBCLK_GPIO3\t\t42\n#define DBCLK_GPIO4\t\t43\n#define CLK_SARADC\t\t44\n#define CLK_TIMER0\t\t45\n#define CLK_TIMER1\t\t46\n#define CLK_TIMER2\t\t47\n#define CLK_TIMER3\t\t48\n#define CLK_TIMER4\t\t49\n#define CLK_TIMER5\t\t50\n#define CLK_CAN\t\t\t51\n#define CLK_NPU_TSADC\t\t52\n#define CLK_NPU_TSADCPHY\t53\n#define CLK_CPU_TSADC\t\t54\n#define CLK_CPU_TSADCPHY\t55\n#define CLK_CRYPTO_CORE\t\t56\n#define CLK_CRYPTO_PKA\t\t57\n#define MCLK_I2S0_TX_DIV\t58\n#define MCLK_I2S0_TX_FRACDIV\t59\n#define MCLK_I2S0_TX_MUX\t60\n#define MCLK_I2S0_TX\t\t61\n#define MCLK_I2S0_RX_DIV\t62\n#define MCLK_I2S0_RX_FRACDIV\t63\n#define MCLK_I2S0_RX_MUX\t64\n#define MCLK_I2S0_RX\t\t65\n#define MCLK_I2S0_TX_OUT2IO\t66\n#define MCLK_I2S0_RX_OUT2IO\t67\n#define MCLK_I2S1_DIV\t\t68\n#define MCLK_I2S1_FRACDIV\t69\n#define MCLK_I2S1_MUX\t\t70\n#define MCLK_I2S1\t\t71\n#define MCLK_I2S1_OUT2IO\t72\n#define MCLK_I2S2_DIV\t\t73\n#define MCLK_I2S2_FRACDIV\t74\n#define MCLK_I2S2_MUX\t\t75\n#define MCLK_I2S2\t\t76\n#define MCLK_I2S2_OUT2IO\t77\n#define MCLK_PDM\t\t78\n#define SCLK_ADUPWM_DIV\t\t79\n#define SCLK_AUDPWM_FRACDIV\t80\n#define SCLK_AUDPWM_MUX\t\t81\n#define\tSCLK_AUDPWM\t\t82\n#define CLK_ACDCDIG_ADC\t\t83\n#define CLK_ACDCDIG_DAC\t\t84\n#define CLK_ACDCDIG_I2C\t\t85\n#define CLK_VENC_CORE\t\t86\n#define CLK_VDEC_CORE\t\t87\n#define CLK_VDEC_CA\t\t88\n#define CLK_VDEC_HEVC_CA\t89\n#define CLK_RGA_CORE\t\t90\n#define CLK_IEP_CORE\t\t91\n#define CLK_ISP_DIV\t\t92\n#define CLK_ISP_NP5\t\t93\n#define CLK_ISP_NUX\t\t94\n#define CLK_ISP\t\t\t95\n#define CLK_CIF_OUT_DIV\t\t96\n#define CLK_CIF_OUT_FRACDIV\t97\n#define CLK_CIF_OUT_MUX\t\t98\n#define CLK_CIF_OUT\t\t99\n#define CLK_MIPICSI_OUT_DIV\t100\n#define CLK_MIPICSI_OUT_FRACDIV\t101\n#define CLK_MIPICSI_OUT_MUX\t102\n#define CLK_MIPICSI_OUT\t\t103\n#define CLK_ISPP_DIV\t\t104\n#define CLK_ISPP_NP5\t\t105\n#define CLK_ISPP_NUX\t\t106\n#define CLK_ISPP\t\t107\n#define CLK_SDMMC\t\t108\n#define SCLK_SDMMC_DRV\t\t109\n#define SCLK_SDMMC_SAMPLE\t110\n#define CLK_SDIO\t\t111\n#define SCLK_SDIO_DRV\t\t112\n#define SCLK_SDIO_SAMPLE\t113\n#define CLK_EMMC\t\t114\n#define SCLK_EMMC_DRV\t\t115\n#define SCLK_EMMC_SAMPLE\t116\n#define CLK_NANDC\t\t117\n#define SCLK_SFC\t\t118\n#define CLK_USBHOST_UTMI_OHCI\t119\n#define CLK_USBOTG_REF\t\t120\n#define CLK_GMAC_DIV\t\t121\n#define CLK_GMAC_RGMII_M0\t122\n#define CLK_GMAC_SRC_M0\t\t123\n#define CLK_GMAC_RGMII_M1\t124\n#define CLK_GMAC_SRC_M1\t\t125\n#define CLK_GMAC_SRC\t\t126\n#define CLK_GMAC_REF\t\t127\n#define CLK_GMAC_TX_SRC\t\t128\n#define CLK_GMAC_TX_DIV5\t129\n#define CLK_GMAC_TX_DIV50\t130\n#define RGMII_MODE_CLK\t\t131\n#define CLK_GMAC_RX_SRC\t\t132\n#define CLK_GMAC_RX_DIV2\t133\n#define CLK_GMAC_RX_DIV20\t134\n#define RMII_MODE_CLK\t\t135\n#define CLK_GMAC_TX_RX\t\t136\n#define CLK_GMAC_PTPREF\t\t137\n#define CLK_GMAC_ETHERNET_OUT\t138\n#define CLK_DDRPHY\t\t139\n#define CLK_DDR_MON\t\t140\n#define TMCLK_DDR_MON\t\t141\n#define CLK_NPU_DIV\t\t142\n#define CLK_NPU_NP5\t\t143\n#define CLK_CORE_NPU\t\t144\n#define CLK_CORE_NPUPVTM\t145\n#define CLK_NPUPVTM\t\t146\n#define SCLK_DDRCLK\t\t147\n#define CLK_OTP\t\t\t148\n\n \n#define DCLK_DECOM\t\t150\n#define DCLK_VOP_DIV\t\t151\n#define DCLK_VOP_FRACDIV\t152\n#define DCLK_VOP_MUX\t\t153\n#define DCLK_VOP\t\t154\n#define DCLK_CIF\t\t155\n#define DCLK_CIFLITE\t\t156\n\n \n#define ACLK_PDBUS\t\t160\n#define ACLK_DMAC\t\t161\n#define ACLK_DCF\t\t162\n#define ACLK_SPINLOCK\t\t163\n#define ACLK_DECOM\t\t164\n#define ACLK_PDCRYPTO\t\t165\n#define ACLK_CRYPTO\t\t166\n#define ACLK_PDVEPU\t\t167\n#define ACLK_VENC\t\t168\n#define ACLK_PDVDEC\t\t169\n#define ACLK_PDJPEG\t\t170\n#define ACLK_VDEC\t\t171\n#define ACLK_JPEG\t\t172\n#define ACLK_PDVO\t\t173\n#define ACLK_RGA\t\t174\n#define ACLK_VOP\t\t175\n#define ACLK_IEP\t\t176\n#define ACLK_PDVI_DIV\t\t177\n#define ACLK_PDVI_NP5\t\t178\n#define ACLK_PDVI\t\t179\n#define ACLK_ISP\t\t180\n#define ACLK_CIF\t\t181\n#define ACLK_CIFLITE\t\t182\n#define ACLK_PDISPP_DIV\t\t183\n#define ACLK_PDISPP_NP5\t\t184\n#define ACLK_PDISPP\t\t185\n#define ACLK_ISPP\t\t186\n#define ACLK_PDPHP\t\t187\n#define ACLK_PDUSB\t\t188\n#define ACLK_USBOTG\t\t189\n#define ACLK_PDGMAC\t\t190\n#define ACLK_GMAC\t\t191\n#define ACLK_PDNPU_DIV\t\t192\n#define ACLK_PDNPU_NP5\t\t193\n#define ACLK_PDNPU\t\t194\n#define ACLK_NPU\t\t195\n\n \n#define HCLK_PDCORE_NIU\t\t200\n#define HCLK_PDUSB\t\t201\n#define HCLK_PDCRYPTO\t\t202\n#define HCLK_CRYPTO\t\t203\n#define HCLK_PDAUDIO\t\t204\n#define HCLK_I2S0\t\t205\n#define HCLK_I2S1\t\t206\n#define HCLK_I2S2\t\t207\n#define HCLK_PDM\t\t208\n#define HCLK_AUDPWM\t\t209\n#define HCLK_PDVEPU\t\t210\n#define HCLK_VENC\t\t211\n#define HCLK_PDVDEC\t\t212\n#define HCLK_PDJPEG\t\t213\n#define HCLK_VDEC\t\t214\n#define HCLK_JPEG\t\t215\n#define HCLK_PDVO\t\t216\n#define HCLK_RGA\t\t217\n#define HCLK_VOP\t\t218\n#define HCLK_IEP\t\t219\n#define HCLK_PDVI\t\t220\n#define HCLK_ISP\t\t221\n#define HCLK_CIF\t\t222\n#define HCLK_CIFLITE\t\t223\n#define HCLK_PDISPP\t\t224\n#define HCLK_ISPP\t\t225\n#define HCLK_PDPHP\t\t226\n#define HCLK_PDSDMMC\t\t227\n#define HCLK_SDMMC\t\t228\n#define HCLK_PDSDIO\t\t229\n#define HCLK_SDIO\t\t230\n#define HCLK_PDNVM\t\t231\n#define HCLK_EMMC\t\t232\n#define HCLK_NANDC\t\t233\n#define HCLK_SFC\t\t234\n#define HCLK_SFCXIP\t\t235\n#define HCLK_PDBUS\t\t236\n#define HCLK_USBHOST\t\t237\n#define HCLK_USBHOST_ARB\t238\n#define HCLK_PDNPU\t\t239\n#define HCLK_NPU\t\t240\n\n \n#define PCLK_CPUPVTM\t\t245\n#define PCLK_PDBUS\t\t246\n#define PCLK_DCF\t\t247\n#define PCLK_WDT\t\t248\n#define PCLK_MAILBOX\t\t249\n#define PCLK_UART0\t\t250\n#define PCLK_UART2\t\t251\n#define PCLK_UART3\t\t252\n#define PCLK_UART4\t\t253\n#define PCLK_UART5\t\t254\n#define PCLK_I2C1\t\t255\n#define PCLK_I2C3\t\t256\n#define PCLK_I2C4\t\t257\n#define PCLK_I2C5\t\t258\n#define PCLK_SPI1\t\t259\n#define PCLK_PWM2\t\t261\n#define PCLK_GPIO1\t\t262\n#define PCLK_GPIO2\t\t263\n#define PCLK_GPIO3\t\t264\n#define PCLK_GPIO4\t\t265\n#define PCLK_SARADC\t\t266\n#define PCLK_TIMER\t\t267\n#define PCLK_DECOM\t\t268\n#define PCLK_CAN\t\t269\n#define PCLK_NPU_TSADC\t\t270\n#define PCLK_CPU_TSADC\t\t271\n#define PCLK_ACDCDIG\t\t272\n#define PCLK_PDVO\t\t273\n#define PCLK_DSIHOST\t\t274\n#define PCLK_PDVI\t\t275\n#define PCLK_CSIHOST\t\t276\n#define PCLK_PDGMAC\t\t277\n#define PCLK_GMAC\t\t278\n#define PCLK_PDDDR\t\t279\n#define PCLK_DDR_MON\t\t280\n#define PCLK_PDNPU\t\t281\n#define PCLK_NPUPVTM\t\t282\n#define PCLK_PDTOP\t\t283\n#define PCLK_TOPCRU\t\t284\n#define PCLK_TOPGRF\t\t285\n#define PCLK_CPUEMADET\t\t286\n#define PCLK_DDRPHY\t\t287\n#define PCLK_DSIPHY\t\t289\n#define PCLK_CSIPHY0\t\t290\n#define PCLK_CSIPHY1\t\t291\n#define PCLK_USBPHY_HOST\t292\n#define PCLK_USBPHY_OTG\t\t293\n#define PCLK_OTP\t\t294\n\n#define CLK_NR_CLKS\t\t(PCLK_OTP + 1)\n\n \n\n \n#define SRST_PDPMU_NIU_P\t0\n#define SRST_PMU_SGRF_P\t\t1\n#define SRST_PMU_SGRF_REMAP_P\t2\n#define SRST_I2C0_P\t\t3\n#define SRST_I2C0\t\t4\n#define SRST_I2C2_P\t\t7\n#define SRST_I2C2\t\t8\n#define SRST_UART1_P\t\t9\n#define SRST_UART1\t\t10\n#define SRST_PWM0_P\t\t11\n#define SRST_PWM0\t\t12\n#define SRST_PWM1_P\t\t13\n#define SRST_PWM1\t\t14\n#define SRST_DDR_FAIL_SAFE\t15\n\n \n#define SRST_GPIO0_P\t\t17\n#define SRST_GPIO0_DB\t\t18\n#define SRST_SPI0_P\t\t19\n#define SRST_SPI0\t\t20\n#define SRST_PMUGRF_P\t\t21\n#define SRST_CHIPVEROTP_P\t22\n#define SRST_PMUPVTM\t\t24\n#define SRST_PMUPVTM_P\t\t25\n#define SRST_PMUCRU_P\t\t30\n\n \n\n \n#define SRST_CORE0_PO\t\t0\n#define SRST_CORE1_PO\t\t1\n#define SRST_CORE2_PO\t\t2\n#define SRST_CORE3_PO\t\t3\n#define SRST_CORE0\t\t4\n#define SRST_CORE1\t\t5\n#define SRST_CORE2\t\t6\n#define SRST_CORE3\t\t7\n#define SRST_CORE0_DBG\t\t8\n#define SRST_CORE1_DBG\t\t9\n#define SRST_CORE2_DBG\t\t10\n#define SRST_CORE3_DBG\t\t11\n#define SRST_NL2\t\t12\n#define SRST_CORE_NIU_A\t\t13\n#define SRST_DBG_DAPLITE_P\t14\n#define SRST_DAPLITE_P\t\t15\n\n \n#define SRST_PDBUS_NIU1_A\t16\n#define SRST_PDBUS_NIU1_H\t17\n#define SRST_PDBUS_NIU1_P\t18\n#define SRST_PDBUS_NIU2_A\t19\n#define SRST_PDBUS_NIU2_H\t20\n#define SRST_PDBUS_NIU3_A\t21\n#define SRST_PDBUS_NIU3_H\t22\n#define SRST_PDBUS_HOLD_NIU1_A\t23\n#define SRST_DBG_NIU_P\t\t24\n#define SRST_PDCORE_NIIU_H\t25\n#define SRST_MUC_NIU\t\t26\n#define SRST_DCF_A\t\t29\n#define SRST_DCF_P\t\t30\n#define SRST_SYSTEM_SRAM_A\t31\n\n \n#define SRST_I2C1_P\t\t32\n#define SRST_I2C1\t\t33\n#define SRST_I2C3_P\t\t34\n#define SRST_I2C3\t\t35\n#define SRST_I2C4_P\t\t36\n#define SRST_I2C4\t\t37\n#define SRST_I2C5_P\t\t38\n#define SRST_I2C5\t\t39\n#define SRST_SPI1_P\t\t40\n#define SRST_SPI1\t\t41\n#define SRST_MCU_CORE\t\t42\n#define SRST_PWM2_P\t\t44\n#define SRST_PWM2\t\t45\n#define SRST_SPINLOCK_A\t\t46\n\n \n#define SRST_UART0_P\t\t48\n#define SRST_UART0\t\t49\n#define SRST_UART2_P\t\t50\n#define SRST_UART2\t\t51\n#define SRST_UART3_P\t\t52\n#define SRST_UART3\t\t53\n#define SRST_UART4_P\t\t54\n#define SRST_UART4\t\t55\n#define SRST_UART5_P\t\t56\n#define SRST_UART5\t\t57\n#define SRST_WDT_P\t\t58\n#define SRST_SARADC_P\t\t59\n#define SRST_GRF_P\t\t61\n#define SRST_TIMER_P\t\t62\n#define SRST_MAILBOX_P\t\t63\n\n \n#define SRST_TIMER0\t\t64\n#define SRST_TIMER1\t\t65\n#define SRST_TIMER2\t\t66\n#define SRST_TIMER3\t\t67\n#define SRST_TIMER4\t\t68\n#define SRST_TIMER5\t\t69\n#define SRST_INTMUX_P\t\t70\n#define SRST_GPIO1_P\t\t72\n#define SRST_GPIO1_DB\t\t73\n#define SRST_GPIO2_P\t\t74\n#define SRST_GPIO2_DB\t\t75\n#define SRST_GPIO3_P\t\t76\n#define SRST_GPIO3_DB\t\t77\n#define SRST_GPIO4_P\t\t78\n#define SRST_GPIO4_DB\t\t79\n\n \n#define SRST_CAN_P\t\t80\n#define SRST_CAN\t\t81\n#define SRST_DECOM_A\t\t85\n#define SRST_DECOM_P\t\t86\n#define SRST_DECOM_D\t\t87\n#define SRST_PDCRYPTO_NIU_A\t88\n#define SRST_PDCRYPTO_NIU_H\t89\n#define SRST_CRYPTO_A\t\t90\n#define SRST_CRYPTO_H\t\t91\n#define SRST_CRYPTO_CORE\t92\n#define SRST_CRYPTO_PKA\t\t93\n#define SRST_SGRF_P\t\t95\n\n \n#define SRST_PDAUDIO_NIU_H\t96\n#define SRST_PDAUDIO_NIU_P\t97\n#define SRST_I2S0_H\t\t98\n#define SRST_I2S0_TX_M\t\t99\n#define SRST_I2S0_RX_M\t\t100\n#define SRST_I2S1_H\t\t101\n#define SRST_I2S1_M\t\t102\n#define SRST_I2S2_H\t\t103\n#define SRST_I2S2_M\t\t104\n#define SRST_PDM_H\t\t105\n#define SRST_PDM_M\t\t106\n#define SRST_AUDPWM_H\t\t107\n#define SRST_AUDPWM\t\t108\n#define SRST_ACDCDIG_P\t\t109\n#define SRST_ACDCDIG\t\t110\n\n \n#define SRST_PDVEPU_NIU_A\t112\n#define SRST_PDVEPU_NIU_H\t113\n#define SRST_VENC_A\t\t114\n#define SRST_VENC_H\t\t115\n#define SRST_VENC_CORE\t\t116\n#define SRST_PDVDEC_NIU_A\t117\n#define SRST_PDVDEC_NIU_H\t118\n#define SRST_VDEC_A\t\t119\n#define SRST_VDEC_H\t\t120\n#define SRST_VDEC_CORE\t\t121\n#define SRST_VDEC_CA\t\t122\n#define SRST_VDEC_HEVC_CA\t123\n#define SRST_PDJPEG_NIU_A\t124\n#define SRST_PDJPEG_NIU_H\t125\n#define SRST_JPEG_A\t\t126\n#define SRST_JPEG_H\t\t127\n\n \n#define SRST_PDVO_NIU_A\t\t128\n#define SRST_PDVO_NIU_H\t\t129\n#define SRST_PDVO_NIU_P\t\t130\n#define SRST_RGA_A\t\t131\n#define SRST_RGA_H\t\t132\n#define SRST_RGA_CORE\t\t133\n#define SRST_VOP_A\t\t134\n#define SRST_VOP_H\t\t135\n#define SRST_VOP_D\t\t136\n#define SRST_TXBYTEHS_DSIHOST\t137\n#define SRST_DSIHOST_P\t\t138\n#define SRST_IEP_A\t\t139\n#define SRST_IEP_H\t\t140\n#define SRST_IEP_CORE\t\t141\n#define SRST_ISP_RX_P\t\t142\n\n \n#define SRST_PDVI_NIU_A\t\t144\n#define SRST_PDVI_NIU_H\t\t145\n#define SRST_PDVI_NIU_P\t\t146\n#define SRST_ISP\t\t147\n#define SRST_CIF_A\t\t148\n#define SRST_CIF_H\t\t149\n#define SRST_CIF_D\t\t150\n#define SRST_CIF_P\t\t151\n#define SRST_CIF_I\t\t152\n#define SRST_CIF_RX_P\t\t153\n#define SRST_PDISPP_NIU_A\t154\n#define SRST_PDISPP_NIU_H\t155\n#define SRST_ISPP_A\t\t156\n#define SRST_ISPP_H\t\t157\n#define SRST_ISPP\t\t158\n#define SRST_CSIHOST_P\t\t159\n\n \n#define SRST_PDPHPMID_NIU_A\t160\n#define SRST_PDPHPMID_NIU_H\t161\n#define SRST_PDNVM_NIU_H\t163\n#define SRST_SDMMC_H\t\t164\n#define SRST_SDIO_H\t\t165\n#define SRST_EMMC_H\t\t166\n#define SRST_SFC_H\t\t167\n#define SRST_SFCXIP_H\t\t168\n#define SRST_SFC\t\t169\n#define SRST_NANDC_H\t\t170\n#define SRST_NANDC\t\t171\n#define SRST_PDSDMMC_H\t\t173\n#define SRST_PDSDIO_H\t\t174\n\n \n#define SRST_PDUSB_NIU_A\t176\n#define SRST_PDUSB_NIU_H\t177\n#define SRST_USBHOST_H\t\t178\n#define SRST_USBHOST_ARB_H\t179\n#define SRST_USBHOST_UTMI\t180\n#define SRST_USBOTG_A\t\t181\n#define SRST_USBPHY_OTG_P\t182\n#define SRST_USBPHY_HOST_P\t183\n#define SRST_USBPHYPOR_OTG\t184\n#define SRST_USBPHYPOR_HOST\t185\n#define SRST_PDGMAC_NIU_A\t188\n#define SRST_PDGMAC_NIU_P\t189\n#define SRST_GMAC_A\t\t190\n\n \n#define SRST_DDR_DFICTL_P\t193\n#define SRST_DDR_MON_P\t\t194\n#define SRST_DDR_STANDBY_P\t195\n#define SRST_DDR_GRF_P\t\t196\n#define SRST_DDR_MSCH_P\t\t197\n#define SRST_DDR_SPLIT_A\t198\n#define SRST_DDR_MSCH\t\t199\n#define SRST_DDR_DFICTL\t\t202\n#define SRST_DDR_STANDBY\t203\n#define SRST_NPUMCU_NIU\t\t205\n#define SRST_DDRPHY_P\t\t206\n#define SRST_DDRPHY\t\t207\n\n \n#define SRST_PDNPU_NIU_A\t208\n#define SRST_PDNPU_NIU_H\t209\n#define SRST_PDNPU_NIU_P\t210\n#define SRST_NPU_A\t\t211\n#define SRST_NPU_H\t\t212\n#define SRST_NPU\t\t213\n#define SRST_NPUPVTM_P\t\t214\n#define SRST_NPUPVTM\t\t215\n#define SRST_NPU_TSADC_P\t216\n#define SRST_NPU_TSADC\t\t217\n#define SRST_NPU_TSADCPHY\t218\n#define SRST_CIFLITE_A\t\t220\n#define SRST_CIFLITE_H\t\t221\n#define SRST_CIFLITE_D\t\t222\n#define SRST_CIFLITE_RX_P\t223\n\n \n#define SRST_TOPNIU_P\t\t224\n#define SRST_TOPCRU_P\t\t225\n#define SRST_TOPGRF_P\t\t226\n#define SRST_CPUEMADET_P\t227\n#define SRST_CSIPHY0_P\t\t228\n#define SRST_CSIPHY1_P\t\t229\n#define SRST_DSIPHY_P\t\t230\n#define SRST_CPU_TSADC_P\t232\n#define SRST_CPU_TSADC\t\t233\n#define SRST_CPU_TSADCPHY\t234\n#define SRST_CPUPVTM_P\t\t235\n#define SRST_CPUPVTM\t\t236\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}