

================================================================
== Synthesis Summary Report of 'neural_network'
================================================================
+ General Information: 
    * Date:           Sun Sep 15 03:58:28 2024
    * Version:        2023.1 (Build 3854077 on May  4 2023)
    * Project:        hlsc_fcnn_unsw
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: artix7
    * Target device:  xc7a35t-cpg236-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+--------+----------+------------+------------+-----+
    |                           Modules                           | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |        |          |            |            |     |
    |                           & Loops                           | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM  |    DSP   |     FF     |     LUT    | URAM|
    +-------------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+--------+----------+------------+------------+-----+
    |+ neural_network                                             |     -|  0.18|     8946|  8.946e+04|         -|     8947|     -|        no|  5 (5%)|  51 (56%)|  7881 (18%)|  8644 (41%)|    -|
    | + neural_network_Pipeline_VITIS_LOOP_21_1                   |     -|  0.38|       11|    110.000|         -|       11|     -|        no|       -|         -|    22 (~0%)|   151 (~0%)|    -|
    |  o VITIS_LOOP_21_1                                          |     -|  7.30|        9|     90.000|         1|        1|     9|       yes|       -|         -|           -|           -|    -|
    | + neural_network_Pipeline_VITIS_LOOP_26_2                   |     -|  0.18|       17|    170.000|         -|       17|     -|        no|       -|    3 (3%)|    638 (1%)|    647 (3%)|    -|
    |  o VITIS_LOOP_26_2                                          |     -|  7.30|       15|    150.000|         7|        1|    10|       yes|       -|         -|           -|           -|    -|
    | + neural_network_Pipeline_VITIS_LOOP_32_3                   |     -|  0.91|      303|  3.030e+03|         -|      303|     -|        no|       -|         -|   1591 (3%)|   1574 (7%)|    -|
    |  o VITIS_LOOP_32_3                                          |    II|  7.30|      301|  3.010e+03|        31|       30|    10|       yes|       -|         -|           -|           -|    -|
    | o VITIS_LOOP_60_1                                           |     -|  7.30|     6512|  6.512e+04|       407|        -|    16|        no|       -|         -|           -|           -|    -|
    |  + neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3  |     -|  1.89|      349|  3.490e+03|         -|      349|     -|        no|  4 (4%)|    1 (1%)|   301 (~0%)|    359 (1%)|    -|
    |   o VITIS_LOOP_62_2_VITIS_LOOP_63_3                         |     -|  7.30|      347|  3.470e+03|         6|        2|   172|       yes|       -|         -|           -|           -|    -|
    |  + neural_network_Pipeline_VITIS_LOOP_70_4                  |     -|  0.86|       54|    540.000|         -|       54|     -|        no|       -|  43 (47%)|   1726 (4%)|    533 (2%)|    -|
    |   o VITIS_LOOP_70_4                                         |     -|  7.30|       52|    520.000|        47|        2|     4|       yes|       -|         -|           -|           -|    -|
    | o VITIS_LOOP_82_6                                           |     -|  7.30|     2096|  2.096e+04|       131|        -|    16|        no|       -|         -|           -|           -|    -|
    |  + neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8  |     -|  0.27|       82|    820.000|         -|       82|     -|        no|  1 (1%)|         -|   166 (~0%)|    340 (1%)|    -|
    |   o VITIS_LOOP_84_7_VITIS_LOOP_85_8                         |     -|  7.30|       80|    800.000|         3|        2|    40|       yes|       -|         -|           -|           -|    -|
    |  + neural_network_Pipeline_VITIS_LOOP_92_9                  |     -|  2.04|       45|    450.000|         -|       45|     -|        no|       -|    4 (4%)|   286 (~0%)|    667 (3%)|    -|
    |   o VITIS_LOOP_92_9                                         |    II|  7.30|       43|    430.000|         8|        4|    10|       yes|       -|         -|           -|           -|    -|
    +-------------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+--------+----------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_CONTROL | 32         | 4             |        |          |
| s_axi_INPUT   | 32         | 9             | 16     | 0        |
| s_axi_OUTPUT  | 32         | 8             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+-----------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register        | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+-----------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_CONTROL | CTRL            | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_CONTROL | GIER            | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_CONTROL | IP_IER          | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_CONTROL | IP_ISR          | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_INPUT   | input_0         | 0x10   | 32    | W      | Data signal of input_0           |                                                                      |
| s_axi_INPUT   | input_1         | 0x18   | 32    | W      | Data signal of input_1           |                                                                      |
| s_axi_INPUT   | input_2         | 0x20   | 32    | W      | Data signal of input_2           |                                                                      |
| s_axi_INPUT   | input_3         | 0x28   | 32    | W      | Data signal of input_3           |                                                                      |
| s_axi_INPUT   | input_4         | 0x30   | 32    | W      | Data signal of input_4           |                                                                      |
| s_axi_INPUT   | input_5         | 0x38   | 32    | W      | Data signal of input_5           |                                                                      |
| s_axi_INPUT   | input_6         | 0x40   | 32    | W      | Data signal of input_6           |                                                                      |
| s_axi_INPUT   | input_7         | 0x48   | 32    | W      | Data signal of input_7           |                                                                      |
| s_axi_INPUT   | input_8         | 0x50   | 32    | W      | Data signal of input_8           |                                                                      |
| s_axi_INPUT   | input_9         | 0x58   | 32    | W      | Data signal of input_9           |                                                                      |
| s_axi_INPUT   | input_10        | 0x60   | 32    | W      | Data signal of input_10          |                                                                      |
| s_axi_INPUT   | input_11        | 0x68   | 32    | W      | Data signal of input_11          |                                                                      |
| s_axi_INPUT   | input_12        | 0x70   | 32    | W      | Data signal of input_12          |                                                                      |
| s_axi_INPUT   | input_13        | 0x78   | 32    | W      | Data signal of input_13          |                                                                      |
| s_axi_INPUT   | input_14        | 0x80   | 32    | W      | Data signal of input_14          |                                                                      |
| s_axi_INPUT   | input_15        | 0x88   | 32    | W      | Data signal of input_15          |                                                                      |
| s_axi_INPUT   | input_16        | 0x90   | 32    | W      | Data signal of input_16          |                                                                      |
| s_axi_INPUT   | input_17        | 0x98   | 32    | W      | Data signal of input_17          |                                                                      |
| s_axi_INPUT   | input_18        | 0xa0   | 32    | W      | Data signal of input_18          |                                                                      |
| s_axi_INPUT   | input_19        | 0xa8   | 32    | W      | Data signal of input_19          |                                                                      |
| s_axi_INPUT   | input_20        | 0xb0   | 32    | W      | Data signal of input_20          |                                                                      |
| s_axi_INPUT   | input_21        | 0xb8   | 32    | W      | Data signal of input_21          |                                                                      |
| s_axi_INPUT   | input_22        | 0xc0   | 32    | W      | Data signal of input_22          |                                                                      |
| s_axi_INPUT   | input_23        | 0xc8   | 32    | W      | Data signal of input_23          |                                                                      |
| s_axi_INPUT   | input_24        | 0xd0   | 32    | W      | Data signal of input_24          |                                                                      |
| s_axi_INPUT   | input_25        | 0xd8   | 32    | W      | Data signal of input_25          |                                                                      |
| s_axi_INPUT   | input_26        | 0xe0   | 32    | W      | Data signal of input_26          |                                                                      |
| s_axi_INPUT   | input_27        | 0xe8   | 32    | W      | Data signal of input_27          |                                                                      |
| s_axi_INPUT   | input_28        | 0xf0   | 32    | W      | Data signal of input_28          |                                                                      |
| s_axi_INPUT   | input_29        | 0xf8   | 32    | W      | Data signal of input_29          |                                                                      |
| s_axi_INPUT   | input_30        | 0x100  | 32    | W      | Data signal of input_30          |                                                                      |
| s_axi_INPUT   | input_31        | 0x108  | 32    | W      | Data signal of input_31          |                                                                      |
| s_axi_INPUT   | input_32        | 0x110  | 32    | W      | Data signal of input_32          |                                                                      |
| s_axi_INPUT   | input_33        | 0x118  | 32    | W      | Data signal of input_33          |                                                                      |
| s_axi_INPUT   | input_34        | 0x120  | 32    | W      | Data signal of input_34          |                                                                      |
| s_axi_INPUT   | input_35        | 0x128  | 32    | W      | Data signal of input_35          |                                                                      |
| s_axi_INPUT   | input_36        | 0x130  | 32    | W      | Data signal of input_36          |                                                                      |
| s_axi_INPUT   | input_37        | 0x138  | 32    | W      | Data signal of input_37          |                                                                      |
| s_axi_INPUT   | input_38        | 0x140  | 32    | W      | Data signal of input_38          |                                                                      |
| s_axi_INPUT   | input_39        | 0x148  | 32    | W      | Data signal of input_39          |                                                                      |
| s_axi_INPUT   | input_40        | 0x150  | 32    | W      | Data signal of input_40          |                                                                      |
| s_axi_INPUT   | input_41        | 0x158  | 32    | W      | Data signal of input_41          |                                                                      |
| s_axi_INPUT   | input_42        | 0x160  | 32    | W      | Data signal of input_42          |                                                                      |
| s_axi_OUTPUT  | output_0_i      | 0x10   | 32    | W      | Data signal of output_0_i        |                                                                      |
| s_axi_OUTPUT  | output_0_o      | 0x18   | 32    | R      | Data signal of output_0_o        |                                                                      |
| s_axi_OUTPUT  | output_0_o_ctrl | 0x1c   | 32    | R      | Control signal of output_0_o     | 0=output_0_o_ap_vld                                                  |
| s_axi_OUTPUT  | output_1_i      | 0x20   | 32    | W      | Data signal of output_1_i        |                                                                      |
| s_axi_OUTPUT  | output_1_o      | 0x28   | 32    | R      | Data signal of output_1_o        |                                                                      |
| s_axi_OUTPUT  | output_1_o_ctrl | 0x2c   | 32    | R      | Control signal of output_1_o     | 0=output_1_o_ap_vld                                                  |
| s_axi_OUTPUT  | output_2_i      | 0x30   | 32    | W      | Data signal of output_2_i        |                                                                      |
| s_axi_OUTPUT  | output_2_o      | 0x38   | 32    | R      | Data signal of output_2_o        |                                                                      |
| s_axi_OUTPUT  | output_2_o_ctrl | 0x3c   | 32    | R      | Control signal of output_2_o     | 0=output_2_o_ap_vld                                                  |
| s_axi_OUTPUT  | output_3_i      | 0x40   | 32    | W      | Data signal of output_3_i        |                                                                      |
| s_axi_OUTPUT  | output_3_o      | 0x48   | 32    | R      | Data signal of output_3_o        |                                                                      |
| s_axi_OUTPUT  | output_3_o_ctrl | 0x4c   | 32    | R      | Control signal of output_3_o     | 0=output_3_o_ap_vld                                                  |
| s_axi_OUTPUT  | output_4_i      | 0x50   | 32    | W      | Data signal of output_4_i        |                                                                      |
| s_axi_OUTPUT  | output_4_o      | 0x58   | 32    | R      | Data signal of output_4_o        |                                                                      |
| s_axi_OUTPUT  | output_4_o_ctrl | 0x5c   | 32    | R      | Control signal of output_4_o     | 0=output_4_o_ap_vld                                                  |
| s_axi_OUTPUT  | output_5_i      | 0x60   | 32    | W      | Data signal of output_5_i        |                                                                      |
| s_axi_OUTPUT  | output_5_o      | 0x68   | 32    | R      | Data signal of output_5_o        |                                                                      |
| s_axi_OUTPUT  | output_5_o_ctrl | 0x6c   | 32    | R      | Control signal of output_5_o     | 0=output_5_o_ap_vld                                                  |
| s_axi_OUTPUT  | output_6_i      | 0x70   | 32    | W      | Data signal of output_6_i        |                                                                      |
| s_axi_OUTPUT  | output_6_o      | 0x78   | 32    | R      | Data signal of output_6_o        |                                                                      |
| s_axi_OUTPUT  | output_6_o_ctrl | 0x7c   | 32    | R      | Control signal of output_6_o     | 0=output_6_o_ap_vld                                                  |
| s_axi_OUTPUT  | output_7_i      | 0x80   | 32    | W      | Data signal of output_7_i        |                                                                      |
| s_axi_OUTPUT  | output_7_o      | 0x88   | 32    | R      | Data signal of output_7_o        |                                                                      |
| s_axi_OUTPUT  | output_7_o_ctrl | 0x8c   | 32    | R      | Control signal of output_7_o     | 0=output_7_o_ap_vld                                                  |
| s_axi_OUTPUT  | output_8_i      | 0x90   | 32    | W      | Data signal of output_8_i        |                                                                      |
| s_axi_OUTPUT  | output_8_o      | 0x98   | 32    | R      | Data signal of output_8_o        |                                                                      |
| s_axi_OUTPUT  | output_8_o_ctrl | 0x9c   | 32    | R      | Control signal of output_8_o     | 0=output_8_o_ap_vld                                                  |
| s_axi_OUTPUT  | output_9_i      | 0xa0   | 32    | W      | Data signal of output_9_i        |                                                                      |
| s_axi_OUTPUT  | output_9_o      | 0xa8   | 32    | R      | Data signal of output_9_o        |                                                                      |
| s_axi_OUTPUT  | output_9_o_ctrl | 0xac   | 32    | R      | Control signal of output_9_o     | 0=output_9_o_ap_vld                                                  |
+---------------+-----------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+--------------------------------------+
| Argument | Direction | Datatype                             |
+----------+-----------+--------------------------------------+
| input    | in        | ap_fixed<16, 8, AP_TRN, AP_WRAP, 0>* |
| output   | inout     | ap_fixed<16, 8, AP_TRN, AP_WRAP, 0>* |
+----------+-----------+--------------------------------------+

* SW-to-HW Mapping
+----------+--------------+-----------+
| Argument | HW Interface | HW Type   |
+----------+--------------+-----------+
| input    | s_axi_INPUT  | interface |
| input    | s_axi_INPUT  | interface |
| input    | s_axi_INPUT  | interface |
| input    | s_axi_INPUT  | interface |
| input    | s_axi_INPUT  | interface |
| input    | s_axi_INPUT  | interface |
| input    | s_axi_INPUT  | interface |
| input    | s_axi_INPUT  | interface |
| input    | s_axi_INPUT  | interface |
| input    | s_axi_INPUT  | interface |
| input    | s_axi_INPUT  | interface |
| input    | s_axi_INPUT  | interface |
| input    | s_axi_INPUT  | interface |
| input    | s_axi_INPUT  | interface |
| input    | s_axi_INPUT  | interface |
| input    | s_axi_INPUT  | interface |
| input    | s_axi_INPUT  | interface |
| input    | s_axi_INPUT  | interface |
| input    | s_axi_INPUT  | interface |
| input    | s_axi_INPUT  | interface |
| input    | s_axi_INPUT  | interface |
| input    | s_axi_INPUT  | interface |
| input    | s_axi_INPUT  | interface |
| input    | s_axi_INPUT  | interface |
| input    | s_axi_INPUT  | interface |
| input    | s_axi_INPUT  | interface |
| input    | s_axi_INPUT  | interface |
| input    | s_axi_INPUT  | interface |
| input    | s_axi_INPUT  | interface |
| input    | s_axi_INPUT  | interface |
| input    | s_axi_INPUT  | interface |
| input    | s_axi_INPUT  | interface |
| input    | s_axi_INPUT  | interface |
| input    | s_axi_INPUT  | interface |
| input    | s_axi_INPUT  | interface |
| input    | s_axi_INPUT  | interface |
| input    | s_axi_INPUT  | interface |
| input    | s_axi_INPUT  | interface |
| input    | s_axi_INPUT  | interface |
| input    | s_axi_INPUT  | interface |
| input    | s_axi_INPUT  | interface |
| input    | s_axi_INPUT  | interface |
| input    | s_axi_INPUT  | interface |
| output   | s_axi_OUTPUT | interface |
| output   | s_axi_OUTPUT | interface |
| output   | s_axi_OUTPUT | interface |
| output   | s_axi_OUTPUT | interface |
| output   | s_axi_OUTPUT | interface |
| output   | s_axi_OUTPUT | interface |
| output   | s_axi_OUTPUT | interface |
| output   | s_axi_OUTPUT | interface |
| output   | s_axi_OUTPUT | interface |
| output   | s_axi_OUTPUT | interface |
+----------+--------------+-----------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.


================================================================
== Bind Op Report
================================================================
+------------------------------------------------------------+-----+--------+---------------------+-----+--------+---------+
| Name                                                       | DSP | Pragma | Variable            | Op  | Impl   | Latency |
+------------------------------------------------------------+-----+--------+---------------------+-----+--------+---------+
| + neural_network                                           | 51  |        |                     |     |        |         |
|   add_ln60_fu_1078_p2                                      | -   |        | add_ln60            | add | fabric | 0       |
|   add_ln82_fu_1116_p2                                      | -   |        | add_ln82            | add | fabric | 0       |
|  + neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3 | 1   |        |                     |     |        |         |
|    add_ln62_2_fu_867_p2                                    | -   |        | add_ln62_2          | add | fabric | 0       |
|    add_ln62_fu_879_p2                                      | -   |        | add_ln62            | add | fabric | 0       |
|    ama_addmuladd_6ns_6ns_6ns_6ns_12_4_1_U1                 | 1   |        | add_ln62_1          | add | dsp48  | 3       |
|    ama_addmuladd_6ns_6ns_6ns_6ns_12_4_1_U1                 | 1   |        | mul_ln65            | mul | dsp48  | 3       |
|    ama_addmuladd_6ns_6ns_6ns_6ns_12_4_1_U1                 | 1   |        | add_ln65            | add | dsp48  | 3       |
|    add_ln63_fu_911_p2                                      | -   |        | add_ln63            | add | fabric | 0       |
|  + neural_network_Pipeline_VITIS_LOOP_70_4                 | 43  |        |                     |     |        |         |
|    add_ln70_1_fu_1327_p2                                   | -   |        | add_ln70_1          | add | fabric | 0       |
|    add_ln70_fu_2197_p2                                     | -   |        | add_ln70            | add | fabric | 0       |
|    mul_15s_16s_24_1_1_U48                                  | 1   |        | mul_ln74            | mul | auto   | 0       |
|    mac_muladd_15s_16s_24ns_24_4_1_U49                      | 1   |        | mul_ln74_1          | mul | dsp48  | 3       |
|    mac_muladd_15s_16s_24ns_24_4_1_U49                      | 1   |        | add_ln74            | add | dsp48  | 3       |
|    mac_muladd_15s_16s_24ns_24_4_1_U50                      | 1   |        | mul_ln74_2          | mul | dsp48  | 3       |
|    mac_muladd_15s_16s_24ns_24_4_1_U50                      | 1   |        | add_ln74_1          | add | dsp48  | 3       |
|    mac_muladd_15s_16s_24ns_24_4_1_U51                      | 1   |        | mul_ln74_3          | mul | dsp48  | 3       |
|    mac_muladd_15s_16s_24ns_24_4_1_U51                      | 1   |        | add_ln74_2          | add | dsp48  | 3       |
|    mac_muladd_15s_16s_24ns_24_4_1_U52                      | 1   |        | mul_ln74_4          | mul | dsp48  | 3       |
|    mac_muladd_15s_16s_24ns_24_4_1_U52                      | 1   |        | add_ln74_3          | add | dsp48  | 3       |
|    mac_muladd_15s_16s_24ns_24_4_1_U53                      | 1   |        | mul_ln74_5          | mul | dsp48  | 3       |
|    mac_muladd_15s_16s_24ns_24_4_1_U53                      | 1   |        | add_ln74_4          | add | dsp48  | 3       |
|    mac_muladd_15s_16s_24ns_24_4_1_U54                      | 1   |        | mul_ln74_6          | mul | dsp48  | 3       |
|    mac_muladd_15s_16s_24ns_24_4_1_U54                      | 1   |        | add_ln74_5          | add | dsp48  | 3       |
|    mac_muladd_15s_16s_24ns_24_4_1_U55                      | 1   |        | mul_ln74_7          | mul | dsp48  | 3       |
|    mac_muladd_15s_16s_24ns_24_4_1_U55                      | 1   |        | add_ln74_6          | add | dsp48  | 3       |
|    mac_muladd_15s_16s_24ns_24_4_1_U56                      | 1   |        | mul_ln74_8          | mul | dsp48  | 3       |
|    mac_muladd_15s_16s_24ns_24_4_1_U56                      | 1   |        | add_ln74_7          | add | dsp48  | 3       |
|    mac_muladd_15s_16s_24ns_24_4_1_U57                      | 1   |        | mul_ln74_9          | mul | dsp48  | 3       |
|    mac_muladd_15s_16s_24ns_24_4_1_U57                      | 1   |        | add_ln74_8          | add | dsp48  | 3       |
|    mac_muladd_15s_16s_24ns_24_4_1_U58                      | 1   |        | mul_ln74_10         | mul | dsp48  | 3       |
|    mac_muladd_15s_16s_24ns_24_4_1_U58                      | 1   |        | add_ln74_9          | add | dsp48  | 3       |
|    mac_muladd_15s_16s_24ns_24_4_1_U59                      | 1   |        | mul_ln74_11         | mul | dsp48  | 3       |
|    mac_muladd_15s_16s_24ns_24_4_1_U59                      | 1   |        | add_ln74_10         | add | dsp48  | 3       |
|    mac_muladd_15s_16s_24ns_24_4_1_U60                      | 1   |        | mul_ln74_12         | mul | dsp48  | 3       |
|    mac_muladd_15s_16s_24ns_24_4_1_U60                      | 1   |        | add_ln74_11         | add | dsp48  | 3       |
|    mac_muladd_15s_16s_24ns_24_4_1_U61                      | 1   |        | mul_ln74_13         | mul | dsp48  | 3       |
|    mac_muladd_15s_16s_24ns_24_4_1_U61                      | 1   |        | add_ln74_12         | add | dsp48  | 3       |
|    mac_muladd_15s_16s_24ns_24_4_1_U62                      | 1   |        | mul_ln74_14         | mul | dsp48  | 3       |
|    mac_muladd_15s_16s_24ns_24_4_1_U62                      | 1   |        | add_ln74_13         | add | dsp48  | 3       |
|    mac_muladd_15s_16s_24ns_24_4_1_U63                      | 1   |        | mul_ln74_15         | mul | dsp48  | 3       |
|    mac_muladd_15s_16s_24ns_24_4_1_U63                      | 1   |        | add_ln74_14         | add | dsp48  | 3       |
|    mac_muladd_15s_16s_24ns_24_4_1_U64                      | 1   |        | mul_ln74_16         | mul | dsp48  | 3       |
|    mac_muladd_15s_16s_24ns_24_4_1_U64                      | 1   |        | add_ln74_15         | add | dsp48  | 3       |
|    mac_muladd_15s_16s_24ns_24_4_1_U65                      | 1   |        | mul_ln74_17         | mul | dsp48  | 3       |
|    mac_muladd_15s_16s_24ns_24_4_1_U65                      | 1   |        | add_ln74_16         | add | dsp48  | 3       |
|    mac_muladd_15s_16s_24ns_24_4_1_U66                      | 1   |        | mul_ln74_18         | mul | dsp48  | 3       |
|    mac_muladd_15s_16s_24ns_24_4_1_U66                      | 1   |        | add_ln74_17         | add | dsp48  | 3       |
|    mac_muladd_15s_16s_24ns_24_4_1_U67                      | 1   |        | mul_ln74_19         | mul | dsp48  | 3       |
|    mac_muladd_15s_16s_24ns_24_4_1_U67                      | 1   |        | add_ln74_18         | add | dsp48  | 3       |
|    mac_muladd_15s_16s_24ns_24_4_1_U68                      | 1   |        | mul_ln74_20         | mul | dsp48  | 3       |
|    mac_muladd_15s_16s_24ns_24_4_1_U68                      | 1   |        | add_ln74_19         | add | dsp48  | 3       |
|    mac_muladd_15s_16s_24ns_24_4_1_U69                      | 1   |        | mul_ln74_21         | mul | dsp48  | 3       |
|    mac_muladd_15s_16s_24ns_24_4_1_U69                      | 1   |        | add_ln74_20         | add | dsp48  | 3       |
|    mac_muladd_15s_16s_24ns_24_4_1_U70                      | 1   |        | mul_ln74_22         | mul | dsp48  | 3       |
|    mac_muladd_15s_16s_24ns_24_4_1_U70                      | 1   |        | add_ln74_21         | add | dsp48  | 3       |
|    mac_muladd_15s_16s_24ns_24_4_1_U71                      | 1   |        | mul_ln74_23         | mul | dsp48  | 3       |
|    mac_muladd_15s_16s_24ns_24_4_1_U71                      | 1   |        | add_ln74_22         | add | dsp48  | 3       |
|    mac_muladd_15s_16s_24ns_24_4_1_U72                      | 1   |        | mul_ln74_24         | mul | dsp48  | 3       |
|    mac_muladd_15s_16s_24ns_24_4_1_U72                      | 1   |        | add_ln74_23         | add | dsp48  | 3       |
|    mac_muladd_15s_16s_24ns_24_4_1_U73                      | 1   |        | mul_ln74_25         | mul | dsp48  | 3       |
|    mac_muladd_15s_16s_24ns_24_4_1_U73                      | 1   |        | add_ln74_24         | add | dsp48  | 3       |
|    mac_muladd_15s_16s_24ns_24_4_1_U74                      | 1   |        | mul_ln74_26         | mul | dsp48  | 3       |
|    mac_muladd_15s_16s_24ns_24_4_1_U74                      | 1   |        | add_ln74_25         | add | dsp48  | 3       |
|    mac_muladd_15s_16s_24ns_24_4_1_U75                      | 1   |        | mul_ln74_27         | mul | dsp48  | 3       |
|    mac_muladd_15s_16s_24ns_24_4_1_U75                      | 1   |        | add_ln74_26         | add | dsp48  | 3       |
|    mac_muladd_15s_16s_24ns_24_4_1_U76                      | 1   |        | mul_ln74_28         | mul | dsp48  | 3       |
|    mac_muladd_15s_16s_24ns_24_4_1_U76                      | 1   |        | add_ln74_27         | add | dsp48  | 3       |
|    mac_muladd_15s_16s_24ns_24_4_1_U77                      | 1   |        | mul_ln74_29         | mul | dsp48  | 3       |
|    mac_muladd_15s_16s_24ns_24_4_1_U77                      | 1   |        | add_ln74_28         | add | dsp48  | 3       |
|    mac_muladd_15s_16s_24ns_24_4_1_U78                      | 1   |        | mul_ln74_30         | mul | dsp48  | 3       |
|    mac_muladd_15s_16s_24ns_24_4_1_U78                      | 1   |        | add_ln74_29         | add | dsp48  | 3       |
|    mac_muladd_15s_16s_24ns_24_4_1_U79                      | 1   |        | mul_ln74_31         | mul | dsp48  | 3       |
|    mac_muladd_15s_16s_24ns_24_4_1_U79                      | 1   |        | add_ln74_30         | add | dsp48  | 3       |
|    mac_muladd_15s_16s_24ns_24_4_1_U80                      | 1   |        | mul_ln74_32         | mul | dsp48  | 3       |
|    mac_muladd_15s_16s_24ns_24_4_1_U80                      | 1   |        | add_ln74_31         | add | dsp48  | 3       |
|    mac_muladd_15s_16s_24ns_24_4_1_U81                      | 1   |        | mul_ln74_33         | mul | dsp48  | 3       |
|    mac_muladd_15s_16s_24ns_24_4_1_U81                      | 1   |        | add_ln74_32         | add | dsp48  | 3       |
|    mac_muladd_15s_16s_24ns_24_4_1_U82                      | 1   |        | mul_ln74_34         | mul | dsp48  | 3       |
|    mac_muladd_15s_16s_24ns_24_4_1_U82                      | 1   |        | add_ln74_33         | add | dsp48  | 3       |
|    mac_muladd_15s_16s_24ns_24_4_1_U83                      | 1   |        | mul_ln74_35         | mul | dsp48  | 3       |
|    mac_muladd_15s_16s_24ns_24_4_1_U83                      | 1   |        | add_ln74_34         | add | dsp48  | 3       |
|    mac_muladd_15s_16s_24ns_24_4_1_U84                      | 1   |        | mul_ln74_36         | mul | dsp48  | 3       |
|    mac_muladd_15s_16s_24ns_24_4_1_U84                      | 1   |        | add_ln74_35         | add | dsp48  | 3       |
|    mac_muladd_15s_16s_24ns_24_4_1_U85                      | 1   |        | mul_ln74_37         | mul | dsp48  | 3       |
|    mac_muladd_15s_16s_24ns_24_4_1_U85                      | 1   |        | add_ln74_36         | add | dsp48  | 3       |
|    mac_muladd_15s_16s_24ns_24_4_1_U86                      | 1   |        | mul_ln74_38         | mul | dsp48  | 3       |
|    mac_muladd_15s_16s_24ns_24_4_1_U86                      | 1   |        | add_ln74_37         | add | dsp48  | 3       |
|    mac_muladd_15s_16s_24ns_24_4_1_U87                      | 1   |        | mul_ln74_39         | mul | dsp48  | 3       |
|    mac_muladd_15s_16s_24ns_24_4_1_U87                      | 1   |        | add_ln74_38         | add | dsp48  | 3       |
|    mac_muladd_15s_16s_24ns_24_4_1_U88                      | 1   |        | mul_ln74_40         | mul | dsp48  | 3       |
|    mac_muladd_15s_16s_24ns_24_4_1_U88                      | 1   |        | add_ln74_39         | add | dsp48  | 3       |
|    mac_muladd_15s_16s_24ns_24_4_1_U89                      | 1   |        | mul_ln74_41         | mul | dsp48  | 3       |
|    mac_muladd_15s_16s_24ns_24_4_1_U89                      | 1   |        | add_ln74_40         | add | dsp48  | 3       |
|    mac_muladd_15s_16s_24ns_24_4_1_U90                      | 1   |        | mul_ln74_42         | mul | dsp48  | 3       |
|    mac_muladd_15s_16s_24ns_24_4_1_U90                      | 1   |        | add_ln74_41         | add | dsp48  | 3       |
|    sum_2_fu_2260_p2                                        | -   |        | sum_2               | add | fabric | 0       |
|    add_ln72_fu_2266_p2                                     | -   |        | add_ln72            | add | fabric | 0       |
|  + neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8 | 0   |        |                     |     |        |         |
|    add_ln84_1_fu_173_p2                                    | -   |        | add_ln84_1          | add | fabric | 0       |
|    add_ln84_fu_185_p2                                      | -   |        | add_ln84            | add | fabric | 0       |
|    add_ln85_1_fu_253_p2                                    | -   |        | add_ln85_1          | add | fabric | 0       |
|  + neural_network_Pipeline_VITIS_LOOP_21_1                 | 0   |        |                     |     |        |         |
|    add_ln21_fu_187_p2                                      | -   |        | add_ln21            | add | fabric | 0       |
|  + neural_network_Pipeline_VITIS_LOOP_92_9                 | 4   |        |                     |     |        |         |
|    add_ln92_fu_251_p2                                      | -   |        | add_ln92            | add | fabric | 0       |
|    mac_muladd_13s_15ns_24ns_24_4_1_U192                    | 1   |        | mul_ln96            | mul | dsp48  | 3       |
|    mac_muladd_13s_15ns_24ns_24_4_1_U192                    | 1   |        | add_ln96            | add | dsp48  | 3       |
|    mac_muladd_13s_15ns_24ns_24_4_1_U193                    | 1   |        | mul_ln96_1          | mul | dsp48  | 3       |
|    mac_muladd_13s_15ns_24ns_24_4_1_U193                    | 1   |        | add_ln96_1          | add | dsp48  | 3       |
|    mac_muladd_13s_15ns_24ns_24_4_1_U194                    | 1   |        | mul_ln96_2          | mul | dsp48  | 3       |
|    mac_muladd_13s_15ns_24ns_24_4_1_U194                    | 1   |        | add_ln96_2          | add | dsp48  | 3       |
|    mac_muladd_13s_15ns_24ns_24_4_1_U195                    | 1   |        | mul_ln96_3          | mul | dsp48  | 3       |
|    mac_muladd_13s_15ns_24ns_24_4_1_U195                    | 1   |        | add_ln96_3          | add | dsp48  | 3       |
|  + neural_network_Pipeline_VITIS_LOOP_26_2                 | 3   |        |                     |     |        |         |
|    add_ln26_fu_399_p2                                      | -   |        | add_ln26            | add | fabric | 0       |
|    x_fu_435_p2                                             | -   |        | x                   | sub | fabric | 0       |
|    mul_25ns_18ns_43_1_1_U234                               | 1   |        | f_x_msb_2_lsb       | mul | auto   | 0       |
|    add_ln249_fu_695_p2                                     | -   |        | add_ln249           | add | fabric | 0       |
|    exp_x_msb_2_lsb_m_1_fu_705_p2                           | -   |        | exp_x_msb_2_lsb_m_1 | add | fabric | 0       |
|    mul_25ns_25ns_50_1_1_U232                               | 2   |        | y_lo                | mul | auto   | 0       |
|    y_l_fu_741_p2                                           | -   |        | y_l                 | add | fabric | 0       |
|    sum_fu_823_p2                                           | -   |        | sum                 | add | fabric | 0       |
|  + neural_network_Pipeline_VITIS_LOOP_32_3                 | 0   |        |                     |     |        |         |
|    add_ln32_fu_242_p2                                      | -   |        | add_ln32            | add | fabric | 0       |
+------------------------------------------------------------+-----+--------+---------------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+------------------------------------------------------------+------+------+--------+-----------------------+---------+------+---------+
| Name                                                       | BRAM | URAM | Pragma | Variable              | Storage | Impl | Latency |
+------------------------------------------------------------+------+------+--------+-----------------------+---------+------+---------+
| + neural_network                                           | 5    | 0    |        |                       |         |      |         |
|   layer1_output_U                                          | -    | -    |        | layer1_output         | ram_1p  | auto | 1       |
|   layer1_output_1_U                                        | -    | -    |        | layer1_output_1       | ram_1p  | auto | 1       |
|   layer1_output_2_U                                        | -    | -    |        | layer1_output_2       | ram_1p  | auto | 1       |
|   layer1_output_3_U                                        | -    | -    |        | layer1_output_3       | ram_1p  | auto | 1       |
|   layer1_weight_tile_U                                     | -    | -    |        | layer1_weight_tile    | ram_1p  | auto | 1       |
|   layer1_weight_tile_1_U                                   | -    | -    |        | layer1_weight_tile_1  | ram_1p  | auto | 1       |
|   layer1_weight_tile_2_U                                   | -    | -    |        | layer1_weight_tile_2  | ram_1p  | auto | 1       |
|   layer1_weight_tile_3_U                                   | -    | -    |        | layer1_weight_tile_3  | ram_1p  | auto | 1       |
|   layer1_weight_tile_4_U                                   | -    | -    |        | layer1_weight_tile_4  | ram_1p  | auto | 1       |
|   layer1_weight_tile_5_U                                   | -    | -    |        | layer1_weight_tile_5  | ram_1p  | auto | 1       |
|   layer1_weight_tile_6_U                                   | -    | -    |        | layer1_weight_tile_6  | ram_1p  | auto | 1       |
|   layer1_weight_tile_7_U                                   | -    | -    |        | layer1_weight_tile_7  | ram_1p  | auto | 1       |
|   layer1_weight_tile_8_U                                   | -    | -    |        | layer1_weight_tile_8  | ram_1p  | auto | 1       |
|   layer1_weight_tile_9_U                                   | -    | -    |        | layer1_weight_tile_9  | ram_1p  | auto | 1       |
|   layer1_weight_tile_10_U                                  | -    | -    |        | layer1_weight_tile_10 | ram_1p  | auto | 1       |
|   layer1_weight_tile_11_U                                  | -    | -    |        | layer1_weight_tile_11 | ram_1p  | auto | 1       |
|   layer1_weight_tile_12_U                                  | -    | -    |        | layer1_weight_tile_12 | ram_1p  | auto | 1       |
|   layer1_weight_tile_13_U                                  | -    | -    |        | layer1_weight_tile_13 | ram_1p  | auto | 1       |
|   layer1_weight_tile_14_U                                  | -    | -    |        | layer1_weight_tile_14 | ram_1p  | auto | 1       |
|   layer1_weight_tile_15_U                                  | -    | -    |        | layer1_weight_tile_15 | ram_1p  | auto | 1       |
|   layer1_weight_tile_16_U                                  | -    | -    |        | layer1_weight_tile_16 | ram_1p  | auto | 1       |
|   layer1_weight_tile_17_U                                  | -    | -    |        | layer1_weight_tile_17 | ram_1p  | auto | 1       |
|   layer1_weight_tile_18_U                                  | -    | -    |        | layer1_weight_tile_18 | ram_1p  | auto | 1       |
|   layer1_weight_tile_19_U                                  | -    | -    |        | layer1_weight_tile_19 | ram_1p  | auto | 1       |
|   layer1_weight_tile_20_U                                  | -    | -    |        | layer1_weight_tile_20 | ram_1p  | auto | 1       |
|   layer1_weight_tile_21_U                                  | -    | -    |        | layer1_weight_tile_21 | ram_1p  | auto | 1       |
|   layer1_weight_tile_22_U                                  | -    | -    |        | layer1_weight_tile_22 | ram_1p  | auto | 1       |
|   layer1_weight_tile_23_U                                  | -    | -    |        | layer1_weight_tile_23 | ram_1p  | auto | 1       |
|   layer1_weight_tile_24_U                                  | -    | -    |        | layer1_weight_tile_24 | ram_1p  | auto | 1       |
|   layer1_weight_tile_25_U                                  | -    | -    |        | layer1_weight_tile_25 | ram_1p  | auto | 1       |
|   layer1_weight_tile_26_U                                  | -    | -    |        | layer1_weight_tile_26 | ram_1p  | auto | 1       |
|   layer1_weight_tile_27_U                                  | -    | -    |        | layer1_weight_tile_27 | ram_1p  | auto | 1       |
|   layer1_weight_tile_28_U                                  | -    | -    |        | layer1_weight_tile_28 | ram_1p  | auto | 1       |
|   layer1_weight_tile_29_U                                  | -    | -    |        | layer1_weight_tile_29 | ram_1p  | auto | 1       |
|   layer1_weight_tile_30_U                                  | -    | -    |        | layer1_weight_tile_30 | ram_1p  | auto | 1       |
|   layer1_weight_tile_31_U                                  | -    | -    |        | layer1_weight_tile_31 | ram_1p  | auto | 1       |
|   layer1_weight_tile_32_U                                  | -    | -    |        | layer1_weight_tile_32 | ram_1p  | auto | 1       |
|   layer1_weight_tile_33_U                                  | -    | -    |        | layer1_weight_tile_33 | ram_1p  | auto | 1       |
|   layer1_weight_tile_34_U                                  | -    | -    |        | layer1_weight_tile_34 | ram_1p  | auto | 1       |
|   layer1_weight_tile_35_U                                  | -    | -    |        | layer1_weight_tile_35 | ram_1p  | auto | 1       |
|   layer1_weight_tile_36_U                                  | -    | -    |        | layer1_weight_tile_36 | ram_1p  | auto | 1       |
|   layer1_weight_tile_37_U                                  | -    | -    |        | layer1_weight_tile_37 | ram_1p  | auto | 1       |
|   layer1_weight_tile_38_U                                  | -    | -    |        | layer1_weight_tile_38 | ram_1p  | auto | 1       |
|   layer1_weight_tile_39_U                                  | -    | -    |        | layer1_weight_tile_39 | ram_1p  | auto | 1       |
|   layer1_weight_tile_40_U                                  | -    | -    |        | layer1_weight_tile_40 | ram_1p  | auto | 1       |
|   layer1_weight_tile_41_U                                  | -    | -    |        | layer1_weight_tile_41 | ram_1p  | auto | 1       |
|   layer1_weight_tile_42_U                                  | -    | -    |        | layer1_weight_tile_42 | ram_1p  | auto | 1       |
|   layer2_weight_tile_U                                     | -    | -    |        | layer2_weight_tile    | ram_1p  | auto | 1       |
|   layer2_weight_tile_1_U                                   | -    | -    |        | layer2_weight_tile_1  | ram_1p  | auto | 1       |
|   layer2_weight_tile_2_U                                   | -    | -    |        | layer2_weight_tile_2  | ram_1p  | auto | 1       |
|   layer2_weight_tile_3_U                                   | -    | -    |        | layer2_weight_tile_3  | ram_1p  | auto | 1       |
|  + neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3 | 4    | 0    |        |                       |         |      |         |
|    layer1_weights_U                                        | 4    | -    |        | layer1_weights        | rom_1p  | auto | 1       |
|  + neural_network_Pipeline_VITIS_LOOP_70_4                 | 0    | 0    |        |                       |         |      |         |
|    layer1_bias_U                                           | -    | -    |        | layer1_bias           | rom_1p  | auto | 1       |
|  + neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8 | 1    | 0    |        |                       |         |      |         |
|    layer2_weights_U                                        | 1    | -    |        | layer2_weights        | rom_1p  | auto | 1       |
|  + neural_network_Pipeline_VITIS_LOOP_92_9                 | 0    | 0    |        |                       |         |      |         |
|    layer2_bias_U                                           | -    | -    |        | layer2_bias           | rom_1p  | auto | 1       |
|  + neural_network_Pipeline_VITIS_LOOP_26_2                 | 0    | 0    |        |                       |         |      |         |
|    f_x_lsb_table_U                                         | -    | -    |        | f_x_lsb_table         | rom_1p  | auto | 1       |
|    exp_x_msb_2_m_1_table_U                                 | -    | -    |        | exp_x_msb_2_m_1_table | rom_1p  | auto | 1       |
|    exp_x_msb_1_table_U                                     | -    | -    |        | exp_x_msb_1_table     | rom_1p  | auto | 1       |
+------------------------------------------------------------+------+------+--------+-----------------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+----------------------------------------------+-------------------------------------------------+
| Type            | Options                                      | Location                                        |
+-----------------+----------------------------------------------+-------------------------------------------------+
| inline          |                                              | nn.cpp:13 in relu                               |
| pipeline        | II=1                                         | nn.cpp:22 in softmax                            |
| pipeline        | II=1                                         | nn.cpp:27 in softmax                            |
| pipeline        | II=1                                         | nn.cpp:33 in softmax                            |
| interface       | s_axilite port=input bundle=INPUT            | nn.cpp:39 in neural_network, input              |
| interface       | s_axilite port=output bundle=OUTPUT          | nn.cpp:40 in neural_network, output             |
| interface       | s_axilite port=return bundle=CONTROL         | nn.cpp:41 in neural_network, return             |
| array_partition | variable=input complete dim=1                | nn.cpp:47 in neural_network, input              |
| array_partition | variable=output complete dim=1               | nn.cpp:48 in neural_network, output             |
| array_partition | variable=layer1_output cyclic factor=4 dim=1 | nn.cpp:49 in neural_network, layer1_output      |
| array_partition | variable=layer2_output complete dim=1        | nn.cpp:50 in neural_network, layer2_output      |
| array_partition | variable=layer1_weight_tile complete dim=2   | nn.cpp:56 in neural_network, layer1_weight_tile |
| array_partition | variable=layer2_weight_tile complete dim=2   | nn.cpp:57 in neural_network, layer2_weight_tile |
| pipeline        | II=2                                         | nn.cpp:64 in neural_network                     |
| pipeline        | II=2                                         | nn.cpp:71 in neural_network                     |
| pipeline        | II=2                                         | nn.cpp:86 in neural_network                     |
| pipeline        | II=1                                         | nn.cpp:93 in neural_network                     |
+-----------------+----------------------------------------------+-------------------------------------------------+


