# BasIC

### 1. Project Overview
   
This repository is dedicated to the creation of a very simple one-man integrated circuit (IC) as a learning project. 
The main goal is to explore and understand the open-source design flow for IC development using free and publicly available EDA tools and libraries.
Focus is not in the depth, but in width to see the trands.


### 3. Objectives

Gain hands-on experience with open-source tools.
Understand the structure of the open PDKs (e.g., SkyWater SKY130).
Build a foundation for more complex analog or digital IC designs.

### 4. Potential Tools to be checked

      **Schematic (Analog)** â€” Analog circuit design  
      - ðŸ’° Cadence Virtuoso, Spectre, Synopsys Custom Designer  
      - ðŸ’¡ Xschem, Ngspice, LTspice, Qucs-S  
      
      **Simulation (Analog)** â€” SPICE DC/AC/Transient analysis  
      - ðŸ’° Cadence Spectre, Synopsys HSPICE, Keysight ADS  
      - ðŸ’¡ Ngspice, Xyce, Qucs-S  
      
      **Simulation (Digital)** â€” HDL simulation & testbenches  
      - ðŸ’° Questasim, VCS, Xcelium  
      - ðŸ’¡ Icarus Verilog, GHDL, Verilator  
      
      **Mixed-Signal Co-Simulation (AMS)** â€” Analog + digital simulation  
      - ðŸ’° Cadence AMS Designer, Questa ADMS, CustomSim / Verilog-AMS  
      - ðŸ’¡ *(no full open-source equivalent)*  
      
      **Functional Verification** â€” HDL and mixed-signal testing  
      - ðŸ’° UVM, Questasim, Xcelium  
      - ðŸ’¡ Verilator + cocotb, GHDL + Python  
      
      **Synthesis (Digital â†’ Gate)** â€” HDL â†’ gate-level conversion  
      - ðŸ’° Synopsys Design Compiler, Cadence Genus, Mentor Precision  
      - ðŸ’¡ Yosys  
      
      **Place & Route (Digital)** â€” Automatic logic layout  
      - ðŸ’° Cadence Innovus, Synopsys IC Compiler II, Mentor Nitro  
      - ðŸ’¡ OpenROAD, TritonRoute, RePlAce  
      
      **Analog Layout** â€” Manual transistor-level layout  
      - ðŸ’° Virtuoso Layout Suite  
      - ðŸ’¡ Magic VLSI, KLayout  
      
      **DRC / LVS** â€” Design rule and schematic consistency checks  
      - ðŸ’° Mentor Calibre, Cadence Assura / PVS, Synopsys ICV  
      - ðŸ’¡ KLayout DRC/LVS, Netgen, Magic  
      
      **Parasitic Extraction (PEX)** â€” Extract parasitic R/C  
      - ðŸ’° Cadence QRC, Synopsys StarRC, Mentor Calibre xRC  
      - ðŸ’¡ Magic extraction, KLayout + Netgen  
      
      **Static Timing (STA)** â€” Post-synthesis timing checks  
      - ðŸ’° Synopsys PrimeTime, Cadence Tempus  
      - ðŸ’¡ OpenSTA  
      
      **Power / IR-drop / EM** â€” Power & current analysis  
      - ðŸ’° Voltus, RedHawk, Totem  
      - ðŸ’¡ â€”  
      
      **GDSII Export** â€” Mask generation for fabrication  
      - ðŸ’° Virtuoso Stream Out, Innovus Stream Out  
      - ðŸ’¡ Magic, KLayout  
      
      **Tape-out / Foundry Interface** â€” Preparing for manufacturing  
      - ðŸ’° Internal foundry toolchains  
      - ðŸ’¡ Efabless Shuttle (SkyWater 130nm)  
      
      **Automation / Scripting** â€” Process automation and scripting  
      - ðŸ’° SKILL, TCL, proprietary APIs  
      - ðŸ’¡ Python (PySpice, gdspy, gdstk)  
      
      **PDK** â€” Process technology library  
      - ðŸ’° Proprietary PDKs (e.g., TSMC, GlobalFoundries)  
      - ðŸ’¡ SkyWater SKY130, GF180MCU  

### 5. Description

The project demonstrates the complete flow from schematic to layout for a minimal one-men IC with potential of scaling in the future.
It aims to serve as a starting point for students, hobbyists, and researchers interested in open-source silicon design.

### 6. License
This project is open-source and intended for educational and non-commercial use.
Feel free to fork, modify, and learn!
