module full_adder_tb();
reg t_a, t_b, t_cin;
wire SUM, CARRY;

full_adder dut (.a(t_a), .b(t_b), .cin(t_cin), .sum(SUM), .carry(CARRY));

initial begin
t_a = 0; t_b = 0; t_cin = 0;
#20
t_a = 0; t_b = 0; t_cin = 1;
#20
t_a = 0; t_b = 1; t_cin = 0;
#20
t_a = 0; t_b = 1; t_cin = 1;
#20
t_a = 1; t_b = 0; t_cin = 0;
#20
t_a = 1; t_b = 0; t_cin = 1;
#20
t_a = 1; t_b = 1; t_cin = 0;
#20
t_a = 1; t_b = 1; t_cin = 1;
#20
$stop;
end
endmodule
