[2025-10-13 21:12:40,946] Running step: step_qonnx_to_finn [1/19]
[2025-10-13 21:12:40,946] Running step: step_tidy_up [2/19]
[2025-10-13 21:12:40,963] Running step: step_streamline [3/19]
[2025-10-13 21:12:41,187] /home/changhong/prj/finn_dev/finn/deps/qonnx/src/qonnx/transformation/infer_data_layouts.py:127: UserWarning: Assuming 4D input is NCHW
[2025-10-13 21:12:41,187]   warnings.warn("Assuming 4D input is NCHW")
[2025-10-13 21:12:41,189] Running step: step_convert_to_hw [4/19]
[2025-10-13 21:12:41,199] Running step: step_create_dataflow_partition [5/19]
[2025-10-13 21:12:41,201] Running step: step_specialize_layers [6/19]
[2025-10-13 21:12:41,204] Running step: step_target_fps_parallelization [7/19]
[2025-10-13 21:12:41,211] /home/changhong/prj/finn_dev/finn/src/finn/transformation/fpgadataflow/set_folding.py:233: UserWarning: Node MVAU_hls_1 is bottleneck with 168 cycles, running second pass
[2025-10-13 21:12:41,211]   warnings.warn(
[2025-10-13 21:12:41,221] Running step: step_apply_folding_config [8/19]
[2025-10-13 21:12:41,222] Running step: step_minimize_bit_width [9/19]
[2025-10-13 21:12:41,224] /home/changhong/prj/finn_dev/finn/src/finn/custom_op/fpgadataflow/matrixvectoractivation.py:492: UserWarning: Clipping some thresholds in MVAU_hls_0
[2025-10-13 21:12:41,224]   warnings.warn("Clipping some thresholds in %s" % self.onnx_node.name)
[2025-10-13 21:12:41,228] Running step: step_generate_estimate_reports [10/19]
[2025-10-13 21:12:41,229] Running step: step_hw_codegen [11/19]
[2025-10-13 21:12:41,325] Running step: step_hw_ipgen [12/19]
[2025-10-13 21:15:39,940] Process ForkPoolWorker-1:
[2025-10-13 21:15:39,940] Process ForkPoolWorker-4:
[2025-10-13 21:17:57,362] Running step: step_qonnx_to_finn [1/19]
[2025-10-13 21:17:57,363] Running step: step_tidy_up [2/19]
[2025-10-13 21:17:57,374] Running step: step_streamline [3/19]
[2025-10-13 21:17:57,610] /home/changhong/prj/finn_dev/finn/deps/qonnx/src/qonnx/transformation/infer_data_layouts.py:127: UserWarning: Assuming 4D input is NCHW
[2025-10-13 21:17:57,610]   warnings.warn("Assuming 4D input is NCHW")
[2025-10-13 21:17:57,613] Running step: step_convert_to_hw [4/19]
[2025-10-13 21:17:57,623] Running step: step_create_dataflow_partition [5/19]
[2025-10-13 21:17:57,627] Running step: step_specialize_layers [6/19]
[2025-10-13 21:17:57,631] Running step: step_target_fps_parallelization [7/19]
[2025-10-13 21:17:57,638] /home/changhong/prj/finn_dev/finn/src/finn/transformation/fpgadataflow/set_folding.py:233: UserWarning: Node MVAU_hls_1 is bottleneck with 168 cycles, running second pass
[2025-10-13 21:17:57,638]   warnings.warn(
[2025-10-13 21:17:57,645] Running step: step_apply_folding_config [8/19]
[2025-10-13 21:17:57,646] Running step: step_minimize_bit_width [9/19]
[2025-10-13 21:17:57,648] /home/changhong/prj/finn_dev/finn/src/finn/custom_op/fpgadataflow/matrixvectoractivation.py:492: UserWarning: Clipping some thresholds in MVAU_hls_0
[2025-10-13 21:17:57,648]   warnings.warn("Clipping some thresholds in %s" % self.onnx_node.name)
[2025-10-13 21:17:57,654] Running step: step_generate_estimate_reports [10/19]
[2025-10-13 21:17:57,654] Running step: step_hw_codegen [11/19]
[2025-10-13 21:17:57,749] Running step: step_hw_ipgen [12/19]
[2025-10-13 21:18:04,998] Process ForkPoolWorker-3:
[2025-10-13 21:18:04,998] Process ForkPoolWorker-1:
[2025-10-13 21:18:04,998] Process ForkPoolWorker-2:
[2025-10-13 21:18:32,385] Running step: step_qonnx_to_finn [1/19]
[2025-10-13 21:18:32,386] Running step: step_tidy_up [2/19]
[2025-10-13 21:18:32,395] Running step: step_streamline [3/19]
[2025-10-13 21:18:32,609] /home/changhong/prj/finn_dev/finn/deps/qonnx/src/qonnx/transformation/infer_data_layouts.py:127: UserWarning: Assuming 4D input is NCHW
[2025-10-13 21:18:32,609]   warnings.warn("Assuming 4D input is NCHW")
[2025-10-13 21:18:32,611] Running step: step_convert_to_hw [4/19]
[2025-10-13 21:18:32,620] Running step: step_create_dataflow_partition [5/19]
[2025-10-13 21:18:32,624] Running step: step_specialize_layers [6/19]
[2025-10-13 21:18:32,628] Running step: step_target_fps_parallelization [7/19]
[2025-10-13 21:18:32,635] /home/changhong/prj/finn_dev/finn/src/finn/transformation/fpgadataflow/set_folding.py:233: UserWarning: Node MVAU_hls_1 is bottleneck with 168 cycles, running second pass
[2025-10-13 21:18:32,635]   warnings.warn(
[2025-10-13 21:18:32,641] Running step: step_apply_folding_config [8/19]
[2025-10-13 21:18:32,642] Running step: step_minimize_bit_width [9/19]
[2025-10-13 21:18:32,643] /home/changhong/prj/finn_dev/finn/src/finn/custom_op/fpgadataflow/matrixvectoractivation.py:492: UserWarning: Clipping some thresholds in MVAU_hls_0
[2025-10-13 21:18:32,643]   warnings.warn("Clipping some thresholds in %s" % self.onnx_node.name)
[2025-10-13 21:18:32,647] Running step: step_generate_estimate_reports [10/19]
[2025-10-13 21:18:32,648] Running step: step_hw_codegen [11/19]
[2025-10-13 21:18:32,742] Running step: step_hw_ipgen [12/19]
[2025-10-13 21:23:00,559] Running step: step_set_fifo_depths [13/19]
[2025-10-13 21:23:00,572] /home/changhong/prj/finn_dev/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for ConvolutionInputGenerator_hls_0
[2025-10-13 21:23:00,572]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-10-13 21:23:00,574] /home/changhong/prj/finn_dev/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_hls_0
[2025-10-13 21:23:00,574]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-10-13 21:23:00,575] /home/changhong/prj/finn_dev/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for ConvolutionInputGenerator_hls_1
[2025-10-13 21:23:00,575]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-10-13 21:23:00,577] /home/changhong/prj/finn_dev/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_hls_1
[2025-10-13 21:23:00,577]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-10-13 21:23:00,595] /home/changhong/prj/finn_dev/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for MVAU_hls_1
[2025-10-13 21:23:00,595]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-10-13 21:23:00,596] /home/changhong/prj/finn_dev/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for ConvolutionInputGenerator_hls_1
[2025-10-13 21:23:00,596]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-10-13 21:23:00,597] /home/changhong/prj/finn_dev/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for MVAU_hls_0
[2025-10-13 21:23:00,598]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-10-13 21:23:00,599] /home/changhong/prj/finn_dev/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for ConvolutionInputGenerator_hls_0
[2025-10-13 21:23:00,599]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-10-13 21:23:41,075] %Warning-MODDUP: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:356:8: Duplicate declaration of module: 'dwc'
[2025-10-13 21:23:41,076]   356 | module dwc #(
[2025-10-13 21:23:41,076]       |        ^~~
[2025-10-13 21:23:41,076]                  /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:120:8: ... Location of original declaration
[2025-10-13 21:23:41,076]   120 | module dwc #(
[2025-10-13 21:23:41,076]       |        ^~~
[2025-10-13 21:23:41,076]                  ... For warning description see https://verilator.org/warn/MODDUP?v=4.224
[2025-10-13 21:23:41,076]                  ... Use "/* verilator lint_off MODDUP */" and lint_on around source to disable this message.
[2025-10-13 21:23:41,076] %Warning-MODDUP: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:55446:8: Duplicate declaration of module: 'dwc'
[2025-10-13 21:23:41,076] 55446 | module dwc #(
[2025-10-13 21:23:41,076]       |        ^~~
[2025-10-13 21:23:41,076]                  /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:120:8: ... Location of original declaration
[2025-10-13 21:23:41,076]   120 | module dwc #(
[2025-10-13 21:23:41,076]       |        ^~~
[2025-10-13 21:23:41,076] %Warning-MODDUP: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:59302:8: Duplicate declaration of module: 'dwc_axi'
[2025-10-13 21:23:41,076] 59302 | module dwc_axi #(
[2025-10-13 21:23:41,076]       |        ^~~~~~~
[2025-10-13 21:23:41,076]                  /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:57380:8: ... Location of original declaration
[2025-10-13 21:23:41,076] 57380 | module dwc_axi #(
[2025-10-13 21:23:41,076]       |        ^~~~~~~
[2025-10-13 21:23:41,076] %Warning-MODDUP: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:60710:8: Duplicate declaration of module: 'dwc_axi'
[2025-10-13 21:23:41,076] 60710 | module dwc_axi #(
[2025-10-13 21:23:41,076]       |        ^~~~~~~
[2025-10-13 21:23:41,076]                  /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:57380:8: ... Location of original declaration
[2025-10-13 21:23:41,076] 57380 | module dwc_axi #(
[2025-10-13 21:23:41,076]       |        ^~~~~~~
[2025-10-13 21:23:41,076] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:58137:34: Cell has missing pin: 'awready'
[2025-10-13 21:23:41,076] 58137 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-10-13 21:23:41,076]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-13 21:23:41,076] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:58137:34: Cell has missing pin: 'wready'
[2025-10-13 21:23:41,076] 58137 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-10-13 21:23:41,076]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-13 21:23:41,076] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:58137:34: Cell has missing pin: 'bvalid'
[2025-10-13 21:23:41,076] 58137 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-10-13 21:23:41,076]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-13 21:23:41,076] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:58137:34: Cell has missing pin: 'bresp'
[2025-10-13 21:23:41,076] 58137 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-10-13 21:23:41,076]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-13 21:23:41,076] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:58137:34: Cell has missing pin: 'arready'
[2025-10-13 21:23:41,076] 58137 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-10-13 21:23:41,076]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-13 21:23:41,076] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:58137:34: Cell has missing pin: 'rvalid'
[2025-10-13 21:23:41,076] 58137 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-10-13 21:23:41,076]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-13 21:23:41,076] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:58137:34: Cell has missing pin: 'rresp'
[2025-10-13 21:23:41,076] 58137 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-10-13 21:23:41,076]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-13 21:23:41,076] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:58137:34: Cell has missing pin: 'rdata'
[2025-10-13 21:23:41,076] 58137 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-10-13 21:23:41,076]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-13 21:23:41,076] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:58206:34: Cell has missing pin: 'awready'
[2025-10-13 21:23:41,076] 58206 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-10-13 21:23:41,076]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-13 21:23:41,076] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:58206:34: Cell has missing pin: 'wready'
[2025-10-13 21:23:41,076] 58206 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-10-13 21:23:41,076]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-13 21:23:41,076] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:58206:34: Cell has missing pin: 'bvalid'
[2025-10-13 21:23:41,076] 58206 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-10-13 21:23:41,076]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-13 21:23:41,076] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:58206:34: Cell has missing pin: 'bresp'
[2025-10-13 21:23:41,076] 58206 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-10-13 21:23:41,076]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-13 21:23:41,076] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:58206:34: Cell has missing pin: 'arready'
[2025-10-13 21:23:41,076] 58206 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-10-13 21:23:41,076]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-13 21:23:41,076] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:58206:34: Cell has missing pin: 'rvalid'
[2025-10-13 21:23:41,076] 58206 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-10-13 21:23:41,076]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-13 21:23:41,076] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:58206:34: Cell has missing pin: 'rresp'
[2025-10-13 21:23:41,076] 58206 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-10-13 21:23:41,076]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-13 21:23:41,076] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:58206:34: Cell has missing pin: 'rdata'
[2025-10-13 21:23:41,076] 58206 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-10-13 21:23:41,076]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-13 21:23:41,076] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:58398:37: Cell has missing pin: 'count'
[2025-10-13 21:23:41,076] 58398 |   finn_design_StreamingFIFO_rtl_0_0 StreamingFIFO_rtl_0
[2025-10-13 21:23:41,076]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-10-13 21:23:41,076] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:58408:37: Cell has missing pin: 'count'
[2025-10-13 21:23:41,076] 58408 |   finn_design_StreamingFIFO_rtl_1_0 StreamingFIFO_rtl_1
[2025-10-13 21:23:41,076]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-10-13 21:23:41,076] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:58418:37: Cell has missing pin: 'count'
[2025-10-13 21:23:41,076] 58418 |   finn_design_StreamingFIFO_rtl_2_0 StreamingFIFO_rtl_2
[2025-10-13 21:23:41,076]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-10-13 21:23:41,076] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:58428:37: Cell has missing pin: 'count'
[2025-10-13 21:23:41,076] 58428 |   finn_design_StreamingFIFO_rtl_3_0 StreamingFIFO_rtl_3
[2025-10-13 21:23:41,076]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-10-13 21:23:41,076] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:58438:37: Cell has missing pin: 'count'
[2025-10-13 21:23:41,076] 58438 |   finn_design_StreamingFIFO_rtl_4_0 StreamingFIFO_rtl_4
[2025-10-13 21:23:41,076]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-10-13 21:23:41,076] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:58448:37: Cell has missing pin: 'count'
[2025-10-13 21:23:41,076] 58448 |   finn_design_StreamingFIFO_rtl_5_0 StreamingFIFO_rtl_5
[2025-10-13 21:23:41,076]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-10-13 21:23:41,076] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:58458:37: Cell has missing pin: 'count'
[2025-10-13 21:23:41,076] 58458 |   finn_design_StreamingFIFO_rtl_6_0 StreamingFIFO_rtl_6
[2025-10-13 21:23:41,076]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-10-13 21:23:41,076] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:58468:37: Cell has missing pin: 'count'
[2025-10-13 21:23:41,076] 58468 |   finn_design_StreamingFIFO_rtl_7_0 StreamingFIFO_rtl_7
[2025-10-13 21:23:41,076]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-10-13 21:23:41,076] %Warning-TIMESCALEMOD: /home/changhong/prj/finn_dev/finn/finn-rtllib/swg/swg_pkg.sv:32:9: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
[2025-10-13 21:23:41,076]    32 | package swg;
[2025-10-13 21:23:41,076]       |         ^~~
[2025-10-13 21:23:41,076]                        /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:15:8: ... Location of module with timescale
[2025-10-13 21:23:41,076]    15 | module finn_design_wrapper
[2025-10-13 21:23:41,076]       |        ^~~~~~~~~~~~~~~~~~~
[2025-10-13 21:23:41,076] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:61173:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 4 bits.
[2025-10-13 21:23:41,076]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4ns_4s_9s_10_4_1_U780.MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2_U
[2025-10-13 21:23:41,076] 61173 | assign a  = $unsigned(in0);
[2025-10-13 21:23:41,076]       |           ^
[2025-10-13 21:23:41,076] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:61174:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-13 21:23:41,076]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4ns_4s_9s_10_4_1_U780.MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2_U
[2025-10-13 21:23:41,076] 61174 | assign b  = $signed(in1);
[2025-10-13 21:23:41,076]       |           ^
[2025-10-13 21:23:41,076] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:61175:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2025-10-13 21:23:41,076]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4ns_4s_9s_10_4_1_U780.MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2_U
[2025-10-13 21:23:41,076] 61175 | assign c  = $signed(in2);
[2025-10-13 21:23:41,077]       |           ^
[2025-10-13 21:23:41,077] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:61178:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2025-10-13 21:23:41,077]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4ns_4s_9s_10_4_1_U780.MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2_U
[2025-10-13 21:23:41,077] 61178 | assign p  = m_reg + c;
[2025-10-13 21:23:41,077]       |                   ^
[2025-10-13 21:23:41,077] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:61189:13: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-10-13 21:23:41,077]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4ns_4s_9s_10_4_1_U780.MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2_U
[2025-10-13 21:23:41,077] 61189 | assign dout = p_reg;
[2025-10-13 21:23:41,077]       |             ^
[2025-10-13 21:23:41,077] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:57288:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-10-13 21:23:41,077]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_8s_4s_12s_13_4_1_U129.MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0_U
[2025-10-13 21:23:41,077] 57288 | assign a  = $signed(in0);
[2025-10-13 21:23:41,077]       |           ^
[2025-10-13 21:23:41,077] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:57289:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-13 21:23:41,077]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_8s_4s_12s_13_4_1_U129.MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0_U
[2025-10-13 21:23:41,077] 57289 | assign b  = $signed(in1);
[2025-10-13 21:23:41,077]       |           ^
[2025-10-13 21:23:41,077] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:57290:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:23:41,077]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_8s_4s_12s_13_4_1_U129.MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0_U
[2025-10-13 21:23:41,077] 57290 | assign c  = $signed(in2);
[2025-10-13 21:23:41,077]       |           ^
[2025-10-13 21:23:41,077] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:57293:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2025-10-13 21:23:41,077]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_8s_4s_12s_13_4_1_U129.MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0_U
[2025-10-13 21:23:41,077] 57293 | assign p  = m_reg + c;
[2025-10-13 21:23:41,077]       |                   ^
[2025-10-13 21:23:41,077] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:57304:13: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-10-13 21:23:41,077]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_8s_4s_12s_13_4_1_U129.MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0_U
[2025-10-13 21:23:41,077] 57304 | assign dout = p_reg;
[2025-10-13 21:23:41,077]       |             ^
[2025-10-13 21:23:41,077] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:56816:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-13 21:23:41,077]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4s_4ns_8s_9_4_1_U455.MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1_U
[2025-10-13 21:23:41,077] 56816 | assign a  = $signed(in0);
[2025-10-13 21:23:41,077]       |           ^
[2025-10-13 21:23:41,077] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:56817:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 4 bits.
[2025-10-13 21:23:41,077]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4s_4ns_8s_9_4_1_U455.MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1_U
[2025-10-13 21:23:41,077] 56817 | assign b  = $unsigned(in1);
[2025-10-13 21:23:41,077]       |           ^
[2025-10-13 21:23:41,077] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:56818:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-10-13 21:23:41,077]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4s_4ns_8s_9_4_1_U455.MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1_U
[2025-10-13 21:23:41,077] 56818 | assign c  = $signed(in2);
[2025-10-13 21:23:41,077]       |           ^
[2025-10-13 21:23:41,077] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:56821:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2025-10-13 21:23:41,077]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4s_4ns_8s_9_4_1_U455.MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1_U
[2025-10-13 21:23:41,077] 56821 | assign p  = m_reg + c;
[2025-10-13 21:23:41,077]       |                   ^
[2025-10-13 21:23:41,077] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:56832:13: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-10-13 21:23:41,077]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4s_4ns_8s_9_4_1_U455.MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1_U
[2025-10-13 21:23:41,077] 56832 | assign dout = p_reg;
[2025-10-13 21:23:41,077]       |             ^
[2025-10-13 21:23:41,077] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:55063:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-10-13 21:23:41,077]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_8s_4s_13s_13_4_1_U137.MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1_U
[2025-10-13 21:23:41,077] 55063 | assign a  = $signed(in0);
[2025-10-13 21:23:41,077]       |           ^
[2025-10-13 21:23:41,077] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:55064:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-13 21:23:41,077]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_8s_4s_13s_13_4_1_U137.MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1_U
[2025-10-13 21:23:41,077] 55064 | assign b  = $signed(in1);
[2025-10-13 21:23:41,077]       |           ^
[2025-10-13 21:23:41,077] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:55065:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2025-10-13 21:23:41,077]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_8s_4s_13s_13_4_1_U137.MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1_U
[2025-10-13 21:23:41,077] 55065 | assign c  = $signed(in2);
[2025-10-13 21:23:41,077]       |           ^
[2025-10-13 21:23:41,077] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:55068:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2025-10-13 21:23:41,077]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_8s_4s_13s_13_4_1_U137.MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1_U
[2025-10-13 21:23:41,077] 55068 | assign p  = m_reg + c;
[2025-10-13 21:23:41,077]       |                   ^
[2025-10-13 21:23:41,077] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:55079:13: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-10-13 21:23:41,077]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_8s_4s_13s_13_4_1_U137.MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1_U
[2025-10-13 21:23:41,077] 55079 | assign dout = p_reg;
[2025-10-13 21:23:41,077]       |             ^
[2025-10-13 21:23:41,077] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:54340:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 4 bits.
[2025-10-13 21:23:41,077]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4ns_4s_8s_9_4_1_U449.MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0_U
[2025-10-13 21:23:41,077] 54340 | assign a  = $unsigned(in0);
[2025-10-13 21:23:41,077]       |           ^
[2025-10-13 21:23:41,077] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:54341:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-13 21:23:41,077]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4ns_4s_8s_9_4_1_U449.MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0_U
[2025-10-13 21:23:41,077] 54341 | assign b  = $signed(in1);
[2025-10-13 21:23:41,077]       |           ^
[2025-10-13 21:23:41,077] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:54342:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-10-13 21:23:41,077]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4ns_4s_8s_9_4_1_U449.MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0_U
[2025-10-13 21:23:41,077] 54342 | assign c  = $signed(in2);
[2025-10-13 21:23:41,077]       |           ^
[2025-10-13 21:23:41,077] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:54345:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2025-10-13 21:23:41,077]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4ns_4s_8s_9_4_1_U449.MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0_U
[2025-10-13 21:23:41,077] 54345 | assign p  = m_reg + c;
[2025-10-13 21:23:41,077]       |                   ^
[2025-10-13 21:23:41,077] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:54356:13: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-10-13 21:23:41,077]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4ns_4s_8s_9_4_1_U449.MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0_U
[2025-10-13 21:23:41,077] 54356 | assign dout = p_reg;
[2025-10-13 21:23:41,077]       |             ^
[2025-10-13 21:23:41,077] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8433:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-13 21:23:41,077]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4s_4ns_9s_10_4_1_U783.MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U
[2025-10-13 21:23:41,077]  8433 | assign a  = $signed(in0);
[2025-10-13 21:23:41,077]       |           ^
[2025-10-13 21:23:41,077] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8434:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 4 bits.
[2025-10-13 21:23:41,077]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4s_4ns_9s_10_4_1_U783.MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U
[2025-10-13 21:23:41,077]  8434 | assign b  = $unsigned(in1);
[2025-10-13 21:23:41,077]       |           ^
[2025-10-13 21:23:41,077] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8435:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2025-10-13 21:23:41,077]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4s_4ns_9s_10_4_1_U783.MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U
[2025-10-13 21:23:41,077]  8435 | assign c  = $signed(in2);
[2025-10-13 21:23:41,077]       |           ^
[2025-10-13 21:23:41,077] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8438:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2025-10-13 21:23:41,077]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4s_4ns_9s_10_4_1_U783.MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U
[2025-10-13 21:23:41,077]  8438 | assign p  = m_reg + c;
[2025-10-13 21:23:41,077]       |                   ^
[2025-10-13 21:23:41,077] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8449:13: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-10-13 21:23:41,077]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4s_4ns_9s_10_4_1_U783.MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U
[2025-10-13 21:23:41,077]  8449 | assign dout = p_reg;
[2025-10-13 21:23:41,077]       |             ^
[2025-10-13 21:23:41,077] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:2596:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-13 21:23:41,077]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4s_4ns_13s_13_4_1_U812.MVAU_hls_1_mac_muladd_4s_4ns_13s_13_4_1_DSP48_6_U
[2025-10-13 21:23:41,077]  2596 | assign a  = $signed(in0);
[2025-10-13 21:23:41,077]       |           ^
[2025-10-13 21:23:41,077] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:2597:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 4 bits.
[2025-10-13 21:23:41,077]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4s_4ns_13s_13_4_1_U812.MVAU_hls_1_mac_muladd_4s_4ns_13s_13_4_1_DSP48_6_U
[2025-10-13 21:23:41,077]  2597 | assign b  = $unsigned(in1);
[2025-10-13 21:23:41,077]       |           ^
[2025-10-13 21:23:41,077] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:2598:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2025-10-13 21:23:41,078]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4s_4ns_13s_13_4_1_U812.MVAU_hls_1_mac_muladd_4s_4ns_13s_13_4_1_DSP48_6_U
[2025-10-13 21:23:41,078]  2598 | assign c  = $signed(in2);
[2025-10-13 21:23:41,078]       |           ^
[2025-10-13 21:23:41,078] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:2601:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2025-10-13 21:23:41,078]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4s_4ns_13s_13_4_1_U812.MVAU_hls_1_mac_muladd_4s_4ns_13s_13_4_1_DSP48_6_U
[2025-10-13 21:23:41,078]  2601 | assign p  = m_reg + c;
[2025-10-13 21:23:41,078]       |                   ^
[2025-10-13 21:23:41,078] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:2612:13: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-10-13 21:23:41,078]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4s_4ns_13s_13_4_1_U812.MVAU_hls_1_mac_muladd_4s_4ns_13s_13_4_1_DSP48_6_U
[2025-10-13 21:23:41,078]  2612 | assign dout = p_reg;
[2025-10-13 21:23:41,078]       |             ^
[2025-10-13 21:23:41,078] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:1102:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-13 21:23:41,078]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4s_4ns_9s_13_4_1_U784.MVAU_hls_1_mac_muladd_4s_4ns_9s_13_4_1_DSP48_5_U
[2025-10-13 21:23:41,078]  1102 | assign a  = $signed(in0);
[2025-10-13 21:23:41,078]       |           ^
[2025-10-13 21:23:41,078] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:1103:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 4 bits.
[2025-10-13 21:23:41,078]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4s_4ns_9s_13_4_1_U784.MVAU_hls_1_mac_muladd_4s_4ns_9s_13_4_1_DSP48_5_U
[2025-10-13 21:23:41,078]  1103 | assign b  = $unsigned(in1);
[2025-10-13 21:23:41,078]       |           ^
[2025-10-13 21:23:41,078] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:1104:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2025-10-13 21:23:41,078]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4s_4ns_9s_13_4_1_U784.MVAU_hls_1_mac_muladd_4s_4ns_9s_13_4_1_DSP48_5_U
[2025-10-13 21:23:41,078]  1104 | assign c  = $signed(in2);
[2025-10-13 21:23:41,078]       |           ^
[2025-10-13 21:23:41,078] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:1107:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2025-10-13 21:23:41,078]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4s_4ns_9s_13_4_1_U784.MVAU_hls_1_mac_muladd_4s_4ns_9s_13_4_1_DSP48_5_U
[2025-10-13 21:23:41,078]  1107 | assign p  = m_reg + c;
[2025-10-13 21:23:41,078]       |                   ^
[2025-10-13 21:23:41,078] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:1118:13: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-10-13 21:23:41,078]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4s_4ns_9s_13_4_1_U784.MVAU_hls_1_mac_muladd_4s_4ns_9s_13_4_1_DSP48_5_U
[2025-10-13 21:23:41,078]  1118 | assign dout = p_reg;
[2025-10-13 21:23:41,078]       |             ^
[2025-10-13 21:23:41,078] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:510:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 4 bits.
[2025-10-13 21:23:41,078]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4ns_4s_9s_13_4_1_U781.MVAU_hls_1_mac_muladd_4ns_4s_9s_13_4_1_DSP48_3_U
[2025-10-13 21:23:41,078]   510 | assign a  = $unsigned(in0);
[2025-10-13 21:23:41,078]       |           ^
[2025-10-13 21:23:41,078] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:511:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-13 21:23:41,078]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4ns_4s_9s_13_4_1_U781.MVAU_hls_1_mac_muladd_4ns_4s_9s_13_4_1_DSP48_3_U
[2025-10-13 21:23:41,078]   511 | assign b  = $signed(in1);
[2025-10-13 21:23:41,078]       |           ^
[2025-10-13 21:23:41,078] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:512:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2025-10-13 21:23:41,078]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4ns_4s_9s_13_4_1_U781.MVAU_hls_1_mac_muladd_4ns_4s_9s_13_4_1_DSP48_3_U
[2025-10-13 21:23:41,078]   512 | assign c  = $signed(in2);
[2025-10-13 21:23:41,078]       |           ^
[2025-10-13 21:23:41,078] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:515:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2025-10-13 21:23:41,078]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4ns_4s_9s_13_4_1_U781.MVAU_hls_1_mac_muladd_4ns_4s_9s_13_4_1_DSP48_3_U
[2025-10-13 21:23:41,078]   515 | assign p  = m_reg + c;
[2025-10-13 21:23:41,078]       |                   ^
[2025-10-13 21:23:41,078] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:526:13: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-10-13 21:23:41,078]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4ns_4s_9s_13_4_1_U781.MVAU_hls_1_mac_muladd_4ns_4s_9s_13_4_1_DSP48_3_U
[2025-10-13 21:23:41,078]   526 | assign dout = p_reg;
[2025-10-13 21:23:41,078]       |             ^
[2025-10-13 21:23:41,078] %Warning-UNPACKED: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:59712:10: Unsupported: Unpacked struct/union
[2025-10-13 21:23:41,078]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1_wstrm.inst.core.mem
[2025-10-13 21:23:41,078] 59712 |  typedef struct {
[2025-10-13 21:23:41,078]       |          ^~~~~~
[2025-10-13 21:23:41,078] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:59735:36: Operator ADD expects 32 bits on the LHS, but LHS's SEL generates 3 bits.
[2025-10-13 21:23:41,078]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1_wstrm.inst.core.mem
[2025-10-13 21:23:41,078] 59735 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
[2025-10-13 21:23:41,078]       |                                    ^
[2025-10-13 21:23:41,078] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:59735:22: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
[2025-10-13 21:23:41,078]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1_wstrm.inst.core.mem
[2025-10-13 21:23:41,078] 59735 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
[2025-10-13 21:23:41,078]       |                      ^
[2025-10-13 21:23:41,078] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:59740:20: Operator EQ expects 32 bits on the LHS, but LHS's SEL generates 3 bits.
[2025-10-13 21:23:41,078]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1_wstrm.inst.core.mem
[2025-10-13 21:23:41,078] 59740 |        ptr_eff.val == DEPTH-2;
[2025-10-13 21:23:41,078]       |                    ^~
[2025-10-13 21:23:41,078] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:59763:19: Operator PATMEMBER expects 3 bits on the Pattern value, but Pattern value's VARREF 'config_address' generates 32 bits.
[2025-10-13 21:23:41,078]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1_wstrm.inst.core.mem
[2025-10-13 21:23:41,078] 59763 |      Ptr[1] <= '{ val: config_address, lst: 'x };
[2025-10-13 21:23:41,078]       |                   ^~~
[2025-10-13 21:23:41,078] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:59994:27: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SHIFTR generates 4096 bits.
[2025-10-13 21:23:41,078]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1_wstrm.inst.core.config_if
[2025-10-13 21:23:41,078] 59994 |     assign internal_rdata = ip_rdata >> (internal_rfold*DATA_WIDTH);
[2025-10-13 21:23:41,078]       |                           ^
[2025-10-13 21:23:41,078] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:59735:36: Operator ADD expects 32 bits on the LHS, but LHS's SEL generates 2 bits.
[2025-10-13 21:23:41,078]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0_wstrm.inst.core.mem
[2025-10-13 21:23:41,078] 59735 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
[2025-10-13 21:23:41,078]       |                                    ^
[2025-10-13 21:23:41,078] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:59735:22: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
[2025-10-13 21:23:41,078]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0_wstrm.inst.core.mem
[2025-10-13 21:23:41,078] 59735 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
[2025-10-13 21:23:41,078]       |                      ^
[2025-10-13 21:23:41,078] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:59740:20: Operator EQ expects 32 bits on the LHS, but LHS's SEL generates 2 bits.
[2025-10-13 21:23:41,078]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0_wstrm.inst.core.mem
[2025-10-13 21:23:41,078] 59740 |        ptr_eff.val == DEPTH-2;
[2025-10-13 21:23:41,078]       |                    ^~
[2025-10-13 21:23:41,078] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:59763:19: Operator PATMEMBER expects 2 bits on the Pattern value, but Pattern value's VARREF 'config_address' generates 32 bits.
[2025-10-13 21:23:41,078]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0_wstrm.inst.core.mem
[2025-10-13 21:23:41,078] 59763 |      Ptr[1] <= '{ val: config_address, lst: 'x };
[2025-10-13 21:23:41,078]       |                   ^~~
[2025-10-13 21:23:41,078] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:59994:27: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SHIFTR generates 96 bits.
[2025-10-13 21:23:41,078]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0_wstrm.inst.core.config_if
[2025-10-13 21:23:41,078] 59994 |     assign internal_rdata = ip_rdata >> (internal_rfold*DATA_WIDTH);
[2025-10-13 21:23:41,078]       |                           ^
[2025-10-13 21:23:41,078] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:56143:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-13 21:23:41,078]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.flow_control_loop_pipe_sequential_init_U
[2025-10-13 21:23:41,078] 56143 | #0 ap_loop_init_int = 1'b1;
[2025-10-13 21:23:41,078]       |  ^
[2025-10-13 21:23:41,078] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:56144:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-13 21:23:41,078]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.flow_control_loop_pipe_sequential_init_U
[2025-10-13 21:23:41,078] 56144 | #0 ap_done_cache = 1'b0;
[2025-10-13 21:23:41,078]       |  ^
[2025-10-13 21:23:41,078] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:54558:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-13 21:23:41,078]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.flow_control_loop_pipe_sequential_init_U
[2025-10-13 21:23:41,078] 54558 | #0 ap_loop_init_int = 1'b1;
[2025-10-13 21:23:41,078]       |  ^
[2025-10-13 21:23:41,078] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:54559:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-13 21:23:41,078]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.flow_control_loop_pipe_sequential_init_U
[2025-10-13 21:23:41,078] 54559 | #0 ap_done_cache = 1'b0;
[2025-10-13 21:23:41,078]       |  ^
[2025-10-13 21:23:41,078] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:192:4: Logical operator IF expects 1 bit on the If, but If's MODDIV generates 32 bits.
[2025-10-13 21:23:41,078]                                                                                           : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_2.inst.impl.core
[2025-10-13 21:23:41,078]   192 |    if(IBITS % OBITS) begin
[2025-10-13 21:23:41,078]       |    ^~
[2025-10-13 21:23:41,078] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:221:11: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
[2025-10-13 21:23:41,078]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_2.inst.impl.core
[2025-10-13 21:23:41,078]   221 |      acnt = ivld? -K+1 : 1;
[2025-10-13 21:23:41,078]       |           ^
[2025-10-13 21:23:41,078] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:148:4: Logical operator IF expects 1 bit on the If, but If's MODDIV generates 32 bits.
[2025-10-13 21:23:41,078]                                                                                           : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_1.inst.impl.core
[2025-10-13 21:23:41,078]   148 |    if(OBITS % IBITS) begin
[2025-10-13 21:23:41,078]       |    ^~
[2025-10-13 21:23:41,079] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:158:32: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
[2025-10-13 21:23:41,079]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_1.inst.impl.core
[2025-10-13 21:23:41,079]   158 |   logic [$clog2(K):0]  ACnt = K-1;
[2025-10-13 21:23:41,079]       |                                ^
[2025-10-13 21:23:41,079] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:164:10: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
[2025-10-13 21:23:41,079]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_1.inst.impl.core
[2025-10-13 21:23:41,079]   164 |     ACnt <= K-1;
[2025-10-13 21:23:41,079]       |          ^~
[2025-10-13 21:23:41,079] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:169:48: Operator COND expects 32 bits on the Conditional False, but Conditional False's VARREF 'ACnt' generates 3 bits.
[2025-10-13 21:23:41,079]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_1.inst.impl.core
[2025-10-13 21:23:41,079]   169 |     automatic type(ACnt)  acnt = (ovld && ordy)? K-1 : ACnt;
[2025-10-13 21:23:41,079]       |                                                ^
[2025-10-13 21:23:41,079] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:169:48: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
[2025-10-13 21:23:41,079]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_1.inst.impl.core
[2025-10-13 21:23:41,079]   169 |     automatic type(ACnt)  acnt = (ovld && ordy)? K-1 : ACnt;
[2025-10-13 21:23:41,079]       |                                                ^
[2025-10-13 21:23:41,079] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:1902:4: Output port connection 'ip_addr' expects 12 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
[2025-10-13 21:23:41,079]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1_wstrm.inst.core
[2025-10-13 21:23:41,079]  1902 |   .ip_addr(config_address),
[2025-10-13 21:23:41,079]       |    ^~~~~~~
[2025-10-13 21:23:41,079] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:1902:4: Output port connection 'ip_addr' expects 6 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
[2025-10-13 21:23:41,079]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0_wstrm.inst.core
[2025-10-13 21:23:41,079]  1902 |   .ip_addr(config_address),
[2025-10-13 21:23:41,079]       |    ^~~~~~~
[2025-10-13 21:23:41,079] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:18519:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-13 21:23:41,079]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,079] 18519 | #0 ap_CS_iter0_fsm = 1'd1;
[2025-10-13 21:23:41,079]       |  ^
[2025-10-13 21:23:41,079] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:18520:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-13 21:23:41,079]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,079] 18520 | #0 ap_CS_iter1_fsm = 2'd1;
[2025-10-13 21:23:41,079]       |  ^
[2025-10-13 21:23:41,079] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:18521:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-13 21:23:41,079]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,079] 18521 | #0 ap_CS_iter2_fsm = 2'd1;
[2025-10-13 21:23:41,079]       |  ^
[2025-10-13 21:23:41,079] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:18522:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-13 21:23:41,079]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,079] 18522 | #0 ap_CS_iter3_fsm = 2'd1;
[2025-10-13 21:23:41,079]       |  ^
[2025-10-13 21:23:41,079] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:18523:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-13 21:23:41,079]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,079] 18523 | #0 ap_CS_iter4_fsm = 2'd1;
[2025-10-13 21:23:41,079]       |  ^
[2025-10-13 21:23:41,079] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:18524:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-13 21:23:41,079]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,079] 18524 | #0 ap_CS_iter5_fsm = 2'd1;
[2025-10-13 21:23:41,079]       |  ^
[2025-10-13 21:23:41,079] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:18525:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-13 21:23:41,079]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,079] 18525 | #0 ap_done_reg = 1'b0;
[2025-10-13 21:23:41,079]       |  ^
[2025-10-13 21:23:41,079] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:41546:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-13 21:23:41,079] 41546 |             ap_NS_iter0_fsm = 'bx;
[2025-10-13 21:23:41,079]       |                             ^
[2025-10-13 21:23:41,079] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:41570:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-13 21:23:41,079] 41570 |             ap_NS_iter1_fsm = 'bx;
[2025-10-13 21:23:41,079]       |                             ^
[2025-10-13 21:23:41,079] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:41594:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-13 21:23:41,079] 41594 |             ap_NS_iter2_fsm = 'bx;
[2025-10-13 21:23:41,079]       |                             ^
[2025-10-13 21:23:41,079] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:41618:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-13 21:23:41,079] 41618 |             ap_NS_iter3_fsm = 'bx;
[2025-10-13 21:23:41,079]       |                             ^
[2025-10-13 21:23:41,079] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:41642:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-13 21:23:41,079] 41642 |             ap_NS_iter4_fsm = 'bx;
[2025-10-13 21:23:41,079]       |                             ^
[2025-10-13 21:23:41,079] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:41666:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-13 21:23:41,079] 41666 |             ap_NS_iter5_fsm = 'bx;
[2025-10-13 21:23:41,079]       |                             ^
[2025-10-13 21:23:41,079] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44309:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:23:41,079] 44309 | assign grp_fu_47245_p0 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:23:41,079]       |                        ^
[2025-10-13 21:23:41,079] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44311:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:23:41,079] 44311 | assign grp_fu_47254_p0 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:23:41,079]       |                        ^
[2025-10-13 21:23:41,079] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44313:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:23:41,079] 44313 | assign grp_fu_47263_p0 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:23:41,079]       |                        ^
[2025-10-13 21:23:41,079] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44315:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:23:41,079] 44315 | assign grp_fu_47272_p0 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:23:41,079]       |                        ^
[2025-10-13 21:23:41,079] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44317:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_fu_15726_p1' generates 8 bits.
[2025-10-13 21:23:41,079] 44317 | assign grp_fu_47281_p0 = zext_ln1494_12_fu_15726_p1;
[2025-10-13 21:23:41,079]       |                        ^
[2025-10-13 21:23:41,079] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44319:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:23:41,079] 44319 | assign grp_fu_47290_p0 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:23:41,079]       |                        ^
[2025-10-13 21:23:41,079] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44321:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:23:41,079] 44321 | assign grp_fu_47299_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:23:41,079]       |                        ^
[2025-10-13 21:23:41,079] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44323:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:23:41,079] 44323 | assign grp_fu_47308_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:23:41,079]       |                        ^
[2025-10-13 21:23:41,079] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44325:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:23:41,079] 44325 | assign grp_fu_47317_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:23:41,079]       |                        ^
[2025-10-13 21:23:41,079] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44327:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:23:41,079] 44327 | assign grp_fu_47326_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:23:41,079]       |                        ^
[2025-10-13 21:23:41,079] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44329:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_fu_15726_p1' generates 8 bits.
[2025-10-13 21:23:41,079] 44329 | assign grp_fu_47335_p1 = zext_ln1494_12_fu_15726_p1;
[2025-10-13 21:23:41,079]       |                        ^
[2025-10-13 21:23:41,079] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44331:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:23:41,079] 44331 | assign grp_fu_47344_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:23:41,079]       |                        ^
[2025-10-13 21:23:41,079] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44333:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:23:41,079] 44333 | assign grp_fu_47353_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:23:41,079]       |                        ^
[2025-10-13 21:23:41,079] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44335:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:23:41,079] 44335 | assign grp_fu_47362_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:23:41,079]       |                        ^
[2025-10-13 21:23:41,079] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44337:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:23:41,079] 44337 | assign grp_fu_47371_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:23:41,079]       |                        ^
[2025-10-13 21:23:41,079] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44339:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:23:41,079] 44339 | assign grp_fu_47380_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:23:41,079]       |                        ^
[2025-10-13 21:23:41,079] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44341:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_fu_15726_p1' generates 8 bits.
[2025-10-13 21:23:41,079] 44341 | assign grp_fu_47389_p1 = zext_ln1494_12_fu_15726_p1;
[2025-10-13 21:23:41,080]       |                        ^
[2025-10-13 21:23:41,080] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44343:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:23:41,080] 44343 | assign grp_fu_47398_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:23:41,080]       |                        ^
[2025-10-13 21:23:41,080] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44345:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:23:41,080] 44345 | assign grp_fu_47407_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:23:41,080]       |                        ^
[2025-10-13 21:23:41,080] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44347:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:23:41,080] 44347 | assign grp_fu_47416_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:23:41,080]       |                        ^
[2025-10-13 21:23:41,080] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44349:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:23:41,080] 44349 | assign grp_fu_47425_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:23:41,080]       |                        ^
[2025-10-13 21:23:41,080] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44351:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:23:41,080] 44351 | assign grp_fu_47434_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:23:41,080]       |                        ^
[2025-10-13 21:23:41,080] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44353:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_fu_15726_p1' generates 8 bits.
[2025-10-13 21:23:41,080] 44353 | assign grp_fu_47443_p1 = zext_ln1494_12_fu_15726_p1;
[2025-10-13 21:23:41,080]       |                        ^
[2025-10-13 21:23:41,080] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44355:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:23:41,080] 44355 | assign grp_fu_47452_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:23:41,080]       |                        ^
[2025-10-13 21:23:41,080] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44357:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:23:41,080] 44357 | assign grp_fu_47461_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:23:41,080]       |                        ^
[2025-10-13 21:23:41,080] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44359:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:23:41,080] 44359 | assign grp_fu_47470_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:23:41,080]       |                        ^
[2025-10-13 21:23:41,080] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44361:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:23:41,080] 44361 | assign grp_fu_47479_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:23:41,080]       |                        ^
[2025-10-13 21:23:41,080] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44363:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:23:41,080] 44363 | assign grp_fu_47488_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:23:41,080]       |                        ^
[2025-10-13 21:23:41,080] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44365:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_fu_15726_p1' generates 8 bits.
[2025-10-13 21:23:41,080] 44365 | assign grp_fu_47497_p1 = zext_ln1494_12_fu_15726_p1;
[2025-10-13 21:23:41,080]       |                        ^
[2025-10-13 21:23:41,080] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44367:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:23:41,080] 44367 | assign grp_fu_47506_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:23:41,080]       |                        ^
[2025-10-13 21:23:41,080] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44369:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:23:41,080] 44369 | assign grp_fu_47515_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:23:41,080]       |                        ^
[2025-10-13 21:23:41,080] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44371:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:23:41,080] 44371 | assign grp_fu_47524_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:23:41,080]       |                        ^
[2025-10-13 21:23:41,080] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44373:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:23:41,080] 44373 | assign grp_fu_47533_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:23:41,080]       |                        ^
[2025-10-13 21:23:41,080] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44375:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:23:41,080] 44375 | assign grp_fu_47542_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:23:41,080]       |                        ^
[2025-10-13 21:23:41,080] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44377:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_fu_15726_p1' generates 8 bits.
[2025-10-13 21:23:41,080] 44377 | assign grp_fu_47551_p1 = zext_ln1494_12_fu_15726_p1;
[2025-10-13 21:23:41,080]       |                        ^
[2025-10-13 21:23:41,080] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44379:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:23:41,080] 44379 | assign grp_fu_47560_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:23:41,080]       |                        ^
[2025-10-13 21:23:41,080] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44381:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:23:41,080] 44381 | assign grp_fu_47569_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:23:41,080]       |                        ^
[2025-10-13 21:23:41,080] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44383:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:23:41,080] 44383 | assign grp_fu_47578_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:23:41,080]       |                        ^
[2025-10-13 21:23:41,080] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44385:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:23:41,080] 44385 | assign grp_fu_47587_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:23:41,080]       |                        ^
[2025-10-13 21:23:41,080] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44387:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:23:41,080] 44387 | assign grp_fu_47596_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:23:41,080]       |                        ^
[2025-10-13 21:23:41,080] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44389:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_fu_15726_p1' generates 8 bits.
[2025-10-13 21:23:41,080] 44389 | assign grp_fu_47605_p1 = zext_ln1494_12_fu_15726_p1;
[2025-10-13 21:23:41,080]       |                        ^
[2025-10-13 21:23:41,080] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44391:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:23:41,080] 44391 | assign grp_fu_47614_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:23:41,080]       |                        ^
[2025-10-13 21:23:41,080] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44393:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:23:41,080] 44393 | assign grp_fu_47623_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:23:41,080]       |                        ^
[2025-10-13 21:23:41,080] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44395:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:23:41,080] 44395 | assign grp_fu_47632_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:23:41,080]       |                        ^
[2025-10-13 21:23:41,080] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44397:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:23:41,080] 44397 | assign grp_fu_47641_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:23:41,080]       |                        ^
[2025-10-13 21:23:41,080] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44399:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:23:41,080] 44399 | assign grp_fu_47650_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:23:41,080]       |                        ^
[2025-10-13 21:23:41,080] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44401:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_fu_15726_p1' generates 8 bits.
[2025-10-13 21:23:41,080] 44401 | assign grp_fu_47659_p1 = zext_ln1494_12_fu_15726_p1;
[2025-10-13 21:23:41,080]       |                        ^
[2025-10-13 21:23:41,080] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44403:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:23:41,080] 44403 | assign grp_fu_47668_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:23:41,080]       |                        ^
[2025-10-13 21:23:41,080] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44405:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:23:41,080] 44405 | assign grp_fu_47677_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:23:41,080]       |                        ^
[2025-10-13 21:23:41,080] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44407:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:23:41,080] 44407 | assign grp_fu_47686_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:23:41,080]       |                        ^
[2025-10-13 21:23:41,080] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44409:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:23:41,080] 44409 | assign grp_fu_47695_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:23:41,080]       |                        ^
[2025-10-13 21:23:41,080] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44411:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:23:41,080] 44411 | assign grp_fu_47704_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:23:41,080]       |                        ^
[2025-10-13 21:23:41,080] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44413:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_fu_15726_p1' generates 8 bits.
[2025-10-13 21:23:41,080] 44413 | assign grp_fu_47713_p1 = zext_ln1494_12_fu_15726_p1;
[2025-10-13 21:23:41,080]       |                        ^
[2025-10-13 21:23:41,080] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44415:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:23:41,080] 44415 | assign grp_fu_47722_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:23:41,080]       |                        ^
[2025-10-13 21:23:41,080] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44417:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:23:41,080] 44417 | assign grp_fu_47731_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:23:41,081]       |                        ^
[2025-10-13 21:23:41,081] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44419:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:23:41,081] 44419 | assign grp_fu_47740_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:23:41,081]       |                        ^
[2025-10-13 21:23:41,081] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44421:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:23:41,081] 44421 | assign grp_fu_47749_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:23:41,081]       |                        ^
[2025-10-13 21:23:41,081] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44423:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:23:41,081] 44423 | assign grp_fu_47758_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:23:41,081]       |                        ^
[2025-10-13 21:23:41,081] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44425:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_fu_15726_p1' generates 8 bits.
[2025-10-13 21:23:41,081] 44425 | assign grp_fu_47767_p1 = zext_ln1494_12_fu_15726_p1;
[2025-10-13 21:23:41,081]       |                        ^
[2025-10-13 21:23:41,081] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44427:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:23:41,081] 44427 | assign grp_fu_47776_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:23:41,081]       |                        ^
[2025-10-13 21:23:41,081] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44429:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:23:41,081] 44429 | assign grp_fu_47785_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:23:41,081]       |                        ^
[2025-10-13 21:23:41,081] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44431:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:23:41,081] 44431 | assign grp_fu_47794_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:23:41,081]       |                        ^
[2025-10-13 21:23:41,081] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44433:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:23:41,081] 44433 | assign grp_fu_47803_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:23:41,081]       |                        ^
[2025-10-13 21:23:41,081] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44435:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:23:41,081] 44435 | assign grp_fu_47812_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:23:41,081]       |                        ^
[2025-10-13 21:23:41,081] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44437:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:23:41,081] 44437 | assign grp_fu_47821_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:23:41,081]       |                        ^
[2025-10-13 21:23:41,081] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44439:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:23:41,081] 44439 | assign grp_fu_47830_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:23:41,081]       |                        ^
[2025-10-13 21:23:41,081] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44441:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:23:41,081] 44441 | assign grp_fu_47839_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:23:41,081]       |                        ^
[2025-10-13 21:23:41,081] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44443:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:23:41,081] 44443 | assign grp_fu_47848_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:23:41,081]       |                        ^
[2025-10-13 21:23:41,081] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44445:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:23:41,081] 44445 | assign grp_fu_47857_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:23:41,081]       |                        ^
[2025-10-13 21:23:41,081] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44447:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:23:41,081] 44447 | assign grp_fu_47866_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:23:41,081]       |                        ^
[2025-10-13 21:23:41,081] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44449:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:23:41,081] 44449 | assign grp_fu_47875_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:23:41,081]       |                        ^
[2025-10-13 21:23:41,081] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44451:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:23:41,081] 44451 | assign grp_fu_47884_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:23:41,081]       |                        ^
[2025-10-13 21:23:41,081] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44453:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:23:41,081] 44453 | assign grp_fu_47893_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:23:41,081]       |                        ^
[2025-10-13 21:23:41,081] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44455:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:23:41,081] 44455 | assign grp_fu_47902_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:23:41,081]       |                        ^
[2025-10-13 21:23:41,081] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44457:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:23:41,081] 44457 | assign grp_fu_47911_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:23:41,081]       |                        ^
[2025-10-13 21:23:41,081] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44459:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:23:41,081] 44459 | assign grp_fu_47920_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:23:41,081]       |                        ^
[2025-10-13 21:23:41,081] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44461:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:23:41,081] 44461 | assign grp_fu_47929_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:23:41,081]       |                        ^
[2025-10-13 21:23:41,081] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44463:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:23:41,081] 44463 | assign grp_fu_47938_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:23:41,081]       |                        ^
[2025-10-13 21:23:41,081] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44465:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:23:41,081] 44465 | assign grp_fu_47947_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:23:41,081]       |                        ^
[2025-10-13 21:23:41,081] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44467:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:23:41,081] 44467 | assign grp_fu_47956_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:23:41,081]       |                        ^
[2025-10-13 21:23:41,081] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44469:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:23:41,081] 44469 | assign grp_fu_47965_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:23:41,081]       |                        ^
[2025-10-13 21:23:41,081] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44471:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:23:41,081] 44471 | assign grp_fu_47974_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:23:41,081]       |                        ^
[2025-10-13 21:23:41,081] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44473:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:23:41,081] 44473 | assign grp_fu_47983_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:23:41,081]       |                        ^
[2025-10-13 21:23:41,081] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44475:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:23:41,081] 44475 | assign grp_fu_47992_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:23:41,081]       |                        ^
[2025-10-13 21:23:41,081] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44477:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:23:41,081] 44477 | assign grp_fu_48001_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:23:41,081]       |                        ^
[2025-10-13 21:23:41,081] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44479:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:23:41,081] 44479 | assign grp_fu_48010_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:23:41,081]       |                        ^
[2025-10-13 21:23:41,081] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44481:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:23:41,081] 44481 | assign grp_fu_48019_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:23:41,081]       |                        ^
[2025-10-13 21:23:41,081] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44483:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:23:41,081] 44483 | assign grp_fu_48028_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:23:41,081]       |                        ^
[2025-10-13 21:23:41,081] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44485:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:23:41,081] 44485 | assign grp_fu_48037_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:23:41,081]       |                        ^
[2025-10-13 21:23:41,081] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44487:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:23:41,081] 44487 | assign grp_fu_48046_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:23:41,081]       |                        ^
[2025-10-13 21:23:41,081] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44489:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:23:41,081] 44489 | assign grp_fu_48055_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:23:41,081]       |                        ^
[2025-10-13 21:23:41,081] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44491:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:23:41,081] 44491 | assign grp_fu_48064_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:23:41,081]       |                        ^
[2025-10-13 21:23:41,081] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44493:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:23:41,081] 44493 | assign grp_fu_48073_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:23:41,081]       |                        ^
[2025-10-13 21:23:41,081] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44495:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:23:41,081] 44495 | assign grp_fu_48082_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:23:41,081]       |                        ^
[2025-10-13 21:23:41,081] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44497:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:23:41,081] 44497 | assign grp_fu_48091_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:23:41,081]       |                        ^
[2025-10-13 21:23:41,081] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44499:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:23:41,081] 44499 | assign grp_fu_48100_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:23:41,082]       |                        ^
[2025-10-13 21:23:41,082] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44501:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:23:41,082] 44501 | assign grp_fu_48109_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:23:41,082]       |                        ^
[2025-10-13 21:23:41,082] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44503:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:23:41,082] 44503 | assign grp_fu_48118_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:23:41,082]       |                        ^
[2025-10-13 21:23:41,082] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44505:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:23:41,082] 44505 | assign grp_fu_48127_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:23:41,082]       |                        ^
[2025-10-13 21:23:41,082] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44507:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:23:41,082] 44507 | assign grp_fu_48136_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:23:41,082]       |                        ^
[2025-10-13 21:23:41,082] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44509:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:23:41,082] 44509 | assign grp_fu_48145_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:23:41,082]       |                        ^
[2025-10-13 21:23:41,082] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44511:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:23:41,082] 44511 | assign grp_fu_48154_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:23:41,082]       |                        ^
[2025-10-13 21:23:41,082] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44513:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:23:41,082] 44513 | assign grp_fu_48163_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:23:41,082]       |                        ^
[2025-10-13 21:23:41,082] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44515:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:23:41,082] 44515 | assign grp_fu_48172_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:23:41,082]       |                        ^
[2025-10-13 21:23:41,082] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44517:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:23:41,082] 44517 | assign grp_fu_48181_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:23:41,082]       |                        ^
[2025-10-13 21:23:41,082] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44519:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:23:41,082] 44519 | assign grp_fu_48190_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:23:41,082]       |                        ^
[2025-10-13 21:23:41,082] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44521:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:23:41,082] 44521 | assign grp_fu_48199_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:23:41,082]       |                        ^
[2025-10-13 21:23:41,082] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44523:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:23:41,082] 44523 | assign grp_fu_48208_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:23:41,082]       |                        ^
[2025-10-13 21:23:41,082] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44525:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:23:41,082] 44525 | assign grp_fu_48217_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:23:41,082]       |                        ^
[2025-10-13 21:23:41,082] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44527:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:23:41,082] 44527 | assign grp_fu_48226_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:23:41,082]       |                        ^
[2025-10-13 21:23:41,082] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44529:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:23:41,082] 44529 | assign grp_fu_48235_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:23:41,082]       |                        ^
[2025-10-13 21:23:41,082] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44531:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:23:41,082] 44531 | assign grp_fu_48244_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:23:41,082]       |                        ^
[2025-10-13 21:23:41,082] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44533:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:23:41,082] 44533 | assign grp_fu_48253_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:23:41,082]       |                        ^
[2025-10-13 21:23:41,082] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44535:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:23:41,082] 44535 | assign grp_fu_48262_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:23:41,082]       |                        ^
[2025-10-13 21:23:41,082] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44537:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:23:41,082] 44537 | assign grp_fu_48271_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:23:41,082]       |                        ^
[2025-10-13 21:23:41,082] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44539:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:23:41,082] 44539 | assign grp_fu_48280_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:23:41,082]       |                        ^
[2025-10-13 21:23:41,082] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44541:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:23:41,082] 44541 | assign grp_fu_48289_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:23:41,082]       |                        ^
[2025-10-13 21:23:41,082] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44543:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:23:41,082] 44543 | assign grp_fu_48298_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:23:41,082]       |                        ^
[2025-10-13 21:23:41,082] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44545:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:23:41,082] 44545 | assign grp_fu_48307_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:23:41,082]       |                        ^
[2025-10-13 21:23:41,082] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44547:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:23:41,082] 44547 | assign grp_fu_48316_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:23:41,082]       |                        ^
[2025-10-13 21:23:41,082] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44549:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:23:41,082] 44549 | assign grp_fu_48325_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:23:41,082]       |                        ^
[2025-10-13 21:23:41,082] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44551:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:23:41,082] 44551 | assign grp_fu_48334_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:23:41,082]       |                        ^
[2025-10-13 21:23:41,082] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44553:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:23:41,082] 44553 | assign grp_fu_48343_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:23:41,082]       |                        ^
[2025-10-13 21:23:41,082] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44555:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:23:41,082] 44555 | assign grp_fu_48352_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:23:41,082]       |                        ^
[2025-10-13 21:23:41,082] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44557:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:23:41,082] 44557 | assign grp_fu_48361_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:23:41,082]       |                        ^
[2025-10-13 21:23:41,082] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44559:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:23:41,082] 44559 | assign grp_fu_48370_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:23:41,082]       |                        ^
[2025-10-13 21:23:41,082] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44561:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:23:41,082] 44561 | assign grp_fu_48379_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:23:41,082]       |                        ^
[2025-10-13 21:23:41,082] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44563:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:23:41,082] 44563 | assign grp_fu_48388_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:23:41,082]       |                        ^
[2025-10-13 21:23:41,082] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44565:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:23:41,082] 44565 | assign grp_fu_48397_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:23:41,082]       |                        ^
[2025-10-13 21:23:41,082] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44567:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:23:41,082] 44567 | assign grp_fu_48406_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:23:41,082]       |                        ^
[2025-10-13 21:23:41,082] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44569:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:23:41,082] 44569 | assign grp_fu_48415_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:23:41,082]       |                        ^
[2025-10-13 21:23:41,082] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44571:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:23:41,082] 44571 | assign grp_fu_48424_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:23:41,082]       |                        ^
[2025-10-13 21:23:41,082] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44573:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:23:41,083] 44573 | assign grp_fu_48433_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:23:41,083]       |                        ^
[2025-10-13 21:23:41,083] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44575:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:23:41,083] 44575 | assign grp_fu_48442_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:23:41,083]       |                        ^
[2025-10-13 21:23:41,083] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44577:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:23:41,083] 44577 | assign grp_fu_48451_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:23:41,083]       |                        ^
[2025-10-13 21:23:41,083] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44579:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:23:41,083] 44579 | assign grp_fu_48460_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:23:41,083]       |                        ^
[2025-10-13 21:23:41,083] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44581:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:23:41,083] 44581 | assign grp_fu_48469_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:23:41,083]       |                        ^
[2025-10-13 21:23:41,083] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44583:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:23:41,083] 44583 | assign grp_fu_48478_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:23:41,083]       |                        ^
[2025-10-13 21:23:41,083] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44585:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:23:41,083] 44585 | assign grp_fu_48487_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:23:41,083]       |                        ^
[2025-10-13 21:23:41,083] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44587:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:23:41,083] 44587 | assign grp_fu_48496_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:23:41,083]       |                        ^
[2025-10-13 21:23:41,083] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44589:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:23:41,083] 44589 | assign grp_fu_48505_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:23:41,083]       |                        ^
[2025-10-13 21:23:41,083] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44591:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:23:41,083] 44591 | assign grp_fu_48514_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:23:41,083]       |                        ^
[2025-10-13 21:23:41,083] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44593:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:23:41,083] 44593 | assign grp_fu_48523_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:23:41,083]       |                        ^
[2025-10-13 21:23:41,083] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44595:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:23:41,083] 44595 | assign grp_fu_48532_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:23:41,083]       |                        ^
[2025-10-13 21:23:41,083] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44597:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:23:41,083] 44597 | assign grp_fu_48541_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:23:41,083]       |                        ^
[2025-10-13 21:23:41,083] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44599:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:23:41,083] 44599 | assign grp_fu_48550_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:23:41,083]       |                        ^
[2025-10-13 21:23:41,083] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44601:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:23:41,083] 44601 | assign grp_fu_48559_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:23:41,083]       |                        ^
[2025-10-13 21:23:41,083] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44603:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:23:41,083] 44603 | assign grp_fu_48568_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:23:41,083]       |                        ^
[2025-10-13 21:23:41,083] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44605:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:23:41,083] 44605 | assign grp_fu_48577_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:23:41,083]       |                        ^
[2025-10-13 21:23:41,083] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44607:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:23:41,083] 44607 | assign grp_fu_48586_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:23:41,083]       |                        ^
[2025-10-13 21:23:41,083] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44609:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:23:41,083] 44609 | assign grp_fu_48595_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:23:41,083]       |                        ^
[2025-10-13 21:23:41,083] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44611:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:23:41,083] 44611 | assign grp_fu_48604_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:23:41,083]       |                        ^
[2025-10-13 21:23:41,083] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44613:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:23:41,083] 44613 | assign grp_fu_48613_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:23:41,083]       |                        ^
[2025-10-13 21:23:41,083] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44615:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:23:41,083] 44615 | assign grp_fu_48622_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:23:41,083]       |                        ^
[2025-10-13 21:23:41,083] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44617:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:23:41,083] 44617 | assign grp_fu_48631_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:23:41,083]       |                        ^
[2025-10-13 21:23:41,083] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44619:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:23:41,083] 44619 | assign grp_fu_48640_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:23:41,083]       |                        ^
[2025-10-13 21:23:41,083] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44621:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:23:41,083] 44621 | assign grp_fu_48649_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:23:41,083]       |                        ^
[2025-10-13 21:23:41,083] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44623:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:23:41,083] 44623 | assign grp_fu_48658_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:23:41,083]       |                        ^
[2025-10-13 21:23:41,083] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44625:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:23:41,083] 44625 | assign grp_fu_48667_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:23:41,083]       |                        ^
[2025-10-13 21:23:41,083] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44627:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:23:41,083] 44627 | assign grp_fu_48676_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:23:41,083]       |                        ^
[2025-10-13 21:23:41,083] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44629:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:23:41,083] 44629 | assign grp_fu_48685_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:23:41,083]       |                        ^
[2025-10-13 21:23:41,083] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44631:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:23:41,083] 44631 | assign grp_fu_48694_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:23:41,083]       |                        ^
[2025-10-13 21:23:41,083] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44633:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:23:41,083] 44633 | assign grp_fu_48703_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:23:41,083]       |                        ^
[2025-10-13 21:23:41,083] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44635:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:23:41,083] 44635 | assign grp_fu_48712_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:23:41,083]       |                        ^
[2025-10-13 21:23:41,083] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44637:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:23:41,083] 44637 | assign grp_fu_48721_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:23:41,083]       |                        ^
[2025-10-13 21:23:41,083] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44639:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:23:41,083] 44639 | assign grp_fu_48730_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:23:41,083]       |                        ^
[2025-10-13 21:23:41,083] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44641:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:23:41,083] 44641 | assign grp_fu_48739_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:23:41,083]       |                        ^
[2025-10-13 21:23:41,083] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44643:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:23:41,083] 44643 | assign grp_fu_48748_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:23:41,083]       |                        ^
[2025-10-13 21:23:41,083] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44645:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:23:41,083] 44645 | assign grp_fu_48757_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:23:41,083]       |                        ^
[2025-10-13 21:23:41,083] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44647:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:23:41,083] 44647 | assign grp_fu_48766_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:23:41,083]       |                        ^
[2025-10-13 21:23:41,083] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44649:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:23:41,083] 44649 | assign grp_fu_48775_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:23:41,083]       |                        ^
[2025-10-13 21:23:41,083] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44651:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:23:41,083] 44651 | assign grp_fu_48784_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:23:41,083]       |                        ^
[2025-10-13 21:23:41,083] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44653:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:23:41,083] 44653 | assign grp_fu_48793_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:23:41,083]       |                        ^
[2025-10-13 21:23:41,083] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44655:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:23:41,083] 44655 | assign grp_fu_48802_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:23:41,083]       |                        ^
[2025-10-13 21:23:41,083] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44657:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:23:41,083] 44657 | assign grp_fu_48811_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:23:41,083]       |                        ^
[2025-10-13 21:23:41,084] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44659:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:23:41,084] 44659 | assign grp_fu_48820_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:23:41,084]       |                        ^
[2025-10-13 21:23:41,084] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44661:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:23:41,084] 44661 | assign grp_fu_48829_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:23:41,084]       |                        ^
[2025-10-13 21:23:41,084] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44663:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:23:41,084] 44663 | assign grp_fu_48838_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:23:41,084]       |                        ^
[2025-10-13 21:23:41,084] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44665:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:23:41,084] 44665 | assign grp_fu_48847_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:23:41,084]       |                        ^
[2025-10-13 21:23:41,084] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44667:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:23:41,084] 44667 | assign grp_fu_48856_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:23:41,084]       |                        ^
[2025-10-13 21:23:41,084] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44669:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:23:41,084] 44669 | assign grp_fu_48865_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:23:41,084]       |                        ^
[2025-10-13 21:23:41,084] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44671:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:23:41,084] 44671 | assign grp_fu_48874_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:23:41,084]       |                        ^
[2025-10-13 21:23:41,084] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44673:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:23:41,084] 44673 | assign grp_fu_48883_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:23:41,084]       |                        ^
[2025-10-13 21:23:41,084] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44675:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:23:41,084] 44675 | assign grp_fu_48892_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:23:41,084]       |                        ^
[2025-10-13 21:23:41,084] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44677:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:23:41,084] 44677 | assign grp_fu_48901_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:23:41,084]       |                        ^
[2025-10-13 21:23:41,084] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44679:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:23:41,084] 44679 | assign grp_fu_48910_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:23:41,084]       |                        ^
[2025-10-13 21:23:41,084] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44681:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:23:41,084] 44681 | assign grp_fu_48919_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:23:41,084]       |                        ^
[2025-10-13 21:23:41,084] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44683:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:23:41,084] 44683 | assign grp_fu_48928_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:23:41,084]       |                        ^
[2025-10-13 21:23:41,084] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44685:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:23:41,084] 44685 | assign grp_fu_48937_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:23:41,084]       |                        ^
[2025-10-13 21:23:41,084] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44687:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:23:41,084] 44687 | assign grp_fu_48946_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:23:41,084]       |                        ^
[2025-10-13 21:23:41,084] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44689:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:23:41,084] 44689 | assign grp_fu_48955_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:23:41,084]       |                        ^
[2025-10-13 21:23:41,084] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44691:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:23:41,084] 44691 | assign grp_fu_48964_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:23:41,084]       |                        ^
[2025-10-13 21:23:41,084] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44693:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:23:41,084] 44693 | assign grp_fu_48973_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:23:41,084]       |                        ^
[2025-10-13 21:23:41,084] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44695:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:23:41,084] 44695 | assign grp_fu_48982_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:23:41,084]       |                        ^
[2025-10-13 21:23:41,084] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44697:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:23:41,084] 44697 | assign grp_fu_48991_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:23:41,084]       |                        ^
[2025-10-13 21:23:41,084] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44699:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:23:41,084] 44699 | assign grp_fu_49000_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:23:41,084]       |                        ^
[2025-10-13 21:23:41,084] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44701:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:23:41,084] 44701 | assign grp_fu_49009_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:23:41,084]       |                        ^
[2025-10-13 21:23:41,084] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44703:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:23:41,084] 44703 | assign grp_fu_49018_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:23:41,084]       |                        ^
[2025-10-13 21:23:41,084] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44705:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:23:41,084] 44705 | assign grp_fu_49027_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:23:41,084]       |                        ^
[2025-10-13 21:23:41,084] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44707:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:23:41,084] 44707 | assign grp_fu_49036_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:23:41,084]       |                        ^
[2025-10-13 21:23:41,084] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44709:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:23:41,084] 44709 | assign grp_fu_49045_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:23:41,084]       |                        ^
[2025-10-13 21:23:41,084] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44711:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:23:41,084] 44711 | assign grp_fu_49054_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:23:41,084]       |                        ^
[2025-10-13 21:23:41,084] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44713:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:23:41,084] 44713 | assign grp_fu_49063_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:23:41,084]       |                        ^
[2025-10-13 21:23:41,084] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44715:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:23:41,084] 44715 | assign grp_fu_49072_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:23:41,084]       |                        ^
[2025-10-13 21:23:41,084] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44717:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:23:41,084] 44717 | assign grp_fu_49081_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:23:41,084]       |                        ^
[2025-10-13 21:23:41,084] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44719:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:23:41,084] 44719 | assign grp_fu_49090_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:23:41,084]       |                        ^
[2025-10-13 21:23:41,084] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44721:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:23:41,084] 44721 | assign grp_fu_49099_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:23:41,084]       |                        ^
[2025-10-13 21:23:41,084] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44723:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:23:41,084] 44723 | assign grp_fu_49108_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:23:41,084]       |                        ^
[2025-10-13 21:23:41,084] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44725:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:23:41,084] 44725 | assign grp_fu_49117_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:23:41,084]       |                        ^
[2025-10-13 21:23:41,084] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44727:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:23:41,084] 44727 | assign grp_fu_49126_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:23:41,084]       |                        ^
[2025-10-13 21:23:41,084] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44729:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:23:41,084] 44729 | assign grp_fu_49135_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:23:41,084]       |                        ^
[2025-10-13 21:23:41,084] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44731:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:23:41,084] 44731 | assign grp_fu_49144_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:23:41,084]       |                        ^
[2025-10-13 21:23:41,084] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44733:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:23:41,084] 44733 | assign grp_fu_49153_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:23:41,084]       |                        ^
[2025-10-13 21:23:41,084] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44735:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:23:41,084] 44735 | assign grp_fu_49162_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:23:41,084]       |                        ^
[2025-10-13 21:23:41,084] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44737:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:23:41,084] 44737 | assign grp_fu_49171_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:23:41,084]       |                        ^
[2025-10-13 21:23:41,084] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44739:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:23:41,084] 44739 | assign grp_fu_49180_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:23:41,084]       |                        ^
[2025-10-13 21:23:41,084] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44741:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:23:41,084] 44741 | assign grp_fu_49189_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:23:41,084]       |                        ^
[2025-10-13 21:23:41,084] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44743:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:23:41,084] 44743 | assign grp_fu_49198_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:23:41,085]       |                        ^
[2025-10-13 21:23:41,085] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44745:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:23:41,085] 44745 | assign grp_fu_49207_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:23:41,085]       |                        ^
[2025-10-13 21:23:41,085] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44747:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:23:41,085] 44747 | assign grp_fu_49216_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:23:41,085]       |                        ^
[2025-10-13 21:23:41,085] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44749:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:23:41,085] 44749 | assign grp_fu_49225_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:23:41,085]       |                        ^
[2025-10-13 21:23:41,085] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44751:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:23:41,085] 44751 | assign grp_fu_49234_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:23:41,085]       |                        ^
[2025-10-13 21:23:41,085] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44753:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:23:41,085] 44753 | assign grp_fu_49243_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:23:41,085]       |                        ^
[2025-10-13 21:23:41,085] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44755:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:23:41,085] 44755 | assign grp_fu_49252_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:23:41,085]       |                        ^
[2025-10-13 21:23:41,085] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44757:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:23:41,085] 44757 | assign grp_fu_49261_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:23:41,085]       |                        ^
[2025-10-13 21:23:41,085] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44759:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:23:41,085] 44759 | assign grp_fu_49270_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:23:41,085]       |                        ^
[2025-10-13 21:23:41,085] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44761:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:23:41,085] 44761 | assign grp_fu_49279_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:23:41,085]       |                        ^
[2025-10-13 21:23:41,085] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44763:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:23:41,085] 44763 | assign grp_fu_49288_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:23:41,085]       |                        ^
[2025-10-13 21:23:41,085] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44765:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:23:41,085] 44765 | assign grp_fu_49297_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:23:41,085]       |                        ^
[2025-10-13 21:23:41,085] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44767:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:23:41,085] 44767 | assign grp_fu_49306_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:23:41,085]       |                        ^
[2025-10-13 21:23:41,085] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44769:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:23:41,085] 44769 | assign grp_fu_49315_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:23:41,085]       |                        ^
[2025-10-13 21:23:41,085] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44771:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:23:41,085] 44771 | assign grp_fu_49324_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:23:41,085]       |                        ^
[2025-10-13 21:23:41,085] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44773:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:23:41,085] 44773 | assign grp_fu_49333_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:23:41,085]       |                        ^
[2025-10-13 21:23:41,085] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44775:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:23:41,085] 44775 | assign grp_fu_49342_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:23:41,085]       |                        ^
[2025-10-13 21:23:41,085] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44777:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:23:41,085] 44777 | assign grp_fu_49351_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:23:41,085]       |                        ^
[2025-10-13 21:23:41,085] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44779:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:23:41,085] 44779 | assign grp_fu_49360_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:23:41,085]       |                        ^
[2025-10-13 21:23:41,085] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44781:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:23:41,085] 44781 | assign grp_fu_49369_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:23:41,085]       |                        ^
[2025-10-13 21:23:41,085] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44783:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:23:41,085] 44783 | assign grp_fu_49378_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:23:41,085]       |                        ^
[2025-10-13 21:23:41,085] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44785:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:23:41,085] 44785 | assign grp_fu_49387_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:23:41,085]       |                        ^
[2025-10-13 21:23:41,085] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44787:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:23:41,085] 44787 | assign grp_fu_49396_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:23:41,085]       |                        ^
[2025-10-13 21:23:41,085] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44789:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:23:41,085] 44789 | assign grp_fu_49405_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:23:41,085]       |                        ^
[2025-10-13 21:23:41,085] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44791:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:23:41,085] 44791 | assign grp_fu_49414_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:23:41,085]       |                        ^
[2025-10-13 21:23:41,085] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44793:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:23:41,085] 44793 | assign grp_fu_49423_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:23:41,085]       |                        ^
[2025-10-13 21:23:41,085] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44795:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:23:41,085] 44795 | assign grp_fu_49432_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:23:41,085]       |                        ^
[2025-10-13 21:23:41,085] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44797:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:23:41,085] 44797 | assign grp_fu_49441_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:23:41,085]       |                        ^
[2025-10-13 21:23:41,085] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44799:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:23:41,085] 44799 | assign grp_fu_49450_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:23:41,085]       |                        ^
[2025-10-13 21:23:41,085] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44801:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:23:41,085] 44801 | assign grp_fu_49459_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:23:41,085]       |                        ^
[2025-10-13 21:23:41,085] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44803:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:23:41,085] 44803 | assign grp_fu_49468_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:23:41,085]       |                        ^
[2025-10-13 21:23:41,085] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44805:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:23:41,085] 44805 | assign grp_fu_49477_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:23:41,085]       |                        ^
[2025-10-13 21:23:41,085] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44807:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:23:41,085] 44807 | assign grp_fu_49486_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:23:41,085]       |                        ^
[2025-10-13 21:23:41,085] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44809:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:23:41,085] 44809 | assign grp_fu_49495_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:23:41,085]       |                        ^
[2025-10-13 21:23:41,085] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44811:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:23:41,085] 44811 | assign grp_fu_49504_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:23:41,085]       |                        ^
[2025-10-13 21:23:41,085] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44813:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:23:41,085] 44813 | assign grp_fu_49513_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:23:41,085]       |                        ^
[2025-10-13 21:23:41,085] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44815:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:23:41,085] 44815 | assign grp_fu_49522_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:23:41,085]       |                        ^
[2025-10-13 21:23:41,085] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44817:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:23:41,085] 44817 | assign grp_fu_49531_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:23:41,085]       |                        ^
[2025-10-13 21:23:41,085] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44819:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:23:41,085] 44819 | assign grp_fu_49540_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:23:41,085]       |                        ^
[2025-10-13 21:23:41,085] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44821:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:23:41,085] 44821 | assign grp_fu_49549_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:23:41,085]       |                        ^
[2025-10-13 21:23:41,085] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44823:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:23:41,085] 44823 | assign grp_fu_49558_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:23:41,085]       |                        ^
[2025-10-13 21:23:41,085] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44825:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:23:41,085] 44825 | assign grp_fu_49567_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:23:41,085]       |                        ^
[2025-10-13 21:23:41,085] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44827:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:23:41,085] 44827 | assign grp_fu_49576_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:23:41,085]       |                        ^
[2025-10-13 21:23:41,085] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44829:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:23:41,085] 44829 | assign grp_fu_49585_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:23:41,085]       |                        ^
[2025-10-13 21:23:41,085] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44831:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:23:41,085] 44831 | assign grp_fu_49594_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:23:41,086]       |                        ^
[2025-10-13 21:23:41,086] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44833:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:23:41,086] 44833 | assign grp_fu_49603_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:23:41,086]       |                        ^
[2025-10-13 21:23:41,086] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44835:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:23:41,086] 44835 | assign grp_fu_49612_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:23:41,086]       |                        ^
[2025-10-13 21:23:41,086] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44837:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:23:41,086] 44837 | assign grp_fu_49621_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:23:41,086]       |                        ^
[2025-10-13 21:23:41,086] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44839:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:23:41,086] 44839 | assign grp_fu_49630_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:23:41,086]       |                        ^
[2025-10-13 21:23:41,086] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44841:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:23:41,086] 44841 | assign grp_fu_49639_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:23:41,086]       |                        ^
[2025-10-13 21:23:41,086] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44843:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:23:41,086] 44843 | assign grp_fu_49648_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:23:41,086]       |                        ^
[2025-10-13 21:23:41,086] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44845:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:23:41,086] 44845 | assign grp_fu_49657_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:23:41,086]       |                        ^
[2025-10-13 21:23:41,086] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44847:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:23:41,086] 44847 | assign grp_fu_49666_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:23:41,086]       |                        ^
[2025-10-13 21:23:41,086] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44849:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:23:41,086] 44849 | assign grp_fu_49675_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:23:41,086]       |                        ^
[2025-10-13 21:23:41,086] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44851:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:23:41,086] 44851 | assign grp_fu_49684_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:23:41,086]       |                        ^
[2025-10-13 21:23:41,086] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44853:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:23:41,086] 44853 | assign grp_fu_49693_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:23:41,086]       |                        ^
[2025-10-13 21:23:41,086] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44855:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:23:41,086] 44855 | assign grp_fu_49702_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:23:41,086]       |                        ^
[2025-10-13 21:23:41,086] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44857:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:23:41,086] 44857 | assign grp_fu_49711_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:23:41,086]       |                        ^
[2025-10-13 21:23:41,086] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44859:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:23:41,086] 44859 | assign grp_fu_49720_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:23:41,086]       |                        ^
[2025-10-13 21:23:41,086] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44861:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:23:41,086] 44861 | assign grp_fu_49729_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:23:41,086]       |                        ^
[2025-10-13 21:23:41,086] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44863:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:23:41,086] 44863 | assign grp_fu_49738_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:23:41,086]       |                        ^
[2025-10-13 21:23:41,086] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44865:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:23:41,086] 44865 | assign grp_fu_49747_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:23:41,086]       |                        ^
[2025-10-13 21:23:41,086] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44867:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:23:41,086] 44867 | assign grp_fu_49756_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:23:41,086]       |                        ^
[2025-10-13 21:23:41,086] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44869:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:23:41,086] 44869 | assign grp_fu_49765_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:23:41,086]       |                        ^
[2025-10-13 21:23:41,086] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44871:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:23:41,086] 44871 | assign grp_fu_49774_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:23:41,086]       |                        ^
[2025-10-13 21:23:41,086] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44873:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:23:41,086] 44873 | assign grp_fu_49783_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:23:41,086]       |                        ^
[2025-10-13 21:23:41,086] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44875:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:23:41,086] 44875 | assign grp_fu_49792_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:23:41,086]       |                        ^
[2025-10-13 21:23:41,086] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44877:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:23:41,086] 44877 | assign grp_fu_49801_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:23:41,086]       |                        ^
[2025-10-13 21:23:41,086] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44879:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:23:41,086] 44879 | assign grp_fu_49810_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:23:41,086]       |                        ^
[2025-10-13 21:23:41,086] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44881:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:23:41,086] 44881 | assign grp_fu_49819_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:23:41,086]       |                        ^
[2025-10-13 21:23:41,086] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44883:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:23:41,086] 44883 | assign grp_fu_49828_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:23:41,086]       |                        ^
[2025-10-13 21:23:41,086] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44885:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:23:41,086] 44885 | assign grp_fu_49837_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:23:41,086]       |                        ^
[2025-10-13 21:23:41,086] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44887:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:23:41,086] 44887 | assign grp_fu_49846_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:23:41,086]       |                        ^
[2025-10-13 21:23:41,086] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44889:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:23:41,086] 44889 | assign grp_fu_49855_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:23:41,086]       |                        ^
[2025-10-13 21:23:41,086] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44891:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:23:41,086] 44891 | assign grp_fu_49864_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:23:41,086]       |                        ^
[2025-10-13 21:23:41,086] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44893:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:23:41,086] 44893 | assign grp_fu_49873_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:23:41,086]       |                        ^
[2025-10-13 21:23:41,086] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44895:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:23:41,086] 44895 | assign grp_fu_49882_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:23:41,086]       |                        ^
[2025-10-13 21:23:41,086] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44897:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:23:41,086] 44897 | assign grp_fu_49891_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:23:41,086]       |                        ^
[2025-10-13 21:23:41,086] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44899:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:23:41,086] 44899 | assign grp_fu_49900_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:23:41,086]       |                        ^
[2025-10-13 21:23:41,086] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44901:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:23:41,086] 44901 | assign grp_fu_49909_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:23:41,086]       |                        ^
[2025-10-13 21:23:41,086] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44903:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:23:41,086] 44903 | assign grp_fu_49918_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:23:41,086]       |                        ^
[2025-10-13 21:23:41,086] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44905:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:23:41,086] 44905 | assign grp_fu_49927_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:23:41,086]       |                        ^
[2025-10-13 21:23:41,086] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44907:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:23:41,086] 44907 | assign grp_fu_49936_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:23:41,086]       |                        ^
[2025-10-13 21:23:41,086] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44909:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:23:41,086] 44909 | assign grp_fu_49945_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:23:41,086]       |                        ^
[2025-10-13 21:23:41,086] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44911:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:23:41,086] 44911 | assign grp_fu_49954_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:23:41,086]       |                        ^
[2025-10-13 21:23:41,086] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44913:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:23:41,087] 44913 | assign grp_fu_49963_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:23:41,087]       |                        ^
[2025-10-13 21:23:41,087] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44915:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:23:41,087] 44915 | assign grp_fu_49972_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:23:41,087]       |                        ^
[2025-10-13 21:23:41,087] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44917:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:23:41,087] 44917 | assign grp_fu_49981_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:23:41,087]       |                        ^
[2025-10-13 21:23:41,087] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44919:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:23:41,087] 44919 | assign grp_fu_49990_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:23:41,087]       |                        ^
[2025-10-13 21:23:41,087] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44921:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:23:41,087] 44921 | assign grp_fu_49999_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:23:41,087]       |                        ^
[2025-10-13 21:23:41,087] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44923:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:23:41,087] 44923 | assign grp_fu_50008_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:23:41,087]       |                        ^
[2025-10-13 21:23:41,087] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44925:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:23:41,087] 44925 | assign grp_fu_50017_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:23:41,087]       |                        ^
[2025-10-13 21:23:41,087] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44927:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:23:41,087] 44927 | assign grp_fu_50026_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:23:41,087]       |                        ^
[2025-10-13 21:23:41,087] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44929:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:23:41,087] 44929 | assign grp_fu_50035_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:23:41,087]       |                        ^
[2025-10-13 21:23:41,087] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44931:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:23:41,087] 44931 | assign grp_fu_50044_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:23:41,087]       |                        ^
[2025-10-13 21:23:41,087] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44933:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:23:41,087] 44933 | assign grp_fu_50053_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:23:41,087]       |                        ^
[2025-10-13 21:23:41,087] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44935:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:23:41,087] 44935 | assign grp_fu_50062_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:23:41,087]       |                        ^
[2025-10-13 21:23:41,087] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44937:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:23:41,087] 44937 | assign grp_fu_50071_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:23:41,087]       |                        ^
[2025-10-13 21:23:41,087] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44939:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:23:41,087] 44939 | assign grp_fu_50080_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:23:41,087]       |                        ^
[2025-10-13 21:23:41,087] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44941:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:23:41,087] 44941 | assign grp_fu_50089_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:23:41,087]       |                        ^
[2025-10-13 21:23:41,087] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44943:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:23:41,087] 44943 | assign grp_fu_50098_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:23:41,087]       |                        ^
[2025-10-13 21:23:41,087] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44945:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:23:41,087] 44945 | assign grp_fu_50107_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:23:41,087]       |                        ^
[2025-10-13 21:23:41,087] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44947:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:23:41,087] 44947 | assign grp_fu_50116_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:23:41,087]       |                        ^
[2025-10-13 21:23:41,087] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44949:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:23:41,087] 44949 | assign grp_fu_50125_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:23:41,087]       |                        ^
[2025-10-13 21:23:41,087] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44951:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:23:41,087] 44951 | assign grp_fu_50134_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:23:41,087]       |                        ^
[2025-10-13 21:23:41,087] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44953:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:23:41,087] 44953 | assign grp_fu_50143_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:23:41,087]       |                        ^
[2025-10-13 21:23:41,087] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44955:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:23:41,087] 44955 | assign grp_fu_50152_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:23:41,087]       |                        ^
[2025-10-13 21:23:41,087] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44957:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:23:41,087] 44957 | assign grp_fu_50161_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:23:41,087]       |                        ^
[2025-10-13 21:23:41,087] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44959:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:23:41,087] 44959 | assign grp_fu_50170_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:23:41,087]       |                        ^
[2025-10-13 21:23:41,087] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44961:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:23:41,087] 44961 | assign grp_fu_50179_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:23:41,087]       |                        ^
[2025-10-13 21:23:41,087] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44963:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:23:41,087] 44963 | assign grp_fu_50188_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:23:41,087]       |                        ^
[2025-10-13 21:23:41,087] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44965:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:23:41,087] 44965 | assign grp_fu_50197_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:23:41,087]       |                        ^
[2025-10-13 21:23:41,087] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44967:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:23:41,087] 44967 | assign grp_fu_50206_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:23:41,087]       |                        ^
[2025-10-13 21:23:41,087] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44969:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:23:41,087] 44969 | assign grp_fu_50215_p0 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:23:41,087]       |                        ^
[2025-10-13 21:23:41,087] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44971:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:23:41,087] 44971 | assign grp_fu_50224_p0 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:23:41,087]       |                        ^
[2025-10-13 21:23:41,087] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44973:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:23:41,087] 44973 | assign grp_fu_50233_p0 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:23:41,087]       |                        ^
[2025-10-13 21:23:41,087] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44975:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:23:41,087] 44975 | assign grp_fu_50242_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:23:41,087]       |                        ^
[2025-10-13 21:23:41,087] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44977:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:23:41,087] 44977 | assign grp_fu_50251_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:23:41,087]       |                        ^
[2025-10-13 21:23:41,087] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44979:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:23:41,087] 44979 | assign grp_fu_50260_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:23:41,087]       |                        ^
[2025-10-13 21:23:41,087] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44981:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:23:41,087] 44981 | assign grp_fu_50269_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:23:41,087]       |                        ^
[2025-10-13 21:23:41,087] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44983:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:23:41,087] 44983 | assign grp_fu_50278_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:23:41,087]       |                        ^
[2025-10-13 21:23:41,087] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44985:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:23:41,087] 44985 | assign grp_fu_50287_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:23:41,087]       |                        ^
[2025-10-13 21:23:41,087] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44987:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:23:41,087] 44987 | assign grp_fu_50296_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:23:41,087]       |                        ^
[2025-10-13 21:23:41,087] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44989:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:23:41,087] 44989 | assign grp_fu_50305_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:23:41,087]       |                        ^
[2025-10-13 21:23:41,087] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44991:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:23:41,087] 44991 | assign grp_fu_50314_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:23:41,087]       |                        ^
[2025-10-13 21:23:41,087] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44993:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:23:41,087] 44993 | assign grp_fu_50323_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:23:41,087]       |                        ^
[2025-10-13 21:23:41,088] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44995:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:23:41,088] 44995 | assign grp_fu_50332_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:23:41,088]       |                        ^
[2025-10-13 21:23:41,088] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44997:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:23:41,088] 44997 | assign grp_fu_50341_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:23:41,088]       |                        ^
[2025-10-13 21:23:41,088] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:44999:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:23:41,088] 44999 | assign grp_fu_50350_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:23:41,088]       |                        ^
[2025-10-13 21:23:41,088] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45001:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:23:41,088] 45001 | assign grp_fu_50359_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:23:41,088]       |                        ^
[2025-10-13 21:23:41,088] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45003:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:23:41,088] 45003 | assign grp_fu_50368_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:23:41,088]       |                        ^
[2025-10-13 21:23:41,088] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45005:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:23:41,088] 45005 | assign grp_fu_50377_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:23:41,088]       |                        ^
[2025-10-13 21:23:41,088] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45007:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:23:41,088] 45007 | assign grp_fu_50386_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:23:41,088]       |                        ^
[2025-10-13 21:23:41,088] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45009:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:23:41,088] 45009 | assign grp_fu_50395_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:23:41,088]       |                        ^
[2025-10-13 21:23:41,088] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45011:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:23:41,088] 45011 | assign grp_fu_50404_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:23:41,088]       |                        ^
[2025-10-13 21:23:41,088] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45013:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:23:41,088] 45013 | assign grp_fu_50413_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:23:41,088]       |                        ^
[2025-10-13 21:23:41,088] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45015:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:23:41,088] 45015 | assign grp_fu_50422_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:23:41,088]       |                        ^
[2025-10-13 21:23:41,088] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45017:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:23:41,088] 45017 | assign grp_fu_50431_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:23:41,088]       |                        ^
[2025-10-13 21:23:41,088] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45019:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:23:41,088] 45019 | assign grp_fu_50440_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:23:41,088]       |                        ^
[2025-10-13 21:23:41,088] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45021:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:23:41,088] 45021 | assign grp_fu_50449_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:23:41,088]       |                        ^
[2025-10-13 21:23:41,088] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45023:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:23:41,088] 45023 | assign grp_fu_50458_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:23:41,088]       |                        ^
[2025-10-13 21:23:41,088] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45025:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:23:41,088] 45025 | assign grp_fu_50467_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:23:41,088]       |                        ^
[2025-10-13 21:23:41,088] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45027:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:23:41,088] 45027 | assign grp_fu_50476_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:23:41,088]       |                        ^
[2025-10-13 21:23:41,088] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45029:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:23:41,088] 45029 | assign grp_fu_50485_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:23:41,088]       |                        ^
[2025-10-13 21:23:41,088] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45031:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:23:41,088] 45031 | assign grp_fu_50494_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:23:41,088]       |                        ^
[2025-10-13 21:23:41,088] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45033:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:23:41,088] 45033 | assign grp_fu_50503_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:23:41,088]       |                        ^
[2025-10-13 21:23:41,088] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45035:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:23:41,088] 45035 | assign grp_fu_50511_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:23:41,088]       |                        ^
[2025-10-13 21:23:41,088] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45039:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:23:41,088] 45039 | assign grp_fu_50520_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:23:41,088]       |                        ^
[2025-10-13 21:23:41,088] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45041:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:23:41,088] 45041 | assign grp_fu_50529_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:23:41,088]       |                        ^
[2025-10-13 21:23:41,088] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45043:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:23:41,088] 45043 | assign grp_fu_50538_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:23:41,088]       |                        ^
[2025-10-13 21:23:41,088] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45045:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:23:41,088] 45045 | assign grp_fu_50546_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:23:41,088]       |                        ^
[2025-10-13 21:23:41,088] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45049:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:23:41,088] 45049 | assign grp_fu_50555_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:23:41,088]       |                        ^
[2025-10-13 21:23:41,088] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45051:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:23:41,088] 45051 | assign grp_fu_50564_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:23:41,088]       |                        ^
[2025-10-13 21:23:41,088] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45053:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:23:41,088] 45053 | assign grp_fu_50573_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:23:41,088]       |                        ^
[2025-10-13 21:23:41,088] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45055:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:23:41,088] 45055 | assign grp_fu_50581_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:23:41,088]       |                        ^
[2025-10-13 21:23:41,088] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45059:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:23:41,088] 45059 | assign grp_fu_50590_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:23:41,088]       |                        ^
[2025-10-13 21:23:41,088] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45061:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:23:41,088] 45061 | assign grp_fu_50599_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:23:41,088]       |                        ^
[2025-10-13 21:23:41,088] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45063:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:23:41,088] 45063 | assign grp_fu_50608_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:23:41,088]       |                        ^
[2025-10-13 21:23:41,088] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45065:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:23:41,088] 45065 | assign grp_fu_50616_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:23:41,088]       |                        ^
[2025-10-13 21:23:41,088] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45069:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:23:41,088] 45069 | assign grp_fu_50625_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:23:41,088]       |                        ^
[2025-10-13 21:23:41,088] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45071:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:23:41,088] 45071 | assign grp_fu_50634_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:23:41,088]       |                        ^
[2025-10-13 21:23:41,088] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45073:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:23:41,088] 45073 | assign grp_fu_50643_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:23:41,088]       |                        ^
[2025-10-13 21:23:41,088] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45075:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:23:41,088] 45075 | assign grp_fu_50651_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:23:41,088]       |                        ^
[2025-10-13 21:23:41,088] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45079:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:23:41,088] 45079 | assign grp_fu_50660_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:23:41,088]       |                        ^
[2025-10-13 21:23:41,089] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45081:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:23:41,089] 45081 | assign grp_fu_50669_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:23:41,089]       |                        ^
[2025-10-13 21:23:41,089] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45083:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:23:41,089] 45083 | assign grp_fu_50678_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:23:41,089]       |                        ^
[2025-10-13 21:23:41,089] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45085:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:23:41,089] 45085 | assign grp_fu_50686_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:23:41,089]       |                        ^
[2025-10-13 21:23:41,089] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45089:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:23:41,089] 45089 | assign grp_fu_50695_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:23:41,089]       |                        ^
[2025-10-13 21:23:41,089] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45091:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:23:41,089] 45091 | assign grp_fu_50704_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:23:41,089]       |                        ^
[2025-10-13 21:23:41,089] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45093:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:23:41,089] 45093 | assign grp_fu_50713_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:23:41,089]       |                        ^
[2025-10-13 21:23:41,089] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45095:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:23:41,089] 45095 | assign grp_fu_50721_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:23:41,089]       |                        ^
[2025-10-13 21:23:41,089] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45099:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:23:41,089] 45099 | assign grp_fu_50730_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:23:41,089]       |                        ^
[2025-10-13 21:23:41,089] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45101:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:23:41,089] 45101 | assign grp_fu_50739_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:23:41,089]       |                        ^
[2025-10-13 21:23:41,089] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45103:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:23:41,089] 45103 | assign grp_fu_50748_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:23:41,089]       |                        ^
[2025-10-13 21:23:41,089] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45105:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:23:41,089] 45105 | assign grp_fu_50756_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:23:41,089]       |                        ^
[2025-10-13 21:23:41,089] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45109:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:23:41,089] 45109 | assign grp_fu_50765_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:23:41,089]       |                        ^
[2025-10-13 21:23:41,089] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45111:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:23:41,089] 45111 | assign grp_fu_50774_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:23:41,089]       |                        ^
[2025-10-13 21:23:41,089] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45113:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:23:41,089] 45113 | assign grp_fu_50783_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:23:41,089]       |                        ^
[2025-10-13 21:23:41,089] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45115:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:23:41,089] 45115 | assign grp_fu_50791_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:23:41,089]       |                        ^
[2025-10-13 21:23:41,089] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45119:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:23:41,089] 45119 | assign grp_fu_50800_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:23:41,089]       |                        ^
[2025-10-13 21:23:41,089] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45121:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:23:41,089] 45121 | assign grp_fu_50809_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:23:41,089]       |                        ^
[2025-10-13 21:23:41,089] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45123:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:23:41,089] 45123 | assign grp_fu_50818_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:23:41,089]       |                        ^
[2025-10-13 21:23:41,089] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45125:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:23:41,089] 45125 | assign grp_fu_50826_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:23:41,089]       |                        ^
[2025-10-13 21:23:41,089] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45129:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:23:41,089] 45129 | assign grp_fu_50835_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:23:41,089]       |                        ^
[2025-10-13 21:23:41,089] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45131:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:23:41,089] 45131 | assign grp_fu_50844_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:23:41,089]       |                        ^
[2025-10-13 21:23:41,089] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45133:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:23:41,089] 45133 | assign grp_fu_50853_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:23:41,089]       |                        ^
[2025-10-13 21:23:41,089] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45135:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:23:41,089] 45135 | assign grp_fu_50861_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:23:41,089]       |                        ^
[2025-10-13 21:23:41,089] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45139:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:23:41,089] 45139 | assign grp_fu_50870_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:23:41,089]       |                        ^
[2025-10-13 21:23:41,089] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45141:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:23:41,089] 45141 | assign grp_fu_50879_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:23:41,089]       |                        ^
[2025-10-13 21:23:41,089] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45143:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:23:41,089] 45143 | assign grp_fu_50888_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:23:41,089]       |                        ^
[2025-10-13 21:23:41,089] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45145:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:23:41,089] 45145 | assign grp_fu_50896_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:23:41,089]       |                        ^
[2025-10-13 21:23:41,089] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45149:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:23:41,089] 45149 | assign grp_fu_50905_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:23:41,089]       |                        ^
[2025-10-13 21:23:41,089] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45151:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:23:41,089] 45151 | assign grp_fu_50914_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:23:41,089]       |                        ^
[2025-10-13 21:23:41,089] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45153:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:23:41,089] 45153 | assign grp_fu_50923_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:23:41,089]       |                        ^
[2025-10-13 21:23:41,089] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45155:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:23:41,089] 45155 | assign grp_fu_50931_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:23:41,089]       |                        ^
[2025-10-13 21:23:41,089] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45159:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:23:41,089] 45159 | assign grp_fu_50940_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:23:41,089]       |                        ^
[2025-10-13 21:23:41,089] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45161:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:23:41,089] 45161 | assign grp_fu_50949_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:23:41,089]       |                        ^
[2025-10-13 21:23:41,089] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45163:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:23:41,089] 45163 | assign grp_fu_50958_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:23:41,089]       |                        ^
[2025-10-13 21:23:41,089] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45165:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:23:41,089] 45165 | assign grp_fu_50966_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:23:41,089]       |                        ^
[2025-10-13 21:23:41,089] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45169:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:23:41,089] 45169 | assign grp_fu_50975_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:23:41,089]       |                        ^
[2025-10-13 21:23:41,089] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45171:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:23:41,089] 45171 | assign grp_fu_50984_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:23:41,089]       |                        ^
[2025-10-13 21:23:41,089] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45173:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:23:41,090] 45173 | assign grp_fu_50993_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:23:41,090]       |                        ^
[2025-10-13 21:23:41,090] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45175:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:23:41,090] 45175 | assign grp_fu_51001_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:23:41,090]       |                        ^
[2025-10-13 21:23:41,090] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45179:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:23:41,090] 45179 | assign grp_fu_51010_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:23:41,090]       |                        ^
[2025-10-13 21:23:41,090] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45181:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:23:41,090] 45181 | assign grp_fu_51019_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:23:41,090]       |                        ^
[2025-10-13 21:23:41,090] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45183:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:23:41,090] 45183 | assign grp_fu_51028_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:23:41,090]       |                        ^
[2025-10-13 21:23:41,090] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45185:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:23:41,090] 45185 | assign grp_fu_51036_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:23:41,090]       |                        ^
[2025-10-13 21:23:41,090] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45189:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:23:41,090] 45189 | assign grp_fu_51045_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:23:41,090]       |                        ^
[2025-10-13 21:23:41,090] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45191:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:23:41,090] 45191 | assign grp_fu_51054_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:23:41,090]       |                        ^
[2025-10-13 21:23:41,090] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45193:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:23:41,090] 45193 | assign grp_fu_51063_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:23:41,090]       |                        ^
[2025-10-13 21:23:41,090] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45195:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:23:41,090] 45195 | assign grp_fu_51071_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:23:41,090]       |                        ^
[2025-10-13 21:23:41,090] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45199:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:23:41,090] 45199 | assign grp_fu_51080_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:23:41,090]       |                        ^
[2025-10-13 21:23:41,090] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45201:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:23:41,090] 45201 | assign grp_fu_51089_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:23:41,090]       |                        ^
[2025-10-13 21:23:41,090] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45203:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:23:41,090] 45203 | assign grp_fu_51098_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:23:41,090]       |                        ^
[2025-10-13 21:23:41,090] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45205:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:23:41,090] 45205 | assign grp_fu_51106_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:23:41,090]       |                        ^
[2025-10-13 21:23:41,090] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45209:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:23:41,090] 45209 | assign grp_fu_51115_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:23:41,090]       |                        ^
[2025-10-13 21:23:41,090] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45211:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:23:41,090] 45211 | assign grp_fu_51124_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:23:41,090]       |                        ^
[2025-10-13 21:23:41,090] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45213:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:23:41,090] 45213 | assign grp_fu_51133_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:23:41,090]       |                        ^
[2025-10-13 21:23:41,090] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45215:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:23:41,090] 45215 | assign grp_fu_51141_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:23:41,090]       |                        ^
[2025-10-13 21:23:41,090] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45219:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:23:41,090] 45219 | assign grp_fu_51150_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:23:41,090]       |                        ^
[2025-10-13 21:23:41,090] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45221:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:23:41,090] 45221 | assign grp_fu_51159_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:23:41,090]       |                        ^
[2025-10-13 21:23:41,090] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45223:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:23:41,090] 45223 | assign grp_fu_51168_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:23:41,090]       |                        ^
[2025-10-13 21:23:41,090] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45225:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:23:41,090] 45225 | assign grp_fu_51176_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:23:41,090]       |                        ^
[2025-10-13 21:23:41,090] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45229:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:23:41,090] 45229 | assign grp_fu_51185_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:23:41,090]       |                        ^
[2025-10-13 21:23:41,090] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45231:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:23:41,090] 45231 | assign grp_fu_51194_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:23:41,090]       |                        ^
[2025-10-13 21:23:41,090] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45233:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:23:41,090] 45233 | assign grp_fu_51203_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:23:41,090]       |                        ^
[2025-10-13 21:23:41,090] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45235:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:23:41,090] 45235 | assign grp_fu_51211_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:23:41,090]       |                        ^
[2025-10-13 21:23:41,090] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45239:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:23:41,090] 45239 | assign grp_fu_51220_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:23:41,090]       |                        ^
[2025-10-13 21:23:41,090] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45241:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:23:41,090] 45241 | assign grp_fu_51229_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:23:41,090]       |                        ^
[2025-10-13 21:23:41,090] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45243:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:23:41,090] 45243 | assign grp_fu_51238_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:23:41,090]       |                        ^
[2025-10-13 21:23:41,090] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45245:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:23:41,090] 45245 | assign grp_fu_51246_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:23:41,090]       |                        ^
[2025-10-13 21:23:41,090] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45249:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:23:41,090] 45249 | assign grp_fu_51255_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:23:41,090]       |                        ^
[2025-10-13 21:23:41,090] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45251:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:23:41,090] 45251 | assign grp_fu_51264_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:23:41,090]       |                        ^
[2025-10-13 21:23:41,090] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45253:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:23:41,090] 45253 | assign grp_fu_51273_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:23:41,090]       |                        ^
[2025-10-13 21:23:41,090] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45255:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:23:41,090] 45255 | assign grp_fu_51281_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:23:41,090]       |                        ^
[2025-10-13 21:23:41,090] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45259:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:23:41,090] 45259 | assign grp_fu_51290_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:23:41,090]       |                        ^
[2025-10-13 21:23:41,090] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45261:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:23:41,090] 45261 | assign grp_fu_51299_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:23:41,090]       |                        ^
[2025-10-13 21:23:41,090] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45263:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:23:41,090] 45263 | assign grp_fu_51308_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:23:41,090]       |                        ^
[2025-10-13 21:23:41,090] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45265:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:23:41,091] 45265 | assign grp_fu_51316_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:23:41,091]       |                        ^
[2025-10-13 21:23:41,091] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45269:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:23:41,091] 45269 | assign grp_fu_51325_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:23:41,091]       |                        ^
[2025-10-13 21:23:41,091] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45271:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:23:41,091] 45271 | assign grp_fu_51334_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:23:41,091]       |                        ^
[2025-10-13 21:23:41,091] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45273:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:23:41,091] 45273 | assign grp_fu_51343_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:23:41,091]       |                        ^
[2025-10-13 21:23:41,091] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45275:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:23:41,091] 45275 | assign grp_fu_51351_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:23:41,091]       |                        ^
[2025-10-13 21:23:41,091] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45279:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:23:41,091] 45279 | assign grp_fu_51360_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:23:41,091]       |                        ^
[2025-10-13 21:23:41,091] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45281:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:23:41,091] 45281 | assign grp_fu_51369_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:23:41,091]       |                        ^
[2025-10-13 21:23:41,091] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45283:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:23:41,091] 45283 | assign grp_fu_51378_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:23:41,091]       |                        ^
[2025-10-13 21:23:41,091] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45285:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:23:41,091] 45285 | assign grp_fu_51386_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:23:41,091]       |                        ^
[2025-10-13 21:23:41,091] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45289:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:23:41,091] 45289 | assign grp_fu_51395_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:23:41,091]       |                        ^
[2025-10-13 21:23:41,091] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45291:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:23:41,091] 45291 | assign grp_fu_51404_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:23:41,091]       |                        ^
[2025-10-13 21:23:41,091] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45293:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:23:41,091] 45293 | assign grp_fu_51413_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:23:41,091]       |                        ^
[2025-10-13 21:23:41,091] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45295:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:23:41,091] 45295 | assign grp_fu_51421_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:23:41,091]       |                        ^
[2025-10-13 21:23:41,091] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45299:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:23:41,091] 45299 | assign grp_fu_51430_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:23:41,091]       |                        ^
[2025-10-13 21:23:41,091] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45301:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:23:41,091] 45301 | assign grp_fu_51439_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:23:41,091]       |                        ^
[2025-10-13 21:23:41,091] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45303:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:23:41,091] 45303 | assign grp_fu_51448_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:23:41,091]       |                        ^
[2025-10-13 21:23:41,091] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45305:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:23:41,091] 45305 | assign grp_fu_51456_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:23:41,091]       |                        ^
[2025-10-13 21:23:41,091] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45309:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:23:41,091] 45309 | assign grp_fu_51465_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:23:41,091]       |                        ^
[2025-10-13 21:23:41,091] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45311:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:23:41,091] 45311 | assign grp_fu_51474_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:23:41,091]       |                        ^
[2025-10-13 21:23:41,091] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45313:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:23:41,091] 45313 | assign grp_fu_51483_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:23:41,091]       |                        ^
[2025-10-13 21:23:41,091] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45315:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:23:41,091] 45315 | assign grp_fu_51491_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:23:41,091]       |                        ^
[2025-10-13 21:23:41,091] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45319:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:23:41,091] 45319 | assign grp_fu_51500_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:23:41,091]       |                        ^
[2025-10-13 21:23:41,091] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45321:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:23:41,091] 45321 | assign grp_fu_51509_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:23:41,091]       |                        ^
[2025-10-13 21:23:41,091] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45323:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:23:41,091] 45323 | assign grp_fu_51518_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:23:41,091]       |                        ^
[2025-10-13 21:23:41,091] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45325:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:23:41,091] 45325 | assign grp_fu_51526_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:23:41,091]       |                        ^
[2025-10-13 21:23:41,091] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45329:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:23:41,091] 45329 | assign grp_fu_51535_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:23:41,091]       |                        ^
[2025-10-13 21:23:41,091] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45331:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:23:41,091] 45331 | assign grp_fu_51544_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:23:41,091]       |                        ^
[2025-10-13 21:23:41,091] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45333:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:23:41,091] 45333 | assign grp_fu_51553_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:23:41,091]       |                        ^
[2025-10-13 21:23:41,091] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45335:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:23:41,091] 45335 | assign grp_fu_51561_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:23:41,091]       |                        ^
[2025-10-13 21:23:41,091] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45339:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:23:41,091] 45339 | assign grp_fu_51570_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:23:41,091]       |                        ^
[2025-10-13 21:23:41,091] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45341:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:23:41,091] 45341 | assign grp_fu_51579_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:23:41,091]       |                        ^
[2025-10-13 21:23:41,091] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45343:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:23:41,091] 45343 | assign grp_fu_51588_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:23:41,091]       |                        ^
[2025-10-13 21:23:41,091] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45345:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:23:41,091] 45345 | assign grp_fu_51596_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:23:41,091]       |                        ^
[2025-10-13 21:23:41,091] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45349:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:23:41,091] 45349 | assign grp_fu_51605_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:23:41,091]       |                        ^
[2025-10-13 21:23:41,091] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45351:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:23:41,091] 45351 | assign grp_fu_51614_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:23:41,091]       |                        ^
[2025-10-13 21:23:41,091] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45353:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:23:41,091] 45353 | assign grp_fu_51623_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:23:41,091]       |                        ^
[2025-10-13 21:23:41,091] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45355:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:23:41,091] 45355 | assign grp_fu_51631_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:23:41,091]       |                        ^
[2025-10-13 21:23:41,091] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45359:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:23:41,091] 45359 | assign grp_fu_51640_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:23:41,092]       |                        ^
[2025-10-13 21:23:41,092] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45361:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:23:41,092] 45361 | assign grp_fu_51649_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:23:41,092]       |                        ^
[2025-10-13 21:23:41,092] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45363:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:23:41,092] 45363 | assign grp_fu_51658_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:23:41,092]       |                        ^
[2025-10-13 21:23:41,092] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45365:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:23:41,092] 45365 | assign grp_fu_51666_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:23:41,092]       |                        ^
[2025-10-13 21:23:41,092] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45369:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:23:41,092] 45369 | assign grp_fu_51675_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:23:41,092]       |                        ^
[2025-10-13 21:23:41,092] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45371:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:23:41,092] 45371 | assign grp_fu_51684_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:23:41,092]       |                        ^
[2025-10-13 21:23:41,092] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45373:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:23:41,092] 45373 | assign grp_fu_51693_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:23:41,092]       |                        ^
[2025-10-13 21:23:41,092] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45375:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:23:41,092] 45375 | assign grp_fu_51701_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:23:41,092]       |                        ^
[2025-10-13 21:23:41,092] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45379:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:23:41,092] 45379 | assign grp_fu_51710_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:23:41,092]       |                        ^
[2025-10-13 21:23:41,092] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45381:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:23:41,092] 45381 | assign grp_fu_51719_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:23:41,092]       |                        ^
[2025-10-13 21:23:41,092] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45383:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:23:41,092] 45383 | assign grp_fu_51728_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:23:41,092]       |                        ^
[2025-10-13 21:23:41,092] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45385:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:23:41,092] 45385 | assign grp_fu_51736_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:23:41,092]       |                        ^
[2025-10-13 21:23:41,092] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45389:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:23:41,092] 45389 | assign grp_fu_51745_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:23:41,092]       |                        ^
[2025-10-13 21:23:41,092] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45391:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:23:41,092] 45391 | assign grp_fu_51754_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:23:41,092]       |                        ^
[2025-10-13 21:23:41,092] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45393:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:23:41,092] 45393 | assign grp_fu_51763_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:23:41,092]       |                        ^
[2025-10-13 21:23:41,092] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45395:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:23:41,092] 45395 | assign grp_fu_51771_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:23:41,092]       |                        ^
[2025-10-13 21:23:41,092] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45399:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:23:41,092] 45399 | assign grp_fu_51780_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:23:41,092]       |                        ^
[2025-10-13 21:23:41,092] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45401:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:23:41,092] 45401 | assign grp_fu_51789_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:23:41,092]       |                        ^
[2025-10-13 21:23:41,092] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45403:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:23:41,092] 45403 | assign grp_fu_51798_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:23:41,092]       |                        ^
[2025-10-13 21:23:41,092] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45405:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:23:41,092] 45405 | assign grp_fu_51806_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:23:41,092]       |                        ^
[2025-10-13 21:23:41,092] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45409:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:23:41,092] 45409 | assign grp_fu_51815_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:23:41,092]       |                        ^
[2025-10-13 21:23:41,092] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45411:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:23:41,092] 45411 | assign grp_fu_51824_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:23:41,092]       |                        ^
[2025-10-13 21:23:41,092] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45413:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:23:41,092] 45413 | assign grp_fu_51833_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:23:41,092]       |                        ^
[2025-10-13 21:23:41,092] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45415:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:23:41,092] 45415 | assign grp_fu_51841_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:23:41,092]       |                        ^
[2025-10-13 21:23:41,092] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45419:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:23:41,092] 45419 | assign grp_fu_51850_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:23:41,092]       |                        ^
[2025-10-13 21:23:41,092] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45421:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:23:41,092] 45421 | assign grp_fu_51859_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:23:41,092]       |                        ^
[2025-10-13 21:23:41,092] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45423:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:23:41,092] 45423 | assign grp_fu_51868_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:23:41,092]       |                        ^
[2025-10-13 21:23:41,092] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45425:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:23:41,092] 45425 | assign grp_fu_51876_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:23:41,092]       |                        ^
[2025-10-13 21:23:41,092] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45429:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:23:41,092] 45429 | assign grp_fu_51885_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:23:41,092]       |                        ^
[2025-10-13 21:23:41,092] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45431:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:23:41,092] 45431 | assign grp_fu_51894_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:23:41,092]       |                        ^
[2025-10-13 21:23:41,092] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45433:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:23:41,092] 45433 | assign grp_fu_51903_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:23:41,092]       |                        ^
[2025-10-13 21:23:41,092] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45435:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:23:41,092] 45435 | assign grp_fu_51911_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:23:41,092]       |                        ^
[2025-10-13 21:23:41,092] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45439:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:23:41,092] 45439 | assign grp_fu_51920_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:23:41,092]       |                        ^
[2025-10-13 21:23:41,092] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45441:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:23:41,092] 45441 | assign grp_fu_51929_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:23:41,092]       |                        ^
[2025-10-13 21:23:41,092] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45443:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:23:41,092] 45443 | assign grp_fu_51938_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:23:41,092]       |                        ^
[2025-10-13 21:23:41,092] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45445:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:23:41,092] 45445 | assign grp_fu_51946_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:23:41,092]       |                        ^
[2025-10-13 21:23:41,092] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45449:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:23:41,092] 45449 | assign grp_fu_51955_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:23:41,092]       |                        ^
[2025-10-13 21:23:41,092] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45451:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:23:41,092] 45451 | assign grp_fu_51964_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:23:41,093]       |                        ^
[2025-10-13 21:23:41,093] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45453:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:23:41,093] 45453 | assign grp_fu_51973_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:23:41,093]       |                        ^
[2025-10-13 21:23:41,093] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45455:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:23:41,093] 45455 | assign grp_fu_51981_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:23:41,093]       |                        ^
[2025-10-13 21:23:41,093] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45459:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:23:41,093] 45459 | assign grp_fu_51990_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:23:41,093]       |                        ^
[2025-10-13 21:23:41,093] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45461:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:23:41,093] 45461 | assign grp_fu_51999_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:23:41,093]       |                        ^
[2025-10-13 21:23:41,093] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45463:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:23:41,093] 45463 | assign grp_fu_52008_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:23:41,093]       |                        ^
[2025-10-13 21:23:41,093] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45465:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:23:41,093] 45465 | assign grp_fu_52016_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:23:41,093]       |                        ^
[2025-10-13 21:23:41,093] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45469:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:23:41,093] 45469 | assign grp_fu_52025_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:23:41,093]       |                        ^
[2025-10-13 21:23:41,093] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45471:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:23:41,093] 45471 | assign grp_fu_52034_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:23:41,093]       |                        ^
[2025-10-13 21:23:41,093] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45473:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:23:41,093] 45473 | assign grp_fu_52043_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:23:41,093]       |                        ^
[2025-10-13 21:23:41,093] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45475:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:23:41,093] 45475 | assign grp_fu_52051_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:23:41,093]       |                        ^
[2025-10-13 21:23:41,093] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45479:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:23:41,093] 45479 | assign grp_fu_52060_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:23:41,093]       |                        ^
[2025-10-13 21:23:41,093] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45481:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:23:41,093] 45481 | assign grp_fu_52069_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:23:41,093]       |                        ^
[2025-10-13 21:23:41,093] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45483:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:23:41,093] 45483 | assign grp_fu_52078_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:23:41,093]       |                        ^
[2025-10-13 21:23:41,093] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45485:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:23:41,093] 45485 | assign grp_fu_52086_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:23:41,093]       |                        ^
[2025-10-13 21:23:41,093] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45489:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:23:41,093] 45489 | assign grp_fu_52095_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:23:41,093]       |                        ^
[2025-10-13 21:23:41,093] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45491:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:23:41,093] 45491 | assign grp_fu_52104_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:23:41,093]       |                        ^
[2025-10-13 21:23:41,093] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45493:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:23:41,093] 45493 | assign grp_fu_52113_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:23:41,093]       |                        ^
[2025-10-13 21:23:41,093] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45495:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:23:41,093] 45495 | assign grp_fu_52121_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:23:41,093]       |                        ^
[2025-10-13 21:23:41,093] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45499:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:23:41,093] 45499 | assign grp_fu_52130_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:23:41,093]       |                        ^
[2025-10-13 21:23:41,093] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45501:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:23:41,093] 45501 | assign grp_fu_52139_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:23:41,093]       |                        ^
[2025-10-13 21:23:41,093] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45503:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:23:41,093] 45503 | assign grp_fu_52148_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:23:41,093]       |                        ^
[2025-10-13 21:23:41,093] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45505:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:23:41,093] 45505 | assign grp_fu_52156_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:23:41,093]       |                        ^
[2025-10-13 21:23:41,093] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45509:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:23:41,093] 45509 | assign grp_fu_52165_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:23:41,093]       |                        ^
[2025-10-13 21:23:41,093] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45511:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:23:41,093] 45511 | assign grp_fu_52174_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:23:41,093]       |                        ^
[2025-10-13 21:23:41,093] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45513:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:23:41,093] 45513 | assign grp_fu_52183_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:23:41,093]       |                        ^
[2025-10-13 21:23:41,093] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45515:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:23:41,093] 45515 | assign grp_fu_52191_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:23:41,093]       |                        ^
[2025-10-13 21:23:41,093] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45519:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:23:41,093] 45519 | assign grp_fu_52200_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:23:41,093]       |                        ^
[2025-10-13 21:23:41,093] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45521:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:23:41,093] 45521 | assign grp_fu_52209_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:23:41,093]       |                        ^
[2025-10-13 21:23:41,093] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45523:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:23:41,093] 45523 | assign grp_fu_52218_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:23:41,093]       |                        ^
[2025-10-13 21:23:41,093] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45525:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:23:41,093] 45525 | assign grp_fu_52226_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:23:41,093]       |                        ^
[2025-10-13 21:23:41,093] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45529:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:23:41,093] 45529 | assign grp_fu_52235_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:23:41,093]       |                        ^
[2025-10-13 21:23:41,093] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45531:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:23:41,093] 45531 | assign grp_fu_52244_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:23:41,093]       |                        ^
[2025-10-13 21:23:41,093] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45533:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:23:41,093] 45533 | assign grp_fu_52253_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:23:41,093]       |                        ^
[2025-10-13 21:23:41,093] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45535:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:23:41,093] 45535 | assign grp_fu_52261_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:23:41,093]       |                        ^
[2025-10-13 21:23:41,093] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45539:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:23:41,093] 45539 | assign grp_fu_52270_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:23:41,093]       |                        ^
[2025-10-13 21:23:41,093] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45541:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:23:41,093] 45541 | assign grp_fu_52279_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:23:41,093]       |                        ^
[2025-10-13 21:23:41,094] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45543:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:23:41,094] 45543 | assign grp_fu_52288_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:23:41,094]       |                        ^
[2025-10-13 21:23:41,094] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45545:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:23:41,094] 45545 | assign grp_fu_52296_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:23:41,094]       |                        ^
[2025-10-13 21:23:41,094] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45549:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:23:41,094] 45549 | assign grp_fu_52305_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:23:41,094]       |                        ^
[2025-10-13 21:23:41,094] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45551:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:23:41,094] 45551 | assign grp_fu_52314_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:23:41,094]       |                        ^
[2025-10-13 21:23:41,094] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45553:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:23:41,094] 45553 | assign grp_fu_52323_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:23:41,094]       |                        ^
[2025-10-13 21:23:41,094] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45555:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:23:41,094] 45555 | assign grp_fu_52331_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:23:41,094]       |                        ^
[2025-10-13 21:23:41,094] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45559:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:23:41,094] 45559 | assign grp_fu_52340_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:23:41,094]       |                        ^
[2025-10-13 21:23:41,094] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45561:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:23:41,094] 45561 | assign grp_fu_52349_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:23:41,094]       |                        ^
[2025-10-13 21:23:41,094] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45563:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:23:41,094] 45563 | assign grp_fu_52358_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:23:41,094]       |                        ^
[2025-10-13 21:23:41,094] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:45565:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:23:41,094] 45565 | assign grp_fu_52366_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:23:41,094]       |                        ^
[2025-10-13 21:23:41,094] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47633:31: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:23:41,094] 47633 | assign ret_V_1001_fu_21674_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:23:41,094]       |                               ^
[2025-10-13 21:23:41,094] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47635:31: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:23:41,094] 47635 | assign ret_V_1003_fu_21687_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:23:41,094]       |                               ^
[2025-10-13 21:23:41,094] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47637:31: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:23:41,094] 47637 | assign ret_V_1006_fu_25518_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:23:41,094]       |                               ^
[2025-10-13 21:23:41,094] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47639:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:23:41,094] 47639 | assign ret_V_100_fu_22629_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:23:41,094]       |                              ^
[2025-10-13 21:23:41,094] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47641:31: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:23:41,094] 47641 | assign ret_V_1010_fu_21700_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:23:41,094]       |                               ^
[2025-10-13 21:23:41,094] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47643:31: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:23:41,094] 47643 | assign ret_V_1012_fu_25557_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:23:41,094]       |                               ^
[2025-10-13 21:23:41,094] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47645:31: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:23:41,094] 47645 | assign ret_V_1013_fu_21713_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:23:41,094]       |                               ^
[2025-10-13 21:23:41,094] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47647:31: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:23:41,094] 47647 | assign ret_V_1015_fu_21726_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:23:41,094]       |                               ^
[2025-10-13 21:23:41,094] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47649:31: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:23:41,094] 47649 | assign ret_V_1017_fu_21739_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:23:41,094]       |                               ^
[2025-10-13 21:23:41,094] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47651:31: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:23:41,094] 47651 | assign ret_V_1019_fu_21752_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:23:41,094]       |                               ^
[2025-10-13 21:23:41,094] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47653:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:23:41,094] 47653 | assign ret_V_101_fu_17956_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:23:41,094]       |                              ^
[2025-10-13 21:23:41,094] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47655:31: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:23:41,094] 47655 | assign ret_V_1022_fu_25570_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:23:41,094]       |                               ^
[2025-10-13 21:23:41,094] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47657:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:23:41,094] 47657 | assign ret_V_103_fu_17969_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:23:41,094]       |                              ^
[2025-10-13 21:23:41,094] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47659:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:23:41,094] 47659 | assign ret_V_105_fu_17982_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:23:41,094]       |                              ^
[2025-10-13 21:23:41,094] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47661:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:23:41,094] 47661 | assign ret_V_107_fu_17995_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:23:41,094]       |                              ^
[2025-10-13 21:23:41,094] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47663:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_fu_17537_p1' generates 8 bits.
[2025-10-13 21:23:41,094] 47663 | assign ret_V_110_fu_18008_p1 = zext_ln1494_14_fu_17537_p1;
[2025-10-13 21:23:41,094]       |                              ^
[2025-10-13 21:23:41,094] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47665:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:23:41,094] 47665 | assign ret_V_114_fu_18021_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:23:41,094]       |                              ^
[2025-10-13 21:23:41,094] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47667:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:23:41,094] 47667 | assign ret_V_116_fu_22672_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:23:41,094]       |                              ^
[2025-10-13 21:23:41,094] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47669:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:23:41,094] 47669 | assign ret_V_117_fu_18034_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:23:41,094]       |                              ^
[2025-10-13 21:23:41,094] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47671:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:23:41,094] 47671 | assign ret_V_119_fu_18047_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:23:41,094]       |                              ^
[2025-10-13 21:23:41,094] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47673:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:23:41,094] 47673 | assign ret_V_11_fu_17524_p0 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:23:41,094]       |                             ^
[2025-10-13 21:23:41,094] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47675:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:23:41,094] 47675 | assign ret_V_121_fu_18060_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:23:41,094]       |                              ^
[2025-10-13 21:23:41,094] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47677:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:23:41,094] 47677 | assign ret_V_123_fu_18073_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:23:41,094]       |                              ^
[2025-10-13 21:23:41,094] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47679:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_fu_17537_p1' generates 8 bits.
[2025-10-13 21:23:41,094] 47679 | assign ret_V_126_fu_18086_p1 = zext_ln1494_14_fu_17537_p1;
[2025-10-13 21:23:41,094]       |                              ^
[2025-10-13 21:23:41,094] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47681:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:23:41,094] 47681 | assign ret_V_130_fu_18099_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:23:41,094]       |                              ^
[2025-10-13 21:23:41,094] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47683:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:23:41,094] 47683 | assign ret_V_132_fu_22715_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:23:41,094]       |                              ^
[2025-10-13 21:23:41,094] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47685:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:23:41,094] 47685 | assign ret_V_133_fu_18112_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:23:41,094]       |                              ^
[2025-10-13 21:23:41,095] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47687:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:23:41,095] 47687 | assign ret_V_135_fu_18125_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:23:41,095]       |                              ^
[2025-10-13 21:23:41,095] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47689:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:23:41,095] 47689 | assign ret_V_137_fu_18138_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:23:41,095]       |                              ^
[2025-10-13 21:23:41,095] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47691:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:23:41,095] 47691 | assign ret_V_139_fu_18151_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:23:41,095]       |                              ^
[2025-10-13 21:23:41,095] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47693:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_fu_17537_p1' generates 8 bits.
[2025-10-13 21:23:41,095] 47693 | assign ret_V_142_fu_18164_p1 = zext_ln1494_14_fu_17537_p1;
[2025-10-13 21:23:41,095]       |                              ^
[2025-10-13 21:23:41,095] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47695:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:23:41,095] 47695 | assign ret_V_146_fu_18177_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:23:41,095]       |                              ^
[2025-10-13 21:23:41,095] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47697:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:23:41,095] 47697 | assign ret_V_148_fu_22758_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:23:41,095]       |                              ^
[2025-10-13 21:23:41,095] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47699:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:23:41,095] 47699 | assign ret_V_149_fu_18190_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:23:41,095]       |                              ^
[2025-10-13 21:23:41,095] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47701:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_fu_17537_p1' generates 8 bits.
[2025-10-13 21:23:41,095] 47701 | assign ret_V_14_fu_17540_p0 = zext_ln1494_14_fu_17537_p1;
[2025-10-13 21:23:41,095]       |                             ^
[2025-10-13 21:23:41,095] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47703:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:23:41,095] 47703 | assign ret_V_151_fu_18203_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:23:41,095]       |                              ^
[2025-10-13 21:23:41,095] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47705:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:23:41,095] 47705 | assign ret_V_153_fu_18216_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:23:41,095]       |                              ^
[2025-10-13 21:23:41,095] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47707:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:23:41,095] 47707 | assign ret_V_155_fu_18229_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:23:41,095]       |                              ^
[2025-10-13 21:23:41,095] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47709:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_fu_17537_p1' generates 8 bits.
[2025-10-13 21:23:41,095] 47709 | assign ret_V_158_fu_18242_p1 = zext_ln1494_14_fu_17537_p1;
[2025-10-13 21:23:41,095]       |                              ^
[2025-10-13 21:23:41,095] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47711:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:23:41,095] 47711 | assign ret_V_162_fu_18255_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:23:41,095]       |                              ^
[2025-10-13 21:23:41,095] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47713:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:23:41,095] 47713 | assign ret_V_164_fu_22801_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:23:41,095]       |                              ^
[2025-10-13 21:23:41,095] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47715:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:23:41,095] 47715 | assign ret_V_165_fu_18268_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:23:41,095]       |                              ^
[2025-10-13 21:23:41,095] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47717:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:23:41,095] 47717 | assign ret_V_167_fu_18281_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:23:41,095]       |                              ^
[2025-10-13 21:23:41,095] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47719:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:23:41,095] 47719 | assign ret_V_169_fu_18294_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:23:41,095]       |                              ^
[2025-10-13 21:23:41,095] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47721:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:23:41,095] 47721 | assign ret_V_171_fu_18307_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:23:41,095]       |                              ^
[2025-10-13 21:23:41,095] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47723:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:23:41,095] 47723 | assign ret_V_174_fu_22814_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:23:41,095]       |                              ^
[2025-10-13 21:23:41,095] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47725:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:23:41,095] 47725 | assign ret_V_178_fu_18320_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:23:41,095]       |                              ^
[2025-10-13 21:23:41,095] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47727:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:23:41,095] 47727 | assign ret_V_180_fu_22853_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:23:41,095]       |                              ^
[2025-10-13 21:23:41,095] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47729:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:23:41,095] 47729 | assign ret_V_181_fu_18333_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:23:41,095]       |                              ^
[2025-10-13 21:23:41,095] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47731:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:23:41,095] 47731 | assign ret_V_183_fu_18346_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:23:41,095]       |                              ^
[2025-10-13 21:23:41,095] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47733:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:23:41,095] 47733 | assign ret_V_185_fu_18359_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:23:41,095]       |                              ^
[2025-10-13 21:23:41,095] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47735:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:23:41,095] 47735 | assign ret_V_187_fu_18372_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:23:41,095]       |                              ^
[2025-10-13 21:23:41,095] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47737:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:23:41,095] 47737 | assign ret_V_18_fu_17553_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:23:41,095]       |                             ^
[2025-10-13 21:23:41,095] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47739:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:23:41,095] 47739 | assign ret_V_190_fu_22866_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:23:41,095]       |                              ^
[2025-10-13 21:23:41,095] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47741:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:23:41,095] 47741 | assign ret_V_194_fu_18385_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:23:41,095]       |                              ^
[2025-10-13 21:23:41,095] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47743:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:23:41,095] 47743 | assign ret_V_196_fu_22905_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:23:41,095]       |                              ^
[2025-10-13 21:23:41,095] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47745:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:23:41,095] 47745 | assign ret_V_197_fu_18398_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:23:41,095]       |                              ^
[2025-10-13 21:23:41,095] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47747:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:23:41,095] 47747 | assign ret_V_199_fu_18411_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:23:41,095]       |                              ^
[2025-10-13 21:23:41,095] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47749:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:23:41,095] 47749 | assign ret_V_201_fu_18424_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:23:41,095]       |                              ^
[2025-10-13 21:23:41,095] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47751:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:23:41,095] 47751 | assign ret_V_203_fu_18437_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:23:41,095]       |                              ^
[2025-10-13 21:23:41,095] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47753:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:23:41,095] 47753 | assign ret_V_206_fu_22918_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:23:41,095]       |                              ^
[2025-10-13 21:23:41,095] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47755:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:23:41,095] 47755 | assign ret_V_20_fu_22414_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:23:41,095]       |                             ^
[2025-10-13 21:23:41,095] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47757:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:23:41,095] 47757 | assign ret_V_210_fu_18450_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:23:41,095]       |                              ^
[2025-10-13 21:23:41,096] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47759:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:23:41,096] 47759 | assign ret_V_212_fu_22957_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:23:41,096]       |                              ^
[2025-10-13 21:23:41,096] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47761:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:23:41,096] 47761 | assign ret_V_213_fu_18463_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:23:41,096]       |                              ^
[2025-10-13 21:23:41,096] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47763:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:23:41,096] 47763 | assign ret_V_215_fu_18476_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:23:41,096]       |                              ^
[2025-10-13 21:23:41,096] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47765:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:23:41,096] 47765 | assign ret_V_217_fu_18489_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:23:41,096]       |                              ^
[2025-10-13 21:23:41,096] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47767:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:23:41,096] 47767 | assign ret_V_219_fu_18502_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:23:41,096]       |                              ^
[2025-10-13 21:23:41,096] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47769:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:23:41,096] 47769 | assign ret_V_21_fu_17566_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:23:41,096]       |                             ^
[2025-10-13 21:23:41,096] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47771:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:23:41,096] 47771 | assign ret_V_222_fu_22970_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:23:41,096]       |                              ^
[2025-10-13 21:23:41,096] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47773:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:23:41,096] 47773 | assign ret_V_226_fu_18515_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:23:41,096]       |                              ^
[2025-10-13 21:23:41,096] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47775:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:23:41,096] 47775 | assign ret_V_228_fu_23009_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:23:41,096]       |                              ^
[2025-10-13 21:23:41,096] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47777:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:23:41,096] 47777 | assign ret_V_229_fu_18528_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:23:41,096]       |                              ^
[2025-10-13 21:23:41,096] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47779:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:23:41,096] 47779 | assign ret_V_231_fu_18541_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:23:41,096]       |                              ^
[2025-10-13 21:23:41,096] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47781:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:23:41,096] 47781 | assign ret_V_233_fu_18554_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:23:41,096]       |                              ^
[2025-10-13 21:23:41,096] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47783:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:23:41,096] 47783 | assign ret_V_235_fu_18567_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:23:41,096]       |                              ^
[2025-10-13 21:23:41,096] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47785:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:23:41,096] 47785 | assign ret_V_238_fu_23022_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:23:41,096]       |                              ^
[2025-10-13 21:23:41,096] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47787:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:23:41,096] 47787 | assign ret_V_23_fu_17579_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:23:41,096]       |                             ^
[2025-10-13 21:23:41,096] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47789:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:23:41,096] 47789 | assign ret_V_242_fu_18580_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:23:41,096]       |                              ^
[2025-10-13 21:23:41,096] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47791:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:23:41,096] 47791 | assign ret_V_244_fu_23061_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:23:41,096]       |                              ^
[2025-10-13 21:23:41,096] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47793:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:23:41,096] 47793 | assign ret_V_245_fu_18593_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:23:41,096]       |                              ^
[2025-10-13 21:23:41,096] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47795:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:23:41,096] 47795 | assign ret_V_247_fu_18606_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:23:41,096]       |                              ^
[2025-10-13 21:23:41,096] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47797:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:23:41,096] 47797 | assign ret_V_249_fu_18619_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:23:41,096]       |                              ^
[2025-10-13 21:23:41,096] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47799:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:23:41,096] 47799 | assign ret_V_251_fu_18632_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:23:41,096]       |                              ^
[2025-10-13 21:23:41,096] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47801:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:23:41,096] 47801 | assign ret_V_254_fu_23074_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:23:41,096]       |                              ^
[2025-10-13 21:23:41,096] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47803:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:23:41,096] 47803 | assign ret_V_258_fu_18645_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:23:41,096]       |                              ^
[2025-10-13 21:23:41,096] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47805:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:23:41,096] 47805 | assign ret_V_25_fu_17592_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:23:41,096]       |                             ^
[2025-10-13 21:23:41,096] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47807:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:23:41,096] 47807 | assign ret_V_260_fu_23113_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:23:41,096]       |                              ^
[2025-10-13 21:23:41,096] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47809:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:23:41,096] 47809 | assign ret_V_261_fu_18658_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:23:41,096]       |                              ^
[2025-10-13 21:23:41,096] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47811:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:23:41,096] 47811 | assign ret_V_263_fu_18671_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:23:41,096]       |                              ^
[2025-10-13 21:23:41,096] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47813:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:23:41,096] 47813 | assign ret_V_265_fu_18684_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:23:41,096]       |                              ^
[2025-10-13 21:23:41,096] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47815:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:23:41,096] 47815 | assign ret_V_267_fu_18697_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:23:41,096]       |                              ^
[2025-10-13 21:23:41,096] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47817:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:23:41,096] 47817 | assign ret_V_270_fu_23126_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:23:41,096]       |                              ^
[2025-10-13 21:23:41,096] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47819:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:23:41,096] 47819 | assign ret_V_274_fu_18710_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:23:41,096]       |                              ^
[2025-10-13 21:23:41,096] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47821:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:23:41,096] 47821 | assign ret_V_276_fu_23165_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:23:41,096]       |                              ^
[2025-10-13 21:23:41,096] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47823:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:23:41,096] 47823 | assign ret_V_277_fu_18723_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:23:41,096]       |                              ^
[2025-10-13 21:23:41,096] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47825:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:23:41,096] 47825 | assign ret_V_279_fu_18736_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:23:41,096]       |                              ^
[2025-10-13 21:23:41,096] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47827:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:23:41,096] 47827 | assign ret_V_27_fu_17605_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:23:41,096]       |                             ^
[2025-10-13 21:23:41,096] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47829:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:23:41,096] 47829 | assign ret_V_281_fu_18749_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:23:41,096]       |                              ^
[2025-10-13 21:23:41,096] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47831:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:23:41,097] 47831 | assign ret_V_283_fu_18762_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:23:41,097]       |                              ^
[2025-10-13 21:23:41,097] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47833:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:23:41,097] 47833 | assign ret_V_286_fu_23178_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:23:41,097]       |                              ^
[2025-10-13 21:23:41,097] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47835:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:23:41,097] 47835 | assign ret_V_290_fu_18775_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:23:41,097]       |                              ^
[2025-10-13 21:23:41,097] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47837:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:23:41,097] 47837 | assign ret_V_292_fu_23217_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:23:41,097]       |                              ^
[2025-10-13 21:23:41,097] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47839:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:23:41,097] 47839 | assign ret_V_293_fu_18788_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:23:41,097]       |                              ^
[2025-10-13 21:23:41,097] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47841:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:23:41,097] 47841 | assign ret_V_295_fu_18801_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:23:41,097]       |                              ^
[2025-10-13 21:23:41,097] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47843:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:23:41,097] 47843 | assign ret_V_297_fu_18814_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:23:41,097]       |                              ^
[2025-10-13 21:23:41,097] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47845:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:23:41,097] 47845 | assign ret_V_299_fu_18827_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:23:41,097]       |                              ^
[2025-10-13 21:23:41,097] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47847:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:23:41,097] 47847 | assign ret_V_2_fu_17460_p0 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:23:41,097]       |                            ^
[2025-10-13 21:23:41,097] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47849:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:23:41,097] 47849 | assign ret_V_302_fu_23230_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:23:41,097]       |                              ^
[2025-10-13 21:23:41,097] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47851:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:23:41,097] 47851 | assign ret_V_306_fu_18840_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:23:41,097]       |                              ^
[2025-10-13 21:23:41,097] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47853:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:23:41,097] 47853 | assign ret_V_308_fu_23269_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:23:41,097]       |                              ^
[2025-10-13 21:23:41,097] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47855:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:23:41,097] 47855 | assign ret_V_309_fu_18853_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:23:41,097]       |                              ^
[2025-10-13 21:23:41,097] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47857:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_fu_17537_p1' generates 8 bits.
[2025-10-13 21:23:41,097] 47857 | assign ret_V_30_fu_17618_p1 = zext_ln1494_14_fu_17537_p1;
[2025-10-13 21:23:41,097]       |                             ^
[2025-10-13 21:23:41,097] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47859:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:23:41,097] 47859 | assign ret_V_311_fu_18866_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:23:41,097]       |                              ^
[2025-10-13 21:23:41,097] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47861:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:23:41,097] 47861 | assign ret_V_313_fu_18879_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:23:41,097]       |                              ^
[2025-10-13 21:23:41,097] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47863:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:23:41,097] 47863 | assign ret_V_315_fu_18892_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:23:41,097]       |                              ^
[2025-10-13 21:23:41,097] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47865:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:23:41,097] 47865 | assign ret_V_318_fu_23282_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:23:41,097]       |                              ^
[2025-10-13 21:23:41,097] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47867:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:23:41,097] 47867 | assign ret_V_322_fu_18905_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:23:41,097]       |                              ^
[2025-10-13 21:23:41,097] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47869:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:23:41,097] 47869 | assign ret_V_324_fu_23321_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:23:41,097]       |                              ^
[2025-10-13 21:23:41,097] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47871:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:23:41,097] 47871 | assign ret_V_325_fu_18918_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:23:41,097]       |                              ^
[2025-10-13 21:23:41,097] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47873:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:23:41,097] 47873 | assign ret_V_327_fu_18931_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:23:41,097]       |                              ^
[2025-10-13 21:23:41,097] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47875:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:23:41,097] 47875 | assign ret_V_329_fu_18944_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:23:41,097]       |                              ^
[2025-10-13 21:23:41,097] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47877:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:23:41,097] 47877 | assign ret_V_331_fu_18957_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:23:41,097]       |                              ^
[2025-10-13 21:23:41,097] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47879:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:23:41,097] 47879 | assign ret_V_334_fu_23334_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:23:41,097]       |                              ^
[2025-10-13 21:23:41,097] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47881:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:23:41,097] 47881 | assign ret_V_338_fu_18970_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:23:41,097]       |                              ^
[2025-10-13 21:23:41,097] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47883:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:23:41,097] 47883 | assign ret_V_340_fu_23373_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:23:41,097]       |                              ^
[2025-10-13 21:23:41,097] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47885:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:23:41,097] 47885 | assign ret_V_341_fu_18983_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:23:41,097]       |                              ^
[2025-10-13 21:23:41,097] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47887:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:23:41,097] 47887 | assign ret_V_343_fu_18996_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:23:41,097]       |                              ^
[2025-10-13 21:23:41,097] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47889:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:23:41,097] 47889 | assign ret_V_345_fu_19009_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:23:41,097]       |                              ^
[2025-10-13 21:23:41,097] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47891:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:23:41,097] 47891 | assign ret_V_347_fu_19022_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:23:41,097]       |                              ^
[2025-10-13 21:23:41,097] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47893:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:23:41,097] 47893 | assign ret_V_34_fu_17631_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:23:41,097]       |                             ^
[2025-10-13 21:23:41,097] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47895:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:23:41,097] 47895 | assign ret_V_350_fu_23386_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:23:41,097]       |                              ^
[2025-10-13 21:23:41,097] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47897:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:23:41,097] 47897 | assign ret_V_354_fu_19035_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:23:41,097]       |                              ^
[2025-10-13 21:23:41,097] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47899:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:23:41,097] 47899 | assign ret_V_356_fu_23425_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:23:41,097]       |                              ^
[2025-10-13 21:23:41,097] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47901:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:23:41,097] 47901 | assign ret_V_357_fu_19048_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:23:41,097]       |                              ^
[2025-10-13 21:23:41,097] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47903:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:23:41,097] 47903 | assign ret_V_359_fu_19061_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:23:41,097]       |                              ^
[2025-10-13 21:23:41,097] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47905:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:23:41,098] 47905 | assign ret_V_361_fu_19074_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:23:41,098]       |                              ^
[2025-10-13 21:23:41,098] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47907:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:23:41,098] 47907 | assign ret_V_363_fu_19087_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:23:41,098]       |                              ^
[2025-10-13 21:23:41,098] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47909:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:23:41,098] 47909 | assign ret_V_366_fu_23438_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:23:41,098]       |                              ^
[2025-10-13 21:23:41,098] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47911:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:23:41,098] 47911 | assign ret_V_36_fu_22457_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:23:41,098]       |                             ^
[2025-10-13 21:23:41,098] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47913:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:23:41,098] 47913 | assign ret_V_370_fu_19100_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:23:41,098]       |                              ^
[2025-10-13 21:23:41,098] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47915:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:23:41,098] 47915 | assign ret_V_372_fu_23477_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:23:41,098]       |                              ^
[2025-10-13 21:23:41,098] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47917:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:23:41,098] 47917 | assign ret_V_373_fu_19113_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:23:41,098]       |                              ^
[2025-10-13 21:23:41,098] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47919:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:23:41,098] 47919 | assign ret_V_375_fu_19126_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:23:41,098]       |                              ^
[2025-10-13 21:23:41,098] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47921:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:23:41,098] 47921 | assign ret_V_377_fu_19139_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:23:41,098]       |                              ^
[2025-10-13 21:23:41,098] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47923:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:23:41,098] 47923 | assign ret_V_379_fu_19152_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:23:41,098]       |                              ^
[2025-10-13 21:23:41,098] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47925:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:23:41,098] 47925 | assign ret_V_37_fu_17644_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:23:41,098]       |                             ^
[2025-10-13 21:23:41,098] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47927:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:23:41,098] 47927 | assign ret_V_382_fu_23490_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:23:41,098]       |                              ^
[2025-10-13 21:23:41,098] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47929:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:23:41,098] 47929 | assign ret_V_386_fu_19165_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:23:41,098]       |                              ^
[2025-10-13 21:23:41,098] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47931:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:23:41,098] 47931 | assign ret_V_388_fu_23529_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:23:41,098]       |                              ^
[2025-10-13 21:23:41,098] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47933:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:23:41,098] 47933 | assign ret_V_389_fu_19178_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:23:41,098]       |                              ^
[2025-10-13 21:23:41,098] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47935:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:23:41,098] 47935 | assign ret_V_391_fu_19191_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:23:41,098]       |                              ^
[2025-10-13 21:23:41,098] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47937:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:23:41,098] 47937 | assign ret_V_393_fu_19204_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:23:41,098]       |                              ^
[2025-10-13 21:23:41,098] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47939:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:23:41,098] 47939 | assign ret_V_395_fu_19217_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:23:41,098]       |                              ^
[2025-10-13 21:23:41,098] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47941:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:23:41,098] 47941 | assign ret_V_398_fu_23542_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:23:41,098]       |                              ^
[2025-10-13 21:23:41,098] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47943:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:23:41,098] 47943 | assign ret_V_39_fu_17657_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:23:41,098]       |                             ^
[2025-10-13 21:23:41,098] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47945:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:23:41,098] 47945 | assign ret_V_402_fu_19230_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:23:41,098]       |                              ^
[2025-10-13 21:23:41,098] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47947:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:23:41,098] 47947 | assign ret_V_404_fu_23581_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:23:41,098]       |                              ^
[2025-10-13 21:23:41,098] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47949:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:23:41,098] 47949 | assign ret_V_405_fu_19243_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:23:41,098]       |                              ^
[2025-10-13 21:23:41,098] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47951:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:23:41,098] 47951 | assign ret_V_407_fu_19256_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:23:41,098]       |                              ^
[2025-10-13 21:23:41,098] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47953:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:23:41,098] 47953 | assign ret_V_409_fu_19269_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:23:41,098]       |                              ^
[2025-10-13 21:23:41,098] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47955:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:23:41,098] 47955 | assign ret_V_411_fu_19282_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:23:41,098]       |                              ^
[2025-10-13 21:23:41,098] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47957:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:23:41,098] 47957 | assign ret_V_414_fu_23594_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:23:41,098]       |                              ^
[2025-10-13 21:23:41,098] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47959:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:23:41,098] 47959 | assign ret_V_418_fu_19295_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:23:41,098]       |                              ^
[2025-10-13 21:23:41,098] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47961:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:23:41,098] 47961 | assign ret_V_41_fu_17670_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:23:41,098]       |                             ^
[2025-10-13 21:23:41,098] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47963:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:23:41,098] 47963 | assign ret_V_420_fu_23633_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:23:41,098]       |                              ^
[2025-10-13 21:23:41,098] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47965:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:23:41,098] 47965 | assign ret_V_421_fu_19308_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:23:41,098]       |                              ^
[2025-10-13 21:23:41,098] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47967:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:23:41,098] 47967 | assign ret_V_423_fu_19321_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:23:41,098]       |                              ^
[2025-10-13 21:23:41,098] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47969:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:23:41,098] 47969 | assign ret_V_425_fu_19334_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:23:41,098]       |                              ^
[2025-10-13 21:23:41,098] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47971:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:23:41,098] 47971 | assign ret_V_427_fu_19347_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:23:41,098]       |                              ^
[2025-10-13 21:23:41,098] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47973:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:23:41,098] 47973 | assign ret_V_430_fu_23646_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:23:41,098]       |                              ^
[2025-10-13 21:23:41,098] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47975:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:23:41,098] 47975 | assign ret_V_434_fu_19360_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:23:41,098]       |                              ^
[2025-10-13 21:23:41,098] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47977:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:23:41,098] 47977 | assign ret_V_436_fu_23685_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:23:41,098]       |                              ^
[2025-10-13 21:23:41,098] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47979:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:23:41,098] 47979 | assign ret_V_437_fu_19373_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:23:41,099]       |                              ^
[2025-10-13 21:23:41,099] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47981:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:23:41,099] 47981 | assign ret_V_439_fu_19386_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:23:41,099]       |                              ^
[2025-10-13 21:23:41,099] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47983:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:23:41,099] 47983 | assign ret_V_43_fu_17683_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:23:41,099]       |                             ^
[2025-10-13 21:23:41,099] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47985:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:23:41,099] 47985 | assign ret_V_441_fu_19399_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:23:41,099]       |                              ^
[2025-10-13 21:23:41,099] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47987:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:23:41,099] 47987 | assign ret_V_443_fu_19412_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:23:41,099]       |                              ^
[2025-10-13 21:23:41,099] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47989:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:23:41,099] 47989 | assign ret_V_446_fu_23698_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:23:41,099]       |                              ^
[2025-10-13 21:23:41,099] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47991:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:23:41,099] 47991 | assign ret_V_450_fu_19425_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:23:41,099]       |                              ^
[2025-10-13 21:23:41,099] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47993:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:23:41,099] 47993 | assign ret_V_452_fu_23737_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:23:41,099]       |                              ^
[2025-10-13 21:23:41,099] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47995:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:23:41,099] 47995 | assign ret_V_453_fu_19438_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:23:41,099]       |                              ^
[2025-10-13 21:23:41,099] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47997:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:23:41,099] 47997 | assign ret_V_455_fu_19451_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:23:41,099]       |                              ^
[2025-10-13 21:23:41,099] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:47999:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:23:41,099] 47999 | assign ret_V_457_fu_19464_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:23:41,099]       |                              ^
[2025-10-13 21:23:41,099] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48001:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:23:41,099] 48001 | assign ret_V_459_fu_19477_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:23:41,099]       |                              ^
[2025-10-13 21:23:41,099] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48003:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:23:41,099] 48003 | assign ret_V_462_fu_23750_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:23:41,099]       |                              ^
[2025-10-13 21:23:41,099] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48005:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:23:41,099] 48005 | assign ret_V_466_fu_19490_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:23:41,099]       |                              ^
[2025-10-13 21:23:41,099] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48007:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:23:41,099] 48007 | assign ret_V_468_fu_23789_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:23:41,099]       |                              ^
[2025-10-13 21:23:41,099] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48009:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:23:41,099] 48009 | assign ret_V_469_fu_19503_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:23:41,099]       |                              ^
[2025-10-13 21:23:41,099] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48011:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_fu_17537_p1' generates 8 bits.
[2025-10-13 21:23:41,099] 48011 | assign ret_V_46_fu_17696_p1 = zext_ln1494_14_fu_17537_p1;
[2025-10-13 21:23:41,099]       |                             ^
[2025-10-13 21:23:41,099] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48013:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:23:41,099] 48013 | assign ret_V_471_fu_19516_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:23:41,099]       |                              ^
[2025-10-13 21:23:41,099] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48015:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:23:41,099] 48015 | assign ret_V_473_fu_19529_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:23:41,099]       |                              ^
[2025-10-13 21:23:41,099] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48017:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:23:41,099] 48017 | assign ret_V_475_fu_19542_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:23:41,099]       |                              ^
[2025-10-13 21:23:41,099] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48019:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:23:41,099] 48019 | assign ret_V_478_fu_23802_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:23:41,099]       |                              ^
[2025-10-13 21:23:41,099] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48021:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:23:41,099] 48021 | assign ret_V_482_fu_19555_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:23:41,099]       |                              ^
[2025-10-13 21:23:41,099] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48023:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:23:41,099] 48023 | assign ret_V_484_fu_23841_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:23:41,099]       |                              ^
[2025-10-13 21:23:41,099] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48025:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:23:41,099] 48025 | assign ret_V_485_fu_19568_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:23:41,099]       |                              ^
[2025-10-13 21:23:41,099] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48027:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:23:41,099] 48027 | assign ret_V_487_fu_19581_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:23:41,099]       |                              ^
[2025-10-13 21:23:41,099] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48029:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:23:41,099] 48029 | assign ret_V_489_fu_19594_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:23:41,099]       |                              ^
[2025-10-13 21:23:41,099] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48031:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:23:41,099] 48031 | assign ret_V_491_fu_19607_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:23:41,099]       |                              ^
[2025-10-13 21:23:41,099] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48033:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:23:41,099] 48033 | assign ret_V_494_fu_23854_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:23:41,099]       |                              ^
[2025-10-13 21:23:41,099] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48035:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:23:41,099] 48035 | assign ret_V_498_fu_19620_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:23:41,099]       |                              ^
[2025-10-13 21:23:41,099] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48037:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:23:41,099] 48037 | assign ret_V_4_fu_22371_p0 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:23:41,099]       |                            ^
[2025-10-13 21:23:41,099] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48039:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:23:41,099] 48039 | assign ret_V_500_fu_23893_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:23:41,099]       |                              ^
[2025-10-13 21:23:41,099] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48041:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:23:41,099] 48041 | assign ret_V_501_fu_19633_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:23:41,099]       |                              ^
[2025-10-13 21:23:41,099] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48043:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:23:41,099] 48043 | assign ret_V_503_fu_19646_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:23:41,099]       |                              ^
[2025-10-13 21:23:41,099] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48045:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:23:41,099] 48045 | assign ret_V_505_fu_19659_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:23:41,099]       |                              ^
[2025-10-13 21:23:41,099] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48047:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:23:41,099] 48047 | assign ret_V_507_fu_19672_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:23:41,099]       |                              ^
[2025-10-13 21:23:41,099] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48049:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:23:41,099] 48049 | assign ret_V_50_fu_17709_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:23:41,099]       |                             ^
[2025-10-13 21:23:41,099] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48051:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:23:41,099] 48051 | assign ret_V_510_fu_23906_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:23:41,099]       |                              ^
[2025-10-13 21:23:41,099] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48053:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:23:41,100] 48053 | assign ret_V_514_fu_19685_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:23:41,100]       |                              ^
[2025-10-13 21:23:41,100] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48055:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:23:41,100] 48055 | assign ret_V_516_fu_23945_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:23:41,100]       |                              ^
[2025-10-13 21:23:41,100] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48057:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:23:41,100] 48057 | assign ret_V_517_fu_19698_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:23:41,100]       |                              ^
[2025-10-13 21:23:41,100] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48059:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:23:41,100] 48059 | assign ret_V_519_fu_19711_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:23:41,100]       |                              ^
[2025-10-13 21:23:41,100] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48061:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:23:41,100] 48061 | assign ret_V_521_fu_19724_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:23:41,100]       |                              ^
[2025-10-13 21:23:41,100] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48063:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:23:41,100] 48063 | assign ret_V_523_fu_19737_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:23:41,100]       |                              ^
[2025-10-13 21:23:41,100] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48065:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:23:41,100] 48065 | assign ret_V_526_fu_23958_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:23:41,100]       |                              ^
[2025-10-13 21:23:41,100] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48067:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:23:41,100] 48067 | assign ret_V_52_fu_22500_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:23:41,100]       |                             ^
[2025-10-13 21:23:41,100] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48069:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:23:41,100] 48069 | assign ret_V_530_fu_19750_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:23:41,100]       |                              ^
[2025-10-13 21:23:41,100] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48071:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:23:41,100] 48071 | assign ret_V_532_fu_23997_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:23:41,100]       |                              ^
[2025-10-13 21:23:41,100] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48073:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:23:41,100] 48073 | assign ret_V_533_fu_19763_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:23:41,100]       |                              ^
[2025-10-13 21:23:41,100] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48075:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:23:41,100] 48075 | assign ret_V_535_fu_19776_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:23:41,100]       |                              ^
[2025-10-13 21:23:41,100] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48077:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:23:41,100] 48077 | assign ret_V_537_fu_19789_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:23:41,100]       |                              ^
[2025-10-13 21:23:41,100] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48079:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:23:41,100] 48079 | assign ret_V_539_fu_19802_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:23:41,100]       |                              ^
[2025-10-13 21:23:41,100] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48081:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:23:41,100] 48081 | assign ret_V_53_fu_17722_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:23:41,100]       |                             ^
[2025-10-13 21:23:41,100] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48083:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:23:41,100] 48083 | assign ret_V_542_fu_24010_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:23:41,100]       |                              ^
[2025-10-13 21:23:41,100] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48085:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:23:41,100] 48085 | assign ret_V_546_fu_19815_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:23:41,100]       |                              ^
[2025-10-13 21:23:41,100] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48087:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:23:41,100] 48087 | assign ret_V_548_fu_24049_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:23:41,100]       |                              ^
[2025-10-13 21:23:41,100] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48089:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:23:41,100] 48089 | assign ret_V_549_fu_19828_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:23:41,100]       |                              ^
[2025-10-13 21:23:41,100] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48091:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:23:41,100] 48091 | assign ret_V_551_fu_19841_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:23:41,100]       |                              ^
[2025-10-13 21:23:41,100] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48093:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:23:41,100] 48093 | assign ret_V_553_fu_19854_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:23:41,100]       |                              ^
[2025-10-13 21:23:41,100] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48095:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:23:41,100] 48095 | assign ret_V_555_fu_19867_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:23:41,100]       |                              ^
[2025-10-13 21:23:41,100] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48097:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:23:41,100] 48097 | assign ret_V_558_fu_24062_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:23:41,100]       |                              ^
[2025-10-13 21:23:41,100] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48099:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:23:41,100] 48099 | assign ret_V_55_fu_17735_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:23:41,100]       |                             ^
[2025-10-13 21:23:41,100] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48101:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:23:41,100] 48101 | assign ret_V_562_fu_19880_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:23:41,100]       |                              ^
[2025-10-13 21:23:41,100] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48103:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:23:41,100] 48103 | assign ret_V_564_fu_24101_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:23:41,100]       |                              ^
[2025-10-13 21:23:41,100] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48105:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:23:41,100] 48105 | assign ret_V_565_fu_19893_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:23:41,100]       |                              ^
[2025-10-13 21:23:41,100] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48107:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:23:41,100] 48107 | assign ret_V_567_fu_19906_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:23:41,100]       |                              ^
[2025-10-13 21:23:41,100] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48109:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:23:41,100] 48109 | assign ret_V_569_fu_19919_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:23:41,100]       |                              ^
[2025-10-13 21:23:41,100] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48111:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:23:41,100] 48111 | assign ret_V_571_fu_19932_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:23:41,100]       |                              ^
[2025-10-13 21:23:41,100] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48113:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:23:41,100] 48113 | assign ret_V_574_fu_24114_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:23:41,100]       |                              ^
[2025-10-13 21:23:41,100] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48115:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:23:41,100] 48115 | assign ret_V_578_fu_19945_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:23:41,100]       |                              ^
[2025-10-13 21:23:41,100] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48117:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:23:41,100] 48117 | assign ret_V_57_fu_17748_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:23:41,100]       |                             ^
[2025-10-13 21:23:41,100] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48119:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:23:41,100] 48119 | assign ret_V_580_fu_24153_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:23:41,100]       |                              ^
[2025-10-13 21:23:41,100] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48121:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:23:41,100] 48121 | assign ret_V_581_fu_19958_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:23:41,100]       |                              ^
[2025-10-13 21:23:41,100] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48123:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:23:41,100] 48123 | assign ret_V_583_fu_19971_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:23:41,100]       |                              ^
[2025-10-13 21:23:41,100] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48125:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:23:41,100] 48125 | assign ret_V_585_fu_19984_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:23:41,101]       |                              ^
[2025-10-13 21:23:41,101] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48127:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:23:41,101] 48127 | assign ret_V_587_fu_19997_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:23:41,101]       |                              ^
[2025-10-13 21:23:41,101] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48129:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:23:41,101] 48129 | assign ret_V_590_fu_24166_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:23:41,101]       |                              ^
[2025-10-13 21:23:41,101] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48131:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:23:41,101] 48131 | assign ret_V_594_fu_20010_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:23:41,101]       |                              ^
[2025-10-13 21:23:41,101] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48133:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:23:41,101] 48133 | assign ret_V_596_fu_24205_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:23:41,101]       |                              ^
[2025-10-13 21:23:41,101] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48135:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:23:41,101] 48135 | assign ret_V_597_fu_20023_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:23:41,101]       |                              ^
[2025-10-13 21:23:41,101] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48137:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:23:41,101] 48137 | assign ret_V_599_fu_20036_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:23:41,101]       |                              ^
[2025-10-13 21:23:41,101] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48139:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:23:41,101] 48139 | assign ret_V_59_fu_17761_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:23:41,101]       |                             ^
[2025-10-13 21:23:41,101] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48141:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:23:41,101] 48141 | assign ret_V_5_fu_17476_p0 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:23:41,101]       |                            ^
[2025-10-13 21:23:41,101] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48143:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:23:41,101] 48143 | assign ret_V_601_fu_20049_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:23:41,101]       |                              ^
[2025-10-13 21:23:41,101] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48145:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:23:41,101] 48145 | assign ret_V_603_fu_20062_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:23:41,101]       |                              ^
[2025-10-13 21:23:41,101] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48147:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:23:41,101] 48147 | assign ret_V_606_fu_24218_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:23:41,101]       |                              ^
[2025-10-13 21:23:41,101] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48149:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:23:41,101] 48149 | assign ret_V_610_fu_20075_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:23:41,101]       |                              ^
[2025-10-13 21:23:41,101] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48151:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:23:41,101] 48151 | assign ret_V_612_fu_24257_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:23:41,101]       |                              ^
[2025-10-13 21:23:41,101] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48153:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:23:41,101] 48153 | assign ret_V_613_fu_20088_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:23:41,101]       |                              ^
[2025-10-13 21:23:41,101] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48155:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:23:41,101] 48155 | assign ret_V_615_fu_20101_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:23:41,101]       |                              ^
[2025-10-13 21:23:41,101] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48157:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:23:41,101] 48157 | assign ret_V_617_fu_20114_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:23:41,101]       |                              ^
[2025-10-13 21:23:41,101] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48159:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:23:41,101] 48159 | assign ret_V_619_fu_20127_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:23:41,101]       |                              ^
[2025-10-13 21:23:41,101] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48161:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:23:41,101] 48161 | assign ret_V_622_fu_24270_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:23:41,101]       |                              ^
[2025-10-13 21:23:41,101] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48163:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:23:41,101] 48163 | assign ret_V_626_fu_20140_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:23:41,101]       |                              ^
[2025-10-13 21:23:41,101] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48165:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:23:41,101] 48165 | assign ret_V_628_fu_24309_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:23:41,101]       |                              ^
[2025-10-13 21:23:41,101] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48167:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:23:41,101] 48167 | assign ret_V_629_fu_20153_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:23:41,101]       |                              ^
[2025-10-13 21:23:41,101] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48169:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_fu_17537_p1' generates 8 bits.
[2025-10-13 21:23:41,101] 48169 | assign ret_V_62_fu_17774_p1 = zext_ln1494_14_fu_17537_p1;
[2025-10-13 21:23:41,101]       |                             ^
[2025-10-13 21:23:41,101] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48171:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:23:41,101] 48171 | assign ret_V_631_fu_20166_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:23:41,101]       |                              ^
[2025-10-13 21:23:41,101] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48173:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:23:41,101] 48173 | assign ret_V_633_fu_20179_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:23:41,101]       |                              ^
[2025-10-13 21:23:41,101] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48175:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:23:41,101] 48175 | assign ret_V_635_fu_20192_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:23:41,101]       |                              ^
[2025-10-13 21:23:41,101] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48177:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:23:41,101] 48177 | assign ret_V_638_fu_24322_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:23:41,101]       |                              ^
[2025-10-13 21:23:41,101] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48179:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:23:41,101] 48179 | assign ret_V_642_fu_20205_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:23:41,101]       |                              ^
[2025-10-13 21:23:41,101] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48181:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:23:41,101] 48181 | assign ret_V_644_fu_24361_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:23:41,101]       |                              ^
[2025-10-13 21:23:41,101] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48183:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:23:41,101] 48183 | assign ret_V_645_fu_20218_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:23:41,101]       |                              ^
[2025-10-13 21:23:41,101] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48185:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:23:41,101] 48185 | assign ret_V_647_fu_20231_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:23:41,101]       |                              ^
[2025-10-13 21:23:41,101] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48187:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:23:41,101] 48187 | assign ret_V_649_fu_20244_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:23:41,101]       |                              ^
[2025-10-13 21:23:41,101] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48189:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:23:41,101] 48189 | assign ret_V_651_fu_20257_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:23:41,101]       |                              ^
[2025-10-13 21:23:41,101] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48191:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:23:41,101] 48191 | assign ret_V_654_fu_24374_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:23:41,101]       |                              ^
[2025-10-13 21:23:41,101] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48193:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:23:41,101] 48193 | assign ret_V_658_fu_20270_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:23:41,101]       |                              ^
[2025-10-13 21:23:41,101] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48195:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:23:41,101] 48195 | assign ret_V_660_fu_24413_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:23:41,101]       |                              ^
[2025-10-13 21:23:41,101] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48197:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:23:41,101] 48197 | assign ret_V_661_fu_20283_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:23:41,101]       |                              ^
[2025-10-13 21:23:41,101] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48199:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:23:41,101] 48199 | assign ret_V_663_fu_20296_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:23:41,102]       |                              ^
[2025-10-13 21:23:41,102] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48201:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:23:41,102] 48201 | assign ret_V_665_fu_20309_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:23:41,102]       |                              ^
[2025-10-13 21:23:41,102] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48203:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:23:41,102] 48203 | assign ret_V_667_fu_20322_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:23:41,102]       |                              ^
[2025-10-13 21:23:41,102] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48205:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:23:41,102] 48205 | assign ret_V_66_fu_17787_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:23:41,102]       |                             ^
[2025-10-13 21:23:41,102] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48207:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:23:41,102] 48207 | assign ret_V_670_fu_24426_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:23:41,102]       |                              ^
[2025-10-13 21:23:41,102] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48209:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:23:41,102] 48209 | assign ret_V_674_fu_20335_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:23:41,102]       |                              ^
[2025-10-13 21:23:41,102] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48211:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:23:41,102] 48211 | assign ret_V_676_fu_24465_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:23:41,102]       |                              ^
[2025-10-13 21:23:41,102] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48213:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:23:41,102] 48213 | assign ret_V_677_fu_20348_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:23:41,102]       |                              ^
[2025-10-13 21:23:41,102] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48215:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:23:41,102] 48215 | assign ret_V_679_fu_20361_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:23:41,102]       |                              ^
[2025-10-13 21:23:41,102] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48217:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:23:41,102] 48217 | assign ret_V_681_fu_20374_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:23:41,102]       |                              ^
[2025-10-13 21:23:41,102] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48219:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:23:41,102] 48219 | assign ret_V_683_fu_20387_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:23:41,102]       |                              ^
[2025-10-13 21:23:41,102] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48221:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:23:41,102] 48221 | assign ret_V_686_fu_24478_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:23:41,102]       |                              ^
[2025-10-13 21:23:41,102] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48223:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:23:41,102] 48223 | assign ret_V_68_fu_22543_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:23:41,102]       |                             ^
[2025-10-13 21:23:41,102] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48225:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:23:41,102] 48225 | assign ret_V_690_fu_20400_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:23:41,102]       |                              ^
[2025-10-13 21:23:41,102] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48227:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:23:41,102] 48227 | assign ret_V_692_fu_24517_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:23:41,102]       |                              ^
[2025-10-13 21:23:41,102] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48229:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:23:41,102] 48229 | assign ret_V_693_fu_20413_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:23:41,102]       |                              ^
[2025-10-13 21:23:41,102] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48231:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:23:41,102] 48231 | assign ret_V_695_fu_20426_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:23:41,102]       |                              ^
[2025-10-13 21:23:41,102] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48233:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:23:41,102] 48233 | assign ret_V_697_fu_20439_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:23:41,102]       |                              ^
[2025-10-13 21:23:41,102] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48235:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:23:41,102] 48235 | assign ret_V_699_fu_20452_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:23:41,102]       |                              ^
[2025-10-13 21:23:41,102] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48237:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:23:41,102] 48237 | assign ret_V_69_fu_17800_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:23:41,102]       |                             ^
[2025-10-13 21:23:41,102] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48239:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:23:41,102] 48239 | assign ret_V_702_fu_24530_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:23:41,102]       |                              ^
[2025-10-13 21:23:41,102] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48241:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:23:41,102] 48241 | assign ret_V_706_fu_20465_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:23:41,102]       |                              ^
[2025-10-13 21:23:41,102] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48243:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:23:41,102] 48243 | assign ret_V_708_fu_24569_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:23:41,102]       |                              ^
[2025-10-13 21:23:41,102] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48245:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:23:41,102] 48245 | assign ret_V_709_fu_20478_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:23:41,102]       |                              ^
[2025-10-13 21:23:41,102] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48247:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:23:41,102] 48247 | assign ret_V_711_fu_20491_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:23:41,102]       |                              ^
[2025-10-13 21:23:41,102] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48249:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:23:41,102] 48249 | assign ret_V_713_fu_20504_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:23:41,102]       |                              ^
[2025-10-13 21:23:41,102] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48251:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:23:41,102] 48251 | assign ret_V_715_fu_20517_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:23:41,102]       |                              ^
[2025-10-13 21:23:41,102] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48253:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:23:41,102] 48253 | assign ret_V_718_fu_24582_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:23:41,102]       |                              ^
[2025-10-13 21:23:41,102] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48255:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:23:41,102] 48255 | assign ret_V_71_fu_17813_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:23:41,102]       |                             ^
[2025-10-13 21:23:41,102] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48257:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:23:41,102] 48257 | assign ret_V_722_fu_20530_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:23:41,102]       |                              ^
[2025-10-13 21:23:41,102] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48259:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:23:41,102] 48259 | assign ret_V_724_fu_24621_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:23:41,102]       |                              ^
[2025-10-13 21:23:41,102] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48261:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:23:41,102] 48261 | assign ret_V_725_fu_20543_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:23:41,102]       |                              ^
[2025-10-13 21:23:41,102] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48263:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:23:41,102] 48263 | assign ret_V_727_fu_20556_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:23:41,102]       |                              ^
[2025-10-13 21:23:41,102] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48265:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:23:41,102] 48265 | assign ret_V_729_fu_20569_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:23:41,102]       |                              ^
[2025-10-13 21:23:41,102] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48267:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:23:41,102] 48267 | assign ret_V_731_fu_20582_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:23:41,102]       |                              ^
[2025-10-13 21:23:41,102] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48269:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:23:41,102] 48269 | assign ret_V_734_fu_24634_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:23:41,102]       |                              ^
[2025-10-13 21:23:41,102] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48271:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:23:41,102] 48271 | assign ret_V_738_fu_20595_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:23:41,102]       |                              ^
[2025-10-13 21:23:41,102] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48273:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:23:41,102] 48273 | assign ret_V_73_fu_17826_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:23:41,102]       |                             ^
[2025-10-13 21:23:41,103] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48275:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:23:41,103] 48275 | assign ret_V_740_fu_24673_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:23:41,103]       |                              ^
[2025-10-13 21:23:41,103] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48277:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:23:41,103] 48277 | assign ret_V_741_fu_20608_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:23:41,103]       |                              ^
[2025-10-13 21:23:41,103] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48279:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:23:41,103] 48279 | assign ret_V_743_fu_20621_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:23:41,103]       |                              ^
[2025-10-13 21:23:41,103] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48281:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:23:41,103] 48281 | assign ret_V_745_fu_20634_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:23:41,103]       |                              ^
[2025-10-13 21:23:41,103] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48283:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:23:41,103] 48283 | assign ret_V_747_fu_20647_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:23:41,103]       |                              ^
[2025-10-13 21:23:41,103] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48285:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:23:41,103] 48285 | assign ret_V_750_fu_24686_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:23:41,103]       |                              ^
[2025-10-13 21:23:41,103] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48287:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:23:41,103] 48287 | assign ret_V_754_fu_20660_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:23:41,103]       |                              ^
[2025-10-13 21:23:41,103] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48289:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:23:41,103] 48289 | assign ret_V_756_fu_24725_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:23:41,103]       |                              ^
[2025-10-13 21:23:41,103] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48291:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:23:41,103] 48291 | assign ret_V_757_fu_20673_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:23:41,103]       |                              ^
[2025-10-13 21:23:41,103] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48293:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:23:41,103] 48293 | assign ret_V_759_fu_20686_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:23:41,103]       |                              ^
[2025-10-13 21:23:41,103] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48295:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:23:41,103] 48295 | assign ret_V_75_fu_17839_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:23:41,103]       |                             ^
[2025-10-13 21:23:41,103] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48297:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:23:41,103] 48297 | assign ret_V_761_fu_20699_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:23:41,103]       |                              ^
[2025-10-13 21:23:41,103] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48299:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:23:41,103] 48299 | assign ret_V_763_fu_20712_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:23:41,103]       |                              ^
[2025-10-13 21:23:41,103] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48301:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:23:41,103] 48301 | assign ret_V_766_fu_24738_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:23:41,103]       |                              ^
[2025-10-13 21:23:41,103] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48303:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:23:41,103] 48303 | assign ret_V_770_fu_20725_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:23:41,103]       |                              ^
[2025-10-13 21:23:41,103] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48305:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:23:41,103] 48305 | assign ret_V_772_fu_24777_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:23:41,103]       |                              ^
[2025-10-13 21:23:41,103] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48307:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:23:41,103] 48307 | assign ret_V_773_fu_20738_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:23:41,103]       |                              ^
[2025-10-13 21:23:41,103] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48309:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:23:41,103] 48309 | assign ret_V_775_fu_20751_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:23:41,103]       |                              ^
[2025-10-13 21:23:41,103] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48311:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:23:41,103] 48311 | assign ret_V_777_fu_20764_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:23:41,103]       |                              ^
[2025-10-13 21:23:41,103] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48313:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:23:41,103] 48313 | assign ret_V_779_fu_20777_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:23:41,103]       |                              ^
[2025-10-13 21:23:41,103] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48315:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:23:41,103] 48315 | assign ret_V_782_fu_24790_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:23:41,103]       |                              ^
[2025-10-13 21:23:41,103] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48317:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:23:41,103] 48317 | assign ret_V_786_fu_20790_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:23:41,103]       |                              ^
[2025-10-13 21:23:41,103] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48319:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:23:41,103] 48319 | assign ret_V_788_fu_24829_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:23:41,103]       |                              ^
[2025-10-13 21:23:41,103] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48321:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:23:41,103] 48321 | assign ret_V_789_fu_20803_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:23:41,103]       |                              ^
[2025-10-13 21:23:41,103] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48323:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_fu_17537_p1' generates 8 bits.
[2025-10-13 21:23:41,103] 48323 | assign ret_V_78_fu_17852_p1 = zext_ln1494_14_fu_17537_p1;
[2025-10-13 21:23:41,103]       |                             ^
[2025-10-13 21:23:41,103] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48325:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:23:41,103] 48325 | assign ret_V_791_fu_20816_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:23:41,103]       |                              ^
[2025-10-13 21:23:41,103] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48327:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:23:41,103] 48327 | assign ret_V_793_fu_20829_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:23:41,103]       |                              ^
[2025-10-13 21:23:41,103] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48329:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:23:41,103] 48329 | assign ret_V_795_fu_20842_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:23:41,103]       |                              ^
[2025-10-13 21:23:41,103] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48331:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:23:41,103] 48331 | assign ret_V_798_fu_24842_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:23:41,103]       |                              ^
[2025-10-13 21:23:41,103] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48333:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:23:41,103] 48333 | assign ret_V_7_fu_17492_p0 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:23:41,103]       |                            ^
[2025-10-13 21:23:41,103] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48335:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:23:41,103] 48335 | assign ret_V_802_fu_20855_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:23:41,103]       |                              ^
[2025-10-13 21:23:41,103] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48337:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:23:41,103] 48337 | assign ret_V_804_fu_24881_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:23:41,103]       |                              ^
[2025-10-13 21:23:41,103] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48339:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:23:41,103] 48339 | assign ret_V_805_fu_20868_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:23:41,103]       |                              ^
[2025-10-13 21:23:41,103] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48341:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:23:41,103] 48341 | assign ret_V_807_fu_20881_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:23:41,103]       |                              ^
[2025-10-13 21:23:41,103] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48343:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:23:41,103] 48343 | assign ret_V_809_fu_20894_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:23:41,103]       |                              ^
[2025-10-13 21:23:41,103] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48345:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:23:41,103] 48345 | assign ret_V_811_fu_20907_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:23:41,103]       |                              ^
[2025-10-13 21:23:41,103] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48347:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:23:41,103] 48347 | assign ret_V_814_fu_24894_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:23:41,103]       |                              ^
[2025-10-13 21:23:41,104] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48349:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:23:41,104] 48349 | assign ret_V_818_fu_20920_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:23:41,104]       |                              ^
[2025-10-13 21:23:41,104] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48351:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:23:41,104] 48351 | assign ret_V_820_fu_24933_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:23:41,104]       |                              ^
[2025-10-13 21:23:41,104] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48353:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:23:41,104] 48353 | assign ret_V_821_fu_20933_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:23:41,104]       |                              ^
[2025-10-13 21:23:41,104] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48355:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:23:41,104] 48355 | assign ret_V_823_fu_20946_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:23:41,104]       |                              ^
[2025-10-13 21:23:41,104] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48357:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:23:41,104] 48357 | assign ret_V_825_fu_20959_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:23:41,104]       |                              ^
[2025-10-13 21:23:41,104] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48359:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:23:41,104] 48359 | assign ret_V_827_fu_20972_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:23:41,104]       |                              ^
[2025-10-13 21:23:41,104] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48361:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:23:41,104] 48361 | assign ret_V_82_fu_17865_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:23:41,104]       |                             ^
[2025-10-13 21:23:41,104] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48363:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:23:41,104] 48363 | assign ret_V_830_fu_24946_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:23:41,104]       |                              ^
[2025-10-13 21:23:41,104] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48365:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:23:41,104] 48365 | assign ret_V_834_fu_20985_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:23:41,104]       |                              ^
[2025-10-13 21:23:41,104] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48367:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:23:41,104] 48367 | assign ret_V_836_fu_24985_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:23:41,104]       |                              ^
[2025-10-13 21:23:41,104] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48369:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:23:41,104] 48369 | assign ret_V_837_fu_20998_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:23:41,104]       |                              ^
[2025-10-13 21:23:41,104] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48371:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:23:41,104] 48371 | assign ret_V_839_fu_21011_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:23:41,104]       |                              ^
[2025-10-13 21:23:41,104] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48373:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:23:41,104] 48373 | assign ret_V_841_fu_21024_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:23:41,104]       |                              ^
[2025-10-13 21:23:41,104] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48375:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:23:41,104] 48375 | assign ret_V_843_fu_21037_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:23:41,104]       |                              ^
[2025-10-13 21:23:41,104] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48377:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:23:41,104] 48377 | assign ret_V_846_fu_24998_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:23:41,104]       |                              ^
[2025-10-13 21:23:41,104] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48379:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:23:41,104] 48379 | assign ret_V_84_fu_22586_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:23:41,104]       |                             ^
[2025-10-13 21:23:41,104] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48381:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:23:41,104] 48381 | assign ret_V_850_fu_21050_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:23:41,104]       |                              ^
[2025-10-13 21:23:41,104] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48383:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:23:41,104] 48383 | assign ret_V_852_fu_25037_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:23:41,104]       |                              ^
[2025-10-13 21:23:41,104] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48385:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:23:41,104] 48385 | assign ret_V_853_fu_21063_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:23:41,104]       |                              ^
[2025-10-13 21:23:41,104] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48387:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:23:41,104] 48387 | assign ret_V_855_fu_21076_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:23:41,104]       |                              ^
[2025-10-13 21:23:41,104] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48389:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:23:41,104] 48389 | assign ret_V_857_fu_21089_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:23:41,104]       |                              ^
[2025-10-13 21:23:41,104] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48391:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:23:41,104] 48391 | assign ret_V_859_fu_21102_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:23:41,104]       |                              ^
[2025-10-13 21:23:41,104] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48393:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:23:41,104] 48393 | assign ret_V_85_fu_17878_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:23:41,104]       |                             ^
[2025-10-13 21:23:41,104] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48395:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:23:41,104] 48395 | assign ret_V_862_fu_25050_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:23:41,104]       |                              ^
[2025-10-13 21:23:41,104] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48397:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:23:41,104] 48397 | assign ret_V_866_fu_21115_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:23:41,104]       |                              ^
[2025-10-13 21:23:41,104] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48399:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:23:41,104] 48399 | assign ret_V_868_fu_25089_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:23:41,104]       |                              ^
[2025-10-13 21:23:41,104] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48401:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:23:41,105] 48401 | assign ret_V_869_fu_21128_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:23:41,105]       |                              ^
[2025-10-13 21:23:41,105] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48403:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:23:41,105] 48403 | assign ret_V_871_fu_21141_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:23:41,105]       |                              ^
[2025-10-13 21:23:41,105] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48405:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:23:41,105] 48405 | assign ret_V_873_fu_21154_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:23:41,105]       |                              ^
[2025-10-13 21:23:41,105] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48407:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:23:41,105] 48407 | assign ret_V_875_fu_21167_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:23:41,105]       |                              ^
[2025-10-13 21:23:41,105] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48409:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:23:41,105] 48409 | assign ret_V_878_fu_25102_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:23:41,105]       |                              ^
[2025-10-13 21:23:41,105] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48411:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:23:41,105] 48411 | assign ret_V_87_fu_17891_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:23:41,105]       |                             ^
[2025-10-13 21:23:41,105] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48413:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:23:41,105] 48413 | assign ret_V_882_fu_21180_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:23:41,105]       |                              ^
[2025-10-13 21:23:41,105] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48415:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:23:41,105] 48415 | assign ret_V_884_fu_25141_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:23:41,105]       |                              ^
[2025-10-13 21:23:41,105] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48417:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:23:41,105] 48417 | assign ret_V_885_fu_21193_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:23:41,105]       |                              ^
[2025-10-13 21:23:41,105] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48419:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:23:41,105] 48419 | assign ret_V_887_fu_21206_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:23:41,105]       |                              ^
[2025-10-13 21:23:41,105] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48421:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:23:41,105] 48421 | assign ret_V_889_fu_21219_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:23:41,105]       |                              ^
[2025-10-13 21:23:41,105] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48423:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:23:41,105] 48423 | assign ret_V_891_fu_21232_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:23:41,105]       |                              ^
[2025-10-13 21:23:41,105] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48425:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:23:41,105] 48425 | assign ret_V_894_fu_25154_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:23:41,105]       |                              ^
[2025-10-13 21:23:41,105] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48427:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:23:41,105] 48427 | assign ret_V_898_fu_21245_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:23:41,105]       |                              ^
[2025-10-13 21:23:41,105] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48429:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:23:41,105] 48429 | assign ret_V_89_fu_17904_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:23:41,105]       |                             ^
[2025-10-13 21:23:41,105] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48431:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:23:41,105] 48431 | assign ret_V_900_fu_25193_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:23:41,105]       |                              ^
[2025-10-13 21:23:41,105] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48433:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:23:41,105] 48433 | assign ret_V_901_fu_21258_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:23:41,105]       |                              ^
[2025-10-13 21:23:41,105] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48435:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:23:41,105] 48435 | assign ret_V_903_fu_21271_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:23:41,105]       |                              ^
[2025-10-13 21:23:41,105] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48437:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:23:41,105] 48437 | assign ret_V_905_fu_21284_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:23:41,105]       |                              ^
[2025-10-13 21:23:41,105] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48439:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:23:41,105] 48439 | assign ret_V_907_fu_21297_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:23:41,105]       |                              ^
[2025-10-13 21:23:41,105] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48441:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:23:41,105] 48441 | assign ret_V_910_fu_25206_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:23:41,105]       |                              ^
[2025-10-13 21:23:41,105] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48443:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:23:41,105] 48443 | assign ret_V_914_fu_21310_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:23:41,105]       |                              ^
[2025-10-13 21:23:41,105] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48445:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:23:41,105] 48445 | assign ret_V_916_fu_25245_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:23:41,105]       |                              ^
[2025-10-13 21:23:41,105] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48447:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:23:41,105] 48447 | assign ret_V_917_fu_21323_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:23:41,105]       |                              ^
[2025-10-13 21:23:41,105] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48449:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:23:41,105] 48449 | assign ret_V_919_fu_21336_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:23:41,105]       |                              ^
[2025-10-13 21:23:41,105] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48451:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:23:41,105] 48451 | assign ret_V_91_fu_17917_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:23:41,105]       |                             ^
[2025-10-13 21:23:41,105] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48453:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:23:41,105] 48453 | assign ret_V_921_fu_21349_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:23:41,105]       |                              ^
[2025-10-13 21:23:41,105] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48455:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:23:41,105] 48455 | assign ret_V_923_fu_21362_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:23:41,105]       |                              ^
[2025-10-13 21:23:41,105] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48457:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:23:41,105] 48457 | assign ret_V_926_fu_25258_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:23:41,105]       |                              ^
[2025-10-13 21:23:41,105] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48459:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:23:41,105] 48459 | assign ret_V_930_fu_21375_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:23:41,105]       |                              ^
[2025-10-13 21:23:41,105] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48461:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:23:41,105] 48461 | assign ret_V_932_fu_25297_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:23:41,105]       |                              ^
[2025-10-13 21:23:41,105] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48463:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:23:41,105] 48463 | assign ret_V_933_fu_21388_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:23:41,105]       |                              ^
[2025-10-13 21:23:41,105] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48465:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:23:41,105] 48465 | assign ret_V_935_fu_21401_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:23:41,105]       |                              ^
[2025-10-13 21:23:41,105] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48467:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:23:41,105] 48467 | assign ret_V_937_fu_21414_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:23:41,105]       |                              ^
[2025-10-13 21:23:41,105] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48469:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:23:41,105] 48469 | assign ret_V_939_fu_21427_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:23:41,105]       |                              ^
[2025-10-13 21:23:41,105] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48471:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:23:41,105] 48471 | assign ret_V_942_fu_25310_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:23:41,105]       |                              ^
[2025-10-13 21:23:41,105] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48473:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:23:41,105] 48473 | assign ret_V_946_fu_21440_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:23:41,105]       |                              ^
[2025-10-13 21:23:41,105] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48475:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:23:41,105] 48475 | assign ret_V_948_fu_25349_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:23:41,105]       |                              ^
[2025-10-13 21:23:41,105] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48477:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:23:41,105] 48477 | assign ret_V_949_fu_21453_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:23:41,105]       |                              ^
[2025-10-13 21:23:41,106] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48479:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_fu_17537_p1' generates 8 bits.
[2025-10-13 21:23:41,106] 48479 | assign ret_V_94_fu_17930_p1 = zext_ln1494_14_fu_17537_p1;
[2025-10-13 21:23:41,106]       |                             ^
[2025-10-13 21:23:41,106] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48481:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:23:41,106] 48481 | assign ret_V_951_fu_21466_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:23:41,106]       |                              ^
[2025-10-13 21:23:41,106] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48483:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:23:41,106] 48483 | assign ret_V_953_fu_21479_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:23:41,106]       |                              ^
[2025-10-13 21:23:41,106] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48485:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:23:41,106] 48485 | assign ret_V_955_fu_21492_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:23:41,106]       |                              ^
[2025-10-13 21:23:41,106] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48487:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:23:41,106] 48487 | assign ret_V_958_fu_25362_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:23:41,106]       |                              ^
[2025-10-13 21:23:41,106] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48489:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:23:41,106] 48489 | assign ret_V_962_fu_21505_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:23:41,106]       |                              ^
[2025-10-13 21:23:41,106] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48491:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:23:41,106] 48491 | assign ret_V_964_fu_25401_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:23:41,106]       |                              ^
[2025-10-13 21:23:41,106] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48493:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:23:41,106] 48493 | assign ret_V_965_fu_21518_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:23:41,106]       |                              ^
[2025-10-13 21:23:41,106] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48495:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:23:41,106] 48495 | assign ret_V_967_fu_21531_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:23:41,106]       |                              ^
[2025-10-13 21:23:41,106] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48497:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:23:41,106] 48497 | assign ret_V_969_fu_21544_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:23:41,106]       |                              ^
[2025-10-13 21:23:41,106] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48499:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:23:41,106] 48499 | assign ret_V_971_fu_21557_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:23:41,106]       |                              ^
[2025-10-13 21:23:41,106] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48501:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:23:41,106] 48501 | assign ret_V_974_fu_25414_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:23:41,106]       |                              ^
[2025-10-13 21:23:41,106] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48503:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:23:41,106] 48503 | assign ret_V_978_fu_21570_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:23:41,106]       |                              ^
[2025-10-13 21:23:41,106] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48505:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:23:41,106] 48505 | assign ret_V_980_fu_25453_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:23:41,106]       |                              ^
[2025-10-13 21:23:41,106] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48507:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:23:41,106] 48507 | assign ret_V_981_fu_21583_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:23:41,106]       |                              ^
[2025-10-13 21:23:41,106] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48509:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:23:41,106] 48509 | assign ret_V_983_fu_21596_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:23:41,106]       |                              ^
[2025-10-13 21:23:41,106] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48511:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:23:41,106] 48511 | assign ret_V_985_fu_21609_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:23:41,106]       |                              ^
[2025-10-13 21:23:41,106] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48513:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:23:41,106] 48513 | assign ret_V_987_fu_21622_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:23:41,106]       |                              ^
[2025-10-13 21:23:41,106] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48515:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:23:41,106] 48515 | assign ret_V_98_fu_17943_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:23:41,106]       |                             ^
[2025-10-13 21:23:41,106] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48517:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:23:41,106] 48517 | assign ret_V_990_fu_25466_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:23:41,106]       |                              ^
[2025-10-13 21:23:41,106] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48519:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:23:41,106] 48519 | assign ret_V_994_fu_21635_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:23:41,106]       |                              ^
[2025-10-13 21:23:41,106] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48521:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:23:41,106] 48521 | assign ret_V_996_fu_25505_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:23:41,106]       |                              ^
[2025-10-13 21:23:41,106] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48523:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:23:41,106] 48523 | assign ret_V_997_fu_21648_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:23:41,106]       |                              ^
[2025-10-13 21:23:41,106] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48525:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:23:41,106] 48525 | assign ret_V_999_fu_21661_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:23:41,106]       |                              ^
[2025-10-13 21:23:41,106] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48527:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:23:41,106] 48527 | assign ret_V_9_fu_17508_p0 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:23:41,106]       |                            ^
[2025-10-13 21:23:41,106] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48529:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47641_p3' generates 9 bits.
[2025-10-13 21:23:41,106] 48529 | assign sext_ln840_101_fu_22685_p1 = grp_fu_47641_p3;
[2025-10-13 21:23:41,106]       |                                   ^
[2025-10-13 21:23:41,106] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48531:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47650_p3' generates 9 bits.
[2025-10-13 21:23:41,106] 48531 | assign sext_ln840_102_fu_22688_p1 = grp_fu_47650_p3;
[2025-10-13 21:23:41,106]       |                                   ^
[2025-10-13 21:23:41,106] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48533:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,106] 48533 | assign sext_ln840_103_fu_26076_p1 = $signed(add_ln840_117_reg_63647);
[2025-10-13 21:23:41,106]       |                                   ^
[2025-10-13 21:23:41,106] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48535:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47623_p3' generates 9 bits.
[2025-10-13 21:23:41,106] 48535 | assign sext_ln840_104_fu_22697_p1 = grp_fu_47623_p3;
[2025-10-13 21:23:41,106]       |                                   ^
[2025-10-13 21:23:41,106] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48537:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47632_p3' generates 9 bits.
[2025-10-13 21:23:41,106] 48537 | assign sext_ln840_105_fu_22700_p1 = grp_fu_47632_p3;
[2025-10-13 21:23:41,106]       |                                   ^
[2025-10-13 21:23:41,106] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48539:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,106] 48539 | assign sext_ln840_106_fu_26085_p1 = $signed(add_ln840_121_reg_63652);
[2025-10-13 21:23:41,106]       |                                   ^
[2025-10-13 21:23:41,106] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48541:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50404_p3' generates 9 bits.
[2025-10-13 21:23:41,106] 48541 | assign sext_ln840_107_fu_26088_p1 = grp_fu_50404_p3;
[2025-10-13 21:23:41,106]       |                                   ^
[2025-10-13 21:23:41,106] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48543:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50413_p3' generates 10 bits.
[2025-10-13 21:23:41,106] 48543 | assign sext_ln840_109_fu_26091_p1 = grp_fu_50413_p3;
[2025-10-13 21:23:41,106]       |                                   ^
[2025-10-13 21:23:41,106] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48545:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:23:41,106] 48545 | assign sext_ln840_110_fu_26100_p1 = $signed(add_ln840_125_fu_26094_p2);
[2025-10-13 21:23:41,106]       |                                   ^
[2025-10-13 21:23:41,106] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48547:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:23:41,106] 48547 | assign sext_ln840_111_fu_26110_p1 = $signed(add_ln840_126_fu_26104_p2);
[2025-10-13 21:23:41,106]       |                                   ^
[2025-10-13 21:23:41,106] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48549:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47695_p3' generates 9 bits.
[2025-10-13 21:23:41,106] 48549 | assign sext_ln840_115_fu_22728_p1 = grp_fu_47695_p3;
[2025-10-13 21:23:41,106]       |                                   ^
[2025-10-13 21:23:41,106] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48551:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47704_p3' generates 9 bits.
[2025-10-13 21:23:41,106] 48551 | assign sext_ln840_116_fu_22731_p1 = grp_fu_47704_p3;
[2025-10-13 21:23:41,106]       |                                   ^
[2025-10-13 21:23:41,106] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48553:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,106] 48553 | assign sext_ln840_117_fu_26125_p1 = $signed(add_ln840_133_reg_63672);
[2025-10-13 21:23:41,106]       |                                   ^
[2025-10-13 21:23:41,106] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48555:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47677_p3' generates 9 bits.
[2025-10-13 21:23:41,106] 48555 | assign sext_ln840_118_fu_22740_p1 = grp_fu_47677_p3;
[2025-10-13 21:23:41,106]       |                                   ^
[2025-10-13 21:23:41,106] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48557:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47686_p3' generates 9 bits.
[2025-10-13 21:23:41,106] 48557 | assign sext_ln840_119_fu_22743_p1 = grp_fu_47686_p3;
[2025-10-13 21:23:41,106]       |                                   ^
[2025-10-13 21:23:41,106] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48559:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50224_p3' generates 10 bits.
[2025-10-13 21:23:41,106] 48559 | assign sext_ln840_11_fu_25748_p1 = grp_fu_50224_p3;
[2025-10-13 21:23:41,106]       |                                  ^
[2025-10-13 21:23:41,106] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48561:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,106] 48561 | assign sext_ln840_120_fu_26134_p1 = $signed(add_ln840_137_reg_63677);
[2025-10-13 21:23:41,107]       |                                   ^
[2025-10-13 21:23:41,107] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48563:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50431_p3' generates 9 bits.
[2025-10-13 21:23:41,107] 48563 | assign sext_ln840_121_fu_26137_p1 = grp_fu_50431_p3;
[2025-10-13 21:23:41,107]       |                                   ^
[2025-10-13 21:23:41,107] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48565:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50440_p3' generates 10 bits.
[2025-10-13 21:23:41,107] 48565 | assign sext_ln840_123_fu_26140_p1 = grp_fu_50440_p3;
[2025-10-13 21:23:41,107]       |                                   ^
[2025-10-13 21:23:41,107] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48567:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:23:41,107] 48567 | assign sext_ln840_124_fu_26149_p1 = $signed(add_ln840_141_fu_26143_p2);
[2025-10-13 21:23:41,107]       |                                   ^
[2025-10-13 21:23:41,107] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48569:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:23:41,107] 48569 | assign sext_ln840_125_fu_26159_p1 = $signed(add_ln840_142_fu_26153_p2);
[2025-10-13 21:23:41,107]       |                                   ^
[2025-10-13 21:23:41,107] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48571:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47749_p3' generates 9 bits.
[2025-10-13 21:23:41,107] 48571 | assign sext_ln840_129_fu_22771_p1 = grp_fu_47749_p3;
[2025-10-13 21:23:41,107]       |                                   ^
[2025-10-13 21:23:41,107] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48573:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:23:41,107] 48573 | assign sext_ln840_12_fu_25757_p1 = $signed(add_ln840_13_fu_25751_p2);
[2025-10-13 21:23:41,107]       |                                  ^
[2025-10-13 21:23:41,107] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48575:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47758_p3' generates 9 bits.
[2025-10-13 21:23:41,107] 48575 | assign sext_ln840_130_fu_22774_p1 = grp_fu_47758_p3;
[2025-10-13 21:23:41,107]       |                                   ^
[2025-10-13 21:23:41,107] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48577:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,107] 48577 | assign sext_ln840_131_fu_26174_p1 = $signed(add_ln840_149_reg_63697);
[2025-10-13 21:23:41,107]       |                                   ^
[2025-10-13 21:23:41,107] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48579:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47731_p3' generates 9 bits.
[2025-10-13 21:23:41,107] 48579 | assign sext_ln840_132_fu_22783_p1 = grp_fu_47731_p3;
[2025-10-13 21:23:41,107]       |                                   ^
[2025-10-13 21:23:41,107] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48581:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47740_p3' generates 9 bits.
[2025-10-13 21:23:41,107] 48581 | assign sext_ln840_133_fu_22786_p1 = grp_fu_47740_p3;
[2025-10-13 21:23:41,107]       |                                   ^
[2025-10-13 21:23:41,107] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48583:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,107] 48583 | assign sext_ln840_134_fu_26183_p1 = $signed(add_ln840_153_reg_63702);
[2025-10-13 21:23:41,107]       |                                   ^
[2025-10-13 21:23:41,107] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48585:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50458_p3' generates 9 bits.
[2025-10-13 21:23:41,107] 48585 | assign sext_ln840_135_fu_26186_p1 = grp_fu_50458_p3;
[2025-10-13 21:23:41,107]       |                                   ^
[2025-10-13 21:23:41,107] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48587:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50467_p3' generates 10 bits.
[2025-10-13 21:23:41,107] 48587 | assign sext_ln840_137_fu_26189_p1 = grp_fu_50467_p3;
[2025-10-13 21:23:41,107]       |                                   ^
[2025-10-13 21:23:41,107] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48589:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:23:41,107] 48589 | assign sext_ln840_138_fu_26198_p1 = $signed(add_ln840_157_fu_26192_p2);
[2025-10-13 21:23:41,107]       |                                   ^
[2025-10-13 21:23:41,107] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48591:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:23:41,107] 48591 | assign sext_ln840_139_fu_26208_p1 = $signed(add_ln840_158_fu_26202_p2);
[2025-10-13 21:23:41,107]       |                                   ^
[2025-10-13 21:23:41,107] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48593:34: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:23:41,107] 48593 | assign sext_ln840_13_fu_25767_p1 = $signed(add_ln840_14_fu_25761_p2);
[2025-10-13 21:23:41,107]       |                                  ^
[2025-10-13 21:23:41,107] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48595:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50503_p3' generates 9 bits.
[2025-10-13 21:23:41,107] 48595 | assign sext_ln840_142_fu_26218_p1 = grp_fu_50503_p3;
[2025-10-13 21:23:41,107]       |                                   ^
[2025-10-13 21:23:41,107] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48597:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47803_p3' generates 9 bits.
[2025-10-13 21:23:41,107] 48597 | assign sext_ln840_143_fu_22823_p1 = grp_fu_47803_p3;
[2025-10-13 21:23:41,107]       |                                   ^
[2025-10-13 21:23:41,107] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48599:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47812_p3' generates 9 bits.
[2025-10-13 21:23:41,107] 48599 | assign sext_ln840_144_fu_22826_p1 = grp_fu_47812_p3;
[2025-10-13 21:23:41,107]       |                                   ^
[2025-10-13 21:23:41,107] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48601:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,107] 48601 | assign sext_ln840_145_fu_26226_p1 = $signed(add_ln840_165_reg_63722);
[2025-10-13 21:23:41,107]       |                                   ^
[2025-10-13 21:23:41,107] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48603:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47785_p3' generates 9 bits.
[2025-10-13 21:23:41,107] 48603 | assign sext_ln840_146_fu_22835_p1 = grp_fu_47785_p3;
[2025-10-13 21:23:41,107]       |                                   ^
[2025-10-13 21:23:41,107] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48605:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47794_p3' generates 9 bits.
[2025-10-13 21:23:41,107] 48605 | assign sext_ln840_147_fu_22838_p1 = grp_fu_47794_p3;
[2025-10-13 21:23:41,107]       |                                   ^
[2025-10-13 21:23:41,107] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48607:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,107] 48607 | assign sext_ln840_148_fu_26235_p1 = $signed(add_ln840_169_reg_63727);
[2025-10-13 21:23:41,107]       |                                   ^
[2025-10-13 21:23:41,107] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48609:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50485_p3' generates 9 bits.
[2025-10-13 21:23:41,107] 48609 | assign sext_ln840_149_fu_26238_p1 = grp_fu_50485_p3;
[2025-10-13 21:23:41,107]       |                                   ^
[2025-10-13 21:23:41,107] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48611:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50494_p3' generates 10 bits.
[2025-10-13 21:23:41,107] 48611 | assign sext_ln840_151_fu_26241_p1 = grp_fu_50494_p3;
[2025-10-13 21:23:41,107]       |                                   ^
[2025-10-13 21:23:41,107] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48613:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:23:41,107] 48613 | assign sext_ln840_152_fu_26250_p1 = $signed(add_ln840_173_fu_26244_p2);
[2025-10-13 21:23:41,107]       |                                   ^
[2025-10-13 21:23:41,107] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48615:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:23:41,107] 48615 | assign sext_ln840_153_fu_26260_p1 = $signed(add_ln840_174_fu_26254_p2);
[2025-10-13 21:23:41,107]       |                                   ^
[2025-10-13 21:23:41,107] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48617:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50538_p3' generates 9 bits.
[2025-10-13 21:23:41,107] 48617 | assign sext_ln840_156_fu_26270_p1 = grp_fu_50538_p3;
[2025-10-13 21:23:41,107]       |                                   ^
[2025-10-13 21:23:41,107] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48619:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47848_p3' generates 9 bits.
[2025-10-13 21:23:41,107] 48619 | assign sext_ln840_157_fu_22875_p1 = grp_fu_47848_p3;
[2025-10-13 21:23:41,107]       |                                   ^
[2025-10-13 21:23:41,107] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48621:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47857_p3' generates 9 bits.
[2025-10-13 21:23:41,107] 48621 | assign sext_ln840_158_fu_22878_p1 = grp_fu_47857_p3;
[2025-10-13 21:23:41,107]       |                                   ^
[2025-10-13 21:23:41,107] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48623:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,107] 48623 | assign sext_ln840_159_fu_26278_p1 = $signed(add_ln840_181_reg_63747);
[2025-10-13 21:23:41,107]       |                                   ^
[2025-10-13 21:23:41,107] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48625:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47830_p3' generates 9 bits.
[2025-10-13 21:23:41,107] 48625 | assign sext_ln840_160_fu_22887_p1 = grp_fu_47830_p3;
[2025-10-13 21:23:41,107]       |                                   ^
[2025-10-13 21:23:41,107] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48627:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47839_p3' generates 9 bits.
[2025-10-13 21:23:41,107] 48627 | assign sext_ln840_161_fu_22890_p1 = grp_fu_47839_p3;
[2025-10-13 21:23:41,107]       |                                   ^
[2025-10-13 21:23:41,107] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48629:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,107] 48629 | assign sext_ln840_162_fu_26287_p1 = $signed(add_ln840_185_reg_63752);
[2025-10-13 21:23:41,107]       |                                   ^
[2025-10-13 21:23:41,107] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48631:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50520_p3' generates 9 bits.
[2025-10-13 21:23:41,107] 48631 | assign sext_ln840_163_fu_26290_p1 = grp_fu_50520_p3;
[2025-10-13 21:23:41,107]       |                                   ^
[2025-10-13 21:23:41,107] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48633:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50529_p3' generates 10 bits.
[2025-10-13 21:23:41,107] 48633 | assign sext_ln840_165_fu_26293_p1 = grp_fu_50529_p3;
[2025-10-13 21:23:41,107]       |                                   ^
[2025-10-13 21:23:41,107] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48635:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:23:41,107] 48635 | assign sext_ln840_166_fu_26302_p1 = $signed(add_ln840_189_fu_26296_p2);
[2025-10-13 21:23:41,107]       |                                   ^
[2025-10-13 21:23:41,107] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48637:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:23:41,107] 48637 | assign sext_ln840_167_fu_26312_p1 = $signed(add_ln840_190_fu_26306_p2);
[2025-10-13 21:23:41,107]       |                                   ^
[2025-10-13 21:23:41,107] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48639:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50573_p3' generates 9 bits.
[2025-10-13 21:23:41,107] 48639 | assign sext_ln840_170_fu_26322_p1 = grp_fu_50573_p3;
[2025-10-13 21:23:41,107]       |                                   ^
[2025-10-13 21:23:41,107] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48641:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47893_p3' generates 9 bits.
[2025-10-13 21:23:41,107] 48641 | assign sext_ln840_171_fu_22927_p1 = grp_fu_47893_p3;
[2025-10-13 21:23:41,107]       |                                   ^
[2025-10-13 21:23:41,107] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48643:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47902_p3' generates 9 bits.
[2025-10-13 21:23:41,108] 48643 | assign sext_ln840_172_fu_22930_p1 = grp_fu_47902_p3;
[2025-10-13 21:23:41,108]       |                                   ^
[2025-10-13 21:23:41,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48645:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,108] 48645 | assign sext_ln840_173_fu_26330_p1 = $signed(add_ln840_197_reg_63772);
[2025-10-13 21:23:41,108]       |                                   ^
[2025-10-13 21:23:41,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48647:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47875_p3' generates 9 bits.
[2025-10-13 21:23:41,108] 48647 | assign sext_ln840_174_fu_22939_p1 = grp_fu_47875_p3;
[2025-10-13 21:23:41,108]       |                                   ^
[2025-10-13 21:23:41,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48649:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47884_p3' generates 9 bits.
[2025-10-13 21:23:41,108] 48649 | assign sext_ln840_175_fu_22942_p1 = grp_fu_47884_p3;
[2025-10-13 21:23:41,108]       |                                   ^
[2025-10-13 21:23:41,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48651:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,108] 48651 | assign sext_ln840_176_fu_26339_p1 = $signed(add_ln840_201_reg_63777);
[2025-10-13 21:23:41,108]       |                                   ^
[2025-10-13 21:23:41,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48653:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50555_p3' generates 9 bits.
[2025-10-13 21:23:41,108] 48653 | assign sext_ln840_177_fu_26342_p1 = grp_fu_50555_p3;
[2025-10-13 21:23:41,108]       |                                   ^
[2025-10-13 21:23:41,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48655:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50564_p3' generates 10 bits.
[2025-10-13 21:23:41,108] 48655 | assign sext_ln840_179_fu_26345_p1 = grp_fu_50564_p3;
[2025-10-13 21:23:41,108]       |                                   ^
[2025-10-13 21:23:41,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48657:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47317_p3' generates 9 bits.
[2025-10-13 21:23:41,108] 48657 | assign sext_ln840_17_fu_22427_p1 = grp_fu_47317_p3;
[2025-10-13 21:23:41,108]       |                                  ^
[2025-10-13 21:23:41,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48659:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:23:41,108] 48659 | assign sext_ln840_180_fu_26354_p1 = $signed(add_ln840_205_fu_26348_p2);
[2025-10-13 21:23:41,108]       |                                   ^
[2025-10-13 21:23:41,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48661:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:23:41,108] 48661 | assign sext_ln840_181_fu_26364_p1 = $signed(add_ln840_206_fu_26358_p2);
[2025-10-13 21:23:41,108]       |                                   ^
[2025-10-13 21:23:41,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48663:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50608_p3' generates 9 bits.
[2025-10-13 21:23:41,108] 48663 | assign sext_ln840_184_fu_26374_p1 = grp_fu_50608_p3;
[2025-10-13 21:23:41,108]       |                                   ^
[2025-10-13 21:23:41,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48665:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47938_p3' generates 9 bits.
[2025-10-13 21:23:41,108] 48665 | assign sext_ln840_185_fu_22979_p1 = grp_fu_47938_p3;
[2025-10-13 21:23:41,108]       |                                   ^
[2025-10-13 21:23:41,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48667:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47947_p3' generates 9 bits.
[2025-10-13 21:23:41,108] 48667 | assign sext_ln840_186_fu_22982_p1 = grp_fu_47947_p3;
[2025-10-13 21:23:41,108]       |                                   ^
[2025-10-13 21:23:41,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48669:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,108] 48669 | assign sext_ln840_187_fu_26382_p1 = $signed(add_ln840_213_reg_63797);
[2025-10-13 21:23:41,108]       |                                   ^
[2025-10-13 21:23:41,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48671:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47920_p3' generates 9 bits.
[2025-10-13 21:23:41,108] 48671 | assign sext_ln840_188_fu_22991_p1 = grp_fu_47920_p3;
[2025-10-13 21:23:41,108]       |                                   ^
[2025-10-13 21:23:41,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48673:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47929_p3' generates 9 bits.
[2025-10-13 21:23:41,108] 48673 | assign sext_ln840_189_fu_22994_p1 = grp_fu_47929_p3;
[2025-10-13 21:23:41,108]       |                                   ^
[2025-10-13 21:23:41,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48675:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47326_p3' generates 9 bits.
[2025-10-13 21:23:41,108] 48675 | assign sext_ln840_18_fu_22430_p1 = grp_fu_47326_p3;
[2025-10-13 21:23:41,108]       |                                  ^
[2025-10-13 21:23:41,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48677:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,108] 48677 | assign sext_ln840_190_fu_26391_p1 = $signed(add_ln840_217_reg_63802);
[2025-10-13 21:23:41,108]       |                                   ^
[2025-10-13 21:23:41,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48679:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50590_p3' generates 9 bits.
[2025-10-13 21:23:41,108] 48679 | assign sext_ln840_191_fu_26394_p1 = grp_fu_50590_p3;
[2025-10-13 21:23:41,108]       |                                   ^
[2025-10-13 21:23:41,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48681:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50599_p3' generates 10 bits.
[2025-10-13 21:23:41,108] 48681 | assign sext_ln840_193_fu_26397_p1 = grp_fu_50599_p3;
[2025-10-13 21:23:41,108]       |                                   ^
[2025-10-13 21:23:41,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48683:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:23:41,108] 48683 | assign sext_ln840_194_fu_26406_p1 = $signed(add_ln840_221_fu_26400_p2);
[2025-10-13 21:23:41,108]       |                                   ^
[2025-10-13 21:23:41,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48685:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:23:41,108] 48685 | assign sext_ln840_195_fu_26416_p1 = $signed(add_ln840_222_fu_26410_p2);
[2025-10-13 21:23:41,108]       |                                   ^
[2025-10-13 21:23:41,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48687:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50643_p3' generates 9 bits.
[2025-10-13 21:23:41,108] 48687 | assign sext_ln840_198_fu_26426_p1 = grp_fu_50643_p3;
[2025-10-13 21:23:41,108]       |                                   ^
[2025-10-13 21:23:41,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48689:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47983_p3' generates 9 bits.
[2025-10-13 21:23:41,108] 48689 | assign sext_ln840_199_fu_23031_p1 = grp_fu_47983_p3;
[2025-10-13 21:23:41,108]       |                                   ^
[2025-10-13 21:23:41,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48691:34: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,108] 48691 | assign sext_ln840_19_fu_25782_p1 = $signed(add_ln840_21_reg_63497);
[2025-10-13 21:23:41,108]       |                                  ^
[2025-10-13 21:23:41,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48693:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47992_p3' generates 9 bits.
[2025-10-13 21:23:41,108] 48693 | assign sext_ln840_200_fu_23034_p1 = grp_fu_47992_p3;
[2025-10-13 21:23:41,108]       |                                   ^
[2025-10-13 21:23:41,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48695:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,108] 48695 | assign sext_ln840_201_fu_26434_p1 = $signed(add_ln840_229_reg_63822);
[2025-10-13 21:23:41,108]       |                                   ^
[2025-10-13 21:23:41,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48697:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47965_p3' generates 9 bits.
[2025-10-13 21:23:41,108] 48697 | assign sext_ln840_202_fu_23043_p1 = grp_fu_47965_p3;
[2025-10-13 21:23:41,108]       |                                   ^
[2025-10-13 21:23:41,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48699:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47974_p3' generates 9 bits.
[2025-10-13 21:23:41,108] 48699 | assign sext_ln840_203_fu_23046_p1 = grp_fu_47974_p3;
[2025-10-13 21:23:41,108]       |                                   ^
[2025-10-13 21:23:41,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48701:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,108] 48701 | assign sext_ln840_204_fu_26443_p1 = $signed(add_ln840_233_reg_63827);
[2025-10-13 21:23:41,108]       |                                   ^
[2025-10-13 21:23:41,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48703:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50625_p3' generates 9 bits.
[2025-10-13 21:23:41,108] 48703 | assign sext_ln840_205_fu_26446_p1 = grp_fu_50625_p3;
[2025-10-13 21:23:41,108]       |                                   ^
[2025-10-13 21:23:41,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48705:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50634_p3' generates 10 bits.
[2025-10-13 21:23:41,108] 48705 | assign sext_ln840_207_fu_26449_p1 = grp_fu_50634_p3;
[2025-10-13 21:23:41,108]       |                                   ^
[2025-10-13 21:23:41,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48707:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:23:41,108] 48707 | assign sext_ln840_208_fu_26458_p1 = $signed(add_ln840_237_fu_26452_p2);
[2025-10-13 21:23:41,108]       |                                   ^
[2025-10-13 21:23:41,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48709:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:23:41,108] 48709 | assign sext_ln840_209_fu_26468_p1 = $signed(add_ln840_238_fu_26462_p2);
[2025-10-13 21:23:41,108]       |                                   ^
[2025-10-13 21:23:41,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48711:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47299_p3' generates 9 bits.
[2025-10-13 21:23:41,108] 48711 | assign sext_ln840_20_fu_22439_p1 = grp_fu_47299_p3;
[2025-10-13 21:23:41,108]       |                                  ^
[2025-10-13 21:23:41,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48713:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50678_p3' generates 9 bits.
[2025-10-13 21:23:41,108] 48713 | assign sext_ln840_212_fu_26478_p1 = grp_fu_50678_p3;
[2025-10-13 21:23:41,108]       |                                   ^
[2025-10-13 21:23:41,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48715:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48028_p3' generates 9 bits.
[2025-10-13 21:23:41,108] 48715 | assign sext_ln840_213_fu_23083_p1 = grp_fu_48028_p3;
[2025-10-13 21:23:41,108]       |                                   ^
[2025-10-13 21:23:41,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48717:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48037_p3' generates 9 bits.
[2025-10-13 21:23:41,108] 48717 | assign sext_ln840_214_fu_23086_p1 = grp_fu_48037_p3;
[2025-10-13 21:23:41,108]       |                                   ^
[2025-10-13 21:23:41,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48719:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,109] 48719 | assign sext_ln840_215_fu_26486_p1 = $signed(add_ln840_245_reg_63847);
[2025-10-13 21:23:41,109]       |                                   ^
[2025-10-13 21:23:41,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48721:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48010_p3' generates 9 bits.
[2025-10-13 21:23:41,109] 48721 | assign sext_ln840_216_fu_23095_p1 = grp_fu_48010_p3;
[2025-10-13 21:23:41,109]       |                                   ^
[2025-10-13 21:23:41,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48723:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48019_p3' generates 9 bits.
[2025-10-13 21:23:41,109] 48723 | assign sext_ln840_217_fu_23098_p1 = grp_fu_48019_p3;
[2025-10-13 21:23:41,109]       |                                   ^
[2025-10-13 21:23:41,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48725:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,109] 48725 | assign sext_ln840_218_fu_26495_p1 = $signed(add_ln840_249_reg_63852);
[2025-10-13 21:23:41,109]       |                                   ^
[2025-10-13 21:23:41,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48727:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50660_p3' generates 9 bits.
[2025-10-13 21:23:41,109] 48727 | assign sext_ln840_219_fu_26498_p1 = grp_fu_50660_p3;
[2025-10-13 21:23:41,109]       |                                   ^
[2025-10-13 21:23:41,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48729:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47308_p3' generates 9 bits.
[2025-10-13 21:23:41,109] 48729 | assign sext_ln840_21_fu_22442_p1 = grp_fu_47308_p3;
[2025-10-13 21:23:41,109]       |                                  ^
[2025-10-13 21:23:41,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48731:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50669_p3' generates 10 bits.
[2025-10-13 21:23:41,109] 48731 | assign sext_ln840_221_fu_26501_p1 = grp_fu_50669_p3;
[2025-10-13 21:23:41,109]       |                                   ^
[2025-10-13 21:23:41,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48733:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:23:41,109] 48733 | assign sext_ln840_222_fu_26510_p1 = $signed(add_ln840_253_fu_26504_p2);
[2025-10-13 21:23:41,109]       |                                   ^
[2025-10-13 21:23:41,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48735:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:23:41,109] 48735 | assign sext_ln840_223_fu_26520_p1 = $signed(add_ln840_254_fu_26514_p2);
[2025-10-13 21:23:41,109]       |                                   ^
[2025-10-13 21:23:41,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48737:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50713_p3' generates 9 bits.
[2025-10-13 21:23:41,109] 48737 | assign sext_ln840_226_fu_26530_p1 = grp_fu_50713_p3;
[2025-10-13 21:23:41,109]       |                                   ^
[2025-10-13 21:23:41,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48739:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48073_p3' generates 9 bits.
[2025-10-13 21:23:41,109] 48739 | assign sext_ln840_227_fu_23135_p1 = grp_fu_48073_p3;
[2025-10-13 21:23:41,109]       |                                   ^
[2025-10-13 21:23:41,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48741:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48082_p3' generates 9 bits.
[2025-10-13 21:23:41,109] 48741 | assign sext_ln840_228_fu_23138_p1 = grp_fu_48082_p3;
[2025-10-13 21:23:41,109]       |                                   ^
[2025-10-13 21:23:41,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48743:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,109] 48743 | assign sext_ln840_229_fu_26538_p1 = $signed(add_ln840_261_reg_63872);
[2025-10-13 21:23:41,109]       |                                   ^
[2025-10-13 21:23:41,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48745:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,109] 48745 | assign sext_ln840_22_fu_25791_p1 = $signed(add_ln840_25_reg_63502);
[2025-10-13 21:23:41,109]       |                                  ^
[2025-10-13 21:23:41,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48747:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48055_p3' generates 9 bits.
[2025-10-13 21:23:41,109] 48747 | assign sext_ln840_230_fu_23147_p1 = grp_fu_48055_p3;
[2025-10-13 21:23:41,109]       |                                   ^
[2025-10-13 21:23:41,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48749:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48064_p3' generates 9 bits.
[2025-10-13 21:23:41,109] 48749 | assign sext_ln840_231_fu_23150_p1 = grp_fu_48064_p3;
[2025-10-13 21:23:41,109]       |                                   ^
[2025-10-13 21:23:41,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48751:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,109] 48751 | assign sext_ln840_232_fu_26547_p1 = $signed(add_ln840_265_reg_63877);
[2025-10-13 21:23:41,109]       |                                   ^
[2025-10-13 21:23:41,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48753:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50695_p3' generates 9 bits.
[2025-10-13 21:23:41,109] 48753 | assign sext_ln840_233_fu_26550_p1 = grp_fu_50695_p3;
[2025-10-13 21:23:41,109]       |                                   ^
[2025-10-13 21:23:41,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48755:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50704_p3' generates 10 bits.
[2025-10-13 21:23:41,109] 48755 | assign sext_ln840_235_fu_26553_p1 = grp_fu_50704_p3;
[2025-10-13 21:23:41,109]       |                                   ^
[2025-10-13 21:23:41,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48757:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:23:41,109] 48757 | assign sext_ln840_236_fu_26562_p1 = $signed(add_ln840_269_fu_26556_p2);
[2025-10-13 21:23:41,109]       |                                   ^
[2025-10-13 21:23:41,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48759:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:23:41,109] 48759 | assign sext_ln840_237_fu_26572_p1 = $signed(add_ln840_270_fu_26566_p2);
[2025-10-13 21:23:41,109]       |                                   ^
[2025-10-13 21:23:41,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48761:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50242_p3' generates 9 bits.
[2025-10-13 21:23:41,109] 48761 | assign sext_ln840_23_fu_25794_p1 = grp_fu_50242_p3;
[2025-10-13 21:23:41,109]       |                                  ^
[2025-10-13 21:23:41,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48763:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50748_p3' generates 9 bits.
[2025-10-13 21:23:41,109] 48763 | assign sext_ln840_240_fu_26582_p1 = grp_fu_50748_p3;
[2025-10-13 21:23:41,109]       |                                   ^
[2025-10-13 21:23:41,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48765:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48118_p3' generates 9 bits.
[2025-10-13 21:23:41,109] 48765 | assign sext_ln840_241_fu_23187_p1 = grp_fu_48118_p3;
[2025-10-13 21:23:41,109]       |                                   ^
[2025-10-13 21:23:41,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48767:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48127_p3' generates 9 bits.
[2025-10-13 21:23:41,109] 48767 | assign sext_ln840_242_fu_23190_p1 = grp_fu_48127_p3;
[2025-10-13 21:23:41,109]       |                                   ^
[2025-10-13 21:23:41,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48769:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,109] 48769 | assign sext_ln840_243_fu_26590_p1 = $signed(add_ln840_277_reg_63897);
[2025-10-13 21:23:41,109]       |                                   ^
[2025-10-13 21:23:41,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48771:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48100_p3' generates 9 bits.
[2025-10-13 21:23:41,109] 48771 | assign sext_ln840_244_fu_23199_p1 = grp_fu_48100_p3;
[2025-10-13 21:23:41,109]       |                                   ^
[2025-10-13 21:23:41,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48773:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48109_p3' generates 9 bits.
[2025-10-13 21:23:41,109] 48773 | assign sext_ln840_245_fu_23202_p1 = grp_fu_48109_p3;
[2025-10-13 21:23:41,109]       |                                   ^
[2025-10-13 21:23:41,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48775:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,109] 48775 | assign sext_ln840_246_fu_26599_p1 = $signed(add_ln840_281_reg_63902);
[2025-10-13 21:23:41,109]       |                                   ^
[2025-10-13 21:23:41,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48777:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50730_p3' generates 9 bits.
[2025-10-13 21:23:41,109] 48777 | assign sext_ln840_247_fu_26602_p1 = grp_fu_50730_p3;
[2025-10-13 21:23:41,109]       |                                   ^
[2025-10-13 21:23:41,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48779:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50739_p3' generates 10 bits.
[2025-10-13 21:23:41,109] 48779 | assign sext_ln840_249_fu_26605_p1 = grp_fu_50739_p3;
[2025-10-13 21:23:41,109]       |                                   ^
[2025-10-13 21:23:41,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48781:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:23:41,109] 48781 | assign sext_ln840_250_fu_26614_p1 = $signed(add_ln840_285_fu_26608_p2);
[2025-10-13 21:23:41,109]       |                                   ^
[2025-10-13 21:23:41,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48783:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:23:41,109] 48783 | assign sext_ln840_251_fu_26624_p1 = $signed(add_ln840_286_fu_26618_p2);
[2025-10-13 21:23:41,109]       |                                   ^
[2025-10-13 21:23:41,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48785:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50783_p3' generates 9 bits.
[2025-10-13 21:23:41,109] 48785 | assign sext_ln840_254_fu_26634_p1 = grp_fu_50783_p3;
[2025-10-13 21:23:41,109]       |                                   ^
[2025-10-13 21:23:41,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48787:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48163_p3' generates 9 bits.
[2025-10-13 21:23:41,109] 48787 | assign sext_ln840_255_fu_23239_p1 = grp_fu_48163_p3;
[2025-10-13 21:23:41,109]       |                                   ^
[2025-10-13 21:23:41,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48789:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48172_p3' generates 9 bits.
[2025-10-13 21:23:41,109] 48789 | assign sext_ln840_256_fu_23242_p1 = grp_fu_48172_p3;
[2025-10-13 21:23:41,109]       |                                   ^
[2025-10-13 21:23:41,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48791:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,109] 48791 | assign sext_ln840_257_fu_26642_p1 = $signed(add_ln840_293_reg_63922);
[2025-10-13 21:23:41,109]       |                                   ^
[2025-10-13 21:23:41,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48793:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48145_p3' generates 9 bits.
[2025-10-13 21:23:41,110] 48793 | assign sext_ln840_258_fu_23251_p1 = grp_fu_48145_p3;
[2025-10-13 21:23:41,110]       |                                   ^
[2025-10-13 21:23:41,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48795:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48154_p3' generates 9 bits.
[2025-10-13 21:23:41,110] 48795 | assign sext_ln840_259_fu_23254_p1 = grp_fu_48154_p3;
[2025-10-13 21:23:41,110]       |                                   ^
[2025-10-13 21:23:41,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48797:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50251_p3' generates 10 bits.
[2025-10-13 21:23:41,110] 48797 | assign sext_ln840_25_fu_25797_p1 = grp_fu_50251_p3;
[2025-10-13 21:23:41,110]       |                                  ^
[2025-10-13 21:23:41,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48799:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,110] 48799 | assign sext_ln840_260_fu_26651_p1 = $signed(add_ln840_297_reg_63927);
[2025-10-13 21:23:41,110]       |                                   ^
[2025-10-13 21:23:41,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48801:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50765_p3' generates 9 bits.
[2025-10-13 21:23:41,110] 48801 | assign sext_ln840_261_fu_26654_p1 = grp_fu_50765_p3;
[2025-10-13 21:23:41,110]       |                                   ^
[2025-10-13 21:23:41,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48803:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50774_p3' generates 10 bits.
[2025-10-13 21:23:41,110] 48803 | assign sext_ln840_263_fu_26657_p1 = grp_fu_50774_p3;
[2025-10-13 21:23:41,110]       |                                   ^
[2025-10-13 21:23:41,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48805:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:23:41,110] 48805 | assign sext_ln840_264_fu_26666_p1 = $signed(add_ln840_301_fu_26660_p2);
[2025-10-13 21:23:41,110]       |                                   ^
[2025-10-13 21:23:41,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48807:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:23:41,110] 48807 | assign sext_ln840_265_fu_26676_p1 = $signed(add_ln840_302_fu_26670_p2);
[2025-10-13 21:23:41,110]       |                                   ^
[2025-10-13 21:23:41,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48809:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50818_p3' generates 9 bits.
[2025-10-13 21:23:41,110] 48809 | assign sext_ln840_268_fu_26686_p1 = grp_fu_50818_p3;
[2025-10-13 21:23:41,110]       |                                   ^
[2025-10-13 21:23:41,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48811:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48208_p3' generates 9 bits.
[2025-10-13 21:23:41,110] 48811 | assign sext_ln840_269_fu_23291_p1 = grp_fu_48208_p3;
[2025-10-13 21:23:41,110]       |                                   ^
[2025-10-13 21:23:41,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48813:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:23:41,110] 48813 | assign sext_ln840_26_fu_25806_p1 = $signed(add_ln840_29_fu_25800_p2);
[2025-10-13 21:23:41,110]       |                                  ^
[2025-10-13 21:23:41,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48815:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48217_p3' generates 9 bits.
[2025-10-13 21:23:41,110] 48815 | assign sext_ln840_270_fu_23294_p1 = grp_fu_48217_p3;
[2025-10-13 21:23:41,110]       |                                   ^
[2025-10-13 21:23:41,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48817:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,110] 48817 | assign sext_ln840_271_fu_26694_p1 = $signed(add_ln840_309_reg_63947);
[2025-10-13 21:23:41,110]       |                                   ^
[2025-10-13 21:23:41,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48819:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48190_p3' generates 9 bits.
[2025-10-13 21:23:41,110] 48819 | assign sext_ln840_272_fu_23303_p1 = grp_fu_48190_p3;
[2025-10-13 21:23:41,110]       |                                   ^
[2025-10-13 21:23:41,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48821:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48199_p3' generates 9 bits.
[2025-10-13 21:23:41,110] 48821 | assign sext_ln840_273_fu_23306_p1 = grp_fu_48199_p3;
[2025-10-13 21:23:41,110]       |                                   ^
[2025-10-13 21:23:41,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48823:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,110] 48823 | assign sext_ln840_274_fu_26703_p1 = $signed(add_ln840_313_reg_63952);
[2025-10-13 21:23:41,110]       |                                   ^
[2025-10-13 21:23:41,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48825:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50800_p3' generates 9 bits.
[2025-10-13 21:23:41,110] 48825 | assign sext_ln840_275_fu_26706_p1 = grp_fu_50800_p3;
[2025-10-13 21:23:41,110]       |                                   ^
[2025-10-13 21:23:41,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48827:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50809_p3' generates 10 bits.
[2025-10-13 21:23:41,110] 48827 | assign sext_ln840_277_fu_26709_p1 = grp_fu_50809_p3;
[2025-10-13 21:23:41,110]       |                                   ^
[2025-10-13 21:23:41,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48829:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:23:41,110] 48829 | assign sext_ln840_278_fu_26718_p1 = $signed(add_ln840_317_fu_26712_p2);
[2025-10-13 21:23:41,110]       |                                   ^
[2025-10-13 21:23:41,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48831:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:23:41,110] 48831 | assign sext_ln840_279_fu_26728_p1 = $signed(add_ln840_318_fu_26722_p2);
[2025-10-13 21:23:41,110]       |                                   ^
[2025-10-13 21:23:41,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48833:34: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:23:41,110] 48833 | assign sext_ln840_27_fu_25816_p1 = $signed(add_ln840_30_fu_25810_p2);
[2025-10-13 21:23:41,110]       |                                  ^
[2025-10-13 21:23:41,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48835:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50853_p3' generates 9 bits.
[2025-10-13 21:23:41,110] 48835 | assign sext_ln840_282_fu_26738_p1 = grp_fu_50853_p3;
[2025-10-13 21:23:41,110]       |                                   ^
[2025-10-13 21:23:41,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48837:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48253_p3' generates 9 bits.
[2025-10-13 21:23:41,110] 48837 | assign sext_ln840_283_fu_23343_p1 = grp_fu_48253_p3;
[2025-10-13 21:23:41,110]       |                                   ^
[2025-10-13 21:23:41,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48839:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48262_p3' generates 9 bits.
[2025-10-13 21:23:41,110] 48839 | assign sext_ln840_284_fu_23346_p1 = grp_fu_48262_p3;
[2025-10-13 21:23:41,110]       |                                   ^
[2025-10-13 21:23:41,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48841:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,110] 48841 | assign sext_ln840_285_fu_26746_p1 = $signed(add_ln840_325_reg_63972);
[2025-10-13 21:23:41,110]       |                                   ^
[2025-10-13 21:23:41,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48843:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48235_p3' generates 9 bits.
[2025-10-13 21:23:41,110] 48843 | assign sext_ln840_286_fu_23355_p1 = grp_fu_48235_p3;
[2025-10-13 21:23:41,110]       |                                   ^
[2025-10-13 21:23:41,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48845:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48244_p3' generates 9 bits.
[2025-10-13 21:23:41,110] 48845 | assign sext_ln840_287_fu_23358_p1 = grp_fu_48244_p3;
[2025-10-13 21:23:41,110]       |                                   ^
[2025-10-13 21:23:41,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48847:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,110] 48847 | assign sext_ln840_288_fu_26755_p1 = $signed(add_ln840_329_reg_63977);
[2025-10-13 21:23:41,110]       |                                   ^
[2025-10-13 21:23:41,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48849:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50835_p3' generates 9 bits.
[2025-10-13 21:23:41,110] 48849 | assign sext_ln840_289_fu_26758_p1 = grp_fu_50835_p3;
[2025-10-13 21:23:41,110]       |                                   ^
[2025-10-13 21:23:41,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48851:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50844_p3' generates 10 bits.
[2025-10-13 21:23:41,110] 48851 | assign sext_ln840_291_fu_26761_p1 = grp_fu_50844_p3;
[2025-10-13 21:23:41,110]       |                                   ^
[2025-10-13 21:23:41,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48853:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:23:41,110] 48853 | assign sext_ln840_292_fu_26770_p1 = $signed(add_ln840_333_fu_26764_p2);
[2025-10-13 21:23:41,110]       |                                   ^
[2025-10-13 21:23:41,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48855:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:23:41,110] 48855 | assign sext_ln840_293_fu_26780_p1 = $signed(add_ln840_334_fu_26774_p2);
[2025-10-13 21:23:41,110]       |                                   ^
[2025-10-13 21:23:41,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48857:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50888_p3' generates 9 bits.
[2025-10-13 21:23:41,110] 48857 | assign sext_ln840_296_fu_26790_p1 = grp_fu_50888_p3;
[2025-10-13 21:23:41,110]       |                                   ^
[2025-10-13 21:23:41,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48859:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48298_p3' generates 9 bits.
[2025-10-13 21:23:41,110] 48859 | assign sext_ln840_297_fu_23395_p1 = grp_fu_48298_p3;
[2025-10-13 21:23:41,110]       |                                   ^
[2025-10-13 21:23:41,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48861:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48307_p3' generates 9 bits.
[2025-10-13 21:23:41,110] 48861 | assign sext_ln840_298_fu_23398_p1 = grp_fu_48307_p3;
[2025-10-13 21:23:41,110]       |                                   ^
[2025-10-13 21:23:41,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48863:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,110] 48863 | assign sext_ln840_299_fu_26798_p1 = $signed(add_ln840_341_reg_63997);
[2025-10-13 21:23:41,110]       |                                   ^
[2025-10-13 21:23:41,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48865:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48280_p3' generates 9 bits.
[2025-10-13 21:23:41,110] 48865 | assign sext_ln840_300_fu_23407_p1 = grp_fu_48280_p3;
[2025-10-13 21:23:41,110]       |                                   ^
[2025-10-13 21:23:41,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48867:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48289_p3' generates 9 bits.
[2025-10-13 21:23:41,111] 48867 | assign sext_ln840_301_fu_23410_p1 = grp_fu_48289_p3;
[2025-10-13 21:23:41,111]       |                                   ^
[2025-10-13 21:23:41,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48869:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,111] 48869 | assign sext_ln840_302_fu_26807_p1 = $signed(add_ln840_345_reg_64002);
[2025-10-13 21:23:41,111]       |                                   ^
[2025-10-13 21:23:41,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48871:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50870_p3' generates 9 bits.
[2025-10-13 21:23:41,111] 48871 | assign sext_ln840_303_fu_26810_p1 = grp_fu_50870_p3;
[2025-10-13 21:23:41,111]       |                                   ^
[2025-10-13 21:23:41,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48873:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50879_p3' generates 10 bits.
[2025-10-13 21:23:41,111] 48873 | assign sext_ln840_305_fu_26813_p1 = grp_fu_50879_p3;
[2025-10-13 21:23:41,111]       |                                   ^
[2025-10-13 21:23:41,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48875:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:23:41,111] 48875 | assign sext_ln840_306_fu_26822_p1 = $signed(add_ln840_349_fu_26816_p2);
[2025-10-13 21:23:41,111]       |                                   ^
[2025-10-13 21:23:41,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48877:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:23:41,111] 48877 | assign sext_ln840_307_fu_26832_p1 = $signed(add_ln840_350_fu_26826_p2);
[2025-10-13 21:23:41,111]       |                                   ^
[2025-10-13 21:23:41,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48879:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50923_p3' generates 9 bits.
[2025-10-13 21:23:41,111] 48879 | assign sext_ln840_310_fu_26842_p1 = grp_fu_50923_p3;
[2025-10-13 21:23:41,111]       |                                   ^
[2025-10-13 21:23:41,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48881:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48343_p3' generates 9 bits.
[2025-10-13 21:23:41,111] 48881 | assign sext_ln840_311_fu_23447_p1 = grp_fu_48343_p3;
[2025-10-13 21:23:41,111]       |                                   ^
[2025-10-13 21:23:41,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48883:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48352_p3' generates 9 bits.
[2025-10-13 21:23:41,111] 48883 | assign sext_ln840_312_fu_23450_p1 = grp_fu_48352_p3;
[2025-10-13 21:23:41,111]       |                                   ^
[2025-10-13 21:23:41,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48885:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,111] 48885 | assign sext_ln840_313_fu_26850_p1 = $signed(add_ln840_357_reg_64022);
[2025-10-13 21:23:41,111]       |                                   ^
[2025-10-13 21:23:41,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48887:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48325_p3' generates 9 bits.
[2025-10-13 21:23:41,111] 48887 | assign sext_ln840_314_fu_23459_p1 = grp_fu_48325_p3;
[2025-10-13 21:23:41,111]       |                                   ^
[2025-10-13 21:23:41,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48889:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48334_p3' generates 9 bits.
[2025-10-13 21:23:41,111] 48889 | assign sext_ln840_315_fu_23462_p1 = grp_fu_48334_p3;
[2025-10-13 21:23:41,111]       |                                   ^
[2025-10-13 21:23:41,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48891:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,111] 48891 | assign sext_ln840_316_fu_26859_p1 = $signed(add_ln840_361_reg_64027);
[2025-10-13 21:23:41,111]       |                                   ^
[2025-10-13 21:23:41,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48893:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50905_p3' generates 9 bits.
[2025-10-13 21:23:41,111] 48893 | assign sext_ln840_317_fu_26862_p1 = grp_fu_50905_p3;
[2025-10-13 21:23:41,111]       |                                   ^
[2025-10-13 21:23:41,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48895:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50914_p3' generates 10 bits.
[2025-10-13 21:23:41,111] 48895 | assign sext_ln840_319_fu_26865_p1 = grp_fu_50914_p3;
[2025-10-13 21:23:41,111]       |                                   ^
[2025-10-13 21:23:41,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48897:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47371_p3' generates 9 bits.
[2025-10-13 21:23:41,111] 48897 | assign sext_ln840_31_fu_22470_p1 = grp_fu_47371_p3;
[2025-10-13 21:23:41,111]       |                                  ^
[2025-10-13 21:23:41,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48899:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:23:41,111] 48899 | assign sext_ln840_320_fu_26874_p1 = $signed(add_ln840_365_fu_26868_p2);
[2025-10-13 21:23:41,111]       |                                   ^
[2025-10-13 21:23:41,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48901:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:23:41,111] 48901 | assign sext_ln840_321_fu_26884_p1 = $signed(add_ln840_366_fu_26878_p2);
[2025-10-13 21:23:41,111]       |                                   ^
[2025-10-13 21:23:41,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48903:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50958_p3' generates 9 bits.
[2025-10-13 21:23:41,111] 48903 | assign sext_ln840_324_fu_26894_p1 = grp_fu_50958_p3;
[2025-10-13 21:23:41,111]       |                                   ^
[2025-10-13 21:23:41,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48905:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48388_p3' generates 9 bits.
[2025-10-13 21:23:41,111] 48905 | assign sext_ln840_325_fu_23499_p1 = grp_fu_48388_p3;
[2025-10-13 21:23:41,111]       |                                   ^
[2025-10-13 21:23:41,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48907:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48397_p3' generates 9 bits.
[2025-10-13 21:23:41,111] 48907 | assign sext_ln840_326_fu_23502_p1 = grp_fu_48397_p3;
[2025-10-13 21:23:41,111]       |                                   ^
[2025-10-13 21:23:41,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48909:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,111] 48909 | assign sext_ln840_327_fu_26902_p1 = $signed(add_ln840_373_reg_64047);
[2025-10-13 21:23:41,111]       |                                   ^
[2025-10-13 21:23:41,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48911:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48370_p3' generates 9 bits.
[2025-10-13 21:23:41,111] 48911 | assign sext_ln840_328_fu_23511_p1 = grp_fu_48370_p3;
[2025-10-13 21:23:41,111]       |                                   ^
[2025-10-13 21:23:41,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48913:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48379_p3' generates 9 bits.
[2025-10-13 21:23:41,111] 48913 | assign sext_ln840_329_fu_23514_p1 = grp_fu_48379_p3;
[2025-10-13 21:23:41,111]       |                                   ^
[2025-10-13 21:23:41,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48915:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47380_p3' generates 9 bits.
[2025-10-13 21:23:41,111] 48915 | assign sext_ln840_32_fu_22473_p1 = grp_fu_47380_p3;
[2025-10-13 21:23:41,111]       |                                  ^
[2025-10-13 21:23:41,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48917:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,111] 48917 | assign sext_ln840_330_fu_26911_p1 = $signed(add_ln840_377_reg_64052);
[2025-10-13 21:23:41,111]       |                                   ^
[2025-10-13 21:23:41,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48919:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50940_p3' generates 9 bits.
[2025-10-13 21:23:41,111] 48919 | assign sext_ln840_331_fu_26914_p1 = grp_fu_50940_p3;
[2025-10-13 21:23:41,111]       |                                   ^
[2025-10-13 21:23:41,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48921:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50949_p3' generates 10 bits.
[2025-10-13 21:23:41,111] 48921 | assign sext_ln840_333_fu_26917_p1 = grp_fu_50949_p3;
[2025-10-13 21:23:41,111]       |                                   ^
[2025-10-13 21:23:41,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48923:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:23:41,111] 48923 | assign sext_ln840_334_fu_26926_p1 = $signed(add_ln840_381_fu_26920_p2);
[2025-10-13 21:23:41,111]       |                                   ^
[2025-10-13 21:23:41,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48925:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:23:41,111] 48925 | assign sext_ln840_335_fu_26936_p1 = $signed(add_ln840_382_fu_26930_p2);
[2025-10-13 21:23:41,111]       |                                   ^
[2025-10-13 21:23:41,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48927:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50993_p3' generates 9 bits.
[2025-10-13 21:23:41,111] 48927 | assign sext_ln840_338_fu_26946_p1 = grp_fu_50993_p3;
[2025-10-13 21:23:41,111]       |                                   ^
[2025-10-13 21:23:41,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48929:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48433_p3' generates 9 bits.
[2025-10-13 21:23:41,111] 48929 | assign sext_ln840_339_fu_23551_p1 = grp_fu_48433_p3;
[2025-10-13 21:23:41,111]       |                                   ^
[2025-10-13 21:23:41,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48931:34: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,111] 48931 | assign sext_ln840_33_fu_25831_p1 = $signed(add_ln840_37_reg_63522);
[2025-10-13 21:23:41,111]       |                                  ^
[2025-10-13 21:23:41,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48933:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48442_p3' generates 9 bits.
[2025-10-13 21:23:41,111] 48933 | assign sext_ln840_340_fu_23554_p1 = grp_fu_48442_p3;
[2025-10-13 21:23:41,111]       |                                   ^
[2025-10-13 21:23:41,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48935:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,111] 48935 | assign sext_ln840_341_fu_26954_p1 = $signed(add_ln840_389_reg_64072);
[2025-10-13 21:23:41,111]       |                                   ^
[2025-10-13 21:23:41,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48937:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48415_p3' generates 9 bits.
[2025-10-13 21:23:41,111] 48937 | assign sext_ln840_342_fu_23563_p1 = grp_fu_48415_p3;
[2025-10-13 21:23:41,111]       |                                   ^
[2025-10-13 21:23:41,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48939:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48424_p3' generates 9 bits.
[2025-10-13 21:23:41,111] 48939 | assign sext_ln840_343_fu_23566_p1 = grp_fu_48424_p3;
[2025-10-13 21:23:41,111]       |                                   ^
[2025-10-13 21:23:41,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48941:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,111] 48941 | assign sext_ln840_344_fu_26963_p1 = $signed(add_ln840_393_reg_64077);
[2025-10-13 21:23:41,111]       |                                   ^
[2025-10-13 21:23:41,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48943:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50975_p3' generates 9 bits.
[2025-10-13 21:23:41,112] 48943 | assign sext_ln840_345_fu_26966_p1 = grp_fu_50975_p3;
[2025-10-13 21:23:41,112]       |                                   ^
[2025-10-13 21:23:41,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48945:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50984_p3' generates 10 bits.
[2025-10-13 21:23:41,112] 48945 | assign sext_ln840_347_fu_26969_p1 = grp_fu_50984_p3;
[2025-10-13 21:23:41,112]       |                                   ^
[2025-10-13 21:23:41,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48947:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:23:41,112] 48947 | assign sext_ln840_348_fu_26978_p1 = $signed(add_ln840_397_fu_26972_p2);
[2025-10-13 21:23:41,112]       |                                   ^
[2025-10-13 21:23:41,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48949:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:23:41,112] 48949 | assign sext_ln840_349_fu_26988_p1 = $signed(add_ln840_398_fu_26982_p2);
[2025-10-13 21:23:41,112]       |                                   ^
[2025-10-13 21:23:41,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48951:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47353_p3' generates 9 bits.
[2025-10-13 21:23:41,112] 48951 | assign sext_ln840_34_fu_22482_p1 = grp_fu_47353_p3;
[2025-10-13 21:23:41,112]       |                                  ^
[2025-10-13 21:23:41,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48953:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51028_p3' generates 9 bits.
[2025-10-13 21:23:41,112] 48953 | assign sext_ln840_352_fu_26998_p1 = grp_fu_51028_p3;
[2025-10-13 21:23:41,112]       |                                   ^
[2025-10-13 21:23:41,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48955:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48478_p3' generates 9 bits.
[2025-10-13 21:23:41,112] 48955 | assign sext_ln840_353_fu_23603_p1 = grp_fu_48478_p3;
[2025-10-13 21:23:41,112]       |                                   ^
[2025-10-13 21:23:41,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48957:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48487_p3' generates 9 bits.
[2025-10-13 21:23:41,112] 48957 | assign sext_ln840_354_fu_23606_p1 = grp_fu_48487_p3;
[2025-10-13 21:23:41,112]       |                                   ^
[2025-10-13 21:23:41,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48959:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,112] 48959 | assign sext_ln840_355_fu_27006_p1 = $signed(add_ln840_405_reg_64097);
[2025-10-13 21:23:41,112]       |                                   ^
[2025-10-13 21:23:41,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48961:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48460_p3' generates 9 bits.
[2025-10-13 21:23:41,112] 48961 | assign sext_ln840_356_fu_23615_p1 = grp_fu_48460_p3;
[2025-10-13 21:23:41,112]       |                                   ^
[2025-10-13 21:23:41,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48963:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48469_p3' generates 9 bits.
[2025-10-13 21:23:41,112] 48963 | assign sext_ln840_357_fu_23618_p1 = grp_fu_48469_p3;
[2025-10-13 21:23:41,112]       |                                   ^
[2025-10-13 21:23:41,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48965:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,112] 48965 | assign sext_ln840_358_fu_27015_p1 = $signed(add_ln840_409_reg_64102);
[2025-10-13 21:23:41,112]       |                                   ^
[2025-10-13 21:23:41,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48967:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51010_p3' generates 9 bits.
[2025-10-13 21:23:41,112] 48967 | assign sext_ln840_359_fu_27018_p1 = grp_fu_51010_p3;
[2025-10-13 21:23:41,112]       |                                   ^
[2025-10-13 21:23:41,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48969:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47362_p3' generates 9 bits.
[2025-10-13 21:23:41,112] 48969 | assign sext_ln840_35_fu_22485_p1 = grp_fu_47362_p3;
[2025-10-13 21:23:41,112]       |                                  ^
[2025-10-13 21:23:41,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48971:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51019_p3' generates 10 bits.
[2025-10-13 21:23:41,112] 48971 | assign sext_ln840_361_fu_27021_p1 = grp_fu_51019_p3;
[2025-10-13 21:23:41,112]       |                                   ^
[2025-10-13 21:23:41,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48973:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:23:41,112] 48973 | assign sext_ln840_362_fu_27030_p1 = $signed(add_ln840_413_fu_27024_p2);
[2025-10-13 21:23:41,112]       |                                   ^
[2025-10-13 21:23:41,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48975:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:23:41,112] 48975 | assign sext_ln840_363_fu_27040_p1 = $signed(add_ln840_414_fu_27034_p2);
[2025-10-13 21:23:41,112]       |                                   ^
[2025-10-13 21:23:41,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48977:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51063_p3' generates 9 bits.
[2025-10-13 21:23:41,112] 48977 | assign sext_ln840_366_fu_27050_p1 = grp_fu_51063_p3;
[2025-10-13 21:23:41,112]       |                                   ^
[2025-10-13 21:23:41,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48979:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48523_p3' generates 9 bits.
[2025-10-13 21:23:41,112] 48979 | assign sext_ln840_367_fu_23655_p1 = grp_fu_48523_p3;
[2025-10-13 21:23:41,112]       |                                   ^
[2025-10-13 21:23:41,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48981:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48532_p3' generates 9 bits.
[2025-10-13 21:23:41,112] 48981 | assign sext_ln840_368_fu_23658_p1 = grp_fu_48532_p3;
[2025-10-13 21:23:41,112]       |                                   ^
[2025-10-13 21:23:41,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48983:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,112] 48983 | assign sext_ln840_369_fu_27058_p1 = $signed(add_ln840_421_reg_64122);
[2025-10-13 21:23:41,112]       |                                   ^
[2025-10-13 21:23:41,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48985:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,112] 48985 | assign sext_ln840_36_fu_25840_p1 = $signed(add_ln840_41_reg_63527);
[2025-10-13 21:23:41,112]       |                                  ^
[2025-10-13 21:23:41,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48987:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48505_p3' generates 9 bits.
[2025-10-13 21:23:41,112] 48987 | assign sext_ln840_370_fu_23667_p1 = grp_fu_48505_p3;
[2025-10-13 21:23:41,112]       |                                   ^
[2025-10-13 21:23:41,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48989:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48514_p3' generates 9 bits.
[2025-10-13 21:23:41,112] 48989 | assign sext_ln840_371_fu_23670_p1 = grp_fu_48514_p3;
[2025-10-13 21:23:41,112]       |                                   ^
[2025-10-13 21:23:41,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48991:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,112] 48991 | assign sext_ln840_372_fu_27067_p1 = $signed(add_ln840_425_reg_64127);
[2025-10-13 21:23:41,112]       |                                   ^
[2025-10-13 21:23:41,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48993:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51045_p3' generates 9 bits.
[2025-10-13 21:23:41,112] 48993 | assign sext_ln840_373_fu_27070_p1 = grp_fu_51045_p3;
[2025-10-13 21:23:41,112]       |                                   ^
[2025-10-13 21:23:41,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48995:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51054_p3' generates 10 bits.
[2025-10-13 21:23:41,112] 48995 | assign sext_ln840_375_fu_27073_p1 = grp_fu_51054_p3;
[2025-10-13 21:23:41,112]       |                                   ^
[2025-10-13 21:23:41,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48997:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:23:41,112] 48997 | assign sext_ln840_376_fu_27082_p1 = $signed(add_ln840_429_fu_27076_p2);
[2025-10-13 21:23:41,112]       |                                   ^
[2025-10-13 21:23:41,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:48999:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:23:41,112] 48999 | assign sext_ln840_377_fu_27092_p1 = $signed(add_ln840_430_fu_27086_p2);
[2025-10-13 21:23:41,112]       |                                   ^
[2025-10-13 21:23:41,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49001:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50269_p3' generates 9 bits.
[2025-10-13 21:23:41,112] 49001 | assign sext_ln840_37_fu_25843_p1 = grp_fu_50269_p3;
[2025-10-13 21:23:41,112]       |                                  ^
[2025-10-13 21:23:41,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49003:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51098_p3' generates 9 bits.
[2025-10-13 21:23:41,112] 49003 | assign sext_ln840_380_fu_27102_p1 = grp_fu_51098_p3;
[2025-10-13 21:23:41,112]       |                                   ^
[2025-10-13 21:23:41,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49005:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48568_p3' generates 9 bits.
[2025-10-13 21:23:41,112] 49005 | assign sext_ln840_381_fu_23707_p1 = grp_fu_48568_p3;
[2025-10-13 21:23:41,112]       |                                   ^
[2025-10-13 21:23:41,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49007:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48577_p3' generates 9 bits.
[2025-10-13 21:23:41,112] 49007 | assign sext_ln840_382_fu_23710_p1 = grp_fu_48577_p3;
[2025-10-13 21:23:41,112]       |                                   ^
[2025-10-13 21:23:41,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49009:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,112] 49009 | assign sext_ln840_383_fu_27110_p1 = $signed(add_ln840_437_reg_64147);
[2025-10-13 21:23:41,112]       |                                   ^
[2025-10-13 21:23:41,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49011:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48550_p3' generates 9 bits.
[2025-10-13 21:23:41,112] 49011 | assign sext_ln840_384_fu_23719_p1 = grp_fu_48550_p3;
[2025-10-13 21:23:41,112]       |                                   ^
[2025-10-13 21:23:41,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49013:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48559_p3' generates 9 bits.
[2025-10-13 21:23:41,112] 49013 | assign sext_ln840_385_fu_23722_p1 = grp_fu_48559_p3;
[2025-10-13 21:23:41,112]       |                                   ^
[2025-10-13 21:23:41,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49015:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,112] 49015 | assign sext_ln840_386_fu_27119_p1 = $signed(add_ln840_441_reg_64152);
[2025-10-13 21:23:41,112]       |                                   ^
[2025-10-13 21:23:41,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49017:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51080_p3' generates 9 bits.
[2025-10-13 21:23:41,112] 49017 | assign sext_ln840_387_fu_27122_p1 = grp_fu_51080_p3;
[2025-10-13 21:23:41,112]       |                                   ^
[2025-10-13 21:23:41,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49019:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51089_p3' generates 10 bits.
[2025-10-13 21:23:41,113] 49019 | assign sext_ln840_389_fu_27125_p1 = grp_fu_51089_p3;
[2025-10-13 21:23:41,113]       |                                   ^
[2025-10-13 21:23:41,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49021:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:23:41,113] 49021 | assign sext_ln840_390_fu_27134_p1 = $signed(add_ln840_445_fu_27128_p2);
[2025-10-13 21:23:41,113]       |                                   ^
[2025-10-13 21:23:41,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49023:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:23:41,113] 49023 | assign sext_ln840_391_fu_27144_p1 = $signed(add_ln840_446_fu_27138_p2);
[2025-10-13 21:23:41,113]       |                                   ^
[2025-10-13 21:23:41,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49025:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51133_p3' generates 9 bits.
[2025-10-13 21:23:41,113] 49025 | assign sext_ln840_394_fu_27154_p1 = grp_fu_51133_p3;
[2025-10-13 21:23:41,113]       |                                   ^
[2025-10-13 21:23:41,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49027:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48613_p3' generates 9 bits.
[2025-10-13 21:23:41,113] 49027 | assign sext_ln840_395_fu_23759_p1 = grp_fu_48613_p3;
[2025-10-13 21:23:41,113]       |                                   ^
[2025-10-13 21:23:41,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49029:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48622_p3' generates 9 bits.
[2025-10-13 21:23:41,113] 49029 | assign sext_ln840_396_fu_23762_p1 = grp_fu_48622_p3;
[2025-10-13 21:23:41,113]       |                                   ^
[2025-10-13 21:23:41,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49031:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,113] 49031 | assign sext_ln840_397_fu_27162_p1 = $signed(add_ln840_453_reg_64172);
[2025-10-13 21:23:41,113]       |                                   ^
[2025-10-13 21:23:41,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49033:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48595_p3' generates 9 bits.
[2025-10-13 21:23:41,113] 49033 | assign sext_ln840_398_fu_23771_p1 = grp_fu_48595_p3;
[2025-10-13 21:23:41,113]       |                                   ^
[2025-10-13 21:23:41,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49035:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48604_p3' generates 9 bits.
[2025-10-13 21:23:41,113] 49035 | assign sext_ln840_399_fu_23774_p1 = grp_fu_48604_p3;
[2025-10-13 21:23:41,113]       |                                   ^
[2025-10-13 21:23:41,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49037:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50278_p3' generates 10 bits.
[2025-10-13 21:23:41,113] 49037 | assign sext_ln840_39_fu_25846_p1 = grp_fu_50278_p3;
[2025-10-13 21:23:41,113]       |                                  ^
[2025-10-13 21:23:41,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49039:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47263_p3' generates 9 bits.
[2025-10-13 21:23:41,113] 49039 | assign sext_ln840_3_fu_22384_p1 = grp_fu_47263_p3;
[2025-10-13 21:23:41,113]       |                                 ^
[2025-10-13 21:23:41,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49041:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,113] 49041 | assign sext_ln840_400_fu_27171_p1 = $signed(add_ln840_457_reg_64177);
[2025-10-13 21:23:41,113]       |                                   ^
[2025-10-13 21:23:41,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49043:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51115_p3' generates 9 bits.
[2025-10-13 21:23:41,113] 49043 | assign sext_ln840_401_fu_27174_p1 = grp_fu_51115_p3;
[2025-10-13 21:23:41,113]       |                                   ^
[2025-10-13 21:23:41,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49045:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51124_p3' generates 10 bits.
[2025-10-13 21:23:41,113] 49045 | assign sext_ln840_403_fu_27177_p1 = grp_fu_51124_p3;
[2025-10-13 21:23:41,113]       |                                   ^
[2025-10-13 21:23:41,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49047:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:23:41,113] 49047 | assign sext_ln840_404_fu_27186_p1 = $signed(add_ln840_461_fu_27180_p2);
[2025-10-13 21:23:41,113]       |                                   ^
[2025-10-13 21:23:41,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49049:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:23:41,113] 49049 | assign sext_ln840_405_fu_27196_p1 = $signed(add_ln840_462_fu_27190_p2);
[2025-10-13 21:23:41,113]       |                                   ^
[2025-10-13 21:23:41,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49051:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51168_p3' generates 9 bits.
[2025-10-13 21:23:41,113] 49051 | assign sext_ln840_408_fu_27206_p1 = grp_fu_51168_p3;
[2025-10-13 21:23:41,113]       |                                   ^
[2025-10-13 21:23:41,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49053:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48658_p3' generates 9 bits.
[2025-10-13 21:23:41,113] 49053 | assign sext_ln840_409_fu_23811_p1 = grp_fu_48658_p3;
[2025-10-13 21:23:41,113]       |                                   ^
[2025-10-13 21:23:41,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49055:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:23:41,113] 49055 | assign sext_ln840_40_fu_25855_p1 = $signed(add_ln840_45_fu_25849_p2);
[2025-10-13 21:23:41,113]       |                                  ^
[2025-10-13 21:23:41,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49057:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48667_p3' generates 9 bits.
[2025-10-13 21:23:41,113] 49057 | assign sext_ln840_410_fu_23814_p1 = grp_fu_48667_p3;
[2025-10-13 21:23:41,113]       |                                   ^
[2025-10-13 21:23:41,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49059:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,113] 49059 | assign sext_ln840_411_fu_27214_p1 = $signed(add_ln840_469_reg_64197);
[2025-10-13 21:23:41,113]       |                                   ^
[2025-10-13 21:23:41,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49061:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48640_p3' generates 9 bits.
[2025-10-13 21:23:41,113] 49061 | assign sext_ln840_412_fu_23823_p1 = grp_fu_48640_p3;
[2025-10-13 21:23:41,113]       |                                   ^
[2025-10-13 21:23:41,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49063:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48649_p3' generates 9 bits.
[2025-10-13 21:23:41,113] 49063 | assign sext_ln840_413_fu_23826_p1 = grp_fu_48649_p3;
[2025-10-13 21:23:41,113]       |                                   ^
[2025-10-13 21:23:41,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49065:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,113] 49065 | assign sext_ln840_414_fu_27223_p1 = $signed(add_ln840_473_reg_64202);
[2025-10-13 21:23:41,113]       |                                   ^
[2025-10-13 21:23:41,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49067:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51150_p3' generates 9 bits.
[2025-10-13 21:23:41,113] 49067 | assign sext_ln840_415_fu_27226_p1 = grp_fu_51150_p3;
[2025-10-13 21:23:41,113]       |                                   ^
[2025-10-13 21:23:41,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49069:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51159_p3' generates 10 bits.
[2025-10-13 21:23:41,113] 49069 | assign sext_ln840_417_fu_27229_p1 = grp_fu_51159_p3;
[2025-10-13 21:23:41,113]       |                                   ^
[2025-10-13 21:23:41,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49071:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:23:41,113] 49071 | assign sext_ln840_418_fu_27238_p1 = $signed(add_ln840_477_fu_27232_p2);
[2025-10-13 21:23:41,113]       |                                   ^
[2025-10-13 21:23:41,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49073:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:23:41,113] 49073 | assign sext_ln840_419_fu_27248_p1 = $signed(add_ln840_478_fu_27242_p2);
[2025-10-13 21:23:41,113]       |                                   ^
[2025-10-13 21:23:41,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49075:34: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:23:41,113] 49075 | assign sext_ln840_41_fu_25865_p1 = $signed(add_ln840_46_fu_25859_p2);
[2025-10-13 21:23:41,113]       |                                  ^
[2025-10-13 21:23:41,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49077:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51203_p3' generates 9 bits.
[2025-10-13 21:23:41,113] 49077 | assign sext_ln840_422_fu_27258_p1 = grp_fu_51203_p3;
[2025-10-13 21:23:41,113]       |                                   ^
[2025-10-13 21:23:41,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49079:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48703_p3' generates 9 bits.
[2025-10-13 21:23:41,113] 49079 | assign sext_ln840_423_fu_23863_p1 = grp_fu_48703_p3;
[2025-10-13 21:23:41,113]       |                                   ^
[2025-10-13 21:23:41,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49081:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48712_p3' generates 9 bits.
[2025-10-13 21:23:41,113] 49081 | assign sext_ln840_424_fu_23866_p1 = grp_fu_48712_p3;
[2025-10-13 21:23:41,113]       |                                   ^
[2025-10-13 21:23:41,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49083:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,113] 49083 | assign sext_ln840_425_fu_27266_p1 = $signed(add_ln840_485_reg_64222);
[2025-10-13 21:23:41,113]       |                                   ^
[2025-10-13 21:23:41,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49085:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48685_p3' generates 9 bits.
[2025-10-13 21:23:41,113] 49085 | assign sext_ln840_426_fu_23875_p1 = grp_fu_48685_p3;
[2025-10-13 21:23:41,113]       |                                   ^
[2025-10-13 21:23:41,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49087:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48694_p3' generates 9 bits.
[2025-10-13 21:23:41,113] 49087 | assign sext_ln840_427_fu_23878_p1 = grp_fu_48694_p3;
[2025-10-13 21:23:41,113]       |                                   ^
[2025-10-13 21:23:41,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49089:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,113] 49089 | assign sext_ln840_428_fu_27275_p1 = $signed(add_ln840_489_reg_64227);
[2025-10-13 21:23:41,113]       |                                   ^
[2025-10-13 21:23:41,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49091:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51185_p3' generates 9 bits.
[2025-10-13 21:23:41,113] 49091 | assign sext_ln840_429_fu_27278_p1 = grp_fu_51185_p3;
[2025-10-13 21:23:41,113]       |                                   ^
[2025-10-13 21:23:41,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49093:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51194_p3' generates 10 bits.
[2025-10-13 21:23:41,113] 49093 | assign sext_ln840_431_fu_27281_p1 = grp_fu_51194_p3;
[2025-10-13 21:23:41,113]       |                                   ^
[2025-10-13 21:23:41,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49095:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:23:41,113] 49095 | assign sext_ln840_432_fu_27290_p1 = $signed(add_ln840_493_fu_27284_p2);
[2025-10-13 21:23:41,113]       |                                   ^
[2025-10-13 21:23:41,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49097:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:23:41,113] 49097 | assign sext_ln840_433_fu_27300_p1 = $signed(add_ln840_494_fu_27294_p2);
[2025-10-13 21:23:41,114]       |                                   ^
[2025-10-13 21:23:41,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49099:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51238_p3' generates 9 bits.
[2025-10-13 21:23:41,114] 49099 | assign sext_ln840_436_fu_27310_p1 = grp_fu_51238_p3;
[2025-10-13 21:23:41,114]       |                                   ^
[2025-10-13 21:23:41,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49101:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48748_p3' generates 9 bits.
[2025-10-13 21:23:41,114] 49101 | assign sext_ln840_437_fu_23915_p1 = grp_fu_48748_p3;
[2025-10-13 21:23:41,114]       |                                   ^
[2025-10-13 21:23:41,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49103:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48757_p3' generates 9 bits.
[2025-10-13 21:23:41,114] 49103 | assign sext_ln840_438_fu_23918_p1 = grp_fu_48757_p3;
[2025-10-13 21:23:41,114]       |                                   ^
[2025-10-13 21:23:41,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49105:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,114] 49105 | assign sext_ln840_439_fu_27318_p1 = $signed(add_ln840_501_reg_64247);
[2025-10-13 21:23:41,114]       |                                   ^
[2025-10-13 21:23:41,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49107:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48730_p3' generates 9 bits.
[2025-10-13 21:23:41,114] 49107 | assign sext_ln840_440_fu_23927_p1 = grp_fu_48730_p3;
[2025-10-13 21:23:41,114]       |                                   ^
[2025-10-13 21:23:41,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49109:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48739_p3' generates 9 bits.
[2025-10-13 21:23:41,114] 49109 | assign sext_ln840_441_fu_23930_p1 = grp_fu_48739_p3;
[2025-10-13 21:23:41,114]       |                                   ^
[2025-10-13 21:23:41,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49111:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,114] 49111 | assign sext_ln840_442_fu_27327_p1 = $signed(add_ln840_505_reg_64252);
[2025-10-13 21:23:41,114]       |                                   ^
[2025-10-13 21:23:41,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49113:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51220_p3' generates 9 bits.
[2025-10-13 21:23:41,114] 49113 | assign sext_ln840_443_fu_27330_p1 = grp_fu_51220_p3;
[2025-10-13 21:23:41,114]       |                                   ^
[2025-10-13 21:23:41,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49115:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51229_p3' generates 10 bits.
[2025-10-13 21:23:41,114] 49115 | assign sext_ln840_445_fu_27333_p1 = grp_fu_51229_p3;
[2025-10-13 21:23:41,114]       |                                   ^
[2025-10-13 21:23:41,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49117:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:23:41,114] 49117 | assign sext_ln840_446_fu_27342_p1 = $signed(add_ln840_509_fu_27336_p2);
[2025-10-13 21:23:41,114]       |                                   ^
[2025-10-13 21:23:41,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49119:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:23:41,114] 49119 | assign sext_ln840_447_fu_27352_p1 = $signed(add_ln840_510_fu_27346_p2);
[2025-10-13 21:23:41,114]       |                                   ^
[2025-10-13 21:23:41,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49121:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51273_p3' generates 9 bits.
[2025-10-13 21:23:41,114] 49121 | assign sext_ln840_450_fu_27362_p1 = grp_fu_51273_p3;
[2025-10-13 21:23:41,114]       |                                   ^
[2025-10-13 21:23:41,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49123:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48793_p3' generates 9 bits.
[2025-10-13 21:23:41,114] 49123 | assign sext_ln840_451_fu_23967_p1 = grp_fu_48793_p3;
[2025-10-13 21:23:41,114]       |                                   ^
[2025-10-13 21:23:41,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49125:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48802_p3' generates 9 bits.
[2025-10-13 21:23:41,114] 49125 | assign sext_ln840_452_fu_23970_p1 = grp_fu_48802_p3;
[2025-10-13 21:23:41,114]       |                                   ^
[2025-10-13 21:23:41,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49127:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,114] 49127 | assign sext_ln840_453_fu_27370_p1 = $signed(add_ln840_517_reg_64272);
[2025-10-13 21:23:41,114]       |                                   ^
[2025-10-13 21:23:41,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49129:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48775_p3' generates 9 bits.
[2025-10-13 21:23:41,114] 49129 | assign sext_ln840_454_fu_23979_p1 = grp_fu_48775_p3;
[2025-10-13 21:23:41,114]       |                                   ^
[2025-10-13 21:23:41,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49131:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48784_p3' generates 9 bits.
[2025-10-13 21:23:41,114] 49131 | assign sext_ln840_455_fu_23982_p1 = grp_fu_48784_p3;
[2025-10-13 21:23:41,114]       |                                   ^
[2025-10-13 21:23:41,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49133:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,114] 49133 | assign sext_ln840_456_fu_27379_p1 = $signed(add_ln840_521_reg_64277);
[2025-10-13 21:23:41,114]       |                                   ^
[2025-10-13 21:23:41,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49135:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51255_p3' generates 9 bits.
[2025-10-13 21:23:41,114] 49135 | assign sext_ln840_457_fu_27382_p1 = grp_fu_51255_p3;
[2025-10-13 21:23:41,114]       |                                   ^
[2025-10-13 21:23:41,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49137:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51264_p3' generates 10 bits.
[2025-10-13 21:23:41,114] 49137 | assign sext_ln840_459_fu_27385_p1 = grp_fu_51264_p3;
[2025-10-13 21:23:41,114]       |                                   ^
[2025-10-13 21:23:41,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49139:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47425_p3' generates 9 bits.
[2025-10-13 21:23:41,114] 49139 | assign sext_ln840_45_fu_22513_p1 = grp_fu_47425_p3;
[2025-10-13 21:23:41,114]       |                                  ^
[2025-10-13 21:23:41,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49141:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:23:41,114] 49141 | assign sext_ln840_460_fu_27394_p1 = $signed(add_ln840_525_fu_27388_p2);
[2025-10-13 21:23:41,114]       |                                   ^
[2025-10-13 21:23:41,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49143:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:23:41,114] 49143 | assign sext_ln840_461_fu_27404_p1 = $signed(add_ln840_526_fu_27398_p2);
[2025-10-13 21:23:41,114]       |                                   ^
[2025-10-13 21:23:41,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49145:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51308_p3' generates 9 bits.
[2025-10-13 21:23:41,114] 49145 | assign sext_ln840_464_fu_27414_p1 = grp_fu_51308_p3;
[2025-10-13 21:23:41,114]       |                                   ^
[2025-10-13 21:23:41,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49147:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48838_p3' generates 9 bits.
[2025-10-13 21:23:41,114] 49147 | assign sext_ln840_465_fu_24019_p1 = grp_fu_48838_p3;
[2025-10-13 21:23:41,114]       |                                   ^
[2025-10-13 21:23:41,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49149:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48847_p3' generates 9 bits.
[2025-10-13 21:23:41,114] 49149 | assign sext_ln840_466_fu_24022_p1 = grp_fu_48847_p3;
[2025-10-13 21:23:41,114]       |                                   ^
[2025-10-13 21:23:41,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49151:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,114] 49151 | assign sext_ln840_467_fu_27422_p1 = $signed(add_ln840_533_reg_64297);
[2025-10-13 21:23:41,114]       |                                   ^
[2025-10-13 21:23:41,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49153:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48820_p3' generates 9 bits.
[2025-10-13 21:23:41,114] 49153 | assign sext_ln840_468_fu_24031_p1 = grp_fu_48820_p3;
[2025-10-13 21:23:41,114]       |                                   ^
[2025-10-13 21:23:41,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49155:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48829_p3' generates 9 bits.
[2025-10-13 21:23:41,114] 49155 | assign sext_ln840_469_fu_24034_p1 = grp_fu_48829_p3;
[2025-10-13 21:23:41,114]       |                                   ^
[2025-10-13 21:23:41,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49157:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47434_p3' generates 9 bits.
[2025-10-13 21:23:41,114] 49157 | assign sext_ln840_46_fu_22516_p1 = grp_fu_47434_p3;
[2025-10-13 21:23:41,114]       |                                  ^
[2025-10-13 21:23:41,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49159:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,114] 49159 | assign sext_ln840_470_fu_27431_p1 = $signed(add_ln840_537_reg_64302);
[2025-10-13 21:23:41,114]       |                                   ^
[2025-10-13 21:23:41,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49161:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51290_p3' generates 9 bits.
[2025-10-13 21:23:41,114] 49161 | assign sext_ln840_471_fu_27434_p1 = grp_fu_51290_p3;
[2025-10-13 21:23:41,114]       |                                   ^
[2025-10-13 21:23:41,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49163:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51299_p3' generates 10 bits.
[2025-10-13 21:23:41,114] 49163 | assign sext_ln840_473_fu_27437_p1 = grp_fu_51299_p3;
[2025-10-13 21:23:41,114]       |                                   ^
[2025-10-13 21:23:41,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49165:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:23:41,114] 49165 | assign sext_ln840_474_fu_27446_p1 = $signed(add_ln840_541_fu_27440_p2);
[2025-10-13 21:23:41,114]       |                                   ^
[2025-10-13 21:23:41,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49167:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:23:41,114] 49167 | assign sext_ln840_475_fu_27456_p1 = $signed(add_ln840_542_fu_27450_p2);
[2025-10-13 21:23:41,114]       |                                   ^
[2025-10-13 21:23:41,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49169:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51343_p3' generates 9 bits.
[2025-10-13 21:23:41,114] 49169 | assign sext_ln840_478_fu_27466_p1 = grp_fu_51343_p3;
[2025-10-13 21:23:41,114]       |                                   ^
[2025-10-13 21:23:41,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49171:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48883_p3' generates 9 bits.
[2025-10-13 21:23:41,114] 49171 | assign sext_ln840_479_fu_24071_p1 = grp_fu_48883_p3;
[2025-10-13 21:23:41,114]       |                                   ^
[2025-10-13 21:23:41,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49173:34: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,114] 49173 | assign sext_ln840_47_fu_25880_p1 = $signed(add_ln840_53_reg_63547);
[2025-10-13 21:23:41,114]       |                                  ^
[2025-10-13 21:23:41,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49175:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48892_p3' generates 9 bits.
[2025-10-13 21:23:41,114] 49175 | assign sext_ln840_480_fu_24074_p1 = grp_fu_48892_p3;
[2025-10-13 21:23:41,114]       |                                   ^
[2025-10-13 21:23:41,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49177:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,114] 49177 | assign sext_ln840_481_fu_27474_p1 = $signed(add_ln840_549_reg_64322);
[2025-10-13 21:23:41,114]       |                                   ^
[2025-10-13 21:23:41,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49179:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48865_p3' generates 9 bits.
[2025-10-13 21:23:41,114] 49179 | assign sext_ln840_482_fu_24083_p1 = grp_fu_48865_p3;
[2025-10-13 21:23:41,114]       |                                   ^
[2025-10-13 21:23:41,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49181:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48874_p3' generates 9 bits.
[2025-10-13 21:23:41,114] 49181 | assign sext_ln840_483_fu_24086_p1 = grp_fu_48874_p3;
[2025-10-13 21:23:41,114]       |                                   ^
[2025-10-13 21:23:41,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49183:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,114] 49183 | assign sext_ln840_484_fu_27483_p1 = $signed(add_ln840_553_reg_64327);
[2025-10-13 21:23:41,114]       |                                   ^
[2025-10-13 21:23:41,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49185:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51325_p3' generates 9 bits.
[2025-10-13 21:23:41,114] 49185 | assign sext_ln840_485_fu_27486_p1 = grp_fu_51325_p3;
[2025-10-13 21:23:41,114]       |                                   ^
[2025-10-13 21:23:41,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49187:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51334_p3' generates 10 bits.
[2025-10-13 21:23:41,114] 49187 | assign sext_ln840_487_fu_27489_p1 = grp_fu_51334_p3;
[2025-10-13 21:23:41,114]       |                                   ^
[2025-10-13 21:23:41,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49189:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:23:41,115] 49189 | assign sext_ln840_488_fu_27498_p1 = $signed(add_ln840_557_fu_27492_p2);
[2025-10-13 21:23:41,115]       |                                   ^
[2025-10-13 21:23:41,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49191:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:23:41,115] 49191 | assign sext_ln840_489_fu_27508_p1 = $signed(add_ln840_558_fu_27502_p2);
[2025-10-13 21:23:41,115]       |                                   ^
[2025-10-13 21:23:41,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49193:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47407_p3' generates 9 bits.
[2025-10-13 21:23:41,115] 49193 | assign sext_ln840_48_fu_22525_p1 = grp_fu_47407_p3;
[2025-10-13 21:23:41,115]       |                                  ^
[2025-10-13 21:23:41,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49195:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51378_p3' generates 9 bits.
[2025-10-13 21:23:41,115] 49195 | assign sext_ln840_492_fu_27518_p1 = grp_fu_51378_p3;
[2025-10-13 21:23:41,115]       |                                   ^
[2025-10-13 21:23:41,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49197:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48928_p3' generates 9 bits.
[2025-10-13 21:23:41,115] 49197 | assign sext_ln840_493_fu_24123_p1 = grp_fu_48928_p3;
[2025-10-13 21:23:41,115]       |                                   ^
[2025-10-13 21:23:41,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49199:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48937_p3' generates 9 bits.
[2025-10-13 21:23:41,115] 49199 | assign sext_ln840_494_fu_24126_p1 = grp_fu_48937_p3;
[2025-10-13 21:23:41,115]       |                                   ^
[2025-10-13 21:23:41,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49201:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,115] 49201 | assign sext_ln840_495_fu_27526_p1 = $signed(add_ln840_565_reg_64347);
[2025-10-13 21:23:41,115]       |                                   ^
[2025-10-13 21:23:41,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49203:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48910_p3' generates 9 bits.
[2025-10-13 21:23:41,115] 49203 | assign sext_ln840_496_fu_24135_p1 = grp_fu_48910_p3;
[2025-10-13 21:23:41,115]       |                                   ^
[2025-10-13 21:23:41,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49205:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48919_p3' generates 9 bits.
[2025-10-13 21:23:41,115] 49205 | assign sext_ln840_497_fu_24138_p1 = grp_fu_48919_p3;
[2025-10-13 21:23:41,115]       |                                   ^
[2025-10-13 21:23:41,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49207:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,115] 49207 | assign sext_ln840_498_fu_27535_p1 = $signed(add_ln840_569_reg_64352);
[2025-10-13 21:23:41,115]       |                                   ^
[2025-10-13 21:23:41,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49209:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51360_p3' generates 9 bits.
[2025-10-13 21:23:41,115] 49209 | assign sext_ln840_499_fu_27538_p1 = grp_fu_51360_p3;
[2025-10-13 21:23:41,115]       |                                   ^
[2025-10-13 21:23:41,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49211:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47416_p3' generates 9 bits.
[2025-10-13 21:23:41,115] 49211 | assign sext_ln840_49_fu_22528_p1 = grp_fu_47416_p3;
[2025-10-13 21:23:41,115]       |                                  ^
[2025-10-13 21:23:41,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49213:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47272_p3' generates 9 bits.
[2025-10-13 21:23:41,115] 49213 | assign sext_ln840_4_fu_22387_p1 = grp_fu_47272_p3;
[2025-10-13 21:23:41,115]       |                                 ^
[2025-10-13 21:23:41,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49215:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51369_p3' generates 10 bits.
[2025-10-13 21:23:41,115] 49215 | assign sext_ln840_501_fu_27541_p1 = grp_fu_51369_p3;
[2025-10-13 21:23:41,115]       |                                   ^
[2025-10-13 21:23:41,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49217:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:23:41,115] 49217 | assign sext_ln840_502_fu_27550_p1 = $signed(add_ln840_573_fu_27544_p2);
[2025-10-13 21:23:41,115]       |                                   ^
[2025-10-13 21:23:41,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49219:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:23:41,115] 49219 | assign sext_ln840_503_fu_27560_p1 = $signed(add_ln840_574_fu_27554_p2);
[2025-10-13 21:23:41,115]       |                                   ^
[2025-10-13 21:23:41,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49221:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51413_p3' generates 9 bits.
[2025-10-13 21:23:41,115] 49221 | assign sext_ln840_506_fu_27570_p1 = grp_fu_51413_p3;
[2025-10-13 21:23:41,115]       |                                   ^
[2025-10-13 21:23:41,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49223:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48973_p3' generates 9 bits.
[2025-10-13 21:23:41,115] 49223 | assign sext_ln840_507_fu_24175_p1 = grp_fu_48973_p3;
[2025-10-13 21:23:41,115]       |                                   ^
[2025-10-13 21:23:41,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49225:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48982_p3' generates 9 bits.
[2025-10-13 21:23:41,115] 49225 | assign sext_ln840_508_fu_24178_p1 = grp_fu_48982_p3;
[2025-10-13 21:23:41,115]       |                                   ^
[2025-10-13 21:23:41,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49227:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,115] 49227 | assign sext_ln840_509_fu_27578_p1 = $signed(add_ln840_581_reg_64372);
[2025-10-13 21:23:41,115]       |                                   ^
[2025-10-13 21:23:41,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49229:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,115] 49229 | assign sext_ln840_50_fu_25889_p1 = $signed(add_ln840_57_reg_63552);
[2025-10-13 21:23:41,115]       |                                  ^
[2025-10-13 21:23:41,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49231:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48955_p3' generates 9 bits.
[2025-10-13 21:23:41,115] 49231 | assign sext_ln840_510_fu_24187_p1 = grp_fu_48955_p3;
[2025-10-13 21:23:41,115]       |                                   ^
[2025-10-13 21:23:41,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49233:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48964_p3' generates 9 bits.
[2025-10-13 21:23:41,115] 49233 | assign sext_ln840_511_fu_24190_p1 = grp_fu_48964_p3;
[2025-10-13 21:23:41,115]       |                                   ^
[2025-10-13 21:23:41,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49235:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,115] 49235 | assign sext_ln840_512_fu_27587_p1 = $signed(add_ln840_585_reg_64377);
[2025-10-13 21:23:41,115]       |                                   ^
[2025-10-13 21:23:41,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49237:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51395_p3' generates 9 bits.
[2025-10-13 21:23:41,115] 49237 | assign sext_ln840_513_fu_27590_p1 = grp_fu_51395_p3;
[2025-10-13 21:23:41,115]       |                                   ^
[2025-10-13 21:23:41,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49239:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51404_p3' generates 10 bits.
[2025-10-13 21:23:41,115] 49239 | assign sext_ln840_515_fu_27593_p1 = grp_fu_51404_p3;
[2025-10-13 21:23:41,115]       |                                   ^
[2025-10-13 21:23:41,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49241:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:23:41,115] 49241 | assign sext_ln840_516_fu_27602_p1 = $signed(add_ln840_589_fu_27596_p2);
[2025-10-13 21:23:41,115]       |                                   ^
[2025-10-13 21:23:41,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49243:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:23:41,115] 49243 | assign sext_ln840_517_fu_27612_p1 = $signed(add_ln840_590_fu_27606_p2);
[2025-10-13 21:23:41,115]       |                                   ^
[2025-10-13 21:23:41,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49245:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50296_p3' generates 9 bits.
[2025-10-13 21:23:41,115] 49245 | assign sext_ln840_51_fu_25892_p1 = grp_fu_50296_p3;
[2025-10-13 21:23:41,115]       |                                  ^
[2025-10-13 21:23:41,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49247:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51448_p3' generates 9 bits.
[2025-10-13 21:23:41,115] 49247 | assign sext_ln840_520_fu_27622_p1 = grp_fu_51448_p3;
[2025-10-13 21:23:41,115]       |                                   ^
[2025-10-13 21:23:41,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49249:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49018_p3' generates 9 bits.
[2025-10-13 21:23:41,115] 49249 | assign sext_ln840_521_fu_24227_p1 = grp_fu_49018_p3;
[2025-10-13 21:23:41,115]       |                                   ^
[2025-10-13 21:23:41,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49251:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49027_p3' generates 9 bits.
[2025-10-13 21:23:41,115] 49251 | assign sext_ln840_522_fu_24230_p1 = grp_fu_49027_p3;
[2025-10-13 21:23:41,115]       |                                   ^
[2025-10-13 21:23:41,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49253:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,115] 49253 | assign sext_ln840_523_fu_27630_p1 = $signed(add_ln840_597_reg_64397);
[2025-10-13 21:23:41,115]       |                                   ^
[2025-10-13 21:23:41,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49255:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49000_p3' generates 9 bits.
[2025-10-13 21:23:41,115] 49255 | assign sext_ln840_524_fu_24239_p1 = grp_fu_49000_p3;
[2025-10-13 21:23:41,115]       |                                   ^
[2025-10-13 21:23:41,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49257:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49009_p3' generates 9 bits.
[2025-10-13 21:23:41,115] 49257 | assign sext_ln840_525_fu_24242_p1 = grp_fu_49009_p3;
[2025-10-13 21:23:41,115]       |                                   ^
[2025-10-13 21:23:41,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49259:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,115] 49259 | assign sext_ln840_526_fu_27639_p1 = $signed(add_ln840_601_reg_64402);
[2025-10-13 21:23:41,115]       |                                   ^
[2025-10-13 21:23:41,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49261:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51430_p3' generates 9 bits.
[2025-10-13 21:23:41,115] 49261 | assign sext_ln840_527_fu_27642_p1 = grp_fu_51430_p3;
[2025-10-13 21:23:41,115]       |                                   ^
[2025-10-13 21:23:41,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49263:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51439_p3' generates 10 bits.
[2025-10-13 21:23:41,115] 49263 | assign sext_ln840_529_fu_27645_p1 = grp_fu_51439_p3;
[2025-10-13 21:23:41,115]       |                                   ^
[2025-10-13 21:23:41,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49265:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:23:41,115] 49265 | assign sext_ln840_530_fu_27654_p1 = $signed(add_ln840_605_fu_27648_p2);
[2025-10-13 21:23:41,115]       |                                   ^
[2025-10-13 21:23:41,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49267:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:23:41,115] 49267 | assign sext_ln840_531_fu_27664_p1 = $signed(add_ln840_606_fu_27658_p2);
[2025-10-13 21:23:41,115]       |                                   ^
[2025-10-13 21:23:41,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49269:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51483_p3' generates 9 bits.
[2025-10-13 21:23:41,115] 49269 | assign sext_ln840_534_fu_27674_p1 = grp_fu_51483_p3;
[2025-10-13 21:23:41,115]       |                                   ^
[2025-10-13 21:23:41,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49271:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49063_p3' generates 9 bits.
[2025-10-13 21:23:41,115] 49271 | assign sext_ln840_535_fu_24279_p1 = grp_fu_49063_p3;
[2025-10-13 21:23:41,115]       |                                   ^
[2025-10-13 21:23:41,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49273:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49072_p3' generates 9 bits.
[2025-10-13 21:23:41,115] 49273 | assign sext_ln840_536_fu_24282_p1 = grp_fu_49072_p3;
[2025-10-13 21:23:41,115]       |                                   ^
[2025-10-13 21:23:41,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49275:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,115] 49275 | assign sext_ln840_537_fu_27682_p1 = $signed(add_ln840_613_reg_64422);
[2025-10-13 21:23:41,115]       |                                   ^
[2025-10-13 21:23:41,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49277:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49045_p3' generates 9 bits.
[2025-10-13 21:23:41,115] 49277 | assign sext_ln840_538_fu_24291_p1 = grp_fu_49045_p3;
[2025-10-13 21:23:41,115]       |                                   ^
[2025-10-13 21:23:41,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49279:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49054_p3' generates 9 bits.
[2025-10-13 21:23:41,116] 49279 | assign sext_ln840_539_fu_24294_p1 = grp_fu_49054_p3;
[2025-10-13 21:23:41,116]       |                                   ^
[2025-10-13 21:23:41,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49281:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50305_p3' generates 10 bits.
[2025-10-13 21:23:41,116] 49281 | assign sext_ln840_53_fu_25895_p1 = grp_fu_50305_p3;
[2025-10-13 21:23:41,116]       |                                  ^
[2025-10-13 21:23:41,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49283:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,116] 49283 | assign sext_ln840_540_fu_27691_p1 = $signed(add_ln840_617_reg_64427);
[2025-10-13 21:23:41,116]       |                                   ^
[2025-10-13 21:23:41,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49285:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51465_p3' generates 9 bits.
[2025-10-13 21:23:41,116] 49285 | assign sext_ln840_541_fu_27694_p1 = grp_fu_51465_p3;
[2025-10-13 21:23:41,116]       |                                   ^
[2025-10-13 21:23:41,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49287:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51474_p3' generates 10 bits.
[2025-10-13 21:23:41,116] 49287 | assign sext_ln840_543_fu_27697_p1 = grp_fu_51474_p3;
[2025-10-13 21:23:41,116]       |                                   ^
[2025-10-13 21:23:41,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49289:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:23:41,116] 49289 | assign sext_ln840_544_fu_27706_p1 = $signed(add_ln840_621_fu_27700_p2);
[2025-10-13 21:23:41,116]       |                                   ^
[2025-10-13 21:23:41,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49291:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:23:41,116] 49291 | assign sext_ln840_545_fu_27716_p1 = $signed(add_ln840_622_fu_27710_p2);
[2025-10-13 21:23:41,116]       |                                   ^
[2025-10-13 21:23:41,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49293:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51518_p3' generates 9 bits.
[2025-10-13 21:23:41,116] 49293 | assign sext_ln840_548_fu_27726_p1 = grp_fu_51518_p3;
[2025-10-13 21:23:41,116]       |                                   ^
[2025-10-13 21:23:41,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49295:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49108_p3' generates 9 bits.
[2025-10-13 21:23:41,116] 49295 | assign sext_ln840_549_fu_24331_p1 = grp_fu_49108_p3;
[2025-10-13 21:23:41,116]       |                                   ^
[2025-10-13 21:23:41,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49297:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:23:41,116] 49297 | assign sext_ln840_54_fu_25904_p1 = $signed(add_ln840_61_fu_25898_p2);
[2025-10-13 21:23:41,116]       |                                  ^
[2025-10-13 21:23:41,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49299:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49117_p3' generates 9 bits.
[2025-10-13 21:23:41,116] 49299 | assign sext_ln840_550_fu_24334_p1 = grp_fu_49117_p3;
[2025-10-13 21:23:41,116]       |                                   ^
[2025-10-13 21:23:41,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49301:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,116] 49301 | assign sext_ln840_551_fu_27734_p1 = $signed(add_ln840_629_reg_64447);
[2025-10-13 21:23:41,116]       |                                   ^
[2025-10-13 21:23:41,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49303:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49090_p3' generates 9 bits.
[2025-10-13 21:23:41,116] 49303 | assign sext_ln840_552_fu_24343_p1 = grp_fu_49090_p3;
[2025-10-13 21:23:41,116]       |                                   ^
[2025-10-13 21:23:41,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49305:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49099_p3' generates 9 bits.
[2025-10-13 21:23:41,116] 49305 | assign sext_ln840_553_fu_24346_p1 = grp_fu_49099_p3;
[2025-10-13 21:23:41,116]       |                                   ^
[2025-10-13 21:23:41,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49307:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,116] 49307 | assign sext_ln840_554_fu_27743_p1 = $signed(add_ln840_633_reg_64452);
[2025-10-13 21:23:41,116]       |                                   ^
[2025-10-13 21:23:41,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49309:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51500_p3' generates 9 bits.
[2025-10-13 21:23:41,116] 49309 | assign sext_ln840_555_fu_27746_p1 = grp_fu_51500_p3;
[2025-10-13 21:23:41,116]       |                                   ^
[2025-10-13 21:23:41,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49311:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51509_p3' generates 10 bits.
[2025-10-13 21:23:41,116] 49311 | assign sext_ln840_557_fu_27749_p1 = grp_fu_51509_p3;
[2025-10-13 21:23:41,116]       |                                   ^
[2025-10-13 21:23:41,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49313:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:23:41,116] 49313 | assign sext_ln840_558_fu_27758_p1 = $signed(add_ln840_637_fu_27752_p2);
[2025-10-13 21:23:41,116]       |                                   ^
[2025-10-13 21:23:41,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49315:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:23:41,116] 49315 | assign sext_ln840_559_fu_27768_p1 = $signed(add_ln840_638_fu_27762_p2);
[2025-10-13 21:23:41,116]       |                                   ^
[2025-10-13 21:23:41,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49317:34: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:23:41,116] 49317 | assign sext_ln840_55_fu_25914_p1 = $signed(add_ln840_62_fu_25908_p2);
[2025-10-13 21:23:41,116]       |                                  ^
[2025-10-13 21:23:41,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49319:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51553_p3' generates 9 bits.
[2025-10-13 21:23:41,116] 49319 | assign sext_ln840_562_fu_27778_p1 = grp_fu_51553_p3;
[2025-10-13 21:23:41,116]       |                                   ^
[2025-10-13 21:23:41,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49321:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49153_p3' generates 9 bits.
[2025-10-13 21:23:41,116] 49321 | assign sext_ln840_563_fu_24383_p1 = grp_fu_49153_p3;
[2025-10-13 21:23:41,116]       |                                   ^
[2025-10-13 21:23:41,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49323:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49162_p3' generates 9 bits.
[2025-10-13 21:23:41,116] 49323 | assign sext_ln840_564_fu_24386_p1 = grp_fu_49162_p3;
[2025-10-13 21:23:41,116]       |                                   ^
[2025-10-13 21:23:41,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49325:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,116] 49325 | assign sext_ln840_565_fu_27786_p1 = $signed(add_ln840_645_reg_64472);
[2025-10-13 21:23:41,116]       |                                   ^
[2025-10-13 21:23:41,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49327:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49135_p3' generates 9 bits.
[2025-10-13 21:23:41,116] 49327 | assign sext_ln840_566_fu_24395_p1 = grp_fu_49135_p3;
[2025-10-13 21:23:41,116]       |                                   ^
[2025-10-13 21:23:41,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49329:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49144_p3' generates 9 bits.
[2025-10-13 21:23:41,116] 49329 | assign sext_ln840_567_fu_24398_p1 = grp_fu_49144_p3;
[2025-10-13 21:23:41,116]       |                                   ^
[2025-10-13 21:23:41,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49331:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,116] 49331 | assign sext_ln840_568_fu_27795_p1 = $signed(add_ln840_649_reg_64477);
[2025-10-13 21:23:41,116]       |                                   ^
[2025-10-13 21:23:41,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49333:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51535_p3' generates 9 bits.
[2025-10-13 21:23:41,116] 49333 | assign sext_ln840_569_fu_27798_p1 = grp_fu_51535_p3;
[2025-10-13 21:23:41,116]       |                                   ^
[2025-10-13 21:23:41,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49335:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51544_p3' generates 10 bits.
[2025-10-13 21:23:41,116] 49335 | assign sext_ln840_571_fu_27801_p1 = grp_fu_51544_p3;
[2025-10-13 21:23:41,116]       |                                   ^
[2025-10-13 21:23:41,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49337:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:23:41,116] 49337 | assign sext_ln840_572_fu_27810_p1 = $signed(add_ln840_653_fu_27804_p2);
[2025-10-13 21:23:41,116]       |                                   ^
[2025-10-13 21:23:41,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49339:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:23:41,116] 49339 | assign sext_ln840_573_fu_27820_p1 = $signed(add_ln840_654_fu_27814_p2);
[2025-10-13 21:23:41,116]       |                                   ^
[2025-10-13 21:23:41,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49341:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51588_p3' generates 9 bits.
[2025-10-13 21:23:41,116] 49341 | assign sext_ln840_576_fu_27830_p1 = grp_fu_51588_p3;
[2025-10-13 21:23:41,116]       |                                   ^
[2025-10-13 21:23:41,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49343:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49198_p3' generates 9 bits.
[2025-10-13 21:23:41,116] 49343 | assign sext_ln840_577_fu_24435_p1 = grp_fu_49198_p3;
[2025-10-13 21:23:41,116]       |                                   ^
[2025-10-13 21:23:41,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49345:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49207_p3' generates 9 bits.
[2025-10-13 21:23:41,116] 49345 | assign sext_ln840_578_fu_24438_p1 = grp_fu_49207_p3;
[2025-10-13 21:23:41,116]       |                                   ^
[2025-10-13 21:23:41,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49347:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,116] 49347 | assign sext_ln840_579_fu_27838_p1 = $signed(add_ln840_661_reg_64497);
[2025-10-13 21:23:41,116]       |                                   ^
[2025-10-13 21:23:41,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49349:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49180_p3' generates 9 bits.
[2025-10-13 21:23:41,116] 49349 | assign sext_ln840_580_fu_24447_p1 = grp_fu_49180_p3;
[2025-10-13 21:23:41,116]       |                                   ^
[2025-10-13 21:23:41,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49351:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49189_p3' generates 9 bits.
[2025-10-13 21:23:41,116] 49351 | assign sext_ln840_581_fu_24450_p1 = grp_fu_49189_p3;
[2025-10-13 21:23:41,116]       |                                   ^
[2025-10-13 21:23:41,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49353:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,116] 49353 | assign sext_ln840_582_fu_27847_p1 = $signed(add_ln840_665_reg_64502);
[2025-10-13 21:23:41,116]       |                                   ^
[2025-10-13 21:23:41,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49355:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51570_p3' generates 9 bits.
[2025-10-13 21:23:41,116] 49355 | assign sext_ln840_583_fu_27850_p1 = grp_fu_51570_p3;
[2025-10-13 21:23:41,116]       |                                   ^
[2025-10-13 21:23:41,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49357:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51579_p3' generates 10 bits.
[2025-10-13 21:23:41,116] 49357 | assign sext_ln840_585_fu_27853_p1 = grp_fu_51579_p3;
[2025-10-13 21:23:41,116]       |                                   ^
[2025-10-13 21:23:41,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49359:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:23:41,116] 49359 | assign sext_ln840_586_fu_27862_p1 = $signed(add_ln840_669_fu_27856_p2);
[2025-10-13 21:23:41,116]       |                                   ^
[2025-10-13 21:23:41,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49361:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:23:41,116] 49361 | assign sext_ln840_587_fu_27872_p1 = $signed(add_ln840_670_fu_27866_p2);
[2025-10-13 21:23:41,116]       |                                   ^
[2025-10-13 21:23:41,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49363:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51623_p3' generates 9 bits.
[2025-10-13 21:23:41,116] 49363 | assign sext_ln840_590_fu_27882_p1 = grp_fu_51623_p3;
[2025-10-13 21:23:41,116]       |                                   ^
[2025-10-13 21:23:41,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49365:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49243_p3' generates 9 bits.
[2025-10-13 21:23:41,116] 49365 | assign sext_ln840_591_fu_24487_p1 = grp_fu_49243_p3;
[2025-10-13 21:23:41,117]       |                                   ^
[2025-10-13 21:23:41,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49367:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49252_p3' generates 9 bits.
[2025-10-13 21:23:41,117] 49367 | assign sext_ln840_592_fu_24490_p1 = grp_fu_49252_p3;
[2025-10-13 21:23:41,117]       |                                   ^
[2025-10-13 21:23:41,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49369:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,117] 49369 | assign sext_ln840_593_fu_27890_p1 = $signed(add_ln840_677_reg_64522);
[2025-10-13 21:23:41,117]       |                                   ^
[2025-10-13 21:23:41,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49371:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49225_p3' generates 9 bits.
[2025-10-13 21:23:41,117] 49371 | assign sext_ln840_594_fu_24499_p1 = grp_fu_49225_p3;
[2025-10-13 21:23:41,117]       |                                   ^
[2025-10-13 21:23:41,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49373:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49234_p3' generates 9 bits.
[2025-10-13 21:23:41,117] 49373 | assign sext_ln840_595_fu_24502_p1 = grp_fu_49234_p3;
[2025-10-13 21:23:41,117]       |                                   ^
[2025-10-13 21:23:41,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49375:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,117] 49375 | assign sext_ln840_596_fu_27899_p1 = $signed(add_ln840_681_reg_64527);
[2025-10-13 21:23:41,117]       |                                   ^
[2025-10-13 21:23:41,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49377:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51605_p3' generates 9 bits.
[2025-10-13 21:23:41,117] 49377 | assign sext_ln840_597_fu_27902_p1 = grp_fu_51605_p3;
[2025-10-13 21:23:41,117]       |                                   ^
[2025-10-13 21:23:41,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49379:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51614_p3' generates 10 bits.
[2025-10-13 21:23:41,117] 49379 | assign sext_ln840_599_fu_27905_p1 = grp_fu_51614_p3;
[2025-10-13 21:23:41,117]       |                                   ^
[2025-10-13 21:23:41,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49381:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47479_p3' generates 9 bits.
[2025-10-13 21:23:41,117] 49381 | assign sext_ln840_59_fu_22556_p1 = grp_fu_47479_p3;
[2025-10-13 21:23:41,117]       |                                  ^
[2025-10-13 21:23:41,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49383:33: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,117] 49383 | assign sext_ln840_5_fu_25733_p1 = $signed(add_ln840_5_reg_63472);
[2025-10-13 21:23:41,117]       |                                 ^
[2025-10-13 21:23:41,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49385:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:23:41,117] 49385 | assign sext_ln840_600_fu_27914_p1 = $signed(add_ln840_685_fu_27908_p2);
[2025-10-13 21:23:41,117]       |                                   ^
[2025-10-13 21:23:41,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49387:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:23:41,117] 49387 | assign sext_ln840_601_fu_27924_p1 = $signed(add_ln840_686_fu_27918_p2);
[2025-10-13 21:23:41,117]       |                                   ^
[2025-10-13 21:23:41,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49389:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51658_p3' generates 9 bits.
[2025-10-13 21:23:41,117] 49389 | assign sext_ln840_604_fu_27934_p1 = grp_fu_51658_p3;
[2025-10-13 21:23:41,117]       |                                   ^
[2025-10-13 21:23:41,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49391:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49288_p3' generates 9 bits.
[2025-10-13 21:23:41,117] 49391 | assign sext_ln840_605_fu_24539_p1 = grp_fu_49288_p3;
[2025-10-13 21:23:41,117]       |                                   ^
[2025-10-13 21:23:41,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49393:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49297_p3' generates 9 bits.
[2025-10-13 21:23:41,117] 49393 | assign sext_ln840_606_fu_24542_p1 = grp_fu_49297_p3;
[2025-10-13 21:23:41,117]       |                                   ^
[2025-10-13 21:23:41,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49395:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,117] 49395 | assign sext_ln840_607_fu_27942_p1 = $signed(add_ln840_693_reg_64547);
[2025-10-13 21:23:41,117]       |                                   ^
[2025-10-13 21:23:41,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49397:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49270_p3' generates 9 bits.
[2025-10-13 21:23:41,117] 49397 | assign sext_ln840_608_fu_24551_p1 = grp_fu_49270_p3;
[2025-10-13 21:23:41,117]       |                                   ^
[2025-10-13 21:23:41,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49399:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49279_p3' generates 9 bits.
[2025-10-13 21:23:41,117] 49399 | assign sext_ln840_609_fu_24554_p1 = grp_fu_49279_p3;
[2025-10-13 21:23:41,117]       |                                   ^
[2025-10-13 21:23:41,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49401:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47488_p3' generates 9 bits.
[2025-10-13 21:23:41,117] 49401 | assign sext_ln840_60_fu_22559_p1 = grp_fu_47488_p3;
[2025-10-13 21:23:41,117]       |                                  ^
[2025-10-13 21:23:41,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49403:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,117] 49403 | assign sext_ln840_610_fu_27951_p1 = $signed(add_ln840_697_reg_64552);
[2025-10-13 21:23:41,117]       |                                   ^
[2025-10-13 21:23:41,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49405:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51640_p3' generates 9 bits.
[2025-10-13 21:23:41,117] 49405 | assign sext_ln840_611_fu_27954_p1 = grp_fu_51640_p3;
[2025-10-13 21:23:41,117]       |                                   ^
[2025-10-13 21:23:41,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49407:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51649_p3' generates 10 bits.
[2025-10-13 21:23:41,117] 49407 | assign sext_ln840_613_fu_27957_p1 = grp_fu_51649_p3;
[2025-10-13 21:23:41,117]       |                                   ^
[2025-10-13 21:23:41,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49409:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:23:41,117] 49409 | assign sext_ln840_614_fu_27966_p1 = $signed(add_ln840_701_fu_27960_p2);
[2025-10-13 21:23:41,117]       |                                   ^
[2025-10-13 21:23:41,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49411:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:23:41,117] 49411 | assign sext_ln840_615_fu_27976_p1 = $signed(add_ln840_702_fu_27970_p2);
[2025-10-13 21:23:41,117]       |                                   ^
[2025-10-13 21:23:41,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49413:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51693_p3' generates 9 bits.
[2025-10-13 21:23:41,117] 49413 | assign sext_ln840_618_fu_27986_p1 = grp_fu_51693_p3;
[2025-10-13 21:23:41,117]       |                                   ^
[2025-10-13 21:23:41,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49415:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49333_p3' generates 9 bits.
[2025-10-13 21:23:41,117] 49415 | assign sext_ln840_619_fu_24591_p1 = grp_fu_49333_p3;
[2025-10-13 21:23:41,117]       |                                   ^
[2025-10-13 21:23:41,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49417:34: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,117] 49417 | assign sext_ln840_61_fu_25929_p1 = $signed(add_ln840_69_reg_63572);
[2025-10-13 21:23:41,117]       |                                  ^
[2025-10-13 21:23:41,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49419:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49342_p3' generates 9 bits.
[2025-10-13 21:23:41,117] 49419 | assign sext_ln840_620_fu_24594_p1 = grp_fu_49342_p3;
[2025-10-13 21:23:41,117]       |                                   ^
[2025-10-13 21:23:41,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49421:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,117] 49421 | assign sext_ln840_621_fu_27994_p1 = $signed(add_ln840_709_reg_64572);
[2025-10-13 21:23:41,117]       |                                   ^
[2025-10-13 21:23:41,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49423:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49315_p3' generates 9 bits.
[2025-10-13 21:23:41,117] 49423 | assign sext_ln840_622_fu_24603_p1 = grp_fu_49315_p3;
[2025-10-13 21:23:41,117]       |                                   ^
[2025-10-13 21:23:41,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49425:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49324_p3' generates 9 bits.
[2025-10-13 21:23:41,117] 49425 | assign sext_ln840_623_fu_24606_p1 = grp_fu_49324_p3;
[2025-10-13 21:23:41,117]       |                                   ^
[2025-10-13 21:23:41,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49427:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,117] 49427 | assign sext_ln840_624_fu_28003_p1 = $signed(add_ln840_713_reg_64577);
[2025-10-13 21:23:41,117]       |                                   ^
[2025-10-13 21:23:41,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49429:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51675_p3' generates 9 bits.
[2025-10-13 21:23:41,117] 49429 | assign sext_ln840_625_fu_28006_p1 = grp_fu_51675_p3;
[2025-10-13 21:23:41,117]       |                                   ^
[2025-10-13 21:23:41,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49431:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51684_p3' generates 10 bits.
[2025-10-13 21:23:41,117] 49431 | assign sext_ln840_627_fu_28009_p1 = grp_fu_51684_p3;
[2025-10-13 21:23:41,117]       |                                   ^
[2025-10-13 21:23:41,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49433:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:23:41,117] 49433 | assign sext_ln840_628_fu_28018_p1 = $signed(add_ln840_717_fu_28012_p2);
[2025-10-13 21:23:41,117]       |                                   ^
[2025-10-13 21:23:41,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49435:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:23:41,117] 49435 | assign sext_ln840_629_fu_28028_p1 = $signed(add_ln840_718_fu_28022_p2);
[2025-10-13 21:23:41,117]       |                                   ^
[2025-10-13 21:23:41,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49437:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47461_p3' generates 9 bits.
[2025-10-13 21:23:41,117] 49437 | assign sext_ln840_62_fu_22568_p1 = grp_fu_47461_p3;
[2025-10-13 21:23:41,117]       |                                  ^
[2025-10-13 21:23:41,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49439:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51728_p3' generates 9 bits.
[2025-10-13 21:23:41,117] 49439 | assign sext_ln840_632_fu_28038_p1 = grp_fu_51728_p3;
[2025-10-13 21:23:41,117]       |                                   ^
[2025-10-13 21:23:41,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49441:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49378_p3' generates 9 bits.
[2025-10-13 21:23:41,117] 49441 | assign sext_ln840_633_fu_24643_p1 = grp_fu_49378_p3;
[2025-10-13 21:23:41,117]       |                                   ^
[2025-10-13 21:23:41,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49443:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49387_p3' generates 9 bits.
[2025-10-13 21:23:41,117] 49443 | assign sext_ln840_634_fu_24646_p1 = grp_fu_49387_p3;
[2025-10-13 21:23:41,117]       |                                   ^
[2025-10-13 21:23:41,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49445:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,117] 49445 | assign sext_ln840_635_fu_28046_p1 = $signed(add_ln840_725_reg_64597);
[2025-10-13 21:23:41,117]       |                                   ^
[2025-10-13 21:23:41,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49447:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49360_p3' generates 9 bits.
[2025-10-13 21:23:41,117] 49447 | assign sext_ln840_636_fu_24655_p1 = grp_fu_49360_p3;
[2025-10-13 21:23:41,117]       |                                   ^
[2025-10-13 21:23:41,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49449:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49369_p3' generates 9 bits.
[2025-10-13 21:23:41,117] 49449 | assign sext_ln840_637_fu_24658_p1 = grp_fu_49369_p3;
[2025-10-13 21:23:41,117]       |                                   ^
[2025-10-13 21:23:41,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49451:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,117] 49451 | assign sext_ln840_638_fu_28055_p1 = $signed(add_ln840_729_reg_64602);
[2025-10-13 21:23:41,117]       |                                   ^
[2025-10-13 21:23:41,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49453:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51710_p3' generates 9 bits.
[2025-10-13 21:23:41,117] 49453 | assign sext_ln840_639_fu_28058_p1 = grp_fu_51710_p3;
[2025-10-13 21:23:41,117]       |                                   ^
[2025-10-13 21:23:41,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49455:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47470_p3' generates 9 bits.
[2025-10-13 21:23:41,118] 49455 | assign sext_ln840_63_fu_22571_p1 = grp_fu_47470_p3;
[2025-10-13 21:23:41,118]       |                                  ^
[2025-10-13 21:23:41,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49457:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51719_p3' generates 10 bits.
[2025-10-13 21:23:41,118] 49457 | assign sext_ln840_641_fu_28061_p1 = grp_fu_51719_p3;
[2025-10-13 21:23:41,118]       |                                   ^
[2025-10-13 21:23:41,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49459:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:23:41,118] 49459 | assign sext_ln840_642_fu_28070_p1 = $signed(add_ln840_733_fu_28064_p2);
[2025-10-13 21:23:41,118]       |                                   ^
[2025-10-13 21:23:41,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49461:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:23:41,118] 49461 | assign sext_ln840_643_fu_28080_p1 = $signed(add_ln840_734_fu_28074_p2);
[2025-10-13 21:23:41,118]       |                                   ^
[2025-10-13 21:23:41,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49463:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51763_p3' generates 9 bits.
[2025-10-13 21:23:41,118] 49463 | assign sext_ln840_646_fu_28090_p1 = grp_fu_51763_p3;
[2025-10-13 21:23:41,118]       |                                   ^
[2025-10-13 21:23:41,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49465:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49423_p3' generates 9 bits.
[2025-10-13 21:23:41,118] 49465 | assign sext_ln840_647_fu_24695_p1 = grp_fu_49423_p3;
[2025-10-13 21:23:41,118]       |                                   ^
[2025-10-13 21:23:41,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49467:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49432_p3' generates 9 bits.
[2025-10-13 21:23:41,118] 49467 | assign sext_ln840_648_fu_24698_p1 = grp_fu_49432_p3;
[2025-10-13 21:23:41,118]       |                                   ^
[2025-10-13 21:23:41,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49469:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,118] 49469 | assign sext_ln840_649_fu_28098_p1 = $signed(add_ln840_741_reg_64622);
[2025-10-13 21:23:41,118]       |                                   ^
[2025-10-13 21:23:41,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49471:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,118] 49471 | assign sext_ln840_64_fu_25938_p1 = $signed(add_ln840_73_reg_63577);
[2025-10-13 21:23:41,118]       |                                  ^
[2025-10-13 21:23:41,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49473:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49405_p3' generates 9 bits.
[2025-10-13 21:23:41,118] 49473 | assign sext_ln840_650_fu_24707_p1 = grp_fu_49405_p3;
[2025-10-13 21:23:41,118]       |                                   ^
[2025-10-13 21:23:41,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49475:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49414_p3' generates 9 bits.
[2025-10-13 21:23:41,118] 49475 | assign sext_ln840_651_fu_24710_p1 = grp_fu_49414_p3;
[2025-10-13 21:23:41,118]       |                                   ^
[2025-10-13 21:23:41,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49477:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,118] 49477 | assign sext_ln840_652_fu_28107_p1 = $signed(add_ln840_745_reg_64627);
[2025-10-13 21:23:41,118]       |                                   ^
[2025-10-13 21:23:41,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49479:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51745_p3' generates 9 bits.
[2025-10-13 21:23:41,118] 49479 | assign sext_ln840_653_fu_28110_p1 = grp_fu_51745_p3;
[2025-10-13 21:23:41,118]       |                                   ^
[2025-10-13 21:23:41,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49481:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51754_p3' generates 10 bits.
[2025-10-13 21:23:41,118] 49481 | assign sext_ln840_655_fu_28113_p1 = grp_fu_51754_p3;
[2025-10-13 21:23:41,118]       |                                   ^
[2025-10-13 21:23:41,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49483:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:23:41,118] 49483 | assign sext_ln840_656_fu_28122_p1 = $signed(add_ln840_749_fu_28116_p2);
[2025-10-13 21:23:41,118]       |                                   ^
[2025-10-13 21:23:41,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49485:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:23:41,118] 49485 | assign sext_ln840_657_fu_28132_p1 = $signed(add_ln840_750_fu_28126_p2);
[2025-10-13 21:23:41,118]       |                                   ^
[2025-10-13 21:23:41,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49487:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50323_p3' generates 9 bits.
[2025-10-13 21:23:41,118] 49487 | assign sext_ln840_65_fu_25941_p1 = grp_fu_50323_p3;
[2025-10-13 21:23:41,118]       |                                  ^
[2025-10-13 21:23:41,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49489:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51798_p3' generates 9 bits.
[2025-10-13 21:23:41,118] 49489 | assign sext_ln840_660_fu_28142_p1 = grp_fu_51798_p3;
[2025-10-13 21:23:41,118]       |                                   ^
[2025-10-13 21:23:41,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49491:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49468_p3' generates 9 bits.
[2025-10-13 21:23:41,118] 49491 | assign sext_ln840_661_fu_24747_p1 = grp_fu_49468_p3;
[2025-10-13 21:23:41,118]       |                                   ^
[2025-10-13 21:23:41,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49493:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49477_p3' generates 9 bits.
[2025-10-13 21:23:41,118] 49493 | assign sext_ln840_662_fu_24750_p1 = grp_fu_49477_p3;
[2025-10-13 21:23:41,118]       |                                   ^
[2025-10-13 21:23:41,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49495:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,118] 49495 | assign sext_ln840_663_fu_28150_p1 = $signed(add_ln840_757_reg_64647);
[2025-10-13 21:23:41,118]       |                                   ^
[2025-10-13 21:23:41,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49497:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49450_p3' generates 9 bits.
[2025-10-13 21:23:41,118] 49497 | assign sext_ln840_664_fu_24759_p1 = grp_fu_49450_p3;
[2025-10-13 21:23:41,118]       |                                   ^
[2025-10-13 21:23:41,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49499:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49459_p3' generates 9 bits.
[2025-10-13 21:23:41,118] 49499 | assign sext_ln840_665_fu_24762_p1 = grp_fu_49459_p3;
[2025-10-13 21:23:41,118]       |                                   ^
[2025-10-13 21:23:41,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49501:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,118] 49501 | assign sext_ln840_666_fu_28159_p1 = $signed(add_ln840_761_reg_64652);
[2025-10-13 21:23:41,118]       |                                   ^
[2025-10-13 21:23:41,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49503:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51780_p3' generates 9 bits.
[2025-10-13 21:23:41,118] 49503 | assign sext_ln840_667_fu_28162_p1 = grp_fu_51780_p3;
[2025-10-13 21:23:41,118]       |                                   ^
[2025-10-13 21:23:41,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49505:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51789_p3' generates 10 bits.
[2025-10-13 21:23:41,118] 49505 | assign sext_ln840_669_fu_28165_p1 = grp_fu_51789_p3;
[2025-10-13 21:23:41,118]       |                                   ^
[2025-10-13 21:23:41,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49507:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:23:41,118] 49507 | assign sext_ln840_670_fu_28174_p1 = $signed(add_ln840_765_fu_28168_p2);
[2025-10-13 21:23:41,118]       |                                   ^
[2025-10-13 21:23:41,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49509:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:23:41,118] 49509 | assign sext_ln840_671_fu_28184_p1 = $signed(add_ln840_766_fu_28178_p2);
[2025-10-13 21:23:41,118]       |                                   ^
[2025-10-13 21:23:41,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49511:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51833_p3' generates 9 bits.
[2025-10-13 21:23:41,118] 49511 | assign sext_ln840_674_fu_28194_p1 = grp_fu_51833_p3;
[2025-10-13 21:23:41,118]       |                                   ^
[2025-10-13 21:23:41,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49513:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49513_p3' generates 9 bits.
[2025-10-13 21:23:41,118] 49513 | assign sext_ln840_675_fu_24799_p1 = grp_fu_49513_p3;
[2025-10-13 21:23:41,118]       |                                   ^
[2025-10-13 21:23:41,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49515:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49522_p3' generates 9 bits.
[2025-10-13 21:23:41,118] 49515 | assign sext_ln840_676_fu_24802_p1 = grp_fu_49522_p3;
[2025-10-13 21:23:41,118]       |                                   ^
[2025-10-13 21:23:41,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49517:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,118] 49517 | assign sext_ln840_677_fu_28202_p1 = $signed(add_ln840_773_reg_64672);
[2025-10-13 21:23:41,118]       |                                   ^
[2025-10-13 21:23:41,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49519:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49495_p3' generates 9 bits.
[2025-10-13 21:23:41,118] 49519 | assign sext_ln840_678_fu_24811_p1 = grp_fu_49495_p3;
[2025-10-13 21:23:41,118]       |                                   ^
[2025-10-13 21:23:41,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49521:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49504_p3' generates 9 bits.
[2025-10-13 21:23:41,118] 49521 | assign sext_ln840_679_fu_24814_p1 = grp_fu_49504_p3;
[2025-10-13 21:23:41,118]       |                                   ^
[2025-10-13 21:23:41,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49523:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50332_p3' generates 10 bits.
[2025-10-13 21:23:41,118] 49523 | assign sext_ln840_67_fu_25944_p1 = grp_fu_50332_p3;
[2025-10-13 21:23:41,118]       |                                  ^
[2025-10-13 21:23:41,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49525:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,118] 49525 | assign sext_ln840_680_fu_28211_p1 = $signed(add_ln840_777_reg_64677);
[2025-10-13 21:23:41,118]       |                                   ^
[2025-10-13 21:23:41,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49527:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51815_p3' generates 9 bits.
[2025-10-13 21:23:41,118] 49527 | assign sext_ln840_681_fu_28214_p1 = grp_fu_51815_p3;
[2025-10-13 21:23:41,118]       |                                   ^
[2025-10-13 21:23:41,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49529:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51824_p3' generates 10 bits.
[2025-10-13 21:23:41,118] 49529 | assign sext_ln840_683_fu_28217_p1 = grp_fu_51824_p3;
[2025-10-13 21:23:41,118]       |                                   ^
[2025-10-13 21:23:41,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49531:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:23:41,118] 49531 | assign sext_ln840_684_fu_28226_p1 = $signed(add_ln840_781_fu_28220_p2);
[2025-10-13 21:23:41,118]       |                                   ^
[2025-10-13 21:23:41,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49533:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:23:41,118] 49533 | assign sext_ln840_685_fu_28236_p1 = $signed(add_ln840_782_fu_28230_p2);
[2025-10-13 21:23:41,118]       |                                   ^
[2025-10-13 21:23:41,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49535:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51868_p3' generates 9 bits.
[2025-10-13 21:23:41,118] 49535 | assign sext_ln840_688_fu_28246_p1 = grp_fu_51868_p3;
[2025-10-13 21:23:41,118]       |                                   ^
[2025-10-13 21:23:41,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49537:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49558_p3' generates 9 bits.
[2025-10-13 21:23:41,118] 49537 | assign sext_ln840_689_fu_24851_p1 = grp_fu_49558_p3;
[2025-10-13 21:23:41,118]       |                                   ^
[2025-10-13 21:23:41,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49539:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:23:41,118] 49539 | assign sext_ln840_68_fu_25953_p1 = $signed(add_ln840_77_fu_25947_p2);
[2025-10-13 21:23:41,118]       |                                  ^
[2025-10-13 21:23:41,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49541:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49567_p3' generates 9 bits.
[2025-10-13 21:23:41,119] 49541 | assign sext_ln840_690_fu_24854_p1 = grp_fu_49567_p3;
[2025-10-13 21:23:41,119]       |                                   ^
[2025-10-13 21:23:41,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49543:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,119] 49543 | assign sext_ln840_691_fu_28254_p1 = $signed(add_ln840_789_reg_64697);
[2025-10-13 21:23:41,119]       |                                   ^
[2025-10-13 21:23:41,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49545:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49540_p3' generates 9 bits.
[2025-10-13 21:23:41,119] 49545 | assign sext_ln840_692_fu_24863_p1 = grp_fu_49540_p3;
[2025-10-13 21:23:41,119]       |                                   ^
[2025-10-13 21:23:41,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49547:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49549_p3' generates 9 bits.
[2025-10-13 21:23:41,119] 49547 | assign sext_ln840_693_fu_24866_p1 = grp_fu_49549_p3;
[2025-10-13 21:23:41,119]       |                                   ^
[2025-10-13 21:23:41,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49549:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,119] 49549 | assign sext_ln840_694_fu_28263_p1 = $signed(add_ln840_793_reg_64702);
[2025-10-13 21:23:41,119]       |                                   ^
[2025-10-13 21:23:41,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49551:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51850_p3' generates 9 bits.
[2025-10-13 21:23:41,119] 49551 | assign sext_ln840_695_fu_28266_p1 = grp_fu_51850_p3;
[2025-10-13 21:23:41,119]       |                                   ^
[2025-10-13 21:23:41,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49553:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51859_p3' generates 10 bits.
[2025-10-13 21:23:41,119] 49553 | assign sext_ln840_697_fu_28269_p1 = grp_fu_51859_p3;
[2025-10-13 21:23:41,119]       |                                   ^
[2025-10-13 21:23:41,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49555:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:23:41,119] 49555 | assign sext_ln840_698_fu_28278_p1 = $signed(add_ln840_797_fu_28272_p2);
[2025-10-13 21:23:41,119]       |                                   ^
[2025-10-13 21:23:41,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49557:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:23:41,119] 49557 | assign sext_ln840_699_fu_28288_p1 = $signed(add_ln840_798_fu_28282_p2);
[2025-10-13 21:23:41,119]       |                                   ^
[2025-10-13 21:23:41,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49559:34: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:23:41,119] 49559 | assign sext_ln840_69_fu_25963_p1 = $signed(add_ln840_78_fu_25957_p2);
[2025-10-13 21:23:41,119]       |                                  ^
[2025-10-13 21:23:41,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49561:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47245_p3' generates 9 bits.
[2025-10-13 21:23:41,119] 49561 | assign sext_ln840_6_fu_22396_p1 = grp_fu_47245_p3;
[2025-10-13 21:23:41,119]       |                                 ^
[2025-10-13 21:23:41,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49563:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51903_p3' generates 9 bits.
[2025-10-13 21:23:41,119] 49563 | assign sext_ln840_702_fu_28298_p1 = grp_fu_51903_p3;
[2025-10-13 21:23:41,119]       |                                   ^
[2025-10-13 21:23:41,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49565:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49603_p3' generates 9 bits.
[2025-10-13 21:23:41,119] 49565 | assign sext_ln840_703_fu_24903_p1 = grp_fu_49603_p3;
[2025-10-13 21:23:41,119]       |                                   ^
[2025-10-13 21:23:41,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49567:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49612_p3' generates 9 bits.
[2025-10-13 21:23:41,119] 49567 | assign sext_ln840_704_fu_24906_p1 = grp_fu_49612_p3;
[2025-10-13 21:23:41,119]       |                                   ^
[2025-10-13 21:23:41,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49569:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,119] 49569 | assign sext_ln840_705_fu_28306_p1 = $signed(add_ln840_805_reg_64722);
[2025-10-13 21:23:41,119]       |                                   ^
[2025-10-13 21:23:41,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49571:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49585_p3' generates 9 bits.
[2025-10-13 21:23:41,119] 49571 | assign sext_ln840_706_fu_24915_p1 = grp_fu_49585_p3;
[2025-10-13 21:23:41,119]       |                                   ^
[2025-10-13 21:23:41,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49573:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49594_p3' generates 9 bits.
[2025-10-13 21:23:41,119] 49573 | assign sext_ln840_707_fu_24918_p1 = grp_fu_49594_p3;
[2025-10-13 21:23:41,119]       |                                   ^
[2025-10-13 21:23:41,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49575:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,119] 49575 | assign sext_ln840_708_fu_28315_p1 = $signed(add_ln840_809_reg_64727);
[2025-10-13 21:23:41,119]       |                                   ^
[2025-10-13 21:23:41,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49577:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51885_p3' generates 9 bits.
[2025-10-13 21:23:41,119] 49577 | assign sext_ln840_709_fu_28318_p1 = grp_fu_51885_p3;
[2025-10-13 21:23:41,119]       |                                   ^
[2025-10-13 21:23:41,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49579:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51894_p3' generates 10 bits.
[2025-10-13 21:23:41,119] 49579 | assign sext_ln840_711_fu_28321_p1 = grp_fu_51894_p3;
[2025-10-13 21:23:41,119]       |                                   ^
[2025-10-13 21:23:41,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49581:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:23:41,119] 49581 | assign sext_ln840_712_fu_28330_p1 = $signed(add_ln840_813_fu_28324_p2);
[2025-10-13 21:23:41,119]       |                                   ^
[2025-10-13 21:23:41,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49583:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:23:41,119] 49583 | assign sext_ln840_713_fu_28340_p1 = $signed(add_ln840_814_fu_28334_p2);
[2025-10-13 21:23:41,119]       |                                   ^
[2025-10-13 21:23:41,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49585:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51938_p3' generates 9 bits.
[2025-10-13 21:23:41,119] 49585 | assign sext_ln840_716_fu_28350_p1 = grp_fu_51938_p3;
[2025-10-13 21:23:41,119]       |                                   ^
[2025-10-13 21:23:41,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49587:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49648_p3' generates 9 bits.
[2025-10-13 21:23:41,119] 49587 | assign sext_ln840_717_fu_24955_p1 = grp_fu_49648_p3;
[2025-10-13 21:23:41,119]       |                                   ^
[2025-10-13 21:23:41,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49589:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49657_p3' generates 9 bits.
[2025-10-13 21:23:41,119] 49589 | assign sext_ln840_718_fu_24958_p1 = grp_fu_49657_p3;
[2025-10-13 21:23:41,119]       |                                   ^
[2025-10-13 21:23:41,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49591:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,119] 49591 | assign sext_ln840_719_fu_28358_p1 = $signed(add_ln840_821_reg_64747);
[2025-10-13 21:23:41,119]       |                                   ^
[2025-10-13 21:23:41,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49593:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49630_p3' generates 9 bits.
[2025-10-13 21:23:41,119] 49593 | assign sext_ln840_720_fu_24967_p1 = grp_fu_49630_p3;
[2025-10-13 21:23:41,119]       |                                   ^
[2025-10-13 21:23:41,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49595:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49639_p3' generates 9 bits.
[2025-10-13 21:23:41,119] 49595 | assign sext_ln840_721_fu_24970_p1 = grp_fu_49639_p3;
[2025-10-13 21:23:41,119]       |                                   ^
[2025-10-13 21:23:41,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49597:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,119] 49597 | assign sext_ln840_722_fu_28367_p1 = $signed(add_ln840_825_reg_64752);
[2025-10-13 21:23:41,119]       |                                   ^
[2025-10-13 21:23:41,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49599:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51920_p3' generates 9 bits.
[2025-10-13 21:23:41,119] 49599 | assign sext_ln840_723_fu_28370_p1 = grp_fu_51920_p3;
[2025-10-13 21:23:41,119]       |                                   ^
[2025-10-13 21:23:41,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49601:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51929_p3' generates 10 bits.
[2025-10-13 21:23:41,119] 49601 | assign sext_ln840_725_fu_28373_p1 = grp_fu_51929_p3;
[2025-10-13 21:23:41,119]       |                                   ^
[2025-10-13 21:23:41,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49603:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:23:41,119] 49603 | assign sext_ln840_726_fu_28382_p1 = $signed(add_ln840_829_fu_28376_p2);
[2025-10-13 21:23:41,119]       |                                   ^
[2025-10-13 21:23:41,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49605:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:23:41,119] 49605 | assign sext_ln840_727_fu_28392_p1 = $signed(add_ln840_830_fu_28386_p2);
[2025-10-13 21:23:41,119]       |                                   ^
[2025-10-13 21:23:41,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49607:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51973_p3' generates 9 bits.
[2025-10-13 21:23:41,119] 49607 | assign sext_ln840_730_fu_28402_p1 = grp_fu_51973_p3;
[2025-10-13 21:23:41,119]       |                                   ^
[2025-10-13 21:23:41,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49609:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49693_p3' generates 9 bits.
[2025-10-13 21:23:41,119] 49609 | assign sext_ln840_731_fu_25007_p1 = grp_fu_49693_p3;
[2025-10-13 21:23:41,119]       |                                   ^
[2025-10-13 21:23:41,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49611:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49702_p3' generates 9 bits.
[2025-10-13 21:23:41,119] 49611 | assign sext_ln840_732_fu_25010_p1 = grp_fu_49702_p3;
[2025-10-13 21:23:41,119]       |                                   ^
[2025-10-13 21:23:41,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49613:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,119] 49613 | assign sext_ln840_733_fu_28410_p1 = $signed(add_ln840_837_reg_64772);
[2025-10-13 21:23:41,119]       |                                   ^
[2025-10-13 21:23:41,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49615:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49675_p3' generates 9 bits.
[2025-10-13 21:23:41,119] 49615 | assign sext_ln840_734_fu_25019_p1 = grp_fu_49675_p3;
[2025-10-13 21:23:41,119]       |                                   ^
[2025-10-13 21:23:41,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49617:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49684_p3' generates 9 bits.
[2025-10-13 21:23:41,119] 49617 | assign sext_ln840_735_fu_25022_p1 = grp_fu_49684_p3;
[2025-10-13 21:23:41,119]       |                                   ^
[2025-10-13 21:23:41,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49619:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,119] 49619 | assign sext_ln840_736_fu_28419_p1 = $signed(add_ln840_841_reg_64777);
[2025-10-13 21:23:41,119]       |                                   ^
[2025-10-13 21:23:41,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49621:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51955_p3' generates 9 bits.
[2025-10-13 21:23:41,119] 49621 | assign sext_ln840_737_fu_28422_p1 = grp_fu_51955_p3;
[2025-10-13 21:23:41,119]       |                                   ^
[2025-10-13 21:23:41,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49623:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51964_p3' generates 10 bits.
[2025-10-13 21:23:41,120] 49623 | assign sext_ln840_739_fu_28425_p1 = grp_fu_51964_p3;
[2025-10-13 21:23:41,120]       |                                   ^
[2025-10-13 21:23:41,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49625:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47533_p3' generates 9 bits.
[2025-10-13 21:23:41,120] 49625 | assign sext_ln840_73_fu_22599_p1 = grp_fu_47533_p3;
[2025-10-13 21:23:41,120]       |                                  ^
[2025-10-13 21:23:41,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49627:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:23:41,120] 49627 | assign sext_ln840_740_fu_28434_p1 = $signed(add_ln840_845_fu_28428_p2);
[2025-10-13 21:23:41,120]       |                                   ^
[2025-10-13 21:23:41,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49629:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:23:41,120] 49629 | assign sext_ln840_741_fu_28444_p1 = $signed(add_ln840_846_fu_28438_p2);
[2025-10-13 21:23:41,120]       |                                   ^
[2025-10-13 21:23:41,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49631:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52008_p3' generates 9 bits.
[2025-10-13 21:23:41,120] 49631 | assign sext_ln840_744_fu_28454_p1 = grp_fu_52008_p3;
[2025-10-13 21:23:41,120]       |                                   ^
[2025-10-13 21:23:41,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49633:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49738_p3' generates 9 bits.
[2025-10-13 21:23:41,120] 49633 | assign sext_ln840_745_fu_25059_p1 = grp_fu_49738_p3;
[2025-10-13 21:23:41,120]       |                                   ^
[2025-10-13 21:23:41,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49635:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49747_p3' generates 9 bits.
[2025-10-13 21:23:41,120] 49635 | assign sext_ln840_746_fu_25062_p1 = grp_fu_49747_p3;
[2025-10-13 21:23:41,120]       |                                   ^
[2025-10-13 21:23:41,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49637:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,120] 49637 | assign sext_ln840_747_fu_28462_p1 = $signed(add_ln840_853_reg_64797);
[2025-10-13 21:23:41,120]       |                                   ^
[2025-10-13 21:23:41,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49639:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49720_p3' generates 9 bits.
[2025-10-13 21:23:41,120] 49639 | assign sext_ln840_748_fu_25071_p1 = grp_fu_49720_p3;
[2025-10-13 21:23:41,120]       |                                   ^
[2025-10-13 21:23:41,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49641:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49729_p3' generates 9 bits.
[2025-10-13 21:23:41,120] 49641 | assign sext_ln840_749_fu_25074_p1 = grp_fu_49729_p3;
[2025-10-13 21:23:41,120]       |                                   ^
[2025-10-13 21:23:41,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49643:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47542_p3' generates 9 bits.
[2025-10-13 21:23:41,120] 49643 | assign sext_ln840_74_fu_22602_p1 = grp_fu_47542_p3;
[2025-10-13 21:23:41,120]       |                                  ^
[2025-10-13 21:23:41,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49645:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,120] 49645 | assign sext_ln840_750_fu_28471_p1 = $signed(add_ln840_857_reg_64802);
[2025-10-13 21:23:41,120]       |                                   ^
[2025-10-13 21:23:41,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49647:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51990_p3' generates 9 bits.
[2025-10-13 21:23:41,120] 49647 | assign sext_ln840_751_fu_28474_p1 = grp_fu_51990_p3;
[2025-10-13 21:23:41,120]       |                                   ^
[2025-10-13 21:23:41,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49649:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51999_p3' generates 10 bits.
[2025-10-13 21:23:41,120] 49649 | assign sext_ln840_753_fu_28477_p1 = grp_fu_51999_p3;
[2025-10-13 21:23:41,120]       |                                   ^
[2025-10-13 21:23:41,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49651:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:23:41,120] 49651 | assign sext_ln840_754_fu_28486_p1 = $signed(add_ln840_861_fu_28480_p2);
[2025-10-13 21:23:41,120]       |                                   ^
[2025-10-13 21:23:41,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49653:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:23:41,120] 49653 | assign sext_ln840_755_fu_28496_p1 = $signed(add_ln840_862_fu_28490_p2);
[2025-10-13 21:23:41,120]       |                                   ^
[2025-10-13 21:23:41,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49655:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52043_p3' generates 9 bits.
[2025-10-13 21:23:41,120] 49655 | assign sext_ln840_758_fu_28506_p1 = grp_fu_52043_p3;
[2025-10-13 21:23:41,120]       |                                   ^
[2025-10-13 21:23:41,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49657:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49783_p3' generates 9 bits.
[2025-10-13 21:23:41,120] 49657 | assign sext_ln840_759_fu_25111_p1 = grp_fu_49783_p3;
[2025-10-13 21:23:41,120]       |                                   ^
[2025-10-13 21:23:41,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49659:34: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,120] 49659 | assign sext_ln840_75_fu_25978_p1 = $signed(add_ln840_85_reg_63597);
[2025-10-13 21:23:41,120]       |                                  ^
[2025-10-13 21:23:41,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49661:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49792_p3' generates 9 bits.
[2025-10-13 21:23:41,120] 49661 | assign sext_ln840_760_fu_25114_p1 = grp_fu_49792_p3;
[2025-10-13 21:23:41,120]       |                                   ^
[2025-10-13 21:23:41,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49663:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,120] 49663 | assign sext_ln840_761_fu_28514_p1 = $signed(add_ln840_869_reg_64822);
[2025-10-13 21:23:41,120]       |                                   ^
[2025-10-13 21:23:41,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49665:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49765_p3' generates 9 bits.
[2025-10-13 21:23:41,120] 49665 | assign sext_ln840_762_fu_25123_p1 = grp_fu_49765_p3;
[2025-10-13 21:23:41,120]       |                                   ^
[2025-10-13 21:23:41,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49667:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49774_p3' generates 9 bits.
[2025-10-13 21:23:41,120] 49667 | assign sext_ln840_763_fu_25126_p1 = grp_fu_49774_p3;
[2025-10-13 21:23:41,120]       |                                   ^
[2025-10-13 21:23:41,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49669:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,120] 49669 | assign sext_ln840_764_fu_28523_p1 = $signed(add_ln840_873_reg_64827);
[2025-10-13 21:23:41,120]       |                                   ^
[2025-10-13 21:23:41,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49671:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52025_p3' generates 9 bits.
[2025-10-13 21:23:41,120] 49671 | assign sext_ln840_765_fu_28526_p1 = grp_fu_52025_p3;
[2025-10-13 21:23:41,120]       |                                   ^
[2025-10-13 21:23:41,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49673:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52034_p3' generates 10 bits.
[2025-10-13 21:23:41,120] 49673 | assign sext_ln840_767_fu_28529_p1 = grp_fu_52034_p3;
[2025-10-13 21:23:41,120]       |                                   ^
[2025-10-13 21:23:41,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49675:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:23:41,120] 49675 | assign sext_ln840_768_fu_28538_p1 = $signed(add_ln840_877_fu_28532_p2);
[2025-10-13 21:23:41,120]       |                                   ^
[2025-10-13 21:23:41,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49677:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:23:41,120] 49677 | assign sext_ln840_769_fu_28548_p1 = $signed(add_ln840_878_fu_28542_p2);
[2025-10-13 21:23:41,120]       |                                   ^
[2025-10-13 21:23:41,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49679:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47515_p3' generates 9 bits.
[2025-10-13 21:23:41,120] 49679 | assign sext_ln840_76_fu_22611_p1 = grp_fu_47515_p3;
[2025-10-13 21:23:41,120]       |                                  ^
[2025-10-13 21:23:41,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49681:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52078_p3' generates 9 bits.
[2025-10-13 21:23:41,120] 49681 | assign sext_ln840_772_fu_28558_p1 = grp_fu_52078_p3;
[2025-10-13 21:23:41,120]       |                                   ^
[2025-10-13 21:23:41,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49683:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49828_p3' generates 9 bits.
[2025-10-13 21:23:41,120] 49683 | assign sext_ln840_773_fu_25163_p1 = grp_fu_49828_p3;
[2025-10-13 21:23:41,120]       |                                   ^
[2025-10-13 21:23:41,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49685:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49837_p3' generates 9 bits.
[2025-10-13 21:23:41,120] 49685 | assign sext_ln840_774_fu_25166_p1 = grp_fu_49837_p3;
[2025-10-13 21:23:41,120]       |                                   ^
[2025-10-13 21:23:41,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49687:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,120] 49687 | assign sext_ln840_775_fu_28566_p1 = $signed(add_ln840_885_reg_64847);
[2025-10-13 21:23:41,120]       |                                   ^
[2025-10-13 21:23:41,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49689:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49810_p3' generates 9 bits.
[2025-10-13 21:23:41,120] 49689 | assign sext_ln840_776_fu_25175_p1 = grp_fu_49810_p3;
[2025-10-13 21:23:41,120]       |                                   ^
[2025-10-13 21:23:41,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49691:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49819_p3' generates 9 bits.
[2025-10-13 21:23:41,120] 49691 | assign sext_ln840_777_fu_25178_p1 = grp_fu_49819_p3;
[2025-10-13 21:23:41,120]       |                                   ^
[2025-10-13 21:23:41,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49693:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,120] 49693 | assign sext_ln840_778_fu_28575_p1 = $signed(add_ln840_889_reg_64852);
[2025-10-13 21:23:41,120]       |                                   ^
[2025-10-13 21:23:41,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49695:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52060_p3' generates 9 bits.
[2025-10-13 21:23:41,120] 49695 | assign sext_ln840_779_fu_28578_p1 = grp_fu_52060_p3;
[2025-10-13 21:23:41,120]       |                                   ^
[2025-10-13 21:23:41,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49697:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47524_p3' generates 9 bits.
[2025-10-13 21:23:41,120] 49697 | assign sext_ln840_77_fu_22614_p1 = grp_fu_47524_p3;
[2025-10-13 21:23:41,120]       |                                  ^
[2025-10-13 21:23:41,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49699:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52069_p3' generates 10 bits.
[2025-10-13 21:23:41,120] 49699 | assign sext_ln840_781_fu_28581_p1 = grp_fu_52069_p3;
[2025-10-13 21:23:41,120]       |                                   ^
[2025-10-13 21:23:41,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49701:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:23:41,120] 49701 | assign sext_ln840_782_fu_28590_p1 = $signed(add_ln840_893_fu_28584_p2);
[2025-10-13 21:23:41,120]       |                                   ^
[2025-10-13 21:23:41,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49703:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:23:41,121] 49703 | assign sext_ln840_783_fu_28600_p1 = $signed(add_ln840_894_fu_28594_p2);
[2025-10-13 21:23:41,121]       |                                   ^
[2025-10-13 21:23:41,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49705:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52113_p3' generates 9 bits.
[2025-10-13 21:23:41,121] 49705 | assign sext_ln840_786_fu_28610_p1 = grp_fu_52113_p3;
[2025-10-13 21:23:41,121]       |                                   ^
[2025-10-13 21:23:41,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49707:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49873_p3' generates 9 bits.
[2025-10-13 21:23:41,121] 49707 | assign sext_ln840_787_fu_25215_p1 = grp_fu_49873_p3;
[2025-10-13 21:23:41,121]       |                                   ^
[2025-10-13 21:23:41,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49709:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49882_p3' generates 9 bits.
[2025-10-13 21:23:41,121] 49709 | assign sext_ln840_788_fu_25218_p1 = grp_fu_49882_p3;
[2025-10-13 21:23:41,121]       |                                   ^
[2025-10-13 21:23:41,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49711:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,121] 49711 | assign sext_ln840_789_fu_28618_p1 = $signed(add_ln840_901_reg_64872);
[2025-10-13 21:23:41,121]       |                                   ^
[2025-10-13 21:23:41,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49713:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,121] 49713 | assign sext_ln840_78_fu_25987_p1 = $signed(add_ln840_89_reg_63602);
[2025-10-13 21:23:41,121]       |                                  ^
[2025-10-13 21:23:41,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49715:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49855_p3' generates 9 bits.
[2025-10-13 21:23:41,121] 49715 | assign sext_ln840_790_fu_25227_p1 = grp_fu_49855_p3;
[2025-10-13 21:23:41,121]       |                                   ^
[2025-10-13 21:23:41,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49717:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49864_p3' generates 9 bits.
[2025-10-13 21:23:41,121] 49717 | assign sext_ln840_791_fu_25230_p1 = grp_fu_49864_p3;
[2025-10-13 21:23:41,121]       |                                   ^
[2025-10-13 21:23:41,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49719:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,121] 49719 | assign sext_ln840_792_fu_28627_p1 = $signed(add_ln840_905_reg_64877);
[2025-10-13 21:23:41,121]       |                                   ^
[2025-10-13 21:23:41,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49721:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52095_p3' generates 9 bits.
[2025-10-13 21:23:41,121] 49721 | assign sext_ln840_793_fu_28630_p1 = grp_fu_52095_p3;
[2025-10-13 21:23:41,121]       |                                   ^
[2025-10-13 21:23:41,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49723:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52104_p3' generates 10 bits.
[2025-10-13 21:23:41,121] 49723 | assign sext_ln840_795_fu_28633_p1 = grp_fu_52104_p3;
[2025-10-13 21:23:41,121]       |                                   ^
[2025-10-13 21:23:41,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49725:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:23:41,121] 49725 | assign sext_ln840_796_fu_28642_p1 = $signed(add_ln840_909_fu_28636_p2);
[2025-10-13 21:23:41,121]       |                                   ^
[2025-10-13 21:23:41,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49727:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:23:41,121] 49727 | assign sext_ln840_797_fu_28652_p1 = $signed(add_ln840_910_fu_28646_p2);
[2025-10-13 21:23:41,121]       |                                   ^
[2025-10-13 21:23:41,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49729:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50350_p3' generates 9 bits.
[2025-10-13 21:23:41,121] 49729 | assign sext_ln840_79_fu_25990_p1 = grp_fu_50350_p3;
[2025-10-13 21:23:41,121]       |                                  ^
[2025-10-13 21:23:41,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49731:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47254_p3' generates 9 bits.
[2025-10-13 21:23:41,121] 49731 | assign sext_ln840_7_fu_22399_p1 = grp_fu_47254_p3;
[2025-10-13 21:23:41,121]       |                                 ^
[2025-10-13 21:23:41,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49733:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52148_p3' generates 9 bits.
[2025-10-13 21:23:41,121] 49733 | assign sext_ln840_800_fu_28662_p1 = grp_fu_52148_p3;
[2025-10-13 21:23:41,121]       |                                   ^
[2025-10-13 21:23:41,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49735:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49918_p3' generates 9 bits.
[2025-10-13 21:23:41,121] 49735 | assign sext_ln840_801_fu_25267_p1 = grp_fu_49918_p3;
[2025-10-13 21:23:41,121]       |                                   ^
[2025-10-13 21:23:41,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49737:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49927_p3' generates 9 bits.
[2025-10-13 21:23:41,121] 49737 | assign sext_ln840_802_fu_25270_p1 = grp_fu_49927_p3;
[2025-10-13 21:23:41,121]       |                                   ^
[2025-10-13 21:23:41,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49739:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,121] 49739 | assign sext_ln840_803_fu_28670_p1 = $signed(add_ln840_917_reg_64897);
[2025-10-13 21:23:41,121]       |                                   ^
[2025-10-13 21:23:41,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49741:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49900_p3' generates 9 bits.
[2025-10-13 21:23:41,121] 49741 | assign sext_ln840_804_fu_25279_p1 = grp_fu_49900_p3;
[2025-10-13 21:23:41,121]       |                                   ^
[2025-10-13 21:23:41,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49743:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49909_p3' generates 9 bits.
[2025-10-13 21:23:41,121] 49743 | assign sext_ln840_805_fu_25282_p1 = grp_fu_49909_p3;
[2025-10-13 21:23:41,121]       |                                   ^
[2025-10-13 21:23:41,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49745:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,121] 49745 | assign sext_ln840_806_fu_28679_p1 = $signed(add_ln840_921_reg_64902);
[2025-10-13 21:23:41,121]       |                                   ^
[2025-10-13 21:23:41,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49747:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52130_p3' generates 9 bits.
[2025-10-13 21:23:41,121] 49747 | assign sext_ln840_807_fu_28682_p1 = grp_fu_52130_p3;
[2025-10-13 21:23:41,121]       |                                   ^
[2025-10-13 21:23:41,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49749:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52139_p3' generates 10 bits.
[2025-10-13 21:23:41,121] 49749 | assign sext_ln840_809_fu_28685_p1 = grp_fu_52139_p3;
[2025-10-13 21:23:41,121]       |                                   ^
[2025-10-13 21:23:41,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49751:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:23:41,121] 49751 | assign sext_ln840_810_fu_28694_p1 = $signed(add_ln840_925_fu_28688_p2);
[2025-10-13 21:23:41,121]       |                                   ^
[2025-10-13 21:23:41,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49753:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:23:41,121] 49753 | assign sext_ln840_811_fu_28704_p1 = $signed(add_ln840_926_fu_28698_p2);
[2025-10-13 21:23:41,121]       |                                   ^
[2025-10-13 21:23:41,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49755:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52183_p3' generates 9 bits.
[2025-10-13 21:23:41,121] 49755 | assign sext_ln840_814_fu_28714_p1 = grp_fu_52183_p3;
[2025-10-13 21:23:41,121]       |                                   ^
[2025-10-13 21:23:41,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49757:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49963_p3' generates 9 bits.
[2025-10-13 21:23:41,121] 49757 | assign sext_ln840_815_fu_25319_p1 = grp_fu_49963_p3;
[2025-10-13 21:23:41,121]       |                                   ^
[2025-10-13 21:23:41,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49759:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49972_p3' generates 9 bits.
[2025-10-13 21:23:41,121] 49759 | assign sext_ln840_816_fu_25322_p1 = grp_fu_49972_p3;
[2025-10-13 21:23:41,121]       |                                   ^
[2025-10-13 21:23:41,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49761:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,121] 49761 | assign sext_ln840_817_fu_28722_p1 = $signed(add_ln840_933_reg_64922);
[2025-10-13 21:23:41,121]       |                                   ^
[2025-10-13 21:23:41,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49763:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49945_p3' generates 9 bits.
[2025-10-13 21:23:41,121] 49763 | assign sext_ln840_818_fu_25331_p1 = grp_fu_49945_p3;
[2025-10-13 21:23:41,121]       |                                   ^
[2025-10-13 21:23:41,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49765:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49954_p3' generates 9 bits.
[2025-10-13 21:23:41,121] 49765 | assign sext_ln840_819_fu_25334_p1 = grp_fu_49954_p3;
[2025-10-13 21:23:41,121]       |                                   ^
[2025-10-13 21:23:41,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49767:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50359_p3' generates 10 bits.
[2025-10-13 21:23:41,121] 49767 | assign sext_ln840_81_fu_25993_p1 = grp_fu_50359_p3;
[2025-10-13 21:23:41,121]       |                                  ^
[2025-10-13 21:23:41,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49769:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,121] 49769 | assign sext_ln840_820_fu_28731_p1 = $signed(add_ln840_937_reg_64927);
[2025-10-13 21:23:41,121]       |                                   ^
[2025-10-13 21:23:41,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49771:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52165_p3' generates 9 bits.
[2025-10-13 21:23:41,121] 49771 | assign sext_ln840_821_fu_28734_p1 = grp_fu_52165_p3;
[2025-10-13 21:23:41,121]       |                                   ^
[2025-10-13 21:23:41,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49773:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52174_p3' generates 10 bits.
[2025-10-13 21:23:41,121] 49773 | assign sext_ln840_823_fu_28737_p1 = grp_fu_52174_p3;
[2025-10-13 21:23:41,121]       |                                   ^
[2025-10-13 21:23:41,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49775:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:23:41,121] 49775 | assign sext_ln840_824_fu_28746_p1 = $signed(add_ln840_941_fu_28740_p2);
[2025-10-13 21:23:41,121]       |                                   ^
[2025-10-13 21:23:41,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49777:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:23:41,121] 49777 | assign sext_ln840_825_fu_28756_p1 = $signed(add_ln840_942_fu_28750_p2);
[2025-10-13 21:23:41,121]       |                                   ^
[2025-10-13 21:23:41,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49779:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52218_p3' generates 9 bits.
[2025-10-13 21:23:41,121] 49779 | assign sext_ln840_828_fu_28766_p1 = grp_fu_52218_p3;
[2025-10-13 21:23:41,121]       |                                   ^
[2025-10-13 21:23:41,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49781:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50008_p3' generates 9 bits.
[2025-10-13 21:23:41,122] 49781 | assign sext_ln840_829_fu_25371_p1 = grp_fu_50008_p3;
[2025-10-13 21:23:41,122]       |                                   ^
[2025-10-13 21:23:41,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49783:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:23:41,122] 49783 | assign sext_ln840_82_fu_26002_p1 = $signed(add_ln840_93_fu_25996_p2);
[2025-10-13 21:23:41,122]       |                                  ^
[2025-10-13 21:23:41,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49785:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50017_p3' generates 9 bits.
[2025-10-13 21:23:41,122] 49785 | assign sext_ln840_830_fu_25374_p1 = grp_fu_50017_p3;
[2025-10-13 21:23:41,122]       |                                   ^
[2025-10-13 21:23:41,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49787:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,122] 49787 | assign sext_ln840_831_fu_28774_p1 = $signed(add_ln840_949_reg_64947);
[2025-10-13 21:23:41,122]       |                                   ^
[2025-10-13 21:23:41,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49789:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49990_p3' generates 9 bits.
[2025-10-13 21:23:41,122] 49789 | assign sext_ln840_832_fu_25383_p1 = grp_fu_49990_p3;
[2025-10-13 21:23:41,122]       |                                   ^
[2025-10-13 21:23:41,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49791:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49999_p3' generates 9 bits.
[2025-10-13 21:23:41,122] 49791 | assign sext_ln840_833_fu_25386_p1 = grp_fu_49999_p3;
[2025-10-13 21:23:41,122]       |                                   ^
[2025-10-13 21:23:41,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49793:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,122] 49793 | assign sext_ln840_834_fu_28783_p1 = $signed(add_ln840_953_reg_64952);
[2025-10-13 21:23:41,122]       |                                   ^
[2025-10-13 21:23:41,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49795:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52200_p3' generates 9 bits.
[2025-10-13 21:23:41,122] 49795 | assign sext_ln840_835_fu_28786_p1 = grp_fu_52200_p3;
[2025-10-13 21:23:41,122]       |                                   ^
[2025-10-13 21:23:41,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49797:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52209_p3' generates 10 bits.
[2025-10-13 21:23:41,122] 49797 | assign sext_ln840_837_fu_28789_p1 = grp_fu_52209_p3;
[2025-10-13 21:23:41,122]       |                                   ^
[2025-10-13 21:23:41,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49799:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:23:41,122] 49799 | assign sext_ln840_838_fu_28798_p1 = $signed(add_ln840_957_fu_28792_p2);
[2025-10-13 21:23:41,122]       |                                   ^
[2025-10-13 21:23:41,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49801:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:23:41,122] 49801 | assign sext_ln840_839_fu_28808_p1 = $signed(add_ln840_958_fu_28802_p2);
[2025-10-13 21:23:41,122]       |                                   ^
[2025-10-13 21:23:41,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49803:34: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:23:41,122] 49803 | assign sext_ln840_83_fu_26012_p1 = $signed(add_ln840_94_fu_26006_p2);
[2025-10-13 21:23:41,122]       |                                  ^
[2025-10-13 21:23:41,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49805:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52253_p3' generates 9 bits.
[2025-10-13 21:23:41,122] 49805 | assign sext_ln840_842_fu_28818_p1 = grp_fu_52253_p3;
[2025-10-13 21:23:41,122]       |                                   ^
[2025-10-13 21:23:41,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49807:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50053_p3' generates 9 bits.
[2025-10-13 21:23:41,122] 49807 | assign sext_ln840_843_fu_25423_p1 = grp_fu_50053_p3;
[2025-10-13 21:23:41,122]       |                                   ^
[2025-10-13 21:23:41,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49809:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50062_p3' generates 9 bits.
[2025-10-13 21:23:41,122] 49809 | assign sext_ln840_844_fu_25426_p1 = grp_fu_50062_p3;
[2025-10-13 21:23:41,122]       |                                   ^
[2025-10-13 21:23:41,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49811:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,122] 49811 | assign sext_ln840_845_fu_28826_p1 = $signed(add_ln840_965_reg_64972);
[2025-10-13 21:23:41,122]       |                                   ^
[2025-10-13 21:23:41,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49813:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50035_p3' generates 9 bits.
[2025-10-13 21:23:41,122] 49813 | assign sext_ln840_846_fu_25435_p1 = grp_fu_50035_p3;
[2025-10-13 21:23:41,122]       |                                   ^
[2025-10-13 21:23:41,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49815:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50044_p3' generates 9 bits.
[2025-10-13 21:23:41,122] 49815 | assign sext_ln840_847_fu_25438_p1 = grp_fu_50044_p3;
[2025-10-13 21:23:41,122]       |                                   ^
[2025-10-13 21:23:41,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49817:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,122] 49817 | assign sext_ln840_848_fu_28835_p1 = $signed(add_ln840_969_reg_64977);
[2025-10-13 21:23:41,122]       |                                   ^
[2025-10-13 21:23:41,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49819:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52235_p3' generates 9 bits.
[2025-10-13 21:23:41,122] 49819 | assign sext_ln840_849_fu_28838_p1 = grp_fu_52235_p3;
[2025-10-13 21:23:41,122]       |                                   ^
[2025-10-13 21:23:41,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49821:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52244_p3' generates 10 bits.
[2025-10-13 21:23:41,122] 49821 | assign sext_ln840_851_fu_28841_p1 = grp_fu_52244_p3;
[2025-10-13 21:23:41,122]       |                                   ^
[2025-10-13 21:23:41,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49823:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:23:41,122] 49823 | assign sext_ln840_852_fu_28850_p1 = $signed(add_ln840_973_fu_28844_p2);
[2025-10-13 21:23:41,122]       |                                   ^
[2025-10-13 21:23:41,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49825:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:23:41,122] 49825 | assign sext_ln840_853_fu_28860_p1 = $signed(add_ln840_974_fu_28854_p2);
[2025-10-13 21:23:41,122]       |                                   ^
[2025-10-13 21:23:41,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49827:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52288_p3' generates 9 bits.
[2025-10-13 21:23:41,122] 49827 | assign sext_ln840_856_fu_28870_p1 = grp_fu_52288_p3;
[2025-10-13 21:23:41,122]       |                                   ^
[2025-10-13 21:23:41,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49829:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50098_p3' generates 9 bits.
[2025-10-13 21:23:41,122] 49829 | assign sext_ln840_857_fu_25475_p1 = grp_fu_50098_p3;
[2025-10-13 21:23:41,122]       |                                   ^
[2025-10-13 21:23:41,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49831:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50107_p3' generates 9 bits.
[2025-10-13 21:23:41,122] 49831 | assign sext_ln840_858_fu_25478_p1 = grp_fu_50107_p3;
[2025-10-13 21:23:41,122]       |                                   ^
[2025-10-13 21:23:41,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49833:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,122] 49833 | assign sext_ln840_859_fu_28878_p1 = $signed(add_ln840_981_reg_64997);
[2025-10-13 21:23:41,122]       |                                   ^
[2025-10-13 21:23:41,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49835:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50080_p3' generates 9 bits.
[2025-10-13 21:23:41,122] 49835 | assign sext_ln840_860_fu_25487_p1 = grp_fu_50080_p3;
[2025-10-13 21:23:41,122]       |                                   ^
[2025-10-13 21:23:41,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49837:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50089_p3' generates 9 bits.
[2025-10-13 21:23:41,122] 49837 | assign sext_ln840_861_fu_25490_p1 = grp_fu_50089_p3;
[2025-10-13 21:23:41,122]       |                                   ^
[2025-10-13 21:23:41,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49839:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,122] 49839 | assign sext_ln840_862_fu_28887_p1 = $signed(add_ln840_985_reg_65002);
[2025-10-13 21:23:41,122]       |                                   ^
[2025-10-13 21:23:41,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49841:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52270_p3' generates 9 bits.
[2025-10-13 21:23:41,122] 49841 | assign sext_ln840_863_fu_28890_p1 = grp_fu_52270_p3;
[2025-10-13 21:23:41,122]       |                                   ^
[2025-10-13 21:23:41,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49843:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52279_p3' generates 10 bits.
[2025-10-13 21:23:41,122] 49843 | assign sext_ln840_865_fu_28893_p1 = grp_fu_52279_p3;
[2025-10-13 21:23:41,122]       |                                   ^
[2025-10-13 21:23:41,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49845:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:23:41,122] 49845 | assign sext_ln840_866_fu_28902_p1 = $signed(add_ln840_989_fu_28896_p2);
[2025-10-13 21:23:41,122]       |                                   ^
[2025-10-13 21:23:41,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49847:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:23:41,122] 49847 | assign sext_ln840_867_fu_28912_p1 = $signed(add_ln840_990_fu_28906_p2);
[2025-10-13 21:23:41,122]       |                                   ^
[2025-10-13 21:23:41,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49849:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52323_p3' generates 9 bits.
[2025-10-13 21:23:41,122] 49849 | assign sext_ln840_870_fu_28922_p1 = grp_fu_52323_p3;
[2025-10-13 21:23:41,122]       |                                   ^
[2025-10-13 21:23:41,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49851:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50143_p3' generates 9 bits.
[2025-10-13 21:23:41,122] 49851 | assign sext_ln840_871_fu_25527_p1 = grp_fu_50143_p3;
[2025-10-13 21:23:41,122]       |                                   ^
[2025-10-13 21:23:41,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49853:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50152_p3' generates 9 bits.
[2025-10-13 21:23:41,122] 49853 | assign sext_ln840_872_fu_25530_p1 = grp_fu_50152_p3;
[2025-10-13 21:23:41,122]       |                                   ^
[2025-10-13 21:23:41,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49855:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,122] 49855 | assign sext_ln840_873_fu_28930_p1 = $signed(add_ln840_997_reg_65022);
[2025-10-13 21:23:41,122]       |                                   ^
[2025-10-13 21:23:41,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49857:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50125_p3' generates 9 bits.
[2025-10-13 21:23:41,122] 49857 | assign sext_ln840_874_fu_25539_p1 = grp_fu_50125_p3;
[2025-10-13 21:23:41,122]       |                                   ^
[2025-10-13 21:23:41,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49859:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50134_p3' generates 9 bits.
[2025-10-13 21:23:41,122] 49859 | assign sext_ln840_875_fu_25542_p1 = grp_fu_50134_p3;
[2025-10-13 21:23:41,123]       |                                   ^
[2025-10-13 21:23:41,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49861:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,123] 49861 | assign sext_ln840_876_fu_28939_p1 = $signed(add_ln840_1001_reg_65027);
[2025-10-13 21:23:41,123]       |                                   ^
[2025-10-13 21:23:41,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49863:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52305_p3' generates 9 bits.
[2025-10-13 21:23:41,123] 49863 | assign sext_ln840_877_fu_28942_p1 = grp_fu_52305_p3;
[2025-10-13 21:23:41,123]       |                                   ^
[2025-10-13 21:23:41,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49865:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52314_p3' generates 10 bits.
[2025-10-13 21:23:41,123] 49865 | assign sext_ln840_879_fu_28945_p1 = grp_fu_52314_p3;
[2025-10-13 21:23:41,123]       |                                   ^
[2025-10-13 21:23:41,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49867:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47587_p3' generates 9 bits.
[2025-10-13 21:23:41,123] 49867 | assign sext_ln840_87_fu_22642_p1 = grp_fu_47587_p3;
[2025-10-13 21:23:41,123]       |                                  ^
[2025-10-13 21:23:41,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49869:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:23:41,123] 49869 | assign sext_ln840_880_fu_28954_p1 = $signed(add_ln840_1005_fu_28948_p2);
[2025-10-13 21:23:41,123]       |                                   ^
[2025-10-13 21:23:41,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49871:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:23:41,123] 49871 | assign sext_ln840_881_fu_28964_p1 = $signed(add_ln840_1006_fu_28958_p2);
[2025-10-13 21:23:41,123]       |                                   ^
[2025-10-13 21:23:41,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49873:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52358_p3' generates 9 bits.
[2025-10-13 21:23:41,123] 49873 | assign sext_ln840_884_fu_28974_p1 = grp_fu_52358_p3;
[2025-10-13 21:23:41,123]       |                                   ^
[2025-10-13 21:23:41,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49875:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50188_p3' generates 9 bits.
[2025-10-13 21:23:41,123] 49875 | assign sext_ln840_885_fu_25579_p1 = grp_fu_50188_p3;
[2025-10-13 21:23:41,123]       |                                   ^
[2025-10-13 21:23:41,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49877:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50197_p3' generates 9 bits.
[2025-10-13 21:23:41,123] 49877 | assign sext_ln840_886_fu_25582_p1 = grp_fu_50197_p3;
[2025-10-13 21:23:41,123]       |                                   ^
[2025-10-13 21:23:41,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49879:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,123] 49879 | assign sext_ln840_887_fu_28982_p1 = $signed(add_ln840_1013_reg_65047);
[2025-10-13 21:23:41,123]       |                                   ^
[2025-10-13 21:23:41,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49881:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50170_p3' generates 9 bits.
[2025-10-13 21:23:41,123] 49881 | assign sext_ln840_888_fu_25591_p1 = grp_fu_50170_p3;
[2025-10-13 21:23:41,123]       |                                   ^
[2025-10-13 21:23:41,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49883:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50179_p3' generates 9 bits.
[2025-10-13 21:23:41,123] 49883 | assign sext_ln840_889_fu_25594_p1 = grp_fu_50179_p3;
[2025-10-13 21:23:41,123]       |                                   ^
[2025-10-13 21:23:41,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49885:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47596_p3' generates 9 bits.
[2025-10-13 21:23:41,123] 49885 | assign sext_ln840_88_fu_22645_p1 = grp_fu_47596_p3;
[2025-10-13 21:23:41,123]       |                                  ^
[2025-10-13 21:23:41,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49887:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,123] 49887 | assign sext_ln840_890_fu_28991_p1 = $signed(add_ln840_1017_reg_65052);
[2025-10-13 21:23:41,123]       |                                   ^
[2025-10-13 21:23:41,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49889:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52340_p3' generates 9 bits.
[2025-10-13 21:23:41,123] 49889 | assign sext_ln840_891_fu_28994_p1 = grp_fu_52340_p3;
[2025-10-13 21:23:41,123]       |                                   ^
[2025-10-13 21:23:41,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49891:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52349_p3' generates 10 bits.
[2025-10-13 21:23:41,123] 49891 | assign sext_ln840_893_fu_28997_p1 = grp_fu_52349_p3;
[2025-10-13 21:23:41,123]       |                                   ^
[2025-10-13 21:23:41,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49893:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:23:41,123] 49893 | assign sext_ln840_894_fu_29006_p1 = $signed(add_ln840_1021_fu_29000_p2);
[2025-10-13 21:23:41,123]       |                                   ^
[2025-10-13 21:23:41,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49895:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:23:41,123] 49895 | assign sext_ln840_895_fu_29016_p1 = $signed(add_ln840_1022_fu_29010_p2);
[2025-10-13 21:23:41,123]       |                                   ^
[2025-10-13 21:23:41,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49897:34: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,123] 49897 | assign sext_ln840_89_fu_26027_p1 = $signed(add_ln840_101_reg_63622);
[2025-10-13 21:23:41,123]       |                                  ^
[2025-10-13 21:23:41,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49899:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,123] 49899 | assign sext_ln840_8_fu_25742_p1 = $signed(add_ln840_9_reg_63477);
[2025-10-13 21:23:41,123]       |                                 ^
[2025-10-13 21:23:41,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49901:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47569_p3' generates 9 bits.
[2025-10-13 21:23:41,123] 49901 | assign sext_ln840_90_fu_22654_p1 = grp_fu_47569_p3;
[2025-10-13 21:23:41,123]       |                                  ^
[2025-10-13 21:23:41,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49903:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47578_p3' generates 9 bits.
[2025-10-13 21:23:41,123] 49903 | assign sext_ln840_91_fu_22657_p1 = grp_fu_47578_p3;
[2025-10-13 21:23:41,123]       |                                  ^
[2025-10-13 21:23:41,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49905:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:23:41,123] 49905 | assign sext_ln840_92_fu_26036_p1 = $signed(add_ln840_105_reg_63627);
[2025-10-13 21:23:41,123]       |                                  ^
[2025-10-13 21:23:41,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49907:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50377_p3' generates 9 bits.
[2025-10-13 21:23:41,123] 49907 | assign sext_ln840_93_fu_26039_p1 = grp_fu_50377_p3;
[2025-10-13 21:23:41,123]       |                                  ^
[2025-10-13 21:23:41,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49909:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50386_p3' generates 10 bits.
[2025-10-13 21:23:41,123] 49909 | assign sext_ln840_95_fu_26042_p1 = grp_fu_50386_p3;
[2025-10-13 21:23:41,123]       |                                  ^
[2025-10-13 21:23:41,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49911:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:23:41,123] 49911 | assign sext_ln840_96_fu_26051_p1 = $signed(add_ln840_109_fu_26045_p2);
[2025-10-13 21:23:41,123]       |                                  ^
[2025-10-13 21:23:41,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49913:34: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:23:41,123] 49913 | assign sext_ln840_97_fu_26061_p1 = $signed(add_ln840_110_fu_26055_p2);
[2025-10-13 21:23:41,123]       |                                  ^
[2025-10-13 21:23:41,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49915:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50215_p3' generates 9 bits.
[2025-10-13 21:23:41,123] 49915 | assign sext_ln840_9_fu_25745_p1 = grp_fu_50215_p3;
[2025-10-13 21:23:41,123]       |                                 ^
[2025-10-13 21:23:41,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49965:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_114_fu_31084_p2' generates 1 bits.
[2025-10-13 21:23:41,123] 49965 | assign zext_ln1039_100_fu_31090_p1 = icmp_ln1039_114_fu_31084_p2;
[2025-10-13 21:23:41,123]       |                                    ^
[2025-10-13 21:23:41,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49967:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_115_fu_31094_p2' generates 1 bits.
[2025-10-13 21:23:41,123] 49967 | assign zext_ln1039_101_fu_31100_p1 = icmp_ln1039_115_fu_31094_p2;
[2025-10-13 21:23:41,123]       |                                    ^
[2025-10-13 21:23:41,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49969:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_116_fu_31104_p2' generates 1 bits.
[2025-10-13 21:23:41,123] 49969 | assign zext_ln1039_102_fu_31110_p1 = icmp_ln1039_116_fu_31104_p2;
[2025-10-13 21:23:41,123]       |                                    ^
[2025-10-13 21:23:41,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49971:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_117_fu_31114_p2' generates 1 bits.
[2025-10-13 21:23:41,123] 49971 | assign zext_ln1039_103_fu_31120_p1 = icmp_ln1039_117_fu_31114_p2;
[2025-10-13 21:23:41,123]       |                                    ^
[2025-10-13 21:23:41,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49973:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_120_fu_31268_p2' generates 1 bits.
[2025-10-13 21:23:41,123] 49973 | assign zext_ln1039_104_fu_31274_p1 = icmp_ln1039_120_fu_31268_p2;
[2025-10-13 21:23:41,123]       |                                    ^
[2025-10-13 21:23:41,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49975:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_121_fu_31278_p2' generates 1 bits.
[2025-10-13 21:23:41,123] 49975 | assign zext_ln1039_105_fu_31284_p1 = icmp_ln1039_121_fu_31278_p2;
[2025-10-13 21:23:41,123]       |                                    ^
[2025-10-13 21:23:41,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49977:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_122_fu_31288_p2' generates 1 bits.
[2025-10-13 21:23:41,124] 49977 | assign zext_ln1039_106_fu_31294_p1 = icmp_ln1039_122_fu_31288_p2;
[2025-10-13 21:23:41,124]       |                                    ^
[2025-10-13 21:23:41,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49979:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_123_fu_31298_p2' generates 1 bits.
[2025-10-13 21:23:41,124] 49979 | assign zext_ln1039_107_fu_31304_p1 = icmp_ln1039_123_fu_31298_p2;
[2025-10-13 21:23:41,124]       |                                    ^
[2025-10-13 21:23:41,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49981:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_124_fu_31308_p2' generates 1 bits.
[2025-10-13 21:23:41,124] 49981 | assign zext_ln1039_108_fu_31314_p1 = icmp_ln1039_124_fu_31308_p2;
[2025-10-13 21:23:41,124]       |                                    ^
[2025-10-13 21:23:41,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49983:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_125_fu_31318_p2' generates 1 bits.
[2025-10-13 21:23:41,124] 49983 | assign zext_ln1039_109_fu_31324_p1 = icmp_ln1039_125_fu_31318_p2;
[2025-10-13 21:23:41,124]       |                                    ^
[2025-10-13 21:23:41,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49985:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_10_fu_29146_p2' generates 1 bits.
[2025-10-13 21:23:41,124] 49985 | assign zext_ln1039_10_fu_29152_p1 = icmp_ln1039_10_fu_29146_p2;
[2025-10-13 21:23:41,124]       |                                   ^
[2025-10-13 21:23:41,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49987:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_126_fu_31328_p2' generates 1 bits.
[2025-10-13 21:23:41,124] 49987 | assign zext_ln1039_110_fu_31334_p1 = icmp_ln1039_126_fu_31328_p2;
[2025-10-13 21:23:41,124]       |                                    ^
[2025-10-13 21:23:41,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49989:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_127_fu_31338_p2' generates 1 bits.
[2025-10-13 21:23:41,124] 49989 | assign zext_ln1039_111_fu_31344_p1 = icmp_ln1039_127_fu_31338_p2;
[2025-10-13 21:23:41,124]       |                                    ^
[2025-10-13 21:23:41,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49991:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_128_fu_31348_p2' generates 1 bits.
[2025-10-13 21:23:41,124] 49991 | assign zext_ln1039_112_fu_31354_p1 = icmp_ln1039_128_fu_31348_p2;
[2025-10-13 21:23:41,124]       |                                    ^
[2025-10-13 21:23:41,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49993:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_129_fu_31358_p2' generates 1 bits.
[2025-10-13 21:23:41,124] 49993 | assign zext_ln1039_113_fu_31364_p1 = icmp_ln1039_129_fu_31358_p2;
[2025-10-13 21:23:41,124]       |                                    ^
[2025-10-13 21:23:41,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49995:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_130_fu_31368_p2' generates 1 bits.
[2025-10-13 21:23:41,124] 49995 | assign zext_ln1039_114_fu_31374_p1 = icmp_ln1039_130_fu_31368_p2;
[2025-10-13 21:23:41,124]       |                                    ^
[2025-10-13 21:23:41,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49997:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_131_fu_31378_p2' generates 1 bits.
[2025-10-13 21:23:41,124] 49997 | assign zext_ln1039_115_fu_31384_p1 = icmp_ln1039_131_fu_31378_p2;
[2025-10-13 21:23:41,124]       |                                    ^
[2025-10-13 21:23:41,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:49999:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_132_fu_31388_p2' generates 1 bits.
[2025-10-13 21:23:41,124] 49999 | assign zext_ln1039_116_fu_31394_p1 = icmp_ln1039_132_fu_31388_p2;
[2025-10-13 21:23:41,124]       |                                    ^
[2025-10-13 21:23:41,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50001:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_135_fu_31542_p2' generates 1 bits.
[2025-10-13 21:23:41,124] 50001 | assign zext_ln1039_117_fu_31548_p1 = icmp_ln1039_135_fu_31542_p2;
[2025-10-13 21:23:41,124]       |                                    ^
[2025-10-13 21:23:41,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50003:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_136_fu_31552_p2' generates 1 bits.
[2025-10-13 21:23:41,124] 50003 | assign zext_ln1039_118_fu_31558_p1 = icmp_ln1039_136_fu_31552_p2;
[2025-10-13 21:23:41,124]       |                                    ^
[2025-10-13 21:23:41,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50005:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_137_fu_31562_p2' generates 1 bits.
[2025-10-13 21:23:41,124] 50005 | assign zext_ln1039_119_fu_31568_p1 = icmp_ln1039_137_fu_31562_p2;
[2025-10-13 21:23:41,124]       |                                    ^
[2025-10-13 21:23:41,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50007:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_11_fu_29156_p2' generates 1 bits.
[2025-10-13 21:23:41,124] 50007 | assign zext_ln1039_11_fu_29162_p1 = icmp_ln1039_11_fu_29156_p2;
[2025-10-13 21:23:41,124]       |                                   ^
[2025-10-13 21:23:41,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50009:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_138_fu_31572_p2' generates 1 bits.
[2025-10-13 21:23:41,124] 50009 | assign zext_ln1039_120_fu_31578_p1 = icmp_ln1039_138_fu_31572_p2;
[2025-10-13 21:23:41,124]       |                                    ^
[2025-10-13 21:23:41,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50011:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_139_fu_31582_p2' generates 1 bits.
[2025-10-13 21:23:41,124] 50011 | assign zext_ln1039_121_fu_31588_p1 = icmp_ln1039_139_fu_31582_p2;
[2025-10-13 21:23:41,124]       |                                    ^
[2025-10-13 21:23:41,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50013:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_140_fu_31592_p2' generates 1 bits.
[2025-10-13 21:23:41,124] 50013 | assign zext_ln1039_122_fu_31598_p1 = icmp_ln1039_140_fu_31592_p2;
[2025-10-13 21:23:41,124]       |                                    ^
[2025-10-13 21:23:41,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50015:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_141_fu_31602_p2' generates 1 bits.
[2025-10-13 21:23:41,124] 50015 | assign zext_ln1039_123_fu_31608_p1 = icmp_ln1039_141_fu_31602_p2;
[2025-10-13 21:23:41,124]       |                                    ^
[2025-10-13 21:23:41,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50017:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_142_fu_31612_p2' generates 1 bits.
[2025-10-13 21:23:41,124] 50017 | assign zext_ln1039_124_fu_31618_p1 = icmp_ln1039_142_fu_31612_p2;
[2025-10-13 21:23:41,124]       |                                    ^
[2025-10-13 21:23:41,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50019:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_143_fu_31622_p2' generates 1 bits.
[2025-10-13 21:23:41,124] 50019 | assign zext_ln1039_125_fu_31628_p1 = icmp_ln1039_143_fu_31622_p2;
[2025-10-13 21:23:41,124]       |                                    ^
[2025-10-13 21:23:41,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50021:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_144_fu_31632_p2' generates 1 bits.
[2025-10-13 21:23:41,124] 50021 | assign zext_ln1039_126_fu_31638_p1 = icmp_ln1039_144_fu_31632_p2;
[2025-10-13 21:23:41,124]       |                                    ^
[2025-10-13 21:23:41,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50023:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_145_fu_31642_p2' generates 1 bits.
[2025-10-13 21:23:41,124] 50023 | assign zext_ln1039_127_fu_31648_p1 = icmp_ln1039_145_fu_31642_p2;
[2025-10-13 21:23:41,124]       |                                    ^
[2025-10-13 21:23:41,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50025:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_146_fu_31652_p2' generates 1 bits.
[2025-10-13 21:23:41,124] 50025 | assign zext_ln1039_128_fu_31658_p1 = icmp_ln1039_146_fu_31652_p2;
[2025-10-13 21:23:41,124]       |                                    ^
[2025-10-13 21:23:41,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50027:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_147_fu_31662_p2' generates 1 bits.
[2025-10-13 21:23:41,124] 50027 | assign zext_ln1039_129_fu_31668_p1 = icmp_ln1039_147_fu_31662_p2;
[2025-10-13 21:23:41,124]       |                                    ^
[2025-10-13 21:23:41,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50029:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_12_fu_29166_p2' generates 1 bits.
[2025-10-13 21:23:41,124] 50029 | assign zext_ln1039_12_fu_29172_p1 = icmp_ln1039_12_fu_29166_p2;
[2025-10-13 21:23:41,124]       |                                   ^
[2025-10-13 21:23:41,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50031:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_150_fu_31816_p2' generates 1 bits.
[2025-10-13 21:23:41,124] 50031 | assign zext_ln1039_130_fu_31822_p1 = icmp_ln1039_150_fu_31816_p2;
[2025-10-13 21:23:41,124]       |                                    ^
[2025-10-13 21:23:41,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50033:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_151_fu_31826_p2' generates 1 bits.
[2025-10-13 21:23:41,124] 50033 | assign zext_ln1039_131_fu_31832_p1 = icmp_ln1039_151_fu_31826_p2;
[2025-10-13 21:23:41,124]       |                                    ^
[2025-10-13 21:23:41,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50035:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_152_fu_31836_p2' generates 1 bits.
[2025-10-13 21:23:41,124] 50035 | assign zext_ln1039_132_fu_31842_p1 = icmp_ln1039_152_fu_31836_p2;
[2025-10-13 21:23:41,124]       |                                    ^
[2025-10-13 21:23:41,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50037:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_153_fu_31846_p2' generates 1 bits.
[2025-10-13 21:23:41,124] 50037 | assign zext_ln1039_133_fu_31852_p1 = icmp_ln1039_153_fu_31846_p2;
[2025-10-13 21:23:41,124]       |                                    ^
[2025-10-13 21:23:41,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50039:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_154_fu_31856_p2' generates 1 bits.
[2025-10-13 21:23:41,124] 50039 | assign zext_ln1039_134_fu_31862_p1 = icmp_ln1039_154_fu_31856_p2;
[2025-10-13 21:23:41,124]       |                                    ^
[2025-10-13 21:23:41,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50041:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_155_fu_31866_p2' generates 1 bits.
[2025-10-13 21:23:41,124] 50041 | assign zext_ln1039_135_fu_31872_p1 = icmp_ln1039_155_fu_31866_p2;
[2025-10-13 21:23:41,124]       |                                    ^
[2025-10-13 21:23:41,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50043:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_156_fu_31876_p2' generates 1 bits.
[2025-10-13 21:23:41,124] 50043 | assign zext_ln1039_136_fu_31882_p1 = icmp_ln1039_156_fu_31876_p2;
[2025-10-13 21:23:41,124]       |                                    ^
[2025-10-13 21:23:41,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50045:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_157_fu_31886_p2' generates 1 bits.
[2025-10-13 21:23:41,124] 50045 | assign zext_ln1039_137_fu_31892_p1 = icmp_ln1039_157_fu_31886_p2;
[2025-10-13 21:23:41,124]       |                                    ^
[2025-10-13 21:23:41,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50047:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_158_fu_31896_p2' generates 1 bits.
[2025-10-13 21:23:41,124] 50047 | assign zext_ln1039_138_fu_31902_p1 = icmp_ln1039_158_fu_31896_p2;
[2025-10-13 21:23:41,124]       |                                    ^
[2025-10-13 21:23:41,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50049:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_159_fu_31906_p2' generates 1 bits.
[2025-10-13 21:23:41,124] 50049 | assign zext_ln1039_139_fu_31912_p1 = icmp_ln1039_159_fu_31906_p2;
[2025-10-13 21:23:41,124]       |                                    ^
[2025-10-13 21:23:41,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50051:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_15_fu_29320_p2' generates 1 bits.
[2025-10-13 21:23:41,124] 50051 | assign zext_ln1039_13_fu_29326_p1 = icmp_ln1039_15_fu_29320_p2;
[2025-10-13 21:23:41,124]       |                                   ^
[2025-10-13 21:23:41,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50053:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_160_fu_31916_p2' generates 1 bits.
[2025-10-13 21:23:41,124] 50053 | assign zext_ln1039_140_fu_31922_p1 = icmp_ln1039_160_fu_31916_p2;
[2025-10-13 21:23:41,125]       |                                    ^
[2025-10-13 21:23:41,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50055:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_161_fu_31926_p2' generates 1 bits.
[2025-10-13 21:23:41,125] 50055 | assign zext_ln1039_141_fu_31932_p1 = icmp_ln1039_161_fu_31926_p2;
[2025-10-13 21:23:41,125]       |                                    ^
[2025-10-13 21:23:41,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50057:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_162_fu_31936_p2' generates 1 bits.
[2025-10-13 21:23:41,125] 50057 | assign zext_ln1039_142_fu_31942_p1 = icmp_ln1039_162_fu_31936_p2;
[2025-10-13 21:23:41,125]       |                                    ^
[2025-10-13 21:23:41,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50059:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_165_fu_32100_p2' generates 1 bits.
[2025-10-13 21:23:41,125] 50059 | assign zext_ln1039_143_fu_32106_p1 = icmp_ln1039_165_fu_32100_p2;
[2025-10-13 21:23:41,125]       |                                    ^
[2025-10-13 21:23:41,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50061:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_166_fu_32110_p2' generates 1 bits.
[2025-10-13 21:23:41,125] 50061 | assign zext_ln1039_144_fu_32116_p1 = icmp_ln1039_166_fu_32110_p2;
[2025-10-13 21:23:41,125]       |                                    ^
[2025-10-13 21:23:41,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50063:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_167_fu_32120_p2' generates 1 bits.
[2025-10-13 21:23:41,125] 50063 | assign zext_ln1039_145_fu_32126_p1 = icmp_ln1039_167_fu_32120_p2;
[2025-10-13 21:23:41,125]       |                                    ^
[2025-10-13 21:23:41,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50065:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_168_fu_32130_p2' generates 1 bits.
[2025-10-13 21:23:41,125] 50065 | assign zext_ln1039_146_fu_32136_p1 = icmp_ln1039_168_fu_32130_p2;
[2025-10-13 21:23:41,125]       |                                    ^
[2025-10-13 21:23:41,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50067:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_169_fu_32140_p2' generates 1 bits.
[2025-10-13 21:23:41,125] 50067 | assign zext_ln1039_147_fu_32146_p1 = icmp_ln1039_169_fu_32140_p2;
[2025-10-13 21:23:41,125]       |                                    ^
[2025-10-13 21:23:41,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50069:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_170_fu_32150_p2' generates 1 bits.
[2025-10-13 21:23:41,125] 50069 | assign zext_ln1039_148_fu_32156_p1 = icmp_ln1039_170_fu_32150_p2;
[2025-10-13 21:23:41,125]       |                                    ^
[2025-10-13 21:23:41,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50071:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_171_fu_32160_p2' generates 1 bits.
[2025-10-13 21:23:41,125] 50071 | assign zext_ln1039_149_fu_32166_p1 = icmp_ln1039_171_fu_32160_p2;
[2025-10-13 21:23:41,125]       |                                    ^
[2025-10-13 21:23:41,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50073:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_16_fu_29330_p2' generates 1 bits.
[2025-10-13 21:23:41,125] 50073 | assign zext_ln1039_14_fu_29336_p1 = icmp_ln1039_16_fu_29330_p2;
[2025-10-13 21:23:41,125]       |                                   ^
[2025-10-13 21:23:41,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50075:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_172_fu_32170_p2' generates 1 bits.
[2025-10-13 21:23:41,125] 50075 | assign zext_ln1039_150_fu_32176_p1 = icmp_ln1039_172_fu_32170_p2;
[2025-10-13 21:23:41,125]       |                                    ^
[2025-10-13 21:23:41,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50077:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_173_fu_32180_p2' generates 1 bits.
[2025-10-13 21:23:41,125] 50077 | assign zext_ln1039_151_fu_32186_p1 = icmp_ln1039_173_fu_32180_p2;
[2025-10-13 21:23:41,125]       |                                    ^
[2025-10-13 21:23:41,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50079:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_174_fu_32190_p2' generates 1 bits.
[2025-10-13 21:23:41,125] 50079 | assign zext_ln1039_152_fu_32196_p1 = icmp_ln1039_174_fu_32190_p2;
[2025-10-13 21:23:41,125]       |                                    ^
[2025-10-13 21:23:41,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50081:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_175_fu_32200_p2' generates 1 bits.
[2025-10-13 21:23:41,125] 50081 | assign zext_ln1039_153_fu_32206_p1 = icmp_ln1039_175_fu_32200_p2;
[2025-10-13 21:23:41,125]       |                                    ^
[2025-10-13 21:23:41,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50083:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_176_fu_32210_p2' generates 1 bits.
[2025-10-13 21:23:41,125] 50083 | assign zext_ln1039_154_fu_32216_p1 = icmp_ln1039_176_fu_32210_p2;
[2025-10-13 21:23:41,125]       |                                    ^
[2025-10-13 21:23:41,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50085:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_177_fu_32220_p2' generates 1 bits.
[2025-10-13 21:23:41,125] 50085 | assign zext_ln1039_155_fu_32226_p1 = icmp_ln1039_177_fu_32220_p2;
[2025-10-13 21:23:41,125]       |                                    ^
[2025-10-13 21:23:41,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50087:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_180_fu_32374_p2' generates 1 bits.
[2025-10-13 21:23:41,125] 50087 | assign zext_ln1039_156_fu_32380_p1 = icmp_ln1039_180_fu_32374_p2;
[2025-10-13 21:23:41,125]       |                                    ^
[2025-10-13 21:23:41,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50089:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_181_fu_32384_p2' generates 1 bits.
[2025-10-13 21:23:41,125] 50089 | assign zext_ln1039_157_fu_32390_p1 = icmp_ln1039_181_fu_32384_p2;
[2025-10-13 21:23:41,125]       |                                    ^
[2025-10-13 21:23:41,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50091:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_182_fu_32394_p2' generates 1 bits.
[2025-10-13 21:23:41,125] 50091 | assign zext_ln1039_158_fu_32400_p1 = icmp_ln1039_182_fu_32394_p2;
[2025-10-13 21:23:41,125]       |                                    ^
[2025-10-13 21:23:41,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50093:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_183_fu_32404_p2' generates 1 bits.
[2025-10-13 21:23:41,125] 50093 | assign zext_ln1039_159_fu_32410_p1 = icmp_ln1039_183_fu_32404_p2;
[2025-10-13 21:23:41,125]       |                                    ^
[2025-10-13 21:23:41,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50095:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_17_fu_29340_p2' generates 1 bits.
[2025-10-13 21:23:41,125] 50095 | assign zext_ln1039_15_fu_29346_p1 = icmp_ln1039_17_fu_29340_p2;
[2025-10-13 21:23:41,125]       |                                   ^
[2025-10-13 21:23:41,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50097:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_184_fu_32414_p2' generates 1 bits.
[2025-10-13 21:23:41,125] 50097 | assign zext_ln1039_160_fu_32420_p1 = icmp_ln1039_184_fu_32414_p2;
[2025-10-13 21:23:41,125]       |                                    ^
[2025-10-13 21:23:41,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50099:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_185_fu_32424_p2' generates 1 bits.
[2025-10-13 21:23:41,125] 50099 | assign zext_ln1039_161_fu_32430_p1 = icmp_ln1039_185_fu_32424_p2;
[2025-10-13 21:23:41,125]       |                                    ^
[2025-10-13 21:23:41,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50101:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_186_fu_32434_p2' generates 1 bits.
[2025-10-13 21:23:41,125] 50101 | assign zext_ln1039_162_fu_32440_p1 = icmp_ln1039_186_fu_32434_p2;
[2025-10-13 21:23:41,125]       |                                    ^
[2025-10-13 21:23:41,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50103:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_187_fu_32444_p2' generates 1 bits.
[2025-10-13 21:23:41,125] 50103 | assign zext_ln1039_163_fu_32450_p1 = icmp_ln1039_187_fu_32444_p2;
[2025-10-13 21:23:41,125]       |                                    ^
[2025-10-13 21:23:41,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50105:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_188_fu_32454_p2' generates 1 bits.
[2025-10-13 21:23:41,125] 50105 | assign zext_ln1039_164_fu_32460_p1 = icmp_ln1039_188_fu_32454_p2;
[2025-10-13 21:23:41,125]       |                                    ^
[2025-10-13 21:23:41,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50107:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_189_fu_32464_p2' generates 1 bits.
[2025-10-13 21:23:41,125] 50107 | assign zext_ln1039_165_fu_32470_p1 = icmp_ln1039_189_fu_32464_p2;
[2025-10-13 21:23:41,125]       |                                    ^
[2025-10-13 21:23:41,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50109:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_190_fu_32474_p2' generates 1 bits.
[2025-10-13 21:23:41,125] 50109 | assign zext_ln1039_166_fu_32480_p1 = icmp_ln1039_190_fu_32474_p2;
[2025-10-13 21:23:41,125]       |                                    ^
[2025-10-13 21:23:41,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50111:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_191_fu_32484_p2' generates 1 bits.
[2025-10-13 21:23:41,125] 50111 | assign zext_ln1039_167_fu_32490_p1 = icmp_ln1039_191_fu_32484_p2;
[2025-10-13 21:23:41,125]       |                                    ^
[2025-10-13 21:23:41,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50113:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_192_fu_32494_p2' generates 1 bits.
[2025-10-13 21:23:41,125] 50113 | assign zext_ln1039_168_fu_32500_p1 = icmp_ln1039_192_fu_32494_p2;
[2025-10-13 21:23:41,125]       |                                    ^
[2025-10-13 21:23:41,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50115:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_195_fu_32648_p2' generates 1 bits.
[2025-10-13 21:23:41,125] 50115 | assign zext_ln1039_169_fu_32654_p1 = icmp_ln1039_195_fu_32648_p2;
[2025-10-13 21:23:41,125]       |                                    ^
[2025-10-13 21:23:41,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50117:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_18_fu_29350_p2' generates 1 bits.
[2025-10-13 21:23:41,125] 50117 | assign zext_ln1039_16_fu_29356_p1 = icmp_ln1039_18_fu_29350_p2;
[2025-10-13 21:23:41,125]       |                                   ^
[2025-10-13 21:23:41,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50119:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_196_fu_32658_p2' generates 1 bits.
[2025-10-13 21:23:41,125] 50119 | assign zext_ln1039_170_fu_32664_p1 = icmp_ln1039_196_fu_32658_p2;
[2025-10-13 21:23:41,125]       |                                    ^
[2025-10-13 21:23:41,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50121:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_197_fu_32668_p2' generates 1 bits.
[2025-10-13 21:23:41,125] 50121 | assign zext_ln1039_171_fu_32674_p1 = icmp_ln1039_197_fu_32668_p2;
[2025-10-13 21:23:41,125]       |                                    ^
[2025-10-13 21:23:41,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50123:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_198_fu_32678_p2' generates 1 bits.
[2025-10-13 21:23:41,125] 50123 | assign zext_ln1039_172_fu_32684_p1 = icmp_ln1039_198_fu_32678_p2;
[2025-10-13 21:23:41,125]       |                                    ^
[2025-10-13 21:23:41,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50125:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_199_fu_32688_p2' generates 1 bits.
[2025-10-13 21:23:41,125] 50125 | assign zext_ln1039_173_fu_32694_p1 = icmp_ln1039_199_fu_32688_p2;
[2025-10-13 21:23:41,125]       |                                    ^
[2025-10-13 21:23:41,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50127:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_200_fu_32698_p2' generates 1 bits.
[2025-10-13 21:23:41,125] 50127 | assign zext_ln1039_174_fu_32704_p1 = icmp_ln1039_200_fu_32698_p2;
[2025-10-13 21:23:41,125]       |                                    ^
[2025-10-13 21:23:41,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50129:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_201_fu_32708_p2' generates 1 bits.
[2025-10-13 21:23:41,126] 50129 | assign zext_ln1039_175_fu_32714_p1 = icmp_ln1039_201_fu_32708_p2;
[2025-10-13 21:23:41,126]       |                                    ^
[2025-10-13 21:23:41,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50131:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_202_fu_32718_p2' generates 1 bits.
[2025-10-13 21:23:41,126] 50131 | assign zext_ln1039_176_fu_32724_p1 = icmp_ln1039_202_fu_32718_p2;
[2025-10-13 21:23:41,126]       |                                    ^
[2025-10-13 21:23:41,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50133:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_203_fu_32728_p2' generates 1 bits.
[2025-10-13 21:23:41,126] 50133 | assign zext_ln1039_177_fu_32734_p1 = icmp_ln1039_203_fu_32728_p2;
[2025-10-13 21:23:41,126]       |                                    ^
[2025-10-13 21:23:41,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50135:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_204_fu_32738_p2' generates 1 bits.
[2025-10-13 21:23:41,126] 50135 | assign zext_ln1039_178_fu_32744_p1 = icmp_ln1039_204_fu_32738_p2;
[2025-10-13 21:23:41,126]       |                                    ^
[2025-10-13 21:23:41,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50137:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_205_fu_32748_p2' generates 1 bits.
[2025-10-13 21:23:41,126] 50137 | assign zext_ln1039_179_fu_32754_p1 = icmp_ln1039_205_fu_32748_p2;
[2025-10-13 21:23:41,126]       |                                    ^
[2025-10-13 21:23:41,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50139:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_19_fu_29360_p2' generates 1 bits.
[2025-10-13 21:23:41,126] 50139 | assign zext_ln1039_17_fu_29366_p1 = icmp_ln1039_19_fu_29360_p2;
[2025-10-13 21:23:41,126]       |                                   ^
[2025-10-13 21:23:41,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50141:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_206_fu_32758_p2' generates 1 bits.
[2025-10-13 21:23:41,126] 50141 | assign zext_ln1039_180_fu_32764_p1 = icmp_ln1039_206_fu_32758_p2;
[2025-10-13 21:23:41,126]       |                                    ^
[2025-10-13 21:23:41,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50143:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_207_fu_32768_p2' generates 1 bits.
[2025-10-13 21:23:41,126] 50143 | assign zext_ln1039_181_fu_32774_p1 = icmp_ln1039_207_fu_32768_p2;
[2025-10-13 21:23:41,126]       |                                    ^
[2025-10-13 21:23:41,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50145:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_210_fu_32922_p2' generates 1 bits.
[2025-10-13 21:23:41,126] 50145 | assign zext_ln1039_182_fu_32928_p1 = icmp_ln1039_210_fu_32922_p2;
[2025-10-13 21:23:41,126]       |                                    ^
[2025-10-13 21:23:41,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50147:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_211_fu_32932_p2' generates 1 bits.
[2025-10-13 21:23:41,126] 50147 | assign zext_ln1039_183_fu_32938_p1 = icmp_ln1039_211_fu_32932_p2;
[2025-10-13 21:23:41,126]       |                                    ^
[2025-10-13 21:23:41,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50149:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_212_fu_32942_p2' generates 1 bits.
[2025-10-13 21:23:41,126] 50149 | assign zext_ln1039_184_fu_32948_p1 = icmp_ln1039_212_fu_32942_p2;
[2025-10-13 21:23:41,126]       |                                    ^
[2025-10-13 21:23:41,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50151:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_213_fu_32952_p2' generates 1 bits.
[2025-10-13 21:23:41,126] 50151 | assign zext_ln1039_185_fu_32958_p1 = icmp_ln1039_213_fu_32952_p2;
[2025-10-13 21:23:41,126]       |                                    ^
[2025-10-13 21:23:41,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50153:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_214_fu_32962_p2' generates 1 bits.
[2025-10-13 21:23:41,126] 50153 | assign zext_ln1039_186_fu_32968_p1 = icmp_ln1039_214_fu_32962_p2;
[2025-10-13 21:23:41,126]       |                                    ^
[2025-10-13 21:23:41,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50155:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_215_fu_32972_p2' generates 1 bits.
[2025-10-13 21:23:41,126] 50155 | assign zext_ln1039_187_fu_32978_p1 = icmp_ln1039_215_fu_32972_p2;
[2025-10-13 21:23:41,126]       |                                    ^
[2025-10-13 21:23:41,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50157:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_216_fu_32982_p2' generates 1 bits.
[2025-10-13 21:23:41,126] 50157 | assign zext_ln1039_188_fu_32988_p1 = icmp_ln1039_216_fu_32982_p2;
[2025-10-13 21:23:41,126]       |                                    ^
[2025-10-13 21:23:41,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50159:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_217_fu_32992_p2' generates 1 bits.
[2025-10-13 21:23:41,126] 50159 | assign zext_ln1039_189_fu_32998_p1 = icmp_ln1039_217_fu_32992_p2;
[2025-10-13 21:23:41,126]       |                                    ^
[2025-10-13 21:23:41,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50161:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_20_fu_29370_p2' generates 1 bits.
[2025-10-13 21:23:41,126] 50161 | assign zext_ln1039_18_fu_29376_p1 = icmp_ln1039_20_fu_29370_p2;
[2025-10-13 21:23:41,126]       |                                   ^
[2025-10-13 21:23:41,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50163:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_218_fu_33002_p2' generates 1 bits.
[2025-10-13 21:23:41,126] 50163 | assign zext_ln1039_190_fu_33008_p1 = icmp_ln1039_218_fu_33002_p2;
[2025-10-13 21:23:41,126]       |                                    ^
[2025-10-13 21:23:41,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50165:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_219_fu_33012_p2' generates 1 bits.
[2025-10-13 21:23:41,126] 50165 | assign zext_ln1039_191_fu_33018_p1 = icmp_ln1039_219_fu_33012_p2;
[2025-10-13 21:23:41,126]       |                                    ^
[2025-10-13 21:23:41,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50167:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_220_fu_33022_p2' generates 1 bits.
[2025-10-13 21:23:41,126] 50167 | assign zext_ln1039_192_fu_33028_p1 = icmp_ln1039_220_fu_33022_p2;
[2025-10-13 21:23:41,126]       |                                    ^
[2025-10-13 21:23:41,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50169:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_221_fu_33032_p2' generates 1 bits.
[2025-10-13 21:23:41,126] 50169 | assign zext_ln1039_193_fu_33038_p1 = icmp_ln1039_221_fu_33032_p2;
[2025-10-13 21:23:41,126]       |                                    ^
[2025-10-13 21:23:41,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50171:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_222_fu_33042_p2' generates 1 bits.
[2025-10-13 21:23:41,126] 50171 | assign zext_ln1039_194_fu_33048_p1 = icmp_ln1039_222_fu_33042_p2;
[2025-10-13 21:23:41,126]       |                                    ^
[2025-10-13 21:23:41,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50173:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_225_fu_33196_p2' generates 1 bits.
[2025-10-13 21:23:41,126] 50173 | assign zext_ln1039_195_fu_33202_p1 = icmp_ln1039_225_fu_33196_p2;
[2025-10-13 21:23:41,126]       |                                    ^
[2025-10-13 21:23:41,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50175:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_226_fu_33206_p2' generates 1 bits.
[2025-10-13 21:23:41,126] 50175 | assign zext_ln1039_196_fu_33212_p1 = icmp_ln1039_226_fu_33206_p2;
[2025-10-13 21:23:41,126]       |                                    ^
[2025-10-13 21:23:41,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50177:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_227_fu_33216_p2' generates 1 bits.
[2025-10-13 21:23:41,126] 50177 | assign zext_ln1039_197_fu_33222_p1 = icmp_ln1039_227_fu_33216_p2;
[2025-10-13 21:23:41,126]       |                                    ^
[2025-10-13 21:23:41,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50179:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_228_fu_33226_p2' generates 1 bits.
[2025-10-13 21:23:41,126] 50179 | assign zext_ln1039_198_fu_33232_p1 = icmp_ln1039_228_fu_33226_p2;
[2025-10-13 21:23:41,126]       |                                    ^
[2025-10-13 21:23:41,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50181:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_229_fu_33236_p2' generates 1 bits.
[2025-10-13 21:23:41,126] 50181 | assign zext_ln1039_199_fu_33242_p1 = icmp_ln1039_229_fu_33236_p2;
[2025-10-13 21:23:41,126]       |                                    ^
[2025-10-13 21:23:41,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50183:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_21_fu_29380_p2' generates 1 bits.
[2025-10-13 21:23:41,126] 50183 | assign zext_ln1039_19_fu_29386_p1 = icmp_ln1039_21_fu_29380_p2;
[2025-10-13 21:23:41,126]       |                                   ^
[2025-10-13 21:23:41,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50185:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_1_fu_29056_p2' generates 1 bits.
[2025-10-13 21:23:41,126] 50185 | assign zext_ln1039_1_fu_29062_p1 = icmp_ln1039_1_fu_29056_p2;
[2025-10-13 21:23:41,126]       |                                  ^
[2025-10-13 21:23:41,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50187:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_230_fu_33246_p2' generates 1 bits.
[2025-10-13 21:23:41,126] 50187 | assign zext_ln1039_200_fu_33252_p1 = icmp_ln1039_230_fu_33246_p2;
[2025-10-13 21:23:41,126]       |                                    ^
[2025-10-13 21:23:41,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50189:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_231_fu_33256_p2' generates 1 bits.
[2025-10-13 21:23:41,126] 50189 | assign zext_ln1039_201_fu_33262_p1 = icmp_ln1039_231_fu_33256_p2;
[2025-10-13 21:23:41,126]       |                                    ^
[2025-10-13 21:23:41,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50191:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_232_fu_33266_p2' generates 1 bits.
[2025-10-13 21:23:41,126] 50191 | assign zext_ln1039_202_fu_33272_p1 = icmp_ln1039_232_fu_33266_p2;
[2025-10-13 21:23:41,126]       |                                    ^
[2025-10-13 21:23:41,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50193:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_233_fu_33276_p2' generates 1 bits.
[2025-10-13 21:23:41,126] 50193 | assign zext_ln1039_203_fu_33282_p1 = icmp_ln1039_233_fu_33276_p2;
[2025-10-13 21:23:41,126]       |                                    ^
[2025-10-13 21:23:41,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50195:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_234_fu_33286_p2' generates 1 bits.
[2025-10-13 21:23:41,126] 50195 | assign zext_ln1039_204_fu_33292_p1 = icmp_ln1039_234_fu_33286_p2;
[2025-10-13 21:23:41,126]       |                                    ^
[2025-10-13 21:23:41,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50197:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_235_fu_33296_p2' generates 1 bits.
[2025-10-13 21:23:41,126] 50197 | assign zext_ln1039_205_fu_33302_p1 = icmp_ln1039_235_fu_33296_p2;
[2025-10-13 21:23:41,126]       |                                    ^
[2025-10-13 21:23:41,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50199:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_236_fu_33306_p2' generates 1 bits.
[2025-10-13 21:23:41,126] 50199 | assign zext_ln1039_206_fu_33312_p1 = icmp_ln1039_236_fu_33306_p2;
[2025-10-13 21:23:41,126]       |                                    ^
[2025-10-13 21:23:41,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50201:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_237_fu_33316_p2' generates 1 bits.
[2025-10-13 21:23:41,126] 50201 | assign zext_ln1039_207_fu_33322_p1 = icmp_ln1039_237_fu_33316_p2;
[2025-10-13 21:23:41,126]       |                                    ^
[2025-10-13 21:23:41,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50203:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_240_fu_33470_p2' generates 1 bits.
[2025-10-13 21:23:41,127] 50203 | assign zext_ln1039_208_fu_33476_p1 = icmp_ln1039_240_fu_33470_p2;
[2025-10-13 21:23:41,127]       |                                    ^
[2025-10-13 21:23:41,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50205:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_241_fu_33480_p2' generates 1 bits.
[2025-10-13 21:23:41,127] 50205 | assign zext_ln1039_209_fu_33486_p1 = icmp_ln1039_241_fu_33480_p2;
[2025-10-13 21:23:41,127]       |                                    ^
[2025-10-13 21:23:41,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50207:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_22_fu_29390_p2' generates 1 bits.
[2025-10-13 21:23:41,127] 50207 | assign zext_ln1039_20_fu_29396_p1 = icmp_ln1039_22_fu_29390_p2;
[2025-10-13 21:23:41,127]       |                                   ^
[2025-10-13 21:23:41,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50209:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_242_fu_33490_p2' generates 1 bits.
[2025-10-13 21:23:41,127] 50209 | assign zext_ln1039_210_fu_33496_p1 = icmp_ln1039_242_fu_33490_p2;
[2025-10-13 21:23:41,127]       |                                    ^
[2025-10-13 21:23:41,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50211:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_243_fu_33500_p2' generates 1 bits.
[2025-10-13 21:23:41,127] 50211 | assign zext_ln1039_211_fu_33506_p1 = icmp_ln1039_243_fu_33500_p2;
[2025-10-13 21:23:41,127]       |                                    ^
[2025-10-13 21:23:41,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50213:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_244_fu_33510_p2' generates 1 bits.
[2025-10-13 21:23:41,127] 50213 | assign zext_ln1039_212_fu_33516_p1 = icmp_ln1039_244_fu_33510_p2;
[2025-10-13 21:23:41,127]       |                                    ^
[2025-10-13 21:23:41,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50215:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_245_fu_33520_p2' generates 1 bits.
[2025-10-13 21:23:41,127] 50215 | assign zext_ln1039_213_fu_33526_p1 = icmp_ln1039_245_fu_33520_p2;
[2025-10-13 21:23:41,127]       |                                    ^
[2025-10-13 21:23:41,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50217:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_254_fu_33540_p2' generates 1 bits.
[2025-10-13 21:23:41,127] 50217 | assign zext_ln1039_214_fu_33546_p1 = icmp_ln1039_254_fu_33540_p2;
[2025-10-13 21:23:41,127]       |                                    ^
[2025-10-13 21:23:41,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50219:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_247_fu_33550_p2' generates 1 bits.
[2025-10-13 21:23:41,127] 50219 | assign zext_ln1039_215_fu_33556_p1 = icmp_ln1039_247_fu_33550_p2;
[2025-10-13 21:23:41,127]       |                                    ^
[2025-10-13 21:23:41,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50221:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_248_fu_33560_p2' generates 1 bits.
[2025-10-13 21:23:41,127] 50221 | assign zext_ln1039_216_fu_33566_p1 = icmp_ln1039_248_fu_33560_p2;
[2025-10-13 21:23:41,127]       |                                    ^
[2025-10-13 21:23:41,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50223:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_249_fu_33570_p2' generates 1 bits.
[2025-10-13 21:23:41,127] 50223 | assign zext_ln1039_217_fu_33576_p1 = icmp_ln1039_249_fu_33570_p2;
[2025-10-13 21:23:41,127]       |                                    ^
[2025-10-13 21:23:41,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50225:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_250_fu_33580_p2' generates 1 bits.
[2025-10-13 21:23:41,127] 50225 | assign zext_ln1039_218_fu_33586_p1 = icmp_ln1039_250_fu_33580_p2;
[2025-10-13 21:23:41,127]       |                                    ^
[2025-10-13 21:23:41,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50227:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_251_fu_33590_p2' generates 1 bits.
[2025-10-13 21:23:41,127] 50227 | assign zext_ln1039_219_fu_33596_p1 = icmp_ln1039_251_fu_33590_p2;
[2025-10-13 21:23:41,127]       |                                    ^
[2025-10-13 21:23:41,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50229:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_23_fu_29400_p2' generates 1 bits.
[2025-10-13 21:23:41,127] 50229 | assign zext_ln1039_21_fu_29406_p1 = icmp_ln1039_23_fu_29400_p2;
[2025-10-13 21:23:41,127]       |                                   ^
[2025-10-13 21:23:41,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50231:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_252_fu_33600_p2' generates 1 bits.
[2025-10-13 21:23:41,127] 50231 | assign zext_ln1039_220_fu_33606_p1 = icmp_ln1039_252_fu_33600_p2;
[2025-10-13 21:23:41,127]       |                                    ^
[2025-10-13 21:23:41,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50233:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_255_fu_33754_p2' generates 1 bits.
[2025-10-13 21:23:41,127] 50233 | assign zext_ln1039_221_fu_33760_p1 = icmp_ln1039_255_fu_33754_p2;
[2025-10-13 21:23:41,127]       |                                    ^
[2025-10-13 21:23:41,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50235:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_256_fu_33764_p2' generates 1 bits.
[2025-10-13 21:23:41,127] 50235 | assign zext_ln1039_222_fu_33770_p1 = icmp_ln1039_256_fu_33764_p2;
[2025-10-13 21:23:41,127]       |                                    ^
[2025-10-13 21:23:41,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50237:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_257_fu_33774_p2' generates 1 bits.
[2025-10-13 21:23:41,127] 50237 | assign zext_ln1039_223_fu_33780_p1 = icmp_ln1039_257_fu_33774_p2;
[2025-10-13 21:23:41,127]       |                                    ^
[2025-10-13 21:23:41,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50239:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_258_fu_33784_p2' generates 1 bits.
[2025-10-13 21:23:41,127] 50239 | assign zext_ln1039_224_fu_33790_p1 = icmp_ln1039_258_fu_33784_p2;
[2025-10-13 21:23:41,127]       |                                    ^
[2025-10-13 21:23:41,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50241:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_259_fu_33794_p2' generates 1 bits.
[2025-10-13 21:23:41,127] 50241 | assign zext_ln1039_225_fu_33800_p1 = icmp_ln1039_259_fu_33794_p2;
[2025-10-13 21:23:41,127]       |                                    ^
[2025-10-13 21:23:41,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50243:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_260_fu_33804_p2' generates 1 bits.
[2025-10-13 21:23:41,127] 50243 | assign zext_ln1039_226_fu_33810_p1 = icmp_ln1039_260_fu_33804_p2;
[2025-10-13 21:23:41,127]       |                                    ^
[2025-10-13 21:23:41,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50245:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_261_fu_33814_p2' generates 1 bits.
[2025-10-13 21:23:41,127] 50245 | assign zext_ln1039_227_fu_33820_p1 = icmp_ln1039_261_fu_33814_p2;
[2025-10-13 21:23:41,127]       |                                    ^
[2025-10-13 21:23:41,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50247:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_262_fu_33824_p2' generates 1 bits.
[2025-10-13 21:23:41,127] 50247 | assign zext_ln1039_228_fu_33830_p1 = icmp_ln1039_262_fu_33824_p2;
[2025-10-13 21:23:41,127]       |                                    ^
[2025-10-13 21:23:41,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50249:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_263_fu_33834_p2' generates 1 bits.
[2025-10-13 21:23:41,127] 50249 | assign zext_ln1039_229_fu_33840_p1 = icmp_ln1039_263_fu_33834_p2;
[2025-10-13 21:23:41,127]       |                                    ^
[2025-10-13 21:23:41,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50251:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_24_fu_29410_p2' generates 1 bits.
[2025-10-13 21:23:41,127] 50251 | assign zext_ln1039_22_fu_29416_p1 = icmp_ln1039_24_fu_29410_p2;
[2025-10-13 21:23:41,127]       |                                   ^
[2025-10-13 21:23:41,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50253:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_264_fu_33844_p2' generates 1 bits.
[2025-10-13 21:23:41,127] 50253 | assign zext_ln1039_230_fu_33850_p1 = icmp_ln1039_264_fu_33844_p2;
[2025-10-13 21:23:41,127]       |                                    ^
[2025-10-13 21:23:41,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50255:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_265_fu_33854_p2' generates 1 bits.
[2025-10-13 21:23:41,127] 50255 | assign zext_ln1039_231_fu_33860_p1 = icmp_ln1039_265_fu_33854_p2;
[2025-10-13 21:23:41,127]       |                                    ^
[2025-10-13 21:23:41,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50257:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_266_fu_33864_p2' generates 1 bits.
[2025-10-13 21:23:41,127] 50257 | assign zext_ln1039_232_fu_33870_p1 = icmp_ln1039_266_fu_33864_p2;
[2025-10-13 21:23:41,127]       |                                    ^
[2025-10-13 21:23:41,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50259:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_267_fu_33874_p2' generates 1 bits.
[2025-10-13 21:23:41,127] 50259 | assign zext_ln1039_233_fu_33880_p1 = icmp_ln1039_267_fu_33874_p2;
[2025-10-13 21:23:41,127]       |                                    ^
[2025-10-13 21:23:41,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50261:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_270_fu_34028_p2' generates 1 bits.
[2025-10-13 21:23:41,127] 50261 | assign zext_ln1039_234_fu_34034_p1 = icmp_ln1039_270_fu_34028_p2;
[2025-10-13 21:23:41,127]       |                                    ^
[2025-10-13 21:23:41,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50263:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_271_fu_34038_p2' generates 1 bits.
[2025-10-13 21:23:41,127] 50263 | assign zext_ln1039_235_fu_34044_p1 = icmp_ln1039_271_fu_34038_p2;
[2025-10-13 21:23:41,127]       |                                    ^
[2025-10-13 21:23:41,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50265:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_272_fu_34048_p2' generates 1 bits.
[2025-10-13 21:23:41,127] 50265 | assign zext_ln1039_236_fu_34054_p1 = icmp_ln1039_272_fu_34048_p2;
[2025-10-13 21:23:41,127]       |                                    ^
[2025-10-13 21:23:41,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50267:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_273_fu_34058_p2' generates 1 bits.
[2025-10-13 21:23:41,127] 50267 | assign zext_ln1039_237_fu_34064_p1 = icmp_ln1039_273_fu_34058_p2;
[2025-10-13 21:23:41,127]       |                                    ^
[2025-10-13 21:23:41,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50269:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_274_fu_34068_p2' generates 1 bits.
[2025-10-13 21:23:41,127] 50269 | assign zext_ln1039_238_fu_34074_p1 = icmp_ln1039_274_fu_34068_p2;
[2025-10-13 21:23:41,127]       |                                    ^
[2025-10-13 21:23:41,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50271:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_275_fu_34078_p2' generates 1 bits.
[2025-10-13 21:23:41,127] 50271 | assign zext_ln1039_239_fu_34084_p1 = icmp_ln1039_275_fu_34078_p2;
[2025-10-13 21:23:41,127]       |                                    ^
[2025-10-13 21:23:41,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50273:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_25_fu_29420_p2' generates 1 bits.
[2025-10-13 21:23:41,127] 50273 | assign zext_ln1039_23_fu_29426_p1 = icmp_ln1039_25_fu_29420_p2;
[2025-10-13 21:23:41,127]       |                                   ^
[2025-10-13 21:23:41,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50275:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_276_fu_34088_p2' generates 1 bits.
[2025-10-13 21:23:41,127] 50275 | assign zext_ln1039_240_fu_34094_p1 = icmp_ln1039_276_fu_34088_p2;
[2025-10-13 21:23:41,127]       |                                    ^
[2025-10-13 21:23:41,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50277:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_277_fu_34098_p2' generates 1 bits.
[2025-10-13 21:23:41,127] 50277 | assign zext_ln1039_241_fu_34104_p1 = icmp_ln1039_277_fu_34098_p2;
[2025-10-13 21:23:41,127]       |                                    ^
[2025-10-13 21:23:41,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50279:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_278_fu_34108_p2' generates 1 bits.
[2025-10-13 21:23:41,128] 50279 | assign zext_ln1039_242_fu_34114_p1 = icmp_ln1039_278_fu_34108_p2;
[2025-10-13 21:23:41,128]       |                                    ^
[2025-10-13 21:23:41,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50281:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_279_fu_34118_p2' generates 1 bits.
[2025-10-13 21:23:41,128] 50281 | assign zext_ln1039_243_fu_34124_p1 = icmp_ln1039_279_fu_34118_p2;
[2025-10-13 21:23:41,128]       |                                    ^
[2025-10-13 21:23:41,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50283:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_280_fu_34128_p2' generates 1 bits.
[2025-10-13 21:23:41,128] 50283 | assign zext_ln1039_244_fu_34134_p1 = icmp_ln1039_280_fu_34128_p2;
[2025-10-13 21:23:41,128]       |                                    ^
[2025-10-13 21:23:41,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50285:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_281_fu_34138_p2' generates 1 bits.
[2025-10-13 21:23:41,128] 50285 | assign zext_ln1039_245_fu_34144_p1 = icmp_ln1039_281_fu_34138_p2;
[2025-10-13 21:23:41,128]       |                                    ^
[2025-10-13 21:23:41,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50287:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_282_fu_34148_p2' generates 1 bits.
[2025-10-13 21:23:41,128] 50287 | assign zext_ln1039_246_fu_34154_p1 = icmp_ln1039_282_fu_34148_p2;
[2025-10-13 21:23:41,128]       |                                    ^
[2025-10-13 21:23:41,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50289:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_285_fu_34302_p2' generates 1 bits.
[2025-10-13 21:23:41,128] 50289 | assign zext_ln1039_247_fu_34308_p1 = icmp_ln1039_285_fu_34302_p2;
[2025-10-13 21:23:41,128]       |                                    ^
[2025-10-13 21:23:41,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50291:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_286_fu_34312_p2' generates 1 bits.
[2025-10-13 21:23:41,128] 50291 | assign zext_ln1039_248_fu_34318_p1 = icmp_ln1039_286_fu_34312_p2;
[2025-10-13 21:23:41,128]       |                                    ^
[2025-10-13 21:23:41,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50293:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_287_fu_34322_p2' generates 1 bits.
[2025-10-13 21:23:41,128] 50293 | assign zext_ln1039_249_fu_34328_p1 = icmp_ln1039_287_fu_34322_p2;
[2025-10-13 21:23:41,128]       |                                    ^
[2025-10-13 21:23:41,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50295:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_26_fu_29430_p2' generates 1 bits.
[2025-10-13 21:23:41,128] 50295 | assign zext_ln1039_24_fu_29436_p1 = icmp_ln1039_26_fu_29430_p2;
[2025-10-13 21:23:41,128]       |                                   ^
[2025-10-13 21:23:41,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50297:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_288_fu_34332_p2' generates 1 bits.
[2025-10-13 21:23:41,128] 50297 | assign zext_ln1039_250_fu_34338_p1 = icmp_ln1039_288_fu_34332_p2;
[2025-10-13 21:23:41,128]       |                                    ^
[2025-10-13 21:23:41,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50299:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_289_fu_34342_p2' generates 1 bits.
[2025-10-13 21:23:41,128] 50299 | assign zext_ln1039_251_fu_34348_p1 = icmp_ln1039_289_fu_34342_p2;
[2025-10-13 21:23:41,128]       |                                    ^
[2025-10-13 21:23:41,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50301:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_290_fu_34352_p2' generates 1 bits.
[2025-10-13 21:23:41,128] 50301 | assign zext_ln1039_252_fu_34358_p1 = icmp_ln1039_290_fu_34352_p2;
[2025-10-13 21:23:41,128]       |                                    ^
[2025-10-13 21:23:41,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50303:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_291_fu_34362_p2' generates 1 bits.
[2025-10-13 21:23:41,128] 50303 | assign zext_ln1039_253_fu_34368_p1 = icmp_ln1039_291_fu_34362_p2;
[2025-10-13 21:23:41,128]       |                                    ^
[2025-10-13 21:23:41,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50305:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_292_fu_34372_p2' generates 1 bits.
[2025-10-13 21:23:41,128] 50305 | assign zext_ln1039_254_fu_34378_p1 = icmp_ln1039_292_fu_34372_p2;
[2025-10-13 21:23:41,128]       |                                    ^
[2025-10-13 21:23:41,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50307:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_293_fu_34382_p2' generates 1 bits.
[2025-10-13 21:23:41,128] 50307 | assign zext_ln1039_255_fu_34388_p1 = icmp_ln1039_293_fu_34382_p2;
[2025-10-13 21:23:41,128]       |                                    ^
[2025-10-13 21:23:41,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50309:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_294_fu_34392_p2' generates 1 bits.
[2025-10-13 21:23:41,128] 50309 | assign zext_ln1039_256_fu_34398_p1 = icmp_ln1039_294_fu_34392_p2;
[2025-10-13 21:23:41,128]       |                                    ^
[2025-10-13 21:23:41,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50311:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_295_fu_34402_p2' generates 1 bits.
[2025-10-13 21:23:41,128] 50311 | assign zext_ln1039_257_fu_34408_p1 = icmp_ln1039_295_fu_34402_p2;
[2025-10-13 21:23:41,128]       |                                    ^
[2025-10-13 21:23:41,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50313:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_296_fu_34412_p2' generates 1 bits.
[2025-10-13 21:23:41,128] 50313 | assign zext_ln1039_258_fu_34418_p1 = icmp_ln1039_296_fu_34412_p2;
[2025-10-13 21:23:41,128]       |                                    ^
[2025-10-13 21:23:41,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50315:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_297_fu_34422_p2' generates 1 bits.
[2025-10-13 21:23:41,128] 50315 | assign zext_ln1039_259_fu_34428_p1 = icmp_ln1039_297_fu_34422_p2;
[2025-10-13 21:23:41,128]       |                                    ^
[2025-10-13 21:23:41,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50317:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_27_fu_29440_p2' generates 1 bits.
[2025-10-13 21:23:41,128] 50317 | assign zext_ln1039_25_fu_29446_p1 = icmp_ln1039_27_fu_29440_p2;
[2025-10-13 21:23:41,128]       |                                   ^
[2025-10-13 21:23:41,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50319:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_300_fu_34576_p2' generates 1 bits.
[2025-10-13 21:23:41,128] 50319 | assign zext_ln1039_260_fu_34582_p1 = icmp_ln1039_300_fu_34576_p2;
[2025-10-13 21:23:41,128]       |                                    ^
[2025-10-13 21:23:41,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50321:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_301_fu_34586_p2' generates 1 bits.
[2025-10-13 21:23:41,128] 50321 | assign zext_ln1039_261_fu_34592_p1 = icmp_ln1039_301_fu_34586_p2;
[2025-10-13 21:23:41,128]       |                                    ^
[2025-10-13 21:23:41,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50323:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_302_fu_34596_p2' generates 1 bits.
[2025-10-13 21:23:41,128] 50323 | assign zext_ln1039_262_fu_34602_p1 = icmp_ln1039_302_fu_34596_p2;
[2025-10-13 21:23:41,128]       |                                    ^
[2025-10-13 21:23:41,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50325:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_303_fu_34606_p2' generates 1 bits.
[2025-10-13 21:23:41,128] 50325 | assign zext_ln1039_263_fu_34612_p1 = icmp_ln1039_303_fu_34606_p2;
[2025-10-13 21:23:41,128]       |                                    ^
[2025-10-13 21:23:41,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50327:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_304_fu_34616_p2' generates 1 bits.
[2025-10-13 21:23:41,128] 50327 | assign zext_ln1039_264_fu_34622_p1 = icmp_ln1039_304_fu_34616_p2;
[2025-10-13 21:23:41,128]       |                                    ^
[2025-10-13 21:23:41,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50329:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_305_fu_34626_p2' generates 1 bits.
[2025-10-13 21:23:41,128] 50329 | assign zext_ln1039_265_fu_34632_p1 = icmp_ln1039_305_fu_34626_p2;
[2025-10-13 21:23:41,128]       |                                    ^
[2025-10-13 21:23:41,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50331:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_306_fu_34636_p2' generates 1 bits.
[2025-10-13 21:23:41,128] 50331 | assign zext_ln1039_266_fu_34642_p1 = icmp_ln1039_306_fu_34636_p2;
[2025-10-13 21:23:41,128]       |                                    ^
[2025-10-13 21:23:41,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50333:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_307_fu_34646_p2' generates 1 bits.
[2025-10-13 21:23:41,128] 50333 | assign zext_ln1039_267_fu_34652_p1 = icmp_ln1039_307_fu_34646_p2;
[2025-10-13 21:23:41,128]       |                                    ^
[2025-10-13 21:23:41,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50335:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_308_fu_34656_p2' generates 1 bits.
[2025-10-13 21:23:41,128] 50335 | assign zext_ln1039_268_fu_34662_p1 = icmp_ln1039_308_fu_34656_p2;
[2025-10-13 21:23:41,128]       |                                    ^
[2025-10-13 21:23:41,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50337:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_309_fu_34666_p2' generates 1 bits.
[2025-10-13 21:23:41,128] 50337 | assign zext_ln1039_269_fu_34672_p1 = icmp_ln1039_309_fu_34666_p2;
[2025-10-13 21:23:41,128]       |                                    ^
[2025-10-13 21:23:41,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50339:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_30_fu_29594_p2' generates 1 bits.
[2025-10-13 21:23:41,128] 50339 | assign zext_ln1039_26_fu_29600_p1 = icmp_ln1039_30_fu_29594_p2;
[2025-10-13 21:23:41,128]       |                                   ^
[2025-10-13 21:23:41,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50341:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_310_fu_34676_p2' generates 1 bits.
[2025-10-13 21:23:41,128] 50341 | assign zext_ln1039_270_fu_34682_p1 = icmp_ln1039_310_fu_34676_p2;
[2025-10-13 21:23:41,128]       |                                    ^
[2025-10-13 21:23:41,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50343:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_311_fu_34686_p2' generates 1 bits.
[2025-10-13 21:23:41,128] 50343 | assign zext_ln1039_271_fu_34692_p1 = icmp_ln1039_311_fu_34686_p2;
[2025-10-13 21:23:41,128]       |                                    ^
[2025-10-13 21:23:41,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50345:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_312_fu_34696_p2' generates 1 bits.
[2025-10-13 21:23:41,128] 50345 | assign zext_ln1039_272_fu_34702_p1 = icmp_ln1039_312_fu_34696_p2;
[2025-10-13 21:23:41,128]       |                                    ^
[2025-10-13 21:23:41,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50347:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_315_fu_34850_p2' generates 1 bits.
[2025-10-13 21:23:41,128] 50347 | assign zext_ln1039_273_fu_34856_p1 = icmp_ln1039_315_fu_34850_p2;
[2025-10-13 21:23:41,128]       |                                    ^
[2025-10-13 21:23:41,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50349:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_316_fu_34860_p2' generates 1 bits.
[2025-10-13 21:23:41,128] 50349 | assign zext_ln1039_274_fu_34866_p1 = icmp_ln1039_316_fu_34860_p2;
[2025-10-13 21:23:41,128]       |                                    ^
[2025-10-13 21:23:41,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50351:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_317_fu_34870_p2' generates 1 bits.
[2025-10-13 21:23:41,128] 50351 | assign zext_ln1039_275_fu_34876_p1 = icmp_ln1039_317_fu_34870_p2;
[2025-10-13 21:23:41,128]       |                                    ^
[2025-10-13 21:23:41,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50353:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_318_fu_34880_p2' generates 1 bits.
[2025-10-13 21:23:41,128] 50353 | assign zext_ln1039_276_fu_34886_p1 = icmp_ln1039_318_fu_34880_p2;
[2025-10-13 21:23:41,128]       |                                    ^
[2025-10-13 21:23:41,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50355:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_319_fu_34890_p2' generates 1 bits.
[2025-10-13 21:23:41,129] 50355 | assign zext_ln1039_277_fu_34896_p1 = icmp_ln1039_319_fu_34890_p2;
[2025-10-13 21:23:41,129]       |                                    ^
[2025-10-13 21:23:41,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50357:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_320_fu_34900_p2' generates 1 bits.
[2025-10-13 21:23:41,129] 50357 | assign zext_ln1039_278_fu_34906_p1 = icmp_ln1039_320_fu_34900_p2;
[2025-10-13 21:23:41,129]       |                                    ^
[2025-10-13 21:23:41,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50359:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_321_fu_34910_p2' generates 1 bits.
[2025-10-13 21:23:41,129] 50359 | assign zext_ln1039_279_fu_34916_p1 = icmp_ln1039_321_fu_34910_p2;
[2025-10-13 21:23:41,129]       |                                    ^
[2025-10-13 21:23:41,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50361:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_31_fu_29604_p2' generates 1 bits.
[2025-10-13 21:23:41,129] 50361 | assign zext_ln1039_27_fu_29610_p1 = icmp_ln1039_31_fu_29604_p2;
[2025-10-13 21:23:41,129]       |                                   ^
[2025-10-13 21:23:41,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50363:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_322_fu_34920_p2' generates 1 bits.
[2025-10-13 21:23:41,129] 50363 | assign zext_ln1039_280_fu_34926_p1 = icmp_ln1039_322_fu_34920_p2;
[2025-10-13 21:23:41,129]       |                                    ^
[2025-10-13 21:23:41,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50365:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_323_fu_34930_p2' generates 1 bits.
[2025-10-13 21:23:41,129] 50365 | assign zext_ln1039_281_fu_34936_p1 = icmp_ln1039_323_fu_34930_p2;
[2025-10-13 21:23:41,129]       |                                    ^
[2025-10-13 21:23:41,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50367:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_324_fu_34940_p2' generates 1 bits.
[2025-10-13 21:23:41,129] 50367 | assign zext_ln1039_282_fu_34946_p1 = icmp_ln1039_324_fu_34940_p2;
[2025-10-13 21:23:41,129]       |                                    ^
[2025-10-13 21:23:41,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50369:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_325_fu_34950_p2' generates 1 bits.
[2025-10-13 21:23:41,129] 50369 | assign zext_ln1039_283_fu_34956_p1 = icmp_ln1039_325_fu_34950_p2;
[2025-10-13 21:23:41,129]       |                                    ^
[2025-10-13 21:23:41,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50371:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_326_fu_34960_p2' generates 1 bits.
[2025-10-13 21:23:41,129] 50371 | assign zext_ln1039_284_fu_34966_p1 = icmp_ln1039_326_fu_34960_p2;
[2025-10-13 21:23:41,129]       |                                    ^
[2025-10-13 21:23:41,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50373:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_327_fu_34970_p2' generates 1 bits.
[2025-10-13 21:23:41,129] 50373 | assign zext_ln1039_285_fu_34976_p1 = icmp_ln1039_327_fu_34970_p2;
[2025-10-13 21:23:41,129]       |                                    ^
[2025-10-13 21:23:41,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50375:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_330_fu_35124_p2' generates 1 bits.
[2025-10-13 21:23:41,129] 50375 | assign zext_ln1039_286_fu_35130_p1 = icmp_ln1039_330_fu_35124_p2;
[2025-10-13 21:23:41,129]       |                                    ^
[2025-10-13 21:23:41,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50377:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_331_fu_35134_p2' generates 1 bits.
[2025-10-13 21:23:41,129] 50377 | assign zext_ln1039_287_fu_35140_p1 = icmp_ln1039_331_fu_35134_p2;
[2025-10-13 21:23:41,129]       |                                    ^
[2025-10-13 21:23:41,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50379:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_332_fu_35144_p2' generates 1 bits.
[2025-10-13 21:23:41,129] 50379 | assign zext_ln1039_288_fu_35150_p1 = icmp_ln1039_332_fu_35144_p2;
[2025-10-13 21:23:41,129]       |                                    ^
[2025-10-13 21:23:41,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50381:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_333_fu_35154_p2' generates 1 bits.
[2025-10-13 21:23:41,129] 50381 | assign zext_ln1039_289_fu_35160_p1 = icmp_ln1039_333_fu_35154_p2;
[2025-10-13 21:23:41,129]       |                                    ^
[2025-10-13 21:23:41,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50383:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_32_fu_29614_p2' generates 1 bits.
[2025-10-13 21:23:41,129] 50383 | assign zext_ln1039_28_fu_29620_p1 = icmp_ln1039_32_fu_29614_p2;
[2025-10-13 21:23:41,129]       |                                   ^
[2025-10-13 21:23:41,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50385:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_334_fu_35164_p2' generates 1 bits.
[2025-10-13 21:23:41,129] 50385 | assign zext_ln1039_290_fu_35170_p1 = icmp_ln1039_334_fu_35164_p2;
[2025-10-13 21:23:41,129]       |                                    ^
[2025-10-13 21:23:41,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50387:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_335_fu_35174_p2' generates 1 bits.
[2025-10-13 21:23:41,129] 50387 | assign zext_ln1039_291_fu_35180_p1 = icmp_ln1039_335_fu_35174_p2;
[2025-10-13 21:23:41,129]       |                                    ^
[2025-10-13 21:23:41,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50389:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_336_fu_35184_p2' generates 1 bits.
[2025-10-13 21:23:41,129] 50389 | assign zext_ln1039_292_fu_35190_p1 = icmp_ln1039_336_fu_35184_p2;
[2025-10-13 21:23:41,129]       |                                    ^
[2025-10-13 21:23:41,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50391:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_337_fu_35194_p2' generates 1 bits.
[2025-10-13 21:23:41,129] 50391 | assign zext_ln1039_293_fu_35200_p1 = icmp_ln1039_337_fu_35194_p2;
[2025-10-13 21:23:41,129]       |                                    ^
[2025-10-13 21:23:41,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50393:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_338_fu_35204_p2' generates 1 bits.
[2025-10-13 21:23:41,129] 50393 | assign zext_ln1039_294_fu_35210_p1 = icmp_ln1039_338_fu_35204_p2;
[2025-10-13 21:23:41,129]       |                                    ^
[2025-10-13 21:23:41,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50395:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_339_fu_35214_p2' generates 1 bits.
[2025-10-13 21:23:41,129] 50395 | assign zext_ln1039_295_fu_35220_p1 = icmp_ln1039_339_fu_35214_p2;
[2025-10-13 21:23:41,129]       |                                    ^
[2025-10-13 21:23:41,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50397:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_340_fu_35224_p2' generates 1 bits.
[2025-10-13 21:23:41,129] 50397 | assign zext_ln1039_296_fu_35230_p1 = icmp_ln1039_340_fu_35224_p2;
[2025-10-13 21:23:41,129]       |                                    ^
[2025-10-13 21:23:41,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50399:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_341_fu_35234_p2' generates 1 bits.
[2025-10-13 21:23:41,129] 50399 | assign zext_ln1039_297_fu_35240_p1 = icmp_ln1039_341_fu_35234_p2;
[2025-10-13 21:23:41,129]       |                                    ^
[2025-10-13 21:23:41,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50401:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_342_fu_35244_p2' generates 1 bits.
[2025-10-13 21:23:41,129] 50401 | assign zext_ln1039_298_fu_35250_p1 = icmp_ln1039_342_fu_35244_p2;
[2025-10-13 21:23:41,129]       |                                    ^
[2025-10-13 21:23:41,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50403:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_345_fu_35398_p2' generates 1 bits.
[2025-10-13 21:23:41,129] 50403 | assign zext_ln1039_299_fu_35404_p1 = icmp_ln1039_345_fu_35398_p2;
[2025-10-13 21:23:41,129]       |                                    ^
[2025-10-13 21:23:41,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50405:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_33_fu_29624_p2' generates 1 bits.
[2025-10-13 21:23:41,129] 50405 | assign zext_ln1039_29_fu_29630_p1 = icmp_ln1039_33_fu_29624_p2;
[2025-10-13 21:23:41,129]       |                                   ^
[2025-10-13 21:23:41,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50407:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_2_fu_29066_p2' generates 1 bits.
[2025-10-13 21:23:41,129] 50407 | assign zext_ln1039_2_fu_29072_p1 = icmp_ln1039_2_fu_29066_p2;
[2025-10-13 21:23:41,129]       |                                  ^
[2025-10-13 21:23:41,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50409:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_346_fu_35408_p2' generates 1 bits.
[2025-10-13 21:23:41,129] 50409 | assign zext_ln1039_300_fu_35414_p1 = icmp_ln1039_346_fu_35408_p2;
[2025-10-13 21:23:41,129]       |                                    ^
[2025-10-13 21:23:41,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50411:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_347_fu_35418_p2' generates 1 bits.
[2025-10-13 21:23:41,129] 50411 | assign zext_ln1039_301_fu_35424_p1 = icmp_ln1039_347_fu_35418_p2;
[2025-10-13 21:23:41,129]       |                                    ^
[2025-10-13 21:23:41,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50413:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_348_fu_35428_p2' generates 1 bits.
[2025-10-13 21:23:41,129] 50413 | assign zext_ln1039_302_fu_35434_p1 = icmp_ln1039_348_fu_35428_p2;
[2025-10-13 21:23:41,129]       |                                    ^
[2025-10-13 21:23:41,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50415:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_349_fu_35438_p2' generates 1 bits.
[2025-10-13 21:23:41,129] 50415 | assign zext_ln1039_303_fu_35444_p1 = icmp_ln1039_349_fu_35438_p2;
[2025-10-13 21:23:41,129]       |                                    ^
[2025-10-13 21:23:41,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50417:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_350_fu_35448_p2' generates 1 bits.
[2025-10-13 21:23:41,129] 50417 | assign zext_ln1039_304_fu_35454_p1 = icmp_ln1039_350_fu_35448_p2;
[2025-10-13 21:23:41,129]       |                                    ^
[2025-10-13 21:23:41,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50419:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_351_fu_35458_p2' generates 1 bits.
[2025-10-13 21:23:41,129] 50419 | assign zext_ln1039_305_fu_35464_p1 = icmp_ln1039_351_fu_35458_p2;
[2025-10-13 21:23:41,129]       |                                    ^
[2025-10-13 21:23:41,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50421:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_352_fu_35468_p2' generates 1 bits.
[2025-10-13 21:23:41,129] 50421 | assign zext_ln1039_306_fu_35474_p1 = icmp_ln1039_352_fu_35468_p2;
[2025-10-13 21:23:41,129]       |                                    ^
[2025-10-13 21:23:41,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50423:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_353_fu_35478_p2' generates 1 bits.
[2025-10-13 21:23:41,129] 50423 | assign zext_ln1039_307_fu_35484_p1 = icmp_ln1039_353_fu_35478_p2;
[2025-10-13 21:23:41,129]       |                                    ^
[2025-10-13 21:23:41,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50425:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_354_fu_35488_p2' generates 1 bits.
[2025-10-13 21:23:41,129] 50425 | assign zext_ln1039_308_fu_35494_p1 = icmp_ln1039_354_fu_35488_p2;
[2025-10-13 21:23:41,129]       |                                    ^
[2025-10-13 21:23:41,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50427:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_355_fu_35498_p2' generates 1 bits.
[2025-10-13 21:23:41,129] 50427 | assign zext_ln1039_309_fu_35504_p1 = icmp_ln1039_355_fu_35498_p2;
[2025-10-13 21:23:41,129]       |                                    ^
[2025-10-13 21:23:41,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50429:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_34_fu_29634_p2' generates 1 bits.
[2025-10-13 21:23:41,129] 50429 | assign zext_ln1039_30_fu_29640_p1 = icmp_ln1039_34_fu_29634_p2;
[2025-10-13 21:23:41,129]       |                                   ^
[2025-10-13 21:23:41,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50431:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_356_fu_35508_p2' generates 1 bits.
[2025-10-13 21:23:41,130] 50431 | assign zext_ln1039_310_fu_35514_p1 = icmp_ln1039_356_fu_35508_p2;
[2025-10-13 21:23:41,130]       |                                    ^
[2025-10-13 21:23:41,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50433:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_357_fu_35518_p2' generates 1 bits.
[2025-10-13 21:23:41,130] 50433 | assign zext_ln1039_311_fu_35524_p1 = icmp_ln1039_357_fu_35518_p2;
[2025-10-13 21:23:41,130]       |                                    ^
[2025-10-13 21:23:41,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50435:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_360_fu_35672_p2' generates 1 bits.
[2025-10-13 21:23:41,130] 50435 | assign zext_ln1039_312_fu_35678_p1 = icmp_ln1039_360_fu_35672_p2;
[2025-10-13 21:23:41,130]       |                                    ^
[2025-10-13 21:23:41,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50437:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_361_fu_35682_p2' generates 1 bits.
[2025-10-13 21:23:41,130] 50437 | assign zext_ln1039_313_fu_35688_p1 = icmp_ln1039_361_fu_35682_p2;
[2025-10-13 21:23:41,130]       |                                    ^
[2025-10-13 21:23:41,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50439:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_362_fu_35692_p2' generates 1 bits.
[2025-10-13 21:23:41,130] 50439 | assign zext_ln1039_314_fu_35698_p1 = icmp_ln1039_362_fu_35692_p2;
[2025-10-13 21:23:41,130]       |                                    ^
[2025-10-13 21:23:41,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50441:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_363_fu_35702_p2' generates 1 bits.
[2025-10-13 21:23:41,130] 50441 | assign zext_ln1039_315_fu_35708_p1 = icmp_ln1039_363_fu_35702_p2;
[2025-10-13 21:23:41,130]       |                                    ^
[2025-10-13 21:23:41,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50443:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_364_fu_35712_p2' generates 1 bits.
[2025-10-13 21:23:41,130] 50443 | assign zext_ln1039_316_fu_35718_p1 = icmp_ln1039_364_fu_35712_p2;
[2025-10-13 21:23:41,130]       |                                    ^
[2025-10-13 21:23:41,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50445:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_365_fu_35722_p2' generates 1 bits.
[2025-10-13 21:23:41,130] 50445 | assign zext_ln1039_317_fu_35728_p1 = icmp_ln1039_365_fu_35722_p2;
[2025-10-13 21:23:41,130]       |                                    ^
[2025-10-13 21:23:41,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50447:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_366_fu_35732_p2' generates 1 bits.
[2025-10-13 21:23:41,130] 50447 | assign zext_ln1039_318_fu_35738_p1 = icmp_ln1039_366_fu_35732_p2;
[2025-10-13 21:23:41,130]       |                                    ^
[2025-10-13 21:23:41,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50449:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_367_fu_35742_p2' generates 1 bits.
[2025-10-13 21:23:41,130] 50449 | assign zext_ln1039_319_fu_35748_p1 = icmp_ln1039_367_fu_35742_p2;
[2025-10-13 21:23:41,130]       |                                    ^
[2025-10-13 21:23:41,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50451:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_35_fu_29644_p2' generates 1 bits.
[2025-10-13 21:23:41,130] 50451 | assign zext_ln1039_31_fu_29650_p1 = icmp_ln1039_35_fu_29644_p2;
[2025-10-13 21:23:41,130]       |                                   ^
[2025-10-13 21:23:41,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50453:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_368_fu_35752_p2' generates 1 bits.
[2025-10-13 21:23:41,130] 50453 | assign zext_ln1039_320_fu_35758_p1 = icmp_ln1039_368_fu_35752_p2;
[2025-10-13 21:23:41,130]       |                                    ^
[2025-10-13 21:23:41,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50455:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_369_fu_35762_p2' generates 1 bits.
[2025-10-13 21:23:41,130] 50455 | assign zext_ln1039_321_fu_35768_p1 = icmp_ln1039_369_fu_35762_p2;
[2025-10-13 21:23:41,130]       |                                    ^
[2025-10-13 21:23:41,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50457:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_370_fu_35772_p2' generates 1 bits.
[2025-10-13 21:23:41,130] 50457 | assign zext_ln1039_322_fu_35778_p1 = icmp_ln1039_370_fu_35772_p2;
[2025-10-13 21:23:41,130]       |                                    ^
[2025-10-13 21:23:41,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50459:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_371_fu_35782_p2' generates 1 bits.
[2025-10-13 21:23:41,130] 50459 | assign zext_ln1039_323_fu_35788_p1 = icmp_ln1039_371_fu_35782_p2;
[2025-10-13 21:23:41,130]       |                                    ^
[2025-10-13 21:23:41,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50461:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_372_fu_35792_p2' generates 1 bits.
[2025-10-13 21:23:41,130] 50461 | assign zext_ln1039_324_fu_35798_p1 = icmp_ln1039_372_fu_35792_p2;
[2025-10-13 21:23:41,130]       |                                    ^
[2025-10-13 21:23:41,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50463:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_375_fu_35946_p2' generates 1 bits.
[2025-10-13 21:23:41,130] 50463 | assign zext_ln1039_325_fu_35952_p1 = icmp_ln1039_375_fu_35946_p2;
[2025-10-13 21:23:41,130]       |                                    ^
[2025-10-13 21:23:41,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50465:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_376_fu_35956_p2' generates 1 bits.
[2025-10-13 21:23:41,130] 50465 | assign zext_ln1039_326_fu_35962_p1 = icmp_ln1039_376_fu_35956_p2;
[2025-10-13 21:23:41,130]       |                                    ^
[2025-10-13 21:23:41,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50467:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_377_fu_35966_p2' generates 1 bits.
[2025-10-13 21:23:41,130] 50467 | assign zext_ln1039_327_fu_35972_p1 = icmp_ln1039_377_fu_35966_p2;
[2025-10-13 21:23:41,130]       |                                    ^
[2025-10-13 21:23:41,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50469:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_382_fu_35986_p2' generates 1 bits.
[2025-10-13 21:23:41,130] 50469 | assign zext_ln1039_328_fu_35992_p1 = icmp_ln1039_382_fu_35986_p2;
[2025-10-13 21:23:41,130]       |                                    ^
[2025-10-13 21:23:41,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50471:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_379_fu_35996_p2' generates 1 bits.
[2025-10-13 21:23:41,130] 50471 | assign zext_ln1039_329_fu_36002_p1 = icmp_ln1039_379_fu_35996_p2;
[2025-10-13 21:23:41,130]       |                                    ^
[2025-10-13 21:23:41,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50473:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_36_fu_29654_p2' generates 1 bits.
[2025-10-13 21:23:41,130] 50473 | assign zext_ln1039_32_fu_29660_p1 = icmp_ln1039_36_fu_29654_p2;
[2025-10-13 21:23:41,130]       |                                   ^
[2025-10-13 21:23:41,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50475:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_380_fu_36006_p2' generates 1 bits.
[2025-10-13 21:23:41,130] 50475 | assign zext_ln1039_330_fu_36012_p1 = icmp_ln1039_380_fu_36006_p2;
[2025-10-13 21:23:41,130]       |                                    ^
[2025-10-13 21:23:41,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50477:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_381_fu_36016_p2' generates 1 bits.
[2025-10-13 21:23:41,130] 50477 | assign zext_ln1039_331_fu_36022_p1 = icmp_ln1039_381_fu_36016_p2;
[2025-10-13 21:23:41,130]       |                                    ^
[2025-10-13 21:23:41,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50479:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_389_fu_36036_p2' generates 1 bits.
[2025-10-13 21:23:41,130] 50479 | assign zext_ln1039_332_fu_36042_p1 = icmp_ln1039_389_fu_36036_p2;
[2025-10-13 21:23:41,130]       |                                    ^
[2025-10-13 21:23:41,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50481:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_383_fu_36046_p2' generates 1 bits.
[2025-10-13 21:23:41,130] 50481 | assign zext_ln1039_333_fu_36052_p1 = icmp_ln1039_383_fu_36046_p2;
[2025-10-13 21:23:41,130]       |                                    ^
[2025-10-13 21:23:41,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50483:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_384_fu_36056_p2' generates 1 bits.
[2025-10-13 21:23:41,130] 50483 | assign zext_ln1039_334_fu_36062_p1 = icmp_ln1039_384_fu_36056_p2;
[2025-10-13 21:23:41,130]       |                                    ^
[2025-10-13 21:23:41,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50485:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_385_fu_36066_p2' generates 1 bits.
[2025-10-13 21:23:41,130] 50485 | assign zext_ln1039_335_fu_36072_p1 = icmp_ln1039_385_fu_36066_p2;
[2025-10-13 21:23:41,130]       |                                    ^
[2025-10-13 21:23:41,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50487:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_386_fu_36076_p2' generates 1 bits.
[2025-10-13 21:23:41,130] 50487 | assign zext_ln1039_336_fu_36082_p1 = icmp_ln1039_386_fu_36076_p2;
[2025-10-13 21:23:41,130]       |                                    ^
[2025-10-13 21:23:41,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50489:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_387_fu_36086_p2' generates 1 bits.
[2025-10-13 21:23:41,130] 50489 | assign zext_ln1039_337_fu_36092_p1 = icmp_ln1039_387_fu_36086_p2;
[2025-10-13 21:23:41,130]       |                                    ^
[2025-10-13 21:23:41,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50491:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_390_fu_36240_p2' generates 1 bits.
[2025-10-13 21:23:41,130] 50491 | assign zext_ln1039_338_fu_36246_p1 = icmp_ln1039_390_fu_36240_p2;
[2025-10-13 21:23:41,130]       |                                    ^
[2025-10-13 21:23:41,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50493:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_391_fu_36250_p2' generates 1 bits.
[2025-10-13 21:23:41,130] 50493 | assign zext_ln1039_339_fu_36256_p1 = icmp_ln1039_391_fu_36250_p2;
[2025-10-13 21:23:41,130]       |                                    ^
[2025-10-13 21:23:41,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50495:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_37_fu_29664_p2' generates 1 bits.
[2025-10-13 21:23:41,130] 50495 | assign zext_ln1039_33_fu_29670_p1 = icmp_ln1039_37_fu_29664_p2;
[2025-10-13 21:23:41,130]       |                                   ^
[2025-10-13 21:23:41,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50497:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_392_fu_36260_p2' generates 1 bits.
[2025-10-13 21:23:41,130] 50497 | assign zext_ln1039_340_fu_36266_p1 = icmp_ln1039_392_fu_36260_p2;
[2025-10-13 21:23:41,130]       |                                    ^
[2025-10-13 21:23:41,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50499:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_393_fu_36270_p2' generates 1 bits.
[2025-10-13 21:23:41,130] 50499 | assign zext_ln1039_341_fu_36276_p1 = icmp_ln1039_393_fu_36270_p2;
[2025-10-13 21:23:41,130]       |                                    ^
[2025-10-13 21:23:41,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50501:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_394_fu_36280_p2' generates 1 bits.
[2025-10-13 21:23:41,130] 50501 | assign zext_ln1039_342_fu_36286_p1 = icmp_ln1039_394_fu_36280_p2;
[2025-10-13 21:23:41,130]       |                                    ^
[2025-10-13 21:23:41,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50503:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_395_fu_36290_p2' generates 1 bits.
[2025-10-13 21:23:41,130] 50503 | assign zext_ln1039_343_fu_36296_p1 = icmp_ln1039_395_fu_36290_p2;
[2025-10-13 21:23:41,130]       |                                    ^
[2025-10-13 21:23:41,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50505:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_396_fu_36300_p2' generates 1 bits.
[2025-10-13 21:23:41,130] 50505 | assign zext_ln1039_344_fu_36306_p1 = icmp_ln1039_396_fu_36300_p2;
[2025-10-13 21:23:41,130]       |                                    ^
[2025-10-13 21:23:41,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50507:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_397_fu_36310_p2' generates 1 bits.
[2025-10-13 21:23:41,131] 50507 | assign zext_ln1039_345_fu_36316_p1 = icmp_ln1039_397_fu_36310_p2;
[2025-10-13 21:23:41,131]       |                                    ^
[2025-10-13 21:23:41,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50509:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_398_fu_36320_p2' generates 1 bits.
[2025-10-13 21:23:41,131] 50509 | assign zext_ln1039_346_fu_36326_p1 = icmp_ln1039_398_fu_36320_p2;
[2025-10-13 21:23:41,131]       |                                    ^
[2025-10-13 21:23:41,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50511:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_399_fu_36330_p2' generates 1 bits.
[2025-10-13 21:23:41,131] 50511 | assign zext_ln1039_347_fu_36336_p1 = icmp_ln1039_399_fu_36330_p2;
[2025-10-13 21:23:41,131]       |                                    ^
[2025-10-13 21:23:41,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50513:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_400_fu_36340_p2' generates 1 bits.
[2025-10-13 21:23:41,131] 50513 | assign zext_ln1039_348_fu_36346_p1 = icmp_ln1039_400_fu_36340_p2;
[2025-10-13 21:23:41,131]       |                                    ^
[2025-10-13 21:23:41,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50515:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_401_fu_36350_p2' generates 1 bits.
[2025-10-13 21:23:41,131] 50515 | assign zext_ln1039_349_fu_36356_p1 = icmp_ln1039_401_fu_36350_p2;
[2025-10-13 21:23:41,131]       |                                    ^
[2025-10-13 21:23:41,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50517:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_38_fu_29674_p2' generates 1 bits.
[2025-10-13 21:23:41,131] 50517 | assign zext_ln1039_34_fu_29680_p1 = icmp_ln1039_38_fu_29674_p2;
[2025-10-13 21:23:41,131]       |                                   ^
[2025-10-13 21:23:41,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50519:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_402_fu_36360_p2' generates 1 bits.
[2025-10-13 21:23:41,131] 50519 | assign zext_ln1039_350_fu_36366_p1 = icmp_ln1039_402_fu_36360_p2;
[2025-10-13 21:23:41,131]       |                                    ^
[2025-10-13 21:23:41,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50521:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_405_fu_36514_p2' generates 1 bits.
[2025-10-13 21:23:41,131] 50521 | assign zext_ln1039_351_fu_36520_p1 = icmp_ln1039_405_fu_36514_p2;
[2025-10-13 21:23:41,131]       |                                    ^
[2025-10-13 21:23:41,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50523:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_406_fu_36524_p2' generates 1 bits.
[2025-10-13 21:23:41,131] 50523 | assign zext_ln1039_352_fu_36530_p1 = icmp_ln1039_406_fu_36524_p2;
[2025-10-13 21:23:41,131]       |                                    ^
[2025-10-13 21:23:41,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50525:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_419_fu_36544_p2' generates 1 bits.
[2025-10-13 21:23:41,131] 50525 | assign zext_ln1039_353_fu_36550_p1 = icmp_ln1039_419_fu_36544_p2;
[2025-10-13 21:23:41,131]       |                                    ^
[2025-10-13 21:23:41,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50527:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_408_fu_36554_p2' generates 1 bits.
[2025-10-13 21:23:41,131] 50527 | assign zext_ln1039_354_fu_36560_p1 = icmp_ln1039_408_fu_36554_p2;
[2025-10-13 21:23:41,131]       |                                    ^
[2025-10-13 21:23:41,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50529:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_409_fu_36564_p2' generates 1 bits.
[2025-10-13 21:23:41,131] 50529 | assign zext_ln1039_355_fu_36570_p1 = icmp_ln1039_409_fu_36564_p2;
[2025-10-13 21:23:41,131]       |                                    ^
[2025-10-13 21:23:41,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50531:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_410_fu_36574_p2' generates 1 bits.
[2025-10-13 21:23:41,131] 50531 | assign zext_ln1039_356_fu_36580_p1 = icmp_ln1039_410_fu_36574_p2;
[2025-10-13 21:23:41,131]       |                                    ^
[2025-10-13 21:23:41,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50533:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_411_fu_36584_p2' generates 1 bits.
[2025-10-13 21:23:41,131] 50533 | assign zext_ln1039_357_fu_36590_p1 = icmp_ln1039_411_fu_36584_p2;
[2025-10-13 21:23:41,131]       |                                    ^
[2025-10-13 21:23:41,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50535:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_412_fu_36594_p2' generates 1 bits.
[2025-10-13 21:23:41,131] 50535 | assign zext_ln1039_358_fu_36600_p1 = icmp_ln1039_412_fu_36594_p2;
[2025-10-13 21:23:41,131]       |                                    ^
[2025-10-13 21:23:41,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50537:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_413_fu_36604_p2' generates 1 bits.
[2025-10-13 21:23:41,131] 50537 | assign zext_ln1039_359_fu_36610_p1 = icmp_ln1039_413_fu_36604_p2;
[2025-10-13 21:23:41,131]       |                                    ^
[2025-10-13 21:23:41,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50539:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_39_fu_29684_p2' generates 1 bits.
[2025-10-13 21:23:41,131] 50539 | assign zext_ln1039_35_fu_29690_p1 = icmp_ln1039_39_fu_29684_p2;
[2025-10-13 21:23:41,131]       |                                   ^
[2025-10-13 21:23:41,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50541:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_414_fu_36614_p2' generates 1 bits.
[2025-10-13 21:23:41,131] 50541 | assign zext_ln1039_360_fu_36620_p1 = icmp_ln1039_414_fu_36614_p2;
[2025-10-13 21:23:41,131]       |                                    ^
[2025-10-13 21:23:41,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50543:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_415_fu_36624_p2' generates 1 bits.
[2025-10-13 21:23:41,131] 50543 | assign zext_ln1039_361_fu_36630_p1 = icmp_ln1039_415_fu_36624_p2;
[2025-10-13 21:23:41,131]       |                                    ^
[2025-10-13 21:23:41,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50545:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_416_fu_36634_p2' generates 1 bits.
[2025-10-13 21:23:41,131] 50545 | assign zext_ln1039_362_fu_36640_p1 = icmp_ln1039_416_fu_36634_p2;
[2025-10-13 21:23:41,131]       |                                    ^
[2025-10-13 21:23:41,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50547:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_417_fu_36644_p2' generates 1 bits.
[2025-10-13 21:23:41,131] 50547 | assign zext_ln1039_363_fu_36650_p1 = icmp_ln1039_417_fu_36644_p2;
[2025-10-13 21:23:41,131]       |                                    ^
[2025-10-13 21:23:41,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50549:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_420_fu_36798_p2' generates 1 bits.
[2025-10-13 21:23:41,131] 50549 | assign zext_ln1039_364_fu_36804_p1 = icmp_ln1039_420_fu_36798_p2;
[2025-10-13 21:23:41,131]       |                                    ^
[2025-10-13 21:23:41,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50551:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_421_fu_36808_p2' generates 1 bits.
[2025-10-13 21:23:41,131] 50551 | assign zext_ln1039_365_fu_36814_p1 = icmp_ln1039_421_fu_36808_p2;
[2025-10-13 21:23:41,131]       |                                    ^
[2025-10-13 21:23:41,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50553:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_422_fu_36818_p2' generates 1 bits.
[2025-10-13 21:23:41,131] 50553 | assign zext_ln1039_366_fu_36824_p1 = icmp_ln1039_422_fu_36818_p2;
[2025-10-13 21:23:41,131]       |                                    ^
[2025-10-13 21:23:41,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50555:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_423_fu_36828_p2' generates 1 bits.
[2025-10-13 21:23:41,131] 50555 | assign zext_ln1039_367_fu_36834_p1 = icmp_ln1039_423_fu_36828_p2;
[2025-10-13 21:23:41,131]       |                                    ^
[2025-10-13 21:23:41,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50557:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_424_fu_36838_p2' generates 1 bits.
[2025-10-13 21:23:41,131] 50557 | assign zext_ln1039_368_fu_36844_p1 = icmp_ln1039_424_fu_36838_p2;
[2025-10-13 21:23:41,131]       |                                    ^
[2025-10-13 21:23:41,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50559:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_425_fu_36848_p2' generates 1 bits.
[2025-10-13 21:23:41,131] 50559 | assign zext_ln1039_369_fu_36854_p1 = icmp_ln1039_425_fu_36848_p2;
[2025-10-13 21:23:41,131]       |                                    ^
[2025-10-13 21:23:41,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50561:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_40_fu_29694_p2' generates 1 bits.
[2025-10-13 21:23:41,131] 50561 | assign zext_ln1039_36_fu_29700_p1 = icmp_ln1039_40_fu_29694_p2;
[2025-10-13 21:23:41,131]       |                                   ^
[2025-10-13 21:23:41,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50563:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_426_fu_36858_p2' generates 1 bits.
[2025-10-13 21:23:41,131] 50563 | assign zext_ln1039_370_fu_36864_p1 = icmp_ln1039_426_fu_36858_p2;
[2025-10-13 21:23:41,131]       |                                    ^
[2025-10-13 21:23:41,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50565:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_427_fu_36868_p2' generates 1 bits.
[2025-10-13 21:23:41,131] 50565 | assign zext_ln1039_371_fu_36874_p1 = icmp_ln1039_427_fu_36868_p2;
[2025-10-13 21:23:41,131]       |                                    ^
[2025-10-13 21:23:41,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50567:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_428_fu_36878_p2' generates 1 bits.
[2025-10-13 21:23:41,131] 50567 | assign zext_ln1039_372_fu_36884_p1 = icmp_ln1039_428_fu_36878_p2;
[2025-10-13 21:23:41,131]       |                                    ^
[2025-10-13 21:23:41,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50569:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_429_fu_36888_p2' generates 1 bits.
[2025-10-13 21:23:41,131] 50569 | assign zext_ln1039_373_fu_36894_p1 = icmp_ln1039_429_fu_36888_p2;
[2025-10-13 21:23:41,131]       |                                    ^
[2025-10-13 21:23:41,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50571:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_430_fu_36898_p2' generates 1 bits.
[2025-10-13 21:23:41,131] 50571 | assign zext_ln1039_374_fu_36904_p1 = icmp_ln1039_430_fu_36898_p2;
[2025-10-13 21:23:41,131]       |                                    ^
[2025-10-13 21:23:41,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50573:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_431_fu_36908_p2' generates 1 bits.
[2025-10-13 21:23:41,131] 50573 | assign zext_ln1039_375_fu_36914_p1 = icmp_ln1039_431_fu_36908_p2;
[2025-10-13 21:23:41,131]       |                                    ^
[2025-10-13 21:23:41,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50575:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_432_fu_36918_p2' generates 1 bits.
[2025-10-13 21:23:41,131] 50575 | assign zext_ln1039_376_fu_36924_p1 = icmp_ln1039_432_fu_36918_p2;
[2025-10-13 21:23:41,131]       |                                    ^
[2025-10-13 21:23:41,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50577:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_435_fu_37072_p2' generates 1 bits.
[2025-10-13 21:23:41,131] 50577 | assign zext_ln1039_377_fu_37078_p1 = icmp_ln1039_435_fu_37072_p2;
[2025-10-13 21:23:41,131]       |                                    ^
[2025-10-13 21:23:41,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50579:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_436_fu_37082_p2' generates 1 bits.
[2025-10-13 21:23:41,131] 50579 | assign zext_ln1039_378_fu_37088_p1 = icmp_ln1039_436_fu_37082_p2;
[2025-10-13 21:23:41,131]       |                                    ^
[2025-10-13 21:23:41,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50581:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_437_fu_37092_p2' generates 1 bits.
[2025-10-13 21:23:41,131] 50581 | assign zext_ln1039_379_fu_37098_p1 = icmp_ln1039_437_fu_37092_p2;
[2025-10-13 21:23:41,132]       |                                    ^
[2025-10-13 21:23:41,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50583:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_41_fu_29704_p2' generates 1 bits.
[2025-10-13 21:23:41,132] 50583 | assign zext_ln1039_37_fu_29710_p1 = icmp_ln1039_41_fu_29704_p2;
[2025-10-13 21:23:41,132]       |                                   ^
[2025-10-13 21:23:41,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50585:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_438_fu_37102_p2' generates 1 bits.
[2025-10-13 21:23:41,132] 50585 | assign zext_ln1039_380_fu_37108_p1 = icmp_ln1039_438_fu_37102_p2;
[2025-10-13 21:23:41,132]       |                                    ^
[2025-10-13 21:23:41,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50587:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_439_fu_37112_p2' generates 1 bits.
[2025-10-13 21:23:41,132] 50587 | assign zext_ln1039_381_fu_37118_p1 = icmp_ln1039_439_fu_37112_p2;
[2025-10-13 21:23:41,132]       |                                    ^
[2025-10-13 21:23:41,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50589:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_440_fu_37122_p2' generates 1 bits.
[2025-10-13 21:23:41,132] 50589 | assign zext_ln1039_382_fu_37128_p1 = icmp_ln1039_440_fu_37122_p2;
[2025-10-13 21:23:41,132]       |                                    ^
[2025-10-13 21:23:41,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50591:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_441_fu_37132_p2' generates 1 bits.
[2025-10-13 21:23:41,132] 50591 | assign zext_ln1039_383_fu_37138_p1 = icmp_ln1039_441_fu_37132_p2;
[2025-10-13 21:23:41,132]       |                                    ^
[2025-10-13 21:23:41,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50593:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_442_fu_37142_p2' generates 1 bits.
[2025-10-13 21:23:41,132] 50593 | assign zext_ln1039_384_fu_37148_p1 = icmp_ln1039_442_fu_37142_p2;
[2025-10-13 21:23:41,132]       |                                    ^
[2025-10-13 21:23:41,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50595:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_443_fu_37152_p2' generates 1 bits.
[2025-10-13 21:23:41,132] 50595 | assign zext_ln1039_385_fu_37158_p1 = icmp_ln1039_443_fu_37152_p2;
[2025-10-13 21:23:41,132]       |                                    ^
[2025-10-13 21:23:41,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50597:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_444_fu_37162_p2' generates 1 bits.
[2025-10-13 21:23:41,132] 50597 | assign zext_ln1039_386_fu_37168_p1 = icmp_ln1039_444_fu_37162_p2;
[2025-10-13 21:23:41,132]       |                                    ^
[2025-10-13 21:23:41,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50599:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_445_fu_37172_p2' generates 1 bits.
[2025-10-13 21:23:41,132] 50599 | assign zext_ln1039_387_fu_37178_p1 = icmp_ln1039_445_fu_37172_p2;
[2025-10-13 21:23:41,132]       |                                    ^
[2025-10-13 21:23:41,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50601:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_446_fu_37182_p2' generates 1 bits.
[2025-10-13 21:23:41,132] 50601 | assign zext_ln1039_388_fu_37188_p1 = icmp_ln1039_446_fu_37182_p2;
[2025-10-13 21:23:41,132]       |                                    ^
[2025-10-13 21:23:41,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50603:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_447_fu_37192_p2' generates 1 bits.
[2025-10-13 21:23:41,132] 50603 | assign zext_ln1039_389_fu_37198_p1 = icmp_ln1039_447_fu_37192_p2;
[2025-10-13 21:23:41,132]       |                                    ^
[2025-10-13 21:23:41,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50605:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_42_fu_29714_p2' generates 1 bits.
[2025-10-13 21:23:41,132] 50605 | assign zext_ln1039_38_fu_29720_p1 = icmp_ln1039_42_fu_29714_p2;
[2025-10-13 21:23:41,132]       |                                   ^
[2025-10-13 21:23:41,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50607:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_450_fu_37356_p2' generates 1 bits.
[2025-10-13 21:23:41,132] 50607 | assign zext_ln1039_390_fu_37362_p1 = icmp_ln1039_450_fu_37356_p2;
[2025-10-13 21:23:41,132]       |                                    ^
[2025-10-13 21:23:41,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50609:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_451_fu_37366_p2' generates 1 bits.
[2025-10-13 21:23:41,132] 50609 | assign zext_ln1039_391_fu_37372_p1 = icmp_ln1039_451_fu_37366_p2;
[2025-10-13 21:23:41,132]       |                                    ^
[2025-10-13 21:23:41,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50611:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_452_fu_37376_p2' generates 1 bits.
[2025-10-13 21:23:41,132] 50611 | assign zext_ln1039_392_fu_37382_p1 = icmp_ln1039_452_fu_37376_p2;
[2025-10-13 21:23:41,132]       |                                    ^
[2025-10-13 21:23:41,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50613:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_453_fu_37386_p2' generates 1 bits.
[2025-10-13 21:23:41,132] 50613 | assign zext_ln1039_393_fu_37392_p1 = icmp_ln1039_453_fu_37386_p2;
[2025-10-13 21:23:41,132]       |                                    ^
[2025-10-13 21:23:41,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50615:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_454_fu_37396_p2' generates 1 bits.
[2025-10-13 21:23:41,132] 50615 | assign zext_ln1039_394_fu_37402_p1 = icmp_ln1039_454_fu_37396_p2;
[2025-10-13 21:23:41,132]       |                                    ^
[2025-10-13 21:23:41,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50617:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_455_fu_37406_p2' generates 1 bits.
[2025-10-13 21:23:41,132] 50617 | assign zext_ln1039_395_fu_37412_p1 = icmp_ln1039_455_fu_37406_p2;
[2025-10-13 21:23:41,132]       |                                    ^
[2025-10-13 21:23:41,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50619:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_456_fu_37416_p2' generates 1 bits.
[2025-10-13 21:23:41,132] 50619 | assign zext_ln1039_396_fu_37422_p1 = icmp_ln1039_456_fu_37416_p2;
[2025-10-13 21:23:41,132]       |                                    ^
[2025-10-13 21:23:41,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50621:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_457_fu_37426_p2' generates 1 bits.
[2025-10-13 21:23:41,132] 50621 | assign zext_ln1039_397_fu_37432_p1 = icmp_ln1039_457_fu_37426_p2;
[2025-10-13 21:23:41,132]       |                                    ^
[2025-10-13 21:23:41,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50623:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_458_fu_37436_p2' generates 1 bits.
[2025-10-13 21:23:41,132] 50623 | assign zext_ln1039_398_fu_37442_p1 = icmp_ln1039_458_fu_37436_p2;
[2025-10-13 21:23:41,132]       |                                    ^
[2025-10-13 21:23:41,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50625:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_459_fu_37446_p2' generates 1 bits.
[2025-10-13 21:23:41,132] 50625 | assign zext_ln1039_399_fu_37452_p1 = icmp_ln1039_459_fu_37446_p2;
[2025-10-13 21:23:41,132]       |                                    ^
[2025-10-13 21:23:41,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50627:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_45_fu_29878_p2' generates 1 bits.
[2025-10-13 21:23:41,132] 50627 | assign zext_ln1039_39_fu_29884_p1 = icmp_ln1039_45_fu_29878_p2;
[2025-10-13 21:23:41,132]       |                                   ^
[2025-10-13 21:23:41,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50629:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_3_fu_29076_p2' generates 1 bits.
[2025-10-13 21:23:41,132] 50629 | assign zext_ln1039_3_fu_29082_p1 = icmp_ln1039_3_fu_29076_p2;
[2025-10-13 21:23:41,132]       |                                  ^
[2025-10-13 21:23:41,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50631:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_460_fu_37456_p2' generates 1 bits.
[2025-10-13 21:23:41,132] 50631 | assign zext_ln1039_400_fu_37462_p1 = icmp_ln1039_460_fu_37456_p2;
[2025-10-13 21:23:41,132]       |                                    ^
[2025-10-13 21:23:41,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50633:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_461_fu_37466_p2' generates 1 bits.
[2025-10-13 21:23:41,132] 50633 | assign zext_ln1039_401_fu_37472_p1 = icmp_ln1039_461_fu_37466_p2;
[2025-10-13 21:23:41,132]       |                                    ^
[2025-10-13 21:23:41,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50635:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_462_fu_37476_p2' generates 1 bits.
[2025-10-13 21:23:41,132] 50635 | assign zext_ln1039_402_fu_37482_p1 = icmp_ln1039_462_fu_37476_p2;
[2025-10-13 21:23:41,132]       |                                    ^
[2025-10-13 21:23:41,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50637:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_465_fu_37630_p2' generates 1 bits.
[2025-10-13 21:23:41,132] 50637 | assign zext_ln1039_403_fu_37636_p1 = icmp_ln1039_465_fu_37630_p2;
[2025-10-13 21:23:41,132]       |                                    ^
[2025-10-13 21:23:41,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50639:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_466_fu_37640_p2' generates 1 bits.
[2025-10-13 21:23:41,132] 50639 | assign zext_ln1039_404_fu_37646_p1 = icmp_ln1039_466_fu_37640_p2;
[2025-10-13 21:23:41,132]       |                                    ^
[2025-10-13 21:23:41,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50641:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_467_fu_37650_p2' generates 1 bits.
[2025-10-13 21:23:41,132] 50641 | assign zext_ln1039_405_fu_37656_p1 = icmp_ln1039_467_fu_37650_p2;
[2025-10-13 21:23:41,132]       |                                    ^
[2025-10-13 21:23:41,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50643:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_468_fu_37660_p2' generates 1 bits.
[2025-10-13 21:23:41,132] 50643 | assign zext_ln1039_406_fu_37666_p1 = icmp_ln1039_468_fu_37660_p2;
[2025-10-13 21:23:41,132]       |                                    ^
[2025-10-13 21:23:41,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50645:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_469_fu_37670_p2' generates 1 bits.
[2025-10-13 21:23:41,132] 50645 | assign zext_ln1039_407_fu_37676_p1 = icmp_ln1039_469_fu_37670_p2;
[2025-10-13 21:23:41,132]       |                                    ^
[2025-10-13 21:23:41,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50647:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_470_fu_37680_p2' generates 1 bits.
[2025-10-13 21:23:41,132] 50647 | assign zext_ln1039_408_fu_37686_p1 = icmp_ln1039_470_fu_37680_p2;
[2025-10-13 21:23:41,132]       |                                    ^
[2025-10-13 21:23:41,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50649:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_471_fu_37690_p2' generates 1 bits.
[2025-10-13 21:23:41,132] 50649 | assign zext_ln1039_409_fu_37696_p1 = icmp_ln1039_471_fu_37690_p2;
[2025-10-13 21:23:41,132]       |                                    ^
[2025-10-13 21:23:41,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50651:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_46_fu_29888_p2' generates 1 bits.
[2025-10-13 21:23:41,132] 50651 | assign zext_ln1039_40_fu_29894_p1 = icmp_ln1039_46_fu_29888_p2;
[2025-10-13 21:23:41,132]       |                                   ^
[2025-10-13 21:23:41,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50653:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_472_fu_37700_p2' generates 1 bits.
[2025-10-13 21:23:41,132] 50653 | assign zext_ln1039_410_fu_37706_p1 = icmp_ln1039_472_fu_37700_p2;
[2025-10-13 21:23:41,132]       |                                    ^
[2025-10-13 21:23:41,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50655:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_473_fu_37710_p2' generates 1 bits.
[2025-10-13 21:23:41,132] 50655 | assign zext_ln1039_411_fu_37716_p1 = icmp_ln1039_473_fu_37710_p2;
[2025-10-13 21:23:41,132]       |                                    ^
[2025-10-13 21:23:41,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50657:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_474_fu_37720_p2' generates 1 bits.
[2025-10-13 21:23:41,133] 50657 | assign zext_ln1039_412_fu_37726_p1 = icmp_ln1039_474_fu_37720_p2;
[2025-10-13 21:23:41,133]       |                                    ^
[2025-10-13 21:23:41,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50659:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_475_fu_37730_p2' generates 1 bits.
[2025-10-13 21:23:41,133] 50659 | assign zext_ln1039_413_fu_37736_p1 = icmp_ln1039_475_fu_37730_p2;
[2025-10-13 21:23:41,133]       |                                    ^
[2025-10-13 21:23:41,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50661:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_476_fu_37740_p2' generates 1 bits.
[2025-10-13 21:23:41,133] 50661 | assign zext_ln1039_414_fu_37746_p1 = icmp_ln1039_476_fu_37740_p2;
[2025-10-13 21:23:41,133]       |                                    ^
[2025-10-13 21:23:41,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50663:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_477_fu_37750_p2' generates 1 bits.
[2025-10-13 21:23:41,133] 50663 | assign zext_ln1039_415_fu_37756_p1 = icmp_ln1039_477_fu_37750_p2;
[2025-10-13 21:23:41,133]       |                                    ^
[2025-10-13 21:23:41,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50665:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_480_fu_37904_p2' generates 1 bits.
[2025-10-13 21:23:41,133] 50665 | assign zext_ln1039_416_fu_37910_p1 = icmp_ln1039_480_fu_37904_p2;
[2025-10-13 21:23:41,133]       |                                    ^
[2025-10-13 21:23:41,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50667:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_481_fu_37914_p2' generates 1 bits.
[2025-10-13 21:23:41,133] 50667 | assign zext_ln1039_417_fu_37920_p1 = icmp_ln1039_481_fu_37914_p2;
[2025-10-13 21:23:41,133]       |                                    ^
[2025-10-13 21:23:41,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50669:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_482_fu_37924_p2' generates 1 bits.
[2025-10-13 21:23:41,133] 50669 | assign zext_ln1039_418_fu_37930_p1 = icmp_ln1039_482_fu_37924_p2;
[2025-10-13 21:23:41,133]       |                                    ^
[2025-10-13 21:23:41,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50671:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_483_fu_37934_p2' generates 1 bits.
[2025-10-13 21:23:41,133] 50671 | assign zext_ln1039_419_fu_37940_p1 = icmp_ln1039_483_fu_37934_p2;
[2025-10-13 21:23:41,133]       |                                    ^
[2025-10-13 21:23:41,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50673:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_47_fu_29898_p2' generates 1 bits.
[2025-10-13 21:23:41,133] 50673 | assign zext_ln1039_41_fu_29904_p1 = icmp_ln1039_47_fu_29898_p2;
[2025-10-13 21:23:41,133]       |                                   ^
[2025-10-13 21:23:41,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50675:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_484_fu_37944_p2' generates 1 bits.
[2025-10-13 21:23:41,133] 50675 | assign zext_ln1039_420_fu_37950_p1 = icmp_ln1039_484_fu_37944_p2;
[2025-10-13 21:23:41,133]       |                                    ^
[2025-10-13 21:23:41,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50677:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_485_fu_37954_p2' generates 1 bits.
[2025-10-13 21:23:41,133] 50677 | assign zext_ln1039_421_fu_37960_p1 = icmp_ln1039_485_fu_37954_p2;
[2025-10-13 21:23:41,133]       |                                    ^
[2025-10-13 21:23:41,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50679:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_486_fu_37964_p2' generates 1 bits.
[2025-10-13 21:23:41,133] 50679 | assign zext_ln1039_422_fu_37970_p1 = icmp_ln1039_486_fu_37964_p2;
[2025-10-13 21:23:41,133]       |                                    ^
[2025-10-13 21:23:41,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50681:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_487_fu_37974_p2' generates 1 bits.
[2025-10-13 21:23:41,133] 50681 | assign zext_ln1039_423_fu_37980_p1 = icmp_ln1039_487_fu_37974_p2;
[2025-10-13 21:23:41,133]       |                                    ^
[2025-10-13 21:23:41,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50683:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_488_fu_37984_p2' generates 1 bits.
[2025-10-13 21:23:41,133] 50683 | assign zext_ln1039_424_fu_37990_p1 = icmp_ln1039_488_fu_37984_p2;
[2025-10-13 21:23:41,133]       |                                    ^
[2025-10-13 21:23:41,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50685:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_489_fu_37994_p2' generates 1 bits.
[2025-10-13 21:23:41,133] 50685 | assign zext_ln1039_425_fu_38000_p1 = icmp_ln1039_489_fu_37994_p2;
[2025-10-13 21:23:41,133]       |                                    ^
[2025-10-13 21:23:41,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50687:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_490_fu_38004_p2' generates 1 bits.
[2025-10-13 21:23:41,133] 50687 | assign zext_ln1039_426_fu_38010_p1 = icmp_ln1039_490_fu_38004_p2;
[2025-10-13 21:23:41,133]       |                                    ^
[2025-10-13 21:23:41,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50689:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_491_fu_38014_p2' generates 1 bits.
[2025-10-13 21:23:41,133] 50689 | assign zext_ln1039_427_fu_38020_p1 = icmp_ln1039_491_fu_38014_p2;
[2025-10-13 21:23:41,133]       |                                    ^
[2025-10-13 21:23:41,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50691:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_492_fu_38024_p2' generates 1 bits.
[2025-10-13 21:23:41,133] 50691 | assign zext_ln1039_428_fu_38030_p1 = icmp_ln1039_492_fu_38024_p2;
[2025-10-13 21:23:41,133]       |                                    ^
[2025-10-13 21:23:41,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50693:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_495_fu_38178_p2' generates 1 bits.
[2025-10-13 21:23:41,133] 50693 | assign zext_ln1039_429_fu_38184_p1 = icmp_ln1039_495_fu_38178_p2;
[2025-10-13 21:23:41,133]       |                                    ^
[2025-10-13 21:23:41,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50695:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_48_fu_29908_p2' generates 1 bits.
[2025-10-13 21:23:41,133] 50695 | assign zext_ln1039_42_fu_29914_p1 = icmp_ln1039_48_fu_29908_p2;
[2025-10-13 21:23:41,133]       |                                   ^
[2025-10-13 21:23:41,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50697:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_496_fu_38188_p2' generates 1 bits.
[2025-10-13 21:23:41,133] 50697 | assign zext_ln1039_430_fu_38194_p1 = icmp_ln1039_496_fu_38188_p2;
[2025-10-13 21:23:41,133]       |                                    ^
[2025-10-13 21:23:41,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50699:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_497_fu_38198_p2' generates 1 bits.
[2025-10-13 21:23:41,133] 50699 | assign zext_ln1039_431_fu_38204_p1 = icmp_ln1039_497_fu_38198_p2;
[2025-10-13 21:23:41,133]       |                                    ^
[2025-10-13 21:23:41,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50701:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_498_fu_38208_p2' generates 1 bits.
[2025-10-13 21:23:41,133] 50701 | assign zext_ln1039_432_fu_38214_p1 = icmp_ln1039_498_fu_38208_p2;
[2025-10-13 21:23:41,133]       |                                    ^
[2025-10-13 21:23:41,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50703:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_499_fu_38218_p2' generates 1 bits.
[2025-10-13 21:23:41,133] 50703 | assign zext_ln1039_433_fu_38224_p1 = icmp_ln1039_499_fu_38218_p2;
[2025-10-13 21:23:41,133]       |                                    ^
[2025-10-13 21:23:41,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50705:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_500_fu_38228_p2' generates 1 bits.
[2025-10-13 21:23:41,133] 50705 | assign zext_ln1039_434_fu_38234_p1 = icmp_ln1039_500_fu_38228_p2;
[2025-10-13 21:23:41,133]       |                                    ^
[2025-10-13 21:23:41,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50707:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_501_fu_38238_p2' generates 1 bits.
[2025-10-13 21:23:41,133] 50707 | assign zext_ln1039_435_fu_38244_p1 = icmp_ln1039_501_fu_38238_p2;
[2025-10-13 21:23:41,133]       |                                    ^
[2025-10-13 21:23:41,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50709:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_502_fu_38248_p2' generates 1 bits.
[2025-10-13 21:23:41,133] 50709 | assign zext_ln1039_436_fu_38254_p1 = icmp_ln1039_502_fu_38248_p2;
[2025-10-13 21:23:41,133]       |                                    ^
[2025-10-13 21:23:41,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50711:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_503_fu_38258_p2' generates 1 bits.
[2025-10-13 21:23:41,133] 50711 | assign zext_ln1039_437_fu_38264_p1 = icmp_ln1039_503_fu_38258_p2;
[2025-10-13 21:23:41,133]       |                                    ^
[2025-10-13 21:23:41,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50713:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_504_fu_38268_p2' generates 1 bits.
[2025-10-13 21:23:41,133] 50713 | assign zext_ln1039_438_fu_38274_p1 = icmp_ln1039_504_fu_38268_p2;
[2025-10-13 21:23:41,133]       |                                    ^
[2025-10-13 21:23:41,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50715:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_505_fu_38278_p2' generates 1 bits.
[2025-10-13 21:23:41,133] 50715 | assign zext_ln1039_439_fu_38284_p1 = icmp_ln1039_505_fu_38278_p2;
[2025-10-13 21:23:41,133]       |                                    ^
[2025-10-13 21:23:41,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50717:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_49_fu_29918_p2' generates 1 bits.
[2025-10-13 21:23:41,133] 50717 | assign zext_ln1039_43_fu_29924_p1 = icmp_ln1039_49_fu_29918_p2;
[2025-10-13 21:23:41,133]       |                                   ^
[2025-10-13 21:23:41,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50719:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_506_fu_38288_p2' generates 1 bits.
[2025-10-13 21:23:41,133] 50719 | assign zext_ln1039_440_fu_38294_p1 = icmp_ln1039_506_fu_38288_p2;
[2025-10-13 21:23:41,133]       |                                    ^
[2025-10-13 21:23:41,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50721:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_507_fu_38298_p2' generates 1 bits.
[2025-10-13 21:23:41,133] 50721 | assign zext_ln1039_441_fu_38304_p1 = icmp_ln1039_507_fu_38298_p2;
[2025-10-13 21:23:41,133]       |                                    ^
[2025-10-13 21:23:41,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50723:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_510_fu_38452_p2' generates 1 bits.
[2025-10-13 21:23:41,133] 50723 | assign zext_ln1039_442_fu_38458_p1 = icmp_ln1039_510_fu_38452_p2;
[2025-10-13 21:23:41,133]       |                                    ^
[2025-10-13 21:23:41,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50725:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_511_fu_38462_p2' generates 1 bits.
[2025-10-13 21:23:41,133] 50725 | assign zext_ln1039_443_fu_38468_p1 = icmp_ln1039_511_fu_38462_p2;
[2025-10-13 21:23:41,133]       |                                    ^
[2025-10-13 21:23:41,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50727:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_512_fu_38472_p2' generates 1 bits.
[2025-10-13 21:23:41,133] 50727 | assign zext_ln1039_444_fu_38478_p1 = icmp_ln1039_512_fu_38472_p2;
[2025-10-13 21:23:41,133]       |                                    ^
[2025-10-13 21:23:41,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50729:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_513_fu_38482_p2' generates 1 bits.
[2025-10-13 21:23:41,133] 50729 | assign zext_ln1039_445_fu_38488_p1 = icmp_ln1039_513_fu_38482_p2;
[2025-10-13 21:23:41,133]       |                                    ^
[2025-10-13 21:23:41,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50731:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_514_fu_38492_p2' generates 1 bits.
[2025-10-13 21:23:41,134] 50731 | assign zext_ln1039_446_fu_38498_p1 = icmp_ln1039_514_fu_38492_p2;
[2025-10-13 21:23:41,134]       |                                    ^
[2025-10-13 21:23:41,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50733:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_515_fu_38502_p2' generates 1 bits.
[2025-10-13 21:23:41,134] 50733 | assign zext_ln1039_447_fu_38508_p1 = icmp_ln1039_515_fu_38502_p2;
[2025-10-13 21:23:41,134]       |                                    ^
[2025-10-13 21:23:41,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50735:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_516_fu_38512_p2' generates 1 bits.
[2025-10-13 21:23:41,134] 50735 | assign zext_ln1039_448_fu_38518_p1 = icmp_ln1039_516_fu_38512_p2;
[2025-10-13 21:23:41,134]       |                                    ^
[2025-10-13 21:23:41,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50737:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_517_fu_38522_p2' generates 1 bits.
[2025-10-13 21:23:41,134] 50737 | assign zext_ln1039_449_fu_38528_p1 = icmp_ln1039_517_fu_38522_p2;
[2025-10-13 21:23:41,134]       |                                    ^
[2025-10-13 21:23:41,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50739:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_50_fu_29928_p2' generates 1 bits.
[2025-10-13 21:23:41,134] 50739 | assign zext_ln1039_44_fu_29934_p1 = icmp_ln1039_50_fu_29928_p2;
[2025-10-13 21:23:41,134]       |                                   ^
[2025-10-13 21:23:41,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50741:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_518_fu_38532_p2' generates 1 bits.
[2025-10-13 21:23:41,134] 50741 | assign zext_ln1039_450_fu_38538_p1 = icmp_ln1039_518_fu_38532_p2;
[2025-10-13 21:23:41,134]       |                                    ^
[2025-10-13 21:23:41,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50743:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_519_fu_38542_p2' generates 1 bits.
[2025-10-13 21:23:41,134] 50743 | assign zext_ln1039_451_fu_38548_p1 = icmp_ln1039_519_fu_38542_p2;
[2025-10-13 21:23:41,134]       |                                    ^
[2025-10-13 21:23:41,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50745:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_520_fu_38552_p2' generates 1 bits.
[2025-10-13 21:23:41,134] 50745 | assign zext_ln1039_452_fu_38558_p1 = icmp_ln1039_520_fu_38552_p2;
[2025-10-13 21:23:41,134]       |                                    ^
[2025-10-13 21:23:41,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50747:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_521_fu_38562_p2' generates 1 bits.
[2025-10-13 21:23:41,134] 50747 | assign zext_ln1039_453_fu_38568_p1 = icmp_ln1039_521_fu_38562_p2;
[2025-10-13 21:23:41,134]       |                                    ^
[2025-10-13 21:23:41,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50749:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_522_fu_38572_p2' generates 1 bits.
[2025-10-13 21:23:41,134] 50749 | assign zext_ln1039_454_fu_38578_p1 = icmp_ln1039_522_fu_38572_p2;
[2025-10-13 21:23:41,134]       |                                    ^
[2025-10-13 21:23:41,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50751:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_525_fu_38726_p2' generates 1 bits.
[2025-10-13 21:23:41,134] 50751 | assign zext_ln1039_455_fu_38732_p1 = icmp_ln1039_525_fu_38726_p2;
[2025-10-13 21:23:41,134]       |                                    ^
[2025-10-13 21:23:41,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50753:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_527_fu_38746_p2' generates 1 bits.
[2025-10-13 21:23:41,134] 50753 | assign zext_ln1039_456_fu_38752_p1 = icmp_ln1039_527_fu_38746_p2;
[2025-10-13 21:23:41,134]       |                                    ^
[2025-10-13 21:23:41,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50755:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_539_fu_38766_p2' generates 1 bits.
[2025-10-13 21:23:41,134] 50755 | assign zext_ln1039_457_fu_38772_p1 = icmp_ln1039_539_fu_38766_p2;
[2025-10-13 21:23:41,134]       |                                    ^
[2025-10-13 21:23:41,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50757:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_528_fu_38776_p2' generates 1 bits.
[2025-10-13 21:23:41,134] 50757 | assign zext_ln1039_458_fu_38782_p1 = icmp_ln1039_528_fu_38776_p2;
[2025-10-13 21:23:41,134]       |                                    ^
[2025-10-13 21:23:41,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50759:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_529_fu_38786_p2' generates 1 bits.
[2025-10-13 21:23:41,134] 50759 | assign zext_ln1039_459_fu_38792_p1 = icmp_ln1039_529_fu_38786_p2;
[2025-10-13 21:23:41,134]       |                                    ^
[2025-10-13 21:23:41,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50761:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_51_fu_29938_p2' generates 1 bits.
[2025-10-13 21:23:41,134] 50761 | assign zext_ln1039_45_fu_29944_p1 = icmp_ln1039_51_fu_29938_p2;
[2025-10-13 21:23:41,134]       |                                   ^
[2025-10-13 21:23:41,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50763:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_530_fu_38796_p2' generates 1 bits.
[2025-10-13 21:23:41,134] 50763 | assign zext_ln1039_460_fu_38802_p1 = icmp_ln1039_530_fu_38796_p2;
[2025-10-13 21:23:41,134]       |                                    ^
[2025-10-13 21:23:41,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50765:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_531_fu_38806_p2' generates 1 bits.
[2025-10-13 21:23:41,134] 50765 | assign zext_ln1039_461_fu_38812_p1 = icmp_ln1039_531_fu_38806_p2;
[2025-10-13 21:23:41,134]       |                                    ^
[2025-10-13 21:23:41,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50767:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_532_fu_38816_p2' generates 1 bits.
[2025-10-13 21:23:41,134] 50767 | assign zext_ln1039_462_fu_38822_p1 = icmp_ln1039_532_fu_38816_p2;
[2025-10-13 21:23:41,134]       |                                    ^
[2025-10-13 21:23:41,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50769:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_533_fu_38826_p2' generates 1 bits.
[2025-10-13 21:23:41,134] 50769 | assign zext_ln1039_463_fu_38832_p1 = icmp_ln1039_533_fu_38826_p2;
[2025-10-13 21:23:41,134]       |                                    ^
[2025-10-13 21:23:41,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50771:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_534_fu_38836_p2' generates 1 bits.
[2025-10-13 21:23:41,134] 50771 | assign zext_ln1039_464_fu_38842_p1 = icmp_ln1039_534_fu_38836_p2;
[2025-10-13 21:23:41,134]       |                                    ^
[2025-10-13 21:23:41,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50773:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_535_fu_38846_p2' generates 1 bits.
[2025-10-13 21:23:41,134] 50773 | assign zext_ln1039_465_fu_38852_p1 = icmp_ln1039_535_fu_38846_p2;
[2025-10-13 21:23:41,134]       |                                    ^
[2025-10-13 21:23:41,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50775:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_536_fu_38856_p2' generates 1 bits.
[2025-10-13 21:23:41,134] 50775 | assign zext_ln1039_466_fu_38862_p1 = icmp_ln1039_536_fu_38856_p2;
[2025-10-13 21:23:41,134]       |                                    ^
[2025-10-13 21:23:41,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50777:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_537_fu_38866_p2' generates 1 bits.
[2025-10-13 21:23:41,134] 50777 | assign zext_ln1039_467_fu_38872_p1 = icmp_ln1039_537_fu_38866_p2;
[2025-10-13 21:23:41,134]       |                                    ^
[2025-10-13 21:23:41,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50779:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_540_fu_39020_p2' generates 1 bits.
[2025-10-13 21:23:41,134] 50779 | assign zext_ln1039_468_fu_39026_p1 = icmp_ln1039_540_fu_39020_p2;
[2025-10-13 21:23:41,134]       |                                    ^
[2025-10-13 21:23:41,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50781:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_541_fu_39030_p2' generates 1 bits.
[2025-10-13 21:23:41,134] 50781 | assign zext_ln1039_469_fu_39036_p1 = icmp_ln1039_541_fu_39030_p2;
[2025-10-13 21:23:41,134]       |                                    ^
[2025-10-13 21:23:41,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50783:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_52_fu_29948_p2' generates 1 bits.
[2025-10-13 21:23:41,134] 50783 | assign zext_ln1039_46_fu_29954_p1 = icmp_ln1039_52_fu_29948_p2;
[2025-10-13 21:23:41,134]       |                                   ^
[2025-10-13 21:23:41,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50785:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_542_fu_39040_p2' generates 1 bits.
[2025-10-13 21:23:41,134] 50785 | assign zext_ln1039_470_fu_39046_p1 = icmp_ln1039_542_fu_39040_p2;
[2025-10-13 21:23:41,134]       |                                    ^
[2025-10-13 21:23:41,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50787:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_543_fu_39050_p2' generates 1 bits.
[2025-10-13 21:23:41,134] 50787 | assign zext_ln1039_471_fu_39056_p1 = icmp_ln1039_543_fu_39050_p2;
[2025-10-13 21:23:41,134]       |                                    ^
[2025-10-13 21:23:41,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50789:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_544_fu_39060_p2' generates 1 bits.
[2025-10-13 21:23:41,134] 50789 | assign zext_ln1039_472_fu_39066_p1 = icmp_ln1039_544_fu_39060_p2;
[2025-10-13 21:23:41,134]       |                                    ^
[2025-10-13 21:23:41,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50791:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_545_fu_39070_p2' generates 1 bits.
[2025-10-13 21:23:41,134] 50791 | assign zext_ln1039_473_fu_39076_p1 = icmp_ln1039_545_fu_39070_p2;
[2025-10-13 21:23:41,134]       |                                    ^
[2025-10-13 21:23:41,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50793:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_546_fu_39080_p2' generates 1 bits.
[2025-10-13 21:23:41,134] 50793 | assign zext_ln1039_474_fu_39086_p1 = icmp_ln1039_546_fu_39080_p2;
[2025-10-13 21:23:41,134]       |                                    ^
[2025-10-13 21:23:41,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50795:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_547_fu_39090_p2' generates 1 bits.
[2025-10-13 21:23:41,134] 50795 | assign zext_ln1039_475_fu_39096_p1 = icmp_ln1039_547_fu_39090_p2;
[2025-10-13 21:23:41,134]       |                                    ^
[2025-10-13 21:23:41,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50797:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_548_fu_39100_p2' generates 1 bits.
[2025-10-13 21:23:41,134] 50797 | assign zext_ln1039_476_fu_39106_p1 = icmp_ln1039_548_fu_39100_p2;
[2025-10-13 21:23:41,134]       |                                    ^
[2025-10-13 21:23:41,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50799:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_549_fu_39110_p2' generates 1 bits.
[2025-10-13 21:23:41,134] 50799 | assign zext_ln1039_477_fu_39116_p1 = icmp_ln1039_549_fu_39110_p2;
[2025-10-13 21:23:41,134]       |                                    ^
[2025-10-13 21:23:41,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50801:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_550_fu_39120_p2' generates 1 bits.
[2025-10-13 21:23:41,134] 50801 | assign zext_ln1039_478_fu_39126_p1 = icmp_ln1039_550_fu_39120_p2;
[2025-10-13 21:23:41,134]       |                                    ^
[2025-10-13 21:23:41,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50803:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_551_fu_39130_p2' generates 1 bits.
[2025-10-13 21:23:41,134] 50803 | assign zext_ln1039_479_fu_39136_p1 = icmp_ln1039_551_fu_39130_p2;
[2025-10-13 21:23:41,134]       |                                    ^
[2025-10-13 21:23:41,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50805:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_53_fu_29958_p2' generates 1 bits.
[2025-10-13 21:23:41,134] 50805 | assign zext_ln1039_47_fu_29964_p1 = icmp_ln1039_53_fu_29958_p2;
[2025-10-13 21:23:41,134]       |                                   ^
[2025-10-13 21:23:41,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50807:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_554_fu_39150_p2' generates 1 bits.
[2025-10-13 21:23:41,135] 50807 | assign zext_ln1039_480_fu_39156_p1 = icmp_ln1039_554_fu_39150_p2;
[2025-10-13 21:23:41,135]       |                                    ^
[2025-10-13 21:23:41,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50809:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_555_fu_39304_p2' generates 1 bits.
[2025-10-13 21:23:41,135] 50809 | assign zext_ln1039_481_fu_39310_p1 = icmp_ln1039_555_fu_39304_p2;
[2025-10-13 21:23:41,135]       |                                    ^
[2025-10-13 21:23:41,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50811:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_556_fu_39314_p2' generates 1 bits.
[2025-10-13 21:23:41,135] 50811 | assign zext_ln1039_482_fu_39320_p1 = icmp_ln1039_556_fu_39314_p2;
[2025-10-13 21:23:41,135]       |                                    ^
[2025-10-13 21:23:41,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50813:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_557_fu_39324_p2' generates 1 bits.
[2025-10-13 21:23:41,135] 50813 | assign zext_ln1039_483_fu_39330_p1 = icmp_ln1039_557_fu_39324_p2;
[2025-10-13 21:23:41,135]       |                                    ^
[2025-10-13 21:23:41,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50815:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_558_fu_39334_p2' generates 1 bits.
[2025-10-13 21:23:41,135] 50815 | assign zext_ln1039_484_fu_39340_p1 = icmp_ln1039_558_fu_39334_p2;
[2025-10-13 21:23:41,135]       |                                    ^
[2025-10-13 21:23:41,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50817:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_559_fu_39344_p2' generates 1 bits.
[2025-10-13 21:23:41,135] 50817 | assign zext_ln1039_485_fu_39350_p1 = icmp_ln1039_559_fu_39344_p2;
[2025-10-13 21:23:41,135]       |                                    ^
[2025-10-13 21:23:41,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50819:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_560_fu_39354_p2' generates 1 bits.
[2025-10-13 21:23:41,135] 50819 | assign zext_ln1039_486_fu_39360_p1 = icmp_ln1039_560_fu_39354_p2;
[2025-10-13 21:23:41,135]       |                                    ^
[2025-10-13 21:23:41,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50821:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_561_fu_39364_p2' generates 1 bits.
[2025-10-13 21:23:41,135] 50821 | assign zext_ln1039_487_fu_39370_p1 = icmp_ln1039_561_fu_39364_p2;
[2025-10-13 21:23:41,135]       |                                    ^
[2025-10-13 21:23:41,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50823:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_562_fu_39374_p2' generates 1 bits.
[2025-10-13 21:23:41,135] 50823 | assign zext_ln1039_488_fu_39380_p1 = icmp_ln1039_562_fu_39374_p2;
[2025-10-13 21:23:41,135]       |                                    ^
[2025-10-13 21:23:41,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50825:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_563_fu_39384_p2' generates 1 bits.
[2025-10-13 21:23:41,135] 50825 | assign zext_ln1039_489_fu_39390_p1 = icmp_ln1039_563_fu_39384_p2;
[2025-10-13 21:23:41,135]       |                                    ^
[2025-10-13 21:23:41,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50827:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_54_fu_29968_p2' generates 1 bits.
[2025-10-13 21:23:41,135] 50827 | assign zext_ln1039_48_fu_29974_p1 = icmp_ln1039_54_fu_29968_p2;
[2025-10-13 21:23:41,135]       |                                   ^
[2025-10-13 21:23:41,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50829:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_564_fu_39394_p2' generates 1 bits.
[2025-10-13 21:23:41,135] 50829 | assign zext_ln1039_490_fu_39400_p1 = icmp_ln1039_564_fu_39394_p2;
[2025-10-13 21:23:41,135]       |                                    ^
[2025-10-13 21:23:41,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50831:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_565_fu_39404_p2' generates 1 bits.
[2025-10-13 21:23:41,135] 50831 | assign zext_ln1039_491_fu_39410_p1 = icmp_ln1039_565_fu_39404_p2;
[2025-10-13 21:23:41,135]       |                                    ^
[2025-10-13 21:23:41,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50833:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_566_fu_39414_p2' generates 1 bits.
[2025-10-13 21:23:41,135] 50833 | assign zext_ln1039_492_fu_39420_p1 = icmp_ln1039_566_fu_39414_p2;
[2025-10-13 21:23:41,135]       |                                    ^
[2025-10-13 21:23:41,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50835:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_567_fu_39424_p2' generates 1 bits.
[2025-10-13 21:23:41,135] 50835 | assign zext_ln1039_493_fu_39430_p1 = icmp_ln1039_567_fu_39424_p2;
[2025-10-13 21:23:41,135]       |                                    ^
[2025-10-13 21:23:41,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50837:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_570_fu_39578_p2' generates 1 bits.
[2025-10-13 21:23:41,135] 50837 | assign zext_ln1039_494_fu_39584_p1 = icmp_ln1039_570_fu_39578_p2;
[2025-10-13 21:23:41,135]       |                                    ^
[2025-10-13 21:23:41,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50839:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_571_fu_39588_p2' generates 1 bits.
[2025-10-13 21:23:41,135] 50839 | assign zext_ln1039_495_fu_39594_p1 = icmp_ln1039_571_fu_39588_p2;
[2025-10-13 21:23:41,135]       |                                    ^
[2025-10-13 21:23:41,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50841:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_572_fu_39598_p2' generates 1 bits.
[2025-10-13 21:23:41,135] 50841 | assign zext_ln1039_496_fu_39604_p1 = icmp_ln1039_572_fu_39598_p2;
[2025-10-13 21:23:41,135]       |                                    ^
[2025-10-13 21:23:41,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50843:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_573_fu_39608_p2' generates 1 bits.
[2025-10-13 21:23:41,135] 50843 | assign zext_ln1039_497_fu_39614_p1 = icmp_ln1039_573_fu_39608_p2;
[2025-10-13 21:23:41,135]       |                                    ^
[2025-10-13 21:23:41,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50845:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_574_fu_39618_p2' generates 1 bits.
[2025-10-13 21:23:41,135] 50845 | assign zext_ln1039_498_fu_39624_p1 = icmp_ln1039_574_fu_39618_p2;
[2025-10-13 21:23:41,135]       |                                    ^
[2025-10-13 21:23:41,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50847:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_575_fu_39628_p2' generates 1 bits.
[2025-10-13 21:23:41,135] 50847 | assign zext_ln1039_499_fu_39634_p1 = icmp_ln1039_575_fu_39628_p2;
[2025-10-13 21:23:41,135]       |                                    ^
[2025-10-13 21:23:41,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50849:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_55_fu_29978_p2' generates 1 bits.
[2025-10-13 21:23:41,135] 50849 | assign zext_ln1039_49_fu_29984_p1 = icmp_ln1039_55_fu_29978_p2;
[2025-10-13 21:23:41,135]       |                                   ^
[2025-10-13 21:23:41,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50851:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_4_fu_29086_p2' generates 1 bits.
[2025-10-13 21:23:41,135] 50851 | assign zext_ln1039_4_fu_29092_p1 = icmp_ln1039_4_fu_29086_p2;
[2025-10-13 21:23:41,135]       |                                  ^
[2025-10-13 21:23:41,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50853:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_576_fu_39638_p2' generates 1 bits.
[2025-10-13 21:23:41,135] 50853 | assign zext_ln1039_500_fu_39644_p1 = icmp_ln1039_576_fu_39638_p2;
[2025-10-13 21:23:41,135]       |                                    ^
[2025-10-13 21:23:41,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50855:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_577_fu_39648_p2' generates 1 bits.
[2025-10-13 21:23:41,135] 50855 | assign zext_ln1039_501_fu_39654_p1 = icmp_ln1039_577_fu_39648_p2;
[2025-10-13 21:23:41,135]       |                                    ^
[2025-10-13 21:23:41,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50857:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_578_fu_39658_p2' generates 1 bits.
[2025-10-13 21:23:41,135] 50857 | assign zext_ln1039_502_fu_39664_p1 = icmp_ln1039_578_fu_39658_p2;
[2025-10-13 21:23:41,135]       |                                    ^
[2025-10-13 21:23:41,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50859:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_579_fu_39668_p2' generates 1 bits.
[2025-10-13 21:23:41,135] 50859 | assign zext_ln1039_503_fu_39674_p1 = icmp_ln1039_579_fu_39668_p2;
[2025-10-13 21:23:41,135]       |                                    ^
[2025-10-13 21:23:41,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50861:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_580_fu_39678_p2' generates 1 bits.
[2025-10-13 21:23:41,135] 50861 | assign zext_ln1039_504_fu_39684_p1 = icmp_ln1039_580_fu_39678_p2;
[2025-10-13 21:23:41,135]       |                                    ^
[2025-10-13 21:23:41,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50863:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_581_fu_39688_p2' generates 1 bits.
[2025-10-13 21:23:41,135] 50863 | assign zext_ln1039_505_fu_39694_p1 = icmp_ln1039_581_fu_39688_p2;
[2025-10-13 21:23:41,135]       |                                    ^
[2025-10-13 21:23:41,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50865:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_582_fu_39698_p2' generates 1 bits.
[2025-10-13 21:23:41,135] 50865 | assign zext_ln1039_506_fu_39704_p1 = icmp_ln1039_582_fu_39698_p2;
[2025-10-13 21:23:41,135]       |                                    ^
[2025-10-13 21:23:41,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50867:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_585_fu_39852_p2' generates 1 bits.
[2025-10-13 21:23:41,135] 50867 | assign zext_ln1039_507_fu_39858_p1 = icmp_ln1039_585_fu_39852_p2;
[2025-10-13 21:23:41,135]       |                                    ^
[2025-10-13 21:23:41,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50869:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_586_fu_39862_p2' generates 1 bits.
[2025-10-13 21:23:41,135] 50869 | assign zext_ln1039_508_fu_39868_p1 = icmp_ln1039_586_fu_39862_p2;
[2025-10-13 21:23:41,135]       |                                    ^
[2025-10-13 21:23:41,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50871:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_587_fu_39872_p2' generates 1 bits.
[2025-10-13 21:23:41,135] 50871 | assign zext_ln1039_509_fu_39878_p1 = icmp_ln1039_587_fu_39872_p2;
[2025-10-13 21:23:41,135]       |                                    ^
[2025-10-13 21:23:41,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50873:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_56_fu_29988_p2' generates 1 bits.
[2025-10-13 21:23:41,135] 50873 | assign zext_ln1039_50_fu_29994_p1 = icmp_ln1039_56_fu_29988_p2;
[2025-10-13 21:23:41,135]       |                                   ^
[2025-10-13 21:23:41,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50875:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_588_fu_39882_p2' generates 1 bits.
[2025-10-13 21:23:41,135] 50875 | assign zext_ln1039_510_fu_39888_p1 = icmp_ln1039_588_fu_39882_p2;
[2025-10-13 21:23:41,135]       |                                    ^
[2025-10-13 21:23:41,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50877:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_589_fu_39892_p2' generates 1 bits.
[2025-10-13 21:23:41,135] 50877 | assign zext_ln1039_511_fu_39898_p1 = icmp_ln1039_589_fu_39892_p2;
[2025-10-13 21:23:41,135]       |                                    ^
[2025-10-13 21:23:41,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50879:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_590_fu_39902_p2' generates 1 bits.
[2025-10-13 21:23:41,135] 50879 | assign zext_ln1039_512_fu_39908_p1 = icmp_ln1039_590_fu_39902_p2;
[2025-10-13 21:23:41,135]       |                                    ^
[2025-10-13 21:23:41,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50881:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_591_fu_39912_p2' generates 1 bits.
[2025-10-13 21:23:41,135] 50881 | assign zext_ln1039_513_fu_39918_p1 = icmp_ln1039_591_fu_39912_p2;
[2025-10-13 21:23:41,135]       |                                    ^
[2025-10-13 21:23:41,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50883:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_599_fu_39932_p2' generates 1 bits.
[2025-10-13 21:23:41,135] 50883 | assign zext_ln1039_514_fu_39938_p1 = icmp_ln1039_599_fu_39932_p2;
[2025-10-13 21:23:41,136]       |                                    ^
[2025-10-13 21:23:41,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50885:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_593_fu_39942_p2' generates 1 bits.
[2025-10-13 21:23:41,136] 50885 | assign zext_ln1039_515_fu_39948_p1 = icmp_ln1039_593_fu_39942_p2;
[2025-10-13 21:23:41,136]       |                                    ^
[2025-10-13 21:23:41,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50887:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_594_fu_39952_p2' generates 1 bits.
[2025-10-13 21:23:41,136] 50887 | assign zext_ln1039_516_fu_39958_p1 = icmp_ln1039_594_fu_39952_p2;
[2025-10-13 21:23:41,136]       |                                    ^
[2025-10-13 21:23:41,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50889:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_595_fu_39962_p2' generates 1 bits.
[2025-10-13 21:23:41,136] 50889 | assign zext_ln1039_517_fu_39968_p1 = icmp_ln1039_595_fu_39962_p2;
[2025-10-13 21:23:41,136]       |                                    ^
[2025-10-13 21:23:41,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50891:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_596_fu_39972_p2' generates 1 bits.
[2025-10-13 21:23:41,136] 50891 | assign zext_ln1039_518_fu_39978_p1 = icmp_ln1039_596_fu_39972_p2;
[2025-10-13 21:23:41,136]       |                                    ^
[2025-10-13 21:23:41,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50893:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_597_fu_39982_p2' generates 1 bits.
[2025-10-13 21:23:41,136] 50893 | assign zext_ln1039_519_fu_39988_p1 = icmp_ln1039_597_fu_39982_p2;
[2025-10-13 21:23:41,136]       |                                    ^
[2025-10-13 21:23:41,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50895:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_57_fu_29998_p2' generates 1 bits.
[2025-10-13 21:23:41,136] 50895 | assign zext_ln1039_51_fu_30004_p1 = icmp_ln1039_57_fu_29998_p2;
[2025-10-13 21:23:41,136]       |                                   ^
[2025-10-13 21:23:41,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50897:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_600_fu_40136_p2' generates 1 bits.
[2025-10-13 21:23:41,136] 50897 | assign zext_ln1039_520_fu_40142_p1 = icmp_ln1039_600_fu_40136_p2;
[2025-10-13 21:23:41,136]       |                                    ^
[2025-10-13 21:23:41,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50899:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_601_fu_40146_p2' generates 1 bits.
[2025-10-13 21:23:41,136] 50899 | assign zext_ln1039_521_fu_40152_p1 = icmp_ln1039_601_fu_40146_p2;
[2025-10-13 21:23:41,136]       |                                    ^
[2025-10-13 21:23:41,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50901:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_602_fu_40156_p2' generates 1 bits.
[2025-10-13 21:23:41,136] 50901 | assign zext_ln1039_522_fu_40162_p1 = icmp_ln1039_602_fu_40156_p2;
[2025-10-13 21:23:41,136]       |                                    ^
[2025-10-13 21:23:41,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50903:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_603_fu_40166_p2' generates 1 bits.
[2025-10-13 21:23:41,136] 50903 | assign zext_ln1039_523_fu_40172_p1 = icmp_ln1039_603_fu_40166_p2;
[2025-10-13 21:23:41,136]       |                                    ^
[2025-10-13 21:23:41,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50905:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_604_fu_40176_p2' generates 1 bits.
[2025-10-13 21:23:41,136] 50905 | assign zext_ln1039_524_fu_40182_p1 = icmp_ln1039_604_fu_40176_p2;
[2025-10-13 21:23:41,136]       |                                    ^
[2025-10-13 21:23:41,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50907:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_605_fu_40186_p2' generates 1 bits.
[2025-10-13 21:23:41,136] 50907 | assign zext_ln1039_525_fu_40192_p1 = icmp_ln1039_605_fu_40186_p2;
[2025-10-13 21:23:41,136]       |                                    ^
[2025-10-13 21:23:41,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50909:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_606_fu_40196_p2' generates 1 bits.
[2025-10-13 21:23:41,136] 50909 | assign zext_ln1039_526_fu_40202_p1 = icmp_ln1039_606_fu_40196_p2;
[2025-10-13 21:23:41,136]       |                                    ^
[2025-10-13 21:23:41,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50911:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_607_fu_40206_p2' generates 1 bits.
[2025-10-13 21:23:41,136] 50911 | assign zext_ln1039_527_fu_40212_p1 = icmp_ln1039_607_fu_40206_p2;
[2025-10-13 21:23:41,136]       |                                    ^
[2025-10-13 21:23:41,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50913:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_608_fu_40216_p2' generates 1 bits.
[2025-10-13 21:23:41,136] 50913 | assign zext_ln1039_528_fu_40222_p1 = icmp_ln1039_608_fu_40216_p2;
[2025-10-13 21:23:41,136]       |                                    ^
[2025-10-13 21:23:41,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50915:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_609_fu_40226_p2' generates 1 bits.
[2025-10-13 21:23:41,136] 50915 | assign zext_ln1039_529_fu_40232_p1 = icmp_ln1039_609_fu_40226_p2;
[2025-10-13 21:23:41,136]       |                                    ^
[2025-10-13 21:23:41,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50917:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_60_fu_30152_p2' generates 1 bits.
[2025-10-13 21:23:41,136] 50917 | assign zext_ln1039_52_fu_30158_p1 = icmp_ln1039_60_fu_30152_p2;
[2025-10-13 21:23:41,136]       |                                   ^
[2025-10-13 21:23:41,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50919:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_610_fu_40236_p2' generates 1 bits.
[2025-10-13 21:23:41,136] 50919 | assign zext_ln1039_530_fu_40242_p1 = icmp_ln1039_610_fu_40236_p2;
[2025-10-13 21:23:41,136]       |                                    ^
[2025-10-13 21:23:41,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50921:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_611_fu_40246_p2' generates 1 bits.
[2025-10-13 21:23:41,136] 50921 | assign zext_ln1039_531_fu_40252_p1 = icmp_ln1039_611_fu_40246_p2;
[2025-10-13 21:23:41,136]       |                                    ^
[2025-10-13 21:23:41,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50923:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_612_fu_40256_p2' generates 1 bits.
[2025-10-13 21:23:41,136] 50923 | assign zext_ln1039_532_fu_40262_p1 = icmp_ln1039_612_fu_40256_p2;
[2025-10-13 21:23:41,136]       |                                    ^
[2025-10-13 21:23:41,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50925:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_615_fu_40410_p2' generates 1 bits.
[2025-10-13 21:23:41,136] 50925 | assign zext_ln1039_533_fu_40416_p1 = icmp_ln1039_615_fu_40410_p2;
[2025-10-13 21:23:41,136]       |                                    ^
[2025-10-13 21:23:41,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50927:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_616_fu_40420_p2' generates 1 bits.
[2025-10-13 21:23:41,136] 50927 | assign zext_ln1039_534_fu_40426_p1 = icmp_ln1039_616_fu_40420_p2;
[2025-10-13 21:23:41,136]       |                                    ^
[2025-10-13 21:23:41,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50929:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_617_fu_40430_p2' generates 1 bits.
[2025-10-13 21:23:41,136] 50929 | assign zext_ln1039_535_fu_40436_p1 = icmp_ln1039_617_fu_40430_p2;
[2025-10-13 21:23:41,136]       |                                    ^
[2025-10-13 21:23:41,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50931:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_618_fu_40440_p2' generates 1 bits.
[2025-10-13 21:23:41,136] 50931 | assign zext_ln1039_536_fu_40446_p1 = icmp_ln1039_618_fu_40440_p2;
[2025-10-13 21:23:41,136]       |                                    ^
[2025-10-13 21:23:41,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50933:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_619_fu_40450_p2' generates 1 bits.
[2025-10-13 21:23:41,136] 50933 | assign zext_ln1039_537_fu_40456_p1 = icmp_ln1039_619_fu_40450_p2;
[2025-10-13 21:23:41,136]       |                                    ^
[2025-10-13 21:23:41,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50935:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_620_fu_40460_p2' generates 1 bits.
[2025-10-13 21:23:41,136] 50935 | assign zext_ln1039_538_fu_40466_p1 = icmp_ln1039_620_fu_40460_p2;
[2025-10-13 21:23:41,136]       |                                    ^
[2025-10-13 21:23:41,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50937:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_621_fu_40470_p2' generates 1 bits.
[2025-10-13 21:23:41,136] 50937 | assign zext_ln1039_539_fu_40476_p1 = icmp_ln1039_621_fu_40470_p2;
[2025-10-13 21:23:41,136]       |                                    ^
[2025-10-13 21:23:41,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50939:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_61_fu_30162_p2' generates 1 bits.
[2025-10-13 21:23:41,136] 50939 | assign zext_ln1039_53_fu_30168_p1 = icmp_ln1039_61_fu_30162_p2;
[2025-10-13 21:23:41,136]       |                                   ^
[2025-10-13 21:23:41,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50941:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_622_fu_40480_p2' generates 1 bits.
[2025-10-13 21:23:41,136] 50941 | assign zext_ln1039_540_fu_40486_p1 = icmp_ln1039_622_fu_40480_p2;
[2025-10-13 21:23:41,136]       |                                    ^
[2025-10-13 21:23:41,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50943:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_623_fu_40490_p2' generates 1 bits.
[2025-10-13 21:23:41,136] 50943 | assign zext_ln1039_541_fu_40496_p1 = icmp_ln1039_623_fu_40490_p2;
[2025-10-13 21:23:41,136]       |                                    ^
[2025-10-13 21:23:41,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50945:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_624_fu_40500_p2' generates 1 bits.
[2025-10-13 21:23:41,136] 50945 | assign zext_ln1039_542_fu_40506_p1 = icmp_ln1039_624_fu_40500_p2;
[2025-10-13 21:23:41,136]       |                                    ^
[2025-10-13 21:23:41,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50947:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_625_fu_40510_p2' generates 1 bits.
[2025-10-13 21:23:41,136] 50947 | assign zext_ln1039_543_fu_40516_p1 = icmp_ln1039_625_fu_40510_p2;
[2025-10-13 21:23:41,136]       |                                    ^
[2025-10-13 21:23:41,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50949:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_626_fu_40520_p2' generates 1 bits.
[2025-10-13 21:23:41,136] 50949 | assign zext_ln1039_544_fu_40526_p1 = icmp_ln1039_626_fu_40520_p2;
[2025-10-13 21:23:41,136]       |                                    ^
[2025-10-13 21:23:41,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50951:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_627_fu_40530_p2' generates 1 bits.
[2025-10-13 21:23:41,136] 50951 | assign zext_ln1039_545_fu_40536_p1 = icmp_ln1039_627_fu_40530_p2;
[2025-10-13 21:23:41,136]       |                                    ^
[2025-10-13 21:23:41,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50953:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_630_fu_40684_p2' generates 1 bits.
[2025-10-13 21:23:41,136] 50953 | assign zext_ln1039_546_fu_40690_p1 = icmp_ln1039_630_fu_40684_p2;
[2025-10-13 21:23:41,136]       |                                    ^
[2025-10-13 21:23:41,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50955:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_631_fu_40694_p2' generates 1 bits.
[2025-10-13 21:23:41,136] 50955 | assign zext_ln1039_547_fu_40700_p1 = icmp_ln1039_631_fu_40694_p2;
[2025-10-13 21:23:41,136]       |                                    ^
[2025-10-13 21:23:41,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50957:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_632_fu_40704_p2' generates 1 bits.
[2025-10-13 21:23:41,136] 50957 | assign zext_ln1039_548_fu_40710_p1 = icmp_ln1039_632_fu_40704_p2;
[2025-10-13 21:23:41,136]       |                                    ^
[2025-10-13 21:23:41,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50959:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_633_fu_40714_p2' generates 1 bits.
[2025-10-13 21:23:41,137] 50959 | assign zext_ln1039_549_fu_40720_p1 = icmp_ln1039_633_fu_40714_p2;
[2025-10-13 21:23:41,137]       |                                    ^
[2025-10-13 21:23:41,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50961:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_62_fu_30172_p2' generates 1 bits.
[2025-10-13 21:23:41,137] 50961 | assign zext_ln1039_54_fu_30178_p1 = icmp_ln1039_62_fu_30172_p2;
[2025-10-13 21:23:41,137]       |                                   ^
[2025-10-13 21:23:41,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50963:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_634_fu_40724_p2' generates 1 bits.
[2025-10-13 21:23:41,137] 50963 | assign zext_ln1039_550_fu_40730_p1 = icmp_ln1039_634_fu_40724_p2;
[2025-10-13 21:23:41,137]       |                                    ^
[2025-10-13 21:23:41,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50965:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_635_fu_40734_p2' generates 1 bits.
[2025-10-13 21:23:41,137] 50965 | assign zext_ln1039_551_fu_40740_p1 = icmp_ln1039_635_fu_40734_p2;
[2025-10-13 21:23:41,137]       |                                    ^
[2025-10-13 21:23:41,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50967:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_636_fu_40744_p2' generates 1 bits.
[2025-10-13 21:23:41,137] 50967 | assign zext_ln1039_552_fu_40750_p1 = icmp_ln1039_636_fu_40744_p2;
[2025-10-13 21:23:41,137]       |                                    ^
[2025-10-13 21:23:41,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50969:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_637_fu_40754_p2' generates 1 bits.
[2025-10-13 21:23:41,137] 50969 | assign zext_ln1039_553_fu_40760_p1 = icmp_ln1039_637_fu_40754_p2;
[2025-10-13 21:23:41,137]       |                                    ^
[2025-10-13 21:23:41,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50971:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_638_fu_40764_p2' generates 1 bits.
[2025-10-13 21:23:41,137] 50971 | assign zext_ln1039_554_fu_40770_p1 = icmp_ln1039_638_fu_40764_p2;
[2025-10-13 21:23:41,137]       |                                    ^
[2025-10-13 21:23:41,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50973:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_639_fu_40774_p2' generates 1 bits.
[2025-10-13 21:23:41,137] 50973 | assign zext_ln1039_555_fu_40780_p1 = icmp_ln1039_639_fu_40774_p2;
[2025-10-13 21:23:41,137]       |                                    ^
[2025-10-13 21:23:41,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50975:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_640_fu_40784_p2' generates 1 bits.
[2025-10-13 21:23:41,137] 50975 | assign zext_ln1039_556_fu_40790_p1 = icmp_ln1039_640_fu_40784_p2;
[2025-10-13 21:23:41,137]       |                                    ^
[2025-10-13 21:23:41,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50977:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_641_fu_40794_p2' generates 1 bits.
[2025-10-13 21:23:41,137] 50977 | assign zext_ln1039_557_fu_40800_p1 = icmp_ln1039_641_fu_40794_p2;
[2025-10-13 21:23:41,137]       |                                    ^
[2025-10-13 21:23:41,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50979:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_642_fu_40804_p2' generates 1 bits.
[2025-10-13 21:23:41,137] 50979 | assign zext_ln1039_558_fu_40810_p1 = icmp_ln1039_642_fu_40804_p2;
[2025-10-13 21:23:41,137]       |                                    ^
[2025-10-13 21:23:41,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50981:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_645_fu_40958_p2' generates 1 bits.
[2025-10-13 21:23:41,137] 50981 | assign zext_ln1039_559_fu_40964_p1 = icmp_ln1039_645_fu_40958_p2;
[2025-10-13 21:23:41,137]       |                                    ^
[2025-10-13 21:23:41,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50983:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_63_fu_30182_p2' generates 1 bits.
[2025-10-13 21:23:41,137] 50983 | assign zext_ln1039_55_fu_30188_p1 = icmp_ln1039_63_fu_30182_p2;
[2025-10-13 21:23:41,137]       |                                   ^
[2025-10-13 21:23:41,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50985:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_646_fu_40968_p2' generates 1 bits.
[2025-10-13 21:23:41,137] 50985 | assign zext_ln1039_560_fu_40974_p1 = icmp_ln1039_646_fu_40968_p2;
[2025-10-13 21:23:41,137]       |                                    ^
[2025-10-13 21:23:41,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50987:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_647_fu_40978_p2' generates 1 bits.
[2025-10-13 21:23:41,137] 50987 | assign zext_ln1039_561_fu_40984_p1 = icmp_ln1039_647_fu_40978_p2;
[2025-10-13 21:23:41,137]       |                                    ^
[2025-10-13 21:23:41,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50989:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_648_fu_40988_p2' generates 1 bits.
[2025-10-13 21:23:41,137] 50989 | assign zext_ln1039_562_fu_40994_p1 = icmp_ln1039_648_fu_40988_p2;
[2025-10-13 21:23:41,137]       |                                    ^
[2025-10-13 21:23:41,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50991:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_649_fu_40998_p2' generates 1 bits.
[2025-10-13 21:23:41,137] 50991 | assign zext_ln1039_563_fu_41004_p1 = icmp_ln1039_649_fu_40998_p2;
[2025-10-13 21:23:41,137]       |                                    ^
[2025-10-13 21:23:41,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50993:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_650_fu_41008_p2' generates 1 bits.
[2025-10-13 21:23:41,137] 50993 | assign zext_ln1039_564_fu_41014_p1 = icmp_ln1039_650_fu_41008_p2;
[2025-10-13 21:23:41,137]       |                                    ^
[2025-10-13 21:23:41,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50995:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_651_fu_41018_p2' generates 1 bits.
[2025-10-13 21:23:41,137] 50995 | assign zext_ln1039_565_fu_41024_p1 = icmp_ln1039_651_fu_41018_p2;
[2025-10-13 21:23:41,137]       |                                    ^
[2025-10-13 21:23:41,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50997:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_652_fu_41028_p2' generates 1 bits.
[2025-10-13 21:23:41,137] 50997 | assign zext_ln1039_566_fu_41034_p1 = icmp_ln1039_652_fu_41028_p2;
[2025-10-13 21:23:41,137]       |                                    ^
[2025-10-13 21:23:41,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:50999:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_653_fu_41038_p2' generates 1 bits.
[2025-10-13 21:23:41,137] 50999 | assign zext_ln1039_567_fu_41044_p1 = icmp_ln1039_653_fu_41038_p2;
[2025-10-13 21:23:41,137]       |                                    ^
[2025-10-13 21:23:41,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51001:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_654_fu_41048_p2' generates 1 bits.
[2025-10-13 21:23:41,137] 51001 | assign zext_ln1039_568_fu_41054_p1 = icmp_ln1039_654_fu_41048_p2;
[2025-10-13 21:23:41,137]       |                                    ^
[2025-10-13 21:23:41,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51003:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_659_fu_41068_p2' generates 1 bits.
[2025-10-13 21:23:41,137] 51003 | assign zext_ln1039_569_fu_41074_p1 = icmp_ln1039_659_fu_41068_p2;
[2025-10-13 21:23:41,137]       |                                    ^
[2025-10-13 21:23:41,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51005:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_64_fu_30192_p2' generates 1 bits.
[2025-10-13 21:23:41,137] 51005 | assign zext_ln1039_56_fu_30198_p1 = icmp_ln1039_64_fu_30192_p2;
[2025-10-13 21:23:41,137]       |                                   ^
[2025-10-13 21:23:41,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51007:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_656_fu_41078_p2' generates 1 bits.
[2025-10-13 21:23:41,137] 51007 | assign zext_ln1039_570_fu_41084_p1 = icmp_ln1039_656_fu_41078_p2;
[2025-10-13 21:23:41,137]       |                                    ^
[2025-10-13 21:23:41,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51009:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_657_fu_41088_p2' generates 1 bits.
[2025-10-13 21:23:41,137] 51009 | assign zext_ln1039_571_fu_41094_p1 = icmp_ln1039_657_fu_41088_p2;
[2025-10-13 21:23:41,137]       |                                    ^
[2025-10-13 21:23:41,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51011:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_660_fu_41242_p2' generates 1 bits.
[2025-10-13 21:23:41,137] 51011 | assign zext_ln1039_572_fu_41248_p1 = icmp_ln1039_660_fu_41242_p2;
[2025-10-13 21:23:41,137]       |                                    ^
[2025-10-13 21:23:41,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51013:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_661_fu_41252_p2' generates 1 bits.
[2025-10-13 21:23:41,137] 51013 | assign zext_ln1039_573_fu_41258_p1 = icmp_ln1039_661_fu_41252_p2;
[2025-10-13 21:23:41,137]       |                                    ^
[2025-10-13 21:23:41,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51015:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_662_fu_41262_p2' generates 1 bits.
[2025-10-13 21:23:41,137] 51015 | assign zext_ln1039_574_fu_41268_p1 = icmp_ln1039_662_fu_41262_p2;
[2025-10-13 21:23:41,137]       |                                    ^
[2025-10-13 21:23:41,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51017:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_663_fu_41272_p2' generates 1 bits.
[2025-10-13 21:23:41,137] 51017 | assign zext_ln1039_575_fu_41278_p1 = icmp_ln1039_663_fu_41272_p2;
[2025-10-13 21:23:41,137]       |                                    ^
[2025-10-13 21:23:41,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51019:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_664_fu_41282_p2' generates 1 bits.
[2025-10-13 21:23:41,137] 51019 | assign zext_ln1039_576_fu_41288_p1 = icmp_ln1039_664_fu_41282_p2;
[2025-10-13 21:23:41,137]       |                                    ^
[2025-10-13 21:23:41,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51021:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_665_fu_41292_p2' generates 1 bits.
[2025-10-13 21:23:41,137] 51021 | assign zext_ln1039_577_fu_41298_p1 = icmp_ln1039_665_fu_41292_p2;
[2025-10-13 21:23:41,137]       |                                    ^
[2025-10-13 21:23:41,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51023:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_666_fu_41302_p2' generates 1 bits.
[2025-10-13 21:23:41,137] 51023 | assign zext_ln1039_578_fu_41308_p1 = icmp_ln1039_666_fu_41302_p2;
[2025-10-13 21:23:41,137]       |                                    ^
[2025-10-13 21:23:41,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51025:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_667_fu_41312_p2' generates 1 bits.
[2025-10-13 21:23:41,137] 51025 | assign zext_ln1039_579_fu_41318_p1 = icmp_ln1039_667_fu_41312_p2;
[2025-10-13 21:23:41,137]       |                                    ^
[2025-10-13 21:23:41,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51027:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_65_fu_30202_p2' generates 1 bits.
[2025-10-13 21:23:41,137] 51027 | assign zext_ln1039_57_fu_30208_p1 = icmp_ln1039_65_fu_30202_p2;
[2025-10-13 21:23:41,137]       |                                   ^
[2025-10-13 21:23:41,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51029:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_668_fu_41322_p2' generates 1 bits.
[2025-10-13 21:23:41,137] 51029 | assign zext_ln1039_580_fu_41328_p1 = icmp_ln1039_668_fu_41322_p2;
[2025-10-13 21:23:41,137]       |                                    ^
[2025-10-13 21:23:41,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51031:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_669_fu_41332_p2' generates 1 bits.
[2025-10-13 21:23:41,137] 51031 | assign zext_ln1039_581_fu_41338_p1 = icmp_ln1039_669_fu_41332_p2;
[2025-10-13 21:23:41,137]       |                                    ^
[2025-10-13 21:23:41,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51033:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_670_fu_41342_p2' generates 1 bits.
[2025-10-13 21:23:41,137] 51033 | assign zext_ln1039_582_fu_41348_p1 = icmp_ln1039_670_fu_41342_p2;
[2025-10-13 21:23:41,137]       |                                    ^
[2025-10-13 21:23:41,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51035:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_671_fu_41352_p2' generates 1 bits.
[2025-10-13 21:23:41,138] 51035 | assign zext_ln1039_583_fu_41358_p1 = icmp_ln1039_671_fu_41352_p2;
[2025-10-13 21:23:41,138]       |                                    ^
[2025-10-13 21:23:41,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51037:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_674_fu_41372_p2' generates 1 bits.
[2025-10-13 21:23:41,138] 51037 | assign zext_ln1039_584_fu_41378_p1 = icmp_ln1039_674_fu_41372_p2;
[2025-10-13 21:23:41,138]       |                                    ^
[2025-10-13 21:23:41,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51039:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_675_fu_41526_p2' generates 1 bits.
[2025-10-13 21:23:41,138] 51039 | assign zext_ln1039_585_fu_41532_p1 = icmp_ln1039_675_fu_41526_p2;
[2025-10-13 21:23:41,138]       |                                    ^
[2025-10-13 21:23:41,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51041:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_676_fu_41536_p2' generates 1 bits.
[2025-10-13 21:23:41,138] 51041 | assign zext_ln1039_586_fu_41542_p1 = icmp_ln1039_676_fu_41536_p2;
[2025-10-13 21:23:41,138]       |                                    ^
[2025-10-13 21:23:41,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51043:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_677_fu_41546_p2' generates 1 bits.
[2025-10-13 21:23:41,138] 51043 | assign zext_ln1039_587_fu_41552_p1 = icmp_ln1039_677_fu_41546_p2;
[2025-10-13 21:23:41,138]       |                                    ^
[2025-10-13 21:23:41,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51045:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_678_fu_41556_p2' generates 1 bits.
[2025-10-13 21:23:41,138] 51045 | assign zext_ln1039_588_fu_41562_p1 = icmp_ln1039_678_fu_41556_p2;
[2025-10-13 21:23:41,138]       |                                    ^
[2025-10-13 21:23:41,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51047:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_679_fu_41566_p2' generates 1 bits.
[2025-10-13 21:23:41,138] 51047 | assign zext_ln1039_589_fu_41572_p1 = icmp_ln1039_679_fu_41566_p2;
[2025-10-13 21:23:41,138]       |                                    ^
[2025-10-13 21:23:41,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51049:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_66_fu_30212_p2' generates 1 bits.
[2025-10-13 21:23:41,138] 51049 | assign zext_ln1039_58_fu_30218_p1 = icmp_ln1039_66_fu_30212_p2;
[2025-10-13 21:23:41,138]       |                                   ^
[2025-10-13 21:23:41,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51051:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_680_fu_41576_p2' generates 1 bits.
[2025-10-13 21:23:41,138] 51051 | assign zext_ln1039_590_fu_41582_p1 = icmp_ln1039_680_fu_41576_p2;
[2025-10-13 21:23:41,138]       |                                    ^
[2025-10-13 21:23:41,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51053:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_689_fu_41596_p2' generates 1 bits.
[2025-10-13 21:23:41,138] 51053 | assign zext_ln1039_591_fu_41602_p1 = icmp_ln1039_689_fu_41596_p2;
[2025-10-13 21:23:41,138]       |                                    ^
[2025-10-13 21:23:41,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51055:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_682_fu_41606_p2' generates 1 bits.
[2025-10-13 21:23:41,138] 51055 | assign zext_ln1039_592_fu_41612_p1 = icmp_ln1039_682_fu_41606_p2;
[2025-10-13 21:23:41,138]       |                                    ^
[2025-10-13 21:23:41,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51057:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_683_fu_41616_p2' generates 1 bits.
[2025-10-13 21:23:41,138] 51057 | assign zext_ln1039_593_fu_41622_p1 = icmp_ln1039_683_fu_41616_p2;
[2025-10-13 21:23:41,138]       |                                    ^
[2025-10-13 21:23:41,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51059:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_684_fu_41626_p2' generates 1 bits.
[2025-10-13 21:23:41,138] 51059 | assign zext_ln1039_594_fu_41632_p1 = icmp_ln1039_684_fu_41626_p2;
[2025-10-13 21:23:41,138]       |                                    ^
[2025-10-13 21:23:41,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51061:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_685_fu_41636_p2' generates 1 bits.
[2025-10-13 21:23:41,138] 51061 | assign zext_ln1039_595_fu_41642_p1 = icmp_ln1039_685_fu_41636_p2;
[2025-10-13 21:23:41,138]       |                                    ^
[2025-10-13 21:23:41,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51063:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_686_fu_41646_p2' generates 1 bits.
[2025-10-13 21:23:41,138] 51063 | assign zext_ln1039_596_fu_41652_p1 = icmp_ln1039_686_fu_41646_p2;
[2025-10-13 21:23:41,138]       |                                    ^
[2025-10-13 21:23:41,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51065:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_687_fu_41656_p2' generates 1 bits.
[2025-10-13 21:23:41,138] 51065 | assign zext_ln1039_597_fu_41662_p1 = icmp_ln1039_687_fu_41656_p2;
[2025-10-13 21:23:41,138]       |                                    ^
[2025-10-13 21:23:41,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51067:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_690_fu_41810_p2' generates 1 bits.
[2025-10-13 21:23:41,138] 51067 | assign zext_ln1039_598_fu_41816_p1 = icmp_ln1039_690_fu_41810_p2;
[2025-10-13 21:23:41,138]       |                                    ^
[2025-10-13 21:23:41,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51069:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_691_fu_41820_p2' generates 1 bits.
[2025-10-13 21:23:41,138] 51069 | assign zext_ln1039_599_fu_41826_p1 = icmp_ln1039_691_fu_41820_p2;
[2025-10-13 21:23:41,138]       |                                    ^
[2025-10-13 21:23:41,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51071:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_67_fu_30222_p2' generates 1 bits.
[2025-10-13 21:23:41,138] 51071 | assign zext_ln1039_59_fu_30228_p1 = icmp_ln1039_67_fu_30222_p2;
[2025-10-13 21:23:41,138]       |                                   ^
[2025-10-13 21:23:41,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51073:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_5_fu_29096_p2' generates 1 bits.
[2025-10-13 21:23:41,138] 51073 | assign zext_ln1039_5_fu_29102_p1 = icmp_ln1039_5_fu_29096_p2;
[2025-10-13 21:23:41,138]       |                                  ^
[2025-10-13 21:23:41,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51075:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_692_fu_41830_p2' generates 1 bits.
[2025-10-13 21:23:41,138] 51075 | assign zext_ln1039_600_fu_41836_p1 = icmp_ln1039_692_fu_41830_p2;
[2025-10-13 21:23:41,138]       |                                    ^
[2025-10-13 21:23:41,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51077:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_693_fu_41840_p2' generates 1 bits.
[2025-10-13 21:23:41,138] 51077 | assign zext_ln1039_601_fu_41846_p1 = icmp_ln1039_693_fu_41840_p2;
[2025-10-13 21:23:41,138]       |                                    ^
[2025-10-13 21:23:41,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51079:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_694_fu_41850_p2' generates 1 bits.
[2025-10-13 21:23:41,138] 51079 | assign zext_ln1039_602_fu_41856_p1 = icmp_ln1039_694_fu_41850_p2;
[2025-10-13 21:23:41,138]       |                                    ^
[2025-10-13 21:23:41,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51081:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_695_fu_41860_p2' generates 1 bits.
[2025-10-13 21:23:41,138] 51081 | assign zext_ln1039_603_fu_41866_p1 = icmp_ln1039_695_fu_41860_p2;
[2025-10-13 21:23:41,138]       |                                    ^
[2025-10-13 21:23:41,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51083:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_696_fu_41870_p2' generates 1 bits.
[2025-10-13 21:23:41,138] 51083 | assign zext_ln1039_604_fu_41876_p1 = icmp_ln1039_696_fu_41870_p2;
[2025-10-13 21:23:41,138]       |                                    ^
[2025-10-13 21:23:41,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51085:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_697_fu_41880_p2' generates 1 bits.
[2025-10-13 21:23:41,138] 51085 | assign zext_ln1039_605_fu_41886_p1 = icmp_ln1039_697_fu_41880_p2;
[2025-10-13 21:23:41,138]       |                                    ^
[2025-10-13 21:23:41,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51087:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_698_fu_41890_p2' generates 1 bits.
[2025-10-13 21:23:41,138] 51087 | assign zext_ln1039_606_fu_41896_p1 = icmp_ln1039_698_fu_41890_p2;
[2025-10-13 21:23:41,138]       |                                    ^
[2025-10-13 21:23:41,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51089:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_699_fu_41900_p2' generates 1 bits.
[2025-10-13 21:23:41,138] 51089 | assign zext_ln1039_607_fu_41906_p1 = icmp_ln1039_699_fu_41900_p2;
[2025-10-13 21:23:41,138]       |                                    ^
[2025-10-13 21:23:41,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51091:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_700_fu_41910_p2' generates 1 bits.
[2025-10-13 21:23:41,138] 51091 | assign zext_ln1039_608_fu_41916_p1 = icmp_ln1039_700_fu_41910_p2;
[2025-10-13 21:23:41,138]       |                                    ^
[2025-10-13 21:23:41,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51093:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_701_fu_41920_p2' generates 1 bits.
[2025-10-13 21:23:41,138] 51093 | assign zext_ln1039_609_fu_41926_p1 = icmp_ln1039_701_fu_41920_p2;
[2025-10-13 21:23:41,138]       |                                    ^
[2025-10-13 21:23:41,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51095:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_68_fu_30232_p2' generates 1 bits.
[2025-10-13 21:23:41,138] 51095 | assign zext_ln1039_60_fu_30238_p1 = icmp_ln1039_68_fu_30232_p2;
[2025-10-13 21:23:41,138]       |                                   ^
[2025-10-13 21:23:41,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51097:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_702_fu_41930_p2' generates 1 bits.
[2025-10-13 21:23:41,138] 51097 | assign zext_ln1039_610_fu_41936_p1 = icmp_ln1039_702_fu_41930_p2;
[2025-10-13 21:23:41,138]       |                                    ^
[2025-10-13 21:23:41,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51099:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_705_fu_42084_p2' generates 1 bits.
[2025-10-13 21:23:41,138] 51099 | assign zext_ln1039_611_fu_42090_p1 = icmp_ln1039_705_fu_42084_p2;
[2025-10-13 21:23:41,138]       |                                    ^
[2025-10-13 21:23:41,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51101:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_706_fu_42094_p2' generates 1 bits.
[2025-10-13 21:23:41,138] 51101 | assign zext_ln1039_612_fu_42100_p1 = icmp_ln1039_706_fu_42094_p2;
[2025-10-13 21:23:41,138]       |                                    ^
[2025-10-13 21:23:41,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51103:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_707_fu_42104_p2' generates 1 bits.
[2025-10-13 21:23:41,138] 51103 | assign zext_ln1039_613_fu_42110_p1 = icmp_ln1039_707_fu_42104_p2;
[2025-10-13 21:23:41,138]       |                                    ^
[2025-10-13 21:23:41,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51105:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_708_fu_42114_p2' generates 1 bits.
[2025-10-13 21:23:41,138] 51105 | assign zext_ln1039_614_fu_42120_p1 = icmp_ln1039_708_fu_42114_p2;
[2025-10-13 21:23:41,138]       |                                    ^
[2025-10-13 21:23:41,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51107:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_709_fu_42124_p2' generates 1 bits.
[2025-10-13 21:23:41,138] 51107 | assign zext_ln1039_615_fu_42130_p1 = icmp_ln1039_709_fu_42124_p2;
[2025-10-13 21:23:41,138]       |                                    ^
[2025-10-13 21:23:41,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51109:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_710_fu_42134_p2' generates 1 bits.
[2025-10-13 21:23:41,138] 51109 | assign zext_ln1039_616_fu_42140_p1 = icmp_ln1039_710_fu_42134_p2;
[2025-10-13 21:23:41,138]       |                                    ^
[2025-10-13 21:23:41,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51111:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_711_fu_42144_p2' generates 1 bits.
[2025-10-13 21:23:41,139] 51111 | assign zext_ln1039_617_fu_42150_p1 = icmp_ln1039_711_fu_42144_p2;
[2025-10-13 21:23:41,139]       |                                    ^
[2025-10-13 21:23:41,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51113:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_712_fu_42154_p2' generates 1 bits.
[2025-10-13 21:23:41,139] 51113 | assign zext_ln1039_618_fu_42160_p1 = icmp_ln1039_712_fu_42154_p2;
[2025-10-13 21:23:41,139]       |                                    ^
[2025-10-13 21:23:41,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51115:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_713_fu_42164_p2' generates 1 bits.
[2025-10-13 21:23:41,139] 51115 | assign zext_ln1039_619_fu_42170_p1 = icmp_ln1039_713_fu_42164_p2;
[2025-10-13 21:23:41,139]       |                                    ^
[2025-10-13 21:23:41,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51117:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_69_fu_30242_p2' generates 1 bits.
[2025-10-13 21:23:41,139] 51117 | assign zext_ln1039_61_fu_30248_p1 = icmp_ln1039_69_fu_30242_p2;
[2025-10-13 21:23:41,139]       |                                   ^
[2025-10-13 21:23:41,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51119:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_714_fu_42174_p2' generates 1 bits.
[2025-10-13 21:23:41,139] 51119 | assign zext_ln1039_620_fu_42180_p1 = icmp_ln1039_714_fu_42174_p2;
[2025-10-13 21:23:41,139]       |                                    ^
[2025-10-13 21:23:41,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51121:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_715_fu_42184_p2' generates 1 bits.
[2025-10-13 21:23:41,139] 51121 | assign zext_ln1039_621_fu_42190_p1 = icmp_ln1039_715_fu_42184_p2;
[2025-10-13 21:23:41,139]       |                                    ^
[2025-10-13 21:23:41,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51123:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_716_fu_42194_p2' generates 1 bits.
[2025-10-13 21:23:41,139] 51123 | assign zext_ln1039_622_fu_42200_p1 = icmp_ln1039_716_fu_42194_p2;
[2025-10-13 21:23:41,139]       |                                    ^
[2025-10-13 21:23:41,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51125:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_717_fu_42204_p2' generates 1 bits.
[2025-10-13 21:23:41,139] 51125 | assign zext_ln1039_623_fu_42210_p1 = icmp_ln1039_717_fu_42204_p2;
[2025-10-13 21:23:41,139]       |                                    ^
[2025-10-13 21:23:41,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51127:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_720_fu_42358_p2' generates 1 bits.
[2025-10-13 21:23:41,139] 51127 | assign zext_ln1039_624_fu_42364_p1 = icmp_ln1039_720_fu_42358_p2;
[2025-10-13 21:23:41,139]       |                                    ^
[2025-10-13 21:23:41,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51129:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_721_fu_42368_p2' generates 1 bits.
[2025-10-13 21:23:41,139] 51129 | assign zext_ln1039_625_fu_42374_p1 = icmp_ln1039_721_fu_42368_p2;
[2025-10-13 21:23:41,139]       |                                    ^
[2025-10-13 21:23:41,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51131:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_722_fu_42378_p2' generates 1 bits.
[2025-10-13 21:23:41,139] 51131 | assign zext_ln1039_626_fu_42384_p1 = icmp_ln1039_722_fu_42378_p2;
[2025-10-13 21:23:41,139]       |                                    ^
[2025-10-13 21:23:41,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51133:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_723_fu_42388_p2' generates 1 bits.
[2025-10-13 21:23:41,139] 51133 | assign zext_ln1039_627_fu_42394_p1 = icmp_ln1039_723_fu_42388_p2;
[2025-10-13 21:23:41,139]       |                                    ^
[2025-10-13 21:23:41,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51135:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_724_fu_42398_p2' generates 1 bits.
[2025-10-13 21:23:41,139] 51135 | assign zext_ln1039_628_fu_42404_p1 = icmp_ln1039_724_fu_42398_p2;
[2025-10-13 21:23:41,139]       |                                    ^
[2025-10-13 21:23:41,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51137:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_725_fu_42408_p2' generates 1 bits.
[2025-10-13 21:23:41,139] 51137 | assign zext_ln1039_629_fu_42414_p1 = icmp_ln1039_725_fu_42408_p2;
[2025-10-13 21:23:41,139]       |                                    ^
[2025-10-13 21:23:41,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51139:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_70_fu_30252_p2' generates 1 bits.
[2025-10-13 21:23:41,139] 51139 | assign zext_ln1039_62_fu_30258_p1 = icmp_ln1039_70_fu_30252_p2;
[2025-10-13 21:23:41,139]       |                                   ^
[2025-10-13 21:23:41,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51141:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_726_fu_42418_p2' generates 1 bits.
[2025-10-13 21:23:41,139] 51141 | assign zext_ln1039_630_fu_42424_p1 = icmp_ln1039_726_fu_42418_p2;
[2025-10-13 21:23:41,139]       |                                    ^
[2025-10-13 21:23:41,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51143:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_727_fu_42428_p2' generates 1 bits.
[2025-10-13 21:23:41,139] 51143 | assign zext_ln1039_631_fu_42434_p1 = icmp_ln1039_727_fu_42428_p2;
[2025-10-13 21:23:41,139]       |                                    ^
[2025-10-13 21:23:41,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51145:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_728_fu_42438_p2' generates 1 bits.
[2025-10-13 21:23:41,139] 51145 | assign zext_ln1039_632_fu_42444_p1 = icmp_ln1039_728_fu_42438_p2;
[2025-10-13 21:23:41,139]       |                                    ^
[2025-10-13 21:23:41,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51147:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_729_fu_42448_p2' generates 1 bits.
[2025-10-13 21:23:41,139] 51147 | assign zext_ln1039_633_fu_42454_p1 = icmp_ln1039_729_fu_42448_p2;
[2025-10-13 21:23:41,139]       |                                    ^
[2025-10-13 21:23:41,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51149:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_730_fu_42458_p2' generates 1 bits.
[2025-10-13 21:23:41,139] 51149 | assign zext_ln1039_634_fu_42464_p1 = icmp_ln1039_730_fu_42458_p2;
[2025-10-13 21:23:41,139]       |                                    ^
[2025-10-13 21:23:41,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51151:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_731_fu_42468_p2' generates 1 bits.
[2025-10-13 21:23:41,139] 51151 | assign zext_ln1039_635_fu_42474_p1 = icmp_ln1039_731_fu_42468_p2;
[2025-10-13 21:23:41,139]       |                                    ^
[2025-10-13 21:23:41,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51153:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_732_fu_42478_p2' generates 1 bits.
[2025-10-13 21:23:41,139] 51153 | assign zext_ln1039_636_fu_42484_p1 = icmp_ln1039_732_fu_42478_p2;
[2025-10-13 21:23:41,139]       |                                    ^
[2025-10-13 21:23:41,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51155:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_735_fu_42632_p2' generates 1 bits.
[2025-10-13 21:23:41,139] 51155 | assign zext_ln1039_637_fu_42638_p1 = icmp_ln1039_735_fu_42632_p2;
[2025-10-13 21:23:41,139]       |                                    ^
[2025-10-13 21:23:41,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51157:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_736_fu_42642_p2' generates 1 bits.
[2025-10-13 21:23:41,139] 51157 | assign zext_ln1039_638_fu_42648_p1 = icmp_ln1039_736_fu_42642_p2;
[2025-10-13 21:23:41,139]       |                                    ^
[2025-10-13 21:23:41,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51159:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_737_fu_42652_p2' generates 1 bits.
[2025-10-13 21:23:41,139] 51159 | assign zext_ln1039_639_fu_42658_p1 = icmp_ln1039_737_fu_42652_p2;
[2025-10-13 21:23:41,139]       |                                    ^
[2025-10-13 21:23:41,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51161:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_71_fu_30262_p2' generates 1 bits.
[2025-10-13 21:23:41,139] 51161 | assign zext_ln1039_63_fu_30268_p1 = icmp_ln1039_71_fu_30262_p2;
[2025-10-13 21:23:41,139]       |                                   ^
[2025-10-13 21:23:41,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51163:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_738_fu_42662_p2' generates 1 bits.
[2025-10-13 21:23:41,139] 51163 | assign zext_ln1039_640_fu_42668_p1 = icmp_ln1039_738_fu_42662_p2;
[2025-10-13 21:23:41,139]       |                                    ^
[2025-10-13 21:23:41,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51165:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_739_fu_42672_p2' generates 1 bits.
[2025-10-13 21:23:41,139] 51165 | assign zext_ln1039_641_fu_42678_p1 = icmp_ln1039_739_fu_42672_p2;
[2025-10-13 21:23:41,139]       |                                    ^
[2025-10-13 21:23:41,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51167:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_740_fu_42682_p2' generates 1 bits.
[2025-10-13 21:23:41,139] 51167 | assign zext_ln1039_642_fu_42688_p1 = icmp_ln1039_740_fu_42682_p2;
[2025-10-13 21:23:41,139]       |                                    ^
[2025-10-13 21:23:41,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51169:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_741_fu_42692_p2' generates 1 bits.
[2025-10-13 21:23:41,139] 51169 | assign zext_ln1039_643_fu_42698_p1 = icmp_ln1039_741_fu_42692_p2;
[2025-10-13 21:23:41,139]       |                                    ^
[2025-10-13 21:23:41,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51171:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_742_fu_42702_p2' generates 1 bits.
[2025-10-13 21:23:41,139] 51171 | assign zext_ln1039_644_fu_42708_p1 = icmp_ln1039_742_fu_42702_p2;
[2025-10-13 21:23:41,139]       |                                    ^
[2025-10-13 21:23:41,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51173:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_743_fu_42712_p2' generates 1 bits.
[2025-10-13 21:23:41,139] 51173 | assign zext_ln1039_645_fu_42718_p1 = icmp_ln1039_743_fu_42712_p2;
[2025-10-13 21:23:41,139]       |                                    ^
[2025-10-13 21:23:41,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51175:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_744_fu_42722_p2' generates 1 bits.
[2025-10-13 21:23:41,139] 51175 | assign zext_ln1039_646_fu_42728_p1 = icmp_ln1039_744_fu_42722_p2;
[2025-10-13 21:23:41,139]       |                                    ^
[2025-10-13 21:23:41,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51177:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_745_fu_42732_p2' generates 1 bits.
[2025-10-13 21:23:41,139] 51177 | assign zext_ln1039_647_fu_42738_p1 = icmp_ln1039_745_fu_42732_p2;
[2025-10-13 21:23:41,139]       |                                    ^
[2025-10-13 21:23:41,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51179:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_746_fu_42742_p2' generates 1 bits.
[2025-10-13 21:23:41,139] 51179 | assign zext_ln1039_648_fu_42748_p1 = icmp_ln1039_746_fu_42742_p2;
[2025-10-13 21:23:41,139]       |                                    ^
[2025-10-13 21:23:41,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51181:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_747_fu_42752_p2' generates 1 bits.
[2025-10-13 21:23:41,139] 51181 | assign zext_ln1039_649_fu_42758_p1 = icmp_ln1039_747_fu_42752_p2;
[2025-10-13 21:23:41,139]       |                                    ^
[2025-10-13 21:23:41,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51183:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_72_fu_30272_p2' generates 1 bits.
[2025-10-13 21:23:41,139] 51183 | assign zext_ln1039_64_fu_30278_p1 = icmp_ln1039_72_fu_30272_p2;
[2025-10-13 21:23:41,139]       |                                   ^
[2025-10-13 21:23:41,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51185:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_750_fu_42906_p2' generates 1 bits.
[2025-10-13 21:23:41,139] 51185 | assign zext_ln1039_650_fu_42912_p1 = icmp_ln1039_750_fu_42906_p2;
[2025-10-13 21:23:41,139]       |                                    ^
[2025-10-13 21:23:41,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51187:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_751_fu_42916_p2' generates 1 bits.
[2025-10-13 21:23:41,140] 51187 | assign zext_ln1039_651_fu_42922_p1 = icmp_ln1039_751_fu_42916_p2;
[2025-10-13 21:23:41,140]       |                                    ^
[2025-10-13 21:23:41,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51189:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_752_fu_42926_p2' generates 1 bits.
[2025-10-13 21:23:41,140] 51189 | assign zext_ln1039_652_fu_42932_p1 = icmp_ln1039_752_fu_42926_p2;
[2025-10-13 21:23:41,140]       |                                    ^
[2025-10-13 21:23:41,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51191:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_753_fu_42936_p2' generates 1 bits.
[2025-10-13 21:23:41,140] 51191 | assign zext_ln1039_653_fu_42942_p1 = icmp_ln1039_753_fu_42936_p2;
[2025-10-13 21:23:41,140]       |                                    ^
[2025-10-13 21:23:41,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51193:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_754_fu_42946_p2' generates 1 bits.
[2025-10-13 21:23:41,140] 51193 | assign zext_ln1039_654_fu_42952_p1 = icmp_ln1039_754_fu_42946_p2;
[2025-10-13 21:23:41,140]       |                                    ^
[2025-10-13 21:23:41,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51195:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_755_fu_42956_p2' generates 1 bits.
[2025-10-13 21:23:41,140] 51195 | assign zext_ln1039_655_fu_42962_p1 = icmp_ln1039_755_fu_42956_p2;
[2025-10-13 21:23:41,140]       |                                    ^
[2025-10-13 21:23:41,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51197:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_756_fu_42966_p2' generates 1 bits.
[2025-10-13 21:23:41,140] 51197 | assign zext_ln1039_656_fu_42972_p1 = icmp_ln1039_756_fu_42966_p2;
[2025-10-13 21:23:41,140]       |                                    ^
[2025-10-13 21:23:41,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51199:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_757_fu_42976_p2' generates 1 bits.
[2025-10-13 21:23:41,140] 51199 | assign zext_ln1039_657_fu_42982_p1 = icmp_ln1039_757_fu_42976_p2;
[2025-10-13 21:23:41,140]       |                                    ^
[2025-10-13 21:23:41,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51201:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_758_fu_42986_p2' generates 1 bits.
[2025-10-13 21:23:41,140] 51201 | assign zext_ln1039_658_fu_42992_p1 = icmp_ln1039_758_fu_42986_p2;
[2025-10-13 21:23:41,140]       |                                    ^
[2025-10-13 21:23:41,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51203:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_759_fu_42996_p2' generates 1 bits.
[2025-10-13 21:23:41,140] 51203 | assign zext_ln1039_659_fu_43002_p1 = icmp_ln1039_759_fu_42996_p2;
[2025-10-13 21:23:41,140]       |                                    ^
[2025-10-13 21:23:41,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51205:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_75_fu_30426_p2' generates 1 bits.
[2025-10-13 21:23:41,140] 51205 | assign zext_ln1039_65_fu_30432_p1 = icmp_ln1039_75_fu_30426_p2;
[2025-10-13 21:23:41,140]       |                                   ^
[2025-10-13 21:23:41,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51207:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_760_fu_43006_p2' generates 1 bits.
[2025-10-13 21:23:41,140] 51207 | assign zext_ln1039_660_fu_43012_p1 = icmp_ln1039_760_fu_43006_p2;
[2025-10-13 21:23:41,140]       |                                    ^
[2025-10-13 21:23:41,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51209:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_761_fu_43016_p2' generates 1 bits.
[2025-10-13 21:23:41,140] 51209 | assign zext_ln1039_661_fu_43022_p1 = icmp_ln1039_761_fu_43016_p2;
[2025-10-13 21:23:41,140]       |                                    ^
[2025-10-13 21:23:41,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51211:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_762_fu_43026_p2' generates 1 bits.
[2025-10-13 21:23:41,140] 51211 | assign zext_ln1039_662_fu_43032_p1 = icmp_ln1039_762_fu_43026_p2;
[2025-10-13 21:23:41,140]       |                                    ^
[2025-10-13 21:23:41,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51213:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_765_fu_43180_p2' generates 1 bits.
[2025-10-13 21:23:41,140] 51213 | assign zext_ln1039_663_fu_43186_p1 = icmp_ln1039_765_fu_43180_p2;
[2025-10-13 21:23:41,140]       |                                    ^
[2025-10-13 21:23:41,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51215:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_766_fu_43190_p2' generates 1 bits.
[2025-10-13 21:23:41,140] 51215 | assign zext_ln1039_664_fu_43196_p1 = icmp_ln1039_766_fu_43190_p2;
[2025-10-13 21:23:41,140]       |                                    ^
[2025-10-13 21:23:41,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51217:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_767_fu_43200_p2' generates 1 bits.
[2025-10-13 21:23:41,140] 51217 | assign zext_ln1039_665_fu_43206_p1 = icmp_ln1039_767_fu_43200_p2;
[2025-10-13 21:23:41,140]       |                                    ^
[2025-10-13 21:23:41,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51219:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_768_fu_43210_p2' generates 1 bits.
[2025-10-13 21:23:41,140] 51219 | assign zext_ln1039_666_fu_43216_p1 = icmp_ln1039_768_fu_43210_p2;
[2025-10-13 21:23:41,140]       |                                    ^
[2025-10-13 21:23:41,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51221:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_769_fu_43220_p2' generates 1 bits.
[2025-10-13 21:23:41,140] 51221 | assign zext_ln1039_667_fu_43226_p1 = icmp_ln1039_769_fu_43220_p2;
[2025-10-13 21:23:41,140]       |                                    ^
[2025-10-13 21:23:41,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51223:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_770_fu_43230_p2' generates 1 bits.
[2025-10-13 21:23:41,140] 51223 | assign zext_ln1039_668_fu_43236_p1 = icmp_ln1039_770_fu_43230_p2;
[2025-10-13 21:23:41,140]       |                                    ^
[2025-10-13 21:23:41,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51225:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_771_fu_43240_p2' generates 1 bits.
[2025-10-13 21:23:41,140] 51225 | assign zext_ln1039_669_fu_43246_p1 = icmp_ln1039_771_fu_43240_p2;
[2025-10-13 21:23:41,140]       |                                    ^
[2025-10-13 21:23:41,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51227:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_76_fu_30436_p2' generates 1 bits.
[2025-10-13 21:23:41,140] 51227 | assign zext_ln1039_66_fu_30442_p1 = icmp_ln1039_76_fu_30436_p2;
[2025-10-13 21:23:41,140]       |                                   ^
[2025-10-13 21:23:41,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51229:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_772_fu_43250_p2' generates 1 bits.
[2025-10-13 21:23:41,140] 51229 | assign zext_ln1039_670_fu_43256_p1 = icmp_ln1039_772_fu_43250_p2;
[2025-10-13 21:23:41,140]       |                                    ^
[2025-10-13 21:23:41,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51231:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_773_fu_43260_p2' generates 1 bits.
[2025-10-13 21:23:41,140] 51231 | assign zext_ln1039_671_fu_43266_p1 = icmp_ln1039_773_fu_43260_p2;
[2025-10-13 21:23:41,140]       |                                    ^
[2025-10-13 21:23:41,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51233:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_774_fu_43270_p2' generates 1 bits.
[2025-10-13 21:23:41,140] 51233 | assign zext_ln1039_672_fu_43276_p1 = icmp_ln1039_774_fu_43270_p2;
[2025-10-13 21:23:41,140]       |                                    ^
[2025-10-13 21:23:41,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51235:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_775_fu_43280_p2' generates 1 bits.
[2025-10-13 21:23:41,140] 51235 | assign zext_ln1039_673_fu_43286_p1 = icmp_ln1039_775_fu_43280_p2;
[2025-10-13 21:23:41,140]       |                                    ^
[2025-10-13 21:23:41,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51237:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_776_fu_43290_p2' generates 1 bits.
[2025-10-13 21:23:41,140] 51237 | assign zext_ln1039_674_fu_43296_p1 = icmp_ln1039_776_fu_43290_p2;
[2025-10-13 21:23:41,140]       |                                    ^
[2025-10-13 21:23:41,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51239:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_777_fu_43300_p2' generates 1 bits.
[2025-10-13 21:23:41,140] 51239 | assign zext_ln1039_675_fu_43306_p1 = icmp_ln1039_777_fu_43300_p2;
[2025-10-13 21:23:41,140]       |                                    ^
[2025-10-13 21:23:41,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51241:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_780_fu_43454_p2' generates 1 bits.
[2025-10-13 21:23:41,140] 51241 | assign zext_ln1039_676_fu_43460_p1 = icmp_ln1039_780_fu_43454_p2;
[2025-10-13 21:23:41,140]       |                                    ^
[2025-10-13 21:23:41,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51243:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_781_fu_43464_p2' generates 1 bits.
[2025-10-13 21:23:41,140] 51243 | assign zext_ln1039_677_fu_43470_p1 = icmp_ln1039_781_fu_43464_p2;
[2025-10-13 21:23:41,140]       |                                    ^
[2025-10-13 21:23:41,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51245:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_782_fu_43474_p2' generates 1 bits.
[2025-10-13 21:23:41,140] 51245 | assign zext_ln1039_678_fu_43480_p1 = icmp_ln1039_782_fu_43474_p2;
[2025-10-13 21:23:41,140]       |                                    ^
[2025-10-13 21:23:41,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51247:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_783_fu_43484_p2' generates 1 bits.
[2025-10-13 21:23:41,140] 51247 | assign zext_ln1039_679_fu_43490_p1 = icmp_ln1039_783_fu_43484_p2;
[2025-10-13 21:23:41,140]       |                                    ^
[2025-10-13 21:23:41,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51249:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_77_fu_30446_p2' generates 1 bits.
[2025-10-13 21:23:41,140] 51249 | assign zext_ln1039_67_fu_30452_p1 = icmp_ln1039_77_fu_30446_p2;
[2025-10-13 21:23:41,140]       |                                   ^
[2025-10-13 21:23:41,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51251:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_794_fu_43504_p2' generates 1 bits.
[2025-10-13 21:23:41,140] 51251 | assign zext_ln1039_680_fu_43510_p1 = icmp_ln1039_794_fu_43504_p2;
[2025-10-13 21:23:41,140]       |                                    ^
[2025-10-13 21:23:41,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51253:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_785_fu_43514_p2' generates 1 bits.
[2025-10-13 21:23:41,140] 51253 | assign zext_ln1039_681_fu_43520_p1 = icmp_ln1039_785_fu_43514_p2;
[2025-10-13 21:23:41,140]       |                                    ^
[2025-10-13 21:23:41,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51255:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_786_fu_43524_p2' generates 1 bits.
[2025-10-13 21:23:41,140] 51255 | assign zext_ln1039_682_fu_43530_p1 = icmp_ln1039_786_fu_43524_p2;
[2025-10-13 21:23:41,140]       |                                    ^
[2025-10-13 21:23:41,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51257:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_787_fu_43534_p2' generates 1 bits.
[2025-10-13 21:23:41,140] 51257 | assign zext_ln1039_683_fu_43540_p1 = icmp_ln1039_787_fu_43534_p2;
[2025-10-13 21:23:41,140]       |                                    ^
[2025-10-13 21:23:41,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51259:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_788_fu_43544_p2' generates 1 bits.
[2025-10-13 21:23:41,140] 51259 | assign zext_ln1039_684_fu_43550_p1 = icmp_ln1039_788_fu_43544_p2;
[2025-10-13 21:23:41,140]       |                                    ^
[2025-10-13 21:23:41,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51261:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_789_fu_43554_p2' generates 1 bits.
[2025-10-13 21:23:41,140] 51261 | assign zext_ln1039_685_fu_43560_p1 = icmp_ln1039_789_fu_43554_p2;
[2025-10-13 21:23:41,140]       |                                    ^
[2025-10-13 21:23:41,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51263:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_790_fu_43564_p2' generates 1 bits.
[2025-10-13 21:23:41,140] 51263 | assign zext_ln1039_686_fu_43570_p1 = icmp_ln1039_790_fu_43564_p2;
[2025-10-13 21:23:41,141]       |                                    ^
[2025-10-13 21:23:41,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51265:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_791_fu_43574_p2' generates 1 bits.
[2025-10-13 21:23:41,141] 51265 | assign zext_ln1039_687_fu_43580_p1 = icmp_ln1039_791_fu_43574_p2;
[2025-10-13 21:23:41,141]       |                                    ^
[2025-10-13 21:23:41,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51267:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_792_fu_43584_p2' generates 1 bits.
[2025-10-13 21:23:41,141] 51267 | assign zext_ln1039_688_fu_43590_p1 = icmp_ln1039_792_fu_43584_p2;
[2025-10-13 21:23:41,141]       |                                    ^
[2025-10-13 21:23:41,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51269:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_795_fu_43738_p2' generates 1 bits.
[2025-10-13 21:23:41,141] 51269 | assign zext_ln1039_689_fu_43744_p1 = icmp_ln1039_795_fu_43738_p2;
[2025-10-13 21:23:41,141]       |                                    ^
[2025-10-13 21:23:41,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51271:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_78_fu_30456_p2' generates 1 bits.
[2025-10-13 21:23:41,141] 51271 | assign zext_ln1039_68_fu_30462_p1 = icmp_ln1039_78_fu_30456_p2;
[2025-10-13 21:23:41,141]       |                                   ^
[2025-10-13 21:23:41,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51273:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_796_fu_43748_p2' generates 1 bits.
[2025-10-13 21:23:41,141] 51273 | assign zext_ln1039_690_fu_43754_p1 = icmp_ln1039_796_fu_43748_p2;
[2025-10-13 21:23:41,141]       |                                    ^
[2025-10-13 21:23:41,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51275:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_797_fu_43758_p2' generates 1 bits.
[2025-10-13 21:23:41,141] 51275 | assign zext_ln1039_691_fu_43764_p1 = icmp_ln1039_797_fu_43758_p2;
[2025-10-13 21:23:41,141]       |                                    ^
[2025-10-13 21:23:41,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51277:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_798_fu_43768_p2' generates 1 bits.
[2025-10-13 21:23:41,141] 51277 | assign zext_ln1039_692_fu_43774_p1 = icmp_ln1039_798_fu_43768_p2;
[2025-10-13 21:23:41,141]       |                                    ^
[2025-10-13 21:23:41,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51279:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_799_fu_43778_p2' generates 1 bits.
[2025-10-13 21:23:41,141] 51279 | assign zext_ln1039_693_fu_43784_p1 = icmp_ln1039_799_fu_43778_p2;
[2025-10-13 21:23:41,141]       |                                    ^
[2025-10-13 21:23:41,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51281:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_800_fu_43788_p2' generates 1 bits.
[2025-10-13 21:23:41,141] 51281 | assign zext_ln1039_694_fu_43794_p1 = icmp_ln1039_800_fu_43788_p2;
[2025-10-13 21:23:41,141]       |                                    ^
[2025-10-13 21:23:41,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51283:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_801_fu_43798_p2' generates 1 bits.
[2025-10-13 21:23:41,141] 51283 | assign zext_ln1039_695_fu_43804_p1 = icmp_ln1039_801_fu_43798_p2;
[2025-10-13 21:23:41,141]       |                                    ^
[2025-10-13 21:23:41,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51285:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_802_fu_43808_p2' generates 1 bits.
[2025-10-13 21:23:41,141] 51285 | assign zext_ln1039_696_fu_43814_p1 = icmp_ln1039_802_fu_43808_p2;
[2025-10-13 21:23:41,141]       |                                    ^
[2025-10-13 21:23:41,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51287:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_803_fu_43818_p2' generates 1 bits.
[2025-10-13 21:23:41,141] 51287 | assign zext_ln1039_697_fu_43824_p1 = icmp_ln1039_803_fu_43818_p2;
[2025-10-13 21:23:41,141]       |                                    ^
[2025-10-13 21:23:41,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51289:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_804_fu_43828_p2' generates 1 bits.
[2025-10-13 21:23:41,141] 51289 | assign zext_ln1039_698_fu_43834_p1 = icmp_ln1039_804_fu_43828_p2;
[2025-10-13 21:23:41,141]       |                                    ^
[2025-10-13 21:23:41,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51291:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_805_fu_43838_p2' generates 1 bits.
[2025-10-13 21:23:41,141] 51291 | assign zext_ln1039_699_fu_43844_p1 = icmp_ln1039_805_fu_43838_p2;
[2025-10-13 21:23:41,141]       |                                    ^
[2025-10-13 21:23:41,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51293:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_79_fu_30466_p2' generates 1 bits.
[2025-10-13 21:23:41,141] 51293 | assign zext_ln1039_69_fu_30472_p1 = icmp_ln1039_79_fu_30466_p2;
[2025-10-13 21:23:41,141]       |                                   ^
[2025-10-13 21:23:41,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51295:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_6_fu_29106_p2' generates 1 bits.
[2025-10-13 21:23:41,141] 51295 | assign zext_ln1039_6_fu_29112_p1 = icmp_ln1039_6_fu_29106_p2;
[2025-10-13 21:23:41,141]       |                                  ^
[2025-10-13 21:23:41,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51297:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_806_fu_43848_p2' generates 1 bits.
[2025-10-13 21:23:41,141] 51297 | assign zext_ln1039_700_fu_43854_p1 = icmp_ln1039_806_fu_43848_p2;
[2025-10-13 21:23:41,141]       |                                    ^
[2025-10-13 21:23:41,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51299:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_807_fu_43858_p2' generates 1 bits.
[2025-10-13 21:23:41,141] 51299 | assign zext_ln1039_701_fu_43864_p1 = icmp_ln1039_807_fu_43858_p2;
[2025-10-13 21:23:41,141]       |                                    ^
[2025-10-13 21:23:41,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51301:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_810_fu_44012_p2' generates 1 bits.
[2025-10-13 21:23:41,141] 51301 | assign zext_ln1039_702_fu_44018_p1 = icmp_ln1039_810_fu_44012_p2;
[2025-10-13 21:23:41,141]       |                                    ^
[2025-10-13 21:23:41,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51303:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_811_fu_44022_p2' generates 1 bits.
[2025-10-13 21:23:41,141] 51303 | assign zext_ln1039_703_fu_44028_p1 = icmp_ln1039_811_fu_44022_p2;
[2025-10-13 21:23:41,141]       |                                    ^
[2025-10-13 21:23:41,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51305:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_812_fu_44032_p2' generates 1 bits.
[2025-10-13 21:23:41,141] 51305 | assign zext_ln1039_704_fu_44038_p1 = icmp_ln1039_812_fu_44032_p2;
[2025-10-13 21:23:41,141]       |                                    ^
[2025-10-13 21:23:41,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51307:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_813_fu_44042_p2' generates 1 bits.
[2025-10-13 21:23:41,141] 51307 | assign zext_ln1039_705_fu_44048_p1 = icmp_ln1039_813_fu_44042_p2;
[2025-10-13 21:23:41,141]       |                                    ^
[2025-10-13 21:23:41,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51309:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_814_fu_44052_p2' generates 1 bits.
[2025-10-13 21:23:41,141] 51309 | assign zext_ln1039_706_fu_44058_p1 = icmp_ln1039_814_fu_44052_p2;
[2025-10-13 21:23:41,141]       |                                    ^
[2025-10-13 21:23:41,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51311:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_815_fu_44062_p2' generates 1 bits.
[2025-10-13 21:23:41,141] 51311 | assign zext_ln1039_707_fu_44068_p1 = icmp_ln1039_815_fu_44062_p2;
[2025-10-13 21:23:41,141]       |                                    ^
[2025-10-13 21:23:41,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51313:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_816_fu_44072_p2' generates 1 bits.
[2025-10-13 21:23:41,141] 51313 | assign zext_ln1039_708_fu_44078_p1 = icmp_ln1039_816_fu_44072_p2;
[2025-10-13 21:23:41,141]       |                                    ^
[2025-10-13 21:23:41,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51315:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_817_fu_44082_p2' generates 1 bits.
[2025-10-13 21:23:41,141] 51315 | assign zext_ln1039_709_fu_44088_p1 = icmp_ln1039_817_fu_44082_p2;
[2025-10-13 21:23:41,141]       |                                    ^
[2025-10-13 21:23:41,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51317:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_89_fu_30486_p2' generates 1 bits.
[2025-10-13 21:23:41,141] 51317 | assign zext_ln1039_70_fu_30492_p1 = icmp_ln1039_89_fu_30486_p2;
[2025-10-13 21:23:41,141]       |                                   ^
[2025-10-13 21:23:41,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51319:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_818_fu_44092_p2' generates 1 bits.
[2025-10-13 21:23:41,141] 51319 | assign zext_ln1039_710_fu_44098_p1 = icmp_ln1039_818_fu_44092_p2;
[2025-10-13 21:23:41,141]       |                                    ^
[2025-10-13 21:23:41,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51321:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_819_fu_44102_p2' generates 1 bits.
[2025-10-13 21:23:41,141] 51321 | assign zext_ln1039_711_fu_44108_p1 = icmp_ln1039_819_fu_44102_p2;
[2025-10-13 21:23:41,141]       |                                    ^
[2025-10-13 21:23:41,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51323:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_820_fu_44112_p2' generates 1 bits.
[2025-10-13 21:23:41,141] 51323 | assign zext_ln1039_712_fu_44118_p1 = icmp_ln1039_820_fu_44112_p2;
[2025-10-13 21:23:41,141]       |                                    ^
[2025-10-13 21:23:41,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51325:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_821_fu_44122_p2' generates 1 bits.
[2025-10-13 21:23:41,141] 51325 | assign zext_ln1039_713_fu_44128_p1 = icmp_ln1039_821_fu_44122_p2;
[2025-10-13 21:23:41,141]       |                                    ^
[2025-10-13 21:23:41,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51327:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_822_fu_44132_p2' generates 1 bits.
[2025-10-13 21:23:41,141] 51327 | assign zext_ln1039_714_fu_44138_p1 = icmp_ln1039_822_fu_44132_p2;
[2025-10-13 21:23:41,141]       |                                    ^
[2025-10-13 21:23:41,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51329:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_825_fu_44286_p2' generates 1 bits.
[2025-10-13 21:23:41,141] 51329 | assign zext_ln1039_715_fu_44292_p1 = icmp_ln1039_825_fu_44286_p2;
[2025-10-13 21:23:41,141]       |                                    ^
[2025-10-13 21:23:41,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51331:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_826_fu_44296_p2' generates 1 bits.
[2025-10-13 21:23:41,141] 51331 | assign zext_ln1039_716_fu_44302_p1 = icmp_ln1039_826_fu_44296_p2;
[2025-10-13 21:23:41,141]       |                                    ^
[2025-10-13 21:23:41,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51333:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_827_fu_44306_p2' generates 1 bits.
[2025-10-13 21:23:41,141] 51333 | assign zext_ln1039_717_fu_44312_p1 = icmp_ln1039_827_fu_44306_p2;
[2025-10-13 21:23:41,141]       |                                    ^
[2025-10-13 21:23:41,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51335:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_828_fu_44316_p2' generates 1 bits.
[2025-10-13 21:23:41,141] 51335 | assign zext_ln1039_718_fu_44322_p1 = icmp_ln1039_828_fu_44316_p2;
[2025-10-13 21:23:41,141]       |                                    ^
[2025-10-13 21:23:41,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51337:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_829_fu_44326_p2' generates 1 bits.
[2025-10-13 21:23:41,141] 51337 | assign zext_ln1039_719_fu_44332_p1 = icmp_ln1039_829_fu_44326_p2;
[2025-10-13 21:23:41,141]       |                                    ^
[2025-10-13 21:23:41,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51339:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_81_fu_30496_p2' generates 1 bits.
[2025-10-13 21:23:41,141] 51339 | assign zext_ln1039_71_fu_30502_p1 = icmp_ln1039_81_fu_30496_p2;
[2025-10-13 21:23:41,142]       |                                   ^
[2025-10-13 21:23:41,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51341:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_830_fu_44336_p2' generates 1 bits.
[2025-10-13 21:23:41,142] 51341 | assign zext_ln1039_720_fu_44342_p1 = icmp_ln1039_830_fu_44336_p2;
[2025-10-13 21:23:41,142]       |                                    ^
[2025-10-13 21:23:41,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51343:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_831_fu_44346_p2' generates 1 bits.
[2025-10-13 21:23:41,142] 51343 | assign zext_ln1039_721_fu_44352_p1 = icmp_ln1039_831_fu_44346_p2;
[2025-10-13 21:23:41,142]       |                                    ^
[2025-10-13 21:23:41,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51345:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_832_fu_44356_p2' generates 1 bits.
[2025-10-13 21:23:41,142] 51345 | assign zext_ln1039_722_fu_44362_p1 = icmp_ln1039_832_fu_44356_p2;
[2025-10-13 21:23:41,142]       |                                    ^
[2025-10-13 21:23:41,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51347:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_833_fu_44366_p2' generates 1 bits.
[2025-10-13 21:23:41,142] 51347 | assign zext_ln1039_723_fu_44372_p1 = icmp_ln1039_833_fu_44366_p2;
[2025-10-13 21:23:41,142]       |                                    ^
[2025-10-13 21:23:41,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51349:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_834_fu_44376_p2' generates 1 bits.
[2025-10-13 21:23:41,142] 51349 | assign zext_ln1039_724_fu_44382_p1 = icmp_ln1039_834_fu_44376_p2;
[2025-10-13 21:23:41,142]       |                                    ^
[2025-10-13 21:23:41,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51351:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_835_fu_44386_p2' generates 1 bits.
[2025-10-13 21:23:41,142] 51351 | assign zext_ln1039_725_fu_44392_p1 = icmp_ln1039_835_fu_44386_p2;
[2025-10-13 21:23:41,142]       |                                    ^
[2025-10-13 21:23:41,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51353:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_836_fu_44396_p2' generates 1 bits.
[2025-10-13 21:23:41,142] 51353 | assign zext_ln1039_726_fu_44402_p1 = icmp_ln1039_836_fu_44396_p2;
[2025-10-13 21:23:41,142]       |                                    ^
[2025-10-13 21:23:41,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51355:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_837_fu_44406_p2' generates 1 bits.
[2025-10-13 21:23:41,142] 51355 | assign zext_ln1039_727_fu_44412_p1 = icmp_ln1039_837_fu_44406_p2;
[2025-10-13 21:23:41,142]       |                                    ^
[2025-10-13 21:23:41,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51357:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_840_fu_44560_p2' generates 1 bits.
[2025-10-13 21:23:41,142] 51357 | assign zext_ln1039_728_fu_44566_p1 = icmp_ln1039_840_fu_44560_p2;
[2025-10-13 21:23:41,142]       |                                    ^
[2025-10-13 21:23:41,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51359:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_841_fu_44570_p2' generates 1 bits.
[2025-10-13 21:23:41,142] 51359 | assign zext_ln1039_729_fu_44576_p1 = icmp_ln1039_841_fu_44570_p2;
[2025-10-13 21:23:41,142]       |                                    ^
[2025-10-13 21:23:41,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51361:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_82_fu_30506_p2' generates 1 bits.
[2025-10-13 21:23:41,142] 51361 | assign zext_ln1039_72_fu_30512_p1 = icmp_ln1039_82_fu_30506_p2;
[2025-10-13 21:23:41,142]       |                                   ^
[2025-10-13 21:23:41,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51363:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_842_fu_44580_p2' generates 1 bits.
[2025-10-13 21:23:41,142] 51363 | assign zext_ln1039_730_fu_44586_p1 = icmp_ln1039_842_fu_44580_p2;
[2025-10-13 21:23:41,142]       |                                    ^
[2025-10-13 21:23:41,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51365:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_843_fu_44590_p2' generates 1 bits.
[2025-10-13 21:23:41,142] 51365 | assign zext_ln1039_731_fu_44596_p1 = icmp_ln1039_843_fu_44590_p2;
[2025-10-13 21:23:41,142]       |                                    ^
[2025-10-13 21:23:41,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51367:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_844_fu_44600_p2' generates 1 bits.
[2025-10-13 21:23:41,142] 51367 | assign zext_ln1039_732_fu_44606_p1 = icmp_ln1039_844_fu_44600_p2;
[2025-10-13 21:23:41,142]       |                                    ^
[2025-10-13 21:23:41,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51369:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_845_fu_44610_p2' generates 1 bits.
[2025-10-13 21:23:41,142] 51369 | assign zext_ln1039_733_fu_44616_p1 = icmp_ln1039_845_fu_44610_p2;
[2025-10-13 21:23:41,142]       |                                    ^
[2025-10-13 21:23:41,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51371:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_846_fu_44620_p2' generates 1 bits.
[2025-10-13 21:23:41,142] 51371 | assign zext_ln1039_734_fu_44626_p1 = icmp_ln1039_846_fu_44620_p2;
[2025-10-13 21:23:41,142]       |                                    ^
[2025-10-13 21:23:41,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51373:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_847_fu_44630_p2' generates 1 bits.
[2025-10-13 21:23:41,142] 51373 | assign zext_ln1039_735_fu_44636_p1 = icmp_ln1039_847_fu_44630_p2;
[2025-10-13 21:23:41,142]       |                                    ^
[2025-10-13 21:23:41,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51375:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_848_fu_44640_p2' generates 1 bits.
[2025-10-13 21:23:41,142] 51375 | assign zext_ln1039_736_fu_44646_p1 = icmp_ln1039_848_fu_44640_p2;
[2025-10-13 21:23:41,142]       |                                    ^
[2025-10-13 21:23:41,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51377:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_849_fu_44650_p2' generates 1 bits.
[2025-10-13 21:23:41,142] 51377 | assign zext_ln1039_737_fu_44656_p1 = icmp_ln1039_849_fu_44650_p2;
[2025-10-13 21:23:41,142]       |                                    ^
[2025-10-13 21:23:41,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51379:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_850_fu_44660_p2' generates 1 bits.
[2025-10-13 21:23:41,142] 51379 | assign zext_ln1039_738_fu_44666_p1 = icmp_ln1039_850_fu_44660_p2;
[2025-10-13 21:23:41,142]       |                                    ^
[2025-10-13 21:23:41,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51381:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_851_fu_44670_p2' generates 1 bits.
[2025-10-13 21:23:41,142] 51381 | assign zext_ln1039_739_fu_44676_p1 = icmp_ln1039_851_fu_44670_p2;
[2025-10-13 21:23:41,142]       |                                    ^
[2025-10-13 21:23:41,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51383:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_83_fu_30516_p2' generates 1 bits.
[2025-10-13 21:23:41,142] 51383 | assign zext_ln1039_73_fu_30522_p1 = icmp_ln1039_83_fu_30516_p2;
[2025-10-13 21:23:41,142]       |                                   ^
[2025-10-13 21:23:41,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51385:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_852_fu_44680_p2' generates 1 bits.
[2025-10-13 21:23:41,142] 51385 | assign zext_ln1039_740_fu_44686_p1 = icmp_ln1039_852_fu_44680_p2;
[2025-10-13 21:23:41,142]       |                                    ^
[2025-10-13 21:23:41,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51387:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_855_fu_44834_p2' generates 1 bits.
[2025-10-13 21:23:41,142] 51387 | assign zext_ln1039_741_fu_44840_p1 = icmp_ln1039_855_fu_44834_p2;
[2025-10-13 21:23:41,142]       |                                    ^
[2025-10-13 21:23:41,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51389:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_856_fu_44844_p2' generates 1 bits.
[2025-10-13 21:23:41,142] 51389 | assign zext_ln1039_742_fu_44850_p1 = icmp_ln1039_856_fu_44844_p2;
[2025-10-13 21:23:41,142]       |                                    ^
[2025-10-13 21:23:41,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51391:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_857_fu_44854_p2' generates 1 bits.
[2025-10-13 21:23:41,142] 51391 | assign zext_ln1039_743_fu_44860_p1 = icmp_ln1039_857_fu_44854_p2;
[2025-10-13 21:23:41,142]       |                                    ^
[2025-10-13 21:23:41,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51393:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_858_fu_44864_p2' generates 1 bits.
[2025-10-13 21:23:41,142] 51393 | assign zext_ln1039_744_fu_44870_p1 = icmp_ln1039_858_fu_44864_p2;
[2025-10-13 21:23:41,142]       |                                    ^
[2025-10-13 21:23:41,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51395:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_859_fu_44874_p2' generates 1 bits.
[2025-10-13 21:23:41,142] 51395 | assign zext_ln1039_745_fu_44880_p1 = icmp_ln1039_859_fu_44874_p2;
[2025-10-13 21:23:41,142]       |                                    ^
[2025-10-13 21:23:41,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51397:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_860_fu_44884_p2' generates 1 bits.
[2025-10-13 21:23:41,142] 51397 | assign zext_ln1039_746_fu_44890_p1 = icmp_ln1039_860_fu_44884_p2;
[2025-10-13 21:23:41,142]       |                                    ^
[2025-10-13 21:23:41,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51399:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_861_fu_44894_p2' generates 1 bits.
[2025-10-13 21:23:41,142] 51399 | assign zext_ln1039_747_fu_44900_p1 = icmp_ln1039_861_fu_44894_p2;
[2025-10-13 21:23:41,142]       |                                    ^
[2025-10-13 21:23:41,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51401:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_862_fu_44904_p2' generates 1 bits.
[2025-10-13 21:23:41,142] 51401 | assign zext_ln1039_748_fu_44910_p1 = icmp_ln1039_862_fu_44904_p2;
[2025-10-13 21:23:41,142]       |                                    ^
[2025-10-13 21:23:41,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51403:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_863_fu_44914_p2' generates 1 bits.
[2025-10-13 21:23:41,142] 51403 | assign zext_ln1039_749_fu_44920_p1 = icmp_ln1039_863_fu_44914_p2;
[2025-10-13 21:23:41,142]       |                                    ^
[2025-10-13 21:23:41,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51405:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_84_fu_30526_p2' generates 1 bits.
[2025-10-13 21:23:41,142] 51405 | assign zext_ln1039_74_fu_30532_p1 = icmp_ln1039_84_fu_30526_p2;
[2025-10-13 21:23:41,142]       |                                   ^
[2025-10-13 21:23:41,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51407:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_864_fu_44924_p2' generates 1 bits.
[2025-10-13 21:23:41,142] 51407 | assign zext_ln1039_750_fu_44930_p1 = icmp_ln1039_864_fu_44924_p2;
[2025-10-13 21:23:41,142]       |                                    ^
[2025-10-13 21:23:41,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51409:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_865_fu_44934_p2' generates 1 bits.
[2025-10-13 21:23:41,142] 51409 | assign zext_ln1039_751_fu_44940_p1 = icmp_ln1039_865_fu_44934_p2;
[2025-10-13 21:23:41,142]       |                                    ^
[2025-10-13 21:23:41,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51411:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_866_fu_44944_p2' generates 1 bits.
[2025-10-13 21:23:41,142] 51411 | assign zext_ln1039_752_fu_44950_p1 = icmp_ln1039_866_fu_44944_p2;
[2025-10-13 21:23:41,142]       |                                    ^
[2025-10-13 21:23:41,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51413:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_867_fu_44954_p2' generates 1 bits.
[2025-10-13 21:23:41,142] 51413 | assign zext_ln1039_753_fu_44960_p1 = icmp_ln1039_867_fu_44954_p2;
[2025-10-13 21:23:41,142]       |                                    ^
[2025-10-13 21:23:41,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51415:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_870_fu_45108_p2' generates 1 bits.
[2025-10-13 21:23:41,142] 51415 | assign zext_ln1039_754_fu_45114_p1 = icmp_ln1039_870_fu_45108_p2;
[2025-10-13 21:23:41,142]       |                                    ^
[2025-10-13 21:23:41,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51417:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_871_fu_45118_p2' generates 1 bits.
[2025-10-13 21:23:41,143] 51417 | assign zext_ln1039_755_fu_45124_p1 = icmp_ln1039_871_fu_45118_p2;
[2025-10-13 21:23:41,143]       |                                    ^
[2025-10-13 21:23:41,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51419:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_872_fu_45128_p2' generates 1 bits.
[2025-10-13 21:23:41,143] 51419 | assign zext_ln1039_756_fu_45134_p1 = icmp_ln1039_872_fu_45128_p2;
[2025-10-13 21:23:41,143]       |                                    ^
[2025-10-13 21:23:41,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51421:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_873_fu_45138_p2' generates 1 bits.
[2025-10-13 21:23:41,143] 51421 | assign zext_ln1039_757_fu_45144_p1 = icmp_ln1039_873_fu_45138_p2;
[2025-10-13 21:23:41,143]       |                                    ^
[2025-10-13 21:23:41,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51423:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_874_fu_45148_p2' generates 1 bits.
[2025-10-13 21:23:41,143] 51423 | assign zext_ln1039_758_fu_45154_p1 = icmp_ln1039_874_fu_45148_p2;
[2025-10-13 21:23:41,143]       |                                    ^
[2025-10-13 21:23:41,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51425:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_875_fu_45158_p2' generates 1 bits.
[2025-10-13 21:23:41,143] 51425 | assign zext_ln1039_759_fu_45164_p1 = icmp_ln1039_875_fu_45158_p2;
[2025-10-13 21:23:41,143]       |                                    ^
[2025-10-13 21:23:41,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51427:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_85_fu_30536_p2' generates 1 bits.
[2025-10-13 21:23:41,143] 51427 | assign zext_ln1039_75_fu_30542_p1 = icmp_ln1039_85_fu_30536_p2;
[2025-10-13 21:23:41,143]       |                                   ^
[2025-10-13 21:23:41,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51429:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_876_fu_45168_p2' generates 1 bits.
[2025-10-13 21:23:41,143] 51429 | assign zext_ln1039_760_fu_45174_p1 = icmp_ln1039_876_fu_45168_p2;
[2025-10-13 21:23:41,143]       |                                    ^
[2025-10-13 21:23:41,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51431:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_877_fu_45178_p2' generates 1 bits.
[2025-10-13 21:23:41,143] 51431 | assign zext_ln1039_761_fu_45184_p1 = icmp_ln1039_877_fu_45178_p2;
[2025-10-13 21:23:41,143]       |                                    ^
[2025-10-13 21:23:41,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51433:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_878_fu_45188_p2' generates 1 bits.
[2025-10-13 21:23:41,143] 51433 | assign zext_ln1039_762_fu_45194_p1 = icmp_ln1039_878_fu_45188_p2;
[2025-10-13 21:23:41,143]       |                                    ^
[2025-10-13 21:23:41,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51435:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_879_fu_45198_p2' generates 1 bits.
[2025-10-13 21:23:41,143] 51435 | assign zext_ln1039_763_fu_45204_p1 = icmp_ln1039_879_fu_45198_p2;
[2025-10-13 21:23:41,143]       |                                    ^
[2025-10-13 21:23:41,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51437:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_880_fu_45208_p2' generates 1 bits.
[2025-10-13 21:23:41,143] 51437 | assign zext_ln1039_764_fu_45214_p1 = icmp_ln1039_880_fu_45208_p2;
[2025-10-13 21:23:41,143]       |                                    ^
[2025-10-13 21:23:41,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51439:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_881_fu_45218_p2' generates 1 bits.
[2025-10-13 21:23:41,143] 51439 | assign zext_ln1039_765_fu_45224_p1 = icmp_ln1039_881_fu_45218_p2;
[2025-10-13 21:23:41,143]       |                                    ^
[2025-10-13 21:23:41,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51441:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_882_fu_45228_p2' generates 1 bits.
[2025-10-13 21:23:41,143] 51441 | assign zext_ln1039_766_fu_45234_p1 = icmp_ln1039_882_fu_45228_p2;
[2025-10-13 21:23:41,143]       |                                    ^
[2025-10-13 21:23:41,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51443:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_885_fu_45382_p2' generates 1 bits.
[2025-10-13 21:23:41,143] 51443 | assign zext_ln1039_767_fu_45388_p1 = icmp_ln1039_885_fu_45382_p2;
[2025-10-13 21:23:41,143]       |                                    ^
[2025-10-13 21:23:41,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51445:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_899_fu_45402_p2' generates 1 bits.
[2025-10-13 21:23:41,143] 51445 | assign zext_ln1039_768_fu_45408_p1 = icmp_ln1039_899_fu_45402_p2;
[2025-10-13 21:23:41,143]       |                                    ^
[2025-10-13 21:23:41,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51447:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_887_fu_45412_p2' generates 1 bits.
[2025-10-13 21:23:41,143] 51447 | assign zext_ln1039_769_fu_45418_p1 = icmp_ln1039_887_fu_45412_p2;
[2025-10-13 21:23:41,143]       |                                    ^
[2025-10-13 21:23:41,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51449:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_86_fu_30546_p2' generates 1 bits.
[2025-10-13 21:23:41,143] 51449 | assign zext_ln1039_76_fu_30552_p1 = icmp_ln1039_86_fu_30546_p2;
[2025-10-13 21:23:41,143]       |                                   ^
[2025-10-13 21:23:41,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51451:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_888_fu_45422_p2' generates 1 bits.
[2025-10-13 21:23:41,143] 51451 | assign zext_ln1039_770_fu_45428_p1 = icmp_ln1039_888_fu_45422_p2;
[2025-10-13 21:23:41,143]       |                                    ^
[2025-10-13 21:23:41,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51453:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_889_fu_45432_p2' generates 1 bits.
[2025-10-13 21:23:41,143] 51453 | assign zext_ln1039_771_fu_45438_p1 = icmp_ln1039_889_fu_45432_p2;
[2025-10-13 21:23:41,143]       |                                    ^
[2025-10-13 21:23:41,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51455:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_890_fu_45442_p2' generates 1 bits.
[2025-10-13 21:23:41,143] 51455 | assign zext_ln1039_772_fu_45448_p1 = icmp_ln1039_890_fu_45442_p2;
[2025-10-13 21:23:41,143]       |                                    ^
[2025-10-13 21:23:41,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51457:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_891_fu_45452_p2' generates 1 bits.
[2025-10-13 21:23:41,143] 51457 | assign zext_ln1039_773_fu_45458_p1 = icmp_ln1039_891_fu_45452_p2;
[2025-10-13 21:23:41,143]       |                                    ^
[2025-10-13 21:23:41,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51459:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_892_fu_45462_p2' generates 1 bits.
[2025-10-13 21:23:41,143] 51459 | assign zext_ln1039_774_fu_45468_p1 = icmp_ln1039_892_fu_45462_p2;
[2025-10-13 21:23:41,143]       |                                    ^
[2025-10-13 21:23:41,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51461:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_893_fu_45472_p2' generates 1 bits.
[2025-10-13 21:23:41,143] 51461 | assign zext_ln1039_775_fu_45478_p1 = icmp_ln1039_893_fu_45472_p2;
[2025-10-13 21:23:41,143]       |                                    ^
[2025-10-13 21:23:41,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51463:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_894_fu_45482_p2' generates 1 bits.
[2025-10-13 21:23:41,143] 51463 | assign zext_ln1039_776_fu_45488_p1 = icmp_ln1039_894_fu_45482_p2;
[2025-10-13 21:23:41,143]       |                                    ^
[2025-10-13 21:23:41,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51465:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_895_fu_45492_p2' generates 1 bits.
[2025-10-13 21:23:41,143] 51465 | assign zext_ln1039_777_fu_45498_p1 = icmp_ln1039_895_fu_45492_p2;
[2025-10-13 21:23:41,143]       |                                    ^
[2025-10-13 21:23:41,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51467:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_896_fu_45502_p2' generates 1 bits.
[2025-10-13 21:23:41,143] 51467 | assign zext_ln1039_778_fu_45508_p1 = icmp_ln1039_896_fu_45502_p2;
[2025-10-13 21:23:41,143]       |                                    ^
[2025-10-13 21:23:41,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51469:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_897_fu_45512_p2' generates 1 bits.
[2025-10-13 21:23:41,143] 51469 | assign zext_ln1039_779_fu_45518_p1 = icmp_ln1039_897_fu_45512_p2;
[2025-10-13 21:23:41,143]       |                                    ^
[2025-10-13 21:23:41,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51471:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_87_fu_30556_p2' generates 1 bits.
[2025-10-13 21:23:41,143] 51471 | assign zext_ln1039_77_fu_30562_p1 = icmp_ln1039_87_fu_30556_p2;
[2025-10-13 21:23:41,143]       |                                   ^
[2025-10-13 21:23:41,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51473:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_900_fu_45676_p2' generates 1 bits.
[2025-10-13 21:23:41,143] 51473 | assign zext_ln1039_780_fu_45682_p1 = icmp_ln1039_900_fu_45676_p2;
[2025-10-13 21:23:41,143]       |                                    ^
[2025-10-13 21:23:41,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51475:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_901_fu_45686_p2' generates 1 bits.
[2025-10-13 21:23:41,143] 51475 | assign zext_ln1039_781_fu_45692_p1 = icmp_ln1039_901_fu_45686_p2;
[2025-10-13 21:23:41,143]       |                                    ^
[2025-10-13 21:23:41,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51477:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_902_fu_45696_p2' generates 1 bits.
[2025-10-13 21:23:41,143] 51477 | assign zext_ln1039_782_fu_45702_p1 = icmp_ln1039_902_fu_45696_p2;
[2025-10-13 21:23:41,143]       |                                    ^
[2025-10-13 21:23:41,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51479:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_903_fu_45706_p2' generates 1 bits.
[2025-10-13 21:23:41,143] 51479 | assign zext_ln1039_783_fu_45712_p1 = icmp_ln1039_903_fu_45706_p2;
[2025-10-13 21:23:41,143]       |                                    ^
[2025-10-13 21:23:41,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51481:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_904_fu_45716_p2' generates 1 bits.
[2025-10-13 21:23:41,143] 51481 | assign zext_ln1039_784_fu_45722_p1 = icmp_ln1039_904_fu_45716_p2;
[2025-10-13 21:23:41,143]       |                                    ^
[2025-10-13 21:23:41,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51483:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_905_fu_45726_p2' generates 1 bits.
[2025-10-13 21:23:41,143] 51483 | assign zext_ln1039_785_fu_45732_p1 = icmp_ln1039_905_fu_45726_p2;
[2025-10-13 21:23:41,143]       |                                    ^
[2025-10-13 21:23:41,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51485:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_906_fu_45736_p2' generates 1 bits.
[2025-10-13 21:23:41,143] 51485 | assign zext_ln1039_786_fu_45742_p1 = icmp_ln1039_906_fu_45736_p2;
[2025-10-13 21:23:41,143]       |                                    ^
[2025-10-13 21:23:41,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51487:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_907_fu_45746_p2' generates 1 bits.
[2025-10-13 21:23:41,143] 51487 | assign zext_ln1039_787_fu_45752_p1 = icmp_ln1039_907_fu_45746_p2;
[2025-10-13 21:23:41,143]       |                                    ^
[2025-10-13 21:23:41,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51489:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_908_fu_45756_p2' generates 1 bits.
[2025-10-13 21:23:41,144] 51489 | assign zext_ln1039_788_fu_45762_p1 = icmp_ln1039_908_fu_45756_p2;
[2025-10-13 21:23:41,144]       |                                    ^
[2025-10-13 21:23:41,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51491:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_909_fu_45766_p2' generates 1 bits.
[2025-10-13 21:23:41,144] 51491 | assign zext_ln1039_789_fu_45772_p1 = icmp_ln1039_909_fu_45766_p2;
[2025-10-13 21:23:41,144]       |                                    ^
[2025-10-13 21:23:41,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51493:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_90_fu_30710_p2' generates 1 bits.
[2025-10-13 21:23:41,144] 51493 | assign zext_ln1039_78_fu_30716_p1 = icmp_ln1039_90_fu_30710_p2;
[2025-10-13 21:23:41,144]       |                                   ^
[2025-10-13 21:23:41,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51495:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_910_fu_45776_p2' generates 1 bits.
[2025-10-13 21:23:41,144] 51495 | assign zext_ln1039_790_fu_45782_p1 = icmp_ln1039_910_fu_45776_p2;
[2025-10-13 21:23:41,144]       |                                    ^
[2025-10-13 21:23:41,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51497:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_911_fu_45786_p2' generates 1 bits.
[2025-10-13 21:23:41,144] 51497 | assign zext_ln1039_791_fu_45792_p1 = icmp_ln1039_911_fu_45786_p2;
[2025-10-13 21:23:41,144]       |                                    ^
[2025-10-13 21:23:41,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51499:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_912_fu_45796_p2' generates 1 bits.
[2025-10-13 21:23:41,144] 51499 | assign zext_ln1039_792_fu_45802_p1 = icmp_ln1039_912_fu_45796_p2;
[2025-10-13 21:23:41,144]       |                                    ^
[2025-10-13 21:23:41,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51501:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_915_fu_45950_p2' generates 1 bits.
[2025-10-13 21:23:41,144] 51501 | assign zext_ln1039_793_fu_45956_p1 = icmp_ln1039_915_fu_45950_p2;
[2025-10-13 21:23:41,144]       |                                    ^
[2025-10-13 21:23:41,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51503:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_916_fu_45960_p2' generates 1 bits.
[2025-10-13 21:23:41,144] 51503 | assign zext_ln1039_794_fu_45966_p1 = icmp_ln1039_916_fu_45960_p2;
[2025-10-13 21:23:41,144]       |                                    ^
[2025-10-13 21:23:41,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51505:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_917_fu_45970_p2' generates 1 bits.
[2025-10-13 21:23:41,144] 51505 | assign zext_ln1039_795_fu_45976_p1 = icmp_ln1039_917_fu_45970_p2;
[2025-10-13 21:23:41,144]       |                                    ^
[2025-10-13 21:23:41,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51507:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_918_fu_45980_p2' generates 1 bits.
[2025-10-13 21:23:41,144] 51507 | assign zext_ln1039_796_fu_45986_p1 = icmp_ln1039_918_fu_45980_p2;
[2025-10-13 21:23:41,144]       |                                    ^
[2025-10-13 21:23:41,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51509:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_919_fu_45990_p2' generates 1 bits.
[2025-10-13 21:23:41,144] 51509 | assign zext_ln1039_797_fu_45996_p1 = icmp_ln1039_919_fu_45990_p2;
[2025-10-13 21:23:41,144]       |                                    ^
[2025-10-13 21:23:41,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51511:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_920_fu_46000_p2' generates 1 bits.
[2025-10-13 21:23:41,144] 51511 | assign zext_ln1039_798_fu_46006_p1 = icmp_ln1039_920_fu_46000_p2;
[2025-10-13 21:23:41,144]       |                                    ^
[2025-10-13 21:23:41,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51513:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_921_fu_46010_p2' generates 1 bits.
[2025-10-13 21:23:41,144] 51513 | assign zext_ln1039_799_fu_46016_p1 = icmp_ln1039_921_fu_46010_p2;
[2025-10-13 21:23:41,144]       |                                    ^
[2025-10-13 21:23:41,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51515:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_91_fu_30720_p2' generates 1 bits.
[2025-10-13 21:23:41,144] 51515 | assign zext_ln1039_79_fu_30726_p1 = icmp_ln1039_91_fu_30720_p2;
[2025-10-13 21:23:41,144]       |                                   ^
[2025-10-13 21:23:41,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51517:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_7_fu_29116_p2' generates 1 bits.
[2025-10-13 21:23:41,144] 51517 | assign zext_ln1039_7_fu_29122_p1 = icmp_ln1039_7_fu_29116_p2;
[2025-10-13 21:23:41,144]       |                                  ^
[2025-10-13 21:23:41,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51519:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_922_fu_46020_p2' generates 1 bits.
[2025-10-13 21:23:41,144] 51519 | assign zext_ln1039_800_fu_46026_p1 = icmp_ln1039_922_fu_46020_p2;
[2025-10-13 21:23:41,144]       |                                    ^
[2025-10-13 21:23:41,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51521:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_923_fu_46030_p2' generates 1 bits.
[2025-10-13 21:23:41,144] 51521 | assign zext_ln1039_801_fu_46036_p1 = icmp_ln1039_923_fu_46030_p2;
[2025-10-13 21:23:41,144]       |                                    ^
[2025-10-13 21:23:41,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51523:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_924_fu_46040_p2' generates 1 bits.
[2025-10-13 21:23:41,144] 51523 | assign zext_ln1039_802_fu_46046_p1 = icmp_ln1039_924_fu_46040_p2;
[2025-10-13 21:23:41,144]       |                                    ^
[2025-10-13 21:23:41,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51525:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_925_fu_46050_p2' generates 1 bits.
[2025-10-13 21:23:41,144] 51525 | assign zext_ln1039_803_fu_46056_p1 = icmp_ln1039_925_fu_46050_p2;
[2025-10-13 21:23:41,144]       |                                    ^
[2025-10-13 21:23:41,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51527:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_926_fu_46060_p2' generates 1 bits.
[2025-10-13 21:23:41,144] 51527 | assign zext_ln1039_804_fu_46066_p1 = icmp_ln1039_926_fu_46060_p2;
[2025-10-13 21:23:41,144]       |                                    ^
[2025-10-13 21:23:41,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51529:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_929_fu_46080_p2' generates 1 bits.
[2025-10-13 21:23:41,144] 51529 | assign zext_ln1039_805_fu_46086_p1 = icmp_ln1039_929_fu_46080_p2;
[2025-10-13 21:23:41,144]       |                                    ^
[2025-10-13 21:23:41,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51531:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_930_fu_46234_p2' generates 1 bits.
[2025-10-13 21:23:41,144] 51531 | assign zext_ln1039_806_fu_46240_p1 = icmp_ln1039_930_fu_46234_p2;
[2025-10-13 21:23:41,144]       |                                    ^
[2025-10-13 21:23:41,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51533:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_931_fu_46244_p2' generates 1 bits.
[2025-10-13 21:23:41,144] 51533 | assign zext_ln1039_807_fu_46250_p1 = icmp_ln1039_931_fu_46244_p2;
[2025-10-13 21:23:41,144]       |                                    ^
[2025-10-13 21:23:41,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51535:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_932_fu_46254_p2' generates 1 bits.
[2025-10-13 21:23:41,144] 51535 | assign zext_ln1039_808_fu_46260_p1 = icmp_ln1039_932_fu_46254_p2;
[2025-10-13 21:23:41,144]       |                                    ^
[2025-10-13 21:23:41,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51537:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_933_fu_46264_p2' generates 1 bits.
[2025-10-13 21:23:41,144] 51537 | assign zext_ln1039_809_fu_46270_p1 = icmp_ln1039_933_fu_46264_p2;
[2025-10-13 21:23:41,144]       |                                    ^
[2025-10-13 21:23:41,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51539:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_92_fu_30730_p2' generates 1 bits.
[2025-10-13 21:23:41,144] 51539 | assign zext_ln1039_80_fu_30736_p1 = icmp_ln1039_92_fu_30730_p2;
[2025-10-13 21:23:41,144]       |                                   ^
[2025-10-13 21:23:41,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51541:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_934_fu_46274_p2' generates 1 bits.
[2025-10-13 21:23:41,144] 51541 | assign zext_ln1039_810_fu_46280_p1 = icmp_ln1039_934_fu_46274_p2;
[2025-10-13 21:23:41,144]       |                                    ^
[2025-10-13 21:23:41,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51543:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_935_fu_46284_p2' generates 1 bits.
[2025-10-13 21:23:41,144] 51543 | assign zext_ln1039_811_fu_46290_p1 = icmp_ln1039_935_fu_46284_p2;
[2025-10-13 21:23:41,144]       |                                    ^
[2025-10-13 21:23:41,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51545:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_944_fu_46304_p2' generates 1 bits.
[2025-10-13 21:23:41,144] 51545 | assign zext_ln1039_812_fu_46310_p1 = icmp_ln1039_944_fu_46304_p2;
[2025-10-13 21:23:41,144]       |                                    ^
[2025-10-13 21:23:41,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51547:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_937_fu_46314_p2' generates 1 bits.
[2025-10-13 21:23:41,144] 51547 | assign zext_ln1039_813_fu_46320_p1 = icmp_ln1039_937_fu_46314_p2;
[2025-10-13 21:23:41,144]       |                                    ^
[2025-10-13 21:23:41,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51549:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_938_fu_46324_p2' generates 1 bits.
[2025-10-13 21:23:41,144] 51549 | assign zext_ln1039_814_fu_46330_p1 = icmp_ln1039_938_fu_46324_p2;
[2025-10-13 21:23:41,144]       |                                    ^
[2025-10-13 21:23:41,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51551:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_939_fu_46334_p2' generates 1 bits.
[2025-10-13 21:23:41,144] 51551 | assign zext_ln1039_815_fu_46340_p1 = icmp_ln1039_939_fu_46334_p2;
[2025-10-13 21:23:41,144]       |                                    ^
[2025-10-13 21:23:41,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51553:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_940_fu_46344_p2' generates 1 bits.
[2025-10-13 21:23:41,144] 51553 | assign zext_ln1039_816_fu_46350_p1 = icmp_ln1039_940_fu_46344_p2;
[2025-10-13 21:23:41,144]       |                                    ^
[2025-10-13 21:23:41,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51555:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_941_fu_46354_p2' generates 1 bits.
[2025-10-13 21:23:41,144] 51555 | assign zext_ln1039_817_fu_46360_p1 = icmp_ln1039_941_fu_46354_p2;
[2025-10-13 21:23:41,144]       |                                    ^
[2025-10-13 21:23:41,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51557:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_942_fu_46364_p2' generates 1 bits.
[2025-10-13 21:23:41,144] 51557 | assign zext_ln1039_818_fu_46370_p1 = icmp_ln1039_942_fu_46364_p2;
[2025-10-13 21:23:41,144]       |                                    ^
[2025-10-13 21:23:41,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51559:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_945_fu_46518_p2' generates 1 bits.
[2025-10-13 21:23:41,144] 51559 | assign zext_ln1039_819_fu_46524_p1 = icmp_ln1039_945_fu_46518_p2;
[2025-10-13 21:23:41,144]       |                                    ^
[2025-10-13 21:23:41,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51561:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_93_fu_30740_p2' generates 1 bits.
[2025-10-13 21:23:41,144] 51561 | assign zext_ln1039_81_fu_30746_p1 = icmp_ln1039_93_fu_30740_p2;
[2025-10-13 21:23:41,144]       |                                   ^
[2025-10-13 21:23:41,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51563:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_959_fu_46538_p2' generates 1 bits.
[2025-10-13 21:23:41,145] 51563 | assign zext_ln1039_820_fu_46544_p1 = icmp_ln1039_959_fu_46538_p2;
[2025-10-13 21:23:41,145]       |                                    ^
[2025-10-13 21:23:41,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51565:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_947_fu_46548_p2' generates 1 bits.
[2025-10-13 21:23:41,145] 51565 | assign zext_ln1039_821_fu_46554_p1 = icmp_ln1039_947_fu_46548_p2;
[2025-10-13 21:23:41,145]       |                                    ^
[2025-10-13 21:23:41,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51567:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_948_fu_46558_p2' generates 1 bits.
[2025-10-13 21:23:41,145] 51567 | assign zext_ln1039_822_fu_46564_p1 = icmp_ln1039_948_fu_46558_p2;
[2025-10-13 21:23:41,145]       |                                    ^
[2025-10-13 21:23:41,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51569:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_949_fu_46568_p2' generates 1 bits.
[2025-10-13 21:23:41,145] 51569 | assign zext_ln1039_823_fu_46574_p1 = icmp_ln1039_949_fu_46568_p2;
[2025-10-13 21:23:41,145]       |                                    ^
[2025-10-13 21:23:41,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51571:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_950_fu_46578_p2' generates 1 bits.
[2025-10-13 21:23:41,145] 51571 | assign zext_ln1039_824_fu_46584_p1 = icmp_ln1039_950_fu_46578_p2;
[2025-10-13 21:23:41,145]       |                                    ^
[2025-10-13 21:23:41,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51573:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_951_fu_46588_p2' generates 1 bits.
[2025-10-13 21:23:41,145] 51573 | assign zext_ln1039_825_fu_46594_p1 = icmp_ln1039_951_fu_46588_p2;
[2025-10-13 21:23:41,145]       |                                    ^
[2025-10-13 21:23:41,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51575:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_952_fu_46598_p2' generates 1 bits.
[2025-10-13 21:23:41,145] 51575 | assign zext_ln1039_826_fu_46604_p1 = icmp_ln1039_952_fu_46598_p2;
[2025-10-13 21:23:41,145]       |                                    ^
[2025-10-13 21:23:41,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51577:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_953_fu_46608_p2' generates 1 bits.
[2025-10-13 21:23:41,145] 51577 | assign zext_ln1039_827_fu_46614_p1 = icmp_ln1039_953_fu_46608_p2;
[2025-10-13 21:23:41,145]       |                                    ^
[2025-10-13 21:23:41,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51579:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_954_fu_46618_p2' generates 1 bits.
[2025-10-13 21:23:41,145] 51579 | assign zext_ln1039_828_fu_46624_p1 = icmp_ln1039_954_fu_46618_p2;
[2025-10-13 21:23:41,145]       |                                    ^
[2025-10-13 21:23:41,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51581:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_955_fu_46628_p2' generates 1 bits.
[2025-10-13 21:23:41,145] 51581 | assign zext_ln1039_829_fu_46634_p1 = icmp_ln1039_955_fu_46628_p2;
[2025-10-13 21:23:41,145]       |                                    ^
[2025-10-13 21:23:41,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51583:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_94_fu_30750_p2' generates 1 bits.
[2025-10-13 21:23:41,145] 51583 | assign zext_ln1039_82_fu_30756_p1 = icmp_ln1039_94_fu_30750_p2;
[2025-10-13 21:23:41,145]       |                                   ^
[2025-10-13 21:23:41,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51585:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_956_fu_46638_p2' generates 1 bits.
[2025-10-13 21:23:41,145] 51585 | assign zext_ln1039_830_fu_46644_p1 = icmp_ln1039_956_fu_46638_p2;
[2025-10-13 21:23:41,145]       |                                    ^
[2025-10-13 21:23:41,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51587:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_957_fu_46648_p2' generates 1 bits.
[2025-10-13 21:23:41,145] 51587 | assign zext_ln1039_831_fu_46654_p1 = icmp_ln1039_957_fu_46648_p2;
[2025-10-13 21:23:41,145]       |                                    ^
[2025-10-13 21:23:41,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51589:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_95_fu_30760_p2' generates 1 bits.
[2025-10-13 21:23:41,145] 51589 | assign zext_ln1039_83_fu_30766_p1 = icmp_ln1039_95_fu_30760_p2;
[2025-10-13 21:23:41,145]       |                                   ^
[2025-10-13 21:23:41,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51591:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_96_fu_30770_p2' generates 1 bits.
[2025-10-13 21:23:41,145] 51591 | assign zext_ln1039_84_fu_30776_p1 = icmp_ln1039_96_fu_30770_p2;
[2025-10-13 21:23:41,145]       |                                   ^
[2025-10-13 21:23:41,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51593:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_97_fu_30780_p2' generates 1 bits.
[2025-10-13 21:23:41,145] 51593 | assign zext_ln1039_85_fu_30786_p1 = icmp_ln1039_97_fu_30780_p2;
[2025-10-13 21:23:41,145]       |                                   ^
[2025-10-13 21:23:41,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51595:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_98_fu_30790_p2' generates 1 bits.
[2025-10-13 21:23:41,145] 51595 | assign zext_ln1039_86_fu_30796_p1 = icmp_ln1039_98_fu_30790_p2;
[2025-10-13 21:23:41,145]       |                                   ^
[2025-10-13 21:23:41,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51597:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_99_fu_30800_p2' generates 1 bits.
[2025-10-13 21:23:41,145] 51597 | assign zext_ln1039_87_fu_30806_p1 = icmp_ln1039_99_fu_30800_p2;
[2025-10-13 21:23:41,145]       |                                   ^
[2025-10-13 21:23:41,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51599:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_100_fu_30810_p2' generates 1 bits.
[2025-10-13 21:23:41,145] 51599 | assign zext_ln1039_88_fu_30816_p1 = icmp_ln1039_100_fu_30810_p2;
[2025-10-13 21:23:41,145]       |                                   ^
[2025-10-13 21:23:41,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51601:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_101_fu_30820_p2' generates 1 bits.
[2025-10-13 21:23:41,145] 51601 | assign zext_ln1039_89_fu_30826_p1 = icmp_ln1039_101_fu_30820_p2;
[2025-10-13 21:23:41,145]       |                                   ^
[2025-10-13 21:23:41,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51603:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_8_fu_29126_p2' generates 1 bits.
[2025-10-13 21:23:41,145] 51603 | assign zext_ln1039_8_fu_29132_p1 = icmp_ln1039_8_fu_29126_p2;
[2025-10-13 21:23:41,145]       |                                  ^
[2025-10-13 21:23:41,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51605:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_102_fu_30830_p2' generates 1 bits.
[2025-10-13 21:23:41,145] 51605 | assign zext_ln1039_90_fu_30836_p1 = icmp_ln1039_102_fu_30830_p2;
[2025-10-13 21:23:41,145]       |                                   ^
[2025-10-13 21:23:41,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51607:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_105_fu_30984_p2' generates 1 bits.
[2025-10-13 21:23:41,145] 51607 | assign zext_ln1039_91_fu_30990_p1 = icmp_ln1039_105_fu_30984_p2;
[2025-10-13 21:23:41,145]       |                                   ^
[2025-10-13 21:23:41,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51609:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_106_fu_30994_p2' generates 1 bits.
[2025-10-13 21:23:41,145] 51609 | assign zext_ln1039_92_fu_31000_p1 = icmp_ln1039_106_fu_30994_p2;
[2025-10-13 21:23:41,145]       |                                   ^
[2025-10-13 21:23:41,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51611:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_119_fu_31014_p2' generates 1 bits.
[2025-10-13 21:23:41,145] 51611 | assign zext_ln1039_93_fu_31020_p1 = icmp_ln1039_119_fu_31014_p2;
[2025-10-13 21:23:41,145]       |                                   ^
[2025-10-13 21:23:41,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51613:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_108_fu_31024_p2' generates 1 bits.
[2025-10-13 21:23:41,145] 51613 | assign zext_ln1039_94_fu_31030_p1 = icmp_ln1039_108_fu_31024_p2;
[2025-10-13 21:23:41,145]       |                                   ^
[2025-10-13 21:23:41,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51615:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_109_fu_31034_p2' generates 1 bits.
[2025-10-13 21:23:41,145] 51615 | assign zext_ln1039_95_fu_31040_p1 = icmp_ln1039_109_fu_31034_p2;
[2025-10-13 21:23:41,145]       |                                   ^
[2025-10-13 21:23:41,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51617:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_110_fu_31044_p2' generates 1 bits.
[2025-10-13 21:23:41,145] 51617 | assign zext_ln1039_96_fu_31050_p1 = icmp_ln1039_110_fu_31044_p2;
[2025-10-13 21:23:41,145]       |                                   ^
[2025-10-13 21:23:41,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51619:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_111_fu_31054_p2' generates 1 bits.
[2025-10-13 21:23:41,145] 51619 | assign zext_ln1039_97_fu_31060_p1 = icmp_ln1039_111_fu_31054_p2;
[2025-10-13 21:23:41,145]       |                                   ^
[2025-10-13 21:23:41,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51621:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_112_fu_31064_p2' generates 1 bits.
[2025-10-13 21:23:41,145] 51621 | assign zext_ln1039_98_fu_31070_p1 = icmp_ln1039_112_fu_31064_p2;
[2025-10-13 21:23:41,145]       |                                   ^
[2025-10-13 21:23:41,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51623:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_113_fu_31074_p2' generates 1 bits.
[2025-10-13 21:23:41,145] 51623 | assign zext_ln1039_99_fu_31080_p1 = icmp_ln1039_113_fu_31074_p2;
[2025-10-13 21:23:41,145]       |                                   ^
[2025-10-13 21:23:41,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51625:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_9_fu_29136_p2' generates 1 bits.
[2025-10-13 21:23:41,145] 51625 | assign zext_ln1039_9_fu_29142_p1 = icmp_ln1039_9_fu_29136_p2;
[2025-10-13 21:23:41,145]       |                                  ^
[2025-10-13 21:23:41,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51627:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_fu_29046_p2' generates 1 bits.
[2025-10-13 21:23:41,145] 51627 | assign zext_ln1039_fu_29052_p1 = icmp_ln1039_fu_29046_p2;
[2025-10-13 21:23:41,145]       |                                ^
[2025-10-13 21:23:41,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51629:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_10_reg_52908' generates 4 bits.
[2025-10-13 21:23:41,145] 51629 | assign zext_ln1494_10_fu_15720_p1 = r_V_10_reg_52908;
[2025-10-13 21:23:41,145]       |                                   ^
[2025-10-13 21:23:41,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51631:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_11_reg_52913_pp0_iter2_reg' generates 4 bits.
[2025-10-13 21:23:41,145] 51631 | assign zext_ln1494_11_fu_17521_p1 = r_V_11_reg_52913_pp0_iter2_reg;
[2025-10-13 21:23:41,145]       |                                   ^
[2025-10-13 21:23:41,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51633:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_12_reg_52918' generates 4 bits.
[2025-10-13 21:23:41,145] 51633 | assign zext_ln1494_12_fu_15726_p1 = r_V_12_reg_52918;
[2025-10-13 21:23:41,146]       |                                   ^
[2025-10-13 21:23:41,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51635:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_13_reg_52923_pp0_iter1_reg' generates 4 bits.
[2025-10-13 21:23:41,146] 51635 | assign zext_ln1494_13_fu_16722_p1 = r_V_13_reg_52923_pp0_iter1_reg;
[2025-10-13 21:23:41,146]       |                                   ^
[2025-10-13 21:23:41,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51637:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_14_reg_52928_pp0_iter2_reg' generates 4 bits.
[2025-10-13 21:23:41,146] 51637 | assign zext_ln1494_14_fu_17537_p1 = r_V_14_reg_52928_pp0_iter2_reg;
[2025-10-13 21:23:41,146]       |                                   ^
[2025-10-13 21:23:41,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51639:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_15_reg_52933' generates 4 bits.
[2025-10-13 21:23:41,146] 51639 | assign zext_ln1494_15_fu_15732_p1 = r_V_15_reg_52933;
[2025-10-13 21:23:41,146]       |                                   ^
[2025-10-13 21:23:41,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51641:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_1_reg_52863' generates 4 bits.
[2025-10-13 21:23:41,146] 51641 | assign zext_ln1494_1_fu_15708_p1 = r_V_1_reg_52863;
[2025-10-13 21:23:41,146]       |                                  ^
[2025-10-13 21:23:41,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51643:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_2_reg_52868_pp0_iter2_reg' generates 4 bits.
[2025-10-13 21:23:41,146] 51643 | assign zext_ln1494_2_fu_17457_p1 = r_V_2_reg_52868_pp0_iter2_reg;
[2025-10-13 21:23:41,146]       |                                  ^
[2025-10-13 21:23:41,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51645:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_3_reg_52873_pp0_iter1_reg' generates 4 bits.
[2025-10-13 21:23:41,146] 51645 | assign zext_ln1494_3_fu_16710_p1 = r_V_3_reg_52873_pp0_iter1_reg;
[2025-10-13 21:23:41,146]       |                                  ^
[2025-10-13 21:23:41,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51647:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_4_reg_52878_pp0_iter3_reg' generates 4 bits.
[2025-10-13 21:23:41,146] 51647 | assign zext_ln1494_4_fu_22368_p1 = r_V_4_reg_52878_pp0_iter3_reg;
[2025-10-13 21:23:41,146]       |                                  ^
[2025-10-13 21:23:41,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51649:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_5_reg_52883_pp0_iter2_reg' generates 4 bits.
[2025-10-13 21:23:41,146] 51649 | assign zext_ln1494_5_fu_17473_p1 = r_V_5_reg_52883_pp0_iter2_reg;
[2025-10-13 21:23:41,146]       |                                  ^
[2025-10-13 21:23:41,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51651:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_6_reg_52888_pp0_iter1_reg' generates 4 bits.
[2025-10-13 21:23:41,146] 51651 | assign zext_ln1494_6_fu_16716_p1 = r_V_6_reg_52888_pp0_iter1_reg;
[2025-10-13 21:23:41,146]       |                                  ^
[2025-10-13 21:23:41,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51653:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_7_reg_52893_pp0_iter2_reg' generates 4 bits.
[2025-10-13 21:23:41,146] 51653 | assign zext_ln1494_7_fu_17489_p1 = r_V_7_reg_52893_pp0_iter2_reg;
[2025-10-13 21:23:41,146]       |                                  ^
[2025-10-13 21:23:41,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51655:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_8_reg_52898' generates 4 bits.
[2025-10-13 21:23:41,146] 51655 | assign zext_ln1494_8_fu_15714_p1 = r_V_8_reg_52898;
[2025-10-13 21:23:41,146]       |                                  ^
[2025-10-13 21:23:41,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51657:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_9_reg_52903_pp0_iter2_reg' generates 4 bits.
[2025-10-13 21:23:41,146] 51657 | assign zext_ln1494_9_fu_17505_p1 = r_V_9_reg_52903_pp0_iter2_reg;
[2025-10-13 21:23:41,146]       |                                  ^
[2025-10-13 21:23:41,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51659:32: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_reg_52858' generates 4 bits.
[2025-10-13 21:23:41,146] 51659 | assign zext_ln1494_fu_15702_p1 = r_V_reg_52858;
[2025-10-13 21:23:41,146]       |                                ^
[2025-10-13 21:23:41,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51661:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_20_fu_31806_p2' generates 1 bits.
[2025-10-13 21:23:41,146] 51661 | assign zext_ln215_10_fu_31812_p1 = result_V_20_fu_31806_p2;
[2025-10-13 21:23:41,146]       |                                  ^
[2025-10-13 21:23:41,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51663:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_22_fu_32090_p2' generates 1 bits.
[2025-10-13 21:23:41,146] 51663 | assign zext_ln215_11_fu_32096_p1 = result_V_22_fu_32090_p2;
[2025-10-13 21:23:41,146]       |                                  ^
[2025-10-13 21:23:41,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51665:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_24_fu_32364_p2' generates 1 bits.
[2025-10-13 21:23:41,146] 51665 | assign zext_ln215_12_fu_32370_p1 = result_V_24_fu_32364_p2;
[2025-10-13 21:23:41,146]       |                                  ^
[2025-10-13 21:23:41,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51667:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_26_fu_32638_p2' generates 1 bits.
[2025-10-13 21:23:41,146] 51667 | assign zext_ln215_13_fu_32644_p1 = result_V_26_fu_32638_p2;
[2025-10-13 21:23:41,146]       |                                  ^
[2025-10-13 21:23:41,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51669:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_28_fu_32912_p2' generates 1 bits.
[2025-10-13 21:23:41,146] 51669 | assign zext_ln215_14_fu_32918_p1 = result_V_28_fu_32912_p2;
[2025-10-13 21:23:41,146]       |                                  ^
[2025-10-13 21:23:41,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51671:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_30_fu_33186_p2' generates 1 bits.
[2025-10-13 21:23:41,146] 51671 | assign zext_ln215_15_fu_33192_p1 = result_V_30_fu_33186_p2;
[2025-10-13 21:23:41,146]       |                                  ^
[2025-10-13 21:23:41,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51673:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_32_fu_33460_p2' generates 1 bits.
[2025-10-13 21:23:41,146] 51673 | assign zext_ln215_16_fu_33466_p1 = result_V_32_fu_33460_p2;
[2025-10-13 21:23:41,146]       |                                  ^
[2025-10-13 21:23:41,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51675:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_34_fu_33744_p2' generates 1 bits.
[2025-10-13 21:23:41,146] 51675 | assign zext_ln215_17_fu_33750_p1 = result_V_34_fu_33744_p2;
[2025-10-13 21:23:41,146]       |                                  ^
[2025-10-13 21:23:41,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51677:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_36_fu_34018_p2' generates 1 bits.
[2025-10-13 21:23:41,146] 51677 | assign zext_ln215_18_fu_34024_p1 = result_V_36_fu_34018_p2;
[2025-10-13 21:23:41,146]       |                                  ^
[2025-10-13 21:23:41,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51679:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_38_fu_34292_p2' generates 1 bits.
[2025-10-13 21:23:41,146] 51679 | assign zext_ln215_19_fu_34298_p1 = result_V_38_fu_34292_p2;
[2025-10-13 21:23:41,146]       |                                  ^
[2025-10-13 21:23:41,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51681:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_2_fu_29310_p2' generates 1 bits.
[2025-10-13 21:23:41,146] 51681 | assign zext_ln215_1_fu_29316_p1 = result_V_2_fu_29310_p2;
[2025-10-13 21:23:41,146]       |                                 ^
[2025-10-13 21:23:41,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51683:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_40_fu_34566_p2' generates 1 bits.
[2025-10-13 21:23:41,146] 51683 | assign zext_ln215_20_fu_34572_p1 = result_V_40_fu_34566_p2;
[2025-10-13 21:23:41,146]       |                                  ^
[2025-10-13 21:23:41,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51685:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_42_fu_34840_p2' generates 1 bits.
[2025-10-13 21:23:41,146] 51685 | assign zext_ln215_21_fu_34846_p1 = result_V_42_fu_34840_p2;
[2025-10-13 21:23:41,146]       |                                  ^
[2025-10-13 21:23:41,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51687:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_44_fu_35114_p2' generates 1 bits.
[2025-10-13 21:23:41,146] 51687 | assign zext_ln215_22_fu_35120_p1 = result_V_44_fu_35114_p2;
[2025-10-13 21:23:41,146]       |                                  ^
[2025-10-13 21:23:41,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51689:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_46_fu_35388_p2' generates 1 bits.
[2025-10-13 21:23:41,146] 51689 | assign zext_ln215_23_fu_35394_p1 = result_V_46_fu_35388_p2;
[2025-10-13 21:23:41,146]       |                                  ^
[2025-10-13 21:23:41,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51691:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_48_fu_35662_p2' generates 1 bits.
[2025-10-13 21:23:41,146] 51691 | assign zext_ln215_24_fu_35668_p1 = result_V_48_fu_35662_p2;
[2025-10-13 21:23:41,146]       |                                  ^
[2025-10-13 21:23:41,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51693:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_50_fu_35936_p2' generates 1 bits.
[2025-10-13 21:23:41,146] 51693 | assign zext_ln215_25_fu_35942_p1 = result_V_50_fu_35936_p2;
[2025-10-13 21:23:41,146]       |                                  ^
[2025-10-13 21:23:41,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51695:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_52_fu_36230_p2' generates 1 bits.
[2025-10-13 21:23:41,146] 51695 | assign zext_ln215_26_fu_36236_p1 = result_V_52_fu_36230_p2;
[2025-10-13 21:23:41,146]       |                                  ^
[2025-10-13 21:23:41,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51697:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_54_fu_36504_p2' generates 1 bits.
[2025-10-13 21:23:41,146] 51697 | assign zext_ln215_27_fu_36510_p1 = result_V_54_fu_36504_p2;
[2025-10-13 21:23:41,146]       |                                  ^
[2025-10-13 21:23:41,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51699:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_56_fu_36788_p2' generates 1 bits.
[2025-10-13 21:23:41,146] 51699 | assign zext_ln215_28_fu_36794_p1 = result_V_56_fu_36788_p2;
[2025-10-13 21:23:41,146]       |                                  ^
[2025-10-13 21:23:41,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51701:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_58_fu_37062_p2' generates 1 bits.
[2025-10-13 21:23:41,146] 51701 | assign zext_ln215_29_fu_37068_p1 = result_V_58_fu_37062_p2;
[2025-10-13 21:23:41,146]       |                                  ^
[2025-10-13 21:23:41,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51703:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_4_fu_29584_p2' generates 1 bits.
[2025-10-13 21:23:41,146] 51703 | assign zext_ln215_2_fu_29590_p1 = result_V_4_fu_29584_p2;
[2025-10-13 21:23:41,146]       |                                 ^
[2025-10-13 21:23:41,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51705:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_60_fu_37346_p2' generates 1 bits.
[2025-10-13 21:23:41,146] 51705 | assign zext_ln215_30_fu_37352_p1 = result_V_60_fu_37346_p2;
[2025-10-13 21:23:41,146]       |                                  ^
[2025-10-13 21:23:41,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51707:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_62_fu_37620_p2' generates 1 bits.
[2025-10-13 21:23:41,146] 51707 | assign zext_ln215_31_fu_37626_p1 = result_V_62_fu_37620_p2;
[2025-10-13 21:23:41,146]       |                                  ^
[2025-10-13 21:23:41,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51709:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_64_fu_37894_p2' generates 1 bits.
[2025-10-13 21:23:41,146] 51709 | assign zext_ln215_32_fu_37900_p1 = result_V_64_fu_37894_p2;
[2025-10-13 21:23:41,146]       |                                  ^
[2025-10-13 21:23:41,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51711:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_66_fu_38168_p2' generates 1 bits.
[2025-10-13 21:23:41,147] 51711 | assign zext_ln215_33_fu_38174_p1 = result_V_66_fu_38168_p2;
[2025-10-13 21:23:41,147]       |                                  ^
[2025-10-13 21:23:41,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51713:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_68_fu_38442_p2' generates 1 bits.
[2025-10-13 21:23:41,147] 51713 | assign zext_ln215_34_fu_38448_p1 = result_V_68_fu_38442_p2;
[2025-10-13 21:23:41,147]       |                                  ^
[2025-10-13 21:23:41,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51715:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_70_fu_38716_p2' generates 1 bits.
[2025-10-13 21:23:41,147] 51715 | assign zext_ln215_35_fu_38722_p1 = result_V_70_fu_38716_p2;
[2025-10-13 21:23:41,147]       |                                  ^
[2025-10-13 21:23:41,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51717:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_72_fu_39010_p2' generates 1 bits.
[2025-10-13 21:23:41,147] 51717 | assign zext_ln215_36_fu_39016_p1 = result_V_72_fu_39010_p2;
[2025-10-13 21:23:41,147]       |                                  ^
[2025-10-13 21:23:41,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51719:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_74_fu_39294_p2' generates 1 bits.
[2025-10-13 21:23:41,147] 51719 | assign zext_ln215_37_fu_39300_p1 = result_V_74_fu_39294_p2;
[2025-10-13 21:23:41,147]       |                                  ^
[2025-10-13 21:23:41,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51721:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_76_fu_39568_p2' generates 1 bits.
[2025-10-13 21:23:41,147] 51721 | assign zext_ln215_38_fu_39574_p1 = result_V_76_fu_39568_p2;
[2025-10-13 21:23:41,147]       |                                  ^
[2025-10-13 21:23:41,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51723:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_78_fu_39842_p2' generates 1 bits.
[2025-10-13 21:23:41,147] 51723 | assign zext_ln215_39_fu_39848_p1 = result_V_78_fu_39842_p2;
[2025-10-13 21:23:41,147]       |                                  ^
[2025-10-13 21:23:41,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51725:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_6_fu_29868_p2' generates 1 bits.
[2025-10-13 21:23:41,147] 51725 | assign zext_ln215_3_fu_29874_p1 = result_V_6_fu_29868_p2;
[2025-10-13 21:23:41,147]       |                                 ^
[2025-10-13 21:23:41,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51727:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_80_fu_40126_p2' generates 1 bits.
[2025-10-13 21:23:41,147] 51727 | assign zext_ln215_40_fu_40132_p1 = result_V_80_fu_40126_p2;
[2025-10-13 21:23:41,147]       |                                  ^
[2025-10-13 21:23:41,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51729:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_82_fu_40400_p2' generates 1 bits.
[2025-10-13 21:23:41,147] 51729 | assign zext_ln215_41_fu_40406_p1 = result_V_82_fu_40400_p2;
[2025-10-13 21:23:41,147]       |                                  ^
[2025-10-13 21:23:41,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51731:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_84_fu_40674_p2' generates 1 bits.
[2025-10-13 21:23:41,147] 51731 | assign zext_ln215_42_fu_40680_p1 = result_V_84_fu_40674_p2;
[2025-10-13 21:23:41,147]       |                                  ^
[2025-10-13 21:23:41,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51733:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_86_fu_40948_p2' generates 1 bits.
[2025-10-13 21:23:41,147] 51733 | assign zext_ln215_43_fu_40954_p1 = result_V_86_fu_40948_p2;
[2025-10-13 21:23:41,147]       |                                  ^
[2025-10-13 21:23:41,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51735:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_88_fu_41232_p2' generates 1 bits.
[2025-10-13 21:23:41,147] 51735 | assign zext_ln215_44_fu_41238_p1 = result_V_88_fu_41232_p2;
[2025-10-13 21:23:41,147]       |                                  ^
[2025-10-13 21:23:41,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51737:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_90_fu_41516_p2' generates 1 bits.
[2025-10-13 21:23:41,147] 51737 | assign zext_ln215_45_fu_41522_p1 = result_V_90_fu_41516_p2;
[2025-10-13 21:23:41,147]       |                                  ^
[2025-10-13 21:23:41,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51739:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_92_fu_41800_p2' generates 1 bits.
[2025-10-13 21:23:41,147] 51739 | assign zext_ln215_46_fu_41806_p1 = result_V_92_fu_41800_p2;
[2025-10-13 21:23:41,147]       |                                  ^
[2025-10-13 21:23:41,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51741:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_94_fu_42074_p2' generates 1 bits.
[2025-10-13 21:23:41,147] 51741 | assign zext_ln215_47_fu_42080_p1 = result_V_94_fu_42074_p2;
[2025-10-13 21:23:41,147]       |                                  ^
[2025-10-13 21:23:41,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51743:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_96_fu_42348_p2' generates 1 bits.
[2025-10-13 21:23:41,147] 51743 | assign zext_ln215_48_fu_42354_p1 = result_V_96_fu_42348_p2;
[2025-10-13 21:23:41,147]       |                                  ^
[2025-10-13 21:23:41,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51745:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_98_fu_42622_p2' generates 1 bits.
[2025-10-13 21:23:41,147] 51745 | assign zext_ln215_49_fu_42628_p1 = result_V_98_fu_42622_p2;
[2025-10-13 21:23:41,147]       |                                  ^
[2025-10-13 21:23:41,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51747:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_8_fu_30142_p2' generates 1 bits.
[2025-10-13 21:23:41,147] 51747 | assign zext_ln215_4_fu_30148_p1 = result_V_8_fu_30142_p2;
[2025-10-13 21:23:41,147]       |                                 ^
[2025-10-13 21:23:41,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51749:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_100_fu_42896_p2' generates 1 bits.
[2025-10-13 21:23:41,147] 51749 | assign zext_ln215_50_fu_42902_p1 = result_V_100_fu_42896_p2;
[2025-10-13 21:23:41,147]       |                                  ^
[2025-10-13 21:23:41,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51751:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_102_fu_43170_p2' generates 1 bits.
[2025-10-13 21:23:41,147] 51751 | assign zext_ln215_51_fu_43176_p1 = result_V_102_fu_43170_p2;
[2025-10-13 21:23:41,147]       |                                  ^
[2025-10-13 21:23:41,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51753:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_104_fu_43444_p2' generates 1 bits.
[2025-10-13 21:23:41,147] 51753 | assign zext_ln215_52_fu_43450_p1 = result_V_104_fu_43444_p2;
[2025-10-13 21:23:41,147]       |                                  ^
[2025-10-13 21:23:41,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51755:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_106_fu_43728_p2' generates 1 bits.
[2025-10-13 21:23:41,147] 51755 | assign zext_ln215_53_fu_43734_p1 = result_V_106_fu_43728_p2;
[2025-10-13 21:23:41,147]       |                                  ^
[2025-10-13 21:23:41,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51757:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_108_fu_44002_p2' generates 1 bits.
[2025-10-13 21:23:41,147] 51757 | assign zext_ln215_54_fu_44008_p1 = result_V_108_fu_44002_p2;
[2025-10-13 21:23:41,147]       |                                  ^
[2025-10-13 21:23:41,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51759:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_110_fu_44276_p2' generates 1 bits.
[2025-10-13 21:23:41,147] 51759 | assign zext_ln215_55_fu_44282_p1 = result_V_110_fu_44276_p2;
[2025-10-13 21:23:41,147]       |                                  ^
[2025-10-13 21:23:41,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51761:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_112_fu_44550_p2' generates 1 bits.
[2025-10-13 21:23:41,147] 51761 | assign zext_ln215_56_fu_44556_p1 = result_V_112_fu_44550_p2;
[2025-10-13 21:23:41,147]       |                                  ^
[2025-10-13 21:23:41,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51763:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_114_fu_44824_p2' generates 1 bits.
[2025-10-13 21:23:41,147] 51763 | assign zext_ln215_57_fu_44830_p1 = result_V_114_fu_44824_p2;
[2025-10-13 21:23:41,147]       |                                  ^
[2025-10-13 21:23:41,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51765:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_116_fu_45098_p2' generates 1 bits.
[2025-10-13 21:23:41,147] 51765 | assign zext_ln215_58_fu_45104_p1 = result_V_116_fu_45098_p2;
[2025-10-13 21:23:41,147]       |                                  ^
[2025-10-13 21:23:41,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51767:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_118_fu_45372_p2' generates 1 bits.
[2025-10-13 21:23:41,147] 51767 | assign zext_ln215_59_fu_45378_p1 = result_V_118_fu_45372_p2;
[2025-10-13 21:23:41,147]       |                                  ^
[2025-10-13 21:23:41,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51769:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_10_fu_30416_p2' generates 1 bits.
[2025-10-13 21:23:41,147] 51769 | assign zext_ln215_5_fu_30422_p1 = result_V_10_fu_30416_p2;
[2025-10-13 21:23:41,147]       |                                 ^
[2025-10-13 21:23:41,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51771:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_120_fu_45666_p2' generates 1 bits.
[2025-10-13 21:23:41,147] 51771 | assign zext_ln215_60_fu_45672_p1 = result_V_120_fu_45666_p2;
[2025-10-13 21:23:41,147]       |                                  ^
[2025-10-13 21:23:41,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51773:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_122_fu_45940_p2' generates 1 bits.
[2025-10-13 21:23:41,147] 51773 | assign zext_ln215_61_fu_45946_p1 = result_V_122_fu_45940_p2;
[2025-10-13 21:23:41,147]       |                                  ^
[2025-10-13 21:23:41,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51775:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_124_fu_46224_p2' generates 1 bits.
[2025-10-13 21:23:41,147] 51775 | assign zext_ln215_62_fu_46230_p1 = result_V_124_fu_46224_p2;
[2025-10-13 21:23:41,147]       |                                  ^
[2025-10-13 21:23:41,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51777:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_126_fu_46508_p2' generates 1 bits.
[2025-10-13 21:23:41,147] 51777 | assign zext_ln215_63_fu_46514_p1 = result_V_126_fu_46508_p2;
[2025-10-13 21:23:41,147]       |                                  ^
[2025-10-13 21:23:41,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51779:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_12_fu_30700_p2' generates 1 bits.
[2025-10-13 21:23:41,147] 51779 | assign zext_ln215_6_fu_30706_p1 = result_V_12_fu_30700_p2;
[2025-10-13 21:23:41,147]       |                                 ^
[2025-10-13 21:23:41,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51781:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_14_fu_30974_p2' generates 1 bits.
[2025-10-13 21:23:41,147] 51781 | assign zext_ln215_7_fu_30980_p1 = result_V_14_fu_30974_p2;
[2025-10-13 21:23:41,147]       |                                 ^
[2025-10-13 21:23:41,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51783:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_16_fu_31258_p2' generates 1 bits.
[2025-10-13 21:23:41,147] 51783 | assign zext_ln215_8_fu_31264_p1 = result_V_16_fu_31258_p2;
[2025-10-13 21:23:41,147]       |                                 ^
[2025-10-13 21:23:41,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51785:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_18_fu_31532_p2' generates 1 bits.
[2025-10-13 21:23:41,147] 51785 | assign zext_ln215_9_fu_31538_p1 = result_V_18_fu_31532_p2;
[2025-10-13 21:23:41,147]       |                                 ^
[2025-10-13 21:23:41,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51787:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_fu_29036_p2' generates 1 bits.
[2025-10-13 21:23:41,148] 51787 | assign zext_ln215_fu_29042_p1 = result_V_fu_29036_p2;
[2025-10-13 21:23:41,148]       |                               ^
[2025-10-13 21:23:41,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51789:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1151_fu_31688_p2' generates 2 bits.
[2025-10-13 21:23:41,148] 51789 | assign zext_ln840_100_fu_31694_p1 = add_ln840_1151_fu_31688_p2;
[2025-10-13 21:23:41,148]       |                                   ^
[2025-10-13 21:23:41,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51791:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1152_fu_31698_p2' generates 2 bits.
[2025-10-13 21:23:41,148] 51791 | assign zext_ln840_101_fu_31704_p1 = add_ln840_1152_fu_31698_p2;
[2025-10-13 21:23:41,148]       |                                   ^
[2025-10-13 21:23:41,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51793:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1153_fu_31708_p2' generates 2 bits.
[2025-10-13 21:23:41,148] 51793 | assign zext_ln840_102_fu_31714_p1 = add_ln840_1153_fu_31708_p2;
[2025-10-13 21:23:41,148]       |                                   ^
[2025-10-13 21:23:41,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51795:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1155_fu_31724_p2' generates 3 bits.
[2025-10-13 21:23:41,148] 51795 | assign zext_ln840_103_fu_31730_p1 = add_ln840_1155_fu_31724_p2;
[2025-10-13 21:23:41,148]       |                                   ^
[2025-10-13 21:23:41,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51797:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1156_fu_31734_p2' generates 2 bits.
[2025-10-13 21:23:41,148] 51797 | assign zext_ln840_104_fu_31740_p1 = add_ln840_1156_fu_31734_p2;
[2025-10-13 21:23:41,148]       |                                   ^
[2025-10-13 21:23:41,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51799:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1157_fu_31744_p2' generates 2 bits.
[2025-10-13 21:23:41,148] 51799 | assign zext_ln840_105_fu_31750_p1 = add_ln840_1157_fu_31744_p2;
[2025-10-13 21:23:41,148]       |                                   ^
[2025-10-13 21:23:41,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51801:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1158_fu_31754_p2' generates 3 bits.
[2025-10-13 21:23:41,148] 51801 | assign zext_ln840_106_fu_31760_p1 = add_ln840_1158_fu_31754_p2;
[2025-10-13 21:23:41,148]       |                                   ^
[2025-10-13 21:23:41,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51803:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1159_fu_31764_p2' generates 2 bits.
[2025-10-13 21:23:41,148] 51803 | assign zext_ln840_107_fu_31770_p1 = add_ln840_1159_fu_31764_p2;
[2025-10-13 21:23:41,148]       |                                   ^
[2025-10-13 21:23:41,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51805:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1160_fu_31774_p2' generates 2 bits.
[2025-10-13 21:23:41,148] 51805 | assign zext_ln840_108_fu_31780_p1 = add_ln840_1160_fu_31774_p2;
[2025-10-13 21:23:41,148]       |                                   ^
[2025-10-13 21:23:41,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51807:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1161_fu_31784_p2' generates 3 bits.
[2025-10-13 21:23:41,148] 51807 | assign zext_ln840_109_fu_31790_p1 = add_ln840_1161_fu_31784_p2;
[2025-10-13 21:23:41,148]       |                                   ^
[2025-10-13 21:23:41,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51809:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1035_fu_29288_p2' generates 3 bits.
[2025-10-13 21:23:41,148] 51809 | assign zext_ln840_10_fu_29294_p1 = add_ln840_1035_fu_29288_p2;
[2025-10-13 21:23:41,148]       |                                  ^
[2025-10-13 21:23:41,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51811:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_163_fu_31946_p2' generates 1 bits.
[2025-10-13 21:23:41,148] 51811 | assign zext_ln840_110_fu_31952_p1 = icmp_ln1039_163_fu_31946_p2;
[2025-10-13 21:23:41,148]       |                                   ^
[2025-10-13 21:23:41,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51813:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1165_fu_31962_p2' generates 2 bits.
[2025-10-13 21:23:41,148] 51813 | assign zext_ln840_111_fu_31968_p1 = add_ln840_1165_fu_31962_p2;
[2025-10-13 21:23:41,148]       |                                   ^
[2025-10-13 21:23:41,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51815:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1166_fu_31972_p2' generates 2 bits.
[2025-10-13 21:23:41,148] 51815 | assign zext_ln840_112_fu_31978_p1 = add_ln840_1166_fu_31972_p2;
[2025-10-13 21:23:41,148]       |                                   ^
[2025-10-13 21:23:41,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51817:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1167_fu_31982_p2' generates 2 bits.
[2025-10-13 21:23:41,148] 51817 | assign zext_ln840_113_fu_31988_p1 = add_ln840_1167_fu_31982_p2;
[2025-10-13 21:23:41,148]       |                                   ^
[2025-10-13 21:23:41,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51819:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1169_fu_31998_p2' generates 3 bits.
[2025-10-13 21:23:41,148] 51819 | assign zext_ln840_114_fu_32004_p1 = add_ln840_1169_fu_31998_p2;
[2025-10-13 21:23:41,148]       |                                   ^
[2025-10-13 21:23:41,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51821:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1170_fu_32008_p2' generates 2 bits.
[2025-10-13 21:23:41,148] 51821 | assign zext_ln840_115_fu_32014_p1 = add_ln840_1170_fu_32008_p2;
[2025-10-13 21:23:41,148]       |                                   ^
[2025-10-13 21:23:41,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51823:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1171_fu_32018_p2' generates 2 bits.
[2025-10-13 21:23:41,148] 51823 | assign zext_ln840_116_fu_32024_p1 = add_ln840_1171_fu_32018_p2;
[2025-10-13 21:23:41,148]       |                                   ^
[2025-10-13 21:23:41,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51825:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1172_fu_32028_p2' generates 3 bits.
[2025-10-13 21:23:41,148] 51825 | assign zext_ln840_117_fu_32034_p1 = add_ln840_1172_fu_32028_p2;
[2025-10-13 21:23:41,148]       |                                   ^
[2025-10-13 21:23:41,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51827:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1173_fu_32038_p2' generates 2 bits.
[2025-10-13 21:23:41,148] 51827 | assign zext_ln840_118_fu_32044_p1 = add_ln840_1173_fu_32038_p2;
[2025-10-13 21:23:41,148]       |                                   ^
[2025-10-13 21:23:41,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51829:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1174_fu_32048_p2' generates 2 bits.
[2025-10-13 21:23:41,148] 51829 | assign zext_ln840_119_fu_32054_p1 = add_ln840_1174_fu_32048_p2;
[2025-10-13 21:23:41,148]       |                                   ^
[2025-10-13 21:23:41,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51831:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_28_fu_29450_p2' generates 1 bits.
[2025-10-13 21:23:41,148] 51831 | assign zext_ln840_11_fu_29456_p1 = icmp_ln1039_28_fu_29450_p2;
[2025-10-13 21:23:41,148]       |                                  ^
[2025-10-13 21:23:41,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51833:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1175_fu_32058_p2' generates 3 bits.
[2025-10-13 21:23:41,148] 51833 | assign zext_ln840_120_fu_32064_p1 = add_ln840_1175_fu_32058_p2;
[2025-10-13 21:23:41,148]       |                                   ^
[2025-10-13 21:23:41,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51835:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_178_fu_32230_p2' generates 1 bits.
[2025-10-13 21:23:41,148] 51835 | assign zext_ln840_121_fu_32236_p1 = icmp_ln1039_178_fu_32230_p2;
[2025-10-13 21:23:41,148]       |                                   ^
[2025-10-13 21:23:41,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51837:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1179_fu_32246_p2' generates 2 bits.
[2025-10-13 21:23:41,148] 51837 | assign zext_ln840_122_fu_32252_p1 = add_ln840_1179_fu_32246_p2;
[2025-10-13 21:23:41,148]       |                                   ^
[2025-10-13 21:23:41,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51839:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1180_fu_32256_p2' generates 2 bits.
[2025-10-13 21:23:41,148] 51839 | assign zext_ln840_123_fu_32262_p1 = add_ln840_1180_fu_32256_p2;
[2025-10-13 21:23:41,148]       |                                   ^
[2025-10-13 21:23:41,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51841:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1181_fu_32266_p2' generates 2 bits.
[2025-10-13 21:23:41,148] 51841 | assign zext_ln840_124_fu_32272_p1 = add_ln840_1181_fu_32266_p2;
[2025-10-13 21:23:41,148]       |                                   ^
[2025-10-13 21:23:41,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51843:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1183_fu_32282_p2' generates 3 bits.
[2025-10-13 21:23:41,148] 51843 | assign zext_ln840_125_fu_32288_p1 = add_ln840_1183_fu_32282_p2;
[2025-10-13 21:23:41,148]       |                                   ^
[2025-10-13 21:23:41,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51845:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1184_fu_32292_p2' generates 2 bits.
[2025-10-13 21:23:41,148] 51845 | assign zext_ln840_126_fu_32298_p1 = add_ln840_1184_fu_32292_p2;
[2025-10-13 21:23:41,148]       |                                   ^
[2025-10-13 21:23:41,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51847:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1185_fu_32302_p2' generates 2 bits.
[2025-10-13 21:23:41,148] 51847 | assign zext_ln840_127_fu_32308_p1 = add_ln840_1185_fu_32302_p2;
[2025-10-13 21:23:41,148]       |                                   ^
[2025-10-13 21:23:41,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51849:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1186_fu_32312_p2' generates 3 bits.
[2025-10-13 21:23:41,148] 51849 | assign zext_ln840_128_fu_32318_p1 = add_ln840_1186_fu_32312_p2;
[2025-10-13 21:23:41,148]       |                                   ^
[2025-10-13 21:23:41,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51851:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1187_fu_32322_p2' generates 2 bits.
[2025-10-13 21:23:41,148] 51851 | assign zext_ln840_129_fu_32328_p1 = add_ln840_1187_fu_32322_p2;
[2025-10-13 21:23:41,148]       |                                   ^
[2025-10-13 21:23:41,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51853:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1039_fu_29466_p2' generates 2 bits.
[2025-10-13 21:23:41,148] 51853 | assign zext_ln840_12_fu_29472_p1 = add_ln840_1039_fu_29466_p2;
[2025-10-13 21:23:41,148]       |                                  ^
[2025-10-13 21:23:41,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51855:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1188_fu_32332_p2' generates 2 bits.
[2025-10-13 21:23:41,148] 51855 | assign zext_ln840_130_fu_32338_p1 = add_ln840_1188_fu_32332_p2;
[2025-10-13 21:23:41,148]       |                                   ^
[2025-10-13 21:23:41,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51857:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1189_fu_32342_p2' generates 3 bits.
[2025-10-13 21:23:41,148] 51857 | assign zext_ln840_131_fu_32348_p1 = add_ln840_1189_fu_32342_p2;
[2025-10-13 21:23:41,148]       |                                   ^
[2025-10-13 21:23:41,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51859:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_193_fu_32504_p2' generates 1 bits.
[2025-10-13 21:23:41,149] 51859 | assign zext_ln840_132_fu_32510_p1 = icmp_ln1039_193_fu_32504_p2;
[2025-10-13 21:23:41,149]       |                                   ^
[2025-10-13 21:23:41,149] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51861:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1193_fu_32520_p2' generates 2 bits.
[2025-10-13 21:23:41,149] 51861 | assign zext_ln840_133_fu_32526_p1 = add_ln840_1193_fu_32520_p2;
[2025-10-13 21:23:41,149]       |                                   ^
[2025-10-13 21:23:41,149] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51863:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1194_fu_32530_p2' generates 2 bits.
[2025-10-13 21:23:41,149] 51863 | assign zext_ln840_134_fu_32536_p1 = add_ln840_1194_fu_32530_p2;
[2025-10-13 21:23:41,149]       |                                   ^
[2025-10-13 21:23:41,149] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51865:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1195_fu_32540_p2' generates 2 bits.
[2025-10-13 21:23:41,149] 51865 | assign zext_ln840_135_fu_32546_p1 = add_ln840_1195_fu_32540_p2;
[2025-10-13 21:23:41,149]       |                                   ^
[2025-10-13 21:23:41,149] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51867:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1197_fu_32556_p2' generates 3 bits.
[2025-10-13 21:23:41,149] 51867 | assign zext_ln840_136_fu_32562_p1 = add_ln840_1197_fu_32556_p2;
[2025-10-13 21:23:41,149]       |                                   ^
[2025-10-13 21:23:41,149] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51869:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1198_fu_32566_p2' generates 2 bits.
[2025-10-13 21:23:41,149] 51869 | assign zext_ln840_137_fu_32572_p1 = add_ln840_1198_fu_32566_p2;
[2025-10-13 21:23:41,149]       |                                   ^
[2025-10-13 21:23:41,149] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51871:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1199_fu_32576_p2' generates 2 bits.
[2025-10-13 21:23:41,149] 51871 | assign zext_ln840_138_fu_32582_p1 = add_ln840_1199_fu_32576_p2;
[2025-10-13 21:23:41,149]       |                                   ^
[2025-10-13 21:23:41,149] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51873:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1200_fu_32586_p2' generates 3 bits.
[2025-10-13 21:23:41,149] 51873 | assign zext_ln840_139_fu_32592_p1 = add_ln840_1200_fu_32586_p2;
[2025-10-13 21:23:41,149]       |                                   ^
[2025-10-13 21:23:41,149] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51875:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1040_fu_29476_p2' generates 2 bits.
[2025-10-13 21:23:41,149] 51875 | assign zext_ln840_13_fu_29482_p1 = add_ln840_1040_fu_29476_p2;
[2025-10-13 21:23:41,149]       |                                  ^
[2025-10-13 21:23:41,149] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51877:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1201_fu_32596_p2' generates 2 bits.
[2025-10-13 21:23:41,149] 51877 | assign zext_ln840_140_fu_32602_p1 = add_ln840_1201_fu_32596_p2;
[2025-10-13 21:23:41,149]       |                                   ^
[2025-10-13 21:23:41,149] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51879:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1202_fu_32606_p2' generates 2 bits.
[2025-10-13 21:23:41,149] 51879 | assign zext_ln840_141_fu_32612_p1 = add_ln840_1202_fu_32606_p2;
[2025-10-13 21:23:41,149]       |                                   ^
[2025-10-13 21:23:41,149] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51881:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1203_fu_32616_p2' generates 3 bits.
[2025-10-13 21:23:41,149] 51881 | assign zext_ln840_142_fu_32622_p1 = add_ln840_1203_fu_32616_p2;
[2025-10-13 21:23:41,149]       |                                   ^
[2025-10-13 21:23:41,149] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51883:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_208_fu_32778_p2' generates 1 bits.
[2025-10-13 21:23:41,149] 51883 | assign zext_ln840_143_fu_32784_p1 = icmp_ln1039_208_fu_32778_p2;
[2025-10-13 21:23:41,149]       |                                   ^
[2025-10-13 21:23:41,149] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51885:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1207_fu_32794_p2' generates 2 bits.
[2025-10-13 21:23:41,149] 51885 | assign zext_ln840_144_fu_32800_p1 = add_ln840_1207_fu_32794_p2;
[2025-10-13 21:23:41,149]       |                                   ^
[2025-10-13 21:23:41,149] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51887:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1208_fu_32804_p2' generates 2 bits.
[2025-10-13 21:23:41,149] 51887 | assign zext_ln840_145_fu_32810_p1 = add_ln840_1208_fu_32804_p2;
[2025-10-13 21:23:41,149]       |                                   ^
[2025-10-13 21:23:41,149] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51889:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1209_fu_32814_p2' generates 2 bits.
[2025-10-13 21:23:41,149] 51889 | assign zext_ln840_146_fu_32820_p1 = add_ln840_1209_fu_32814_p2;
[2025-10-13 21:23:41,149]       |                                   ^
[2025-10-13 21:23:41,149] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51891:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1211_fu_32830_p2' generates 3 bits.
[2025-10-13 21:23:41,149] 51891 | assign zext_ln840_147_fu_32836_p1 = add_ln840_1211_fu_32830_p2;
[2025-10-13 21:23:41,149]       |                                   ^
[2025-10-13 21:23:41,149] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51893:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1212_fu_32840_p2' generates 2 bits.
[2025-10-13 21:23:41,149] 51893 | assign zext_ln840_148_fu_32846_p1 = add_ln840_1212_fu_32840_p2;
[2025-10-13 21:23:41,149]       |                                   ^
[2025-10-13 21:23:41,149] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51895:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1213_fu_32850_p2' generates 2 bits.
[2025-10-13 21:23:41,149] 51895 | assign zext_ln840_149_fu_32856_p1 = add_ln840_1213_fu_32850_p2;
[2025-10-13 21:23:41,149]       |                                   ^
[2025-10-13 21:23:41,149] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51897:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1041_fu_29486_p2' generates 2 bits.
[2025-10-13 21:23:41,149] 51897 | assign zext_ln840_14_fu_29492_p1 = add_ln840_1041_fu_29486_p2;
[2025-10-13 21:23:41,149]       |                                  ^
[2025-10-13 21:23:41,149] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51899:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1214_fu_32860_p2' generates 3 bits.
[2025-10-13 21:23:41,149] 51899 | assign zext_ln840_150_fu_32866_p1 = add_ln840_1214_fu_32860_p2;
[2025-10-13 21:23:41,149]       |                                   ^
[2025-10-13 21:23:41,149] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51901:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1215_fu_32870_p2' generates 2 bits.
[2025-10-13 21:23:41,149] 51901 | assign zext_ln840_151_fu_32876_p1 = add_ln840_1215_fu_32870_p2;
[2025-10-13 21:23:41,149]       |                                   ^
[2025-10-13 21:23:41,149] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51903:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1216_fu_32880_p2' generates 2 bits.
[2025-10-13 21:23:41,149] 51903 | assign zext_ln840_152_fu_32886_p1 = add_ln840_1216_fu_32880_p2;
[2025-10-13 21:23:41,149]       |                                   ^
[2025-10-13 21:23:41,149] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51905:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1217_fu_32890_p2' generates 3 bits.
[2025-10-13 21:23:41,149] 51905 | assign zext_ln840_153_fu_32896_p1 = add_ln840_1217_fu_32890_p2;
[2025-10-13 21:23:41,149]       |                                   ^
[2025-10-13 21:23:41,149] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51907:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_223_fu_33052_p2' generates 1 bits.
[2025-10-13 21:23:41,149] 51907 | assign zext_ln840_154_fu_33058_p1 = icmp_ln1039_223_fu_33052_p2;
[2025-10-13 21:23:41,149]       |                                   ^
[2025-10-13 21:23:41,149] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51909:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1221_fu_33068_p2' generates 2 bits.
[2025-10-13 21:23:41,149] 51909 | assign zext_ln840_155_fu_33074_p1 = add_ln840_1221_fu_33068_p2;
[2025-10-13 21:23:41,149]       |                                   ^
[2025-10-13 21:23:41,149] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51911:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1222_fu_33078_p2' generates 2 bits.
[2025-10-13 21:23:41,149] 51911 | assign zext_ln840_156_fu_33084_p1 = add_ln840_1222_fu_33078_p2;
[2025-10-13 21:23:41,149]       |                                   ^
[2025-10-13 21:23:41,149] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51913:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1223_fu_33088_p2' generates 2 bits.
[2025-10-13 21:23:41,149] 51913 | assign zext_ln840_157_fu_33094_p1 = add_ln840_1223_fu_33088_p2;
[2025-10-13 21:23:41,149]       |                                   ^
[2025-10-13 21:23:41,149] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51915:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1225_fu_33104_p2' generates 3 bits.
[2025-10-13 21:23:41,149] 51915 | assign zext_ln840_158_fu_33110_p1 = add_ln840_1225_fu_33104_p2;
[2025-10-13 21:23:41,149]       |                                   ^
[2025-10-13 21:23:41,149] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51917:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1226_fu_33114_p2' generates 2 bits.
[2025-10-13 21:23:41,149] 51917 | assign zext_ln840_159_fu_33120_p1 = add_ln840_1226_fu_33114_p2;
[2025-10-13 21:23:41,149]       |                                   ^
[2025-10-13 21:23:41,149] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51919:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1043_fu_29502_p2' generates 3 bits.
[2025-10-13 21:23:41,149] 51919 | assign zext_ln840_15_fu_29508_p1 = add_ln840_1043_fu_29502_p2;
[2025-10-13 21:23:41,149]       |                                  ^
[2025-10-13 21:23:41,149] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51921:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1227_fu_33124_p2' generates 2 bits.
[2025-10-13 21:23:41,149] 51921 | assign zext_ln840_160_fu_33130_p1 = add_ln840_1227_fu_33124_p2;
[2025-10-13 21:23:41,149]       |                                   ^
[2025-10-13 21:23:41,149] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51923:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1228_fu_33134_p2' generates 3 bits.
[2025-10-13 21:23:41,149] 51923 | assign zext_ln840_161_fu_33140_p1 = add_ln840_1228_fu_33134_p2;
[2025-10-13 21:23:41,149]       |                                   ^
[2025-10-13 21:23:41,149] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51925:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1229_fu_33144_p2' generates 2 bits.
[2025-10-13 21:23:41,149] 51925 | assign zext_ln840_162_fu_33150_p1 = add_ln840_1229_fu_33144_p2;
[2025-10-13 21:23:41,149]       |                                   ^
[2025-10-13 21:23:41,149] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51927:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1230_fu_33154_p2' generates 2 bits.
[2025-10-13 21:23:41,149] 51927 | assign zext_ln840_163_fu_33160_p1 = add_ln840_1230_fu_33154_p2;
[2025-10-13 21:23:41,149]       |                                   ^
[2025-10-13 21:23:41,149] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51929:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1231_fu_33164_p2' generates 3 bits.
[2025-10-13 21:23:41,149] 51929 | assign zext_ln840_164_fu_33170_p1 = add_ln840_1231_fu_33164_p2;
[2025-10-13 21:23:41,149]       |                                   ^
[2025-10-13 21:23:41,149] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51931:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_238_fu_33326_p2' generates 1 bits.
[2025-10-13 21:23:41,149] 51931 | assign zext_ln840_165_fu_33332_p1 = icmp_ln1039_238_fu_33326_p2;
[2025-10-13 21:23:41,149]       |                                   ^
[2025-10-13 21:23:41,149] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51933:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1235_fu_33342_p2' generates 2 bits.
[2025-10-13 21:23:41,149] 51933 | assign zext_ln840_166_fu_33348_p1 = add_ln840_1235_fu_33342_p2;
[2025-10-13 21:23:41,149]       |                                   ^
[2025-10-13 21:23:41,149] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51935:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1236_fu_33352_p2' generates 2 bits.
[2025-10-13 21:23:41,149] 51935 | assign zext_ln840_167_fu_33358_p1 = add_ln840_1236_fu_33352_p2;
[2025-10-13 21:23:41,149]       |                                   ^
[2025-10-13 21:23:41,150] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51937:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1237_fu_33362_p2' generates 2 bits.
[2025-10-13 21:23:41,150] 51937 | assign zext_ln840_168_fu_33368_p1 = add_ln840_1237_fu_33362_p2;
[2025-10-13 21:23:41,150]       |                                   ^
[2025-10-13 21:23:41,150] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51939:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1239_fu_33378_p2' generates 3 bits.
[2025-10-13 21:23:41,150] 51939 | assign zext_ln840_169_fu_33384_p1 = add_ln840_1239_fu_33378_p2;
[2025-10-13 21:23:41,150]       |                                   ^
[2025-10-13 21:23:41,150] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51941:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1044_fu_29512_p2' generates 2 bits.
[2025-10-13 21:23:41,150] 51941 | assign zext_ln840_16_fu_29518_p1 = add_ln840_1044_fu_29512_p2;
[2025-10-13 21:23:41,150]       |                                  ^
[2025-10-13 21:23:41,150] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51943:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1240_fu_33388_p2' generates 2 bits.
[2025-10-13 21:23:41,150] 51943 | assign zext_ln840_170_fu_33394_p1 = add_ln840_1240_fu_33388_p2;
[2025-10-13 21:23:41,150]       |                                   ^
[2025-10-13 21:23:41,150] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51945:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1241_fu_33398_p2' generates 2 bits.
[2025-10-13 21:23:41,150] 51945 | assign zext_ln840_171_fu_33404_p1 = add_ln840_1241_fu_33398_p2;
[2025-10-13 21:23:41,150]       |                                   ^
[2025-10-13 21:23:41,150] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51947:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1242_fu_33408_p2' generates 3 bits.
[2025-10-13 21:23:41,150] 51947 | assign zext_ln840_172_fu_33414_p1 = add_ln840_1242_fu_33408_p2;
[2025-10-13 21:23:41,150]       |                                   ^
[2025-10-13 21:23:41,150] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51949:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1243_fu_33418_p2' generates 2 bits.
[2025-10-13 21:23:41,150] 51949 | assign zext_ln840_173_fu_33424_p1 = add_ln840_1243_fu_33418_p2;
[2025-10-13 21:23:41,150]       |                                   ^
[2025-10-13 21:23:41,150] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51951:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1244_fu_33428_p2' generates 2 bits.
[2025-10-13 21:23:41,150] 51951 | assign zext_ln840_174_fu_33434_p1 = add_ln840_1244_fu_33428_p2;
[2025-10-13 21:23:41,150]       |                                   ^
[2025-10-13 21:23:41,150] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51953:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1245_fu_33438_p2' generates 3 bits.
[2025-10-13 21:23:41,150] 51953 | assign zext_ln840_175_fu_33444_p1 = add_ln840_1245_fu_33438_p2;
[2025-10-13 21:23:41,150]       |                                   ^
[2025-10-13 21:23:41,150] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51955:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_253_fu_33610_p2' generates 1 bits.
[2025-10-13 21:23:41,150] 51955 | assign zext_ln840_176_fu_33616_p1 = icmp_ln1039_253_fu_33610_p2;
[2025-10-13 21:23:41,150]       |                                   ^
[2025-10-13 21:23:41,150] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51957:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1249_fu_33626_p2' generates 2 bits.
[2025-10-13 21:23:41,150] 51957 | assign zext_ln840_177_fu_33632_p1 = add_ln840_1249_fu_33626_p2;
[2025-10-13 21:23:41,150]       |                                   ^
[2025-10-13 21:23:41,150] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51959:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1250_fu_33636_p2' generates 2 bits.
[2025-10-13 21:23:41,150] 51959 | assign zext_ln840_178_fu_33642_p1 = add_ln840_1250_fu_33636_p2;
[2025-10-13 21:23:41,150]       |                                   ^
[2025-10-13 21:23:41,150] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51961:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1251_fu_33646_p2' generates 2 bits.
[2025-10-13 21:23:41,150] 51961 | assign zext_ln840_179_fu_33652_p1 = add_ln840_1251_fu_33646_p2;
[2025-10-13 21:23:41,150]       |                                   ^
[2025-10-13 21:23:41,150] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51963:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1045_fu_29522_p2' generates 2 bits.
[2025-10-13 21:23:41,150] 51963 | assign zext_ln840_17_fu_29528_p1 = add_ln840_1045_fu_29522_p2;
[2025-10-13 21:23:41,150]       |                                  ^
[2025-10-13 21:23:41,150] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51965:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1253_fu_33662_p2' generates 3 bits.
[2025-10-13 21:23:41,150] 51965 | assign zext_ln840_180_fu_33668_p1 = add_ln840_1253_fu_33662_p2;
[2025-10-13 21:23:41,150]       |                                   ^
[2025-10-13 21:23:41,150] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51967:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1254_fu_33672_p2' generates 2 bits.
[2025-10-13 21:23:41,150] 51967 | assign zext_ln840_181_fu_33678_p1 = add_ln840_1254_fu_33672_p2;
[2025-10-13 21:23:41,150]       |                                   ^
[2025-10-13 21:23:41,150] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51969:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1255_fu_33682_p2' generates 2 bits.
[2025-10-13 21:23:41,150] 51969 | assign zext_ln840_182_fu_33688_p1 = add_ln840_1255_fu_33682_p2;
[2025-10-13 21:23:41,150]       |                                   ^
[2025-10-13 21:23:41,150] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51971:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1256_fu_33692_p2' generates 3 bits.
[2025-10-13 21:23:41,150] 51971 | assign zext_ln840_183_fu_33698_p1 = add_ln840_1256_fu_33692_p2;
[2025-10-13 21:23:41,150]       |                                   ^
[2025-10-13 21:23:41,150] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51973:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1257_fu_33702_p2' generates 2 bits.
[2025-10-13 21:23:41,150] 51973 | assign zext_ln840_184_fu_33708_p1 = add_ln840_1257_fu_33702_p2;
[2025-10-13 21:23:41,150]       |                                   ^
[2025-10-13 21:23:41,150] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51975:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1258_fu_33712_p2' generates 2 bits.
[2025-10-13 21:23:41,150] 51975 | assign zext_ln840_185_fu_33718_p1 = add_ln840_1258_fu_33712_p2;
[2025-10-13 21:23:41,150]       |                                   ^
[2025-10-13 21:23:41,150] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51977:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1259_fu_33722_p2' generates 3 bits.
[2025-10-13 21:23:41,150] 51977 | assign zext_ln840_186_fu_33728_p1 = add_ln840_1259_fu_33722_p2;
[2025-10-13 21:23:41,150]       |                                   ^
[2025-10-13 21:23:41,150] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51979:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_268_fu_33884_p2' generates 1 bits.
[2025-10-13 21:23:41,150] 51979 | assign zext_ln840_187_fu_33890_p1 = icmp_ln1039_268_fu_33884_p2;
[2025-10-13 21:23:41,150]       |                                   ^
[2025-10-13 21:23:41,150] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51981:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1263_fu_33900_p2' generates 2 bits.
[2025-10-13 21:23:41,150] 51981 | assign zext_ln840_188_fu_33906_p1 = add_ln840_1263_fu_33900_p2;
[2025-10-13 21:23:41,150]       |                                   ^
[2025-10-13 21:23:41,150] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51983:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1264_fu_33910_p2' generates 2 bits.
[2025-10-13 21:23:41,150] 51983 | assign zext_ln840_189_fu_33916_p1 = add_ln840_1264_fu_33910_p2;
[2025-10-13 21:23:41,150]       |                                   ^
[2025-10-13 21:23:41,150] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51985:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1046_fu_29532_p2' generates 3 bits.
[2025-10-13 21:23:41,150] 51985 | assign zext_ln840_18_fu_29538_p1 = add_ln840_1046_fu_29532_p2;
[2025-10-13 21:23:41,150]       |                                  ^
[2025-10-13 21:23:41,150] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51987:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1265_fu_33920_p2' generates 2 bits.
[2025-10-13 21:23:41,150] 51987 | assign zext_ln840_190_fu_33926_p1 = add_ln840_1265_fu_33920_p2;
[2025-10-13 21:23:41,150]       |                                   ^
[2025-10-13 21:23:41,150] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51989:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1267_fu_33936_p2' generates 3 bits.
[2025-10-13 21:23:41,150] 51989 | assign zext_ln840_191_fu_33942_p1 = add_ln840_1267_fu_33936_p2;
[2025-10-13 21:23:41,150]       |                                   ^
[2025-10-13 21:23:41,150] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51991:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1268_fu_33946_p2' generates 2 bits.
[2025-10-13 21:23:41,150] 51991 | assign zext_ln840_192_fu_33952_p1 = add_ln840_1268_fu_33946_p2;
[2025-10-13 21:23:41,150]       |                                   ^
[2025-10-13 21:23:41,150] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51993:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1269_fu_33956_p2' generates 2 bits.
[2025-10-13 21:23:41,150] 51993 | assign zext_ln840_193_fu_33962_p1 = add_ln840_1269_fu_33956_p2;
[2025-10-13 21:23:41,150]       |                                   ^
[2025-10-13 21:23:41,150] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51995:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1270_fu_33966_p2' generates 3 bits.
[2025-10-13 21:23:41,150] 51995 | assign zext_ln840_194_fu_33972_p1 = add_ln840_1270_fu_33966_p2;
[2025-10-13 21:23:41,150]       |                                   ^
[2025-10-13 21:23:41,150] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51997:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1271_fu_33976_p2' generates 2 bits.
[2025-10-13 21:23:41,150] 51997 | assign zext_ln840_195_fu_33982_p1 = add_ln840_1271_fu_33976_p2;
[2025-10-13 21:23:41,150]       |                                   ^
[2025-10-13 21:23:41,150] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:51999:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1272_fu_33986_p2' generates 2 bits.
[2025-10-13 21:23:41,150] 51999 | assign zext_ln840_196_fu_33992_p1 = add_ln840_1272_fu_33986_p2;
[2025-10-13 21:23:41,150]       |                                   ^
[2025-10-13 21:23:41,151] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52001:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1273_fu_33996_p2' generates 3 bits.
[2025-10-13 21:23:41,151] 52001 | assign zext_ln840_197_fu_34002_p1 = add_ln840_1273_fu_33996_p2;
[2025-10-13 21:23:41,151]       |                                   ^
[2025-10-13 21:23:41,151] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52003:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_283_fu_34158_p2' generates 1 bits.
[2025-10-13 21:23:41,151] 52003 | assign zext_ln840_198_fu_34164_p1 = icmp_ln1039_283_fu_34158_p2;
[2025-10-13 21:23:41,151]       |                                   ^
[2025-10-13 21:23:41,151] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52005:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1277_fu_34174_p2' generates 2 bits.
[2025-10-13 21:23:41,151] 52005 | assign zext_ln840_199_fu_34180_p1 = add_ln840_1277_fu_34174_p2;
[2025-10-13 21:23:41,151]       |                                   ^
[2025-10-13 21:23:41,151] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52007:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1047_fu_29542_p2' generates 2 bits.
[2025-10-13 21:23:41,151] 52007 | assign zext_ln840_19_fu_29548_p1 = add_ln840_1047_fu_29542_p2;
[2025-10-13 21:23:41,151]       |                                  ^
[2025-10-13 21:23:41,151] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52009:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1025_fu_29192_p2' generates 2 bits.
[2025-10-13 21:23:41,151] 52009 | assign zext_ln840_1_fu_29198_p1 = add_ln840_1025_fu_29192_p2;
[2025-10-13 21:23:41,151]       |                                 ^
[2025-10-13 21:23:41,151] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52011:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1278_fu_34184_p2' generates 2 bits.
[2025-10-13 21:23:41,151] 52011 | assign zext_ln840_200_fu_34190_p1 = add_ln840_1278_fu_34184_p2;
[2025-10-13 21:23:41,151]       |                                   ^
[2025-10-13 21:23:41,151] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52013:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1279_fu_34194_p2' generates 2 bits.
[2025-10-13 21:23:41,151] 52013 | assign zext_ln840_201_fu_34200_p1 = add_ln840_1279_fu_34194_p2;
[2025-10-13 21:23:41,151]       |                                   ^
[2025-10-13 21:23:41,151] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52015:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1281_fu_34210_p2' generates 3 bits.
[2025-10-13 21:23:41,151] 52015 | assign zext_ln840_202_fu_34216_p1 = add_ln840_1281_fu_34210_p2;
[2025-10-13 21:23:41,151]       |                                   ^
[2025-10-13 21:23:41,151] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52017:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1282_fu_34220_p2' generates 2 bits.
[2025-10-13 21:23:41,151] 52017 | assign zext_ln840_203_fu_34226_p1 = add_ln840_1282_fu_34220_p2;
[2025-10-13 21:23:41,151]       |                                   ^
[2025-10-13 21:23:41,151] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52019:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1283_fu_34230_p2' generates 2 bits.
[2025-10-13 21:23:41,151] 52019 | assign zext_ln840_204_fu_34236_p1 = add_ln840_1283_fu_34230_p2;
[2025-10-13 21:23:41,151]       |                                   ^
[2025-10-13 21:23:41,151] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52021:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1284_fu_34240_p2' generates 3 bits.
[2025-10-13 21:23:41,151] 52021 | assign zext_ln840_205_fu_34246_p1 = add_ln840_1284_fu_34240_p2;
[2025-10-13 21:23:41,151]       |                                   ^
[2025-10-13 21:23:41,151] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52023:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1285_fu_34250_p2' generates 2 bits.
[2025-10-13 21:23:41,151] 52023 | assign zext_ln840_206_fu_34256_p1 = add_ln840_1285_fu_34250_p2;
[2025-10-13 21:23:41,151]       |                                   ^
[2025-10-13 21:23:41,151] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52025:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1286_fu_34260_p2' generates 2 bits.
[2025-10-13 21:23:41,151] 52025 | assign zext_ln840_207_fu_34266_p1 = add_ln840_1286_fu_34260_p2;
[2025-10-13 21:23:41,151]       |                                   ^
[2025-10-13 21:23:41,151] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52027:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1287_fu_34270_p2' generates 3 bits.
[2025-10-13 21:23:41,151] 52027 | assign zext_ln840_208_fu_34276_p1 = add_ln840_1287_fu_34270_p2;
[2025-10-13 21:23:41,151]       |                                   ^
[2025-10-13 21:23:41,151] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52029:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_298_fu_34432_p2' generates 1 bits.
[2025-10-13 21:23:41,151] 52029 | assign zext_ln840_209_fu_34438_p1 = icmp_ln1039_298_fu_34432_p2;
[2025-10-13 21:23:41,151]       |                                   ^
[2025-10-13 21:23:41,151] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52031:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1048_fu_29552_p2' generates 2 bits.
[2025-10-13 21:23:41,151] 52031 | assign zext_ln840_20_fu_29558_p1 = add_ln840_1048_fu_29552_p2;
[2025-10-13 21:23:41,151]       |                                  ^
[2025-10-13 21:23:41,151] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52033:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1291_fu_34448_p2' generates 2 bits.
[2025-10-13 21:23:41,151] 52033 | assign zext_ln840_210_fu_34454_p1 = add_ln840_1291_fu_34448_p2;
[2025-10-13 21:23:41,151]       |                                   ^
[2025-10-13 21:23:41,151] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52035:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1292_fu_34458_p2' generates 2 bits.
[2025-10-13 21:23:41,151] 52035 | assign zext_ln840_211_fu_34464_p1 = add_ln840_1292_fu_34458_p2;
[2025-10-13 21:23:41,151]       |                                   ^
[2025-10-13 21:23:41,151] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52037:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1293_fu_34468_p2' generates 2 bits.
[2025-10-13 21:23:41,151] 52037 | assign zext_ln840_212_fu_34474_p1 = add_ln840_1293_fu_34468_p2;
[2025-10-13 21:23:41,151]       |                                   ^
[2025-10-13 21:23:41,151] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52039:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1295_fu_34484_p2' generates 3 bits.
[2025-10-13 21:23:41,151] 52039 | assign zext_ln840_213_fu_34490_p1 = add_ln840_1295_fu_34484_p2;
[2025-10-13 21:23:41,151]       |                                   ^
[2025-10-13 21:23:41,151] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52041:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1296_fu_34494_p2' generates 2 bits.
[2025-10-13 21:23:41,151] 52041 | assign zext_ln840_214_fu_34500_p1 = add_ln840_1296_fu_34494_p2;
[2025-10-13 21:23:41,151]       |                                   ^
[2025-10-13 21:23:41,151] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52043:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1297_fu_34504_p2' generates 2 bits.
[2025-10-13 21:23:41,151] 52043 | assign zext_ln840_215_fu_34510_p1 = add_ln840_1297_fu_34504_p2;
[2025-10-13 21:23:41,151]       |                                   ^
[2025-10-13 21:23:41,151] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52045:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1298_fu_34514_p2' generates 3 bits.
[2025-10-13 21:23:41,151] 52045 | assign zext_ln840_216_fu_34520_p1 = add_ln840_1298_fu_34514_p2;
[2025-10-13 21:23:41,151]       |                                   ^
[2025-10-13 21:23:41,151] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52047:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1299_fu_34524_p2' generates 2 bits.
[2025-10-13 21:23:41,151] 52047 | assign zext_ln840_217_fu_34530_p1 = add_ln840_1299_fu_34524_p2;
[2025-10-13 21:23:41,151]       |                                   ^
[2025-10-13 21:23:41,151] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52049:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1300_fu_34534_p2' generates 2 bits.
[2025-10-13 21:23:41,151] 52049 | assign zext_ln840_218_fu_34540_p1 = add_ln840_1300_fu_34534_p2;
[2025-10-13 21:23:41,151]       |                                   ^
[2025-10-13 21:23:41,151] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52051:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1301_fu_34544_p2' generates 3 bits.
[2025-10-13 21:23:41,151] 52051 | assign zext_ln840_219_fu_34550_p1 = add_ln840_1301_fu_34544_p2;
[2025-10-13 21:23:41,151]       |                                   ^
[2025-10-13 21:23:41,151] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52053:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1049_fu_29562_p2' generates 3 bits.
[2025-10-13 21:23:41,151] 52053 | assign zext_ln840_21_fu_29568_p1 = add_ln840_1049_fu_29562_p2;
[2025-10-13 21:23:41,151]       |                                  ^
[2025-10-13 21:23:41,151] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52055:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_313_fu_34706_p2' generates 1 bits.
[2025-10-13 21:23:41,151] 52055 | assign zext_ln840_220_fu_34712_p1 = icmp_ln1039_313_fu_34706_p2;
[2025-10-13 21:23:41,151]       |                                   ^
[2025-10-13 21:23:41,151] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52057:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1305_fu_34722_p2' generates 2 bits.
[2025-10-13 21:23:41,151] 52057 | assign zext_ln840_221_fu_34728_p1 = add_ln840_1305_fu_34722_p2;
[2025-10-13 21:23:41,151]       |                                   ^
[2025-10-13 21:23:41,151] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52059:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1306_fu_34732_p2' generates 2 bits.
[2025-10-13 21:23:41,151] 52059 | assign zext_ln840_222_fu_34738_p1 = add_ln840_1306_fu_34732_p2;
[2025-10-13 21:23:41,151]       |                                   ^
[2025-10-13 21:23:41,151] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52061:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1307_fu_34742_p2' generates 2 bits.
[2025-10-13 21:23:41,151] 52061 | assign zext_ln840_223_fu_34748_p1 = add_ln840_1307_fu_34742_p2;
[2025-10-13 21:23:41,151]       |                                   ^
[2025-10-13 21:23:41,151] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52063:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1309_fu_34758_p2' generates 3 bits.
[2025-10-13 21:23:41,151] 52063 | assign zext_ln840_224_fu_34764_p1 = add_ln840_1309_fu_34758_p2;
[2025-10-13 21:23:41,151]       |                                   ^
[2025-10-13 21:23:41,151] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52065:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1310_fu_34768_p2' generates 2 bits.
[2025-10-13 21:23:41,151] 52065 | assign zext_ln840_225_fu_34774_p1 = add_ln840_1310_fu_34768_p2;
[2025-10-13 21:23:41,151]       |                                   ^
[2025-10-13 21:23:41,151] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52067:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1311_fu_34778_p2' generates 2 bits.
[2025-10-13 21:23:41,151] 52067 | assign zext_ln840_226_fu_34784_p1 = add_ln840_1311_fu_34778_p2;
[2025-10-13 21:23:41,152]       |                                   ^
[2025-10-13 21:23:41,152] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52069:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1312_fu_34788_p2' generates 3 bits.
[2025-10-13 21:23:41,152] 52069 | assign zext_ln840_227_fu_34794_p1 = add_ln840_1312_fu_34788_p2;
[2025-10-13 21:23:41,152]       |                                   ^
[2025-10-13 21:23:41,152] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52071:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1313_fu_34798_p2' generates 2 bits.
[2025-10-13 21:23:41,152] 52071 | assign zext_ln840_228_fu_34804_p1 = add_ln840_1313_fu_34798_p2;
[2025-10-13 21:23:41,152]       |                                   ^
[2025-10-13 21:23:41,152] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52073:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1314_fu_34808_p2' generates 2 bits.
[2025-10-13 21:23:41,152] 52073 | assign zext_ln840_229_fu_34814_p1 = add_ln840_1314_fu_34808_p2;
[2025-10-13 21:23:41,152]       |                                   ^
[2025-10-13 21:23:41,152] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52075:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_43_fu_29724_p2' generates 1 bits.
[2025-10-13 21:23:41,152] 52075 | assign zext_ln840_22_fu_29730_p1 = icmp_ln1039_43_fu_29724_p2;
[2025-10-13 21:23:41,152]       |                                  ^
[2025-10-13 21:23:41,152] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52077:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1315_fu_34818_p2' generates 3 bits.
[2025-10-13 21:23:41,152] 52077 | assign zext_ln840_230_fu_34824_p1 = add_ln840_1315_fu_34818_p2;
[2025-10-13 21:23:41,152]       |                                   ^
[2025-10-13 21:23:41,152] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52079:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_328_fu_34980_p2' generates 1 bits.
[2025-10-13 21:23:41,152] 52079 | assign zext_ln840_231_fu_34986_p1 = icmp_ln1039_328_fu_34980_p2;
[2025-10-13 21:23:41,152]       |                                   ^
[2025-10-13 21:23:41,152] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52081:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1319_fu_34996_p2' generates 2 bits.
[2025-10-13 21:23:41,152] 52081 | assign zext_ln840_232_fu_35002_p1 = add_ln840_1319_fu_34996_p2;
[2025-10-13 21:23:41,152]       |                                   ^
[2025-10-13 21:23:41,152] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52083:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1320_fu_35006_p2' generates 2 bits.
[2025-10-13 21:23:41,152] 52083 | assign zext_ln840_233_fu_35012_p1 = add_ln840_1320_fu_35006_p2;
[2025-10-13 21:23:41,152]       |                                   ^
[2025-10-13 21:23:41,152] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52085:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1321_fu_35016_p2' generates 2 bits.
[2025-10-13 21:23:41,152] 52085 | assign zext_ln840_234_fu_35022_p1 = add_ln840_1321_fu_35016_p2;
[2025-10-13 21:23:41,152]       |                                   ^
[2025-10-13 21:23:41,152] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52087:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1323_fu_35032_p2' generates 3 bits.
[2025-10-13 21:23:41,152] 52087 | assign zext_ln840_235_fu_35038_p1 = add_ln840_1323_fu_35032_p2;
[2025-10-13 21:23:41,152]       |                                   ^
[2025-10-13 21:23:41,152] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52089:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1324_fu_35042_p2' generates 2 bits.
[2025-10-13 21:23:41,152] 52089 | assign zext_ln840_236_fu_35048_p1 = add_ln840_1324_fu_35042_p2;
[2025-10-13 21:23:41,152]       |                                   ^
[2025-10-13 21:23:41,152] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52091:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1325_fu_35052_p2' generates 2 bits.
[2025-10-13 21:23:41,152] 52091 | assign zext_ln840_237_fu_35058_p1 = add_ln840_1325_fu_35052_p2;
[2025-10-13 21:23:41,152]       |                                   ^
[2025-10-13 21:23:41,152] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52093:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1326_fu_35062_p2' generates 3 bits.
[2025-10-13 21:23:41,152] 52093 | assign zext_ln840_238_fu_35068_p1 = add_ln840_1326_fu_35062_p2;
[2025-10-13 21:23:41,152]       |                                   ^
[2025-10-13 21:23:41,152] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52095:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1327_fu_35072_p2' generates 2 bits.
[2025-10-13 21:23:41,152] 52095 | assign zext_ln840_239_fu_35078_p1 = add_ln840_1327_fu_35072_p2;
[2025-10-13 21:23:41,152]       |                                   ^
[2025-10-13 21:23:41,152] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52097:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1053_fu_29740_p2' generates 2 bits.
[2025-10-13 21:23:41,152] 52097 | assign zext_ln840_23_fu_29746_p1 = add_ln840_1053_fu_29740_p2;
[2025-10-13 21:23:41,152]       |                                  ^
[2025-10-13 21:23:41,152] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52099:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1328_fu_35082_p2' generates 2 bits.
[2025-10-13 21:23:41,152] 52099 | assign zext_ln840_240_fu_35088_p1 = add_ln840_1328_fu_35082_p2;
[2025-10-13 21:23:41,152]       |                                   ^
[2025-10-13 21:23:41,152] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52101:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1329_fu_35092_p2' generates 3 bits.
[2025-10-13 21:23:41,152] 52101 | assign zext_ln840_241_fu_35098_p1 = add_ln840_1329_fu_35092_p2;
[2025-10-13 21:23:41,152]       |                                   ^
[2025-10-13 21:23:41,152] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52103:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_343_fu_35254_p2' generates 1 bits.
[2025-10-13 21:23:41,152] 52103 | assign zext_ln840_242_fu_35260_p1 = icmp_ln1039_343_fu_35254_p2;
[2025-10-13 21:23:41,152]       |                                   ^
[2025-10-13 21:23:41,152] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52105:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1333_fu_35270_p2' generates 2 bits.
[2025-10-13 21:23:41,152] 52105 | assign zext_ln840_243_fu_35276_p1 = add_ln840_1333_fu_35270_p2;
[2025-10-13 21:23:41,152]       |                                   ^
[2025-10-13 21:23:41,152] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52107:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1334_fu_35280_p2' generates 2 bits.
[2025-10-13 21:23:41,152] 52107 | assign zext_ln840_244_fu_35286_p1 = add_ln840_1334_fu_35280_p2;
[2025-10-13 21:23:41,152]       |                                   ^
[2025-10-13 21:23:41,152] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52109:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1335_fu_35290_p2' generates 2 bits.
[2025-10-13 21:23:41,152] 52109 | assign zext_ln840_245_fu_35296_p1 = add_ln840_1335_fu_35290_p2;
[2025-10-13 21:23:41,152]       |                                   ^
[2025-10-13 21:23:41,152] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52111:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1337_fu_35306_p2' generates 3 bits.
[2025-10-13 21:23:41,152] 52111 | assign zext_ln840_246_fu_35312_p1 = add_ln840_1337_fu_35306_p2;
[2025-10-13 21:23:41,152]       |                                   ^
[2025-10-13 21:23:41,152] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52113:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1338_fu_35316_p2' generates 2 bits.
[2025-10-13 21:23:41,152] 52113 | assign zext_ln840_247_fu_35322_p1 = add_ln840_1338_fu_35316_p2;
[2025-10-13 21:23:41,152]       |                                   ^
[2025-10-13 21:23:41,152] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52115:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1339_fu_35326_p2' generates 2 bits.
[2025-10-13 21:23:41,152] 52115 | assign zext_ln840_248_fu_35332_p1 = add_ln840_1339_fu_35326_p2;
[2025-10-13 21:23:41,152]       |                                   ^
[2025-10-13 21:23:41,152] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52117:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1340_fu_35336_p2' generates 3 bits.
[2025-10-13 21:23:41,152] 52117 | assign zext_ln840_249_fu_35342_p1 = add_ln840_1340_fu_35336_p2;
[2025-10-13 21:23:41,152]       |                                   ^
[2025-10-13 21:23:41,152] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52119:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1054_fu_29750_p2' generates 2 bits.
[2025-10-13 21:23:41,152] 52119 | assign zext_ln840_24_fu_29756_p1 = add_ln840_1054_fu_29750_p2;
[2025-10-13 21:23:41,152]       |                                  ^
[2025-10-13 21:23:41,152] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52121:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1341_fu_35346_p2' generates 2 bits.
[2025-10-13 21:23:41,152] 52121 | assign zext_ln840_250_fu_35352_p1 = add_ln840_1341_fu_35346_p2;
[2025-10-13 21:23:41,152]       |                                   ^
[2025-10-13 21:23:41,152] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52123:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1342_fu_35356_p2' generates 2 bits.
[2025-10-13 21:23:41,152] 52123 | assign zext_ln840_251_fu_35362_p1 = add_ln840_1342_fu_35356_p2;
[2025-10-13 21:23:41,152]       |                                   ^
[2025-10-13 21:23:41,152] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52125:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1343_fu_35366_p2' generates 3 bits.
[2025-10-13 21:23:41,152] 52125 | assign zext_ln840_252_fu_35372_p1 = add_ln840_1343_fu_35366_p2;
[2025-10-13 21:23:41,152]       |                                   ^
[2025-10-13 21:23:41,152] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52127:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_358_fu_35528_p2' generates 1 bits.
[2025-10-13 21:23:41,152] 52127 | assign zext_ln840_253_fu_35534_p1 = icmp_ln1039_358_fu_35528_p2;
[2025-10-13 21:23:41,152]       |                                   ^
[2025-10-13 21:23:41,152] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52129:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1347_fu_35544_p2' generates 2 bits.
[2025-10-13 21:23:41,152] 52129 | assign zext_ln840_254_fu_35550_p1 = add_ln840_1347_fu_35544_p2;
[2025-10-13 21:23:41,152]       |                                   ^
[2025-10-13 21:23:41,152] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52131:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1348_fu_35554_p2' generates 2 bits.
[2025-10-13 21:23:41,152] 52131 | assign zext_ln840_255_fu_35560_p1 = add_ln840_1348_fu_35554_p2;
[2025-10-13 21:23:41,152]       |                                   ^
[2025-10-13 21:23:41,152] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52133:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1349_fu_35564_p2' generates 2 bits.
[2025-10-13 21:23:41,152] 52133 | assign zext_ln840_256_fu_35570_p1 = add_ln840_1349_fu_35564_p2;
[2025-10-13 21:23:41,152]       |                                   ^
[2025-10-13 21:23:41,152] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52135:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1351_fu_35580_p2' generates 3 bits.
[2025-10-13 21:23:41,152] 52135 | assign zext_ln840_257_fu_35586_p1 = add_ln840_1351_fu_35580_p2;
[2025-10-13 21:23:41,152]       |                                   ^
[2025-10-13 21:23:41,152] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52137:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1352_fu_35590_p2' generates 2 bits.
[2025-10-13 21:23:41,152] 52137 | assign zext_ln840_258_fu_35596_p1 = add_ln840_1352_fu_35590_p2;
[2025-10-13 21:23:41,152]       |                                   ^
[2025-10-13 21:23:41,152] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52139:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1353_fu_35600_p2' generates 2 bits.
[2025-10-13 21:23:41,152] 52139 | assign zext_ln840_259_fu_35606_p1 = add_ln840_1353_fu_35600_p2;
[2025-10-13 21:23:41,152]       |                                   ^
[2025-10-13 21:23:41,152] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52141:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1055_fu_29760_p2' generates 2 bits.
[2025-10-13 21:23:41,152] 52141 | assign zext_ln840_25_fu_29766_p1 = add_ln840_1055_fu_29760_p2;
[2025-10-13 21:23:41,152]       |                                  ^
[2025-10-13 21:23:41,152] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52143:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1354_fu_35610_p2' generates 3 bits.
[2025-10-13 21:23:41,152] 52143 | assign zext_ln840_260_fu_35616_p1 = add_ln840_1354_fu_35610_p2;
[2025-10-13 21:23:41,152]       |                                   ^
[2025-10-13 21:23:41,152] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52145:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1355_fu_35620_p2' generates 2 bits.
[2025-10-13 21:23:41,153] 52145 | assign zext_ln840_261_fu_35626_p1 = add_ln840_1355_fu_35620_p2;
[2025-10-13 21:23:41,153]       |                                   ^
[2025-10-13 21:23:41,153] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52147:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1356_fu_35630_p2' generates 2 bits.
[2025-10-13 21:23:41,153] 52147 | assign zext_ln840_262_fu_35636_p1 = add_ln840_1356_fu_35630_p2;
[2025-10-13 21:23:41,153]       |                                   ^
[2025-10-13 21:23:41,153] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52149:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1357_fu_35640_p2' generates 3 bits.
[2025-10-13 21:23:41,153] 52149 | assign zext_ln840_263_fu_35646_p1 = add_ln840_1357_fu_35640_p2;
[2025-10-13 21:23:41,153]       |                                   ^
[2025-10-13 21:23:41,153] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52151:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_373_fu_35802_p2' generates 1 bits.
[2025-10-13 21:23:41,153] 52151 | assign zext_ln840_264_fu_35808_p1 = icmp_ln1039_373_fu_35802_p2;
[2025-10-13 21:23:41,153]       |                                   ^
[2025-10-13 21:23:41,153] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52153:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1361_fu_35818_p2' generates 2 bits.
[2025-10-13 21:23:41,153] 52153 | assign zext_ln840_265_fu_35824_p1 = add_ln840_1361_fu_35818_p2;
[2025-10-13 21:23:41,153]       |                                   ^
[2025-10-13 21:23:41,153] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52155:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1362_fu_35828_p2' generates 2 bits.
[2025-10-13 21:23:41,153] 52155 | assign zext_ln840_266_fu_35834_p1 = add_ln840_1362_fu_35828_p2;
[2025-10-13 21:23:41,153]       |                                   ^
[2025-10-13 21:23:41,153] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52157:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1363_fu_35838_p2' generates 2 bits.
[2025-10-13 21:23:41,153] 52157 | assign zext_ln840_267_fu_35844_p1 = add_ln840_1363_fu_35838_p2;
[2025-10-13 21:23:41,153]       |                                   ^
[2025-10-13 21:23:41,153] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52159:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1365_fu_35854_p2' generates 3 bits.
[2025-10-13 21:23:41,153] 52159 | assign zext_ln840_268_fu_35860_p1 = add_ln840_1365_fu_35854_p2;
[2025-10-13 21:23:41,153]       |                                   ^
[2025-10-13 21:23:41,153] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52161:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1366_fu_35864_p2' generates 2 bits.
[2025-10-13 21:23:41,153] 52161 | assign zext_ln840_269_fu_35870_p1 = add_ln840_1366_fu_35864_p2;
[2025-10-13 21:23:41,153]       |                                   ^
[2025-10-13 21:23:41,153] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52163:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1057_fu_29776_p2' generates 3 bits.
[2025-10-13 21:23:41,153] 52163 | assign zext_ln840_26_fu_29782_p1 = add_ln840_1057_fu_29776_p2;
[2025-10-13 21:23:41,153]       |                                  ^
[2025-10-13 21:23:41,153] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52165:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1367_fu_35874_p2' generates 2 bits.
[2025-10-13 21:23:41,153] 52165 | assign zext_ln840_270_fu_35880_p1 = add_ln840_1367_fu_35874_p2;
[2025-10-13 21:23:41,153]       |                                   ^
[2025-10-13 21:23:41,153] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52167:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1368_fu_35884_p2' generates 3 bits.
[2025-10-13 21:23:41,153] 52167 | assign zext_ln840_271_fu_35890_p1 = add_ln840_1368_fu_35884_p2;
[2025-10-13 21:23:41,153]       |                                   ^
[2025-10-13 21:23:41,153] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52169:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1369_fu_35894_p2' generates 2 bits.
[2025-10-13 21:23:41,153] 52169 | assign zext_ln840_272_fu_35900_p1 = add_ln840_1369_fu_35894_p2;
[2025-10-13 21:23:41,153]       |                                   ^
[2025-10-13 21:23:41,153] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52171:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1370_fu_35904_p2' generates 2 bits.
[2025-10-13 21:23:41,153] 52171 | assign zext_ln840_273_fu_35910_p1 = add_ln840_1370_fu_35904_p2;
[2025-10-13 21:23:41,153]       |                                   ^
[2025-10-13 21:23:41,153] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52173:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1371_fu_35914_p2' generates 3 bits.
[2025-10-13 21:23:41,153] 52173 | assign zext_ln840_274_fu_35920_p1 = add_ln840_1371_fu_35914_p2;
[2025-10-13 21:23:41,153]       |                                   ^
[2025-10-13 21:23:41,153] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52175:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_388_fu_36096_p2' generates 1 bits.
[2025-10-13 21:23:41,153] 52175 | assign zext_ln840_275_fu_36102_p1 = icmp_ln1039_388_fu_36096_p2;
[2025-10-13 21:23:41,153]       |                                   ^
[2025-10-13 21:23:41,153] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52177:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1375_fu_36112_p2' generates 2 bits.
[2025-10-13 21:23:41,153] 52177 | assign zext_ln840_276_fu_36118_p1 = add_ln840_1375_fu_36112_p2;
[2025-10-13 21:23:41,153]       |                                   ^
[2025-10-13 21:23:41,153] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52179:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1376_fu_36122_p2' generates 2 bits.
[2025-10-13 21:23:41,153] 52179 | assign zext_ln840_277_fu_36128_p1 = add_ln840_1376_fu_36122_p2;
[2025-10-13 21:23:41,153]       |                                   ^
[2025-10-13 21:23:41,153] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52181:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1377_fu_36132_p2' generates 2 bits.
[2025-10-13 21:23:41,153] 52181 | assign zext_ln840_278_fu_36138_p1 = add_ln840_1377_fu_36132_p2;
[2025-10-13 21:23:41,153]       |                                   ^
[2025-10-13 21:23:41,153] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52183:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1379_fu_36148_p2' generates 3 bits.
[2025-10-13 21:23:41,153] 52183 | assign zext_ln840_279_fu_36154_p1 = add_ln840_1379_fu_36148_p2;
[2025-10-13 21:23:41,153]       |                                   ^
[2025-10-13 21:23:41,153] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52185:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1058_fu_29786_p2' generates 2 bits.
[2025-10-13 21:23:41,153] 52185 | assign zext_ln840_27_fu_29792_p1 = add_ln840_1058_fu_29786_p2;
[2025-10-13 21:23:41,153]       |                                  ^
[2025-10-13 21:23:41,153] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52187:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1380_fu_36158_p2' generates 2 bits.
[2025-10-13 21:23:41,153] 52187 | assign zext_ln840_280_fu_36164_p1 = add_ln840_1380_fu_36158_p2;
[2025-10-13 21:23:41,153]       |                                   ^
[2025-10-13 21:23:41,153] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52189:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1381_fu_36168_p2' generates 2 bits.
[2025-10-13 21:23:41,153] 52189 | assign zext_ln840_281_fu_36174_p1 = add_ln840_1381_fu_36168_p2;
[2025-10-13 21:23:41,153]       |                                   ^
[2025-10-13 21:23:41,153] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52191:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1382_fu_36178_p2' generates 3 bits.
[2025-10-13 21:23:41,153] 52191 | assign zext_ln840_282_fu_36184_p1 = add_ln840_1382_fu_36178_p2;
[2025-10-13 21:23:41,153]       |                                   ^
[2025-10-13 21:23:41,153] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52193:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1383_fu_36188_p2' generates 2 bits.
[2025-10-13 21:23:41,153] 52193 | assign zext_ln840_283_fu_36194_p1 = add_ln840_1383_fu_36188_p2;
[2025-10-13 21:23:41,153]       |                                   ^
[2025-10-13 21:23:41,153] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52195:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1384_fu_36198_p2' generates 2 bits.
[2025-10-13 21:23:41,153] 52195 | assign zext_ln840_284_fu_36204_p1 = add_ln840_1384_fu_36198_p2;
[2025-10-13 21:23:41,153]       |                                   ^
[2025-10-13 21:23:41,153] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52197:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1385_fu_36208_p2' generates 3 bits.
[2025-10-13 21:23:41,153] 52197 | assign zext_ln840_285_fu_36214_p1 = add_ln840_1385_fu_36208_p2;
[2025-10-13 21:23:41,153]       |                                   ^
[2025-10-13 21:23:41,153] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52199:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_403_fu_36370_p2' generates 1 bits.
[2025-10-13 21:23:41,153] 52199 | assign zext_ln840_286_fu_36376_p1 = icmp_ln1039_403_fu_36370_p2;
[2025-10-13 21:23:41,153]       |                                   ^
[2025-10-13 21:23:41,153] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52201:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1389_fu_36386_p2' generates 2 bits.
[2025-10-13 21:23:41,153] 52201 | assign zext_ln840_287_fu_36392_p1 = add_ln840_1389_fu_36386_p2;
[2025-10-13 21:23:41,153]       |                                   ^
[2025-10-13 21:23:41,153] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52203:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1390_fu_36396_p2' generates 2 bits.
[2025-10-13 21:23:41,153] 52203 | assign zext_ln840_288_fu_36402_p1 = add_ln840_1390_fu_36396_p2;
[2025-10-13 21:23:41,153]       |                                   ^
[2025-10-13 21:23:41,153] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52205:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1391_fu_36406_p2' generates 2 bits.
[2025-10-13 21:23:41,153] 52205 | assign zext_ln840_289_fu_36412_p1 = add_ln840_1391_fu_36406_p2;
[2025-10-13 21:23:41,153]       |                                   ^
[2025-10-13 21:23:41,153] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52207:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1059_fu_29796_p2' generates 2 bits.
[2025-10-13 21:23:41,153] 52207 | assign zext_ln840_28_fu_29802_p1 = add_ln840_1059_fu_29796_p2;
[2025-10-13 21:23:41,153]       |                                  ^
[2025-10-13 21:23:41,153] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52209:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1393_fu_36422_p2' generates 3 bits.
[2025-10-13 21:23:41,153] 52209 | assign zext_ln840_290_fu_36428_p1 = add_ln840_1393_fu_36422_p2;
[2025-10-13 21:23:41,153]       |                                   ^
[2025-10-13 21:23:41,153] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52211:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1394_fu_36432_p2' generates 2 bits.
[2025-10-13 21:23:41,153] 52211 | assign zext_ln840_291_fu_36438_p1 = add_ln840_1394_fu_36432_p2;
[2025-10-13 21:23:41,153]       |                                   ^
[2025-10-13 21:23:41,153] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52213:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1395_fu_36442_p2' generates 2 bits.
[2025-10-13 21:23:41,153] 52213 | assign zext_ln840_292_fu_36448_p1 = add_ln840_1395_fu_36442_p2;
[2025-10-13 21:23:41,153]       |                                   ^
[2025-10-13 21:23:41,153] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52215:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1396_fu_36452_p2' generates 3 bits.
[2025-10-13 21:23:41,153] 52215 | assign zext_ln840_293_fu_36458_p1 = add_ln840_1396_fu_36452_p2;
[2025-10-13 21:23:41,153]       |                                   ^
[2025-10-13 21:23:41,153] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52217:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1397_fu_36462_p2' generates 2 bits.
[2025-10-13 21:23:41,153] 52217 | assign zext_ln840_294_fu_36468_p1 = add_ln840_1397_fu_36462_p2;
[2025-10-13 21:23:41,153]       |                                   ^
[2025-10-13 21:23:41,153] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52219:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1398_fu_36472_p2' generates 2 bits.
[2025-10-13 21:23:41,153] 52219 | assign zext_ln840_295_fu_36478_p1 = add_ln840_1398_fu_36472_p2;
[2025-10-13 21:23:41,153]       |                                   ^
[2025-10-13 21:23:41,153] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52221:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1399_fu_36482_p2' generates 3 bits.
[2025-10-13 21:23:41,153] 52221 | assign zext_ln840_296_fu_36488_p1 = add_ln840_1399_fu_36482_p2;
[2025-10-13 21:23:41,153]       |                                   ^
[2025-10-13 21:23:41,153] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52223:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_418_fu_36654_p2' generates 1 bits.
[2025-10-13 21:23:41,154] 52223 | assign zext_ln840_297_fu_36660_p1 = icmp_ln1039_418_fu_36654_p2;
[2025-10-13 21:23:41,154]       |                                   ^
[2025-10-13 21:23:41,154] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52225:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1403_fu_36670_p2' generates 2 bits.
[2025-10-13 21:23:41,154] 52225 | assign zext_ln840_298_fu_36676_p1 = add_ln840_1403_fu_36670_p2;
[2025-10-13 21:23:41,154]       |                                   ^
[2025-10-13 21:23:41,154] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52227:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1404_fu_36680_p2' generates 2 bits.
[2025-10-13 21:23:41,154] 52227 | assign zext_ln840_299_fu_36686_p1 = add_ln840_1404_fu_36680_p2;
[2025-10-13 21:23:41,154]       |                                   ^
[2025-10-13 21:23:41,154] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52229:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1060_fu_29806_p2' generates 3 bits.
[2025-10-13 21:23:41,154] 52229 | assign zext_ln840_29_fu_29812_p1 = add_ln840_1060_fu_29806_p2;
[2025-10-13 21:23:41,154]       |                                  ^
[2025-10-13 21:23:41,154] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52231:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1026_fu_29202_p2' generates 2 bits.
[2025-10-13 21:23:41,154] 52231 | assign zext_ln840_2_fu_29208_p1 = add_ln840_1026_fu_29202_p2;
[2025-10-13 21:23:41,154]       |                                 ^
[2025-10-13 21:23:41,154] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52233:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1405_fu_36690_p2' generates 2 bits.
[2025-10-13 21:23:41,154] 52233 | assign zext_ln840_300_fu_36696_p1 = add_ln840_1405_fu_36690_p2;
[2025-10-13 21:23:41,154]       |                                   ^
[2025-10-13 21:23:41,154] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52235:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1407_fu_36706_p2' generates 3 bits.
[2025-10-13 21:23:41,154] 52235 | assign zext_ln840_301_fu_36712_p1 = add_ln840_1407_fu_36706_p2;
[2025-10-13 21:23:41,154]       |                                   ^
[2025-10-13 21:23:41,154] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52237:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1408_fu_36716_p2' generates 2 bits.
[2025-10-13 21:23:41,154] 52237 | assign zext_ln840_302_fu_36722_p1 = add_ln840_1408_fu_36716_p2;
[2025-10-13 21:23:41,154]       |                                   ^
[2025-10-13 21:23:41,154] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52239:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1409_fu_36726_p2' generates 2 bits.
[2025-10-13 21:23:41,154] 52239 | assign zext_ln840_303_fu_36732_p1 = add_ln840_1409_fu_36726_p2;
[2025-10-13 21:23:41,154]       |                                   ^
[2025-10-13 21:23:41,154] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52241:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1410_fu_36736_p2' generates 3 bits.
[2025-10-13 21:23:41,154] 52241 | assign zext_ln840_304_fu_36742_p1 = add_ln840_1410_fu_36736_p2;
[2025-10-13 21:23:41,154]       |                                   ^
[2025-10-13 21:23:41,154] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52243:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1411_fu_36746_p2' generates 2 bits.
[2025-10-13 21:23:41,154] 52243 | assign zext_ln840_305_fu_36752_p1 = add_ln840_1411_fu_36746_p2;
[2025-10-13 21:23:41,154]       |                                   ^
[2025-10-13 21:23:41,154] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52245:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1412_fu_36756_p2' generates 2 bits.
[2025-10-13 21:23:41,154] 52245 | assign zext_ln840_306_fu_36762_p1 = add_ln840_1412_fu_36756_p2;
[2025-10-13 21:23:41,154]       |                                   ^
[2025-10-13 21:23:41,154] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52247:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1413_fu_36766_p2' generates 3 bits.
[2025-10-13 21:23:41,154] 52247 | assign zext_ln840_307_fu_36772_p1 = add_ln840_1413_fu_36766_p2;
[2025-10-13 21:23:41,154]       |                                   ^
[2025-10-13 21:23:41,154] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52249:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_433_fu_36928_p2' generates 1 bits.
[2025-10-13 21:23:41,154] 52249 | assign zext_ln840_308_fu_36934_p1 = icmp_ln1039_433_fu_36928_p2;
[2025-10-13 21:23:41,154]       |                                   ^
[2025-10-13 21:23:41,154] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52251:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1417_fu_36944_p2' generates 2 bits.
[2025-10-13 21:23:41,154] 52251 | assign zext_ln840_309_fu_36950_p1 = add_ln840_1417_fu_36944_p2;
[2025-10-13 21:23:41,154]       |                                   ^
[2025-10-13 21:23:41,154] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52253:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1061_fu_29816_p2' generates 2 bits.
[2025-10-13 21:23:41,154] 52253 | assign zext_ln840_30_fu_29822_p1 = add_ln840_1061_fu_29816_p2;
[2025-10-13 21:23:41,154]       |                                  ^
[2025-10-13 21:23:41,154] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52255:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1418_fu_36954_p2' generates 2 bits.
[2025-10-13 21:23:41,154] 52255 | assign zext_ln840_310_fu_36960_p1 = add_ln840_1418_fu_36954_p2;
[2025-10-13 21:23:41,154]       |                                   ^
[2025-10-13 21:23:41,154] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52257:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1419_fu_36964_p2' generates 2 bits.
[2025-10-13 21:23:41,154] 52257 | assign zext_ln840_311_fu_36970_p1 = add_ln840_1419_fu_36964_p2;
[2025-10-13 21:23:41,154]       |                                   ^
[2025-10-13 21:23:41,154] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52259:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1421_fu_36980_p2' generates 3 bits.
[2025-10-13 21:23:41,154] 52259 | assign zext_ln840_312_fu_36986_p1 = add_ln840_1421_fu_36980_p2;
[2025-10-13 21:23:41,154]       |                                   ^
[2025-10-13 21:23:41,154] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52261:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1422_fu_36990_p2' generates 2 bits.
[2025-10-13 21:23:41,154] 52261 | assign zext_ln840_313_fu_36996_p1 = add_ln840_1422_fu_36990_p2;
[2025-10-13 21:23:41,154]       |                                   ^
[2025-10-13 21:23:41,154] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52263:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1423_fu_37000_p2' generates 2 bits.
[2025-10-13 21:23:41,154] 52263 | assign zext_ln840_314_fu_37006_p1 = add_ln840_1423_fu_37000_p2;
[2025-10-13 21:23:41,154]       |                                   ^
[2025-10-13 21:23:41,154] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52265:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1424_fu_37010_p2' generates 3 bits.
[2025-10-13 21:23:41,154] 52265 | assign zext_ln840_315_fu_37016_p1 = add_ln840_1424_fu_37010_p2;
[2025-10-13 21:23:41,154]       |                                   ^
[2025-10-13 21:23:41,154] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52267:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1425_fu_37020_p2' generates 2 bits.
[2025-10-13 21:23:41,154] 52267 | assign zext_ln840_316_fu_37026_p1 = add_ln840_1425_fu_37020_p2;
[2025-10-13 21:23:41,154]       |                                   ^
[2025-10-13 21:23:41,154] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52269:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1426_fu_37030_p2' generates 2 bits.
[2025-10-13 21:23:41,154] 52269 | assign zext_ln840_317_fu_37036_p1 = add_ln840_1426_fu_37030_p2;
[2025-10-13 21:23:41,154]       |                                   ^
[2025-10-13 21:23:41,154] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52271:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1427_fu_37040_p2' generates 3 bits.
[2025-10-13 21:23:41,154] 52271 | assign zext_ln840_318_fu_37046_p1 = add_ln840_1427_fu_37040_p2;
[2025-10-13 21:23:41,154]       |                                   ^
[2025-10-13 21:23:41,154] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52273:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_448_fu_37202_p2' generates 1 bits.
[2025-10-13 21:23:41,154] 52273 | assign zext_ln840_319_fu_37208_p1 = icmp_ln1039_448_fu_37202_p2;
[2025-10-13 21:23:41,154]       |                                   ^
[2025-10-13 21:23:41,154] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52275:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1062_fu_29826_p2' generates 2 bits.
[2025-10-13 21:23:41,154] 52275 | assign zext_ln840_31_fu_29832_p1 = add_ln840_1062_fu_29826_p2;
[2025-10-13 21:23:41,154]       |                                  ^
[2025-10-13 21:23:41,154] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52277:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1431_fu_37218_p2' generates 2 bits.
[2025-10-13 21:23:41,154] 52277 | assign zext_ln840_320_fu_37224_p1 = add_ln840_1431_fu_37218_p2;
[2025-10-13 21:23:41,154]       |                                   ^
[2025-10-13 21:23:41,154] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52279:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1432_fu_37228_p2' generates 2 bits.
[2025-10-13 21:23:41,154] 52279 | assign zext_ln840_321_fu_37234_p1 = add_ln840_1432_fu_37228_p2;
[2025-10-13 21:23:41,154]       |                                   ^
[2025-10-13 21:23:41,154] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52281:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1433_fu_37238_p2' generates 2 bits.
[2025-10-13 21:23:41,154] 52281 | assign zext_ln840_322_fu_37244_p1 = add_ln840_1433_fu_37238_p2;
[2025-10-13 21:23:41,154]       |                                   ^
[2025-10-13 21:23:41,154] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52283:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1435_fu_37254_p2' generates 3 bits.
[2025-10-13 21:23:41,154] 52283 | assign zext_ln840_323_fu_37260_p1 = add_ln840_1435_fu_37254_p2;
[2025-10-13 21:23:41,154]       |                                   ^
[2025-10-13 21:23:41,154] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52285:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1436_fu_37264_p2' generates 2 bits.
[2025-10-13 21:23:41,154] 52285 | assign zext_ln840_324_fu_37270_p1 = add_ln840_1436_fu_37264_p2;
[2025-10-13 21:23:41,154]       |                                   ^
[2025-10-13 21:23:41,154] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52287:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1437_fu_37274_p2' generates 2 bits.
[2025-10-13 21:23:41,154] 52287 | assign zext_ln840_325_fu_37280_p1 = add_ln840_1437_fu_37274_p2;
[2025-10-13 21:23:41,154]       |                                   ^
[2025-10-13 21:23:41,154] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52289:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1438_fu_37284_p2' generates 3 bits.
[2025-10-13 21:23:41,154] 52289 | assign zext_ln840_326_fu_37290_p1 = add_ln840_1438_fu_37284_p2;
[2025-10-13 21:23:41,154]       |                                   ^
[2025-10-13 21:23:41,154] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52291:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1439_fu_37294_p2' generates 2 bits.
[2025-10-13 21:23:41,154] 52291 | assign zext_ln840_327_fu_37300_p1 = add_ln840_1439_fu_37294_p2;
[2025-10-13 21:23:41,154]       |                                   ^
[2025-10-13 21:23:41,154] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52293:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1440_fu_37304_p2' generates 2 bits.
[2025-10-13 21:23:41,154] 52293 | assign zext_ln840_328_fu_37310_p1 = add_ln840_1440_fu_37304_p2;
[2025-10-13 21:23:41,154]       |                                   ^
[2025-10-13 21:23:41,154] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52295:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1441_fu_37314_p2' generates 3 bits.
[2025-10-13 21:23:41,154] 52295 | assign zext_ln840_329_fu_37320_p1 = add_ln840_1441_fu_37314_p2;
[2025-10-13 21:23:41,154]       |                                   ^
[2025-10-13 21:23:41,154] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52297:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1063_fu_29836_p2' generates 3 bits.
[2025-10-13 21:23:41,154] 52297 | assign zext_ln840_32_fu_29842_p1 = add_ln840_1063_fu_29836_p2;
[2025-10-13 21:23:41,154]       |                                  ^
[2025-10-13 21:23:41,155] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52299:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_463_fu_37486_p2' generates 1 bits.
[2025-10-13 21:23:41,155] 52299 | assign zext_ln840_330_fu_37492_p1 = icmp_ln1039_463_fu_37486_p2;
[2025-10-13 21:23:41,155]       |                                   ^
[2025-10-13 21:23:41,155] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52301:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1445_fu_37502_p2' generates 2 bits.
[2025-10-13 21:23:41,155] 52301 | assign zext_ln840_331_fu_37508_p1 = add_ln840_1445_fu_37502_p2;
[2025-10-13 21:23:41,155]       |                                   ^
[2025-10-13 21:23:41,155] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52303:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1446_fu_37512_p2' generates 2 bits.
[2025-10-13 21:23:41,155] 52303 | assign zext_ln840_332_fu_37518_p1 = add_ln840_1446_fu_37512_p2;
[2025-10-13 21:23:41,155]       |                                   ^
[2025-10-13 21:23:41,155] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52305:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1447_fu_37522_p2' generates 2 bits.
[2025-10-13 21:23:41,155] 52305 | assign zext_ln840_333_fu_37528_p1 = add_ln840_1447_fu_37522_p2;
[2025-10-13 21:23:41,155]       |                                   ^
[2025-10-13 21:23:41,155] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52307:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1449_fu_37538_p2' generates 3 bits.
[2025-10-13 21:23:41,155] 52307 | assign zext_ln840_334_fu_37544_p1 = add_ln840_1449_fu_37538_p2;
[2025-10-13 21:23:41,155]       |                                   ^
[2025-10-13 21:23:41,155] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52309:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1450_fu_37548_p2' generates 2 bits.
[2025-10-13 21:23:41,155] 52309 | assign zext_ln840_335_fu_37554_p1 = add_ln840_1450_fu_37548_p2;
[2025-10-13 21:23:41,155]       |                                   ^
[2025-10-13 21:23:41,155] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52311:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1451_fu_37558_p2' generates 2 bits.
[2025-10-13 21:23:41,155] 52311 | assign zext_ln840_336_fu_37564_p1 = add_ln840_1451_fu_37558_p2;
[2025-10-13 21:23:41,155]       |                                   ^
[2025-10-13 21:23:41,155] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52313:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1452_fu_37568_p2' generates 3 bits.
[2025-10-13 21:23:41,155] 52313 | assign zext_ln840_337_fu_37574_p1 = add_ln840_1452_fu_37568_p2;
[2025-10-13 21:23:41,155]       |                                   ^
[2025-10-13 21:23:41,155] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52315:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1453_fu_37578_p2' generates 2 bits.
[2025-10-13 21:23:41,155] 52315 | assign zext_ln840_338_fu_37584_p1 = add_ln840_1453_fu_37578_p2;
[2025-10-13 21:23:41,155]       |                                   ^
[2025-10-13 21:23:41,155] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52317:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1454_fu_37588_p2' generates 2 bits.
[2025-10-13 21:23:41,155] 52317 | assign zext_ln840_339_fu_37594_p1 = add_ln840_1454_fu_37588_p2;
[2025-10-13 21:23:41,155]       |                                   ^
[2025-10-13 21:23:41,155] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52319:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_58_fu_30008_p2' generates 1 bits.
[2025-10-13 21:23:41,155] 52319 | assign zext_ln840_33_fu_30014_p1 = icmp_ln1039_58_fu_30008_p2;
[2025-10-13 21:23:41,155]       |                                  ^
[2025-10-13 21:23:41,155] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52321:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1455_fu_37598_p2' generates 3 bits.
[2025-10-13 21:23:41,155] 52321 | assign zext_ln840_340_fu_37604_p1 = add_ln840_1455_fu_37598_p2;
[2025-10-13 21:23:41,155]       |                                   ^
[2025-10-13 21:23:41,155] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52323:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_478_fu_37760_p2' generates 1 bits.
[2025-10-13 21:23:41,155] 52323 | assign zext_ln840_341_fu_37766_p1 = icmp_ln1039_478_fu_37760_p2;
[2025-10-13 21:23:41,155]       |                                   ^
[2025-10-13 21:23:41,155] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52325:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1459_fu_37776_p2' generates 2 bits.
[2025-10-13 21:23:41,155] 52325 | assign zext_ln840_342_fu_37782_p1 = add_ln840_1459_fu_37776_p2;
[2025-10-13 21:23:41,155]       |                                   ^
[2025-10-13 21:23:41,155] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52327:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1460_fu_37786_p2' generates 2 bits.
[2025-10-13 21:23:41,155] 52327 | assign zext_ln840_343_fu_37792_p1 = add_ln840_1460_fu_37786_p2;
[2025-10-13 21:23:41,155]       |                                   ^
[2025-10-13 21:23:41,155] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52329:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1461_fu_37796_p2' generates 2 bits.
[2025-10-13 21:23:41,155] 52329 | assign zext_ln840_344_fu_37802_p1 = add_ln840_1461_fu_37796_p2;
[2025-10-13 21:23:41,155]       |                                   ^
[2025-10-13 21:23:41,155] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52331:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1463_fu_37812_p2' generates 3 bits.
[2025-10-13 21:23:41,155] 52331 | assign zext_ln840_345_fu_37818_p1 = add_ln840_1463_fu_37812_p2;
[2025-10-13 21:23:41,155]       |                                   ^
[2025-10-13 21:23:41,155] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52333:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1464_fu_37822_p2' generates 2 bits.
[2025-10-13 21:23:41,155] 52333 | assign zext_ln840_346_fu_37828_p1 = add_ln840_1464_fu_37822_p2;
[2025-10-13 21:23:41,155]       |                                   ^
[2025-10-13 21:23:41,155] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52335:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1465_fu_37832_p2' generates 2 bits.
[2025-10-13 21:23:41,155] 52335 | assign zext_ln840_347_fu_37838_p1 = add_ln840_1465_fu_37832_p2;
[2025-10-13 21:23:41,155]       |                                   ^
[2025-10-13 21:23:41,155] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52337:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1466_fu_37842_p2' generates 3 bits.
[2025-10-13 21:23:41,155] 52337 | assign zext_ln840_348_fu_37848_p1 = add_ln840_1466_fu_37842_p2;
[2025-10-13 21:23:41,155]       |                                   ^
[2025-10-13 21:23:41,155] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52339:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1467_fu_37852_p2' generates 2 bits.
[2025-10-13 21:23:41,155] 52339 | assign zext_ln840_349_fu_37858_p1 = add_ln840_1467_fu_37852_p2;
[2025-10-13 21:23:41,155]       |                                   ^
[2025-10-13 21:23:41,155] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52341:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1067_fu_30024_p2' generates 2 bits.
[2025-10-13 21:23:41,155] 52341 | assign zext_ln840_34_fu_30030_p1 = add_ln840_1067_fu_30024_p2;
[2025-10-13 21:23:41,155]       |                                  ^
[2025-10-13 21:23:41,155] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52343:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1468_fu_37862_p2' generates 2 bits.
[2025-10-13 21:23:41,155] 52343 | assign zext_ln840_350_fu_37868_p1 = add_ln840_1468_fu_37862_p2;
[2025-10-13 21:23:41,155]       |                                   ^
[2025-10-13 21:23:41,155] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52345:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1469_fu_37872_p2' generates 3 bits.
[2025-10-13 21:23:41,155] 52345 | assign zext_ln840_351_fu_37878_p1 = add_ln840_1469_fu_37872_p2;
[2025-10-13 21:23:41,155]       |                                   ^
[2025-10-13 21:23:41,155] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52347:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_493_fu_38034_p2' generates 1 bits.
[2025-10-13 21:23:41,155] 52347 | assign zext_ln840_352_fu_38040_p1 = icmp_ln1039_493_fu_38034_p2;
[2025-10-13 21:23:41,155]       |                                   ^
[2025-10-13 21:23:41,155] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52349:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1473_fu_38050_p2' generates 2 bits.
[2025-10-13 21:23:41,155] 52349 | assign zext_ln840_353_fu_38056_p1 = add_ln840_1473_fu_38050_p2;
[2025-10-13 21:23:41,155]       |                                   ^
[2025-10-13 21:23:41,155] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52351:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1474_fu_38060_p2' generates 2 bits.
[2025-10-13 21:23:41,155] 52351 | assign zext_ln840_354_fu_38066_p1 = add_ln840_1474_fu_38060_p2;
[2025-10-13 21:23:41,155]       |                                   ^
[2025-10-13 21:23:41,155] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52353:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1475_fu_38070_p2' generates 2 bits.
[2025-10-13 21:23:41,155] 52353 | assign zext_ln840_355_fu_38076_p1 = add_ln840_1475_fu_38070_p2;
[2025-10-13 21:23:41,155]       |                                   ^
[2025-10-13 21:23:41,155] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52355:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1477_fu_38086_p2' generates 3 bits.
[2025-10-13 21:23:41,155] 52355 | assign zext_ln840_356_fu_38092_p1 = add_ln840_1477_fu_38086_p2;
[2025-10-13 21:23:41,155]       |                                   ^
[2025-10-13 21:23:41,155] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52357:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1478_fu_38096_p2' generates 2 bits.
[2025-10-13 21:23:41,155] 52357 | assign zext_ln840_357_fu_38102_p1 = add_ln840_1478_fu_38096_p2;
[2025-10-13 21:23:41,155]       |                                   ^
[2025-10-13 21:23:41,155] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52359:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1479_fu_38106_p2' generates 2 bits.
[2025-10-13 21:23:41,155] 52359 | assign zext_ln840_358_fu_38112_p1 = add_ln840_1479_fu_38106_p2;
[2025-10-13 21:23:41,155]       |                                   ^
[2025-10-13 21:23:41,155] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52361:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1480_fu_38116_p2' generates 3 bits.
[2025-10-13 21:23:41,155] 52361 | assign zext_ln840_359_fu_38122_p1 = add_ln840_1480_fu_38116_p2;
[2025-10-13 21:23:41,155]       |                                   ^
[2025-10-13 21:23:41,155] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52363:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1068_fu_30034_p2' generates 2 bits.
[2025-10-13 21:23:41,155] 52363 | assign zext_ln840_35_fu_30040_p1 = add_ln840_1068_fu_30034_p2;
[2025-10-13 21:23:41,155]       |                                  ^
[2025-10-13 21:23:41,155] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52365:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1481_fu_38126_p2' generates 2 bits.
[2025-10-13 21:23:41,155] 52365 | assign zext_ln840_360_fu_38132_p1 = add_ln840_1481_fu_38126_p2;
[2025-10-13 21:23:41,155]       |                                   ^
[2025-10-13 21:23:41,155] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52367:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1482_fu_38136_p2' generates 2 bits.
[2025-10-13 21:23:41,155] 52367 | assign zext_ln840_361_fu_38142_p1 = add_ln840_1482_fu_38136_p2;
[2025-10-13 21:23:41,155]       |                                   ^
[2025-10-13 21:23:41,155] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52369:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1483_fu_38146_p2' generates 3 bits.
[2025-10-13 21:23:41,155] 52369 | assign zext_ln840_362_fu_38152_p1 = add_ln840_1483_fu_38146_p2;
[2025-10-13 21:23:41,155]       |                                   ^
[2025-10-13 21:23:41,155] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52371:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_508_fu_38308_p2' generates 1 bits.
[2025-10-13 21:23:41,155] 52371 | assign zext_ln840_363_fu_38314_p1 = icmp_ln1039_508_fu_38308_p2;
[2025-10-13 21:23:41,155]       |                                   ^
[2025-10-13 21:23:41,155] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52373:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1487_fu_38324_p2' generates 2 bits.
[2025-10-13 21:23:41,155] 52373 | assign zext_ln840_364_fu_38330_p1 = add_ln840_1487_fu_38324_p2;
[2025-10-13 21:23:41,156]       |                                   ^
[2025-10-13 21:23:41,156] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52375:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1488_fu_38334_p2' generates 2 bits.
[2025-10-13 21:23:41,156] 52375 | assign zext_ln840_365_fu_38340_p1 = add_ln840_1488_fu_38334_p2;
[2025-10-13 21:23:41,156]       |                                   ^
[2025-10-13 21:23:41,156] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52377:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1489_fu_38344_p2' generates 2 bits.
[2025-10-13 21:23:41,156] 52377 | assign zext_ln840_366_fu_38350_p1 = add_ln840_1489_fu_38344_p2;
[2025-10-13 21:23:41,156]       |                                   ^
[2025-10-13 21:23:41,156] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52379:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1491_fu_38360_p2' generates 3 bits.
[2025-10-13 21:23:41,156] 52379 | assign zext_ln840_367_fu_38366_p1 = add_ln840_1491_fu_38360_p2;
[2025-10-13 21:23:41,156]       |                                   ^
[2025-10-13 21:23:41,156] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52381:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1492_fu_38370_p2' generates 2 bits.
[2025-10-13 21:23:41,156] 52381 | assign zext_ln840_368_fu_38376_p1 = add_ln840_1492_fu_38370_p2;
[2025-10-13 21:23:41,156]       |                                   ^
[2025-10-13 21:23:41,156] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52383:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1493_fu_38380_p2' generates 2 bits.
[2025-10-13 21:23:41,156] 52383 | assign zext_ln840_369_fu_38386_p1 = add_ln840_1493_fu_38380_p2;
[2025-10-13 21:23:41,156]       |                                   ^
[2025-10-13 21:23:41,156] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52385:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1069_fu_30044_p2' generates 2 bits.
[2025-10-13 21:23:41,156] 52385 | assign zext_ln840_36_fu_30050_p1 = add_ln840_1069_fu_30044_p2;
[2025-10-13 21:23:41,156]       |                                  ^
[2025-10-13 21:23:41,156] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52387:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1494_fu_38390_p2' generates 3 bits.
[2025-10-13 21:23:41,156] 52387 | assign zext_ln840_370_fu_38396_p1 = add_ln840_1494_fu_38390_p2;
[2025-10-13 21:23:41,156]       |                                   ^
[2025-10-13 21:23:41,156] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52389:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1495_fu_38400_p2' generates 2 bits.
[2025-10-13 21:23:41,156] 52389 | assign zext_ln840_371_fu_38406_p1 = add_ln840_1495_fu_38400_p2;
[2025-10-13 21:23:41,156]       |                                   ^
[2025-10-13 21:23:41,156] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52391:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1496_fu_38410_p2' generates 2 bits.
[2025-10-13 21:23:41,156] 52391 | assign zext_ln840_372_fu_38416_p1 = add_ln840_1496_fu_38410_p2;
[2025-10-13 21:23:41,156]       |                                   ^
[2025-10-13 21:23:41,156] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52393:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1497_fu_38420_p2' generates 3 bits.
[2025-10-13 21:23:41,156] 52393 | assign zext_ln840_373_fu_38426_p1 = add_ln840_1497_fu_38420_p2;
[2025-10-13 21:23:41,156]       |                                   ^
[2025-10-13 21:23:41,156] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52395:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_523_fu_38582_p2' generates 1 bits.
[2025-10-13 21:23:41,156] 52395 | assign zext_ln840_374_fu_38588_p1 = icmp_ln1039_523_fu_38582_p2;
[2025-10-13 21:23:41,156]       |                                   ^
[2025-10-13 21:23:41,156] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52397:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1501_fu_38598_p2' generates 2 bits.
[2025-10-13 21:23:41,156] 52397 | assign zext_ln840_375_fu_38604_p1 = add_ln840_1501_fu_38598_p2;
[2025-10-13 21:23:41,156]       |                                   ^
[2025-10-13 21:23:41,156] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52399:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1502_fu_38608_p2' generates 2 bits.
[2025-10-13 21:23:41,156] 52399 | assign zext_ln840_376_fu_38614_p1 = add_ln840_1502_fu_38608_p2;
[2025-10-13 21:23:41,156]       |                                   ^
[2025-10-13 21:23:41,156] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52401:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1503_fu_38618_p2' generates 2 bits.
[2025-10-13 21:23:41,156] 52401 | assign zext_ln840_377_fu_38624_p1 = add_ln840_1503_fu_38618_p2;
[2025-10-13 21:23:41,156]       |                                   ^
[2025-10-13 21:23:41,156] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52403:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1505_fu_38634_p2' generates 3 bits.
[2025-10-13 21:23:41,156] 52403 | assign zext_ln840_378_fu_38640_p1 = add_ln840_1505_fu_38634_p2;
[2025-10-13 21:23:41,156]       |                                   ^
[2025-10-13 21:23:41,156] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52405:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1506_fu_38644_p2' generates 2 bits.
[2025-10-13 21:23:41,156] 52405 | assign zext_ln840_379_fu_38650_p1 = add_ln840_1506_fu_38644_p2;
[2025-10-13 21:23:41,156]       |                                   ^
[2025-10-13 21:23:41,156] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52407:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1071_fu_30060_p2' generates 3 bits.
[2025-10-13 21:23:41,156] 52407 | assign zext_ln840_37_fu_30066_p1 = add_ln840_1071_fu_30060_p2;
[2025-10-13 21:23:41,156]       |                                  ^
[2025-10-13 21:23:41,156] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52409:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1507_fu_38654_p2' generates 2 bits.
[2025-10-13 21:23:41,156] 52409 | assign zext_ln840_380_fu_38660_p1 = add_ln840_1507_fu_38654_p2;
[2025-10-13 21:23:41,156]       |                                   ^
[2025-10-13 21:23:41,156] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52411:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1508_fu_38664_p2' generates 3 bits.
[2025-10-13 21:23:41,156] 52411 | assign zext_ln840_381_fu_38670_p1 = add_ln840_1508_fu_38664_p2;
[2025-10-13 21:23:41,156]       |                                   ^
[2025-10-13 21:23:41,156] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52413:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1509_fu_38674_p2' generates 2 bits.
[2025-10-13 21:23:41,156] 52413 | assign zext_ln840_382_fu_38680_p1 = add_ln840_1509_fu_38674_p2;
[2025-10-13 21:23:41,156]       |                                   ^
[2025-10-13 21:23:41,156] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52415:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1510_fu_38684_p2' generates 2 bits.
[2025-10-13 21:23:41,156] 52415 | assign zext_ln840_383_fu_38690_p1 = add_ln840_1510_fu_38684_p2;
[2025-10-13 21:23:41,156]       |                                   ^
[2025-10-13 21:23:41,156] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52417:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1511_fu_38694_p2' generates 3 bits.
[2025-10-13 21:23:41,156] 52417 | assign zext_ln840_384_fu_38700_p1 = add_ln840_1511_fu_38694_p2;
[2025-10-13 21:23:41,156]       |                                   ^
[2025-10-13 21:23:41,156] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52419:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_538_fu_38876_p2' generates 1 bits.
[2025-10-13 21:23:41,156] 52419 | assign zext_ln840_385_fu_38882_p1 = icmp_ln1039_538_fu_38876_p2;
[2025-10-13 21:23:41,156]       |                                   ^
[2025-10-13 21:23:41,156] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52421:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1515_fu_38892_p2' generates 2 bits.
[2025-10-13 21:23:41,156] 52421 | assign zext_ln840_386_fu_38898_p1 = add_ln840_1515_fu_38892_p2;
[2025-10-13 21:23:41,156]       |                                   ^
[2025-10-13 21:23:41,156] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52423:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1516_fu_38902_p2' generates 2 bits.
[2025-10-13 21:23:41,156] 52423 | assign zext_ln840_387_fu_38908_p1 = add_ln840_1516_fu_38902_p2;
[2025-10-13 21:23:41,156]       |                                   ^
[2025-10-13 21:23:41,156] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52425:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1517_fu_38912_p2' generates 2 bits.
[2025-10-13 21:23:41,156] 52425 | assign zext_ln840_388_fu_38918_p1 = add_ln840_1517_fu_38912_p2;
[2025-10-13 21:23:41,156]       |                                   ^
[2025-10-13 21:23:41,156] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52427:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1519_fu_38928_p2' generates 3 bits.
[2025-10-13 21:23:41,156] 52427 | assign zext_ln840_389_fu_38934_p1 = add_ln840_1519_fu_38928_p2;
[2025-10-13 21:23:41,156]       |                                   ^
[2025-10-13 21:23:41,156] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52429:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1072_fu_30070_p2' generates 2 bits.
[2025-10-13 21:23:41,156] 52429 | assign zext_ln840_38_fu_30076_p1 = add_ln840_1072_fu_30070_p2;
[2025-10-13 21:23:41,156]       |                                  ^
[2025-10-13 21:23:41,156] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52431:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1520_fu_38938_p2' generates 2 bits.
[2025-10-13 21:23:41,156] 52431 | assign zext_ln840_390_fu_38944_p1 = add_ln840_1520_fu_38938_p2;
[2025-10-13 21:23:41,156]       |                                   ^
[2025-10-13 21:23:41,156] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52433:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1521_fu_38948_p2' generates 2 bits.
[2025-10-13 21:23:41,156] 52433 | assign zext_ln840_391_fu_38954_p1 = add_ln840_1521_fu_38948_p2;
[2025-10-13 21:23:41,156]       |                                   ^
[2025-10-13 21:23:41,156] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52435:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1522_fu_38958_p2' generates 3 bits.
[2025-10-13 21:23:41,156] 52435 | assign zext_ln840_392_fu_38964_p1 = add_ln840_1522_fu_38958_p2;
[2025-10-13 21:23:41,156]       |                                   ^
[2025-10-13 21:23:41,156] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52437:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1523_fu_38968_p2' generates 2 bits.
[2025-10-13 21:23:41,156] 52437 | assign zext_ln840_393_fu_38974_p1 = add_ln840_1523_fu_38968_p2;
[2025-10-13 21:23:41,156]       |                                   ^
[2025-10-13 21:23:41,156] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52439:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1524_fu_38978_p2' generates 2 bits.
[2025-10-13 21:23:41,156] 52439 | assign zext_ln840_394_fu_38984_p1 = add_ln840_1524_fu_38978_p2;
[2025-10-13 21:23:41,156]       |                                   ^
[2025-10-13 21:23:41,156] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52441:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1525_fu_38988_p2' generates 3 bits.
[2025-10-13 21:23:41,156] 52441 | assign zext_ln840_395_fu_38994_p1 = add_ln840_1525_fu_38988_p2;
[2025-10-13 21:23:41,156]       |                                   ^
[2025-10-13 21:23:41,156] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52443:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_553_fu_39160_p2' generates 1 bits.
[2025-10-13 21:23:41,156] 52443 | assign zext_ln840_396_fu_39166_p1 = icmp_ln1039_553_fu_39160_p2;
[2025-10-13 21:23:41,156]       |                                   ^
[2025-10-13 21:23:41,156] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52445:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1529_fu_39176_p2' generates 2 bits.
[2025-10-13 21:23:41,156] 52445 | assign zext_ln840_397_fu_39182_p1 = add_ln840_1529_fu_39176_p2;
[2025-10-13 21:23:41,156]       |                                   ^
[2025-10-13 21:23:41,156] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52447:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1530_fu_39186_p2' generates 2 bits.
[2025-10-13 21:23:41,156] 52447 | assign zext_ln840_398_fu_39192_p1 = add_ln840_1530_fu_39186_p2;
[2025-10-13 21:23:41,156]       |                                   ^
[2025-10-13 21:23:41,156] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52449:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1531_fu_39196_p2' generates 2 bits.
[2025-10-13 21:23:41,156] 52449 | assign zext_ln840_399_fu_39202_p1 = add_ln840_1531_fu_39196_p2;
[2025-10-13 21:23:41,156]       |                                   ^
[2025-10-13 21:23:41,157] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52451:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1073_fu_30080_p2' generates 2 bits.
[2025-10-13 21:23:41,157] 52451 | assign zext_ln840_39_fu_30086_p1 = add_ln840_1073_fu_30080_p2;
[2025-10-13 21:23:41,157]       |                                  ^
[2025-10-13 21:23:41,157] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52453:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1027_fu_29212_p2' generates 2 bits.
[2025-10-13 21:23:41,157] 52453 | assign zext_ln840_3_fu_29218_p1 = add_ln840_1027_fu_29212_p2;
[2025-10-13 21:23:41,157]       |                                 ^
[2025-10-13 21:23:41,157] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52455:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1533_fu_39212_p2' generates 3 bits.
[2025-10-13 21:23:41,157] 52455 | assign zext_ln840_400_fu_39218_p1 = add_ln840_1533_fu_39212_p2;
[2025-10-13 21:23:41,157]       |                                   ^
[2025-10-13 21:23:41,157] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52457:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1534_fu_39222_p2' generates 2 bits.
[2025-10-13 21:23:41,157] 52457 | assign zext_ln840_401_fu_39228_p1 = add_ln840_1534_fu_39222_p2;
[2025-10-13 21:23:41,157]       |                                   ^
[2025-10-13 21:23:41,157] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52459:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1535_fu_39232_p2' generates 2 bits.
[2025-10-13 21:23:41,157] 52459 | assign zext_ln840_402_fu_39238_p1 = add_ln840_1535_fu_39232_p2;
[2025-10-13 21:23:41,157]       |                                   ^
[2025-10-13 21:23:41,157] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52461:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1536_fu_39242_p2' generates 3 bits.
[2025-10-13 21:23:41,157] 52461 | assign zext_ln840_403_fu_39248_p1 = add_ln840_1536_fu_39242_p2;
[2025-10-13 21:23:41,157]       |                                   ^
[2025-10-13 21:23:41,157] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52463:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1537_fu_39252_p2' generates 2 bits.
[2025-10-13 21:23:41,157] 52463 | assign zext_ln840_404_fu_39258_p1 = add_ln840_1537_fu_39252_p2;
[2025-10-13 21:23:41,157]       |                                   ^
[2025-10-13 21:23:41,157] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52465:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1538_fu_39262_p2' generates 2 bits.
[2025-10-13 21:23:41,157] 52465 | assign zext_ln840_405_fu_39268_p1 = add_ln840_1538_fu_39262_p2;
[2025-10-13 21:23:41,157]       |                                   ^
[2025-10-13 21:23:41,157] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52467:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1539_fu_39272_p2' generates 3 bits.
[2025-10-13 21:23:41,157] 52467 | assign zext_ln840_406_fu_39278_p1 = add_ln840_1539_fu_39272_p2;
[2025-10-13 21:23:41,157]       |                                   ^
[2025-10-13 21:23:41,157] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52469:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_568_fu_39434_p2' generates 1 bits.
[2025-10-13 21:23:41,157] 52469 | assign zext_ln840_407_fu_39440_p1 = icmp_ln1039_568_fu_39434_p2;
[2025-10-13 21:23:41,157]       |                                   ^
[2025-10-13 21:23:41,157] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52471:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1543_fu_39450_p2' generates 2 bits.
[2025-10-13 21:23:41,157] 52471 | assign zext_ln840_408_fu_39456_p1 = add_ln840_1543_fu_39450_p2;
[2025-10-13 21:23:41,157]       |                                   ^
[2025-10-13 21:23:41,157] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52473:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1544_fu_39460_p2' generates 2 bits.
[2025-10-13 21:23:41,157] 52473 | assign zext_ln840_409_fu_39466_p1 = add_ln840_1544_fu_39460_p2;
[2025-10-13 21:23:41,157]       |                                   ^
[2025-10-13 21:23:41,157] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52475:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1074_fu_30090_p2' generates 3 bits.
[2025-10-13 21:23:41,157] 52475 | assign zext_ln840_40_fu_30096_p1 = add_ln840_1074_fu_30090_p2;
[2025-10-13 21:23:41,157]       |                                  ^
[2025-10-13 21:23:41,157] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52477:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1545_fu_39470_p2' generates 2 bits.
[2025-10-13 21:23:41,157] 52477 | assign zext_ln840_410_fu_39476_p1 = add_ln840_1545_fu_39470_p2;
[2025-10-13 21:23:41,157]       |                                   ^
[2025-10-13 21:23:41,157] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52479:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1547_fu_39486_p2' generates 3 bits.
[2025-10-13 21:23:41,157] 52479 | assign zext_ln840_411_fu_39492_p1 = add_ln840_1547_fu_39486_p2;
[2025-10-13 21:23:41,157]       |                                   ^
[2025-10-13 21:23:41,157] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52481:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1548_fu_39496_p2' generates 2 bits.
[2025-10-13 21:23:41,157] 52481 | assign zext_ln840_412_fu_39502_p1 = add_ln840_1548_fu_39496_p2;
[2025-10-13 21:23:41,157]       |                                   ^
[2025-10-13 21:23:41,157] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52483:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1549_fu_39506_p2' generates 2 bits.
[2025-10-13 21:23:41,157] 52483 | assign zext_ln840_413_fu_39512_p1 = add_ln840_1549_fu_39506_p2;
[2025-10-13 21:23:41,157]       |                                   ^
[2025-10-13 21:23:41,157] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52485:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1550_fu_39516_p2' generates 3 bits.
[2025-10-13 21:23:41,157] 52485 | assign zext_ln840_414_fu_39522_p1 = add_ln840_1550_fu_39516_p2;
[2025-10-13 21:23:41,157]       |                                   ^
[2025-10-13 21:23:41,157] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52487:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1551_fu_39526_p2' generates 2 bits.
[2025-10-13 21:23:41,157] 52487 | assign zext_ln840_415_fu_39532_p1 = add_ln840_1551_fu_39526_p2;
[2025-10-13 21:23:41,157]       |                                   ^
[2025-10-13 21:23:41,157] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52489:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1552_fu_39536_p2' generates 2 bits.
[2025-10-13 21:23:41,157] 52489 | assign zext_ln840_416_fu_39542_p1 = add_ln840_1552_fu_39536_p2;
[2025-10-13 21:23:41,157]       |                                   ^
[2025-10-13 21:23:41,157] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52491:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1553_fu_39546_p2' generates 3 bits.
[2025-10-13 21:23:41,157] 52491 | assign zext_ln840_417_fu_39552_p1 = add_ln840_1553_fu_39546_p2;
[2025-10-13 21:23:41,157]       |                                   ^
[2025-10-13 21:23:41,157] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52493:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_583_fu_39708_p2' generates 1 bits.
[2025-10-13 21:23:41,157] 52493 | assign zext_ln840_418_fu_39714_p1 = icmp_ln1039_583_fu_39708_p2;
[2025-10-13 21:23:41,157]       |                                   ^
[2025-10-13 21:23:41,157] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52495:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1557_fu_39724_p2' generates 2 bits.
[2025-10-13 21:23:41,157] 52495 | assign zext_ln840_419_fu_39730_p1 = add_ln840_1557_fu_39724_p2;
[2025-10-13 21:23:41,157]       |                                   ^
[2025-10-13 21:23:41,157] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52497:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1075_fu_30100_p2' generates 2 bits.
[2025-10-13 21:23:41,157] 52497 | assign zext_ln840_41_fu_30106_p1 = add_ln840_1075_fu_30100_p2;
[2025-10-13 21:23:41,157]       |                                  ^
[2025-10-13 21:23:41,157] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52499:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1558_fu_39734_p2' generates 2 bits.
[2025-10-13 21:23:41,157] 52499 | assign zext_ln840_420_fu_39740_p1 = add_ln840_1558_fu_39734_p2;
[2025-10-13 21:23:41,157]       |                                   ^
[2025-10-13 21:23:41,157] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52501:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1559_fu_39744_p2' generates 2 bits.
[2025-10-13 21:23:41,157] 52501 | assign zext_ln840_421_fu_39750_p1 = add_ln840_1559_fu_39744_p2;
[2025-10-13 21:23:41,157]       |                                   ^
[2025-10-13 21:23:41,157] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52503:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1561_fu_39760_p2' generates 3 bits.
[2025-10-13 21:23:41,157] 52503 | assign zext_ln840_422_fu_39766_p1 = add_ln840_1561_fu_39760_p2;
[2025-10-13 21:23:41,157]       |                                   ^
[2025-10-13 21:23:41,157] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52505:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1562_fu_39770_p2' generates 2 bits.
[2025-10-13 21:23:41,157] 52505 | assign zext_ln840_423_fu_39776_p1 = add_ln840_1562_fu_39770_p2;
[2025-10-13 21:23:41,157]       |                                   ^
[2025-10-13 21:23:41,157] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52507:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1563_fu_39780_p2' generates 2 bits.
[2025-10-13 21:23:41,157] 52507 | assign zext_ln840_424_fu_39786_p1 = add_ln840_1563_fu_39780_p2;
[2025-10-13 21:23:41,157]       |                                   ^
[2025-10-13 21:23:41,157] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52509:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1564_fu_39790_p2' generates 3 bits.
[2025-10-13 21:23:41,157] 52509 | assign zext_ln840_425_fu_39796_p1 = add_ln840_1564_fu_39790_p2;
[2025-10-13 21:23:41,157]       |                                   ^
[2025-10-13 21:23:41,157] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52511:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1565_fu_39800_p2' generates 2 bits.
[2025-10-13 21:23:41,157] 52511 | assign zext_ln840_426_fu_39806_p1 = add_ln840_1565_fu_39800_p2;
[2025-10-13 21:23:41,157]       |                                   ^
[2025-10-13 21:23:41,157] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52513:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1566_fu_39810_p2' generates 2 bits.
[2025-10-13 21:23:41,157] 52513 | assign zext_ln840_427_fu_39816_p1 = add_ln840_1566_fu_39810_p2;
[2025-10-13 21:23:41,157]       |                                   ^
[2025-10-13 21:23:41,157] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52515:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1567_fu_39820_p2' generates 3 bits.
[2025-10-13 21:23:41,157] 52515 | assign zext_ln840_428_fu_39826_p1 = add_ln840_1567_fu_39820_p2;
[2025-10-13 21:23:41,157]       |                                   ^
[2025-10-13 21:23:41,157] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52517:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_598_fu_39992_p2' generates 1 bits.
[2025-10-13 21:23:41,157] 52517 | assign zext_ln840_429_fu_39998_p1 = icmp_ln1039_598_fu_39992_p2;
[2025-10-13 21:23:41,157]       |                                   ^
[2025-10-13 21:23:41,157] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52519:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1076_fu_30110_p2' generates 2 bits.
[2025-10-13 21:23:41,157] 52519 | assign zext_ln840_42_fu_30116_p1 = add_ln840_1076_fu_30110_p2;
[2025-10-13 21:23:41,157]       |                                  ^
[2025-10-13 21:23:41,157] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52521:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1571_fu_40008_p2' generates 2 bits.
[2025-10-13 21:23:41,157] 52521 | assign zext_ln840_430_fu_40014_p1 = add_ln840_1571_fu_40008_p2;
[2025-10-13 21:23:41,157]       |                                   ^
[2025-10-13 21:23:41,157] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52523:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1572_fu_40018_p2' generates 2 bits.
[2025-10-13 21:23:41,157] 52523 | assign zext_ln840_431_fu_40024_p1 = add_ln840_1572_fu_40018_p2;
[2025-10-13 21:23:41,157]       |                                   ^
[2025-10-13 21:23:41,157] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52525:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1573_fu_40028_p2' generates 2 bits.
[2025-10-13 21:23:41,157] 52525 | assign zext_ln840_432_fu_40034_p1 = add_ln840_1573_fu_40028_p2;
[2025-10-13 21:23:41,157]       |                                   ^
[2025-10-13 21:23:41,157] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52527:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1575_fu_40044_p2' generates 3 bits.
[2025-10-13 21:23:41,157] 52527 | assign zext_ln840_433_fu_40050_p1 = add_ln840_1575_fu_40044_p2;
[2025-10-13 21:23:41,158]       |                                   ^
[2025-10-13 21:23:41,158] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52529:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1576_fu_40054_p2' generates 2 bits.
[2025-10-13 21:23:41,158] 52529 | assign zext_ln840_434_fu_40060_p1 = add_ln840_1576_fu_40054_p2;
[2025-10-13 21:23:41,158]       |                                   ^
[2025-10-13 21:23:41,158] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52531:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1577_fu_40064_p2' generates 2 bits.
[2025-10-13 21:23:41,158] 52531 | assign zext_ln840_435_fu_40070_p1 = add_ln840_1577_fu_40064_p2;
[2025-10-13 21:23:41,158]       |                                   ^
[2025-10-13 21:23:41,158] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52533:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1578_fu_40074_p2' generates 3 bits.
[2025-10-13 21:23:41,158] 52533 | assign zext_ln840_436_fu_40080_p1 = add_ln840_1578_fu_40074_p2;
[2025-10-13 21:23:41,158]       |                                   ^
[2025-10-13 21:23:41,158] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52535:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1579_fu_40084_p2' generates 2 bits.
[2025-10-13 21:23:41,158] 52535 | assign zext_ln840_437_fu_40090_p1 = add_ln840_1579_fu_40084_p2;
[2025-10-13 21:23:41,158]       |                                   ^
[2025-10-13 21:23:41,158] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52537:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1580_fu_40094_p2' generates 2 bits.
[2025-10-13 21:23:41,158] 52537 | assign zext_ln840_438_fu_40100_p1 = add_ln840_1580_fu_40094_p2;
[2025-10-13 21:23:41,158]       |                                   ^
[2025-10-13 21:23:41,158] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52539:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1581_fu_40104_p2' generates 3 bits.
[2025-10-13 21:23:41,158] 52539 | assign zext_ln840_439_fu_40110_p1 = add_ln840_1581_fu_40104_p2;
[2025-10-13 21:23:41,158]       |                                   ^
[2025-10-13 21:23:41,158] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52541:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1077_fu_30120_p2' generates 3 bits.
[2025-10-13 21:23:41,158] 52541 | assign zext_ln840_43_fu_30126_p1 = add_ln840_1077_fu_30120_p2;
[2025-10-13 21:23:41,158]       |                                  ^
[2025-10-13 21:23:41,158] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52543:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_613_fu_40266_p2' generates 1 bits.
[2025-10-13 21:23:41,158] 52543 | assign zext_ln840_440_fu_40272_p1 = icmp_ln1039_613_fu_40266_p2;
[2025-10-13 21:23:41,158]       |                                   ^
[2025-10-13 21:23:41,158] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52545:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1585_fu_40282_p2' generates 2 bits.
[2025-10-13 21:23:41,158] 52545 | assign zext_ln840_441_fu_40288_p1 = add_ln840_1585_fu_40282_p2;
[2025-10-13 21:23:41,158]       |                                   ^
[2025-10-13 21:23:41,158] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52547:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1586_fu_40292_p2' generates 2 bits.
[2025-10-13 21:23:41,158] 52547 | assign zext_ln840_442_fu_40298_p1 = add_ln840_1586_fu_40292_p2;
[2025-10-13 21:23:41,158]       |                                   ^
[2025-10-13 21:23:41,158] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52549:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1587_fu_40302_p2' generates 2 bits.
[2025-10-13 21:23:41,158] 52549 | assign zext_ln840_443_fu_40308_p1 = add_ln840_1587_fu_40302_p2;
[2025-10-13 21:23:41,158]       |                                   ^
[2025-10-13 21:23:41,158] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52551:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1589_fu_40318_p2' generates 3 bits.
[2025-10-13 21:23:41,158] 52551 | assign zext_ln840_444_fu_40324_p1 = add_ln840_1589_fu_40318_p2;
[2025-10-13 21:23:41,158]       |                                   ^
[2025-10-13 21:23:41,158] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52553:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1590_fu_40328_p2' generates 2 bits.
[2025-10-13 21:23:41,158] 52553 | assign zext_ln840_445_fu_40334_p1 = add_ln840_1590_fu_40328_p2;
[2025-10-13 21:23:41,158]       |                                   ^
[2025-10-13 21:23:41,158] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52555:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1591_fu_40338_p2' generates 2 bits.
[2025-10-13 21:23:41,158] 52555 | assign zext_ln840_446_fu_40344_p1 = add_ln840_1591_fu_40338_p2;
[2025-10-13 21:23:41,158]       |                                   ^
[2025-10-13 21:23:41,158] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52557:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1592_fu_40348_p2' generates 3 bits.
[2025-10-13 21:23:41,158] 52557 | assign zext_ln840_447_fu_40354_p1 = add_ln840_1592_fu_40348_p2;
[2025-10-13 21:23:41,158]       |                                   ^
[2025-10-13 21:23:41,158] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52559:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1593_fu_40358_p2' generates 2 bits.
[2025-10-13 21:23:41,158] 52559 | assign zext_ln840_448_fu_40364_p1 = add_ln840_1593_fu_40358_p2;
[2025-10-13 21:23:41,158]       |                                   ^
[2025-10-13 21:23:41,158] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52561:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1594_fu_40368_p2' generates 2 bits.
[2025-10-13 21:23:41,158] 52561 | assign zext_ln840_449_fu_40374_p1 = add_ln840_1594_fu_40368_p2;
[2025-10-13 21:23:41,158]       |                                   ^
[2025-10-13 21:23:41,158] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52563:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_73_fu_30282_p2' generates 1 bits.
[2025-10-13 21:23:41,158] 52563 | assign zext_ln840_44_fu_30288_p1 = icmp_ln1039_73_fu_30282_p2;
[2025-10-13 21:23:41,158]       |                                  ^
[2025-10-13 21:23:41,158] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52565:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1595_fu_40378_p2' generates 3 bits.
[2025-10-13 21:23:41,158] 52565 | assign zext_ln840_450_fu_40384_p1 = add_ln840_1595_fu_40378_p2;
[2025-10-13 21:23:41,158]       |                                   ^
[2025-10-13 21:23:41,158] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52567:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_628_fu_40540_p2' generates 1 bits.
[2025-10-13 21:23:41,158] 52567 | assign zext_ln840_451_fu_40546_p1 = icmp_ln1039_628_fu_40540_p2;
[2025-10-13 21:23:41,158]       |                                   ^
[2025-10-13 21:23:41,158] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52569:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1599_fu_40556_p2' generates 2 bits.
[2025-10-13 21:23:41,158] 52569 | assign zext_ln840_452_fu_40562_p1 = add_ln840_1599_fu_40556_p2;
[2025-10-13 21:23:41,158]       |                                   ^
[2025-10-13 21:23:41,158] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52571:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1600_fu_40566_p2' generates 2 bits.
[2025-10-13 21:23:41,158] 52571 | assign zext_ln840_453_fu_40572_p1 = add_ln840_1600_fu_40566_p2;
[2025-10-13 21:23:41,158]       |                                   ^
[2025-10-13 21:23:41,158] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52573:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1601_fu_40576_p2' generates 2 bits.
[2025-10-13 21:23:41,158] 52573 | assign zext_ln840_454_fu_40582_p1 = add_ln840_1601_fu_40576_p2;
[2025-10-13 21:23:41,158]       |                                   ^
[2025-10-13 21:23:41,158] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52575:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1603_fu_40592_p2' generates 3 bits.
[2025-10-13 21:23:41,158] 52575 | assign zext_ln840_455_fu_40598_p1 = add_ln840_1603_fu_40592_p2;
[2025-10-13 21:23:41,158]       |                                   ^
[2025-10-13 21:23:41,158] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52577:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1604_fu_40602_p2' generates 2 bits.
[2025-10-13 21:23:41,158] 52577 | assign zext_ln840_456_fu_40608_p1 = add_ln840_1604_fu_40602_p2;
[2025-10-13 21:23:41,158]       |                                   ^
[2025-10-13 21:23:41,158] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52579:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1605_fu_40612_p2' generates 2 bits.
[2025-10-13 21:23:41,158] 52579 | assign zext_ln840_457_fu_40618_p1 = add_ln840_1605_fu_40612_p2;
[2025-10-13 21:23:41,158]       |                                   ^
[2025-10-13 21:23:41,158] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52581:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1606_fu_40622_p2' generates 3 bits.
[2025-10-13 21:23:41,158] 52581 | assign zext_ln840_458_fu_40628_p1 = add_ln840_1606_fu_40622_p2;
[2025-10-13 21:23:41,158]       |                                   ^
[2025-10-13 21:23:41,158] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52583:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1607_fu_40632_p2' generates 2 bits.
[2025-10-13 21:23:41,158] 52583 | assign zext_ln840_459_fu_40638_p1 = add_ln840_1607_fu_40632_p2;
[2025-10-13 21:23:41,158]       |                                   ^
[2025-10-13 21:23:41,158] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52585:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1081_fu_30298_p2' generates 2 bits.
[2025-10-13 21:23:41,158] 52585 | assign zext_ln840_45_fu_30304_p1 = add_ln840_1081_fu_30298_p2;
[2025-10-13 21:23:41,158]       |                                  ^
[2025-10-13 21:23:41,158] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52587:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1608_fu_40642_p2' generates 2 bits.
[2025-10-13 21:23:41,158] 52587 | assign zext_ln840_460_fu_40648_p1 = add_ln840_1608_fu_40642_p2;
[2025-10-13 21:23:41,158]       |                                   ^
[2025-10-13 21:23:41,158] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52589:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1609_fu_40652_p2' generates 3 bits.
[2025-10-13 21:23:41,158] 52589 | assign zext_ln840_461_fu_40658_p1 = add_ln840_1609_fu_40652_p2;
[2025-10-13 21:23:41,158]       |                                   ^
[2025-10-13 21:23:41,158] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52591:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_643_fu_40814_p2' generates 1 bits.
[2025-10-13 21:23:41,158] 52591 | assign zext_ln840_462_fu_40820_p1 = icmp_ln1039_643_fu_40814_p2;
[2025-10-13 21:23:41,158]       |                                   ^
[2025-10-13 21:23:41,158] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52593:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1613_fu_40830_p2' generates 2 bits.
[2025-10-13 21:23:41,158] 52593 | assign zext_ln840_463_fu_40836_p1 = add_ln840_1613_fu_40830_p2;
[2025-10-13 21:23:41,158]       |                                   ^
[2025-10-13 21:23:41,158] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52595:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1614_fu_40840_p2' generates 2 bits.
[2025-10-13 21:23:41,158] 52595 | assign zext_ln840_464_fu_40846_p1 = add_ln840_1614_fu_40840_p2;
[2025-10-13 21:23:41,158]       |                                   ^
[2025-10-13 21:23:41,158] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52597:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1615_fu_40850_p2' generates 2 bits.
[2025-10-13 21:23:41,158] 52597 | assign zext_ln840_465_fu_40856_p1 = add_ln840_1615_fu_40850_p2;
[2025-10-13 21:23:41,158]       |                                   ^
[2025-10-13 21:23:41,158] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52599:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1617_fu_40866_p2' generates 3 bits.
[2025-10-13 21:23:41,158] 52599 | assign zext_ln840_466_fu_40872_p1 = add_ln840_1617_fu_40866_p2;
[2025-10-13 21:23:41,158]       |                                   ^
[2025-10-13 21:23:41,158] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52601:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1618_fu_40876_p2' generates 2 bits.
[2025-10-13 21:23:41,158] 52601 | assign zext_ln840_467_fu_40882_p1 = add_ln840_1618_fu_40876_p2;
[2025-10-13 21:23:41,158]       |                                   ^
[2025-10-13 21:23:41,158] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52603:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1619_fu_40886_p2' generates 2 bits.
[2025-10-13 21:23:41,158] 52603 | assign zext_ln840_468_fu_40892_p1 = add_ln840_1619_fu_40886_p2;
[2025-10-13 21:23:41,159]       |                                   ^
[2025-10-13 21:23:41,159] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52605:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1620_fu_40896_p2' generates 3 bits.
[2025-10-13 21:23:41,159] 52605 | assign zext_ln840_469_fu_40902_p1 = add_ln840_1620_fu_40896_p2;
[2025-10-13 21:23:41,159]       |                                   ^
[2025-10-13 21:23:41,159] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52607:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1082_fu_30308_p2' generates 2 bits.
[2025-10-13 21:23:41,159] 52607 | assign zext_ln840_46_fu_30314_p1 = add_ln840_1082_fu_30308_p2;
[2025-10-13 21:23:41,159]       |                                  ^
[2025-10-13 21:23:41,159] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52609:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1621_fu_40906_p2' generates 2 bits.
[2025-10-13 21:23:41,159] 52609 | assign zext_ln840_470_fu_40912_p1 = add_ln840_1621_fu_40906_p2;
[2025-10-13 21:23:41,159]       |                                   ^
[2025-10-13 21:23:41,159] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52611:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1622_fu_40916_p2' generates 2 bits.
[2025-10-13 21:23:41,159] 52611 | assign zext_ln840_471_fu_40922_p1 = add_ln840_1622_fu_40916_p2;
[2025-10-13 21:23:41,159]       |                                   ^
[2025-10-13 21:23:41,159] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52613:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1623_fu_40926_p2' generates 3 bits.
[2025-10-13 21:23:41,159] 52613 | assign zext_ln840_472_fu_40932_p1 = add_ln840_1623_fu_40926_p2;
[2025-10-13 21:23:41,159]       |                                   ^
[2025-10-13 21:23:41,159] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52615:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_658_fu_41098_p2' generates 1 bits.
[2025-10-13 21:23:41,159] 52615 | assign zext_ln840_473_fu_41104_p1 = icmp_ln1039_658_fu_41098_p2;
[2025-10-13 21:23:41,159]       |                                   ^
[2025-10-13 21:23:41,159] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52617:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1627_fu_41114_p2' generates 2 bits.
[2025-10-13 21:23:41,159] 52617 | assign zext_ln840_474_fu_41120_p1 = add_ln840_1627_fu_41114_p2;
[2025-10-13 21:23:41,159]       |                                   ^
[2025-10-13 21:23:41,159] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52619:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1628_fu_41124_p2' generates 2 bits.
[2025-10-13 21:23:41,159] 52619 | assign zext_ln840_475_fu_41130_p1 = add_ln840_1628_fu_41124_p2;
[2025-10-13 21:23:41,159]       |                                   ^
[2025-10-13 21:23:41,159] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52621:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1629_fu_41134_p2' generates 2 bits.
[2025-10-13 21:23:41,159] 52621 | assign zext_ln840_476_fu_41140_p1 = add_ln840_1629_fu_41134_p2;
[2025-10-13 21:23:41,159]       |                                   ^
[2025-10-13 21:23:41,159] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52623:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1631_fu_41150_p2' generates 3 bits.
[2025-10-13 21:23:41,159] 52623 | assign zext_ln840_477_fu_41156_p1 = add_ln840_1631_fu_41150_p2;
[2025-10-13 21:23:41,159]       |                                   ^
[2025-10-13 21:23:41,159] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52625:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1632_fu_41160_p2' generates 2 bits.
[2025-10-13 21:23:41,159] 52625 | assign zext_ln840_478_fu_41166_p1 = add_ln840_1632_fu_41160_p2;
[2025-10-13 21:23:41,159]       |                                   ^
[2025-10-13 21:23:41,159] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52627:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1633_fu_41170_p2' generates 2 bits.
[2025-10-13 21:23:41,159] 52627 | assign zext_ln840_479_fu_41176_p1 = add_ln840_1633_fu_41170_p2;
[2025-10-13 21:23:41,159]       |                                   ^
[2025-10-13 21:23:41,159] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52629:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1083_fu_30318_p2' generates 2 bits.
[2025-10-13 21:23:41,159] 52629 | assign zext_ln840_47_fu_30324_p1 = add_ln840_1083_fu_30318_p2;
[2025-10-13 21:23:41,159]       |                                  ^
[2025-10-13 21:23:41,159] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52631:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1634_fu_41180_p2' generates 3 bits.
[2025-10-13 21:23:41,159] 52631 | assign zext_ln840_480_fu_41186_p1 = add_ln840_1634_fu_41180_p2;
[2025-10-13 21:23:41,159]       |                                   ^
[2025-10-13 21:23:41,159] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52633:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1635_fu_41190_p2' generates 2 bits.
[2025-10-13 21:23:41,159] 52633 | assign zext_ln840_481_fu_41196_p1 = add_ln840_1635_fu_41190_p2;
[2025-10-13 21:23:41,159]       |                                   ^
[2025-10-13 21:23:41,159] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52635:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1636_fu_41200_p2' generates 2 bits.
[2025-10-13 21:23:41,159] 52635 | assign zext_ln840_482_fu_41206_p1 = add_ln840_1636_fu_41200_p2;
[2025-10-13 21:23:41,159]       |                                   ^
[2025-10-13 21:23:41,159] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52637:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1637_fu_41210_p2' generates 3 bits.
[2025-10-13 21:23:41,159] 52637 | assign zext_ln840_483_fu_41216_p1 = add_ln840_1637_fu_41210_p2;
[2025-10-13 21:23:41,159]       |                                   ^
[2025-10-13 21:23:41,159] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52639:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_673_fu_41382_p2' generates 1 bits.
[2025-10-13 21:23:41,159] 52639 | assign zext_ln840_484_fu_41388_p1 = icmp_ln1039_673_fu_41382_p2;
[2025-10-13 21:23:41,159]       |                                   ^
[2025-10-13 21:23:41,159] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52641:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1641_fu_41398_p2' generates 2 bits.
[2025-10-13 21:23:41,159] 52641 | assign zext_ln840_485_fu_41404_p1 = add_ln840_1641_fu_41398_p2;
[2025-10-13 21:23:41,159]       |                                   ^
[2025-10-13 21:23:41,159] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52643:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1642_fu_41408_p2' generates 2 bits.
[2025-10-13 21:23:41,159] 52643 | assign zext_ln840_486_fu_41414_p1 = add_ln840_1642_fu_41408_p2;
[2025-10-13 21:23:41,159]       |                                   ^
[2025-10-13 21:23:41,159] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52645:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1643_fu_41418_p2' generates 2 bits.
[2025-10-13 21:23:41,159] 52645 | assign zext_ln840_487_fu_41424_p1 = add_ln840_1643_fu_41418_p2;
[2025-10-13 21:23:41,159]       |                                   ^
[2025-10-13 21:23:41,159] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52647:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1645_fu_41434_p2' generates 3 bits.
[2025-10-13 21:23:41,159] 52647 | assign zext_ln840_488_fu_41440_p1 = add_ln840_1645_fu_41434_p2;
[2025-10-13 21:23:41,159]       |                                   ^
[2025-10-13 21:23:41,159] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52649:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1646_fu_41444_p2' generates 2 bits.
[2025-10-13 21:23:41,159] 52649 | assign zext_ln840_489_fu_41450_p1 = add_ln840_1646_fu_41444_p2;
[2025-10-13 21:23:41,159]       |                                   ^
[2025-10-13 21:23:41,159] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52651:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1085_fu_30334_p2' generates 3 bits.
[2025-10-13 21:23:41,159] 52651 | assign zext_ln840_48_fu_30340_p1 = add_ln840_1085_fu_30334_p2;
[2025-10-13 21:23:41,159]       |                                  ^
[2025-10-13 21:23:41,159] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52653:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1647_fu_41454_p2' generates 2 bits.
[2025-10-13 21:23:41,159] 52653 | assign zext_ln840_490_fu_41460_p1 = add_ln840_1647_fu_41454_p2;
[2025-10-13 21:23:41,159]       |                                   ^
[2025-10-13 21:23:41,159] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52655:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1648_fu_41464_p2' generates 3 bits.
[2025-10-13 21:23:41,159] 52655 | assign zext_ln840_491_fu_41470_p1 = add_ln840_1648_fu_41464_p2;
[2025-10-13 21:23:41,159]       |                                   ^
[2025-10-13 21:23:41,159] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52657:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1649_fu_41474_p2' generates 2 bits.
[2025-10-13 21:23:41,159] 52657 | assign zext_ln840_492_fu_41480_p1 = add_ln840_1649_fu_41474_p2;
[2025-10-13 21:23:41,159]       |                                   ^
[2025-10-13 21:23:41,159] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52659:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1650_fu_41484_p2' generates 2 bits.
[2025-10-13 21:23:41,159] 52659 | assign zext_ln840_493_fu_41490_p1 = add_ln840_1650_fu_41484_p2;
[2025-10-13 21:23:41,159]       |                                   ^
[2025-10-13 21:23:41,159] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52661:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1651_fu_41494_p2' generates 3 bits.
[2025-10-13 21:23:41,159] 52661 | assign zext_ln840_494_fu_41500_p1 = add_ln840_1651_fu_41494_p2;
[2025-10-13 21:23:41,159]       |                                   ^
[2025-10-13 21:23:41,159] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52663:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_688_fu_41666_p2' generates 1 bits.
[2025-10-13 21:23:41,159] 52663 | assign zext_ln840_495_fu_41672_p1 = icmp_ln1039_688_fu_41666_p2;
[2025-10-13 21:23:41,159]       |                                   ^
[2025-10-13 21:23:41,159] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52665:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1655_fu_41682_p2' generates 2 bits.
[2025-10-13 21:23:41,159] 52665 | assign zext_ln840_496_fu_41688_p1 = add_ln840_1655_fu_41682_p2;
[2025-10-13 21:23:41,159]       |                                   ^
[2025-10-13 21:23:41,159] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52667:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1656_fu_41692_p2' generates 2 bits.
[2025-10-13 21:23:41,159] 52667 | assign zext_ln840_497_fu_41698_p1 = add_ln840_1656_fu_41692_p2;
[2025-10-13 21:23:41,159]       |                                   ^
[2025-10-13 21:23:41,159] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52669:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1657_fu_41702_p2' generates 2 bits.
[2025-10-13 21:23:41,159] 52669 | assign zext_ln840_498_fu_41708_p1 = add_ln840_1657_fu_41702_p2;
[2025-10-13 21:23:41,159]       |                                   ^
[2025-10-13 21:23:41,159] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52671:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1659_fu_41718_p2' generates 3 bits.
[2025-10-13 21:23:41,159] 52671 | assign zext_ln840_499_fu_41724_p1 = add_ln840_1659_fu_41718_p2;
[2025-10-13 21:23:41,159]       |                                   ^
[2025-10-13 21:23:41,159] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52673:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1086_fu_30344_p2' generates 2 bits.
[2025-10-13 21:23:41,159] 52673 | assign zext_ln840_49_fu_30350_p1 = add_ln840_1086_fu_30344_p2;
[2025-10-13 21:23:41,159]       |                                  ^
[2025-10-13 21:23:41,159] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52675:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1029_fu_29228_p2' generates 3 bits.
[2025-10-13 21:23:41,159] 52675 | assign zext_ln840_4_fu_29234_p1 = add_ln840_1029_fu_29228_p2;
[2025-10-13 21:23:41,159]       |                                 ^
[2025-10-13 21:23:41,159] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52677:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1660_fu_41728_p2' generates 2 bits.
[2025-10-13 21:23:41,159] 52677 | assign zext_ln840_500_fu_41734_p1 = add_ln840_1660_fu_41728_p2;
[2025-10-13 21:23:41,159]       |                                   ^
[2025-10-13 21:23:41,159] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52679:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1661_fu_41738_p2' generates 2 bits.
[2025-10-13 21:23:41,159] 52679 | assign zext_ln840_501_fu_41744_p1 = add_ln840_1661_fu_41738_p2;
[2025-10-13 21:23:41,159]       |                                   ^
[2025-10-13 21:23:41,160] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52681:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1662_fu_41748_p2' generates 3 bits.
[2025-10-13 21:23:41,160] 52681 | assign zext_ln840_502_fu_41754_p1 = add_ln840_1662_fu_41748_p2;
[2025-10-13 21:23:41,160]       |                                   ^
[2025-10-13 21:23:41,160] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52683:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1663_fu_41758_p2' generates 2 bits.
[2025-10-13 21:23:41,160] 52683 | assign zext_ln840_503_fu_41764_p1 = add_ln840_1663_fu_41758_p2;
[2025-10-13 21:23:41,160]       |                                   ^
[2025-10-13 21:23:41,160] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52685:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1664_fu_41768_p2' generates 2 bits.
[2025-10-13 21:23:41,160] 52685 | assign zext_ln840_504_fu_41774_p1 = add_ln840_1664_fu_41768_p2;
[2025-10-13 21:23:41,160]       |                                   ^
[2025-10-13 21:23:41,160] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52687:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1665_fu_41778_p2' generates 3 bits.
[2025-10-13 21:23:41,160] 52687 | assign zext_ln840_505_fu_41784_p1 = add_ln840_1665_fu_41778_p2;
[2025-10-13 21:23:41,160]       |                                   ^
[2025-10-13 21:23:41,160] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52689:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_703_fu_41940_p2' generates 1 bits.
[2025-10-13 21:23:41,160] 52689 | assign zext_ln840_506_fu_41946_p1 = icmp_ln1039_703_fu_41940_p2;
[2025-10-13 21:23:41,160]       |                                   ^
[2025-10-13 21:23:41,160] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52691:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1669_fu_41956_p2' generates 2 bits.
[2025-10-13 21:23:41,160] 52691 | assign zext_ln840_507_fu_41962_p1 = add_ln840_1669_fu_41956_p2;
[2025-10-13 21:23:41,160]       |                                   ^
[2025-10-13 21:23:41,160] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52693:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1670_fu_41966_p2' generates 2 bits.
[2025-10-13 21:23:41,160] 52693 | assign zext_ln840_508_fu_41972_p1 = add_ln840_1670_fu_41966_p2;
[2025-10-13 21:23:41,160]       |                                   ^
[2025-10-13 21:23:41,160] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52695:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1671_fu_41976_p2' generates 2 bits.
[2025-10-13 21:23:41,160] 52695 | assign zext_ln840_509_fu_41982_p1 = add_ln840_1671_fu_41976_p2;
[2025-10-13 21:23:41,160]       |                                   ^
[2025-10-13 21:23:41,160] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52697:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1087_fu_30354_p2' generates 2 bits.
[2025-10-13 21:23:41,160] 52697 | assign zext_ln840_50_fu_30360_p1 = add_ln840_1087_fu_30354_p2;
[2025-10-13 21:23:41,160]       |                                  ^
[2025-10-13 21:23:41,160] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52699:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1673_fu_41992_p2' generates 3 bits.
[2025-10-13 21:23:41,160] 52699 | assign zext_ln840_510_fu_41998_p1 = add_ln840_1673_fu_41992_p2;
[2025-10-13 21:23:41,160]       |                                   ^
[2025-10-13 21:23:41,160] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52701:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1674_fu_42002_p2' generates 2 bits.
[2025-10-13 21:23:41,160] 52701 | assign zext_ln840_511_fu_42008_p1 = add_ln840_1674_fu_42002_p2;
[2025-10-13 21:23:41,160]       |                                   ^
[2025-10-13 21:23:41,160] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52703:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1675_fu_42012_p2' generates 2 bits.
[2025-10-13 21:23:41,160] 52703 | assign zext_ln840_512_fu_42018_p1 = add_ln840_1675_fu_42012_p2;
[2025-10-13 21:23:41,160]       |                                   ^
[2025-10-13 21:23:41,160] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52705:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1676_fu_42022_p2' generates 3 bits.
[2025-10-13 21:23:41,160] 52705 | assign zext_ln840_513_fu_42028_p1 = add_ln840_1676_fu_42022_p2;
[2025-10-13 21:23:41,160]       |                                   ^
[2025-10-13 21:23:41,160] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52707:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1677_fu_42032_p2' generates 2 bits.
[2025-10-13 21:23:41,160] 52707 | assign zext_ln840_514_fu_42038_p1 = add_ln840_1677_fu_42032_p2;
[2025-10-13 21:23:41,160]       |                                   ^
[2025-10-13 21:23:41,160] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52709:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1678_fu_42042_p2' generates 2 bits.
[2025-10-13 21:23:41,160] 52709 | assign zext_ln840_515_fu_42048_p1 = add_ln840_1678_fu_42042_p2;
[2025-10-13 21:23:41,160]       |                                   ^
[2025-10-13 21:23:41,160] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52711:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1679_fu_42052_p2' generates 3 bits.
[2025-10-13 21:23:41,160] 52711 | assign zext_ln840_516_fu_42058_p1 = add_ln840_1679_fu_42052_p2;
[2025-10-13 21:23:41,160]       |                                   ^
[2025-10-13 21:23:41,160] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52713:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_718_fu_42214_p2' generates 1 bits.
[2025-10-13 21:23:41,160] 52713 | assign zext_ln840_517_fu_42220_p1 = icmp_ln1039_718_fu_42214_p2;
[2025-10-13 21:23:41,160]       |                                   ^
[2025-10-13 21:23:41,160] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52715:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1683_fu_42230_p2' generates 2 bits.
[2025-10-13 21:23:41,160] 52715 | assign zext_ln840_518_fu_42236_p1 = add_ln840_1683_fu_42230_p2;
[2025-10-13 21:23:41,160]       |                                   ^
[2025-10-13 21:23:41,160] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52717:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1684_fu_42240_p2' generates 2 bits.
[2025-10-13 21:23:41,160] 52717 | assign zext_ln840_519_fu_42246_p1 = add_ln840_1684_fu_42240_p2;
[2025-10-13 21:23:41,160]       |                                   ^
[2025-10-13 21:23:41,160] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52719:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1088_fu_30364_p2' generates 3 bits.
[2025-10-13 21:23:41,160] 52719 | assign zext_ln840_51_fu_30370_p1 = add_ln840_1088_fu_30364_p2;
[2025-10-13 21:23:41,160]       |                                  ^
[2025-10-13 21:23:41,160] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52721:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1685_fu_42250_p2' generates 2 bits.
[2025-10-13 21:23:41,160] 52721 | assign zext_ln840_520_fu_42256_p1 = add_ln840_1685_fu_42250_p2;
[2025-10-13 21:23:41,160]       |                                   ^
[2025-10-13 21:23:41,160] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52723:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1687_fu_42266_p2' generates 3 bits.
[2025-10-13 21:23:41,160] 52723 | assign zext_ln840_521_fu_42272_p1 = add_ln840_1687_fu_42266_p2;
[2025-10-13 21:23:41,160]       |                                   ^
[2025-10-13 21:23:41,160] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52725:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1688_fu_42276_p2' generates 2 bits.
[2025-10-13 21:23:41,160] 52725 | assign zext_ln840_522_fu_42282_p1 = add_ln840_1688_fu_42276_p2;
[2025-10-13 21:23:41,160]       |                                   ^
[2025-10-13 21:23:41,160] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52727:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1689_fu_42286_p2' generates 2 bits.
[2025-10-13 21:23:41,160] 52727 | assign zext_ln840_523_fu_42292_p1 = add_ln840_1689_fu_42286_p2;
[2025-10-13 21:23:41,160]       |                                   ^
[2025-10-13 21:23:41,160] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52729:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1690_fu_42296_p2' generates 3 bits.
[2025-10-13 21:23:41,160] 52729 | assign zext_ln840_524_fu_42302_p1 = add_ln840_1690_fu_42296_p2;
[2025-10-13 21:23:41,160]       |                                   ^
[2025-10-13 21:23:41,160] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52731:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1691_fu_42306_p2' generates 2 bits.
[2025-10-13 21:23:41,160] 52731 | assign zext_ln840_525_fu_42312_p1 = add_ln840_1691_fu_42306_p2;
[2025-10-13 21:23:41,160]       |                                   ^
[2025-10-13 21:23:41,160] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52733:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1692_fu_42316_p2' generates 2 bits.
[2025-10-13 21:23:41,160] 52733 | assign zext_ln840_526_fu_42322_p1 = add_ln840_1692_fu_42316_p2;
[2025-10-13 21:23:41,160]       |                                   ^
[2025-10-13 21:23:41,160] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52735:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1693_fu_42326_p2' generates 3 bits.
[2025-10-13 21:23:41,160] 52735 | assign zext_ln840_527_fu_42332_p1 = add_ln840_1693_fu_42326_p2;
[2025-10-13 21:23:41,160]       |                                   ^
[2025-10-13 21:23:41,160] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52737:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_733_fu_42488_p2' generates 1 bits.
[2025-10-13 21:23:41,160] 52737 | assign zext_ln840_528_fu_42494_p1 = icmp_ln1039_733_fu_42488_p2;
[2025-10-13 21:23:41,160]       |                                   ^
[2025-10-13 21:23:41,160] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52739:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1697_fu_42504_p2' generates 2 bits.
[2025-10-13 21:23:41,160] 52739 | assign zext_ln840_529_fu_42510_p1 = add_ln840_1697_fu_42504_p2;
[2025-10-13 21:23:41,160]       |                                   ^
[2025-10-13 21:23:41,160] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52741:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1089_fu_30374_p2' generates 2 bits.
[2025-10-13 21:23:41,160] 52741 | assign zext_ln840_52_fu_30380_p1 = add_ln840_1089_fu_30374_p2;
[2025-10-13 21:23:41,160]       |                                  ^
[2025-10-13 21:23:41,160] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52743:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1698_fu_42514_p2' generates 2 bits.
[2025-10-13 21:23:41,160] 52743 | assign zext_ln840_530_fu_42520_p1 = add_ln840_1698_fu_42514_p2;
[2025-10-13 21:23:41,160]       |                                   ^
[2025-10-13 21:23:41,160] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52745:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1699_fu_42524_p2' generates 2 bits.
[2025-10-13 21:23:41,160] 52745 | assign zext_ln840_531_fu_42530_p1 = add_ln840_1699_fu_42524_p2;
[2025-10-13 21:23:41,160]       |                                   ^
[2025-10-13 21:23:41,160] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52747:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1701_fu_42540_p2' generates 3 bits.
[2025-10-13 21:23:41,160] 52747 | assign zext_ln840_532_fu_42546_p1 = add_ln840_1701_fu_42540_p2;
[2025-10-13 21:23:41,160]       |                                   ^
[2025-10-13 21:23:41,160] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52749:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1702_fu_42550_p2' generates 2 bits.
[2025-10-13 21:23:41,160] 52749 | assign zext_ln840_533_fu_42556_p1 = add_ln840_1702_fu_42550_p2;
[2025-10-13 21:23:41,160]       |                                   ^
[2025-10-13 21:23:41,160] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52751:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1703_fu_42560_p2' generates 2 bits.
[2025-10-13 21:23:41,160] 52751 | assign zext_ln840_534_fu_42566_p1 = add_ln840_1703_fu_42560_p2;
[2025-10-13 21:23:41,160]       |                                   ^
[2025-10-13 21:23:41,160] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52753:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1704_fu_42570_p2' generates 3 bits.
[2025-10-13 21:23:41,160] 52753 | assign zext_ln840_535_fu_42576_p1 = add_ln840_1704_fu_42570_p2;
[2025-10-13 21:23:41,160]       |                                   ^
[2025-10-13 21:23:41,160] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52755:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1705_fu_42580_p2' generates 2 bits.
[2025-10-13 21:23:41,160] 52755 | assign zext_ln840_536_fu_42586_p1 = add_ln840_1705_fu_42580_p2;
[2025-10-13 21:23:41,160]       |                                   ^
[2025-10-13 21:23:41,161] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52757:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1706_fu_42590_p2' generates 2 bits.
[2025-10-13 21:23:41,161] 52757 | assign zext_ln840_537_fu_42596_p1 = add_ln840_1706_fu_42590_p2;
[2025-10-13 21:23:41,161]       |                                   ^
[2025-10-13 21:23:41,161] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52759:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1707_fu_42600_p2' generates 3 bits.
[2025-10-13 21:23:41,161] 52759 | assign zext_ln840_538_fu_42606_p1 = add_ln840_1707_fu_42600_p2;
[2025-10-13 21:23:41,161]       |                                   ^
[2025-10-13 21:23:41,161] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52761:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_748_fu_42762_p2' generates 1 bits.
[2025-10-13 21:23:41,161] 52761 | assign zext_ln840_539_fu_42768_p1 = icmp_ln1039_748_fu_42762_p2;
[2025-10-13 21:23:41,161]       |                                   ^
[2025-10-13 21:23:41,161] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52763:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1090_fu_30384_p2' generates 2 bits.
[2025-10-13 21:23:41,161] 52763 | assign zext_ln840_53_fu_30390_p1 = add_ln840_1090_fu_30384_p2;
[2025-10-13 21:23:41,161]       |                                  ^
[2025-10-13 21:23:41,161] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52765:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1711_fu_42778_p2' generates 2 bits.
[2025-10-13 21:23:41,161] 52765 | assign zext_ln840_540_fu_42784_p1 = add_ln840_1711_fu_42778_p2;
[2025-10-13 21:23:41,161]       |                                   ^
[2025-10-13 21:23:41,161] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52767:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1712_fu_42788_p2' generates 2 bits.
[2025-10-13 21:23:41,161] 52767 | assign zext_ln840_541_fu_42794_p1 = add_ln840_1712_fu_42788_p2;
[2025-10-13 21:23:41,161]       |                                   ^
[2025-10-13 21:23:41,161] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52769:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1713_fu_42798_p2' generates 2 bits.
[2025-10-13 21:23:41,161] 52769 | assign zext_ln840_542_fu_42804_p1 = add_ln840_1713_fu_42798_p2;
[2025-10-13 21:23:41,161]       |                                   ^
[2025-10-13 21:23:41,161] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52771:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1715_fu_42814_p2' generates 3 bits.
[2025-10-13 21:23:41,161] 52771 | assign zext_ln840_543_fu_42820_p1 = add_ln840_1715_fu_42814_p2;
[2025-10-13 21:23:41,161]       |                                   ^
[2025-10-13 21:23:41,161] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52773:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1716_fu_42824_p2' generates 2 bits.
[2025-10-13 21:23:41,161] 52773 | assign zext_ln840_544_fu_42830_p1 = add_ln840_1716_fu_42824_p2;
[2025-10-13 21:23:41,161]       |                                   ^
[2025-10-13 21:23:41,161] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52775:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1717_fu_42834_p2' generates 2 bits.
[2025-10-13 21:23:41,161] 52775 | assign zext_ln840_545_fu_42840_p1 = add_ln840_1717_fu_42834_p2;
[2025-10-13 21:23:41,161]       |                                   ^
[2025-10-13 21:23:41,161] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52777:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1718_fu_42844_p2' generates 3 bits.
[2025-10-13 21:23:41,161] 52777 | assign zext_ln840_546_fu_42850_p1 = add_ln840_1718_fu_42844_p2;
[2025-10-13 21:23:41,161]       |                                   ^
[2025-10-13 21:23:41,161] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52779:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1719_fu_42854_p2' generates 2 bits.
[2025-10-13 21:23:41,161] 52779 | assign zext_ln840_547_fu_42860_p1 = add_ln840_1719_fu_42854_p2;
[2025-10-13 21:23:41,161]       |                                   ^
[2025-10-13 21:23:41,161] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52781:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1720_fu_42864_p2' generates 2 bits.
[2025-10-13 21:23:41,161] 52781 | assign zext_ln840_548_fu_42870_p1 = add_ln840_1720_fu_42864_p2;
[2025-10-13 21:23:41,161]       |                                   ^
[2025-10-13 21:23:41,161] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52783:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1721_fu_42874_p2' generates 3 bits.
[2025-10-13 21:23:41,161] 52783 | assign zext_ln840_549_fu_42880_p1 = add_ln840_1721_fu_42874_p2;
[2025-10-13 21:23:41,161]       |                                   ^
[2025-10-13 21:23:41,161] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52785:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1091_fu_30394_p2' generates 3 bits.
[2025-10-13 21:23:41,161] 52785 | assign zext_ln840_54_fu_30400_p1 = add_ln840_1091_fu_30394_p2;
[2025-10-13 21:23:41,161]       |                                  ^
[2025-10-13 21:23:41,161] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52787:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_763_fu_43036_p2' generates 1 bits.
[2025-10-13 21:23:41,161] 52787 | assign zext_ln840_550_fu_43042_p1 = icmp_ln1039_763_fu_43036_p2;
[2025-10-13 21:23:41,161]       |                                   ^
[2025-10-13 21:23:41,161] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52789:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1725_fu_43052_p2' generates 2 bits.
[2025-10-13 21:23:41,161] 52789 | assign zext_ln840_551_fu_43058_p1 = add_ln840_1725_fu_43052_p2;
[2025-10-13 21:23:41,161]       |                                   ^
[2025-10-13 21:23:41,161] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52791:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1726_fu_43062_p2' generates 2 bits.
[2025-10-13 21:23:41,161] 52791 | assign zext_ln840_552_fu_43068_p1 = add_ln840_1726_fu_43062_p2;
[2025-10-13 21:23:41,161]       |                                   ^
[2025-10-13 21:23:41,161] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52793:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1727_fu_43072_p2' generates 2 bits.
[2025-10-13 21:23:41,161] 52793 | assign zext_ln840_553_fu_43078_p1 = add_ln840_1727_fu_43072_p2;
[2025-10-13 21:23:41,161]       |                                   ^
[2025-10-13 21:23:41,161] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52795:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1729_fu_43088_p2' generates 3 bits.
[2025-10-13 21:23:41,161] 52795 | assign zext_ln840_554_fu_43094_p1 = add_ln840_1729_fu_43088_p2;
[2025-10-13 21:23:41,161]       |                                   ^
[2025-10-13 21:23:41,161] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52797:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1730_fu_43098_p2' generates 2 bits.
[2025-10-13 21:23:41,161] 52797 | assign zext_ln840_555_fu_43104_p1 = add_ln840_1730_fu_43098_p2;
[2025-10-13 21:23:41,161]       |                                   ^
[2025-10-13 21:23:41,161] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52799:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1731_fu_43108_p2' generates 2 bits.
[2025-10-13 21:23:41,161] 52799 | assign zext_ln840_556_fu_43114_p1 = add_ln840_1731_fu_43108_p2;
[2025-10-13 21:23:41,161]       |                                   ^
[2025-10-13 21:23:41,161] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52801:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1732_fu_43118_p2' generates 3 bits.
[2025-10-13 21:23:41,161] 52801 | assign zext_ln840_557_fu_43124_p1 = add_ln840_1732_fu_43118_p2;
[2025-10-13 21:23:41,161]       |                                   ^
[2025-10-13 21:23:41,161] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52803:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1733_fu_43128_p2' generates 2 bits.
[2025-10-13 21:23:41,161] 52803 | assign zext_ln840_558_fu_43134_p1 = add_ln840_1733_fu_43128_p2;
[2025-10-13 21:23:41,161]       |                                   ^
[2025-10-13 21:23:41,161] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52805:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1734_fu_43138_p2' generates 2 bits.
[2025-10-13 21:23:41,161] 52805 | assign zext_ln840_559_fu_43144_p1 = add_ln840_1734_fu_43138_p2;
[2025-10-13 21:23:41,161]       |                                   ^
[2025-10-13 21:23:41,161] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52807:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_88_fu_30566_p2' generates 1 bits.
[2025-10-13 21:23:41,161] 52807 | assign zext_ln840_55_fu_30572_p1 = icmp_ln1039_88_fu_30566_p2;
[2025-10-13 21:23:41,161]       |                                  ^
[2025-10-13 21:23:41,161] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52809:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1735_fu_43148_p2' generates 3 bits.
[2025-10-13 21:23:41,161] 52809 | assign zext_ln840_560_fu_43154_p1 = add_ln840_1735_fu_43148_p2;
[2025-10-13 21:23:41,161]       |                                   ^
[2025-10-13 21:23:41,161] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52811:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_778_fu_43310_p2' generates 1 bits.
[2025-10-13 21:23:41,161] 52811 | assign zext_ln840_561_fu_43316_p1 = icmp_ln1039_778_fu_43310_p2;
[2025-10-13 21:23:41,161]       |                                   ^
[2025-10-13 21:23:41,161] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52813:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1739_fu_43326_p2' generates 2 bits.
[2025-10-13 21:23:41,161] 52813 | assign zext_ln840_562_fu_43332_p1 = add_ln840_1739_fu_43326_p2;
[2025-10-13 21:23:41,161]       |                                   ^
[2025-10-13 21:23:41,161] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52815:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1740_fu_43336_p2' generates 2 bits.
[2025-10-13 21:23:41,161] 52815 | assign zext_ln840_563_fu_43342_p1 = add_ln840_1740_fu_43336_p2;
[2025-10-13 21:23:41,161]       |                                   ^
[2025-10-13 21:23:41,161] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52817:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1741_fu_43346_p2' generates 2 bits.
[2025-10-13 21:23:41,161] 52817 | assign zext_ln840_564_fu_43352_p1 = add_ln840_1741_fu_43346_p2;
[2025-10-13 21:23:41,161]       |                                   ^
[2025-10-13 21:23:41,161] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52819:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1743_fu_43362_p2' generates 3 bits.
[2025-10-13 21:23:41,161] 52819 | assign zext_ln840_565_fu_43368_p1 = add_ln840_1743_fu_43362_p2;
[2025-10-13 21:23:41,161]       |                                   ^
[2025-10-13 21:23:41,161] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52821:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1744_fu_43372_p2' generates 2 bits.
[2025-10-13 21:23:41,161] 52821 | assign zext_ln840_566_fu_43378_p1 = add_ln840_1744_fu_43372_p2;
[2025-10-13 21:23:41,161]       |                                   ^
[2025-10-13 21:23:41,161] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52823:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1745_fu_43382_p2' generates 2 bits.
[2025-10-13 21:23:41,161] 52823 | assign zext_ln840_567_fu_43388_p1 = add_ln840_1745_fu_43382_p2;
[2025-10-13 21:23:41,161]       |                                   ^
[2025-10-13 21:23:41,161] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52825:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1746_fu_43392_p2' generates 3 bits.
[2025-10-13 21:23:41,161] 52825 | assign zext_ln840_568_fu_43398_p1 = add_ln840_1746_fu_43392_p2;
[2025-10-13 21:23:41,161]       |                                   ^
[2025-10-13 21:23:41,161] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52827:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1747_fu_43402_p2' generates 2 bits.
[2025-10-13 21:23:41,161] 52827 | assign zext_ln840_569_fu_43408_p1 = add_ln840_1747_fu_43402_p2;
[2025-10-13 21:23:41,161]       |                                   ^
[2025-10-13 21:23:41,161] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52829:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1095_fu_30582_p2' generates 2 bits.
[2025-10-13 21:23:41,161] 52829 | assign zext_ln840_56_fu_30588_p1 = add_ln840_1095_fu_30582_p2;
[2025-10-13 21:23:41,161]       |                                  ^
[2025-10-13 21:23:41,161] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52831:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1748_fu_43412_p2' generates 2 bits.
[2025-10-13 21:23:41,161] 52831 | assign zext_ln840_570_fu_43418_p1 = add_ln840_1748_fu_43412_p2;
[2025-10-13 21:23:41,161]       |                                   ^
[2025-10-13 21:23:41,162] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52833:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1749_fu_43422_p2' generates 3 bits.
[2025-10-13 21:23:41,162] 52833 | assign zext_ln840_571_fu_43428_p1 = add_ln840_1749_fu_43422_p2;
[2025-10-13 21:23:41,162]       |                                   ^
[2025-10-13 21:23:41,162] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52835:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_793_fu_43594_p2' generates 1 bits.
[2025-10-13 21:23:41,162] 52835 | assign zext_ln840_572_fu_43600_p1 = icmp_ln1039_793_fu_43594_p2;
[2025-10-13 21:23:41,162]       |                                   ^
[2025-10-13 21:23:41,162] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52837:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1753_fu_43610_p2' generates 2 bits.
[2025-10-13 21:23:41,162] 52837 | assign zext_ln840_573_fu_43616_p1 = add_ln840_1753_fu_43610_p2;
[2025-10-13 21:23:41,162]       |                                   ^
[2025-10-13 21:23:41,162] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52839:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1754_fu_43620_p2' generates 2 bits.
[2025-10-13 21:23:41,162] 52839 | assign zext_ln840_574_fu_43626_p1 = add_ln840_1754_fu_43620_p2;
[2025-10-13 21:23:41,162]       |                                   ^
[2025-10-13 21:23:41,162] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52841:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1755_fu_43630_p2' generates 2 bits.
[2025-10-13 21:23:41,162] 52841 | assign zext_ln840_575_fu_43636_p1 = add_ln840_1755_fu_43630_p2;
[2025-10-13 21:23:41,162]       |                                   ^
[2025-10-13 21:23:41,162] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52843:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1757_fu_43646_p2' generates 3 bits.
[2025-10-13 21:23:41,162] 52843 | assign zext_ln840_576_fu_43652_p1 = add_ln840_1757_fu_43646_p2;
[2025-10-13 21:23:41,162]       |                                   ^
[2025-10-13 21:23:41,162] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52845:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1758_fu_43656_p2' generates 2 bits.
[2025-10-13 21:23:41,162] 52845 | assign zext_ln840_577_fu_43662_p1 = add_ln840_1758_fu_43656_p2;
[2025-10-13 21:23:41,162]       |                                   ^
[2025-10-13 21:23:41,162] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52847:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1759_fu_43666_p2' generates 2 bits.
[2025-10-13 21:23:41,162] 52847 | assign zext_ln840_578_fu_43672_p1 = add_ln840_1759_fu_43666_p2;
[2025-10-13 21:23:41,162]       |                                   ^
[2025-10-13 21:23:41,162] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52849:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1760_fu_43676_p2' generates 3 bits.
[2025-10-13 21:23:41,162] 52849 | assign zext_ln840_579_fu_43682_p1 = add_ln840_1760_fu_43676_p2;
[2025-10-13 21:23:41,162]       |                                   ^
[2025-10-13 21:23:41,162] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52851:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1096_fu_30592_p2' generates 2 bits.
[2025-10-13 21:23:41,162] 52851 | assign zext_ln840_57_fu_30598_p1 = add_ln840_1096_fu_30592_p2;
[2025-10-13 21:23:41,162]       |                                  ^
[2025-10-13 21:23:41,162] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52853:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1761_fu_43686_p2' generates 2 bits.
[2025-10-13 21:23:41,162] 52853 | assign zext_ln840_580_fu_43692_p1 = add_ln840_1761_fu_43686_p2;
[2025-10-13 21:23:41,162]       |                                   ^
[2025-10-13 21:23:41,162] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52855:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1762_fu_43696_p2' generates 2 bits.
[2025-10-13 21:23:41,162] 52855 | assign zext_ln840_581_fu_43702_p1 = add_ln840_1762_fu_43696_p2;
[2025-10-13 21:23:41,162]       |                                   ^
[2025-10-13 21:23:41,162] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52857:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1763_fu_43706_p2' generates 3 bits.
[2025-10-13 21:23:41,162] 52857 | assign zext_ln840_582_fu_43712_p1 = add_ln840_1763_fu_43706_p2;
[2025-10-13 21:23:41,162]       |                                   ^
[2025-10-13 21:23:41,162] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52859:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_808_fu_43868_p2' generates 1 bits.
[2025-10-13 21:23:41,162] 52859 | assign zext_ln840_583_fu_43874_p1 = icmp_ln1039_808_fu_43868_p2;
[2025-10-13 21:23:41,162]       |                                   ^
[2025-10-13 21:23:41,162] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52861:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1767_fu_43884_p2' generates 2 bits.
[2025-10-13 21:23:41,162] 52861 | assign zext_ln840_584_fu_43890_p1 = add_ln840_1767_fu_43884_p2;
[2025-10-13 21:23:41,162]       |                                   ^
[2025-10-13 21:23:41,162] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52863:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1768_fu_43894_p2' generates 2 bits.
[2025-10-13 21:23:41,162] 52863 | assign zext_ln840_585_fu_43900_p1 = add_ln840_1768_fu_43894_p2;
[2025-10-13 21:23:41,162]       |                                   ^
[2025-10-13 21:23:41,162] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52865:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1769_fu_43904_p2' generates 2 bits.
[2025-10-13 21:23:41,162] 52865 | assign zext_ln840_586_fu_43910_p1 = add_ln840_1769_fu_43904_p2;
[2025-10-13 21:23:41,162]       |                                   ^
[2025-10-13 21:23:41,162] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52867:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1771_fu_43920_p2' generates 3 bits.
[2025-10-13 21:23:41,162] 52867 | assign zext_ln840_587_fu_43926_p1 = add_ln840_1771_fu_43920_p2;
[2025-10-13 21:23:41,162]       |                                   ^
[2025-10-13 21:23:41,162] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52869:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1772_fu_43930_p2' generates 2 bits.
[2025-10-13 21:23:41,162] 52869 | assign zext_ln840_588_fu_43936_p1 = add_ln840_1772_fu_43930_p2;
[2025-10-13 21:23:41,162]       |                                   ^
[2025-10-13 21:23:41,162] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52871:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1773_fu_43940_p2' generates 2 bits.
[2025-10-13 21:23:41,162] 52871 | assign zext_ln840_589_fu_43946_p1 = add_ln840_1773_fu_43940_p2;
[2025-10-13 21:23:41,162]       |                                   ^
[2025-10-13 21:23:41,162] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52873:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1097_fu_30602_p2' generates 2 bits.
[2025-10-13 21:23:41,162] 52873 | assign zext_ln840_58_fu_30608_p1 = add_ln840_1097_fu_30602_p2;
[2025-10-13 21:23:41,162]       |                                  ^
[2025-10-13 21:23:41,162] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52875:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1774_fu_43950_p2' generates 3 bits.
[2025-10-13 21:23:41,162] 52875 | assign zext_ln840_590_fu_43956_p1 = add_ln840_1774_fu_43950_p2;
[2025-10-13 21:23:41,162]       |                                   ^
[2025-10-13 21:23:41,162] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52877:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1775_fu_43960_p2' generates 2 bits.
[2025-10-13 21:23:41,162] 52877 | assign zext_ln840_591_fu_43966_p1 = add_ln840_1775_fu_43960_p2;
[2025-10-13 21:23:41,162]       |                                   ^
[2025-10-13 21:23:41,162] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52879:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1776_fu_43970_p2' generates 2 bits.
[2025-10-13 21:23:41,162] 52879 | assign zext_ln840_592_fu_43976_p1 = add_ln840_1776_fu_43970_p2;
[2025-10-13 21:23:41,162]       |                                   ^
[2025-10-13 21:23:41,162] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52881:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1777_fu_43980_p2' generates 3 bits.
[2025-10-13 21:23:41,162] 52881 | assign zext_ln840_593_fu_43986_p1 = add_ln840_1777_fu_43980_p2;
[2025-10-13 21:23:41,162]       |                                   ^
[2025-10-13 21:23:41,162] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52883:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_823_fu_44142_p2' generates 1 bits.
[2025-10-13 21:23:41,162] 52883 | assign zext_ln840_594_fu_44148_p1 = icmp_ln1039_823_fu_44142_p2;
[2025-10-13 21:23:41,162]       |                                   ^
[2025-10-13 21:23:41,162] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52885:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1781_fu_44158_p2' generates 2 bits.
[2025-10-13 21:23:41,162] 52885 | assign zext_ln840_595_fu_44164_p1 = add_ln840_1781_fu_44158_p2;
[2025-10-13 21:23:41,162]       |                                   ^
[2025-10-13 21:23:41,162] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52887:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1782_fu_44168_p2' generates 2 bits.
[2025-10-13 21:23:41,162] 52887 | assign zext_ln840_596_fu_44174_p1 = add_ln840_1782_fu_44168_p2;
[2025-10-13 21:23:41,162]       |                                   ^
[2025-10-13 21:23:41,162] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52889:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1783_fu_44178_p2' generates 2 bits.
[2025-10-13 21:23:41,162] 52889 | assign zext_ln840_597_fu_44184_p1 = add_ln840_1783_fu_44178_p2;
[2025-10-13 21:23:41,162]       |                                   ^
[2025-10-13 21:23:41,162] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52891:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1785_fu_44194_p2' generates 3 bits.
[2025-10-13 21:23:41,162] 52891 | assign zext_ln840_598_fu_44200_p1 = add_ln840_1785_fu_44194_p2;
[2025-10-13 21:23:41,162]       |                                   ^
[2025-10-13 21:23:41,162] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52893:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1786_fu_44204_p2' generates 2 bits.
[2025-10-13 21:23:41,162] 52893 | assign zext_ln840_599_fu_44210_p1 = add_ln840_1786_fu_44204_p2;
[2025-10-13 21:23:41,162]       |                                   ^
[2025-10-13 21:23:41,162] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52895:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1099_fu_30618_p2' generates 3 bits.
[2025-10-13 21:23:41,162] 52895 | assign zext_ln840_59_fu_30624_p1 = add_ln840_1099_fu_30618_p2;
[2025-10-13 21:23:41,162]       |                                  ^
[2025-10-13 21:23:41,162] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52897:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1030_fu_29238_p2' generates 2 bits.
[2025-10-13 21:23:41,162] 52897 | assign zext_ln840_5_fu_29244_p1 = add_ln840_1030_fu_29238_p2;
[2025-10-13 21:23:41,162]       |                                 ^
[2025-10-13 21:23:41,162] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52899:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1787_fu_44214_p2' generates 2 bits.
[2025-10-13 21:23:41,162] 52899 | assign zext_ln840_600_fu_44220_p1 = add_ln840_1787_fu_44214_p2;
[2025-10-13 21:23:41,162]       |                                   ^
[2025-10-13 21:23:41,162] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52901:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1788_fu_44224_p2' generates 3 bits.
[2025-10-13 21:23:41,162] 52901 | assign zext_ln840_601_fu_44230_p1 = add_ln840_1788_fu_44224_p2;
[2025-10-13 21:23:41,162]       |                                   ^
[2025-10-13 21:23:41,162] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52903:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1789_fu_44234_p2' generates 2 bits.
[2025-10-13 21:23:41,162] 52903 | assign zext_ln840_602_fu_44240_p1 = add_ln840_1789_fu_44234_p2;
[2025-10-13 21:23:41,162]       |                                   ^
[2025-10-13 21:23:41,162] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52905:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1790_fu_44244_p2' generates 2 bits.
[2025-10-13 21:23:41,162] 52905 | assign zext_ln840_603_fu_44250_p1 = add_ln840_1790_fu_44244_p2;
[2025-10-13 21:23:41,162]       |                                   ^
[2025-10-13 21:23:41,162] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52907:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1791_fu_44254_p2' generates 3 bits.
[2025-10-13 21:23:41,163] 52907 | assign zext_ln840_604_fu_44260_p1 = add_ln840_1791_fu_44254_p2;
[2025-10-13 21:23:41,163]       |                                   ^
[2025-10-13 21:23:41,163] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52909:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_838_fu_44416_p2' generates 1 bits.
[2025-10-13 21:23:41,163] 52909 | assign zext_ln840_605_fu_44422_p1 = icmp_ln1039_838_fu_44416_p2;
[2025-10-13 21:23:41,163]       |                                   ^
[2025-10-13 21:23:41,163] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52911:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1795_fu_44432_p2' generates 2 bits.
[2025-10-13 21:23:41,163] 52911 | assign zext_ln840_606_fu_44438_p1 = add_ln840_1795_fu_44432_p2;
[2025-10-13 21:23:41,163]       |                                   ^
[2025-10-13 21:23:41,163] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52913:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1796_fu_44442_p2' generates 2 bits.
[2025-10-13 21:23:41,163] 52913 | assign zext_ln840_607_fu_44448_p1 = add_ln840_1796_fu_44442_p2;
[2025-10-13 21:23:41,163]       |                                   ^
[2025-10-13 21:23:41,163] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52915:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1797_fu_44452_p2' generates 2 bits.
[2025-10-13 21:23:41,163] 52915 | assign zext_ln840_608_fu_44458_p1 = add_ln840_1797_fu_44452_p2;
[2025-10-13 21:23:41,163]       |                                   ^
[2025-10-13 21:23:41,163] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52917:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1799_fu_44468_p2' generates 3 bits.
[2025-10-13 21:23:41,163] 52917 | assign zext_ln840_609_fu_44474_p1 = add_ln840_1799_fu_44468_p2;
[2025-10-13 21:23:41,163]       |                                   ^
[2025-10-13 21:23:41,163] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52919:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1100_fu_30628_p2' generates 2 bits.
[2025-10-13 21:23:41,163] 52919 | assign zext_ln840_60_fu_30634_p1 = add_ln840_1100_fu_30628_p2;
[2025-10-13 21:23:41,163]       |                                  ^
[2025-10-13 21:23:41,163] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52921:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1800_fu_44478_p2' generates 2 bits.
[2025-10-13 21:23:41,163] 52921 | assign zext_ln840_610_fu_44484_p1 = add_ln840_1800_fu_44478_p2;
[2025-10-13 21:23:41,163]       |                                   ^
[2025-10-13 21:23:41,163] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52923:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1801_fu_44488_p2' generates 2 bits.
[2025-10-13 21:23:41,163] 52923 | assign zext_ln840_611_fu_44494_p1 = add_ln840_1801_fu_44488_p2;
[2025-10-13 21:23:41,163]       |                                   ^
[2025-10-13 21:23:41,163] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52925:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1802_fu_44498_p2' generates 3 bits.
[2025-10-13 21:23:41,163] 52925 | assign zext_ln840_612_fu_44504_p1 = add_ln840_1802_fu_44498_p2;
[2025-10-13 21:23:41,163]       |                                   ^
[2025-10-13 21:23:41,163] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52927:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1803_fu_44508_p2' generates 2 bits.
[2025-10-13 21:23:41,163] 52927 | assign zext_ln840_613_fu_44514_p1 = add_ln840_1803_fu_44508_p2;
[2025-10-13 21:23:41,163]       |                                   ^
[2025-10-13 21:23:41,163] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52929:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1804_fu_44518_p2' generates 2 bits.
[2025-10-13 21:23:41,163] 52929 | assign zext_ln840_614_fu_44524_p1 = add_ln840_1804_fu_44518_p2;
[2025-10-13 21:23:41,163]       |                                   ^
[2025-10-13 21:23:41,163] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52931:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1805_fu_44528_p2' generates 3 bits.
[2025-10-13 21:23:41,163] 52931 | assign zext_ln840_615_fu_44534_p1 = add_ln840_1805_fu_44528_p2;
[2025-10-13 21:23:41,163]       |                                   ^
[2025-10-13 21:23:41,163] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52933:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_853_fu_44690_p2' generates 1 bits.
[2025-10-13 21:23:41,163] 52933 | assign zext_ln840_616_fu_44696_p1 = icmp_ln1039_853_fu_44690_p2;
[2025-10-13 21:23:41,163]       |                                   ^
[2025-10-13 21:23:41,163] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52935:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1809_fu_44706_p2' generates 2 bits.
[2025-10-13 21:23:41,163] 52935 | assign zext_ln840_617_fu_44712_p1 = add_ln840_1809_fu_44706_p2;
[2025-10-13 21:23:41,163]       |                                   ^
[2025-10-13 21:23:41,163] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52937:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1810_fu_44716_p2' generates 2 bits.
[2025-10-13 21:23:41,163] 52937 | assign zext_ln840_618_fu_44722_p1 = add_ln840_1810_fu_44716_p2;
[2025-10-13 21:23:41,163]       |                                   ^
[2025-10-13 21:23:41,163] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52939:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1811_fu_44726_p2' generates 2 bits.
[2025-10-13 21:23:41,163] 52939 | assign zext_ln840_619_fu_44732_p1 = add_ln840_1811_fu_44726_p2;
[2025-10-13 21:23:41,163]       |                                   ^
[2025-10-13 21:23:41,163] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52941:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1101_fu_30638_p2' generates 2 bits.
[2025-10-13 21:23:41,163] 52941 | assign zext_ln840_61_fu_30644_p1 = add_ln840_1101_fu_30638_p2;
[2025-10-13 21:23:41,163]       |                                  ^
[2025-10-13 21:23:41,163] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52943:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1813_fu_44742_p2' generates 3 bits.
[2025-10-13 21:23:41,163] 52943 | assign zext_ln840_620_fu_44748_p1 = add_ln840_1813_fu_44742_p2;
[2025-10-13 21:23:41,163]       |                                   ^
[2025-10-13 21:23:41,163] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52945:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1814_fu_44752_p2' generates 2 bits.
[2025-10-13 21:23:41,163] 52945 | assign zext_ln840_621_fu_44758_p1 = add_ln840_1814_fu_44752_p2;
[2025-10-13 21:23:41,163]       |                                   ^
[2025-10-13 21:23:41,163] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52947:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1815_fu_44762_p2' generates 2 bits.
[2025-10-13 21:23:41,163] 52947 | assign zext_ln840_622_fu_44768_p1 = add_ln840_1815_fu_44762_p2;
[2025-10-13 21:23:41,163]       |                                   ^
[2025-10-13 21:23:41,163] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52949:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1816_fu_44772_p2' generates 3 bits.
[2025-10-13 21:23:41,163] 52949 | assign zext_ln840_623_fu_44778_p1 = add_ln840_1816_fu_44772_p2;
[2025-10-13 21:23:41,163]       |                                   ^
[2025-10-13 21:23:41,163] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52951:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1817_fu_44782_p2' generates 2 bits.
[2025-10-13 21:23:41,163] 52951 | assign zext_ln840_624_fu_44788_p1 = add_ln840_1817_fu_44782_p2;
[2025-10-13 21:23:41,163]       |                                   ^
[2025-10-13 21:23:41,163] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52953:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1818_fu_44792_p2' generates 2 bits.
[2025-10-13 21:23:41,163] 52953 | assign zext_ln840_625_fu_44798_p1 = add_ln840_1818_fu_44792_p2;
[2025-10-13 21:23:41,163]       |                                   ^
[2025-10-13 21:23:41,163] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52955:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1819_fu_44802_p2' generates 3 bits.
[2025-10-13 21:23:41,163] 52955 | assign zext_ln840_626_fu_44808_p1 = add_ln840_1819_fu_44802_p2;
[2025-10-13 21:23:41,163]       |                                   ^
[2025-10-13 21:23:41,163] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52957:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_868_fu_44964_p2' generates 1 bits.
[2025-10-13 21:23:41,163] 52957 | assign zext_ln840_627_fu_44970_p1 = icmp_ln1039_868_fu_44964_p2;
[2025-10-13 21:23:41,163]       |                                   ^
[2025-10-13 21:23:41,163] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52959:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1823_fu_44980_p2' generates 2 bits.
[2025-10-13 21:23:41,163] 52959 | assign zext_ln840_628_fu_44986_p1 = add_ln840_1823_fu_44980_p2;
[2025-10-13 21:23:41,163]       |                                   ^
[2025-10-13 21:23:41,163] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52961:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1824_fu_44990_p2' generates 2 bits.
[2025-10-13 21:23:41,163] 52961 | assign zext_ln840_629_fu_44996_p1 = add_ln840_1824_fu_44990_p2;
[2025-10-13 21:23:41,163]       |                                   ^
[2025-10-13 21:23:41,163] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52963:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1102_fu_30648_p2' generates 3 bits.
[2025-10-13 21:23:41,163] 52963 | assign zext_ln840_62_fu_30654_p1 = add_ln840_1102_fu_30648_p2;
[2025-10-13 21:23:41,163]       |                                  ^
[2025-10-13 21:23:41,163] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52965:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1825_fu_45000_p2' generates 2 bits.
[2025-10-13 21:23:41,163] 52965 | assign zext_ln840_630_fu_45006_p1 = add_ln840_1825_fu_45000_p2;
[2025-10-13 21:23:41,163]       |                                   ^
[2025-10-13 21:23:41,163] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52967:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1827_fu_45016_p2' generates 3 bits.
[2025-10-13 21:23:41,163] 52967 | assign zext_ln840_631_fu_45022_p1 = add_ln840_1827_fu_45016_p2;
[2025-10-13 21:23:41,163]       |                                   ^
[2025-10-13 21:23:41,163] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52969:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1828_fu_45026_p2' generates 2 bits.
[2025-10-13 21:23:41,163] 52969 | assign zext_ln840_632_fu_45032_p1 = add_ln840_1828_fu_45026_p2;
[2025-10-13 21:23:41,163]       |                                   ^
[2025-10-13 21:23:41,163] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52971:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1829_fu_45036_p2' generates 2 bits.
[2025-10-13 21:23:41,163] 52971 | assign zext_ln840_633_fu_45042_p1 = add_ln840_1829_fu_45036_p2;
[2025-10-13 21:23:41,163]       |                                   ^
[2025-10-13 21:23:41,163] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52973:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1830_fu_45046_p2' generates 3 bits.
[2025-10-13 21:23:41,163] 52973 | assign zext_ln840_634_fu_45052_p1 = add_ln840_1830_fu_45046_p2;
[2025-10-13 21:23:41,163]       |                                   ^
[2025-10-13 21:23:41,163] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52975:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1831_fu_45056_p2' generates 2 bits.
[2025-10-13 21:23:41,163] 52975 | assign zext_ln840_635_fu_45062_p1 = add_ln840_1831_fu_45056_p2;
[2025-10-13 21:23:41,163]       |                                   ^
[2025-10-13 21:23:41,163] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52977:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1832_fu_45066_p2' generates 2 bits.
[2025-10-13 21:23:41,163] 52977 | assign zext_ln840_636_fu_45072_p1 = add_ln840_1832_fu_45066_p2;
[2025-10-13 21:23:41,163]       |                                   ^
[2025-10-13 21:23:41,163] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52979:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1833_fu_45076_p2' generates 3 bits.
[2025-10-13 21:23:41,163] 52979 | assign zext_ln840_637_fu_45082_p1 = add_ln840_1833_fu_45076_p2;
[2025-10-13 21:23:41,163]       |                                   ^
[2025-10-13 21:23:41,163] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52981:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_883_fu_45238_p2' generates 1 bits.
[2025-10-13 21:23:41,163] 52981 | assign zext_ln840_638_fu_45244_p1 = icmp_ln1039_883_fu_45238_p2;
[2025-10-13 21:23:41,163]       |                                   ^
[2025-10-13 21:23:41,163] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52983:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1837_fu_45254_p2' generates 2 bits.
[2025-10-13 21:23:41,164] 52983 | assign zext_ln840_639_fu_45260_p1 = add_ln840_1837_fu_45254_p2;
[2025-10-13 21:23:41,164]       |                                   ^
[2025-10-13 21:23:41,164] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52985:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1103_fu_30658_p2' generates 2 bits.
[2025-10-13 21:23:41,164] 52985 | assign zext_ln840_63_fu_30664_p1 = add_ln840_1103_fu_30658_p2;
[2025-10-13 21:23:41,164]       |                                  ^
[2025-10-13 21:23:41,164] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52987:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1838_fu_45264_p2' generates 2 bits.
[2025-10-13 21:23:41,164] 52987 | assign zext_ln840_640_fu_45270_p1 = add_ln840_1838_fu_45264_p2;
[2025-10-13 21:23:41,164]       |                                   ^
[2025-10-13 21:23:41,164] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52989:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1839_fu_45274_p2' generates 2 bits.
[2025-10-13 21:23:41,164] 52989 | assign zext_ln840_641_fu_45280_p1 = add_ln840_1839_fu_45274_p2;
[2025-10-13 21:23:41,164]       |                                   ^
[2025-10-13 21:23:41,164] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52991:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1841_fu_45290_p2' generates 3 bits.
[2025-10-13 21:23:41,164] 52991 | assign zext_ln840_642_fu_45296_p1 = add_ln840_1841_fu_45290_p2;
[2025-10-13 21:23:41,164]       |                                   ^
[2025-10-13 21:23:41,164] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52993:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1842_fu_45300_p2' generates 2 bits.
[2025-10-13 21:23:41,164] 52993 | assign zext_ln840_643_fu_45306_p1 = add_ln840_1842_fu_45300_p2;
[2025-10-13 21:23:41,164]       |                                   ^
[2025-10-13 21:23:41,164] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52995:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1843_fu_45310_p2' generates 2 bits.
[2025-10-13 21:23:41,164] 52995 | assign zext_ln840_644_fu_45316_p1 = add_ln840_1843_fu_45310_p2;
[2025-10-13 21:23:41,164]       |                                   ^
[2025-10-13 21:23:41,164] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52997:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1844_fu_45320_p2' generates 3 bits.
[2025-10-13 21:23:41,164] 52997 | assign zext_ln840_645_fu_45326_p1 = add_ln840_1844_fu_45320_p2;
[2025-10-13 21:23:41,164]       |                                   ^
[2025-10-13 21:23:41,164] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:52999:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1845_fu_45330_p2' generates 2 bits.
[2025-10-13 21:23:41,164] 52999 | assign zext_ln840_646_fu_45336_p1 = add_ln840_1845_fu_45330_p2;
[2025-10-13 21:23:41,164]       |                                   ^
[2025-10-13 21:23:41,164] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:53001:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1846_fu_45340_p2' generates 2 bits.
[2025-10-13 21:23:41,164] 53001 | assign zext_ln840_647_fu_45346_p1 = add_ln840_1846_fu_45340_p2;
[2025-10-13 21:23:41,164]       |                                   ^
[2025-10-13 21:23:41,164] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:53003:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1847_fu_45350_p2' generates 3 bits.
[2025-10-13 21:23:41,164] 53003 | assign zext_ln840_648_fu_45356_p1 = add_ln840_1847_fu_45350_p2;
[2025-10-13 21:23:41,164]       |                                   ^
[2025-10-13 21:23:41,164] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:53005:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_898_fu_45522_p2' generates 1 bits.
[2025-10-13 21:23:41,164] 53005 | assign zext_ln840_649_fu_45528_p1 = icmp_ln1039_898_fu_45522_p2;
[2025-10-13 21:23:41,164]       |                                   ^
[2025-10-13 21:23:41,164] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:53007:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1104_fu_30668_p2' generates 2 bits.
[2025-10-13 21:23:41,164] 53007 | assign zext_ln840_64_fu_30674_p1 = add_ln840_1104_fu_30668_p2;
[2025-10-13 21:23:41,164]       |                                  ^
[2025-10-13 21:23:41,164] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:53009:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1851_fu_45538_p2' generates 2 bits.
[2025-10-13 21:23:41,164] 53009 | assign zext_ln840_650_fu_45544_p1 = add_ln840_1851_fu_45538_p2;
[2025-10-13 21:23:41,164]       |                                   ^
[2025-10-13 21:23:41,164] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:53011:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1852_fu_45548_p2' generates 2 bits.
[2025-10-13 21:23:41,164] 53011 | assign zext_ln840_651_fu_45554_p1 = add_ln840_1852_fu_45548_p2;
[2025-10-13 21:23:41,164]       |                                   ^
[2025-10-13 21:23:41,164] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:53013:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1853_fu_45558_p2' generates 2 bits.
[2025-10-13 21:23:41,164] 53013 | assign zext_ln840_652_fu_45564_p1 = add_ln840_1853_fu_45558_p2;
[2025-10-13 21:23:41,164]       |                                   ^
[2025-10-13 21:23:41,164] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:53015:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1855_fu_45574_p2' generates 3 bits.
[2025-10-13 21:23:41,164] 53015 | assign zext_ln840_653_fu_45580_p1 = add_ln840_1855_fu_45574_p2;
[2025-10-13 21:23:41,164]       |                                   ^
[2025-10-13 21:23:41,164] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:53017:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1856_fu_45584_p2' generates 2 bits.
[2025-10-13 21:23:41,164] 53017 | assign zext_ln840_654_fu_45590_p1 = add_ln840_1856_fu_45584_p2;
[2025-10-13 21:23:41,164]       |                                   ^
[2025-10-13 21:23:41,164] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:53019:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1857_fu_45594_p2' generates 2 bits.
[2025-10-13 21:23:41,164] 53019 | assign zext_ln840_655_fu_45600_p1 = add_ln840_1857_fu_45594_p2;
[2025-10-13 21:23:41,164]       |                                   ^
[2025-10-13 21:23:41,164] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:53021:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1858_fu_45604_p2' generates 3 bits.
[2025-10-13 21:23:41,164] 53021 | assign zext_ln840_656_fu_45610_p1 = add_ln840_1858_fu_45604_p2;
[2025-10-13 21:23:41,164]       |                                   ^
[2025-10-13 21:23:41,164] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:53023:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1859_fu_45614_p2' generates 2 bits.
[2025-10-13 21:23:41,164] 53023 | assign zext_ln840_657_fu_45620_p1 = add_ln840_1859_fu_45614_p2;
[2025-10-13 21:23:41,164]       |                                   ^
[2025-10-13 21:23:41,164] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:53025:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1860_fu_45624_p2' generates 2 bits.
[2025-10-13 21:23:41,164] 53025 | assign zext_ln840_658_fu_45630_p1 = add_ln840_1860_fu_45624_p2;
[2025-10-13 21:23:41,164]       |                                   ^
[2025-10-13 21:23:41,164] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:53027:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1861_fu_45634_p2' generates 3 bits.
[2025-10-13 21:23:41,164] 53027 | assign zext_ln840_659_fu_45640_p1 = add_ln840_1861_fu_45634_p2;
[2025-10-13 21:23:41,164]       |                                   ^
[2025-10-13 21:23:41,164] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:53029:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1105_fu_30678_p2' generates 3 bits.
[2025-10-13 21:23:41,164] 53029 | assign zext_ln840_65_fu_30684_p1 = add_ln840_1105_fu_30678_p2;
[2025-10-13 21:23:41,164]       |                                  ^
[2025-10-13 21:23:41,164] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:53031:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_913_fu_45806_p2' generates 1 bits.
[2025-10-13 21:23:41,164] 53031 | assign zext_ln840_660_fu_45812_p1 = icmp_ln1039_913_fu_45806_p2;
[2025-10-13 21:23:41,164]       |                                   ^
[2025-10-13 21:23:41,164] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:53033:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1865_fu_45822_p2' generates 2 bits.
[2025-10-13 21:23:41,164] 53033 | assign zext_ln840_661_fu_45828_p1 = add_ln840_1865_fu_45822_p2;
[2025-10-13 21:23:41,164]       |                                   ^
[2025-10-13 21:23:41,164] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:53035:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1866_fu_45832_p2' generates 2 bits.
[2025-10-13 21:23:41,164] 53035 | assign zext_ln840_662_fu_45838_p1 = add_ln840_1866_fu_45832_p2;
[2025-10-13 21:23:41,164]       |                                   ^
[2025-10-13 21:23:41,164] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:53037:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1867_fu_45842_p2' generates 2 bits.
[2025-10-13 21:23:41,164] 53037 | assign zext_ln840_663_fu_45848_p1 = add_ln840_1867_fu_45842_p2;
[2025-10-13 21:23:41,164]       |                                   ^
[2025-10-13 21:23:41,164] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:53039:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1869_fu_45858_p2' generates 3 bits.
[2025-10-13 21:23:41,164] 53039 | assign zext_ln840_664_fu_45864_p1 = add_ln840_1869_fu_45858_p2;
[2025-10-13 21:23:41,164]       |                                   ^
[2025-10-13 21:23:41,164] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:53041:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1870_fu_45868_p2' generates 2 bits.
[2025-10-13 21:23:41,164] 53041 | assign zext_ln840_665_fu_45874_p1 = add_ln840_1870_fu_45868_p2;
[2025-10-13 21:23:41,164]       |                                   ^
[2025-10-13 21:23:41,164] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:53043:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1871_fu_45878_p2' generates 2 bits.
[2025-10-13 21:23:41,164] 53043 | assign zext_ln840_666_fu_45884_p1 = add_ln840_1871_fu_45878_p2;
[2025-10-13 21:23:41,164]       |                                   ^
[2025-10-13 21:23:41,164] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:53045:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1872_fu_45888_p2' generates 3 bits.
[2025-10-13 21:23:41,164] 53045 | assign zext_ln840_667_fu_45894_p1 = add_ln840_1872_fu_45888_p2;
[2025-10-13 21:23:41,164]       |                                   ^
[2025-10-13 21:23:41,164] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:53047:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1873_fu_45898_p2' generates 2 bits.
[2025-10-13 21:23:41,164] 53047 | assign zext_ln840_668_fu_45904_p1 = add_ln840_1873_fu_45898_p2;
[2025-10-13 21:23:41,164]       |                                   ^
[2025-10-13 21:23:41,164] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:53049:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1874_fu_45908_p2' generates 2 bits.
[2025-10-13 21:23:41,164] 53049 | assign zext_ln840_669_fu_45914_p1 = add_ln840_1874_fu_45908_p2;
[2025-10-13 21:23:41,164]       |                                   ^
[2025-10-13 21:23:41,164] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:53051:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_103_fu_30840_p2' generates 1 bits.
[2025-10-13 21:23:41,164] 53051 | assign zext_ln840_66_fu_30846_p1 = icmp_ln1039_103_fu_30840_p2;
[2025-10-13 21:23:41,164]       |                                  ^
[2025-10-13 21:23:41,164] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:53053:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1875_fu_45918_p2' generates 3 bits.
[2025-10-13 21:23:41,164] 53053 | assign zext_ln840_670_fu_45924_p1 = add_ln840_1875_fu_45918_p2;
[2025-10-13 21:23:41,164]       |                                   ^
[2025-10-13 21:23:41,164] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:53055:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_928_fu_46090_p2' generates 1 bits.
[2025-10-13 21:23:41,164] 53055 | assign zext_ln840_671_fu_46096_p1 = icmp_ln1039_928_fu_46090_p2;
[2025-10-13 21:23:41,164]       |                                   ^
[2025-10-13 21:23:41,164] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:53057:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1879_fu_46106_p2' generates 2 bits.
[2025-10-13 21:23:41,164] 53057 | assign zext_ln840_672_fu_46112_p1 = add_ln840_1879_fu_46106_p2;
[2025-10-13 21:23:41,164]       |                                   ^
[2025-10-13 21:23:41,165] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:53059:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1880_fu_46116_p2' generates 2 bits.
[2025-10-13 21:23:41,165] 53059 | assign zext_ln840_673_fu_46122_p1 = add_ln840_1880_fu_46116_p2;
[2025-10-13 21:23:41,165]       |                                   ^
[2025-10-13 21:23:41,165] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:53061:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1881_fu_46126_p2' generates 2 bits.
[2025-10-13 21:23:41,165] 53061 | assign zext_ln840_674_fu_46132_p1 = add_ln840_1881_fu_46126_p2;
[2025-10-13 21:23:41,165]       |                                   ^
[2025-10-13 21:23:41,165] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:53063:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1883_fu_46142_p2' generates 3 bits.
[2025-10-13 21:23:41,165] 53063 | assign zext_ln840_675_fu_46148_p1 = add_ln840_1883_fu_46142_p2;
[2025-10-13 21:23:41,165]       |                                   ^
[2025-10-13 21:23:41,165] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:53065:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1884_fu_46152_p2' generates 2 bits.
[2025-10-13 21:23:41,165] 53065 | assign zext_ln840_676_fu_46158_p1 = add_ln840_1884_fu_46152_p2;
[2025-10-13 21:23:41,165]       |                                   ^
[2025-10-13 21:23:41,165] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:53067:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1885_fu_46162_p2' generates 2 bits.
[2025-10-13 21:23:41,165] 53067 | assign zext_ln840_677_fu_46168_p1 = add_ln840_1885_fu_46162_p2;
[2025-10-13 21:23:41,165]       |                                   ^
[2025-10-13 21:23:41,165] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:53069:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1886_fu_46172_p2' generates 3 bits.
[2025-10-13 21:23:41,165] 53069 | assign zext_ln840_678_fu_46178_p1 = add_ln840_1886_fu_46172_p2;
[2025-10-13 21:23:41,165]       |                                   ^
[2025-10-13 21:23:41,165] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:53071:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1887_fu_46182_p2' generates 2 bits.
[2025-10-13 21:23:41,165] 53071 | assign zext_ln840_679_fu_46188_p1 = add_ln840_1887_fu_46182_p2;
[2025-10-13 21:23:41,165]       |                                   ^
[2025-10-13 21:23:41,165] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:53073:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1109_fu_30856_p2' generates 2 bits.
[2025-10-13 21:23:41,165] 53073 | assign zext_ln840_67_fu_30862_p1 = add_ln840_1109_fu_30856_p2;
[2025-10-13 21:23:41,165]       |                                  ^
[2025-10-13 21:23:41,165] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:53075:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1888_fu_46192_p2' generates 2 bits.
[2025-10-13 21:23:41,165] 53075 | assign zext_ln840_680_fu_46198_p1 = add_ln840_1888_fu_46192_p2;
[2025-10-13 21:23:41,165]       |                                   ^
[2025-10-13 21:23:41,165] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:53077:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1889_fu_46202_p2' generates 3 bits.
[2025-10-13 21:23:41,165] 53077 | assign zext_ln840_681_fu_46208_p1 = add_ln840_1889_fu_46202_p2;
[2025-10-13 21:23:41,165]       |                                   ^
[2025-10-13 21:23:41,165] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:53079:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_943_fu_46374_p2' generates 1 bits.
[2025-10-13 21:23:41,165] 53079 | assign zext_ln840_682_fu_46380_p1 = icmp_ln1039_943_fu_46374_p2;
[2025-10-13 21:23:41,165]       |                                   ^
[2025-10-13 21:23:41,165] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:53081:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1893_fu_46390_p2' generates 2 bits.
[2025-10-13 21:23:41,165] 53081 | assign zext_ln840_683_fu_46396_p1 = add_ln840_1893_fu_46390_p2;
[2025-10-13 21:23:41,165]       |                                   ^
[2025-10-13 21:23:41,165] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:53083:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1894_fu_46400_p2' generates 2 bits.
[2025-10-13 21:23:41,165] 53083 | assign zext_ln840_684_fu_46406_p1 = add_ln840_1894_fu_46400_p2;
[2025-10-13 21:23:41,165]       |                                   ^
[2025-10-13 21:23:41,165] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:53085:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1895_fu_46410_p2' generates 2 bits.
[2025-10-13 21:23:41,165] 53085 | assign zext_ln840_685_fu_46416_p1 = add_ln840_1895_fu_46410_p2;
[2025-10-13 21:23:41,165]       |                                   ^
[2025-10-13 21:23:41,165] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:53087:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1897_fu_46426_p2' generates 3 bits.
[2025-10-13 21:23:41,165] 53087 | assign zext_ln840_686_fu_46432_p1 = add_ln840_1897_fu_46426_p2;
[2025-10-13 21:23:41,165]       |                                   ^
[2025-10-13 21:23:41,165] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:53089:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1898_fu_46436_p2' generates 2 bits.
[2025-10-13 21:23:41,165] 53089 | assign zext_ln840_687_fu_46442_p1 = add_ln840_1898_fu_46436_p2;
[2025-10-13 21:23:41,165]       |                                   ^
[2025-10-13 21:23:41,165] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:53091:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1899_fu_46446_p2' generates 2 bits.
[2025-10-13 21:23:41,165] 53091 | assign zext_ln840_688_fu_46452_p1 = add_ln840_1899_fu_46446_p2;
[2025-10-13 21:23:41,165]       |                                   ^
[2025-10-13 21:23:41,165] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:53093:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1900_fu_46456_p2' generates 3 bits.
[2025-10-13 21:23:41,165] 53093 | assign zext_ln840_689_fu_46462_p1 = add_ln840_1900_fu_46456_p2;
[2025-10-13 21:23:41,165]       |                                   ^
[2025-10-13 21:23:41,165] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:53095:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1110_fu_30866_p2' generates 2 bits.
[2025-10-13 21:23:41,165] 53095 | assign zext_ln840_68_fu_30872_p1 = add_ln840_1110_fu_30866_p2;
[2025-10-13 21:23:41,165]       |                                  ^
[2025-10-13 21:23:41,165] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:53097:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1901_fu_46466_p2' generates 2 bits.
[2025-10-13 21:23:41,165] 53097 | assign zext_ln840_690_fu_46472_p1 = add_ln840_1901_fu_46466_p2;
[2025-10-13 21:23:41,165]       |                                   ^
[2025-10-13 21:23:41,165] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:53099:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1902_fu_46476_p2' generates 2 bits.
[2025-10-13 21:23:41,165] 53099 | assign zext_ln840_691_fu_46482_p1 = add_ln840_1902_fu_46476_p2;
[2025-10-13 21:23:41,165]       |                                   ^
[2025-10-13 21:23:41,165] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:53101:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1903_fu_46486_p2' generates 3 bits.
[2025-10-13 21:23:41,165] 53101 | assign zext_ln840_692_fu_46492_p1 = add_ln840_1903_fu_46486_p2;
[2025-10-13 21:23:41,165]       |                                   ^
[2025-10-13 21:23:41,165] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:53103:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_958_fu_46658_p2' generates 1 bits.
[2025-10-13 21:23:41,165] 53103 | assign zext_ln840_693_fu_46664_p1 = icmp_ln1039_958_fu_46658_p2;
[2025-10-13 21:23:41,165]       |                                   ^
[2025-10-13 21:23:41,165] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:53105:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1907_fu_46674_p2' generates 2 bits.
[2025-10-13 21:23:41,165] 53105 | assign zext_ln840_694_fu_46680_p1 = add_ln840_1907_fu_46674_p2;
[2025-10-13 21:23:41,165]       |                                   ^
[2025-10-13 21:23:41,165] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:53107:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1908_fu_46684_p2' generates 2 bits.
[2025-10-13 21:23:41,165] 53107 | assign zext_ln840_695_fu_46690_p1 = add_ln840_1908_fu_46684_p2;
[2025-10-13 21:23:41,165]       |                                   ^
[2025-10-13 21:23:41,165] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:53109:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1909_fu_46694_p2' generates 2 bits.
[2025-10-13 21:23:41,165] 53109 | assign zext_ln840_696_fu_46700_p1 = add_ln840_1909_fu_46694_p2;
[2025-10-13 21:23:41,165]       |                                   ^
[2025-10-13 21:23:41,165] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:53111:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1911_fu_46710_p2' generates 3 bits.
[2025-10-13 21:23:41,165] 53111 | assign zext_ln840_697_fu_46716_p1 = add_ln840_1911_fu_46710_p2;
[2025-10-13 21:23:41,165]       |                                   ^
[2025-10-13 21:23:41,165] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:53113:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1912_fu_46720_p2' generates 2 bits.
[2025-10-13 21:23:41,165] 53113 | assign zext_ln840_698_fu_46726_p1 = add_ln840_1912_fu_46720_p2;
[2025-10-13 21:23:41,165]       |                                   ^
[2025-10-13 21:23:41,165] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:53115:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1913_fu_46730_p2' generates 2 bits.
[2025-10-13 21:23:41,165] 53115 | assign zext_ln840_699_fu_46736_p1 = add_ln840_1913_fu_46730_p2;
[2025-10-13 21:23:41,165]       |                                   ^
[2025-10-13 21:23:41,165] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:53117:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1111_fu_30876_p2' generates 2 bits.
[2025-10-13 21:23:41,165] 53117 | assign zext_ln840_69_fu_30882_p1 = add_ln840_1111_fu_30876_p2;
[2025-10-13 21:23:41,165]       |                                  ^
[2025-10-13 21:23:41,165] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:53119:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1031_fu_29248_p2' generates 2 bits.
[2025-10-13 21:23:41,165] 53119 | assign zext_ln840_6_fu_29254_p1 = add_ln840_1031_fu_29248_p2;
[2025-10-13 21:23:41,165]       |                                 ^
[2025-10-13 21:23:41,165] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:53121:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1914_fu_46740_p2' generates 3 bits.
[2025-10-13 21:23:41,165] 53121 | assign zext_ln840_700_fu_46746_p1 = add_ln840_1914_fu_46740_p2;
[2025-10-13 21:23:41,165]       |                                   ^
[2025-10-13 21:23:41,165] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:53123:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1915_fu_46750_p2' generates 2 bits.
[2025-10-13 21:23:41,165] 53123 | assign zext_ln840_701_fu_46756_p1 = add_ln840_1915_fu_46750_p2;
[2025-10-13 21:23:41,165]       |                                   ^
[2025-10-13 21:23:41,165] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:53125:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1916_fu_46760_p2' generates 2 bits.
[2025-10-13 21:23:41,165] 53125 | assign zext_ln840_702_fu_46766_p1 = add_ln840_1916_fu_46760_p2;
[2025-10-13 21:23:41,165]       |                                   ^
[2025-10-13 21:23:41,165] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:53127:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1917_fu_46770_p2' generates 3 bits.
[2025-10-13 21:23:41,165] 53127 | assign zext_ln840_703_fu_46776_p1 = add_ln840_1917_fu_46770_p2;
[2025-10-13 21:23:41,165]       |                                   ^
[2025-10-13 21:23:41,165] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:53129:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1113_fu_30892_p2' generates 3 bits.
[2025-10-13 21:23:41,165] 53129 | assign zext_ln840_70_fu_30898_p1 = add_ln840_1113_fu_30892_p2;
[2025-10-13 21:23:41,165]       |                                  ^
[2025-10-13 21:23:41,165] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:53131:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1114_fu_30902_p2' generates 2 bits.
[2025-10-13 21:23:41,165] 53131 | assign zext_ln840_71_fu_30908_p1 = add_ln840_1114_fu_30902_p2;
[2025-10-13 21:23:41,165]       |                                  ^
[2025-10-13 21:23:41,165] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:53133:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1115_fu_30912_p2' generates 2 bits.
[2025-10-13 21:23:41,165] 53133 | assign zext_ln840_72_fu_30918_p1 = add_ln840_1115_fu_30912_p2;
[2025-10-13 21:23:41,165]       |                                  ^
[2025-10-13 21:23:41,165] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:53135:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1116_fu_30922_p2' generates 3 bits.
[2025-10-13 21:23:41,166] 53135 | assign zext_ln840_73_fu_30928_p1 = add_ln840_1116_fu_30922_p2;
[2025-10-13 21:23:41,166]       |                                  ^
[2025-10-13 21:23:41,166] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:53137:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1117_fu_30932_p2' generates 2 bits.
[2025-10-13 21:23:41,166] 53137 | assign zext_ln840_74_fu_30938_p1 = add_ln840_1117_fu_30932_p2;
[2025-10-13 21:23:41,166]       |                                  ^
[2025-10-13 21:23:41,166] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:53139:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1118_fu_30942_p2' generates 2 bits.
[2025-10-13 21:23:41,166] 53139 | assign zext_ln840_75_fu_30948_p1 = add_ln840_1118_fu_30942_p2;
[2025-10-13 21:23:41,166]       |                                  ^
[2025-10-13 21:23:41,166] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:53141:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1119_fu_30952_p2' generates 3 bits.
[2025-10-13 21:23:41,166] 53141 | assign zext_ln840_76_fu_30958_p1 = add_ln840_1119_fu_30952_p2;
[2025-10-13 21:23:41,166]       |                                  ^
[2025-10-13 21:23:41,166] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:53143:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_118_fu_31124_p2' generates 1 bits.
[2025-10-13 21:23:41,166] 53143 | assign zext_ln840_77_fu_31130_p1 = icmp_ln1039_118_fu_31124_p2;
[2025-10-13 21:23:41,166]       |                                  ^
[2025-10-13 21:23:41,166] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:53145:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1123_fu_31140_p2' generates 2 bits.
[2025-10-13 21:23:41,166] 53145 | assign zext_ln840_78_fu_31146_p1 = add_ln840_1123_fu_31140_p2;
[2025-10-13 21:23:41,166]       |                                  ^
[2025-10-13 21:23:41,166] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:53147:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1124_fu_31150_p2' generates 2 bits.
[2025-10-13 21:23:41,166] 53147 | assign zext_ln840_79_fu_31156_p1 = add_ln840_1124_fu_31150_p2;
[2025-10-13 21:23:41,166]       |                                  ^
[2025-10-13 21:23:41,166] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:53149:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1032_fu_29258_p2' generates 3 bits.
[2025-10-13 21:23:41,166] 53149 | assign zext_ln840_7_fu_29264_p1 = add_ln840_1032_fu_29258_p2;
[2025-10-13 21:23:41,166]       |                                 ^
[2025-10-13 21:23:41,166] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:53151:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1125_fu_31160_p2' generates 2 bits.
[2025-10-13 21:23:41,166] 53151 | assign zext_ln840_80_fu_31166_p1 = add_ln840_1125_fu_31160_p2;
[2025-10-13 21:23:41,166]       |                                  ^
[2025-10-13 21:23:41,166] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:53153:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1127_fu_31176_p2' generates 3 bits.
[2025-10-13 21:23:41,166] 53153 | assign zext_ln840_81_fu_31182_p1 = add_ln840_1127_fu_31176_p2;
[2025-10-13 21:23:41,166]       |                                  ^
[2025-10-13 21:23:41,166] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:53155:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1128_fu_31186_p2' generates 2 bits.
[2025-10-13 21:23:41,166] 53155 | assign zext_ln840_82_fu_31192_p1 = add_ln840_1128_fu_31186_p2;
[2025-10-13 21:23:41,166]       |                                  ^
[2025-10-13 21:23:41,166] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:53157:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1129_fu_31196_p2' generates 2 bits.
[2025-10-13 21:23:41,166] 53157 | assign zext_ln840_83_fu_31202_p1 = add_ln840_1129_fu_31196_p2;
[2025-10-13 21:23:41,166]       |                                  ^
[2025-10-13 21:23:41,166] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:53159:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1130_fu_31206_p2' generates 3 bits.
[2025-10-13 21:23:41,166] 53159 | assign zext_ln840_84_fu_31212_p1 = add_ln840_1130_fu_31206_p2;
[2025-10-13 21:23:41,166]       |                                  ^
[2025-10-13 21:23:41,166] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:53161:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1131_fu_31216_p2' generates 2 bits.
[2025-10-13 21:23:41,166] 53161 | assign zext_ln840_85_fu_31222_p1 = add_ln840_1131_fu_31216_p2;
[2025-10-13 21:23:41,166]       |                                  ^
[2025-10-13 21:23:41,166] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:53163:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1132_fu_31226_p2' generates 2 bits.
[2025-10-13 21:23:41,166] 53163 | assign zext_ln840_86_fu_31232_p1 = add_ln840_1132_fu_31226_p2;
[2025-10-13 21:23:41,166]       |                                  ^
[2025-10-13 21:23:41,166] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:53165:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1133_fu_31236_p2' generates 3 bits.
[2025-10-13 21:23:41,166] 53165 | assign zext_ln840_87_fu_31242_p1 = add_ln840_1133_fu_31236_p2;
[2025-10-13 21:23:41,166]       |                                  ^
[2025-10-13 21:23:41,166] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:53167:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_133_fu_31398_p2' generates 1 bits.
[2025-10-13 21:23:41,166] 53167 | assign zext_ln840_88_fu_31404_p1 = icmp_ln1039_133_fu_31398_p2;
[2025-10-13 21:23:41,166]       |                                  ^
[2025-10-13 21:23:41,166] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:53169:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1137_fu_31414_p2' generates 2 bits.
[2025-10-13 21:23:41,166] 53169 | assign zext_ln840_89_fu_31420_p1 = add_ln840_1137_fu_31414_p2;
[2025-10-13 21:23:41,166]       |                                  ^
[2025-10-13 21:23:41,166] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:53171:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1033_fu_29268_p2' generates 2 bits.
[2025-10-13 21:23:41,166] 53171 | assign zext_ln840_8_fu_29274_p1 = add_ln840_1033_fu_29268_p2;
[2025-10-13 21:23:41,166]       |                                 ^
[2025-10-13 21:23:41,166] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:53173:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1138_fu_31424_p2' generates 2 bits.
[2025-10-13 21:23:41,166] 53173 | assign zext_ln840_90_fu_31430_p1 = add_ln840_1138_fu_31424_p2;
[2025-10-13 21:23:41,166]       |                                  ^
[2025-10-13 21:23:41,166] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:53175:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1139_fu_31434_p2' generates 2 bits.
[2025-10-13 21:23:41,166] 53175 | assign zext_ln840_91_fu_31440_p1 = add_ln840_1139_fu_31434_p2;
[2025-10-13 21:23:41,166]       |                                  ^
[2025-10-13 21:23:41,166] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:53177:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1141_fu_31450_p2' generates 3 bits.
[2025-10-13 21:23:41,166] 53177 | assign zext_ln840_92_fu_31456_p1 = add_ln840_1141_fu_31450_p2;
[2025-10-13 21:23:41,166]       |                                  ^
[2025-10-13 21:23:41,166] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:53179:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1142_fu_31460_p2' generates 2 bits.
[2025-10-13 21:23:41,166] 53179 | assign zext_ln840_93_fu_31466_p1 = add_ln840_1142_fu_31460_p2;
[2025-10-13 21:23:41,166]       |                                  ^
[2025-10-13 21:23:41,166] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:53181:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1143_fu_31470_p2' generates 2 bits.
[2025-10-13 21:23:41,166] 53181 | assign zext_ln840_94_fu_31476_p1 = add_ln840_1143_fu_31470_p2;
[2025-10-13 21:23:41,166]       |                                  ^
[2025-10-13 21:23:41,166] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:53183:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1144_fu_31480_p2' generates 3 bits.
[2025-10-13 21:23:41,166] 53183 | assign zext_ln840_95_fu_31486_p1 = add_ln840_1144_fu_31480_p2;
[2025-10-13 21:23:41,166]       |                                  ^
[2025-10-13 21:23:41,166] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:53185:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1145_fu_31490_p2' generates 2 bits.
[2025-10-13 21:23:41,166] 53185 | assign zext_ln840_96_fu_31496_p1 = add_ln840_1145_fu_31490_p2;
[2025-10-13 21:23:41,166]       |                                  ^
[2025-10-13 21:23:41,166] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:53187:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1146_fu_31500_p2' generates 2 bits.
[2025-10-13 21:23:41,166] 53187 | assign zext_ln840_97_fu_31506_p1 = add_ln840_1146_fu_31500_p2;
[2025-10-13 21:23:41,166]       |                                  ^
[2025-10-13 21:23:41,166] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:53189:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1147_fu_31510_p2' generates 3 bits.
[2025-10-13 21:23:41,166] 53189 | assign zext_ln840_98_fu_31516_p1 = add_ln840_1147_fu_31510_p2;
[2025-10-13 21:23:41,166]       |                                  ^
[2025-10-13 21:23:41,166] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:53191:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_148_fu_31672_p2' generates 1 bits.
[2025-10-13 21:23:41,166] 53191 | assign zext_ln840_99_fu_31678_p1 = icmp_ln1039_148_fu_31672_p2;
[2025-10-13 21:23:41,166]       |                                  ^
[2025-10-13 21:23:41,166] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:53193:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1034_fu_29278_p2' generates 2 bits.
[2025-10-13 21:23:41,166] 53193 | assign zext_ln840_9_fu_29284_p1 = add_ln840_1034_fu_29278_p2;
[2025-10-13 21:23:41,166]       |                                 ^
[2025-10-13 21:23:41,166] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:53195:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_13_fu_29176_p2' generates 1 bits.
[2025-10-13 21:23:41,166] 53195 | assign zext_ln840_fu_29182_p1 = icmp_ln1039_13_fu_29176_p2;
[2025-10-13 21:23:41,166]       |                               ^
[2025-10-13 21:23:41,166] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:4020:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-13 21:23:41,166]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,166]  4020 | #0 ap_CS_iter0_fsm = 1'd1;
[2025-10-13 21:23:41,166]       |  ^
[2025-10-13 21:23:41,166] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:4021:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-13 21:23:41,166]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,166]  4021 | #0 ap_CS_iter1_fsm = 2'd1;
[2025-10-13 21:23:41,166]       |  ^
[2025-10-13 21:23:41,166] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:4022:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-13 21:23:41,166]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,166]  4022 | #0 ap_CS_iter2_fsm = 2'd1;
[2025-10-13 21:23:41,166]       |  ^
[2025-10-13 21:23:41,166] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:4023:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-13 21:23:41,166]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,166]  4023 | #0 ap_CS_iter3_fsm = 2'd1;
[2025-10-13 21:23:41,166]       |  ^
[2025-10-13 21:23:41,166] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:4024:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-13 21:23:41,166]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,166]  4024 | #0 ap_CS_iter4_fsm = 2'd1;
[2025-10-13 21:23:41,166]       |  ^
[2025-10-13 21:23:41,167] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:4025:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-13 21:23:41,167]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,167]  4025 | #0 ap_CS_iter5_fsm = 2'd1;
[2025-10-13 21:23:41,167]       |  ^
[2025-10-13 21:23:41,167] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:4026:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-13 21:23:41,167]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,167]  4026 | #0 ap_done_reg = 1'b0;
[2025-10-13 21:23:41,167]       |  ^
[2025-10-13 21:23:41,167] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:7038:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-13 21:23:41,167]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,167]  7038 |             ap_NS_iter0_fsm = 'bx;
[2025-10-13 21:23:41,167]       |                             ^
[2025-10-13 21:23:41,167] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:7062:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-13 21:23:41,167]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,167]  7062 |             ap_NS_iter1_fsm = 'bx;
[2025-10-13 21:23:41,167]       |                             ^
[2025-10-13 21:23:41,167] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:7086:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-13 21:23:41,167]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,167]  7086 |             ap_NS_iter2_fsm = 'bx;
[2025-10-13 21:23:41,167]       |                             ^
[2025-10-13 21:23:41,167] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:7110:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-13 21:23:41,167]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,167]  7110 |             ap_NS_iter3_fsm = 'bx;
[2025-10-13 21:23:41,167]       |                             ^
[2025-10-13 21:23:41,167] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:7134:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-13 21:23:41,167]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,167]  7134 |             ap_NS_iter4_fsm = 'bx;
[2025-10-13 21:23:41,167]       |                             ^
[2025-10-13 21:23:41,167] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:7158:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-13 21:23:41,167]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,167]  7158 |             ap_NS_iter5_fsm = 'bx;
[2025-10-13 21:23:41,167]       |                             ^
[2025-10-13 21:23:41,167] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:7429:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_2_fu_1346_p1' generates 12 bits.
[2025-10-13 21:23:41,167]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,167]  7429 | assign grp_fu_5878_p0 = sext_ln1494_2_fu_1346_p1;
[2025-10-13 21:23:41,167]       |                       ^
[2025-10-13 21:23:41,167] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:7431:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_2_fu_1346_p1' generates 12 bits.
[2025-10-13 21:23:41,167]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,167]  7431 | assign grp_fu_5886_p0 = sext_ln1494_2_fu_1346_p1;
[2025-10-13 21:23:41,167]       |                       ^
[2025-10-13 21:23:41,167] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:7433:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_2_fu_1346_p1' generates 12 bits.
[2025-10-13 21:23:41,167]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,167]  7433 | assign grp_fu_5894_p0 = sext_ln1494_2_fu_1346_p1;
[2025-10-13 21:23:41,167]       |                       ^
[2025-10-13 21:23:41,167] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:7435:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_2_fu_1346_p1' generates 12 bits.
[2025-10-13 21:23:41,167]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,167]  7435 | assign grp_fu_5902_p0 = sext_ln1494_2_fu_1346_p1;
[2025-10-13 21:23:41,167]       |                       ^
[2025-10-13 21:23:41,167] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:7437:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_2_fu_1346_p1' generates 12 bits.
[2025-10-13 21:23:41,167]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,167]  7437 | assign grp_fu_5910_p0 = sext_ln1494_2_fu_1346_p1;
[2025-10-13 21:23:41,167]       |                       ^
[2025-10-13 21:23:41,167] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:7439:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_2_fu_1346_p1' generates 12 bits.
[2025-10-13 21:23:41,167]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,167]  7439 | assign grp_fu_5918_p0 = sext_ln1494_2_fu_1346_p1;
[2025-10-13 21:23:41,167]       |                       ^
[2025-10-13 21:23:41,167] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:7441:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_2_fu_1346_p1' generates 12 bits.
[2025-10-13 21:23:41,167]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,167]  7441 | assign grp_fu_5926_p0 = sext_ln1494_2_fu_1346_p1;
[2025-10-13 21:23:41,167]       |                       ^
[2025-10-13 21:23:41,167] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:7443:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_2_fu_1346_p1' generates 12 bits.
[2025-10-13 21:23:41,167]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,167]  7443 | assign grp_fu_5934_p0 = sext_ln1494_2_fu_1346_p1;
[2025-10-13 21:23:41,167]       |                       ^
[2025-10-13 21:23:41,167] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:7445:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_1_fu_1374_p1' generates 12 bits.
[2025-10-13 21:23:41,167]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,167]  7445 | assign grp_fu_5942_p0 = sext_ln1494_1_fu_1374_p1;
[2025-10-13 21:23:41,167]       |                       ^
[2025-10-13 21:23:41,167] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:7447:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_1_fu_1374_p1' generates 12 bits.
[2025-10-13 21:23:41,167]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,167]  7447 | assign grp_fu_5965_p0 = sext_ln1494_1_fu_1374_p1;
[2025-10-13 21:23:41,167]       |                       ^
[2025-10-13 21:23:41,167] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:7449:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_1_fu_1374_p1' generates 12 bits.
[2025-10-13 21:23:41,167]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,167]  7449 | assign grp_fu_5988_p0 = sext_ln1494_1_fu_1374_p1;
[2025-10-13 21:23:41,167]       |                       ^
[2025-10-13 21:23:41,167] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:7451:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_1_fu_1374_p1' generates 12 bits.
[2025-10-13 21:23:41,167]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,167]  7451 | assign grp_fu_6011_p0 = sext_ln1494_1_fu_1374_p1;
[2025-10-13 21:23:41,167]       |                       ^
[2025-10-13 21:23:41,167] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:7453:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_1_fu_1374_p1' generates 12 bits.
[2025-10-13 21:23:41,167]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,167]  7453 | assign grp_fu_6034_p0 = sext_ln1494_1_fu_1374_p1;
[2025-10-13 21:23:41,167]       |                       ^
[2025-10-13 21:23:41,167] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:7455:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_1_fu_1374_p1' generates 12 bits.
[2025-10-13 21:23:41,167]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,167]  7455 | assign grp_fu_6057_p0 = sext_ln1494_1_fu_1374_p1;
[2025-10-13 21:23:41,167]       |                       ^
[2025-10-13 21:23:41,167] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:7457:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_1_fu_1374_p1' generates 12 bits.
[2025-10-13 21:23:41,167]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,167]  7457 | assign grp_fu_6080_p0 = sext_ln1494_1_fu_1374_p1;
[2025-10-13 21:23:41,167]       |                       ^
[2025-10-13 21:23:41,167] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:7459:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_1_fu_1374_p1' generates 12 bits.
[2025-10-13 21:23:41,167]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,167]  7459 | assign grp_fu_6103_p0 = sext_ln1494_1_fu_1374_p1;
[2025-10-13 21:23:41,167]       |                       ^
[2025-10-13 21:23:41,167] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:7755:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_fu_1401_p1' generates 12 bits.
[2025-10-13 21:23:41,167]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,167]  7755 | assign ret_V_12_fu_1456_p0 = sext_ln1494_fu_1401_p1;
[2025-10-13 21:23:41,167]       |                            ^
[2025-10-13 21:23:41,167] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:7757:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_fu_1401_p1' generates 12 bits.
[2025-10-13 21:23:41,167]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,167]  7757 | assign ret_V_15_fu_1469_p0 = sext_ln1494_fu_1401_p1;
[2025-10-13 21:23:41,167]       |                            ^
[2025-10-13 21:23:41,167] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:7759:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_fu_1401_p1' generates 12 bits.
[2025-10-13 21:23:41,167]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,167]  7759 | assign ret_V_18_fu_1482_p0 = sext_ln1494_fu_1401_p1;
[2025-10-13 21:23:41,167]       |                            ^
[2025-10-13 21:23:41,167] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:7761:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_fu_1401_p1' generates 12 bits.
[2025-10-13 21:23:41,167]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,167]  7761 | assign ret_V_21_fu_1495_p0 = sext_ln1494_fu_1401_p1;
[2025-10-13 21:23:41,167]       |                            ^
[2025-10-13 21:23:41,167] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:7763:27: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_fu_1401_p1' generates 12 bits.
[2025-10-13 21:23:41,168]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,168]  7763 | assign ret_V_3_fu_1417_p0 = sext_ln1494_fu_1401_p1;
[2025-10-13 21:23:41,168]       |                           ^
[2025-10-13 21:23:41,168] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:7765:27: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_fu_1401_p1' generates 12 bits.
[2025-10-13 21:23:41,168]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,168]  7765 | assign ret_V_6_fu_1430_p0 = sext_ln1494_fu_1401_p1;
[2025-10-13 21:23:41,168]       |                           ^
[2025-10-13 21:23:41,168] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:7767:27: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_fu_1401_p1' generates 12 bits.
[2025-10-13 21:23:41,168]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,168]  7767 | assign ret_V_9_fu_1443_p0 = sext_ln1494_fu_1401_p1;
[2025-10-13 21:23:41,168]       |                           ^
[2025-10-13 21:23:41,168] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:7769:25: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_fu_1401_p1' generates 12 bits.
[2025-10-13 21:23:41,168]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,168]  7769 | assign ret_V_fu_1404_p0 = sext_ln1494_fu_1401_p1;
[2025-10-13 21:23:41,168]       |                         ^
[2025-10-13 21:23:41,168] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:7771:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-10-13 21:23:41,168]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,168]  7771 | assign sext_ln1494_1_fu_1374_p1 = $signed(r_V_1_reg_6402);
[2025-10-13 21:23:41,168]       |                                 ^
[2025-10-13 21:23:41,168] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:7773:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-10-13 21:23:41,168]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,168]  7773 | assign sext_ln1494_2_fu_1346_p1 = $signed(r_V_2_fu_1333_p4);
[2025-10-13 21:23:41,168]       |                                 ^
[2025-10-13 21:23:41,168] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:7775:31: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-10-13 21:23:41,168]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,168]  7775 | assign sext_ln1494_fu_1401_p1 = $signed(r_V_reg_6397_pp0_iter2_reg);
[2025-10-13 21:23:41,168]       |                               ^
[2025-10-13 21:23:41,168] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8003:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_114_fu_5611_p2' generates 1 bits.
[2025-10-13 21:23:41,168]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,168]  8003 | assign zext_ln1039_100_fu_5617_p1 = xor_ln1039_114_fu_5611_p2;
[2025-10-13 21:23:41,168]       |                                   ^
[2025-10-13 21:23:41,168] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8005:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_115_fu_5639_p2' generates 1 bits.
[2025-10-13 21:23:41,168]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,168]  8005 | assign zext_ln1039_101_fu_5645_p1 = xor_ln1039_115_fu_5639_p2;
[2025-10-13 21:23:41,168]       |                                   ^
[2025-10-13 21:23:41,168] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8007:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_116_fu_5667_p2' generates 1 bits.
[2025-10-13 21:23:41,168]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,168]  8007 | assign zext_ln1039_102_fu_5673_p1 = xor_ln1039_116_fu_5667_p2;
[2025-10-13 21:23:41,168]       |                                   ^
[2025-10-13 21:23:41,168] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8009:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_117_fu_5695_p2' generates 1 bits.
[2025-10-13 21:23:41,168]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,168]  8009 | assign zext_ln1039_103_fu_5701_p1 = xor_ln1039_117_fu_5695_p2;
[2025-10-13 21:23:41,168]       |                                   ^
[2025-10-13 21:23:41,168] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8011:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_10_fu_1831_p2' generates 1 bits.
[2025-10-13 21:23:41,168]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,168]  8011 | assign zext_ln1039_10_fu_1837_p1 = xor_ln1039_10_fu_1831_p2;
[2025-10-13 21:23:41,168]       |                                  ^
[2025-10-13 21:23:41,168] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8013:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_11_fu_1859_p2' generates 1 bits.
[2025-10-13 21:23:41,168]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,168]  8013 | assign zext_ln1039_11_fu_1865_p1 = xor_ln1039_11_fu_1859_p2;
[2025-10-13 21:23:41,168]       |                                  ^
[2025-10-13 21:23:41,168] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8015:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_12_fu_1887_p2' generates 1 bits.
[2025-10-13 21:23:41,168]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,168]  8015 | assign zext_ln1039_12_fu_1893_p1 = xor_ln1039_12_fu_1887_p2;
[2025-10-13 21:23:41,168]       |                                  ^
[2025-10-13 21:23:41,168] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8017:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_15_fu_2095_p2' generates 1 bits.
[2025-10-13 21:23:41,168]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,168]  8017 | assign zext_ln1039_13_fu_2101_p1 = xor_ln1039_15_fu_2095_p2;
[2025-10-13 21:23:41,168]       |                                  ^
[2025-10-13 21:23:41,168] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8019:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_16_fu_2123_p2' generates 1 bits.
[2025-10-13 21:23:41,168]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,168]  8019 | assign zext_ln1039_14_fu_2129_p1 = xor_ln1039_16_fu_2123_p2;
[2025-10-13 21:23:41,168]       |                                  ^
[2025-10-13 21:23:41,168] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8021:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_17_fu_2151_p2' generates 1 bits.
[2025-10-13 21:23:41,168]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,168]  8021 | assign zext_ln1039_15_fu_2157_p1 = xor_ln1039_17_fu_2151_p2;
[2025-10-13 21:23:41,168]       |                                  ^
[2025-10-13 21:23:41,168] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8023:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_18_fu_2179_p2' generates 1 bits.
[2025-10-13 21:23:41,168]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,168]  8023 | assign zext_ln1039_16_fu_2185_p1 = xor_ln1039_18_fu_2179_p2;
[2025-10-13 21:23:41,168]       |                                  ^
[2025-10-13 21:23:41,168] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8025:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_19_fu_2207_p2' generates 1 bits.
[2025-10-13 21:23:41,168]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,168]  8025 | assign zext_ln1039_17_fu_2213_p1 = xor_ln1039_19_fu_2207_p2;
[2025-10-13 21:23:41,168]       |                                  ^
[2025-10-13 21:23:41,168] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8027:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_20_fu_2235_p2' generates 1 bits.
[2025-10-13 21:23:41,168]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,168]  8027 | assign zext_ln1039_18_fu_2241_p1 = xor_ln1039_20_fu_2235_p2;
[2025-10-13 21:23:41,168]       |                                  ^
[2025-10-13 21:23:41,168] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8029:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_21_fu_2263_p2' generates 1 bits.
[2025-10-13 21:23:41,168]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,168]  8029 | assign zext_ln1039_19_fu_2269_p1 = xor_ln1039_21_fu_2263_p2;
[2025-10-13 21:23:41,168]       |                                  ^
[2025-10-13 21:23:41,168] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8031:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_1_fu_1579_p2' generates 1 bits.
[2025-10-13 21:23:41,168]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,168]  8031 | assign zext_ln1039_1_fu_1585_p1 = xor_ln1039_1_fu_1579_p2;
[2025-10-13 21:23:41,168]       |                                 ^
[2025-10-13 21:23:41,168] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8033:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_22_fu_2291_p2' generates 1 bits.
[2025-10-13 21:23:41,168]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,168]  8033 | assign zext_ln1039_20_fu_2297_p1 = xor_ln1039_22_fu_2291_p2;
[2025-10-13 21:23:41,168]       |                                  ^
[2025-10-13 21:23:41,168] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8035:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_23_fu_2319_p2' generates 1 bits.
[2025-10-13 21:23:41,168]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,168]  8035 | assign zext_ln1039_21_fu_2325_p1 = xor_ln1039_23_fu_2319_p2;
[2025-10-13 21:23:41,168]       |                                  ^
[2025-10-13 21:23:41,168] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8037:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_24_fu_2347_p2' generates 1 bits.
[2025-10-13 21:23:41,168]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,168]  8037 | assign zext_ln1039_22_fu_2353_p1 = xor_ln1039_24_fu_2347_p2;
[2025-10-13 21:23:41,168]       |                                  ^
[2025-10-13 21:23:41,168] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8039:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_25_fu_2375_p2' generates 1 bits.
[2025-10-13 21:23:41,168]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,168]  8039 | assign zext_ln1039_23_fu_2381_p1 = xor_ln1039_25_fu_2375_p2;
[2025-10-13 21:23:41,168]       |                                  ^
[2025-10-13 21:23:41,168] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8041:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_26_fu_2403_p2' generates 1 bits.
[2025-10-13 21:23:41,168]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,168]  8041 | assign zext_ln1039_24_fu_2409_p1 = xor_ln1039_26_fu_2403_p2;
[2025-10-13 21:23:41,168]       |                                  ^
[2025-10-13 21:23:41,168] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8043:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_27_fu_2431_p2' generates 1 bits.
[2025-10-13 21:23:41,168]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,168]  8043 | assign zext_ln1039_25_fu_2437_p1 = xor_ln1039_27_fu_2431_p2;
[2025-10-13 21:23:41,168]       |                                  ^
[2025-10-13 21:23:41,168] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8045:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_30_fu_2639_p2' generates 1 bits.
[2025-10-13 21:23:41,168]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,168]  8045 | assign zext_ln1039_26_fu_2645_p1 = xor_ln1039_30_fu_2639_p2;
[2025-10-13 21:23:41,168]       |                                  ^
[2025-10-13 21:23:41,169] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8047:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_31_fu_2667_p2' generates 1 bits.
[2025-10-13 21:23:41,169]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,169]  8047 | assign zext_ln1039_27_fu_2673_p1 = xor_ln1039_31_fu_2667_p2;
[2025-10-13 21:23:41,169]       |                                  ^
[2025-10-13 21:23:41,169] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8049:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_32_fu_2695_p2' generates 1 bits.
[2025-10-13 21:23:41,169]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,169]  8049 | assign zext_ln1039_28_fu_2701_p1 = xor_ln1039_32_fu_2695_p2;
[2025-10-13 21:23:41,169]       |                                  ^
[2025-10-13 21:23:41,169] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8051:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_33_fu_2723_p2' generates 1 bits.
[2025-10-13 21:23:41,169]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,169]  8051 | assign zext_ln1039_29_fu_2729_p1 = xor_ln1039_33_fu_2723_p2;
[2025-10-13 21:23:41,169]       |                                  ^
[2025-10-13 21:23:41,169] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8053:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_2_fu_1607_p2' generates 1 bits.
[2025-10-13 21:23:41,169]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,169]  8053 | assign zext_ln1039_2_fu_1613_p1 = xor_ln1039_2_fu_1607_p2;
[2025-10-13 21:23:41,169]       |                                 ^
[2025-10-13 21:23:41,169] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8055:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_34_fu_2751_p2' generates 1 bits.
[2025-10-13 21:23:41,169]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,169]  8055 | assign zext_ln1039_30_fu_2757_p1 = xor_ln1039_34_fu_2751_p2;
[2025-10-13 21:23:41,169]       |                                  ^
[2025-10-13 21:23:41,169] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8057:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_35_fu_2779_p2' generates 1 bits.
[2025-10-13 21:23:41,169]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,169]  8057 | assign zext_ln1039_31_fu_2785_p1 = xor_ln1039_35_fu_2779_p2;
[2025-10-13 21:23:41,169]       |                                  ^
[2025-10-13 21:23:41,169] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8059:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_36_fu_2807_p2' generates 1 bits.
[2025-10-13 21:23:41,169]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,169]  8059 | assign zext_ln1039_32_fu_2813_p1 = xor_ln1039_36_fu_2807_p2;
[2025-10-13 21:23:41,169]       |                                  ^
[2025-10-13 21:23:41,169] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8061:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_37_fu_2835_p2' generates 1 bits.
[2025-10-13 21:23:41,169]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,169]  8061 | assign zext_ln1039_33_fu_2841_p1 = xor_ln1039_37_fu_2835_p2;
[2025-10-13 21:23:41,169]       |                                  ^
[2025-10-13 21:23:41,169] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8063:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_38_fu_2863_p2' generates 1 bits.
[2025-10-13 21:23:41,169]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,169]  8063 | assign zext_ln1039_34_fu_2869_p1 = xor_ln1039_38_fu_2863_p2;
[2025-10-13 21:23:41,169]       |                                  ^
[2025-10-13 21:23:41,169] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8065:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_39_fu_2891_p2' generates 1 bits.
[2025-10-13 21:23:41,169]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,169]  8065 | assign zext_ln1039_35_fu_2897_p1 = xor_ln1039_39_fu_2891_p2;
[2025-10-13 21:23:41,169]       |                                  ^
[2025-10-13 21:23:41,169] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8067:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_40_fu_2919_p2' generates 1 bits.
[2025-10-13 21:23:41,169]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,169]  8067 | assign zext_ln1039_36_fu_2925_p1 = xor_ln1039_40_fu_2919_p2;
[2025-10-13 21:23:41,169]       |                                  ^
[2025-10-13 21:23:41,169] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8069:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_41_fu_2947_p2' generates 1 bits.
[2025-10-13 21:23:41,169]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,169]  8069 | assign zext_ln1039_37_fu_2953_p1 = xor_ln1039_41_fu_2947_p2;
[2025-10-13 21:23:41,169]       |                                  ^
[2025-10-13 21:23:41,169] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8071:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_42_fu_2975_p2' generates 1 bits.
[2025-10-13 21:23:41,169]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,169]  8071 | assign zext_ln1039_38_fu_2981_p1 = xor_ln1039_42_fu_2975_p2;
[2025-10-13 21:23:41,169]       |                                  ^
[2025-10-13 21:23:41,169] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8073:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_45_fu_3183_p2' generates 1 bits.
[2025-10-13 21:23:41,169]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,169]  8073 | assign zext_ln1039_39_fu_3189_p1 = xor_ln1039_45_fu_3183_p2;
[2025-10-13 21:23:41,169]       |                                  ^
[2025-10-13 21:23:41,169] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8075:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_3_fu_1635_p2' generates 1 bits.
[2025-10-13 21:23:41,169]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,169]  8075 | assign zext_ln1039_3_fu_1641_p1 = xor_ln1039_3_fu_1635_p2;
[2025-10-13 21:23:41,169]       |                                 ^
[2025-10-13 21:23:41,169] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8077:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_46_fu_3211_p2' generates 1 bits.
[2025-10-13 21:23:41,169]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,169]  8077 | assign zext_ln1039_40_fu_3217_p1 = xor_ln1039_46_fu_3211_p2;
[2025-10-13 21:23:41,169]       |                                  ^
[2025-10-13 21:23:41,169] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8079:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_47_fu_3239_p2' generates 1 bits.
[2025-10-13 21:23:41,169]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,169]  8079 | assign zext_ln1039_41_fu_3245_p1 = xor_ln1039_47_fu_3239_p2;
[2025-10-13 21:23:41,169]       |                                  ^
[2025-10-13 21:23:41,169] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8081:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_48_fu_3267_p2' generates 1 bits.
[2025-10-13 21:23:41,169]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,169]  8081 | assign zext_ln1039_42_fu_3273_p1 = xor_ln1039_48_fu_3267_p2;
[2025-10-13 21:23:41,169]       |                                  ^
[2025-10-13 21:23:41,169] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8083:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_49_fu_3295_p2' generates 1 bits.
[2025-10-13 21:23:41,169]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,169]  8083 | assign zext_ln1039_43_fu_3301_p1 = xor_ln1039_49_fu_3295_p2;
[2025-10-13 21:23:41,169]       |                                  ^
[2025-10-13 21:23:41,169] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8085:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_50_fu_3323_p2' generates 1 bits.
[2025-10-13 21:23:41,169]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,169]  8085 | assign zext_ln1039_44_fu_3329_p1 = xor_ln1039_50_fu_3323_p2;
[2025-10-13 21:23:41,169]       |                                  ^
[2025-10-13 21:23:41,169] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8087:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_51_fu_3351_p2' generates 1 bits.
[2025-10-13 21:23:41,169]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,169]  8087 | assign zext_ln1039_45_fu_3357_p1 = xor_ln1039_51_fu_3351_p2;
[2025-10-13 21:23:41,169]       |                                  ^
[2025-10-13 21:23:41,169] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8089:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_52_fu_3379_p2' generates 1 bits.
[2025-10-13 21:23:41,169]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,169]  8089 | assign zext_ln1039_46_fu_3385_p1 = xor_ln1039_52_fu_3379_p2;
[2025-10-13 21:23:41,169]       |                                  ^
[2025-10-13 21:23:41,169] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8091:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_53_fu_3407_p2' generates 1 bits.
[2025-10-13 21:23:41,169]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,169]  8091 | assign zext_ln1039_47_fu_3413_p1 = xor_ln1039_53_fu_3407_p2;
[2025-10-13 21:23:41,169]       |                                  ^
[2025-10-13 21:23:41,169] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8093:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_54_fu_3435_p2' generates 1 bits.
[2025-10-13 21:23:41,169]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,169]  8093 | assign zext_ln1039_48_fu_3441_p1 = xor_ln1039_54_fu_3435_p2;
[2025-10-13 21:23:41,169]       |                                  ^
[2025-10-13 21:23:41,169] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8095:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_55_fu_3463_p2' generates 1 bits.
[2025-10-13 21:23:41,169]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,169]  8095 | assign zext_ln1039_49_fu_3469_p1 = xor_ln1039_55_fu_3463_p2;
[2025-10-13 21:23:41,169]       |                                  ^
[2025-10-13 21:23:41,169] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8097:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_4_fu_1663_p2' generates 1 bits.
[2025-10-13 21:23:41,169]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,169]  8097 | assign zext_ln1039_4_fu_1669_p1 = xor_ln1039_4_fu_1663_p2;
[2025-10-13 21:23:41,169]       |                                 ^
[2025-10-13 21:23:41,169] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8099:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_56_fu_3491_p2' generates 1 bits.
[2025-10-13 21:23:41,169]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,169]  8099 | assign zext_ln1039_50_fu_3497_p1 = xor_ln1039_56_fu_3491_p2;
[2025-10-13 21:23:41,169]       |                                  ^
[2025-10-13 21:23:41,169] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8101:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_57_fu_3519_p2' generates 1 bits.
[2025-10-13 21:23:41,169]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,169]  8101 | assign zext_ln1039_51_fu_3525_p1 = xor_ln1039_57_fu_3519_p2;
[2025-10-13 21:23:41,169]       |                                  ^
[2025-10-13 21:23:41,169] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8103:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_60_fu_3727_p2' generates 1 bits.
[2025-10-13 21:23:41,169]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,169]  8103 | assign zext_ln1039_52_fu_3733_p1 = xor_ln1039_60_fu_3727_p2;
[2025-10-13 21:23:41,170]       |                                  ^
[2025-10-13 21:23:41,170] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8105:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_61_fu_3755_p2' generates 1 bits.
[2025-10-13 21:23:41,170]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,170]  8105 | assign zext_ln1039_53_fu_3761_p1 = xor_ln1039_61_fu_3755_p2;
[2025-10-13 21:23:41,170]       |                                  ^
[2025-10-13 21:23:41,170] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8107:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_62_fu_3783_p2' generates 1 bits.
[2025-10-13 21:23:41,170]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,170]  8107 | assign zext_ln1039_54_fu_3789_p1 = xor_ln1039_62_fu_3783_p2;
[2025-10-13 21:23:41,170]       |                                  ^
[2025-10-13 21:23:41,170] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8109:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_63_fu_3811_p2' generates 1 bits.
[2025-10-13 21:23:41,170]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,170]  8109 | assign zext_ln1039_55_fu_3817_p1 = xor_ln1039_63_fu_3811_p2;
[2025-10-13 21:23:41,170]       |                                  ^
[2025-10-13 21:23:41,170] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8111:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_64_fu_3839_p2' generates 1 bits.
[2025-10-13 21:23:41,170]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,170]  8111 | assign zext_ln1039_56_fu_3845_p1 = xor_ln1039_64_fu_3839_p2;
[2025-10-13 21:23:41,170]       |                                  ^
[2025-10-13 21:23:41,170] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8113:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_65_fu_3867_p2' generates 1 bits.
[2025-10-13 21:23:41,170]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,170]  8113 | assign zext_ln1039_57_fu_3873_p1 = xor_ln1039_65_fu_3867_p2;
[2025-10-13 21:23:41,170]       |                                  ^
[2025-10-13 21:23:41,170] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8115:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_66_fu_3895_p2' generates 1 bits.
[2025-10-13 21:23:41,170]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,170]  8115 | assign zext_ln1039_58_fu_3901_p1 = xor_ln1039_66_fu_3895_p2;
[2025-10-13 21:23:41,170]       |                                  ^
[2025-10-13 21:23:41,170] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8117:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_67_fu_3923_p2' generates 1 bits.
[2025-10-13 21:23:41,170]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,170]  8117 | assign zext_ln1039_59_fu_3929_p1 = xor_ln1039_67_fu_3923_p2;
[2025-10-13 21:23:41,170]       |                                  ^
[2025-10-13 21:23:41,170] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8119:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_5_fu_1691_p2' generates 1 bits.
[2025-10-13 21:23:41,170]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,170]  8119 | assign zext_ln1039_5_fu_1697_p1 = xor_ln1039_5_fu_1691_p2;
[2025-10-13 21:23:41,170]       |                                 ^
[2025-10-13 21:23:41,170] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8121:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_68_fu_3951_p2' generates 1 bits.
[2025-10-13 21:23:41,170]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,170]  8121 | assign zext_ln1039_60_fu_3957_p1 = xor_ln1039_68_fu_3951_p2;
[2025-10-13 21:23:41,170]       |                                  ^
[2025-10-13 21:23:41,170] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8123:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_69_fu_3979_p2' generates 1 bits.
[2025-10-13 21:23:41,170]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,170]  8123 | assign zext_ln1039_61_fu_3985_p1 = xor_ln1039_69_fu_3979_p2;
[2025-10-13 21:23:41,170]       |                                  ^
[2025-10-13 21:23:41,170] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8125:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_70_fu_4007_p2' generates 1 bits.
[2025-10-13 21:23:41,170]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,170]  8125 | assign zext_ln1039_62_fu_4013_p1 = xor_ln1039_70_fu_4007_p2;
[2025-10-13 21:23:41,170]       |                                  ^
[2025-10-13 21:23:41,170] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8127:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_71_fu_4035_p2' generates 1 bits.
[2025-10-13 21:23:41,170]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,170]  8127 | assign zext_ln1039_63_fu_4041_p1 = xor_ln1039_71_fu_4035_p2;
[2025-10-13 21:23:41,170]       |                                  ^
[2025-10-13 21:23:41,170] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8129:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_72_fu_4063_p2' generates 1 bits.
[2025-10-13 21:23:41,170]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,170]  8129 | assign zext_ln1039_64_fu_4069_p1 = xor_ln1039_72_fu_4063_p2;
[2025-10-13 21:23:41,170]       |                                  ^
[2025-10-13 21:23:41,170] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8131:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_75_fu_4271_p2' generates 1 bits.
[2025-10-13 21:23:41,170]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,170]  8131 | assign zext_ln1039_65_fu_4277_p1 = xor_ln1039_75_fu_4271_p2;
[2025-10-13 21:23:41,170]       |                                  ^
[2025-10-13 21:23:41,170] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8133:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_76_fu_4299_p2' generates 1 bits.
[2025-10-13 21:23:41,170]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,170]  8133 | assign zext_ln1039_66_fu_4305_p1 = xor_ln1039_76_fu_4299_p2;
[2025-10-13 21:23:41,170]       |                                  ^
[2025-10-13 21:23:41,170] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8135:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_77_fu_4327_p2' generates 1 bits.
[2025-10-13 21:23:41,170]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,170]  8135 | assign zext_ln1039_67_fu_4333_p1 = xor_ln1039_77_fu_4327_p2;
[2025-10-13 21:23:41,170]       |                                  ^
[2025-10-13 21:23:41,170] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8137:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_78_fu_4355_p2' generates 1 bits.
[2025-10-13 21:23:41,170]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,170]  8137 | assign zext_ln1039_68_fu_4361_p1 = xor_ln1039_78_fu_4355_p2;
[2025-10-13 21:23:41,170]       |                                  ^
[2025-10-13 21:23:41,170] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8139:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_79_fu_4383_p2' generates 1 bits.
[2025-10-13 21:23:41,170]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,170]  8139 | assign zext_ln1039_69_fu_4389_p1 = xor_ln1039_79_fu_4383_p2;
[2025-10-13 21:23:41,170]       |                                  ^
[2025-10-13 21:23:41,170] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8141:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_6_fu_1719_p2' generates 1 bits.
[2025-10-13 21:23:41,170]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,170]  8141 | assign zext_ln1039_6_fu_1725_p1 = xor_ln1039_6_fu_1719_p2;
[2025-10-13 21:23:41,170]       |                                 ^
[2025-10-13 21:23:41,170] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8143:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_80_fu_4411_p2' generates 1 bits.
[2025-10-13 21:23:41,170]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,170]  8143 | assign zext_ln1039_70_fu_4417_p1 = xor_ln1039_80_fu_4411_p2;
[2025-10-13 21:23:41,170]       |                                  ^
[2025-10-13 21:23:41,170] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8145:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_81_fu_4439_p2' generates 1 bits.
[2025-10-13 21:23:41,170]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,170]  8145 | assign zext_ln1039_71_fu_4445_p1 = xor_ln1039_81_fu_4439_p2;
[2025-10-13 21:23:41,170]       |                                  ^
[2025-10-13 21:23:41,170] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8147:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_82_fu_4467_p2' generates 1 bits.
[2025-10-13 21:23:41,170]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,170]  8147 | assign zext_ln1039_72_fu_4473_p1 = xor_ln1039_82_fu_4467_p2;
[2025-10-13 21:23:41,170]       |                                  ^
[2025-10-13 21:23:41,170] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8149:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_83_fu_4495_p2' generates 1 bits.
[2025-10-13 21:23:41,170]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,170]  8149 | assign zext_ln1039_73_fu_4501_p1 = xor_ln1039_83_fu_4495_p2;
[2025-10-13 21:23:41,170]       |                                  ^
[2025-10-13 21:23:41,170] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8151:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_84_fu_4523_p2' generates 1 bits.
[2025-10-13 21:23:41,170]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,170]  8151 | assign zext_ln1039_74_fu_4529_p1 = xor_ln1039_84_fu_4523_p2;
[2025-10-13 21:23:41,170]       |                                  ^
[2025-10-13 21:23:41,170] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8153:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_85_fu_4551_p2' generates 1 bits.
[2025-10-13 21:23:41,170]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,170]  8153 | assign zext_ln1039_75_fu_4557_p1 = xor_ln1039_85_fu_4551_p2;
[2025-10-13 21:23:41,170]       |                                  ^
[2025-10-13 21:23:41,170] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8155:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_86_fu_4579_p2' generates 1 bits.
[2025-10-13 21:23:41,170]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,170]  8155 | assign zext_ln1039_76_fu_4585_p1 = xor_ln1039_86_fu_4579_p2;
[2025-10-13 21:23:41,170]       |                                  ^
[2025-10-13 21:23:41,170] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8157:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_87_fu_4607_p2' generates 1 bits.
[2025-10-13 21:23:41,170]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,170]  8157 | assign zext_ln1039_77_fu_4613_p1 = xor_ln1039_87_fu_4607_p2;
[2025-10-13 21:23:41,170]       |                                  ^
[2025-10-13 21:23:41,170] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8159:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_90_fu_4815_p2' generates 1 bits.
[2025-10-13 21:23:41,170]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,170]  8159 | assign zext_ln1039_78_fu_4821_p1 = xor_ln1039_90_fu_4815_p2;
[2025-10-13 21:23:41,170]       |                                  ^
[2025-10-13 21:23:41,170] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8161:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_91_fu_4843_p2' generates 1 bits.
[2025-10-13 21:23:41,170]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,171]  8161 | assign zext_ln1039_79_fu_4849_p1 = xor_ln1039_91_fu_4843_p2;
[2025-10-13 21:23:41,171]       |                                  ^
[2025-10-13 21:23:41,171] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8163:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_7_fu_1747_p2' generates 1 bits.
[2025-10-13 21:23:41,171]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,171]  8163 | assign zext_ln1039_7_fu_1753_p1 = xor_ln1039_7_fu_1747_p2;
[2025-10-13 21:23:41,171]       |                                 ^
[2025-10-13 21:23:41,171] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8165:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_92_fu_4871_p2' generates 1 bits.
[2025-10-13 21:23:41,171]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,171]  8165 | assign zext_ln1039_80_fu_4877_p1 = xor_ln1039_92_fu_4871_p2;
[2025-10-13 21:23:41,171]       |                                  ^
[2025-10-13 21:23:41,171] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8167:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_93_fu_4899_p2' generates 1 bits.
[2025-10-13 21:23:41,171]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,171]  8167 | assign zext_ln1039_81_fu_4905_p1 = xor_ln1039_93_fu_4899_p2;
[2025-10-13 21:23:41,171]       |                                  ^
[2025-10-13 21:23:41,171] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8169:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_94_fu_4927_p2' generates 1 bits.
[2025-10-13 21:23:41,171]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,171]  8169 | assign zext_ln1039_82_fu_4933_p1 = xor_ln1039_94_fu_4927_p2;
[2025-10-13 21:23:41,171]       |                                  ^
[2025-10-13 21:23:41,171] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8171:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_95_fu_4955_p2' generates 1 bits.
[2025-10-13 21:23:41,171]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,171]  8171 | assign zext_ln1039_83_fu_4961_p1 = xor_ln1039_95_fu_4955_p2;
[2025-10-13 21:23:41,171]       |                                  ^
[2025-10-13 21:23:41,171] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8173:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_96_fu_4983_p2' generates 1 bits.
[2025-10-13 21:23:41,171]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,171]  8173 | assign zext_ln1039_84_fu_4989_p1 = xor_ln1039_96_fu_4983_p2;
[2025-10-13 21:23:41,171]       |                                  ^
[2025-10-13 21:23:41,171] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8175:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_97_fu_5011_p2' generates 1 bits.
[2025-10-13 21:23:41,171]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,171]  8175 | assign zext_ln1039_85_fu_5017_p1 = xor_ln1039_97_fu_5011_p2;
[2025-10-13 21:23:41,171]       |                                  ^
[2025-10-13 21:23:41,171] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8177:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_98_fu_5039_p2' generates 1 bits.
[2025-10-13 21:23:41,171]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,171]  8177 | assign zext_ln1039_86_fu_5045_p1 = xor_ln1039_98_fu_5039_p2;
[2025-10-13 21:23:41,171]       |                                  ^
[2025-10-13 21:23:41,171] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8179:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_99_fu_5067_p2' generates 1 bits.
[2025-10-13 21:23:41,171]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,171]  8179 | assign zext_ln1039_87_fu_5073_p1 = xor_ln1039_99_fu_5067_p2;
[2025-10-13 21:23:41,171]       |                                  ^
[2025-10-13 21:23:41,171] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8181:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_100_fu_5095_p2' generates 1 bits.
[2025-10-13 21:23:41,171]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,171]  8181 | assign zext_ln1039_88_fu_5101_p1 = xor_ln1039_100_fu_5095_p2;
[2025-10-13 21:23:41,171]       |                                  ^
[2025-10-13 21:23:41,171] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8183:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_101_fu_5123_p2' generates 1 bits.
[2025-10-13 21:23:41,171]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,171]  8183 | assign zext_ln1039_89_fu_5129_p1 = xor_ln1039_101_fu_5123_p2;
[2025-10-13 21:23:41,171]       |                                  ^
[2025-10-13 21:23:41,171] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8185:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_8_fu_1775_p2' generates 1 bits.
[2025-10-13 21:23:41,171]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,171]  8185 | assign zext_ln1039_8_fu_1781_p1 = xor_ln1039_8_fu_1775_p2;
[2025-10-13 21:23:41,171]       |                                 ^
[2025-10-13 21:23:41,171] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8187:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_102_fu_5151_p2' generates 1 bits.
[2025-10-13 21:23:41,171]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,171]  8187 | assign zext_ln1039_90_fu_5157_p1 = xor_ln1039_102_fu_5151_p2;
[2025-10-13 21:23:41,171]       |                                  ^
[2025-10-13 21:23:41,171] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8189:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_105_fu_5359_p2' generates 1 bits.
[2025-10-13 21:23:41,171]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,171]  8189 | assign zext_ln1039_91_fu_5365_p1 = xor_ln1039_105_fu_5359_p2;
[2025-10-13 21:23:41,171]       |                                  ^
[2025-10-13 21:23:41,171] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8191:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_106_fu_5387_p2' generates 1 bits.
[2025-10-13 21:23:41,171]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,171]  8191 | assign zext_ln1039_92_fu_5393_p1 = xor_ln1039_106_fu_5387_p2;
[2025-10-13 21:23:41,171]       |                                  ^
[2025-10-13 21:23:41,171] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8193:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_107_fu_5415_p2' generates 1 bits.
[2025-10-13 21:23:41,171]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,171]  8193 | assign zext_ln1039_93_fu_5421_p1 = xor_ln1039_107_fu_5415_p2;
[2025-10-13 21:23:41,171]       |                                  ^
[2025-10-13 21:23:41,171] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8195:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_108_fu_5443_p2' generates 1 bits.
[2025-10-13 21:23:41,171]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,171]  8195 | assign zext_ln1039_94_fu_5449_p1 = xor_ln1039_108_fu_5443_p2;
[2025-10-13 21:23:41,171]       |                                  ^
[2025-10-13 21:23:41,171] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8197:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_109_fu_5471_p2' generates 1 bits.
[2025-10-13 21:23:41,171]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,171]  8197 | assign zext_ln1039_95_fu_5477_p1 = xor_ln1039_109_fu_5471_p2;
[2025-10-13 21:23:41,171]       |                                  ^
[2025-10-13 21:23:41,171] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8199:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_110_fu_5499_p2' generates 1 bits.
[2025-10-13 21:23:41,171]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,171]  8199 | assign zext_ln1039_96_fu_5505_p1 = xor_ln1039_110_fu_5499_p2;
[2025-10-13 21:23:41,171]       |                                  ^
[2025-10-13 21:23:41,171] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8201:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_111_fu_5527_p2' generates 1 bits.
[2025-10-13 21:23:41,171]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,171]  8201 | assign zext_ln1039_97_fu_5533_p1 = xor_ln1039_111_fu_5527_p2;
[2025-10-13 21:23:41,171]       |                                  ^
[2025-10-13 21:23:41,171] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8203:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_112_fu_5555_p2' generates 1 bits.
[2025-10-13 21:23:41,171]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,171]  8203 | assign zext_ln1039_98_fu_5561_p1 = xor_ln1039_112_fu_5555_p2;
[2025-10-13 21:23:41,171]       |                                  ^
[2025-10-13 21:23:41,171] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8205:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_113_fu_5583_p2' generates 1 bits.
[2025-10-13 21:23:41,171]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,171]  8205 | assign zext_ln1039_99_fu_5589_p1 = xor_ln1039_113_fu_5583_p2;
[2025-10-13 21:23:41,171]       |                                  ^
[2025-10-13 21:23:41,171] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8207:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_9_fu_1803_p2' generates 1 bits.
[2025-10-13 21:23:41,171]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,171]  8207 | assign zext_ln1039_9_fu_1809_p1 = xor_ln1039_9_fu_1803_p2;
[2025-10-13 21:23:41,171]       |                                 ^
[2025-10-13 21:23:41,171] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8209:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_fu_1551_p2' generates 1 bits.
[2025-10-13 21:23:41,171]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,171]  8209 | assign zext_ln1039_fu_1557_p1 = xor_ln1039_fu_1551_p2;
[2025-10-13 21:23:41,171]       |                               ^
[2025-10-13 21:23:41,171] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8211:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_2_fu_2067_p2' generates 1 bits.
[2025-10-13 21:23:41,171]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,171]  8211 | assign zext_ln215_1_fu_2073_p1 = result_V_2_fu_2067_p2;
[2025-10-13 21:23:41,171]       |                                ^
[2025-10-13 21:23:41,171] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8213:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_4_fu_2611_p2' generates 1 bits.
[2025-10-13 21:23:41,171]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,171]  8213 | assign zext_ln215_2_fu_2617_p1 = result_V_4_fu_2611_p2;
[2025-10-13 21:23:41,171]       |                                ^
[2025-10-13 21:23:41,171] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8215:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_6_fu_3155_p2' generates 1 bits.
[2025-10-13 21:23:41,171]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,171]  8215 | assign zext_ln215_3_fu_3161_p1 = result_V_6_fu_3155_p2;
[2025-10-13 21:23:41,171]       |                                ^
[2025-10-13 21:23:41,171] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8217:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_8_fu_3699_p2' generates 1 bits.
[2025-10-13 21:23:41,171]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,171]  8217 | assign zext_ln215_4_fu_3705_p1 = result_V_8_fu_3699_p2;
[2025-10-13 21:23:41,171]       |                                ^
[2025-10-13 21:23:41,172] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8219:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_10_fu_4243_p2' generates 1 bits.
[2025-10-13 21:23:41,172]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,172]  8219 | assign zext_ln215_5_fu_4249_p1 = result_V_10_fu_4243_p2;
[2025-10-13 21:23:41,172]       |                                ^
[2025-10-13 21:23:41,172] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8221:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_12_fu_4787_p2' generates 1 bits.
[2025-10-13 21:23:41,172]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,172]  8221 | assign zext_ln215_6_fu_4793_p1 = result_V_12_fu_4787_p2;
[2025-10-13 21:23:41,172]       |                                ^
[2025-10-13 21:23:41,172] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8223:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_14_fu_5331_p2' generates 1 bits.
[2025-10-13 21:23:41,172]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,172]  8223 | assign zext_ln215_7_fu_5337_p1 = result_V_14_fu_5331_p2;
[2025-10-13 21:23:41,172]       |                                ^
[2025-10-13 21:23:41,172] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8225:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_fu_1523_p2' generates 1 bits.
[2025-10-13 21:23:41,172]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,172]  8225 | assign zext_ln215_fu_1529_p1 = result_V_fu_1523_p2;
[2025-10-13 21:23:41,172]       |                              ^
[2025-10-13 21:23:41,172] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8227:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_27_fu_2027_p2' generates 3 bits.
[2025-10-13 21:23:41,172]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,172]  8227 | assign zext_ln840_10_fu_2033_p1 = add_ln840_27_fu_2027_p2;
[2025-10-13 21:23:41,172]       |                                 ^
[2025-10-13 21:23:41,172] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8229:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_28_fu_2459_p2' generates 1 bits.
[2025-10-13 21:23:41,172]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,172]  8229 | assign zext_ln840_11_fu_2465_p1 = xor_ln1039_28_fu_2459_p2;
[2025-10-13 21:23:41,172]       |                                 ^
[2025-10-13 21:23:41,172] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8231:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_31_fu_2475_p2' generates 2 bits.
[2025-10-13 21:23:41,172]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,172]  8231 | assign zext_ln840_12_fu_2481_p1 = add_ln840_31_fu_2475_p2;
[2025-10-13 21:23:41,172]       |                                 ^
[2025-10-13 21:23:41,172] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8233:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_32_fu_2485_p2' generates 2 bits.
[2025-10-13 21:23:41,172]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,172]  8233 | assign zext_ln840_13_fu_2491_p1 = add_ln840_32_fu_2485_p2;
[2025-10-13 21:23:41,172]       |                                 ^
[2025-10-13 21:23:41,172] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8235:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_33_fu_2495_p2' generates 2 bits.
[2025-10-13 21:23:41,172]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,172]  8235 | assign zext_ln840_14_fu_2501_p1 = add_ln840_33_fu_2495_p2;
[2025-10-13 21:23:41,172]       |                                 ^
[2025-10-13 21:23:41,172] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8237:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_35_fu_2511_p2' generates 3 bits.
[2025-10-13 21:23:41,172]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,172]  8237 | assign zext_ln840_15_fu_2517_p1 = add_ln840_35_fu_2511_p2;
[2025-10-13 21:23:41,172]       |                                 ^
[2025-10-13 21:23:41,172] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8239:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_36_fu_2521_p2' generates 2 bits.
[2025-10-13 21:23:41,172]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,172]  8239 | assign zext_ln840_16_fu_2527_p1 = add_ln840_36_fu_2521_p2;
[2025-10-13 21:23:41,172]       |                                 ^
[2025-10-13 21:23:41,172] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8241:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_37_fu_2531_p2' generates 2 bits.
[2025-10-13 21:23:41,172]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,172]  8241 | assign zext_ln840_17_fu_2537_p1 = add_ln840_37_fu_2531_p2;
[2025-10-13 21:23:41,172]       |                                 ^
[2025-10-13 21:23:41,172] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8243:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_38_fu_2541_p2' generates 3 bits.
[2025-10-13 21:23:41,172]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,172]  8243 | assign zext_ln840_18_fu_2547_p1 = add_ln840_38_fu_2541_p2;
[2025-10-13 21:23:41,172]       |                                 ^
[2025-10-13 21:23:41,172] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8245:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_39_fu_2551_p2' generates 2 bits.
[2025-10-13 21:23:41,172]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,172]  8245 | assign zext_ln840_19_fu_2557_p1 = add_ln840_39_fu_2551_p2;
[2025-10-13 21:23:41,172]       |                                 ^
[2025-10-13 21:23:41,172] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8247:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_17_fu_1931_p2' generates 2 bits.
[2025-10-13 21:23:41,172]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,172]  8247 | assign zext_ln840_1_fu_1937_p1 = add_ln840_17_fu_1931_p2;
[2025-10-13 21:23:41,172]       |                                ^
[2025-10-13 21:23:41,172] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8249:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_40_fu_2561_p2' generates 2 bits.
[2025-10-13 21:23:41,172]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,172]  8249 | assign zext_ln840_20_fu_2567_p1 = add_ln840_40_fu_2561_p2;
[2025-10-13 21:23:41,172]       |                                 ^
[2025-10-13 21:23:41,172] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8251:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_41_fu_2571_p2' generates 3 bits.
[2025-10-13 21:23:41,172]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,172]  8251 | assign zext_ln840_21_fu_2577_p1 = add_ln840_41_fu_2571_p2;
[2025-10-13 21:23:41,172]       |                                 ^
[2025-10-13 21:23:41,172] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8253:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_43_fu_3003_p2' generates 1 bits.
[2025-10-13 21:23:41,172]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,172]  8253 | assign zext_ln840_22_fu_3009_p1 = xor_ln1039_43_fu_3003_p2;
[2025-10-13 21:23:41,172]       |                                 ^
[2025-10-13 21:23:41,172] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8255:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_45_fu_3019_p2' generates 2 bits.
[2025-10-13 21:23:41,172]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,172]  8255 | assign zext_ln840_23_fu_3025_p1 = add_ln840_45_fu_3019_p2;
[2025-10-13 21:23:41,172]       |                                 ^
[2025-10-13 21:23:41,172] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8257:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_46_fu_3029_p2' generates 2 bits.
[2025-10-13 21:23:41,172]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,172]  8257 | assign zext_ln840_24_fu_3035_p1 = add_ln840_46_fu_3029_p2;
[2025-10-13 21:23:41,172]       |                                 ^
[2025-10-13 21:23:41,172] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8259:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_47_fu_3039_p2' generates 2 bits.
[2025-10-13 21:23:41,172]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,172]  8259 | assign zext_ln840_25_fu_3045_p1 = add_ln840_47_fu_3039_p2;
[2025-10-13 21:23:41,172]       |                                 ^
[2025-10-13 21:23:41,172] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8261:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_49_fu_3055_p2' generates 3 bits.
[2025-10-13 21:23:41,172]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,172]  8261 | assign zext_ln840_26_fu_3061_p1 = add_ln840_49_fu_3055_p2;
[2025-10-13 21:23:41,172]       |                                 ^
[2025-10-13 21:23:41,172] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8263:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_50_fu_3065_p2' generates 2 bits.
[2025-10-13 21:23:41,172]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,172]  8263 | assign zext_ln840_27_fu_3071_p1 = add_ln840_50_fu_3065_p2;
[2025-10-13 21:23:41,172]       |                                 ^
[2025-10-13 21:23:41,172] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8265:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_51_fu_3075_p2' generates 2 bits.
[2025-10-13 21:23:41,172]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,172]  8265 | assign zext_ln840_28_fu_3081_p1 = add_ln840_51_fu_3075_p2;
[2025-10-13 21:23:41,172]       |                                 ^
[2025-10-13 21:23:41,172] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8267:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_52_fu_3085_p2' generates 3 bits.
[2025-10-13 21:23:41,172]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,172]  8267 | assign zext_ln840_29_fu_3091_p1 = add_ln840_52_fu_3085_p2;
[2025-10-13 21:23:41,172]       |                                 ^
[2025-10-13 21:23:41,172] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8269:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_18_fu_1941_p2' generates 2 bits.
[2025-10-13 21:23:41,172]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,172]  8269 | assign zext_ln840_2_fu_1947_p1 = add_ln840_18_fu_1941_p2;
[2025-10-13 21:23:41,172]       |                                ^
[2025-10-13 21:23:41,172] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8271:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_53_fu_3095_p2' generates 2 bits.
[2025-10-13 21:23:41,172]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,172]  8271 | assign zext_ln840_30_fu_3101_p1 = add_ln840_53_fu_3095_p2;
[2025-10-13 21:23:41,172]       |                                 ^
[2025-10-13 21:23:41,172] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8273:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_54_fu_3105_p2' generates 2 bits.
[2025-10-13 21:23:41,172]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,172]  8273 | assign zext_ln840_31_fu_3111_p1 = add_ln840_54_fu_3105_p2;
[2025-10-13 21:23:41,172]       |                                 ^
[2025-10-13 21:23:41,172] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8275:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_55_fu_3115_p2' generates 3 bits.
[2025-10-13 21:23:41,172]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,172]  8275 | assign zext_ln840_32_fu_3121_p1 = add_ln840_55_fu_3115_p2;
[2025-10-13 21:23:41,173]       |                                 ^
[2025-10-13 21:23:41,173] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8277:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_58_fu_3547_p2' generates 1 bits.
[2025-10-13 21:23:41,173]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,173]  8277 | assign zext_ln840_33_fu_3553_p1 = xor_ln1039_58_fu_3547_p2;
[2025-10-13 21:23:41,173]       |                                 ^
[2025-10-13 21:23:41,173] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8279:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_59_fu_3563_p2' generates 2 bits.
[2025-10-13 21:23:41,173]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,173]  8279 | assign zext_ln840_34_fu_3569_p1 = add_ln840_59_fu_3563_p2;
[2025-10-13 21:23:41,173]       |                                 ^
[2025-10-13 21:23:41,173] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8281:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_60_fu_3573_p2' generates 2 bits.
[2025-10-13 21:23:41,173]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,173]  8281 | assign zext_ln840_35_fu_3579_p1 = add_ln840_60_fu_3573_p2;
[2025-10-13 21:23:41,173]       |                                 ^
[2025-10-13 21:23:41,173] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8283:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_61_fu_3583_p2' generates 2 bits.
[2025-10-13 21:23:41,173]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,173]  8283 | assign zext_ln840_36_fu_3589_p1 = add_ln840_61_fu_3583_p2;
[2025-10-13 21:23:41,173]       |                                 ^
[2025-10-13 21:23:41,173] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8285:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_63_fu_3599_p2' generates 3 bits.
[2025-10-13 21:23:41,173]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,173]  8285 | assign zext_ln840_37_fu_3605_p1 = add_ln840_63_fu_3599_p2;
[2025-10-13 21:23:41,173]       |                                 ^
[2025-10-13 21:23:41,173] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8287:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_64_fu_3609_p2' generates 2 bits.
[2025-10-13 21:23:41,173]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,173]  8287 | assign zext_ln840_38_fu_3615_p1 = add_ln840_64_fu_3609_p2;
[2025-10-13 21:23:41,173]       |                                 ^
[2025-10-13 21:23:41,173] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8289:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_65_fu_3619_p2' generates 2 bits.
[2025-10-13 21:23:41,173]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,173]  8289 | assign zext_ln840_39_fu_3625_p1 = add_ln840_65_fu_3619_p2;
[2025-10-13 21:23:41,173]       |                                 ^
[2025-10-13 21:23:41,173] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8291:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_19_fu_1951_p2' generates 2 bits.
[2025-10-13 21:23:41,173]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,173]  8291 | assign zext_ln840_3_fu_1957_p1 = add_ln840_19_fu_1951_p2;
[2025-10-13 21:23:41,173]       |                                ^
[2025-10-13 21:23:41,173] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8293:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_66_fu_3629_p2' generates 3 bits.
[2025-10-13 21:23:41,173]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,173]  8293 | assign zext_ln840_40_fu_3635_p1 = add_ln840_66_fu_3629_p2;
[2025-10-13 21:23:41,173]       |                                 ^
[2025-10-13 21:23:41,173] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8295:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_67_fu_3639_p2' generates 2 bits.
[2025-10-13 21:23:41,173]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,173]  8295 | assign zext_ln840_41_fu_3645_p1 = add_ln840_67_fu_3639_p2;
[2025-10-13 21:23:41,173]       |                                 ^
[2025-10-13 21:23:41,173] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8297:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_68_fu_3649_p2' generates 2 bits.
[2025-10-13 21:23:41,173]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,173]  8297 | assign zext_ln840_42_fu_3655_p1 = add_ln840_68_fu_3649_p2;
[2025-10-13 21:23:41,173]       |                                 ^
[2025-10-13 21:23:41,173] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8299:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_69_fu_3659_p2' generates 3 bits.
[2025-10-13 21:23:41,173]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,173]  8299 | assign zext_ln840_43_fu_3665_p1 = add_ln840_69_fu_3659_p2;
[2025-10-13 21:23:41,173]       |                                 ^
[2025-10-13 21:23:41,173] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8301:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_73_fu_4091_p2' generates 1 bits.
[2025-10-13 21:23:41,173]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,173]  8301 | assign zext_ln840_44_fu_4097_p1 = xor_ln1039_73_fu_4091_p2;
[2025-10-13 21:23:41,173]       |                                 ^
[2025-10-13 21:23:41,173] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8303:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_73_fu_4107_p2' generates 2 bits.
[2025-10-13 21:23:41,173]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,173]  8303 | assign zext_ln840_45_fu_4113_p1 = add_ln840_73_fu_4107_p2;
[2025-10-13 21:23:41,173]       |                                 ^
[2025-10-13 21:23:41,173] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8305:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_74_fu_4117_p2' generates 2 bits.
[2025-10-13 21:23:41,173]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,173]  8305 | assign zext_ln840_46_fu_4123_p1 = add_ln840_74_fu_4117_p2;
[2025-10-13 21:23:41,173]       |                                 ^
[2025-10-13 21:23:41,173] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8307:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_75_fu_4127_p2' generates 2 bits.
[2025-10-13 21:23:41,173]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,173]  8307 | assign zext_ln840_47_fu_4133_p1 = add_ln840_75_fu_4127_p2;
[2025-10-13 21:23:41,173]       |                                 ^
[2025-10-13 21:23:41,173] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8309:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_77_fu_4143_p2' generates 3 bits.
[2025-10-13 21:23:41,173]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,173]  8309 | assign zext_ln840_48_fu_4149_p1 = add_ln840_77_fu_4143_p2;
[2025-10-13 21:23:41,173]       |                                 ^
[2025-10-13 21:23:41,173] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8311:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_78_fu_4153_p2' generates 2 bits.
[2025-10-13 21:23:41,173]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,173]  8311 | assign zext_ln840_49_fu_4159_p1 = add_ln840_78_fu_4153_p2;
[2025-10-13 21:23:41,173]       |                                 ^
[2025-10-13 21:23:41,173] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8313:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_21_fu_1967_p2' generates 3 bits.
[2025-10-13 21:23:41,173]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,173]  8313 | assign zext_ln840_4_fu_1973_p1 = add_ln840_21_fu_1967_p2;
[2025-10-13 21:23:41,173]       |                                ^
[2025-10-13 21:23:41,173] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8315:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_79_fu_4163_p2' generates 2 bits.
[2025-10-13 21:23:41,173]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,173]  8315 | assign zext_ln840_50_fu_4169_p1 = add_ln840_79_fu_4163_p2;
[2025-10-13 21:23:41,173]       |                                 ^
[2025-10-13 21:23:41,173] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8317:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_80_fu_4173_p2' generates 3 bits.
[2025-10-13 21:23:41,173]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,173]  8317 | assign zext_ln840_51_fu_4179_p1 = add_ln840_80_fu_4173_p2;
[2025-10-13 21:23:41,173]       |                                 ^
[2025-10-13 21:23:41,173] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8319:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_81_fu_4183_p2' generates 2 bits.
[2025-10-13 21:23:41,173]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,173]  8319 | assign zext_ln840_52_fu_4189_p1 = add_ln840_81_fu_4183_p2;
[2025-10-13 21:23:41,173]       |                                 ^
[2025-10-13 21:23:41,173] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8321:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_82_fu_4193_p2' generates 2 bits.
[2025-10-13 21:23:41,173]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,173]  8321 | assign zext_ln840_53_fu_4199_p1 = add_ln840_82_fu_4193_p2;
[2025-10-13 21:23:41,173]       |                                 ^
[2025-10-13 21:23:41,173] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8323:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_83_fu_4203_p2' generates 3 bits.
[2025-10-13 21:23:41,173]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,173]  8323 | assign zext_ln840_54_fu_4209_p1 = add_ln840_83_fu_4203_p2;
[2025-10-13 21:23:41,173]       |                                 ^
[2025-10-13 21:23:41,173] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8325:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_88_fu_4635_p2' generates 1 bits.
[2025-10-13 21:23:41,173]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,173]  8325 | assign zext_ln840_55_fu_4641_p1 = xor_ln1039_88_fu_4635_p2;
[2025-10-13 21:23:41,173]       |                                 ^
[2025-10-13 21:23:41,173] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8327:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_87_fu_4651_p2' generates 2 bits.
[2025-10-13 21:23:41,173]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,173]  8327 | assign zext_ln840_56_fu_4657_p1 = add_ln840_87_fu_4651_p2;
[2025-10-13 21:23:41,173]       |                                 ^
[2025-10-13 21:23:41,173] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8329:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_88_fu_4661_p2' generates 2 bits.
[2025-10-13 21:23:41,173]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,173]  8329 | assign zext_ln840_57_fu_4667_p1 = add_ln840_88_fu_4661_p2;
[2025-10-13 21:23:41,173]       |                                 ^
[2025-10-13 21:23:41,173] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8331:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_89_fu_4671_p2' generates 2 bits.
[2025-10-13 21:23:41,173]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,173]  8331 | assign zext_ln840_58_fu_4677_p1 = add_ln840_89_fu_4671_p2;
[2025-10-13 21:23:41,173]       |                                 ^
[2025-10-13 21:23:41,173] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8333:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_91_fu_4687_p2' generates 3 bits.
[2025-10-13 21:23:41,173]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,174]  8333 | assign zext_ln840_59_fu_4693_p1 = add_ln840_91_fu_4687_p2;
[2025-10-13 21:23:41,174]       |                                 ^
[2025-10-13 21:23:41,174] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8335:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_22_fu_1977_p2' generates 2 bits.
[2025-10-13 21:23:41,174]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,174]  8335 | assign zext_ln840_5_fu_1983_p1 = add_ln840_22_fu_1977_p2;
[2025-10-13 21:23:41,174]       |                                ^
[2025-10-13 21:23:41,174] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8337:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_92_fu_4697_p2' generates 2 bits.
[2025-10-13 21:23:41,174]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,174]  8337 | assign zext_ln840_60_fu_4703_p1 = add_ln840_92_fu_4697_p2;
[2025-10-13 21:23:41,174]       |                                 ^
[2025-10-13 21:23:41,174] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8339:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_93_fu_4707_p2' generates 2 bits.
[2025-10-13 21:23:41,174]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,174]  8339 | assign zext_ln840_61_fu_4713_p1 = add_ln840_93_fu_4707_p2;
[2025-10-13 21:23:41,174]       |                                 ^
[2025-10-13 21:23:41,174] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8341:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_94_fu_4717_p2' generates 3 bits.
[2025-10-13 21:23:41,174]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,174]  8341 | assign zext_ln840_62_fu_4723_p1 = add_ln840_94_fu_4717_p2;
[2025-10-13 21:23:41,174]       |                                 ^
[2025-10-13 21:23:41,174] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8343:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_95_fu_4727_p2' generates 2 bits.
[2025-10-13 21:23:41,174]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,174]  8343 | assign zext_ln840_63_fu_4733_p1 = add_ln840_95_fu_4727_p2;
[2025-10-13 21:23:41,174]       |                                 ^
[2025-10-13 21:23:41,174] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8345:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_96_fu_4737_p2' generates 2 bits.
[2025-10-13 21:23:41,174]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,174]  8345 | assign zext_ln840_64_fu_4743_p1 = add_ln840_96_fu_4737_p2;
[2025-10-13 21:23:41,174]       |                                 ^
[2025-10-13 21:23:41,174] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8347:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_97_fu_4747_p2' generates 3 bits.
[2025-10-13 21:23:41,174]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,174]  8347 | assign zext_ln840_65_fu_4753_p1 = add_ln840_97_fu_4747_p2;
[2025-10-13 21:23:41,174]       |                                 ^
[2025-10-13 21:23:41,174] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8349:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_103_fu_5179_p2' generates 1 bits.
[2025-10-13 21:23:41,174]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,174]  8349 | assign zext_ln840_66_fu_5185_p1 = xor_ln1039_103_fu_5179_p2;
[2025-10-13 21:23:41,174]       |                                 ^
[2025-10-13 21:23:41,174] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8351:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_101_fu_5195_p2' generates 2 bits.
[2025-10-13 21:23:41,174]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,174]  8351 | assign zext_ln840_67_fu_5201_p1 = add_ln840_101_fu_5195_p2;
[2025-10-13 21:23:41,174]       |                                 ^
[2025-10-13 21:23:41,174] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8353:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_102_fu_5205_p2' generates 2 bits.
[2025-10-13 21:23:41,174]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,174]  8353 | assign zext_ln840_68_fu_5211_p1 = add_ln840_102_fu_5205_p2;
[2025-10-13 21:23:41,174]       |                                 ^
[2025-10-13 21:23:41,174] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8355:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_103_fu_5215_p2' generates 2 bits.
[2025-10-13 21:23:41,174]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,174]  8355 | assign zext_ln840_69_fu_5221_p1 = add_ln840_103_fu_5215_p2;
[2025-10-13 21:23:41,174]       |                                 ^
[2025-10-13 21:23:41,174] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8357:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_23_fu_1987_p2' generates 2 bits.
[2025-10-13 21:23:41,174]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,174]  8357 | assign zext_ln840_6_fu_1993_p1 = add_ln840_23_fu_1987_p2;
[2025-10-13 21:23:41,174]       |                                ^
[2025-10-13 21:23:41,174] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8359:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_105_fu_5231_p2' generates 3 bits.
[2025-10-13 21:23:41,174]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,174]  8359 | assign zext_ln840_70_fu_5237_p1 = add_ln840_105_fu_5231_p2;
[2025-10-13 21:23:41,174]       |                                 ^
[2025-10-13 21:23:41,174] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8361:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_106_fu_5241_p2' generates 2 bits.
[2025-10-13 21:23:41,174]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,174]  8361 | assign zext_ln840_71_fu_5247_p1 = add_ln840_106_fu_5241_p2;
[2025-10-13 21:23:41,174]       |                                 ^
[2025-10-13 21:23:41,174] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8363:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_107_fu_5251_p2' generates 2 bits.
[2025-10-13 21:23:41,174]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,174]  8363 | assign zext_ln840_72_fu_5257_p1 = add_ln840_107_fu_5251_p2;
[2025-10-13 21:23:41,174]       |                                 ^
[2025-10-13 21:23:41,174] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8365:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_108_fu_5261_p2' generates 3 bits.
[2025-10-13 21:23:41,174]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,174]  8365 | assign zext_ln840_73_fu_5267_p1 = add_ln840_108_fu_5261_p2;
[2025-10-13 21:23:41,174]       |                                 ^
[2025-10-13 21:23:41,174] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8367:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_109_fu_5271_p2' generates 2 bits.
[2025-10-13 21:23:41,174]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,174]  8367 | assign zext_ln840_74_fu_5277_p1 = add_ln840_109_fu_5271_p2;
[2025-10-13 21:23:41,174]       |                                 ^
[2025-10-13 21:23:41,174] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8369:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_110_fu_5281_p2' generates 2 bits.
[2025-10-13 21:23:41,174]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,174]  8369 | assign zext_ln840_75_fu_5287_p1 = add_ln840_110_fu_5281_p2;
[2025-10-13 21:23:41,174]       |                                 ^
[2025-10-13 21:23:41,174] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8371:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_111_fu_5291_p2' generates 3 bits.
[2025-10-13 21:23:41,174]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,174]  8371 | assign zext_ln840_76_fu_5297_p1 = add_ln840_111_fu_5291_p2;
[2025-10-13 21:23:41,174]       |                                 ^
[2025-10-13 21:23:41,174] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8373:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_118_fu_5723_p2' generates 1 bits.
[2025-10-13 21:23:41,174]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,174]  8373 | assign zext_ln840_77_fu_5729_p1 = xor_ln1039_118_fu_5723_p2;
[2025-10-13 21:23:41,174]       |                                 ^
[2025-10-13 21:23:41,174] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8375:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_115_fu_5739_p2' generates 2 bits.
[2025-10-13 21:23:41,174]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,174]  8375 | assign zext_ln840_78_fu_5745_p1 = add_ln840_115_fu_5739_p2;
[2025-10-13 21:23:41,174]       |                                 ^
[2025-10-13 21:23:41,174] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8377:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_116_fu_5749_p2' generates 2 bits.
[2025-10-13 21:23:41,174]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,174]  8377 | assign zext_ln840_79_fu_5755_p1 = add_ln840_116_fu_5749_p2;
[2025-10-13 21:23:41,174]       |                                 ^
[2025-10-13 21:23:41,174] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8379:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_24_fu_1997_p2' generates 3 bits.
[2025-10-13 21:23:41,174]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,174]  8379 | assign zext_ln840_7_fu_2003_p1 = add_ln840_24_fu_1997_p2;
[2025-10-13 21:23:41,174]       |                                ^
[2025-10-13 21:23:41,174] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8381:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_117_fu_5759_p2' generates 2 bits.
[2025-10-13 21:23:41,174]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,174]  8381 | assign zext_ln840_80_fu_5765_p1 = add_ln840_117_fu_5759_p2;
[2025-10-13 21:23:41,174]       |                                 ^
[2025-10-13 21:23:41,174] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8383:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_119_fu_5775_p2' generates 3 bits.
[2025-10-13 21:23:41,174]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,174]  8383 | assign zext_ln840_81_fu_5781_p1 = add_ln840_119_fu_5775_p2;
[2025-10-13 21:23:41,174]       |                                 ^
[2025-10-13 21:23:41,174] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8385:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_120_fu_5785_p2' generates 2 bits.
[2025-10-13 21:23:41,175]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,175]  8385 | assign zext_ln840_82_fu_5791_p1 = add_ln840_120_fu_5785_p2;
[2025-10-13 21:23:41,175]       |                                 ^
[2025-10-13 21:23:41,175] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8387:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_121_fu_5795_p2' generates 2 bits.
[2025-10-13 21:23:41,175]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,175]  8387 | assign zext_ln840_83_fu_5801_p1 = add_ln840_121_fu_5795_p2;
[2025-10-13 21:23:41,175]       |                                 ^
[2025-10-13 21:23:41,175] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8389:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_122_fu_5805_p2' generates 3 bits.
[2025-10-13 21:23:41,175]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,175]  8389 | assign zext_ln840_84_fu_5811_p1 = add_ln840_122_fu_5805_p2;
[2025-10-13 21:23:41,175]       |                                 ^
[2025-10-13 21:23:41,175] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8391:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_123_fu_5815_p2' generates 2 bits.
[2025-10-13 21:23:41,175]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,175]  8391 | assign zext_ln840_85_fu_5821_p1 = add_ln840_123_fu_5815_p2;
[2025-10-13 21:23:41,175]       |                                 ^
[2025-10-13 21:23:41,175] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8393:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_124_fu_5825_p2' generates 2 bits.
[2025-10-13 21:23:41,175]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,175]  8393 | assign zext_ln840_86_fu_5831_p1 = add_ln840_124_fu_5825_p2;
[2025-10-13 21:23:41,175]       |                                 ^
[2025-10-13 21:23:41,175] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8395:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_125_fu_5835_p2' generates 3 bits.
[2025-10-13 21:23:41,175]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,175]  8395 | assign zext_ln840_87_fu_5841_p1 = add_ln840_125_fu_5835_p2;
[2025-10-13 21:23:41,175]       |                                 ^
[2025-10-13 21:23:41,175] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8397:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_25_fu_2007_p2' generates 2 bits.
[2025-10-13 21:23:41,175]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,175]  8397 | assign zext_ln840_8_fu_2013_p1 = add_ln840_25_fu_2007_p2;
[2025-10-13 21:23:41,175]       |                                ^
[2025-10-13 21:23:41,175] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8399:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_26_fu_2017_p2' generates 2 bits.
[2025-10-13 21:23:41,175]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,175]  8399 | assign zext_ln840_9_fu_2023_p1 = add_ln840_26_fu_2017_p2;
[2025-10-13 21:23:41,175]       |                                ^
[2025-10-13 21:23:41,175] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:8401:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_13_fu_1915_p2' generates 1 bits.
[2025-10-13 21:23:41,175]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:23:41,175]  8401 | assign zext_ln840_fu_1921_p1 = xor_ln1039_13_fu_1915_p2;
[2025-10-13 21:23:41,175]       |                              ^
[2025-10-13 21:23:41,175] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:950:25: Unsized constant being X/Z extended to 256 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-13 21:23:41,175]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-10-13 21:23:41,175]   950 |         srlo_       <=  'bx;
[2025-10-13 21:23:41,175]       |                         ^~~
[2025-10-13 21:23:41,175] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:953:21: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-13 21:23:41,175]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-10-13 21:23:41,175]   953 |         addr_       <=  'bx;
[2025-10-13 21:23:41,175]       |                     ^~
[2025-10-13 21:23:41,175] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:966:19: Unsized constant being X/Z extended to 256 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-13 21:23:41,175]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-10-13 21:23:41,175]   966 |    srlo_       <= 'bx;
[2025-10-13 21:23:41,175]       |                   ^~~
[2025-10-13 21:23:41,175] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:976:19: Unsized constant being X/Z extended to 256 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-13 21:23:41,175]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-10-13 21:23:41,175]   976 |    srlo_       <= 'bx;
[2025-10-13 21:23:41,175]       |                   ^~~
[2025-10-13 21:23:41,175] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:990:19: Unsized constant being X/Z extended to 256 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-13 21:23:41,175]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-10-13 21:23:41,175]   990 |    srlo_       <= 'bx;
[2025-10-13 21:23:41,175]       |                   ^~~
[2025-10-13 21:23:41,175] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:997:19: Unsized constant being X/Z extended to 256 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-13 21:23:41,175]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-10-13 21:23:41,175]   997 |    srlo_       <= 'bx;
[2025-10-13 21:23:41,175]       |                   ^~~
[2025-10-13 21:23:41,175] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:1010:19: Unsized constant being X/Z extended to 256 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-13 21:23:41,175]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-10-13 21:23:41,175]  1010 |    srlo_       <= 'bx;
[2025-10-13 21:23:41,175]       |                   ^~~
[2025-10-13 21:23:41,175] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:1028:19: Unsized constant being X/Z extended to 256 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-13 21:23:41,175]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-10-13 21:23:41,175]  1028 |    srlo_       <= 'bx;
[2025-10-13 21:23:41,175]       |                   ^~~
[2025-10-13 21:23:41,176] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:1042:19: Unsized constant being X/Z extended to 256 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-13 21:23:41,176]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-10-13 21:23:41,176]  1042 |    srlo_       <= 'bx;
[2025-10-13 21:23:41,176]       |                   ^~~
[2025-10-13 21:23:41,176] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:1059:20: Unsized constant being X/Z extended to 256 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-13 21:23:41,176]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-10-13 21:23:41,176]  1059 |    srlo_       <=  'bx;
[2025-10-13 21:23:41,176]       |                    ^~~
[2025-10-13 21:23:41,176] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:1062:16: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-13 21:23:41,176]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-10-13 21:23:41,176]  1062 |    addr_       <=  'bx;
[2025-10-13 21:23:41,176]       |                ^~
[2025-10-13 21:23:41,176] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:950:25: Unsized constant being X/Z extended to 64 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-13 21:23:41,176]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_6.inst.impl
[2025-10-13 21:23:41,176]   950 |         srlo_       <=  'bx;
[2025-10-13 21:23:41,176]       |                         ^~~
[2025-10-13 21:23:41,176] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:953:21: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-13 21:23:41,176]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_6.inst.impl
[2025-10-13 21:23:41,176]   953 |         addr_       <=  'bx;
[2025-10-13 21:23:41,176]       |                     ^~
[2025-10-13 21:23:41,176] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:966:19: Unsized constant being X/Z extended to 64 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-13 21:23:41,176]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_6.inst.impl
[2025-10-13 21:23:41,176]   966 |    srlo_       <= 'bx;
[2025-10-13 21:23:41,176]       |                   ^~~
[2025-10-13 21:23:41,176] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:976:19: Unsized constant being X/Z extended to 64 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-13 21:23:41,176]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_6.inst.impl
[2025-10-13 21:23:41,176]   976 |    srlo_       <= 'bx;
[2025-10-13 21:23:41,176]       |                   ^~~
[2025-10-13 21:23:41,176] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:990:19: Unsized constant being X/Z extended to 64 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-13 21:23:41,176]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_6.inst.impl
[2025-10-13 21:23:41,176]   990 |    srlo_       <= 'bx;
[2025-10-13 21:23:41,176]       |                   ^~~
[2025-10-13 21:23:41,176] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:997:19: Unsized constant being X/Z extended to 64 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-13 21:23:41,176]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_6.inst.impl
[2025-10-13 21:23:41,176]   997 |    srlo_       <= 'bx;
[2025-10-13 21:23:41,176]       |                   ^~~
[2025-10-13 21:23:41,176] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:1010:19: Unsized constant being X/Z extended to 64 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-13 21:23:41,176]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_6.inst.impl
[2025-10-13 21:23:41,176]  1010 |    srlo_       <= 'bx;
[2025-10-13 21:23:41,176]       |                   ^~~
[2025-10-13 21:23:41,176] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:1028:19: Unsized constant being X/Z extended to 64 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-13 21:23:41,176]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_6.inst.impl
[2025-10-13 21:23:41,176]  1028 |    srlo_       <= 'bx;
[2025-10-13 21:23:41,176]       |                   ^~~
[2025-10-13 21:23:41,176] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:1042:19: Unsized constant being X/Z extended to 64 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-13 21:23:41,176]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_6.inst.impl
[2025-10-13 21:23:41,176]  1042 |    srlo_       <= 'bx;
[2025-10-13 21:23:41,176]       |                   ^~~
[2025-10-13 21:23:41,176] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:1059:20: Unsized constant being X/Z extended to 64 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-13 21:23:41,176]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_6.inst.impl
[2025-10-13 21:23:41,176]  1059 |    srlo_       <=  'bx;
[2025-10-13 21:23:41,176]       |                    ^~~
[2025-10-13 21:23:41,176] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:1062:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-13 21:23:41,176]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_6.inst.impl
[2025-10-13 21:23:41,176]  1062 |    addr_       <=  'bx;
[2025-10-13 21:23:41,176]       |                ^~
[2025-10-13 21:23:41,176] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:950:25: Unsized constant being X/Z extended to 128 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-13 21:23:41,176]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_5.inst.impl
[2025-10-13 21:23:41,176]   950 |         srlo_       <=  'bx;
[2025-10-13 21:23:41,176]       |                         ^~~
[2025-10-13 21:23:41,176] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:953:21: Operator ASSIGNDLY expects 7 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-13 21:23:41,176]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_5.inst.impl
[2025-10-13 21:23:41,176]   953 |         addr_       <=  'bx;
[2025-10-13 21:23:41,176]       |                     ^~
[2025-10-13 21:23:41,176] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:966:19: Unsized constant being X/Z extended to 128 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-13 21:23:41,176]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_5.inst.impl
[2025-10-13 21:23:41,176]   966 |    srlo_       <= 'bx;
[2025-10-13 21:23:41,176]       |                   ^~~
[2025-10-13 21:23:41,176] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:976:19: Unsized constant being X/Z extended to 128 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-13 21:23:41,176]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_5.inst.impl
[2025-10-13 21:23:41,176]   976 |    srlo_       <= 'bx;
[2025-10-13 21:23:41,176]       |                   ^~~
[2025-10-13 21:23:41,176] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:990:19: Unsized constant being X/Z extended to 128 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-13 21:23:41,176]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_5.inst.impl
[2025-10-13 21:23:41,176]   990 |    srlo_       <= 'bx;
[2025-10-13 21:23:41,176]       |                   ^~~
[2025-10-13 21:23:41,176] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:997:19: Unsized constant being X/Z extended to 128 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-13 21:23:41,176]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_5.inst.impl
[2025-10-13 21:23:41,176]   997 |    srlo_       <= 'bx;
[2025-10-13 21:23:41,176]       |                   ^~~
[2025-10-13 21:23:41,176] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:1010:19: Unsized constant being X/Z extended to 128 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-13 21:23:41,176]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_5.inst.impl
[2025-10-13 21:23:41,176]  1010 |    srlo_       <= 'bx;
[2025-10-13 21:23:41,176]       |                   ^~~
[2025-10-13 21:23:41,176] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:1028:19: Unsized constant being X/Z extended to 128 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-13 21:23:41,176]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_5.inst.impl
[2025-10-13 21:23:41,176]  1028 |    srlo_       <= 'bx;
[2025-10-13 21:23:41,176]       |                   ^~~
[2025-10-13 21:23:41,176] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:1042:19: Unsized constant being X/Z extended to 128 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-13 21:23:41,177]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_5.inst.impl
[2025-10-13 21:23:41,177]  1042 |    srlo_       <= 'bx;
[2025-10-13 21:23:41,177]       |                   ^~~
[2025-10-13 21:23:41,177] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:1059:20: Unsized constant being X/Z extended to 128 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-13 21:23:41,177]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_5.inst.impl
[2025-10-13 21:23:41,177]  1059 |    srlo_       <=  'bx;
[2025-10-13 21:23:41,177]       |                    ^~~
[2025-10-13 21:23:41,177] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:1062:16: Operator ASSIGNDLY expects 7 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-13 21:23:41,177]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_5.inst.impl
[2025-10-13 21:23:41,177]  1062 |    addr_       <=  'bx;
[2025-10-13 21:23:41,177]       |                ^~
[2025-10-13 21:23:41,177] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:950:21: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-13 21:23:41,177]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.inst.impl
[2025-10-13 21:23:41,177]   950 |         srlo_       <=  'bx;
[2025-10-13 21:23:41,177]       |                     ^~
[2025-10-13 21:23:41,177] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:966:16: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-13 21:23:41,177]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.inst.impl
[2025-10-13 21:23:41,177]   966 |    srlo_       <= 'bx;
[2025-10-13 21:23:41,177]       |                ^~
[2025-10-13 21:23:41,177] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:976:16: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-13 21:23:41,177]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.inst.impl
[2025-10-13 21:23:41,177]   976 |    srlo_       <= 'bx;
[2025-10-13 21:23:41,177]       |                ^~
[2025-10-13 21:23:41,177] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:990:16: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-13 21:23:41,177]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.inst.impl
[2025-10-13 21:23:41,177]   990 |    srlo_       <= 'bx;
[2025-10-13 21:23:41,177]       |                ^~
[2025-10-13 21:23:41,177] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:997:16: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-13 21:23:41,177]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.inst.impl
[2025-10-13 21:23:41,177]   997 |    srlo_       <= 'bx;
[2025-10-13 21:23:41,177]       |                ^~
[2025-10-13 21:23:41,177] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:1010:16: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-13 21:23:41,177]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.inst.impl
[2025-10-13 21:23:41,177]  1010 |    srlo_       <= 'bx;
[2025-10-13 21:23:41,177]       |                ^~
[2025-10-13 21:23:41,177] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:1028:16: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-13 21:23:41,177]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.inst.impl
[2025-10-13 21:23:41,177]  1028 |    srlo_       <= 'bx;
[2025-10-13 21:23:41,177]       |                ^~
[2025-10-13 21:23:41,177] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:1042:16: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-13 21:23:41,177]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.inst.impl
[2025-10-13 21:23:41,177]  1042 |    srlo_       <= 'bx;
[2025-10-13 21:23:41,177]       |                ^~
[2025-10-13 21:23:41,177] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:1059:16: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-13 21:23:41,177]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.inst.impl
[2025-10-13 21:23:41,177]  1059 |    srlo_       <=  'bx;
[2025-10-13 21:23:41,177]       |                ^~
[2025-10-13 21:23:41,177] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:950:21: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-13 21:23:41,177]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_1.inst.impl
[2025-10-13 21:23:41,177]   950 |         srlo_       <=  'bx;
[2025-10-13 21:23:41,177]       |                     ^~
[2025-10-13 21:23:41,177] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:966:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-13 21:23:41,177]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_1.inst.impl
[2025-10-13 21:23:41,177]   966 |    srlo_       <= 'bx;
[2025-10-13 21:23:41,177]       |                ^~
[2025-10-13 21:23:41,177] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:976:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-13 21:23:41,177]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_1.inst.impl
[2025-10-13 21:23:41,177]   976 |    srlo_       <= 'bx;
[2025-10-13 21:23:41,177]       |                ^~
[2025-10-13 21:23:41,177] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:990:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-13 21:23:41,177]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_1.inst.impl
[2025-10-13 21:23:41,177]   990 |    srlo_       <= 'bx;
[2025-10-13 21:23:41,177]       |                ^~
[2025-10-13 21:23:41,177] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:997:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-13 21:23:41,177]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_1.inst.impl
[2025-10-13 21:23:41,177]   997 |    srlo_       <= 'bx;
[2025-10-13 21:23:41,177]       |                ^~
[2025-10-13 21:23:41,177] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:1010:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-13 21:23:41,177]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_1.inst.impl
[2025-10-13 21:23:41,177]  1010 |    srlo_       <= 'bx;
[2025-10-13 21:23:41,177]       |                ^~
[2025-10-13 21:23:41,177] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:1028:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-13 21:23:41,177]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_1.inst.impl
[2025-10-13 21:23:41,177]  1028 |    srlo_       <= 'bx;
[2025-10-13 21:23:41,177]       |                ^~
[2025-10-13 21:23:41,177] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:1042:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-13 21:23:41,177]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_1.inst.impl
[2025-10-13 21:23:41,177]  1042 |    srlo_       <= 'bx;
[2025-10-13 21:23:41,177]       |                ^~
[2025-10-13 21:23:41,177] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:1059:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-13 21:23:41,177]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_1.inst.impl
[2025-10-13 21:23:41,177]  1059 |    srlo_       <=  'bx;
[2025-10-13 21:23:41,177]       |                ^~
[2025-10-13 21:23:41,177] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:885:54: Operator EQ expects 32 or 6 bits on the LHS, but LHS's VARREF 'addr_' generates 5 bits.
[2025-10-13 21:23:41,177]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_0.inst.impl
[2025-10-13 21:23:41,178]   885 |    assign addr_full_ = (state_==state_more) && (addr_==depth-2);
[2025-10-13 21:23:41,178]       |                                                      ^~
[2025-10-13 21:23:41,178] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:942:10: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 6 bits.
[2025-10-13 21:23:41,178]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_0.inst.impl
[2025-10-13 21:23:41,178]   942 |   for (a_=depth-2; a_>0; a_=a_-1) begin
[2025-10-13 21:23:41,178]       |          ^
[2025-10-13 21:23:41,178] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:57667:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-13 21:23:41,178]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst
[2025-10-13 21:23:41,178] 57667 | #0 grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg = 1'b0;
[2025-10-13 21:23:41,178]       |  ^
[2025-10-13 21:23:41,178] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:57668:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-13 21:23:41,178]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst
[2025-10-13 21:23:41,178] 57668 | #0 ap_CS_fsm = 4'd1;
[2025-10-13 21:23:41,178]       |  ^
[2025-10-13 21:23:41,178] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:57810:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-13 21:23:41,178]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst
[2025-10-13 21:23:41,178] 57810 |             ap_NS_fsm = 'bx;
[2025-10-13 21:23:41,178]       |                       ^
[2025-10-13 21:23:41,178] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:55800:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-13 21:23:41,178]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_hls_0.inst.flow_control_loop_pipe_no_ap_cont_U
[2025-10-13 21:23:41,178] 55800 | #0 ap_loop_init = 1'b1;
[2025-10-13 21:23:41,178]       |  ^
[2025-10-13 21:23:41,178] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:55801:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-13 21:23:41,178]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_hls_0.inst.flow_control_loop_pipe_no_ap_cont_U
[2025-10-13 21:23:41,178] 55801 | #0 ap_done_cache = 1'b0;
[2025-10-13 21:23:41,178]       |  ^
[2025-10-13 21:23:41,178] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:54142:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-13 21:23:41,178]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst
[2025-10-13 21:23:41,178] 54142 | #0 grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg = 1'b0;
[2025-10-13 21:23:41,178]       |  ^
[2025-10-13 21:23:41,178] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:54143:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-13 21:23:41,178]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst
[2025-10-13 21:23:41,178] 54143 | #0 ap_CS_fsm = 4'd1;
[2025-10-13 21:23:41,178]       |  ^
[2025-10-13 21:23:41,178] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:54285:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-13 21:23:41,178]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst
[2025-10-13 21:23:41,178] 54285 |             ap_NS_fsm = 'bx;
[2025-10-13 21:23:41,178]       |                       ^
[2025-10-13 21:23:41,178] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:668:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-13 21:23:41,178]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_hls_1.inst.flow_control_loop_pipe_no_ap_cont_U
[2025-10-13 21:23:41,178]   668 | #0 ap_loop_init = 1'b1;
[2025-10-13 21:23:41,178]       |  ^
[2025-10-13 21:23:41,178] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:669:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-13 21:23:41,178]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_hls_1.inst.flow_control_loop_pipe_no_ap_cont_U
[2025-10-13 21:23:41,178]   669 | #0 ap_done_cache = 1'b0;
[2025-10-13 21:23:41,178]       |  ^
[2025-10-13 21:23:41,178] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:58618:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-13 21:23:41,178]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_hls_1.inst
[2025-10-13 21:23:41,178] 58618 | #0 ap_CS_iter0_fsm = 1'd1;
[2025-10-13 21:23:41,178]       |  ^
[2025-10-13 21:23:41,178] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:58619:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-13 21:23:41,178]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_hls_1.inst
[2025-10-13 21:23:41,178] 58619 | #0 ap_CS_iter1_fsm = 2'd1;
[2025-10-13 21:23:41,178]       |  ^
[2025-10-13 21:23:41,178] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:58620:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-13 21:23:41,178]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_hls_1.inst
[2025-10-13 21:23:41,178] 58620 | #0 ap_CS_iter2_fsm = 2'd1;
[2025-10-13 21:23:41,178]       |  ^
[2025-10-13 21:23:41,178] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:58621:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-13 21:23:41,178]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_hls_1.inst
[2025-10-13 21:23:41,178] 58621 | #0 ap_CS_iter3_fsm = 2'd1;
[2025-10-13 21:23:41,178]       |  ^
[2025-10-13 21:23:41,178] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:58928:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-13 21:23:41,178]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_hls_1.inst
[2025-10-13 21:23:41,178] 58928 |             ap_NS_iter0_fsm = 'bx;
[2025-10-13 21:23:41,178]       |                             ^
[2025-10-13 21:23:41,178] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:58952:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-13 21:23:41,178]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_hls_1.inst
[2025-10-13 21:23:41,178] 58952 |             ap_NS_iter1_fsm = 'bx;
[2025-10-13 21:23:41,178]       |                             ^
[2025-10-13 21:23:41,178] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:58976:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-13 21:23:41,178]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_hls_1.inst
[2025-10-13 21:23:41,178] 58976 |             ap_NS_iter2_fsm = 'bx;
[2025-10-13 21:23:41,178]       |                             ^
[2025-10-13 21:23:41,178] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:58989:33: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ap_ST_iter0_fsm_state1' generates 1 bits.
[2025-10-13 21:23:41,178]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_hls_1.inst
[2025-10-13 21:23:41,178] 58989 |                 ap_NS_iter3_fsm = ap_ST_iter0_fsm_state1;
[2025-10-13 21:23:41,178]       |                                 ^
[2025-10-13 21:23:41,178] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:59002:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-13 21:23:41,178]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_hls_1.inst
[2025-10-13 21:23:41,178] 59002 |             ap_NS_iter3_fsm = 'bx;
[2025-10-13 21:23:41,178]       |                             ^
[2025-10-13 21:23:41,178] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:59059:26: Operator ASSIGNW expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1912_fu_251_p1' generates 64 bits.
[2025-10-13 21:23:41,178]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_hls_1.inst
[2025-10-13 21:23:41,178] 59059 | assign buffer_V_address0 = zext_ln1912_fu_251_p1;
[2025-10-13 21:23:41,178]       |                          ^
[2025-10-13 21:23:41,178] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:59061:26: Operator ASSIGNW expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1925_fu_300_p1' generates 64 bits.
[2025-10-13 21:23:41,178]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_hls_1.inst
[2025-10-13 21:23:41,178] 59061 | assign buffer_V_address1 = zext_ln1925_fu_300_p1;
[2025-10-13 21:23:41,178]       |                          ^
[2025-10-13 21:23:41,178] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:59111:30: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'rp_fu_82' generates 32 bits.
[2025-10-13 21:23:41,178]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_hls_1.inst
[2025-10-13 21:23:41,178] 59111 | assign zext_ln1912_fu_251_p1 = rp_fu_82;
[2025-10-13 21:23:41,178]       |                              ^
[2025-10-13 21:23:41,178] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:59113:30: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'wp_fu_74' generates 32 bits.
[2025-10-13 21:23:41,178]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_hls_1.inst
[2025-10-13 21:23:41,179] 59113 | assign zext_ln1925_fu_300_p1 = wp_fu_74;
[2025-10-13 21:23:41,179]       |                              ^
[2025-10-13 21:23:41,179] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:1297:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-13 21:23:41,179]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_hls_0.inst
[2025-10-13 21:23:41,179]  1297 | #0 ap_CS_iter0_fsm = 1'd1;
[2025-10-13 21:23:41,179]       |  ^
[2025-10-13 21:23:41,179] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:1298:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-13 21:23:41,179]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_hls_0.inst
[2025-10-13 21:23:41,179]  1298 | #0 ap_CS_iter1_fsm = 2'd1;
[2025-10-13 21:23:41,179]       |  ^
[2025-10-13 21:23:41,179] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:1299:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-13 21:23:41,179]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_hls_0.inst
[2025-10-13 21:23:41,179]  1299 | #0 ap_CS_iter2_fsm = 2'd1;
[2025-10-13 21:23:41,179]       |  ^
[2025-10-13 21:23:41,179] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:1300:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-13 21:23:41,179]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_hls_0.inst
[2025-10-13 21:23:41,179]  1300 | #0 ap_CS_iter3_fsm = 2'd1;
[2025-10-13 21:23:41,179]       |  ^
[2025-10-13 21:23:41,179] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:1607:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-13 21:23:41,179]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_hls_0.inst
[2025-10-13 21:23:41,179]  1607 |             ap_NS_iter0_fsm = 'bx;
[2025-10-13 21:23:41,179]       |                             ^
[2025-10-13 21:23:41,179] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:1631:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-13 21:23:41,179]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_hls_0.inst
[2025-10-13 21:23:41,179]  1631 |             ap_NS_iter1_fsm = 'bx;
[2025-10-13 21:23:41,179]       |                             ^
[2025-10-13 21:23:41,179] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:1655:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-13 21:23:41,179]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_hls_0.inst
[2025-10-13 21:23:41,179]  1655 |             ap_NS_iter2_fsm = 'bx;
[2025-10-13 21:23:41,179]       |                             ^
[2025-10-13 21:23:41,179] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:1668:33: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ap_ST_iter0_fsm_state1' generates 1 bits.
[2025-10-13 21:23:41,179]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_hls_0.inst
[2025-10-13 21:23:41,179]  1668 |                 ap_NS_iter3_fsm = ap_ST_iter0_fsm_state1;
[2025-10-13 21:23:41,179]       |                                 ^
[2025-10-13 21:23:41,179] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:1681:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-13 21:23:41,179]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_hls_0.inst
[2025-10-13 21:23:41,179]  1681 |             ap_NS_iter3_fsm = 'bx;
[2025-10-13 21:23:41,179]       |                             ^
[2025-10-13 21:23:41,179] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:1738:26: Operator ASSIGNW expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1912_fu_253_p1' generates 64 bits.
[2025-10-13 21:23:41,179]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_hls_0.inst
[2025-10-13 21:23:41,179]  1738 | assign buffer_V_address0 = zext_ln1912_fu_253_p1;
[2025-10-13 21:23:41,179]       |                          ^
[2025-10-13 21:23:41,179] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:1740:26: Operator ASSIGNW expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1925_fu_302_p1' generates 64 bits.
[2025-10-13 21:23:41,179]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_hls_0.inst
[2025-10-13 21:23:41,179]  1740 | assign buffer_V_address1 = zext_ln1925_fu_302_p1;
[2025-10-13 21:23:41,179]       |                          ^
[2025-10-13 21:23:41,179] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:1790:30: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'rp_fu_84' generates 32 bits.
[2025-10-13 21:23:41,179]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_hls_0.inst
[2025-10-13 21:23:41,179]  1790 | assign zext_ln1912_fu_253_p1 = rp_fu_84;
[2025-10-13 21:23:41,179]       |                              ^
[2025-10-13 21:23:41,179] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:1792:30: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'wp_fu_76' generates 32 bits.
[2025-10-13 21:23:41,179]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_hls_0.inst
[2025-10-13 21:23:41,179]  1792 | assign zext_ln1925_fu_302_p1 = wp_fu_76;
[2025-10-13 21:23:41,179]       |                              ^
[2025-10-13 21:23:41,179] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:950:21: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:23:41,179]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:23:41,179]   950 |         srlo_       <=  'bx;
[2025-10-13 21:23:41,179]       |                     ^~
[2025-10-13 21:23:41,179]                   *** See https://verilator.org/warn/COMBDLY before disabling this,
[2025-10-13 21:23:41,179]                   else you may end up with different sim results.
[2025-10-13 21:23:41,179] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:951:21: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:23:41,179]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:23:41,179]   951 |         shift_en_o_ <= 1'bx;
[2025-10-13 21:23:41,179]       |                     ^~
[2025-10-13 21:23:41,179] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:952:21: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:23:41,179]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:23:41,179]   952 |         shift_en_   <= 1'bx;
[2025-10-13 21:23:41,179]       |                     ^~
[2025-10-13 21:23:41,179] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:953:21: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:23:41,179]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:23:41,179]   953 |         addr_       <=  'bx;
[2025-10-13 21:23:41,179]       |                     ^~
[2025-10-13 21:23:41,179] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:954:21: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:23:41,179]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:23:41,179]   954 |         state_      <= 2'bx;
[2025-10-13 21:23:41,179]       |                     ^~
[2025-10-13 21:23:41,179] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:959:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:23:41,179]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:23:41,179]   959 |    srlo_       <= i_d;
[2025-10-13 21:23:41,179]       |                ^~
[2025-10-13 21:23:41,179] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:960:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:23:41,179]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:23:41,179]   960 |    shift_en_o_ <= 1;
[2025-10-13 21:23:41,179]       |                ^~
[2025-10-13 21:23:41,179] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:961:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:23:41,179]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:23:41,179]   961 |    shift_en_   <= 1'bx;
[2025-10-13 21:23:41,179]       |                ^~
[2025-10-13 21:23:41,179] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:962:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:23:41,179]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:23:41,179]   962 |    addr_       <= 0;
[2025-10-13 21:23:41,179]       |                ^~
[2025-10-13 21:23:41,179] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:963:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:23:41,179]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:23:41,179]   963 |    state_      <= state_one;
[2025-10-13 21:23:41,179]       |                ^~
[2025-10-13 21:23:41,179] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:966:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:23:41,179]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:23:41,179]   966 |    srlo_       <= 'bx;
[2025-10-13 21:23:41,179]       |                ^~
[2025-10-13 21:23:41,179] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:967:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:23:41,179]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:23:41,179]   967 |    shift_en_o_ <= 0;
[2025-10-13 21:23:41,179]       |                ^~
[2025-10-13 21:23:41,179] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:968:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:23:41,179]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:23:41,179]   968 |    shift_en_   <= 1'bx;
[2025-10-13 21:23:41,179]       |                ^~
[2025-10-13 21:23:41,179] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:969:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:23:41,179]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:23:41,179]   969 |    addr_       <= 0;
[2025-10-13 21:23:41,179]       |                ^~
[2025-10-13 21:23:41,179] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:970:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:23:41,179]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:23:41,180]   970 |    state_      <= state_empty;
[2025-10-13 21:23:41,180]       |                ^~
[2025-10-13 21:23:41,180] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:976:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:23:41,180]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:23:41,180]   976 |    srlo_       <= 'bx;
[2025-10-13 21:23:41,180]       |                ^~
[2025-10-13 21:23:41,180] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:977:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:23:41,180]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:23:41,180]   977 |    shift_en_o_ <= 0;
[2025-10-13 21:23:41,180]       |                ^~
[2025-10-13 21:23:41,180] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:978:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:23:41,180]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:23:41,180]   978 |    shift_en_   <= 1;
[2025-10-13 21:23:41,180]       |                ^~
[2025-10-13 21:23:41,180] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:979:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:23:41,180]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:23:41,180]   979 |    addr_       <= 0;
[2025-10-13 21:23:41,180]       |                ^~
[2025-10-13 21:23:41,180] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:980:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:23:41,180]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:23:41,180]   980 |    state_      <= state_more;
[2025-10-13 21:23:41,180]       |                ^~
[2025-10-13 21:23:41,180] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:983:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:23:41,180]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:23:41,180]   983 |    srlo_       <= i_d;
[2025-10-13 21:23:41,180]       |                ^~
[2025-10-13 21:23:41,180] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:984:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:23:41,180]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:23:41,180]   984 |    shift_en_o_ <= 1;
[2025-10-13 21:23:41,180]       |                ^~
[2025-10-13 21:23:41,180] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:985:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:23:41,180]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:23:41,180]   985 |    shift_en_   <= 1;
[2025-10-13 21:23:41,180]       |                ^~
[2025-10-13 21:23:41,180] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:986:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:23:41,180]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:23:41,180]   986 |    addr_       <= 0;
[2025-10-13 21:23:41,180]       |                ^~
[2025-10-13 21:23:41,180] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:987:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:23:41,180]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:23:41,180]   987 |    state_      <= state_one;
[2025-10-13 21:23:41,180]       |                ^~
[2025-10-13 21:23:41,180] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:990:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:23:41,180]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:23:41,180]   990 |    srlo_       <= 'bx;
[2025-10-13 21:23:41,180]       |                ^~
[2025-10-13 21:23:41,180] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:991:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:23:41,180]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:23:41,180]   991 |    shift_en_o_ <= 0;
[2025-10-13 21:23:41,180]       |                ^~
[2025-10-13 21:23:41,180] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:992:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:23:41,180]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:23:41,180]   992 |    shift_en_   <= 1'bx;
[2025-10-13 21:23:41,180]       |                ^~
[2025-10-13 21:23:41,180] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:993:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:23:41,180]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:23:41,180]   993 |    addr_       <= 0;
[2025-10-13 21:23:41,180]       |                ^~
[2025-10-13 21:23:41,180] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:994:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:23:41,180]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:23:41,180]   994 |    state_      <= state_one;
[2025-10-13 21:23:41,180]       |                ^~
[2025-10-13 21:23:41,180] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:997:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:23:41,180]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:23:41,180]   997 |    srlo_       <= 'bx;
[2025-10-13 21:23:41,180]       |                ^~
[2025-10-13 21:23:41,180] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:998:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:23:41,180]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:23:41,180]   998 |    shift_en_o_ <= 0;
[2025-10-13 21:23:41,180]       |                ^~
[2025-10-13 21:23:41,180] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:999:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:23:41,180]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:23:41,180]   999 |    shift_en_   <= 1'bx;
[2025-10-13 21:23:41,180]       |                ^~
[2025-10-13 21:23:41,180] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:1000:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:23:41,180]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:23:41,180]  1000 |    addr_       <= 0;
[2025-10-13 21:23:41,180]       |                ^~
[2025-10-13 21:23:41,180] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:1001:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:23:41,180]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:23:41,180]  1001 |    state_      <= state_empty;
[2025-10-13 21:23:41,180]       |                ^~
[2025-10-13 21:23:41,180] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:1010:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:23:41,180]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:23:41,180]  1010 |    srlo_       <= 'bx;
[2025-10-13 21:23:41,180]       |                ^~
[2025-10-13 21:23:41,180] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:1011:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:23:41,180]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:23:41,180]  1011 |    shift_en_o_ <= 0;
[2025-10-13 21:23:41,180]       |                ^~
[2025-10-13 21:23:41,180] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:1012:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:23:41,180]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:23:41,180]  1012 |    shift_en_   <= 0;
[2025-10-13 21:23:41,180]       |                ^~
[2025-10-13 21:23:41,180] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:1013:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:23:41,180]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:23:41,180]  1013 |    addr_       <= addr;
[2025-10-13 21:23:41,181]       |                ^~
[2025-10-13 21:23:41,181] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:1014:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:23:41,181]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:23:41,181]  1014 |    state_      <= state_more;
[2025-10-13 21:23:41,181]       |                ^~
[2025-10-13 21:23:41,181] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:1017:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:23:41,181]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:23:41,181]  1017 |    srlo_       <= srl[addr];
[2025-10-13 21:23:41,181]       |                ^~
[2025-10-13 21:23:41,181] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:1018:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:23:41,181]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:23:41,181]  1018 |    shift_en_o_ <= 1;
[2025-10-13 21:23:41,181]       |                ^~
[2025-10-13 21:23:41,181] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:1019:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:23:41,181]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:23:41,181]  1019 |    shift_en_   <= 0;
[2025-10-13 21:23:41,181]       |                ^~
[2025-10-13 21:23:41,181] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:1022:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:23:41,181]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:23:41,181]  1022 |    addr_       <= addr_zero_ ? 0         : addr-1;
[2025-10-13 21:23:41,181]       |                ^~
[2025-10-13 21:23:41,181] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:1023:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:23:41,181]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:23:41,181]  1023 |    state_      <= addr_zero_ ? state_one : state_more;
[2025-10-13 21:23:41,181]       |                ^~
[2025-10-13 21:23:41,181] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:1028:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:23:41,181]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:23:41,181]  1028 |    srlo_       <= 'bx;
[2025-10-13 21:23:41,181]       |                ^~
[2025-10-13 21:23:41,181] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:1029:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:23:41,181]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:23:41,181]  1029 |    shift_en_o_ <= 0;
[2025-10-13 21:23:41,181]       |                ^~
[2025-10-13 21:23:41,181] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:1030:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:23:41,181]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:23:41,181]  1030 |    shift_en_   <= 1;
[2025-10-13 21:23:41,181]       |                ^~
[2025-10-13 21:23:41,181] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:1031:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:23:41,181]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:23:41,181]  1031 |    addr_       <= addr+1;
[2025-10-13 21:23:41,181]       |                ^~
[2025-10-13 21:23:41,181] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:1032:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:23:41,181]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:23:41,181]  1032 |    state_      <= state_more;
[2025-10-13 21:23:41,181]       |                ^~
[2025-10-13 21:23:41,181] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:1035:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:23:41,181]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:23:41,181]  1035 |    srlo_       <= srl[addr];
[2025-10-13 21:23:41,181]       |                ^~
[2025-10-13 21:23:41,181] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:1036:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:23:41,181]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:23:41,181]  1036 |    shift_en_o_ <= 1;
[2025-10-13 21:23:41,181]       |                ^~
[2025-10-13 21:23:41,181] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:1037:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:23:41,181]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:23:41,181]  1037 |    shift_en_   <= 1;
[2025-10-13 21:23:41,181]       |                ^~
[2025-10-13 21:23:41,181] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:1038:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:23:41,181]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:23:41,181]  1038 |    addr_       <= addr;
[2025-10-13 21:23:41,181]       |                ^~
[2025-10-13 21:23:41,181] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:1039:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:23:41,181]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:23:41,181]  1039 |    state_      <= state_more;
[2025-10-13 21:23:41,181]       |                ^~
[2025-10-13 21:23:41,181] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:1042:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:23:41,181]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:23:41,181]  1042 |    srlo_       <= 'bx;
[2025-10-13 21:23:41,181]       |                ^~
[2025-10-13 21:23:41,181] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:1043:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:23:41,181]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:23:41,181]  1043 |    shift_en_o_ <= 0;
[2025-10-13 21:23:41,181]       |                ^~
[2025-10-13 21:23:41,181] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:1044:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:23:41,181]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:23:41,181]  1044 |    shift_en_   <= 0;
[2025-10-13 21:23:41,181]       |                ^~
[2025-10-13 21:23:41,181] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:1045:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:23:41,181]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:23:41,181]  1045 |    addr_       <= addr;
[2025-10-13 21:23:41,181]       |                ^~
[2025-10-13 21:23:41,181] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:1046:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:23:41,181]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:23:41,181]  1046 |    state_      <= state_more;
[2025-10-13 21:23:41,181]       |                ^~
[2025-10-13 21:23:41,181] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:1049:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:23:41,181]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:23:41,181]  1049 |    srlo_       <= srl[addr];
[2025-10-13 21:23:41,181]       |                ^~
[2025-10-13 21:23:41,181] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:1050:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:23:41,181]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:23:41,181]  1050 |    shift_en_o_ <= 1;
[2025-10-13 21:23:41,181]       |                ^~
[2025-10-13 21:23:41,181] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:1051:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:23:41,181]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:23:41,181]  1051 |    shift_en_   <= 0;
[2025-10-13 21:23:41,181]       |                ^~
[2025-10-13 21:23:41,181] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:1052:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:23:41,181]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:23:41,181]  1052 |    addr_       <= addr_zero_ ? 0         : addr-1;
[2025-10-13 21:23:41,181]       |                ^~
[2025-10-13 21:23:41,181] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:1053:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:23:41,181]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:23:41,181]  1053 |    state_      <= addr_zero_ ? state_one : state_more;
[2025-10-13 21:23:41,181]       |                ^~
[2025-10-13 21:23:41,181] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:1059:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:23:41,181]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:23:41,181]  1059 |    srlo_       <=  'bx;
[2025-10-13 21:23:41,182]       |                ^~
[2025-10-13 21:23:41,182] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:1060:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:23:41,182]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:23:41,182]  1060 |    shift_en_o_ <= 1'bx;
[2025-10-13 21:23:41,182]       |                ^~
[2025-10-13 21:23:41,182] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:1061:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:23:41,182]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:23:41,182]  1061 |    shift_en_   <= 1'bx;
[2025-10-13 21:23:41,182]       |                ^~
[2025-10-13 21:23:41,182] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:1062:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:23:41,182]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:23:41,182]  1062 |    addr_       <=  'bx;
[2025-10-13 21:23:41,182]       |                ^~
[2025-10-13 21:23:41,182] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_dlntuxi_/finn_design_wrapper.v:1063:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:23:41,182]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:23:41,182]  1063 |    state_      <= 2'bx;
[2025-10-13 21:23:41,182]       |                ^~
[2025-10-13 21:23:44,849] make: Entering directory '/tmp/finn_dev_root/verilator_fifosim_0pn0ok3i'
[2025-10-13 21:23:44,849] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o verilator_fifosim.o verilator_fifosim.cpp
[2025-10-13 21:23:44,850] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp
[2025-10-13 21:23:44,850] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp
[2025-10-13 21:23:44,850] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper.o Vfinn_design_wrapper.cpp
[2025-10-13 21:23:44,850] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h13beed7b__0.o Vfinn_design_wrapper___024root__DepSet_h13beed7b__0.cpp
[2025-10-13 21:23:44,850] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0.cpp
[2025-10-13 21:23:44,850] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1.cpp
[2025-10-13 21:23:44,850] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__2.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__2.cpp
[2025-10-13 21:23:44,850] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__3.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__3.cpp
[2025-10-13 21:23:44,850] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17  -c -o Vfinn_design_wrapper__ConstPool_0.o Vfinn_design_wrapper__ConstPool_0.cpp
[2025-10-13 21:23:44,850] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17  -c -o Vfinn_design_wrapper___024root__Slow.o Vfinn_design_wrapper___024root__Slow.cpp
[2025-10-13 21:23:44,850] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17  -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0__Slow.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0__Slow.cpp
[2025-10-13 21:23:44,850] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17  -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1__Slow.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1__Slow.cpp
[2025-10-13 21:23:44,850] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17  -c -o Vfinn_design_wrapper__Syms.o Vfinn_design_wrapper__Syms.cpp
[2025-10-13 21:23:44,850] echo "" > Vfinn_design_wrapper__ALL.verilator_deplist.tmp
[2025-10-13 21:23:44,850] Archive ar -rcs Vfinn_design_wrapper__ALL.a Vfinn_design_wrapper.o Vfinn_design_wrapper___024root__DepSet_h13beed7b__0.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__2.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__3.o Vfinn_design_wrapper__ConstPool_0.o Vfinn_design_wrapper___024root__Slow.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0__Slow.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1__Slow.o Vfinn_design_wrapper__Syms.o
[2025-10-13 21:23:44,850] g++    verilator_fifosim.o verilated.o verilated_threads.o Vfinn_design_wrapper__ALL.a    -pthread -lpthread -latomic   -o Vfinn_design_wrapper
[2025-10-13 21:23:44,850] rm Vfinn_design_wrapper__ALL.verilator_deplist.tmp
[2025-10-13 21:23:44,850] make: Leaving directory '/tmp/finn_dev_root/verilator_fifosim_0pn0ok3i'
[2025-10-13 21:23:44,857] Simulation starting
[2025-10-13 21:23:44,857] Number of inputs to write 64
[2025-10-13 21:23:44,857] Number of outputs to expect 56
[2025-10-13 21:23:44,857] No-output timeout clock cycles 100000000
[2025-10-13 21:23:44,857] All inputs written at cycle 90
[2025-10-13 21:23:44,857] Simulation finished
[2025-10-13 21:23:44,857] Number of inputs consumed 64
[2025-10-13 21:23:44,857] Number of outputs produced 56
[2025-10-13 21:23:44,857] Number of clock cycles 390
[2025-10-13 21:23:44,862] /home/changhong/prj/finn_dev/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for ConvolutionInputGenerator_hls_0
[2025-10-13 21:23:44,862]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-10-13 21:23:44,863] /home/changhong/prj/finn_dev/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataWidthConverter_rtl_0
[2025-10-13 21:23:44,863]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-10-13 21:23:44,863] /home/changhong/prj/finn_dev/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_hls_0
[2025-10-13 21:23:44,863]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-10-13 21:23:44,864] /home/changhong/prj/finn_dev/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataWidthConverter_rtl_1
[2025-10-13 21:23:44,864]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-10-13 21:23:44,864] /home/changhong/prj/finn_dev/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for ConvolutionInputGenerator_hls_1
[2025-10-13 21:23:44,864]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-10-13 21:23:44,864] /home/changhong/prj/finn_dev/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataWidthConverter_rtl_2
[2025-10-13 21:23:44,864]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-10-13 21:23:44,865] /home/changhong/prj/finn_dev/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_hls_1
[2025-10-13 21:23:44,865]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-10-13 21:23:44,880] /home/changhong/prj/finn_dev/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for MVAU_hls_1
[2025-10-13 21:23:44,880]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-10-13 21:23:44,881] /home/changhong/prj/finn_dev/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for ConvolutionInputGenerator_hls_1
[2025-10-13 21:23:44,881]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-10-13 21:23:44,882] /home/changhong/prj/finn_dev/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for MVAU_hls_0
[2025-10-13 21:23:44,882]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-10-13 21:23:44,882] /home/changhong/prj/finn_dev/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for ConvolutionInputGenerator_hls_0
[2025-10-13 21:23:44,882]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-10-13 21:23:44,891] Running step: step_create_stitched_ip [14/19]
[2025-10-13 21:24:21,317] creating rtlsim_output/model_generation_test/stitched_ip
[2025-10-13 21:24:21,318] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.cache
[2025-10-13 21:24:21,318] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.cache/wt
[2025-10-13 21:24:21,318] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.cache/wt/project.wpc -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.cache/wt
[2025-10-13 21:24:21,318] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.hw
[2025-10-13 21:24:21,318] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.hw/finn_vivado_stitch_proj.lpr -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.hw
[2025-10-13 21:24:21,318] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.ip_user_files
[2025-10-13 21:24:21,318] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen
[2025-10-13 21:24:21,318] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1
[2025-10-13 21:24:21,318] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd
[2025-10-13 21:24:21,318] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref
[2025-10-13 21:24:21,318] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_1
[2025-10-13 21:24:21,318] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_1/component.xml -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_1
[2025-10-13 21:24:21,318] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_1/xgui
[2025-10-13 21:24:21,318] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_1/xgui/StreamingFIFO_rtl_1_v1_0.tcl -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_1/xgui
[2025-10-13 21:24:21,319] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_4
[2025-10-13 21:24:21,319] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_4/component.xml -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_4
[2025-10-13 21:24:21,319] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_4/xgui
[2025-10-13 21:24:21,319] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_4/xgui/StreamingFIFO_rtl_4_v1_0.tcl -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_4/xgui
[2025-10-13 21:24:21,319] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_2
[2025-10-13 21:24:21,319] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_2/component.xml -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_2
[2025-10-13 21:24:21,319] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_2/xgui
[2025-10-13 21:24:21,319] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_2/xgui/StreamingDataWidthConverter_rtl_2_v1_0.tcl -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_2/xgui
[2025-10-13 21:24:21,319] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_7
[2025-10-13 21:24:21,319] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_7/component.xml -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_7
[2025-10-13 21:24:21,319] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_7/xgui
[2025-10-13 21:24:21,319] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_7/xgui/StreamingFIFO_rtl_7_v1_0.tcl -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_7/xgui
[2025-10-13 21:24:21,319] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_3
[2025-10-13 21:24:21,319] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_3/component.xml -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_3
[2025-10-13 21:24:21,319] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_3/xgui
[2025-10-13 21:24:21,319] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_3/xgui/StreamingFIFO_rtl_3_v1_0.tcl -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_3/xgui
[2025-10-13 21:24:21,319] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_0
[2025-10-13 21:24:21,319] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_0/component.xml -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_0
[2025-10-13 21:24:21,320] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_0/xgui
[2025-10-13 21:24:21,320] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_0/xgui/StreamingDataWidthConverter_rtl_0_v1_0.tcl -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_0/xgui
[2025-10-13 21:24:21,320] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_1
[2025-10-13 21:24:21,320] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_1/component.xml -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_1
[2025-10-13 21:24:21,320] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_1/xgui
[2025-10-13 21:24:21,320] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_1/xgui/StreamingDataWidthConverter_rtl_1_v1_0.tcl -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_1/xgui
[2025-10-13 21:24:21,320] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_5
[2025-10-13 21:24:21,320] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_5/component.xml -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_5
[2025-10-13 21:24:21,320] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_5/xgui
[2025-10-13 21:24:21,320] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_5/xgui/StreamingFIFO_rtl_5_v1_0.tcl -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_5/xgui
[2025-10-13 21:24:21,320] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_0
[2025-10-13 21:24:21,320] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_0/component.xml -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_0
[2025-10-13 21:24:21,320] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_0/xgui
[2025-10-13 21:24:21,320] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_0/xgui/StreamingFIFO_rtl_0_v1_0.tcl -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_0/xgui
[2025-10-13 21:24:21,320] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_2
[2025-10-13 21:24:21,320] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_2/component.xml -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_2
[2025-10-13 21:24:21,320] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_2/xgui
[2025-10-13 21:24:21,320] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_2/xgui/StreamingFIFO_rtl_2_v1_0.tcl -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_2/xgui
[2025-10-13 21:24:21,321] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_6
[2025-10-13 21:24:21,321] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_6/component.xml -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_6
[2025-10-13 21:24:21,321] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_6/xgui
[2025-10-13 21:24:21,321] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_6/xgui/StreamingFIFO_rtl_6_v1_0.tcl -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_6/xgui
[2025-10-13 21:24:21,321] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design
[2025-10-13 21:24:21,321] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/finn_design.bxml -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design
[2025-10-13 21:24:21,321] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth
[2025-10-13 21:24:21,321] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.hwdef -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth
[2025-10-13 21:24:21,321] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth
[2025-10-13 21:24:21,321] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/finn_design_ooc.xdc -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design
[2025-10-13 21:24:21,321] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/hw_handoff
[2025-10-13 21:24:21,321] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/hw_handoff/finn_design.hwh -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/hw_handoff
[2025-10-13 21:24:21,321] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip
[2025-10-13 21:24:21,321] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_wstrm_0
[2025-10-13 21:24:21,321] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_wstrm_0/synth
[2025-10-13 21:24:21,321] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_wstrm_0/synth/finn_design_MVAU_hls_1_wstrm_0.v -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_wstrm_0/synth
[2025-10-13 21:24:21,321] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_wstrm_0/finn_design_MVAU_hls_1_wstrm_0.xml -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_wstrm_0
[2025-10-13 21:24:21,322] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_wstrm_0/sim
[2025-10-13 21:24:21,322] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_wstrm_0/sim/finn_design_MVAU_hls_1_wstrm_0.v -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_wstrm_0/sim
[2025-10-13 21:24:21,322] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_2_0
[2025-10-13 21:24:21,322] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_2_0/synth
[2025-10-13 21:24:21,322] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_2_0/synth/finn_design_StreamingDataWidthConverter_rtl_2_0.v -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_2_0/synth
[2025-10-13 21:24:21,322] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_2_0/sim
[2025-10-13 21:24:21,322] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_2_0/sim/finn_design_StreamingDataWidthConverter_rtl_2_0.v -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_2_0/sim
[2025-10-13 21:24:21,322] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_2_0/finn_design_StreamingDataWidthConverter_rtl_2_0.xml -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_2_0
[2025-10-13 21:24:21,322] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_7_0
[2025-10-13 21:24:21,322] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_7_0/synth
[2025-10-13 21:24:21,322] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_7_0/synth/finn_design_StreamingFIFO_rtl_7_0.v -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_7_0/synth
[2025-10-13 21:24:21,322] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_7_0/sim
[2025-10-13 21:24:21,322] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_7_0/sim/finn_design_StreamingFIFO_rtl_7_0.v -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_7_0/sim
[2025-10-13 21:24:21,322] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_7_0/finn_design_StreamingFIFO_rtl_7_0.xml -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_7_0
[2025-10-13 21:24:21,322] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0
[2025-10-13 21:24:21,322] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0/synth
[2025-10-13 21:24:21,322] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0/synth/finn_design_MVAU_hls_0_wstrm_0.v -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0/synth
[2025-10-13 21:24:21,322] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0/finn_design_MVAU_hls_0_wstrm_0.xml -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0
[2025-10-13 21:24:21,323] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0/sim
[2025-10-13 21:24:21,323] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0/sim/finn_design_MVAU_hls_0_wstrm_0.v -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0/sim
[2025-10-13 21:24:21,323] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_0
[2025-10-13 21:24:21,323] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_0/synth
[2025-10-13 21:24:21,323] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_0/synth/finn_design_StreamingFIFO_rtl_2_0.v -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_0/synth
[2025-10-13 21:24:21,323] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_0/sim
[2025-10-13 21:24:21,323] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_0/sim/finn_design_StreamingFIFO_rtl_2_0.v -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_0/sim
[2025-10-13 21:24:21,323] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_0/finn_design_StreamingFIFO_rtl_2_0.xml -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_0
[2025-10-13 21:24:21,323] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0
[2025-10-13 21:24:21,323] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0/synth
[2025-10-13 21:24:21,323] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0/synth/finn_design_StreamingDataWidthConverter_rtl_0_0.v -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0/synth
[2025-10-13 21:24:21,323] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0/sim
[2025-10-13 21:24:21,323] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0/sim/finn_design_StreamingDataWidthConverter_rtl_0_0.v -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0/sim
[2025-10-13 21:24:21,323] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0/finn_design_StreamingDataWidthConverter_rtl_0_0.xml -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0
[2025-10-13 21:24:21,323] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0
[2025-10-13 21:24:21,323] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/synth
[2025-10-13 21:24:21,324] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/synth/finn_design_MVAU_hls_0_0.v -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/synth
[2025-10-13 21:24:21,324] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/sim
[2025-10-13 21:24:21,324] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/sim/finn_design_MVAU_hls_0_0.v -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/sim
[2025-10-13 21:24:21,324] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/finn_design_MVAU_hls_0_0.xml -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0
[2025-10-13 21:24:21,324] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/constraints
[2025-10-13 21:24:21,324] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/constraints/MVAU_hls_0_ooc.xdc -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/constraints
[2025-10-13 21:24:21,324] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0
[2025-10-13 21:24:21,324] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0/synth
[2025-10-13 21:24:21,324] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0/synth/finn_design_StreamingDataWidthConverter_rtl_1_0.v -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0/synth
[2025-10-13 21:24:21,324] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0/finn_design_StreamingDataWidthConverter_rtl_1_0.xml -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0
[2025-10-13 21:24:21,324] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0/sim
[2025-10-13 21:24:21,324] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0/sim/finn_design_StreamingDataWidthConverter_rtl_1_0.v -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0/sim
[2025-10-13 21:24:21,324] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_hls_1_0
[2025-10-13 21:24:21,324] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_hls_1_0/synth
[2025-10-13 21:24:21,324] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_hls_1_0/synth/finn_design_ConvolutionInputGenerator_hls_1_0.v -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_hls_1_0/synth
[2025-10-13 21:24:21,324] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_hls_1_0/sim
[2025-10-13 21:24:21,324] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_hls_1_0/sim/finn_design_ConvolutionInputGenerator_hls_1_0.v -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_hls_1_0/sim
[2025-10-13 21:24:21,324] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_hls_1_0/finn_design_ConvolutionInputGenerator_hls_1_0.xml -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_hls_1_0
[2025-10-13 21:24:21,325] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_hls_1_0/constraints
[2025-10-13 21:24:21,325] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_hls_1_0/constraints/ConvolutionInputGenerator_hls_1_ooc.xdc -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_hls_1_0/constraints
[2025-10-13 21:24:21,325] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0
[2025-10-13 21:24:21,325] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0/finn_design_StreamingFIFO_rtl_5_0.xml -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0
[2025-10-13 21:24:21,325] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0/synth
[2025-10-13 21:24:21,325] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0/synth/finn_design_StreamingFIFO_rtl_5_0.v -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0/synth
[2025-10-13 21:24:21,325] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0/sim
[2025-10-13 21:24:21,325] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0/sim/finn_design_StreamingFIFO_rtl_5_0.v -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0/sim
[2025-10-13 21:24:21,325] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_0
[2025-10-13 21:24:21,325] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_0/synth
[2025-10-13 21:24:21,325] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_0/synth/finn_design_StreamingFIFO_rtl_6_0.v -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_0/synth
[2025-10-13 21:24:21,325] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_0/sim
[2025-10-13 21:24:21,325] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_0/sim/finn_design_StreamingFIFO_rtl_6_0.v -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_0/sim
[2025-10-13 21:24:21,325] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_0/finn_design_StreamingFIFO_rtl_6_0.xml -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_0
[2025-10-13 21:24:21,325] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0
[2025-10-13 21:24:21,325] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/synth
[2025-10-13 21:24:21,325] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/synth/finn_design_MVAU_hls_1_0.v -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/synth
[2025-10-13 21:24:21,325] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/sim
[2025-10-13 21:24:21,326] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/sim/finn_design_MVAU_hls_1_0.v -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/sim
[2025-10-13 21:24:21,326] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/constraints
[2025-10-13 21:24:21,326] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/constraints/MVAU_hls_1_ooc.xdc -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/constraints
[2025-10-13 21:24:21,326] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/finn_design_MVAU_hls_1_0.xml -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0
[2025-10-13 21:24:21,326] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0
[2025-10-13 21:24:21,326] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0/synth
[2025-10-13 21:24:21,326] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0/synth/finn_design_StreamingFIFO_rtl_1_0.v -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0/synth
[2025-10-13 21:24:21,326] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0/finn_design_StreamingFIFO_rtl_1_0.xml -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0
[2025-10-13 21:24:21,326] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0/sim
[2025-10-13 21:24:21,326] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0/sim/finn_design_StreamingFIFO_rtl_1_0.v -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0/sim
[2025-10-13 21:24:21,326] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0
[2025-10-13 21:24:21,326] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0/synth
[2025-10-13 21:24:21,326] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0/synth/finn_design_StreamingFIFO_rtl_0_0.v -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0/synth
[2025-10-13 21:24:21,326] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0/finn_design_StreamingFIFO_rtl_0_0.xml -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0
[2025-10-13 21:24:21,326] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0/sim
[2025-10-13 21:24:21,326] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0/sim/finn_design_StreamingFIFO_rtl_0_0.v -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0/sim
[2025-10-13 21:24:21,326] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0
[2025-10-13 21:24:21,326] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0/synth
[2025-10-13 21:24:21,327] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0/synth/finn_design_StreamingFIFO_rtl_4_0.v -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0/synth
[2025-10-13 21:24:21,327] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0/finn_design_StreamingFIFO_rtl_4_0.xml -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0
[2025-10-13 21:24:21,327] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0/sim
[2025-10-13 21:24:21,327] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0/sim/finn_design_StreamingFIFO_rtl_4_0.v -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0/sim
[2025-10-13 21:24:21,327] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0
[2025-10-13 21:24:21,327] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0/synth
[2025-10-13 21:24:21,327] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0/synth/finn_design_StreamingFIFO_rtl_3_0.v -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0/synth
[2025-10-13 21:24:21,327] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0/finn_design_StreamingFIFO_rtl_3_0.xml -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0
[2025-10-13 21:24:21,327] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0/sim
[2025-10-13 21:24:21,327] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0/sim/finn_design_StreamingFIFO_rtl_3_0.v -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0/sim
[2025-10-13 21:24:21,327] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_hls_0_0
[2025-10-13 21:24:21,327] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_hls_0_0/synth
[2025-10-13 21:24:21,327] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_hls_0_0/synth/finn_design_ConvolutionInputGenerator_hls_0_0.v -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_hls_0_0/synth
[2025-10-13 21:24:21,327] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_hls_0_0/sim
[2025-10-13 21:24:21,327] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_hls_0_0/sim/finn_design_ConvolutionInputGenerator_hls_0_0.v -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_hls_0_0/sim
[2025-10-13 21:24:21,327] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_hls_0_0/finn_design_ConvolutionInputGenerator_hls_0_0.xml -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_hls_0_0
[2025-10-13 21:24:21,327] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_hls_0_0/constraints
[2025-10-13 21:24:21,327] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_hls_0_0/constraints/ConvolutionInputGenerator_hls_0_ooc.xdc -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_hls_0_0/constraints
[2025-10-13 21:24:21,328] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/hdl
[2025-10-13 21:24:21,328] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/hdl/finn_design_wrapper.v -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/hdl
[2025-10-13 21:24:21,328] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/sim
[2025-10-13 21:24:21,328] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/sim/finn_design.protoinst -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/sim
[2025-10-13 21:24:21,328] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/sim/finn_design.v -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/sim
[2025-10-13 21:24:21,328] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared
[2025-10-13 21:24:21,328] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1
[2025-10-13 21:24:21,328] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl
[2025-10-13 21:24:21,328] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/memstream_axi_wrapper.v -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl
[2025-10-13 21:24:21,328] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/memstream_axi.sv -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl
[2025-10-13 21:24:21,328] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/axilite_if.v -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl
[2025-10-13 21:24:21,328] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/memstream.sv -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl
[2025-10-13 21:24:21,328] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/45b6
[2025-10-13 21:24:21,328] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/45b6/hdl
[2025-10-13 21:24:21,328] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/45b6/hdl/verilog
[2025-10-13 21:24:21,328] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/45b6/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/45b6/hdl/verilog
[2025-10-13 21:24:21,328] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/45b6/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_13_4_1.v -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/45b6/hdl/verilog
[2025-10-13 21:24:21,328] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/45b6/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/45b6/hdl/verilog
[2025-10-13 21:24:21,328] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/45b6/hdl/verilog/MVAU_hls_1_hls_deadlock_idx0_monitor.v -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/45b6/hdl/verilog
[2025-10-13 21:24:21,329] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/45b6/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch.v -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/45b6/hdl/verilog
[2025-10-13 21:24:21,330] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/45b6/hdl/verilog/MVAU_hls_1_hls_deadlock_kernel_monitor_top.vh -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/45b6/hdl/verilog
[2025-10-13 21:24:21,330] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/45b6/hdl/verilog/MVAU_hls_1_regslice_both.v -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/45b6/hdl/verilog
[2025-10-13 21:24:21,330] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/45b6/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/45b6/hdl/verilog
[2025-10-13 21:24:21,330] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/45b6/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/45b6/hdl/verilog
[2025-10-13 21:24:21,330] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/45b6/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/45b6/hdl/verilog
[2025-10-13 21:24:21,330] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/45b6/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_13_4_1.v -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/45b6/hdl/verilog
[2025-10-13 21:24:21,330] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/45b6/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_13s_13_4_1.v -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/45b6/hdl/verilog
[2025-10-13 21:24:21,330] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/45b6/hdl/verilog/MVAU_hls_1_hls_deadlock_idx1_monitor.v -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/45b6/hdl/verilog
[2025-10-13 21:24:21,330] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/45b6/hdl/verilog/MVAU_hls_1.v -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/45b6/hdl/verilog
[2025-10-13 21:24:21,330] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/45b6/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/45b6/hdl/verilog
[2025-10-13 21:24:21,330] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/45b6/hdl/verilog/MVAU_hls_1_flow_control_loop_pipe_sequential_init.v -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/45b6/hdl/verilog
[2025-10-13 21:24:21,330] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/edd7
[2025-10-13 21:24:21,330] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/edd7/hdl
[2025-10-13 21:24:21,330] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/edd7/hdl/verilog
[2025-10-13 21:24:21,330] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/edd7/hdl/verilog/ConvolutionInputGenerator_hls_0_hls_deadlock_idx0_monitor.v -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/edd7/hdl/verilog
[2025-10-13 21:24:21,330] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/edd7/hdl/verilog/ConvolutionInputGenerator_hls_0_buffer_V_RAM_S2P_LUTRAM_1R1W.v -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/edd7/hdl/verilog
[2025-10-13 21:24:21,330] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/edd7/hdl/verilog/ConvolutionInputGenerator_hls_0_flow_control_loop_pipe_no_ap_cont.v -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/edd7/hdl/verilog
[2025-10-13 21:24:21,331] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/edd7/hdl/verilog/ConvolutionInputGenerator_hls_0.v -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/edd7/hdl/verilog
[2025-10-13 21:24:21,331] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/edd7/hdl/verilog/ConvolutionInputGenerator_hls_0_hls_deadlock_kernel_monitor_top.vh -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/edd7/hdl/verilog
[2025-10-13 21:24:21,331] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/edd7/hdl/verilog/ConvolutionInputGenerator_hls_0_regslice_both.v -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/edd7/hdl/verilog
[2025-10-13 21:24:21,331] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/f290
[2025-10-13 21:24:21,331] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/f290/hdl
[2025-10-13 21:24:21,331] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/f290/hdl/verilog
[2025-10-13 21:24:21,331] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/f290/hdl/verilog/ConvolutionInputGenerator_hls_1_hls_deadlock_idx0_monitor.v -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/f290/hdl/verilog
[2025-10-13 21:24:21,331] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/f290/hdl/verilog/ConvolutionInputGenerator_hls_1.v -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/f290/hdl/verilog
[2025-10-13 21:24:21,331] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/f290/hdl/verilog/ConvolutionInputGenerator_hls_1_flow_control_loop_pipe_no_ap_cont.v -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/f290/hdl/verilog
[2025-10-13 21:24:21,331] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/f290/hdl/verilog/ConvolutionInputGenerator_hls_1_buffer_V_RAM_S2P_LUTRAM_1R1W.v -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/f290/hdl/verilog
[2025-10-13 21:24:21,331] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/f290/hdl/verilog/ConvolutionInputGenerator_hls_1_regslice_both.v -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/f290/hdl/verilog
[2025-10-13 21:24:21,331] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/f290/hdl/verilog/ConvolutionInputGenerator_hls_1_hls_deadlock_kernel_monitor_top.vh -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/f290/hdl/verilog
[2025-10-13 21:24:21,331] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/984f
[2025-10-13 21:24:21,331] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/984f/hdl
[2025-10-13 21:24:21,331] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/984f/hdl/verilog
[2025-10-13 21:24:21,331] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/984f/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/984f/hdl/verilog
[2025-10-13 21:24:21,331] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/984f/hdl/verilog/MVAU_hls_0_regslice_both.v -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/984f/hdl/verilog
[2025-10-13 21:24:21,332] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/984f/hdl/verilog/MVAU_hls_0_hls_deadlock_idx1_monitor.v -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/984f/hdl/verilog
[2025-10-13 21:24:21,332] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/984f/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/984f/hdl/verilog
[2025-10-13 21:24:21,332] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/984f/hdl/verilog/MVAU_hls_0_hls_deadlock_kernel_monitor_top.vh -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/984f/hdl/verilog
[2025-10-13 21:24:21,332] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/984f/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch.v -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/984f/hdl/verilog
[2025-10-13 21:24:21,332] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/984f/hdl/verilog/MVAU_hls_0_hls_deadlock_idx0_monitor.v -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/984f/hdl/verilog
[2025-10-13 21:24:21,332] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/984f/hdl/verilog/MVAU_hls_0.v -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/984f/hdl/verilog
[2025-10-13 21:24:21,332] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/984f/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/984f/hdl/verilog
[2025-10-13 21:24:21,332] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/984f/hdl/verilog/MVAU_hls_0_mux_42_13_1_1.v -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/984f/hdl/verilog
[2025-10-13 21:24:21,332] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/984f/hdl/verilog/MVAU_hls_0_flow_control_loop_pipe_sequential_init.v -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/984f/hdl/verilog
[2025-10-13 21:24:21,332] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/finn_design.bda -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design
[2025-10-13 21:24:21,332] creating rtlsim_output/model_generation_test/stitched_ip/data
[2025-10-13 21:24:21,332] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/data/finn_design.tcl -> rtlsim_output/model_generation_test/stitched_ip/data
[2025-10-13 21:24:21,332] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/data/finn_design.mdd -> rtlsim_output/model_generation_test/stitched_ip/data
[2025-10-13 21:24:21,332] creating rtlsim_output/model_generation_test/stitched_ip/ip
[2025-10-13 21:24:21,332] creating rtlsim_output/model_generation_test/stitched_ip/ip/src
[2025-10-13 21:24:21,332] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/ip/src/finn_design_StreamingFIFO_rtl_7_0.v -> rtlsim_output/model_generation_test/stitched_ip/ip/src
[2025-10-13 21:24:21,332] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/ip/src/finn_design_StreamingFIFO_rtl_3_0.v -> rtlsim_output/model_generation_test/stitched_ip/ip/src
[2025-10-13 21:24:21,332] creating rtlsim_output/model_generation_test/stitched_ip/ip/src/finn_design_MVAU_hls_1_wstrm_0
[2025-10-13 21:24:21,332] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/ip/src/finn_design_MVAU_hls_1_wstrm_0/finn_design_MVAU_hls_1_wstrm_0.xci -> rtlsim_output/model_generation_test/stitched_ip/ip/src/finn_design_MVAU_hls_1_wstrm_0
[2025-10-13 21:24:21,333] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/ip/src/finn_design_StreamingFIFO_rtl_1_0.v -> rtlsim_output/model_generation_test/stitched_ip/ip/src
[2025-10-13 21:24:21,333] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/ip/src/finn_design_StreamingFIFO_rtl_2_0.v -> rtlsim_output/model_generation_test/stitched_ip/ip/src
[2025-10-13 21:24:21,333] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/ip/src/finn_design_StreamingDataWidthConverter_rtl_2_0.v -> rtlsim_output/model_generation_test/stitched_ip/ip/src
[2025-10-13 21:24:21,333] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/ip/src/StreamingFIFO_rtl_5.v -> rtlsim_output/model_generation_test/stitched_ip/ip/src
[2025-10-13 21:24:21,333] creating rtlsim_output/model_generation_test/stitched_ip/ip/src/finn_design_MVAU_hls_0_wstrm_0
[2025-10-13 21:24:21,333] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/ip/src/finn_design_MVAU_hls_0_wstrm_0/finn_design_MVAU_hls_0_wstrm_0.xci -> rtlsim_output/model_generation_test/stitched_ip/ip/src/finn_design_MVAU_hls_0_wstrm_0
[2025-10-13 21:24:21,333] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/ip/src/finn_design_ooc.xdc -> rtlsim_output/model_generation_test/stitched_ip/ip/src
[2025-10-13 21:24:21,333] creating rtlsim_output/model_generation_test/stitched_ip/ip/src/finn_design_MVAU_hls_0_0
[2025-10-13 21:24:21,333] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/ip/src/finn_design_MVAU_hls_0_0/finn_design_MVAU_hls_0_0.xci -> rtlsim_output/model_generation_test/stitched_ip/ip/src/finn_design_MVAU_hls_0_0
[2025-10-13 21:24:21,333] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/ip/src/finn_design_StreamingFIFO_rtl_0_0.v -> rtlsim_output/model_generation_test/stitched_ip/ip/src
[2025-10-13 21:24:21,333] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/ip/src/finn_design_StreamingFIFO_rtl_6_0.v -> rtlsim_output/model_generation_test/stitched_ip/ip/src
[2025-10-13 21:24:21,333] creating rtlsim_output/model_generation_test/stitched_ip/ip/src/finn_design_ConvolutionInputGenerator_hls_1_0
[2025-10-13 21:24:21,333] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/ip/src/finn_design_ConvolutionInputGenerator_hls_1_0/finn_design_ConvolutionInputGenerator_hls_1_0.xci -> rtlsim_output/model_generation_test/stitched_ip/ip/src/finn_design_ConvolutionInputGenerator_hls_1_0
[2025-10-13 21:24:21,333] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/ip/src/finn_design_StreamingFIFO_rtl_5_0.v -> rtlsim_output/model_generation_test/stitched_ip/ip/src
[2025-10-13 21:24:21,333] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/ip/src/StreamingFIFO_rtl_0.v -> rtlsim_output/model_generation_test/stitched_ip/ip/src
[2025-10-13 21:24:21,333] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/ip/src/StreamingFIFO_rtl_3.v -> rtlsim_output/model_generation_test/stitched_ip/ip/src
[2025-10-13 21:24:21,333] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/ip/src/finn_design_StreamingDataWidthConverter_rtl_1_0.v -> rtlsim_output/model_generation_test/stitched_ip/ip/src
[2025-10-13 21:24:21,333] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/ip/src/StreamingFIFO_rtl_6.v -> rtlsim_output/model_generation_test/stitched_ip/ip/src
[2025-10-13 21:24:21,333] creating rtlsim_output/model_generation_test/stitched_ip/ip/src/finn_design_MVAU_hls_1_0
[2025-10-13 21:24:21,334] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/ip/src/finn_design_MVAU_hls_1_0/finn_design_MVAU_hls_1_0.xci -> rtlsim_output/model_generation_test/stitched_ip/ip/src/finn_design_MVAU_hls_1_0
[2025-10-13 21:24:21,334] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/ip/src/finn_design_StreamingFIFO_rtl_4_0.v -> rtlsim_output/model_generation_test/stitched_ip/ip/src
[2025-10-13 21:24:21,334] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/ip/src/StreamingFIFO_rtl_7.v -> rtlsim_output/model_generation_test/stitched_ip/ip/src
[2025-10-13 21:24:21,334] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/ip/src/Q_srl.v -> rtlsim_output/model_generation_test/stitched_ip/ip/src
[2025-10-13 21:24:21,334] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/ip/src/StreamingDataWidthConverter_rtl_1.v -> rtlsim_output/model_generation_test/stitched_ip/ip/src
[2025-10-13 21:24:21,334] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/ip/src/dwc_axi.sv -> rtlsim_output/model_generation_test/stitched_ip/ip/src
[2025-10-13 21:24:21,334] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/ip/src/dwc.sv -> rtlsim_output/model_generation_test/stitched_ip/ip/src
[2025-10-13 21:24:21,334] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/ip/src/finn_design_StreamingDataWidthConverter_rtl_0_0.v -> rtlsim_output/model_generation_test/stitched_ip/ip/src
[2025-10-13 21:24:21,334] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/ip/src/StreamingFIFO_rtl_2.v -> rtlsim_output/model_generation_test/stitched_ip/ip/src
[2025-10-13 21:24:21,334] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/ip/src/StreamingFIFO_rtl_4.v -> rtlsim_output/model_generation_test/stitched_ip/ip/src
[2025-10-13 21:24:21,334] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/ip/src/StreamingDataWidthConverter_rtl_2.v -> rtlsim_output/model_generation_test/stitched_ip/ip/src
[2025-10-13 21:24:21,334] creating rtlsim_output/model_generation_test/stitched_ip/ip/src/finn_design_ConvolutionInputGenerator_hls_0_0
[2025-10-13 21:24:21,334] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/ip/src/finn_design_ConvolutionInputGenerator_hls_0_0/finn_design_ConvolutionInputGenerator_hls_0_0.xci -> rtlsim_output/model_generation_test/stitched_ip/ip/src/finn_design_ConvolutionInputGenerator_hls_0_0
[2025-10-13 21:24:21,334] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/ip/src/finn_design.v -> rtlsim_output/model_generation_test/stitched_ip/ip/src
[2025-10-13 21:24:21,334] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/ip/src/StreamingFIFO_rtl_1.v -> rtlsim_output/model_generation_test/stitched_ip/ip/src
[2025-10-13 21:24:21,334] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/ip/src/StreamingDataWidthConverter_rtl_0.v -> rtlsim_output/model_generation_test/stitched_ip/ip/src
[2025-10-13 21:24:21,334] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/ip/component.xml -> rtlsim_output/model_generation_test/stitched_ip/ip
[2025-10-13 21:24:21,334] creating rtlsim_output/model_generation_test/stitched_ip/ip/data
[2025-10-13 21:24:21,334] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/ip/data/finn_design.tcl -> rtlsim_output/model_generation_test/stitched_ip/ip/data
[2025-10-13 21:24:21,334] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/ip/data/finn_design.mdd -> rtlsim_output/model_generation_test/stitched_ip/ip/data
[2025-10-13 21:24:21,335] creating rtlsim_output/model_generation_test/stitched_ip/ip/sim
[2025-10-13 21:24:21,335] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/ip/sim/finn_design_StreamingFIFO_rtl_7_0.v -> rtlsim_output/model_generation_test/stitched_ip/ip/sim
[2025-10-13 21:24:21,335] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/ip/sim/finn_design_StreamingFIFO_rtl_3_0.v -> rtlsim_output/model_generation_test/stitched_ip/ip/sim
[2025-10-13 21:24:21,335] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/ip/sim/finn_design_StreamingFIFO_rtl_1_0.v -> rtlsim_output/model_generation_test/stitched_ip/ip/sim
[2025-10-13 21:24:21,335] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/ip/sim/finn_design_StreamingFIFO_rtl_2_0.v -> rtlsim_output/model_generation_test/stitched_ip/ip/sim
[2025-10-13 21:24:21,335] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/ip/sim/finn_design_StreamingDataWidthConverter_rtl_2_0.v -> rtlsim_output/model_generation_test/stitched_ip/ip/sim
[2025-10-13 21:24:21,335] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/ip/sim/finn_design_StreamingFIFO_rtl_0_0.v -> rtlsim_output/model_generation_test/stitched_ip/ip/sim
[2025-10-13 21:24:21,335] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/ip/sim/finn_design_StreamingFIFO_rtl_6_0.v -> rtlsim_output/model_generation_test/stitched_ip/ip/sim
[2025-10-13 21:24:21,335] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/ip/sim/finn_design_StreamingFIFO_rtl_5_0.v -> rtlsim_output/model_generation_test/stitched_ip/ip/sim
[2025-10-13 21:24:21,335] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/ip/sim/finn_design_StreamingDataWidthConverter_rtl_1_0.v -> rtlsim_output/model_generation_test/stitched_ip/ip/sim
[2025-10-13 21:24:21,335] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/ip/sim/finn_design_StreamingFIFO_rtl_4_0.v -> rtlsim_output/model_generation_test/stitched_ip/ip/sim
[2025-10-13 21:24:21,335] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/ip/sim/finn_design_StreamingDataWidthConverter_rtl_0_0.v -> rtlsim_output/model_generation_test/stitched_ip/ip/sim
[2025-10-13 21:24:21,335] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/ip/sim/finn_design.v -> rtlsim_output/model_generation_test/stitched_ip/ip/sim
[2025-10-13 21:24:21,335] creating rtlsim_output/model_generation_test/stitched_ip/ip/xgui
[2025-10-13 21:24:21,335] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/ip/xgui/finn_design_v1_0.tcl -> rtlsim_output/model_generation_test/stitched_ip/ip/xgui
[2025-10-13 21:24:21,335] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/ip/component.bak -> rtlsim_output/model_generation_test/stitched_ip/ip
[2025-10-13 21:24:21,335] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/all_verilog_srcs.txt -> rtlsim_output/model_generation_test/stitched_ip
[2025-10-13 21:24:21,335] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/make_project.sh -> rtlsim_output/model_generation_test/stitched_ip
[2025-10-13 21:24:21,336] creating rtlsim_output/model_generation_test/stitched_ip/.Xil
[2025-10-13 21:24:21,336] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/vivado.log -> rtlsim_output/model_generation_test/stitched_ip
[2025-10-13 21:24:21,336] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.xpr -> rtlsim_output/model_generation_test/stitched_ip
[2025-10-13 21:24:21,336] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs
[2025-10-13 21:24:21,336] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1
[2025-10-13 21:24:21,336] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd
[2025-10-13 21:24:21,336] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design
[2025-10-13 21:24:21,336] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip
[2025-10-13 21:24:21,336] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_wstrm_0
[2025-10-13 21:24:21,336] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_wstrm_0/finn_design_MVAU_hls_1_wstrm_0.xci -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_wstrm_0
[2025-10-13 21:24:21,336] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_2_0
[2025-10-13 21:24:21,336] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_2_0/finn_design_StreamingDataWidthConverter_rtl_2_0.xci -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_2_0
[2025-10-13 21:24:21,336] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_7_0
[2025-10-13 21:24:21,336] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_7_0/finn_design_StreamingFIFO_rtl_7_0.xci -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_7_0
[2025-10-13 21:24:21,336] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0
[2025-10-13 21:24:21,336] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0/finn_design_MVAU_hls_0_wstrm_0.xci -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0
[2025-10-13 21:24:21,336] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_0
[2025-10-13 21:24:21,336] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_0/finn_design_StreamingFIFO_rtl_2_0.xci -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_0
[2025-10-13 21:24:21,336] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0
[2025-10-13 21:24:21,337] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0/finn_design_StreamingDataWidthConverter_rtl_0_0.xci -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0
[2025-10-13 21:24:21,337] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0
[2025-10-13 21:24:21,337] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/finn_design_MVAU_hls_0_0.xci -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0
[2025-10-13 21:24:21,337] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0
[2025-10-13 21:24:21,337] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0/finn_design_StreamingDataWidthConverter_rtl_1_0.xci -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0
[2025-10-13 21:24:21,337] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_hls_1_0
[2025-10-13 21:24:21,337] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_hls_1_0/finn_design_ConvolutionInputGenerator_hls_1_0.xci -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_hls_1_0
[2025-10-13 21:24:21,337] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0
[2025-10-13 21:24:21,337] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0/finn_design_StreamingFIFO_rtl_5_0.xci -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0
[2025-10-13 21:24:21,337] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_0
[2025-10-13 21:24:21,337] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_0/finn_design_StreamingFIFO_rtl_6_0.xci -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_0
[2025-10-13 21:24:21,337] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0
[2025-10-13 21:24:21,337] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/finn_design_MVAU_hls_1_0.xci -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0
[2025-10-13 21:24:21,337] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0
[2025-10-13 21:24:21,337] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0/finn_design_StreamingFIFO_rtl_1_0.xci -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0
[2025-10-13 21:24:21,337] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0
[2025-10-13 21:24:21,337] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0/finn_design_StreamingFIFO_rtl_0_0.xci -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0
[2025-10-13 21:24:21,337] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0
[2025-10-13 21:24:21,337] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0/finn_design_StreamingFIFO_rtl_4_0.xci -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0
[2025-10-13 21:24:21,337] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0
[2025-10-13 21:24:21,338] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0/finn_design_StreamingFIFO_rtl_3_0.xci -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0
[2025-10-13 21:24:21,338] creating rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_hls_0_0
[2025-10-13 21:24:21,338] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_hls_0_0/finn_design_ConvolutionInputGenerator_hls_0_0.xci -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_hls_0_0
[2025-10-13 21:24:21,338] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/finn_design.bda -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design
[2025-10-13 21:24:21,338] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/finn_design.bd -> rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design
[2025-10-13 21:24:21,338] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/make_project.tcl -> rtlsim_output/model_generation_test/stitched_ip
[2025-10-13 21:24:21,338] copying /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/vivado.jou -> rtlsim_output/model_generation_test/stitched_ip
[2025-10-13 21:24:21,338] Vivado stitched IP written into rtlsim_output/model_generation_test/stitched_ip
[2025-10-13 21:24:21,339] Running step: step_measure_rtlsim_performance [15/19]
[2025-10-13 21:24:21,339] rtlsim_use_vivado_comps is enabled, may yield incorrect results
[2025-10-13 21:24:25,233] %Warning-MODDUP: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:392:8: Duplicate declaration of module: 'dwc'
[2025-10-13 21:24:25,234]   392 | module dwc #(
[2025-10-13 21:24:25,234]       |        ^~~
[2025-10-13 21:24:25,234]                  /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:37:8: ... Location of original declaration
[2025-10-13 21:24:25,234]    37 | module dwc #(
[2025-10-13 21:24:25,234]       |        ^~~
[2025-10-13 21:24:25,234]                  ... For warning description see https://verilator.org/warn/MODDUP?v=4.224
[2025-10-13 21:24:25,234]                  ... Use "/* verilator lint_off MODDUP */" and lint_on around source to disable this message.
[2025-10-13 21:24:25,234] %Warning-MODDUP: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:4119:8: Duplicate declaration of module: 'dwc'
[2025-10-13 21:24:25,234]  4119 | module dwc #(
[2025-10-13 21:24:25,234]       |        ^~~
[2025-10-13 21:24:25,234]                  /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:37:8: ... Location of original declaration
[2025-10-13 21:24:25,234]    37 | module dwc #(
[2025-10-13 21:24:25,234]       |        ^~~
[2025-10-13 21:24:25,234] %Warning-MODDUP: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:7844:8: Duplicate declaration of module: 'dwc_axi'
[2025-10-13 21:24:25,234]  7844 | module dwc_axi #(
[2025-10-13 21:24:25,234]       |        ^~~~~~~
[2025-10-13 21:24:25,234]                  /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:6515:8: ... Location of original declaration
[2025-10-13 21:24:25,234]  6515 | module dwc_axi #(
[2025-10-13 21:24:25,234]       |        ^~~~~~~
[2025-10-13 21:24:25,234] %Warning-MODDUP: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:15747:8: Duplicate declaration of module: 'dwc_axi'
[2025-10-13 21:24:25,234] 15747 | module dwc_axi #(
[2025-10-13 21:24:25,234]       |        ^~~~~~~
[2025-10-13 21:24:25,234]                  /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:6515:8: ... Location of original declaration
[2025-10-13 21:24:25,234]  6515 | module dwc_axi #(
[2025-10-13 21:24:25,234]       |        ^~~~~~~
[2025-10-13 21:24:25,234] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14799:34: Cell has missing pin: 'awready'
[2025-10-13 21:24:25,234] 14799 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-10-13 21:24:25,234]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-13 21:24:25,234] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14799:34: Cell has missing pin: 'wready'
[2025-10-13 21:24:25,234] 14799 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-10-13 21:24:25,234]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-13 21:24:25,234] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14799:34: Cell has missing pin: 'bvalid'
[2025-10-13 21:24:25,234] 14799 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-10-13 21:24:25,234]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-13 21:24:25,234] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14799:34: Cell has missing pin: 'bresp'
[2025-10-13 21:24:25,234] 14799 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-10-13 21:24:25,234]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-13 21:24:25,234] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14799:34: Cell has missing pin: 'arready'
[2025-10-13 21:24:25,234] 14799 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-10-13 21:24:25,234]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-13 21:24:25,234] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14799:34: Cell has missing pin: 'rvalid'
[2025-10-13 21:24:25,234] 14799 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-10-13 21:24:25,234]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-13 21:24:25,234] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14799:34: Cell has missing pin: 'rresp'
[2025-10-13 21:24:25,234] 14799 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-10-13 21:24:25,234]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-13 21:24:25,234] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14799:34: Cell has missing pin: 'rdata'
[2025-10-13 21:24:25,234] 14799 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-10-13 21:24:25,234]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-13 21:24:25,234] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14868:34: Cell has missing pin: 'awready'
[2025-10-13 21:24:25,234] 14868 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-10-13 21:24:25,234]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-13 21:24:25,234] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14868:34: Cell has missing pin: 'wready'
[2025-10-13 21:24:25,234] 14868 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-10-13 21:24:25,234]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-13 21:24:25,234] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14868:34: Cell has missing pin: 'bvalid'
[2025-10-13 21:24:25,234] 14868 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-10-13 21:24:25,234]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-13 21:24:25,234] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14868:34: Cell has missing pin: 'bresp'
[2025-10-13 21:24:25,234] 14868 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-10-13 21:24:25,234]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-13 21:24:25,234] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14868:34: Cell has missing pin: 'arready'
[2025-10-13 21:24:25,234] 14868 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-10-13 21:24:25,234]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-13 21:24:25,234] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14868:34: Cell has missing pin: 'rvalid'
[2025-10-13 21:24:25,234] 14868 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-10-13 21:24:25,234]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-13 21:24:25,234] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14868:34: Cell has missing pin: 'rresp'
[2025-10-13 21:24:25,234] 14868 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-10-13 21:24:25,234]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-13 21:24:25,234] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14868:34: Cell has missing pin: 'rdata'
[2025-10-13 21:24:25,234] 14868 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-10-13 21:24:25,234]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-13 21:24:25,234] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:15028:37: Cell has missing pin: 'count'
[2025-10-13 21:24:25,234] 15028 |   finn_design_StreamingFIFO_rtl_0_0 StreamingFIFO_rtl_0
[2025-10-13 21:24:25,234]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-10-13 21:24:25,234] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:15028:37: Cell has missing pin: 'maxcount'
[2025-10-13 21:24:25,234] 15028 |   finn_design_StreamingFIFO_rtl_0_0 StreamingFIFO_rtl_0
[2025-10-13 21:24:25,234]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-10-13 21:24:25,234] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:15037:37: Cell has missing pin: 'count'
[2025-10-13 21:24:25,234] 15037 |   finn_design_StreamingFIFO_rtl_1_0 StreamingFIFO_rtl_1
[2025-10-13 21:24:25,234]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-10-13 21:24:25,234] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:15037:37: Cell has missing pin: 'maxcount'
[2025-10-13 21:24:25,234] 15037 |   finn_design_StreamingFIFO_rtl_1_0 StreamingFIFO_rtl_1
[2025-10-13 21:24:25,234]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-10-13 21:24:25,234] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:15046:37: Cell has missing pin: 'count'
[2025-10-13 21:24:25,234] 15046 |   finn_design_StreamingFIFO_rtl_2_0 StreamingFIFO_rtl_2
[2025-10-13 21:24:25,234]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-10-13 21:24:25,234] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:15046:37: Cell has missing pin: 'maxcount'
[2025-10-13 21:24:25,234] 15046 |   finn_design_StreamingFIFO_rtl_2_0 StreamingFIFO_rtl_2
[2025-10-13 21:24:25,234]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-10-13 21:24:25,234] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:15055:37: Cell has missing pin: 'count'
[2025-10-13 21:24:25,234] 15055 |   finn_design_StreamingFIFO_rtl_3_0 StreamingFIFO_rtl_3
[2025-10-13 21:24:25,234]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-10-13 21:24:25,234] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:15055:37: Cell has missing pin: 'maxcount'
[2025-10-13 21:24:25,234] 15055 |   finn_design_StreamingFIFO_rtl_3_0 StreamingFIFO_rtl_3
[2025-10-13 21:24:25,234]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-10-13 21:24:25,234] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:15064:37: Cell has missing pin: 'count'
[2025-10-13 21:24:25,234] 15064 |   finn_design_StreamingFIFO_rtl_4_0 StreamingFIFO_rtl_4
[2025-10-13 21:24:25,234]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-10-13 21:24:25,234] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:15064:37: Cell has missing pin: 'maxcount'
[2025-10-13 21:24:25,234] 15064 |   finn_design_StreamingFIFO_rtl_4_0 StreamingFIFO_rtl_4
[2025-10-13 21:24:25,234]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-10-13 21:24:25,234] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:15073:37: Cell has missing pin: 'count'
[2025-10-13 21:24:25,234] 15073 |   finn_design_StreamingFIFO_rtl_5_0 StreamingFIFO_rtl_5
[2025-10-13 21:24:25,234]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-10-13 21:24:25,234] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:15073:37: Cell has missing pin: 'maxcount'
[2025-10-13 21:24:25,234] 15073 |   finn_design_StreamingFIFO_rtl_5_0 StreamingFIFO_rtl_5
[2025-10-13 21:24:25,234]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-10-13 21:24:25,234] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:15082:37: Cell has missing pin: 'count'
[2025-10-13 21:24:25,234] 15082 |   finn_design_StreamingFIFO_rtl_6_0 StreamingFIFO_rtl_6
[2025-10-13 21:24:25,234]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-10-13 21:24:25,234] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:15082:37: Cell has missing pin: 'maxcount'
[2025-10-13 21:24:25,234] 15082 |   finn_design_StreamingFIFO_rtl_6_0 StreamingFIFO_rtl_6
[2025-10-13 21:24:25,234]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-10-13 21:24:25,234] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:15091:37: Cell has missing pin: 'count'
[2025-10-13 21:24:25,234] 15091 |   finn_design_StreamingFIFO_rtl_7_0 StreamingFIFO_rtl_7
[2025-10-13 21:24:25,234]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-10-13 21:24:25,234] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:15091:37: Cell has missing pin: 'maxcount'
[2025-10-13 21:24:25,234] 15091 |   finn_design_StreamingFIFO_rtl_7_0 StreamingFIFO_rtl_7
[2025-10-13 21:24:25,234]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-10-13 21:24:25,234] %Warning-TIMESCALEMOD: /home/changhong/prj/finn_dev/finn/finn-rtllib/swg/swg_pkg.sv:32:9: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
[2025-10-13 21:24:25,234]    32 | package swg;
[2025-10-13 21:24:25,234]       |         ^~~
[2025-10-13 21:24:25,234]                        /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:281:30: ... Location of module with timescale
[2025-10-13 21:24:25,234]   281 | (* use_dsp = "yes" *) module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2(
[2025-10-13 21:24:25,234]       |                              ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2025-10-13 21:24:25,234] %Warning-TIMESCALEMOD: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:37:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
[2025-10-13 21:24:25,234]    37 | module dwc #(
[2025-10-13 21:24:25,235]       |        ^~~
[2025-10-13 21:24:25,235]                        /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:281:30: ... Location of module with timescale
[2025-10-13 21:24:25,235]   281 | (* use_dsp = "yes" *) module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2(
[2025-10-13 21:24:25,235]       |                              ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2025-10-13 21:24:25,235] %Warning-TIMESCALEMOD: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:222:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
[2025-10-13 21:24:25,235]   222 | module finn_design_StreamingFIFO_rtl_1_0 (
[2025-10-13 21:24:25,235]       |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2025-10-13 21:24:25,235]                        /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:281:30: ... Location of module with timescale
[2025-10-13 21:24:25,235]   281 | (* use_dsp = "yes" *) module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2(
[2025-10-13 21:24:25,235]       |                              ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2025-10-13 21:24:25,235] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:16311:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-13 21:24:25,235]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4s_4ns_8s_9_4_1_U455.MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1_U
[2025-10-13 21:24:25,235] 16311 | assign a  = $signed(in0);
[2025-10-13 21:24:25,235]       |           ^
[2025-10-13 21:24:25,235] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:16312:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 4 bits.
[2025-10-13 21:24:25,235]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4s_4ns_8s_9_4_1_U455.MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1_U
[2025-10-13 21:24:25,235] 16312 | assign b  = $unsigned(in1);
[2025-10-13 21:24:25,235]       |           ^
[2025-10-13 21:24:25,235] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:16313:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-10-13 21:24:25,235]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4s_4ns_8s_9_4_1_U455.MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1_U
[2025-10-13 21:24:25,235] 16313 | assign c  = $signed(in2);
[2025-10-13 21:24:25,235]       |           ^
[2025-10-13 21:24:25,235] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:16316:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2025-10-13 21:24:25,235]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4s_4ns_8s_9_4_1_U455.MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1_U
[2025-10-13 21:24:25,235] 16316 | assign p  = m_reg + c;
[2025-10-13 21:24:25,235]       |                   ^
[2025-10-13 21:24:25,235] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:16327:13: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-10-13 21:24:25,235]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4s_4ns_8s_9_4_1_U455.MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1_U
[2025-10-13 21:24:25,235] 16327 | assign dout = p_reg;
[2025-10-13 21:24:25,235]       |             ^
[2025-10-13 21:24:25,235] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:16226:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 4 bits.
[2025-10-13 21:24:25,235]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4ns_4s_8s_9_4_1_U449.MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0_U
[2025-10-13 21:24:25,235] 16226 | assign a  = $unsigned(in0);
[2025-10-13 21:24:25,235]       |           ^
[2025-10-13 21:24:25,235] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:16227:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-13 21:24:25,235]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4ns_4s_8s_9_4_1_U449.MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0_U
[2025-10-13 21:24:25,235] 16227 | assign b  = $signed(in1);
[2025-10-13 21:24:25,235]       |           ^
[2025-10-13 21:24:25,235] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:16228:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-10-13 21:24:25,235]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4ns_4s_8s_9_4_1_U449.MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0_U
[2025-10-13 21:24:25,235] 16228 | assign c  = $signed(in2);
[2025-10-13 21:24:25,235]       |           ^
[2025-10-13 21:24:25,235] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:16231:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2025-10-13 21:24:25,235]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4ns_4s_8s_9_4_1_U449.MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0_U
[2025-10-13 21:24:25,235] 16231 | assign p  = m_reg + c;
[2025-10-13 21:24:25,235]       |                   ^
[2025-10-13 21:24:25,235] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:16242:13: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-10-13 21:24:25,235]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4ns_4s_8s_9_4_1_U449.MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0_U
[2025-10-13 21:24:25,235] 16242 | assign dout = p_reg;
[2025-10-13 21:24:25,235]       |             ^
[2025-10-13 21:24:25,235] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:15442:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-13 21:24:25,235]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4s_4ns_13s_13_4_1_U812.MVAU_hls_1_mac_muladd_4s_4ns_13s_13_4_1_DSP48_6_U
[2025-10-13 21:24:25,235] 15442 | assign a  = $signed(in0);
[2025-10-13 21:24:25,235]       |           ^
[2025-10-13 21:24:25,235] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:15443:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 4 bits.
[2025-10-13 21:24:25,235]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4s_4ns_13s_13_4_1_U812.MVAU_hls_1_mac_muladd_4s_4ns_13s_13_4_1_DSP48_6_U
[2025-10-13 21:24:25,235] 15443 | assign b  = $unsigned(in1);
[2025-10-13 21:24:25,235]       |           ^
[2025-10-13 21:24:25,235] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:15444:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2025-10-13 21:24:25,235]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4s_4ns_13s_13_4_1_U812.MVAU_hls_1_mac_muladd_4s_4ns_13s_13_4_1_DSP48_6_U
[2025-10-13 21:24:25,235] 15444 | assign c  = $signed(in2);
[2025-10-13 21:24:25,235]       |           ^
[2025-10-13 21:24:25,235] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:15447:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2025-10-13 21:24:25,235]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4s_4ns_13s_13_4_1_U812.MVAU_hls_1_mac_muladd_4s_4ns_13s_13_4_1_DSP48_6_U
[2025-10-13 21:24:25,235] 15447 | assign p  = m_reg + c;
[2025-10-13 21:24:25,235]       |                   ^
[2025-10-13 21:24:25,235] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:15458:13: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-10-13 21:24:25,235]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4s_4ns_13s_13_4_1_U812.MVAU_hls_1_mac_muladd_4s_4ns_13s_13_4_1_DSP48_6_U
[2025-10-13 21:24:25,235] 15458 | assign dout = p_reg;
[2025-10-13 21:24:25,235]       |             ^
[2025-10-13 21:24:25,235] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14679:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-13 21:24:25,235]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4s_4ns_9s_13_4_1_U784.MVAU_hls_1_mac_muladd_4s_4ns_9s_13_4_1_DSP48_5_U
[2025-10-13 21:24:25,235] 14679 | assign a  = $signed(in0);
[2025-10-13 21:24:25,235]       |           ^
[2025-10-13 21:24:25,235] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14680:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 4 bits.
[2025-10-13 21:24:25,235]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4s_4ns_9s_13_4_1_U784.MVAU_hls_1_mac_muladd_4s_4ns_9s_13_4_1_DSP48_5_U
[2025-10-13 21:24:25,235] 14680 | assign b  = $unsigned(in1);
[2025-10-13 21:24:25,235]       |           ^
[2025-10-13 21:24:25,235] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14681:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2025-10-13 21:24:25,235]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4s_4ns_9s_13_4_1_U784.MVAU_hls_1_mac_muladd_4s_4ns_9s_13_4_1_DSP48_5_U
[2025-10-13 21:24:25,235] 14681 | assign c  = $signed(in2);
[2025-10-13 21:24:25,235]       |           ^
[2025-10-13 21:24:25,235] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14684:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2025-10-13 21:24:25,235]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4s_4ns_9s_13_4_1_U784.MVAU_hls_1_mac_muladd_4s_4ns_9s_13_4_1_DSP48_5_U
[2025-10-13 21:24:25,235] 14684 | assign p  = m_reg + c;
[2025-10-13 21:24:25,235]       |                   ^
[2025-10-13 21:24:25,235] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14695:13: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-10-13 21:24:25,235]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4s_4ns_9s_13_4_1_U784.MVAU_hls_1_mac_muladd_4s_4ns_9s_13_4_1_DSP48_5_U
[2025-10-13 21:24:25,235] 14695 | assign dout = p_reg;
[2025-10-13 21:24:25,235]       |             ^
[2025-10-13 21:24:25,235] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:3340:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-13 21:24:25,235]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4s_4ns_9s_10_4_1_U783.MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U
[2025-10-13 21:24:25,235]  3340 | assign a  = $signed(in0);
[2025-10-13 21:24:25,235]       |           ^
[2025-10-13 21:24:25,235] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:3341:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 4 bits.
[2025-10-13 21:24:25,235]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4s_4ns_9s_10_4_1_U783.MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U
[2025-10-13 21:24:25,235]  3341 | assign b  = $unsigned(in1);
[2025-10-13 21:24:25,235]       |           ^
[2025-10-13 21:24:25,235] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:3342:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2025-10-13 21:24:25,235]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4s_4ns_9s_10_4_1_U783.MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U
[2025-10-13 21:24:25,235]  3342 | assign c  = $signed(in2);
[2025-10-13 21:24:25,235]       |           ^
[2025-10-13 21:24:25,235] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:3345:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2025-10-13 21:24:25,235]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4s_4ns_9s_10_4_1_U783.MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U
[2025-10-13 21:24:25,235]  3345 | assign p  = m_reg + c;
[2025-10-13 21:24:25,235]       |                   ^
[2025-10-13 21:24:25,235] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:3356:13: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-10-13 21:24:25,235]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4s_4ns_9s_10_4_1_U783.MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U
[2025-10-13 21:24:25,235]  3356 | assign dout = p_reg;
[2025-10-13 21:24:25,235]       |             ^
[2025-10-13 21:24:25,235] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1371:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-10-13 21:24:25,235]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_8s_4s_12s_13_4_1_U129.MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0_U
[2025-10-13 21:24:25,235]  1371 | assign a  = $signed(in0);
[2025-10-13 21:24:25,235]       |           ^
[2025-10-13 21:24:25,235] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1372:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-13 21:24:25,235]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_8s_4s_12s_13_4_1_U129.MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0_U
[2025-10-13 21:24:25,235]  1372 | assign b  = $signed(in1);
[2025-10-13 21:24:25,235]       |           ^
[2025-10-13 21:24:25,235] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1373:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:24:25,235]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_8s_4s_12s_13_4_1_U129.MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0_U
[2025-10-13 21:24:25,235]  1373 | assign c  = $signed(in2);
[2025-10-13 21:24:25,235]       |           ^
[2025-10-13 21:24:25,235] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1376:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2025-10-13 21:24:25,235]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_8s_4s_12s_13_4_1_U129.MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0_U
[2025-10-13 21:24:25,235]  1376 | assign p  = m_reg + c;
[2025-10-13 21:24:25,235]       |                   ^
[2025-10-13 21:24:25,235] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1387:13: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-10-13 21:24:25,235]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_8s_4s_12s_13_4_1_U129.MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0_U
[2025-10-13 21:24:25,235]  1387 | assign dout = p_reg;
[2025-10-13 21:24:25,235]       |             ^
[2025-10-13 21:24:25,236] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1072:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-10-13 21:24:25,236]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_8s_4s_13s_13_4_1_U137.MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1_U
[2025-10-13 21:24:25,236]  1072 | assign a  = $signed(in0);
[2025-10-13 21:24:25,236]       |           ^
[2025-10-13 21:24:25,236] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1073:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-13 21:24:25,236]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_8s_4s_13s_13_4_1_U137.MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1_U
[2025-10-13 21:24:25,236]  1073 | assign b  = $signed(in1);
[2025-10-13 21:24:25,236]       |           ^
[2025-10-13 21:24:25,236] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1074:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2025-10-13 21:24:25,236]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_8s_4s_13s_13_4_1_U137.MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1_U
[2025-10-13 21:24:25,236]  1074 | assign c  = $signed(in2);
[2025-10-13 21:24:25,236]       |           ^
[2025-10-13 21:24:25,236] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1077:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2025-10-13 21:24:25,236]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_8s_4s_13s_13_4_1_U137.MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1_U
[2025-10-13 21:24:25,236]  1077 | assign p  = m_reg + c;
[2025-10-13 21:24:25,236]       |                   ^
[2025-10-13 21:24:25,236] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1088:13: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-10-13 21:24:25,236]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_8s_4s_13s_13_4_1_U137.MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1_U
[2025-10-13 21:24:25,236]  1088 | assign dout = p_reg;
[2025-10-13 21:24:25,236]       |             ^
[2025-10-13 21:24:25,236] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:937:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 4 bits.
[2025-10-13 21:24:25,236]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4ns_4s_9s_13_4_1_U781.MVAU_hls_1_mac_muladd_4ns_4s_9s_13_4_1_DSP48_3_U
[2025-10-13 21:24:25,236]   937 | assign a  = $unsigned(in0);
[2025-10-13 21:24:25,236]       |           ^
[2025-10-13 21:24:25,236] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:938:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-13 21:24:25,236]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4ns_4s_9s_13_4_1_U781.MVAU_hls_1_mac_muladd_4ns_4s_9s_13_4_1_DSP48_3_U
[2025-10-13 21:24:25,236]   938 | assign b  = $signed(in1);
[2025-10-13 21:24:25,236]       |           ^
[2025-10-13 21:24:25,236] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:939:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2025-10-13 21:24:25,236]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4ns_4s_9s_13_4_1_U781.MVAU_hls_1_mac_muladd_4ns_4s_9s_13_4_1_DSP48_3_U
[2025-10-13 21:24:25,236]   939 | assign c  = $signed(in2);
[2025-10-13 21:24:25,236]       |           ^
[2025-10-13 21:24:25,236] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:942:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2025-10-13 21:24:25,236]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4ns_4s_9s_13_4_1_U781.MVAU_hls_1_mac_muladd_4ns_4s_9s_13_4_1_DSP48_3_U
[2025-10-13 21:24:25,236]   942 | assign p  = m_reg + c;
[2025-10-13 21:24:25,236]       |                   ^
[2025-10-13 21:24:25,236] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:953:13: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-10-13 21:24:25,236]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4ns_4s_9s_13_4_1_U781.MVAU_hls_1_mac_muladd_4ns_4s_9s_13_4_1_DSP48_3_U
[2025-10-13 21:24:25,236]   953 | assign dout = p_reg;
[2025-10-13 21:24:25,236]       |             ^
[2025-10-13 21:24:25,236] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:300:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 4 bits.
[2025-10-13 21:24:25,236]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4ns_4s_9s_10_4_1_U780.MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2_U
[2025-10-13 21:24:25,236]   300 | assign a  = $unsigned(in0);
[2025-10-13 21:24:25,236]       |           ^
[2025-10-13 21:24:25,236] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:301:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-13 21:24:25,236]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4ns_4s_9s_10_4_1_U780.MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2_U
[2025-10-13 21:24:25,236]   301 | assign b  = $signed(in1);
[2025-10-13 21:24:25,236]       |           ^
[2025-10-13 21:24:25,236] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:302:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2025-10-13 21:24:25,236]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4ns_4s_9s_10_4_1_U780.MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2_U
[2025-10-13 21:24:25,236]   302 | assign c  = $signed(in2);
[2025-10-13 21:24:25,236]       |           ^
[2025-10-13 21:24:25,236] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:305:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2025-10-13 21:24:25,236]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4ns_4s_9s_10_4_1_U780.MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2_U
[2025-10-13 21:24:25,236]   305 | assign p  = m_reg + c;
[2025-10-13 21:24:25,236]       |                   ^
[2025-10-13 21:24:25,236] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:316:13: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-10-13 21:24:25,236]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4ns_4s_9s_10_4_1_U780.MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2_U
[2025-10-13 21:24:25,236]   316 | assign dout = p_reg;
[2025-10-13 21:24:25,236]       |             ^
[2025-10-13 21:24:25,236] %Warning-UNPACKED: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:7943:10: Unsupported: Unpacked struct/union
[2025-10-13 21:24:25,236]                                                                                                : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1_wstrm.inst.core.mem
[2025-10-13 21:24:25,236]  7943 |  typedef struct {
[2025-10-13 21:24:25,236]       |          ^~~~~~
[2025-10-13 21:24:25,236] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:7966:36: Operator ADD expects 32 bits on the LHS, but LHS's SEL generates 3 bits.
[2025-10-13 21:24:25,236]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1_wstrm.inst.core.mem
[2025-10-13 21:24:25,236]  7966 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
[2025-10-13 21:24:25,236]       |                                    ^
[2025-10-13 21:24:25,236] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:7966:22: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
[2025-10-13 21:24:25,236]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1_wstrm.inst.core.mem
[2025-10-13 21:24:25,236]  7966 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
[2025-10-13 21:24:25,236]       |                      ^
[2025-10-13 21:24:25,236] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:7971:20: Operator EQ expects 32 bits on the LHS, but LHS's SEL generates 3 bits.
[2025-10-13 21:24:25,236]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1_wstrm.inst.core.mem
[2025-10-13 21:24:25,236]  7971 |        ptr_eff.val == DEPTH-2;
[2025-10-13 21:24:25,236]       |                    ^~
[2025-10-13 21:24:25,236] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:7994:19: Operator PATMEMBER expects 3 bits on the Pattern value, but Pattern value's VARREF 'config_address' generates 32 bits.
[2025-10-13 21:24:25,236]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1_wstrm.inst.core.mem
[2025-10-13 21:24:25,236]  7994 |      Ptr[1] <= '{ val: config_address, lst: 'x };
[2025-10-13 21:24:25,236]       |                   ^~~
[2025-10-13 21:24:25,236] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:2240:27: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SHIFTR generates 4096 bits.
[2025-10-13 21:24:25,236]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1_wstrm.inst.core.config_if
[2025-10-13 21:24:25,236]  2240 |     assign internal_rdata = ip_rdata >> (internal_rfold*DATA_WIDTH);
[2025-10-13 21:24:25,236]       |                           ^
[2025-10-13 21:24:25,236] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:7966:36: Operator ADD expects 32 bits on the LHS, but LHS's SEL generates 2 bits.
[2025-10-13 21:24:25,236]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0_wstrm.inst.core.mem
[2025-10-13 21:24:25,236]  7966 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
[2025-10-13 21:24:25,236]       |                                    ^
[2025-10-13 21:24:25,236] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:7966:22: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
[2025-10-13 21:24:25,236]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0_wstrm.inst.core.mem
[2025-10-13 21:24:25,236]  7966 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
[2025-10-13 21:24:25,236]       |                      ^
[2025-10-13 21:24:25,236] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:7971:20: Operator EQ expects 32 bits on the LHS, but LHS's SEL generates 2 bits.
[2025-10-13 21:24:25,236]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0_wstrm.inst.core.mem
[2025-10-13 21:24:25,236]  7971 |        ptr_eff.val == DEPTH-2;
[2025-10-13 21:24:25,236]       |                    ^~
[2025-10-13 21:24:25,236] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:7994:19: Operator PATMEMBER expects 2 bits on the Pattern value, but Pattern value's VARREF 'config_address' generates 32 bits.
[2025-10-13 21:24:25,236]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0_wstrm.inst.core.mem
[2025-10-13 21:24:25,236]  7994 |      Ptr[1] <= '{ val: config_address, lst: 'x };
[2025-10-13 21:24:25,236]       |                   ^~~
[2025-10-13 21:24:25,236] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:2240:27: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SHIFTR generates 96 bits.
[2025-10-13 21:24:25,236]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0_wstrm.inst.core.config_if
[2025-10-13 21:24:25,236]  2240 |     assign internal_rdata = ip_rdata >> (internal_rfold*DATA_WIDTH);
[2025-10-13 21:24:25,236]       |                           ^
[2025-10-13 21:24:25,236] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:4793:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-13 21:24:25,236]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.flow_control_loop_pipe_sequential_init_U
[2025-10-13 21:24:25,236]  4793 | #0 ap_loop_init_int = 1'b1;
[2025-10-13 21:24:25,236]       |  ^
[2025-10-13 21:24:25,236] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:4794:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-13 21:24:25,236]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.flow_control_loop_pipe_sequential_init_U
[2025-10-13 21:24:25,236]  4794 | #0 ap_done_cache = 1'b0;
[2025-10-13 21:24:25,236]       |  ^
[2025-10-13 21:24:25,236] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1181:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-13 21:24:25,236]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.flow_control_loop_pipe_sequential_init_U
[2025-10-13 21:24:25,236]  1181 | #0 ap_loop_init_int = 1'b1;
[2025-10-13 21:24:25,236]       |  ^
[2025-10-13 21:24:25,236] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1182:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-13 21:24:25,236]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.flow_control_loop_pipe_sequential_init_U
[2025-10-13 21:24:25,236]  1182 | #0 ap_done_cache = 1'b0;
[2025-10-13 21:24:25,236]       |  ^
[2025-10-13 21:24:25,236] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:109:4: Logical operator IF expects 1 bit on the If, but If's MODDIV generates 32 bits.
[2025-10-13 21:24:25,236]                                                                                           : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_2.inst.impl.core
[2025-10-13 21:24:25,236]   109 |    if(IBITS % OBITS) begin
[2025-10-13 21:24:25,236]       |    ^~
[2025-10-13 21:24:25,236] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:138:11: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
[2025-10-13 21:24:25,236]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_2.inst.impl.core
[2025-10-13 21:24:25,236]   138 |      acnt = ivld? -K+1 : 1;
[2025-10-13 21:24:25,236]       |           ^
[2025-10-13 21:24:25,236] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:65:4: Logical operator IF expects 1 bit on the If, but If's MODDIV generates 32 bits.
[2025-10-13 21:24:25,237]                                                                                          : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_1.inst.impl.core
[2025-10-13 21:24:25,237]    65 |    if(OBITS % IBITS) begin
[2025-10-13 21:24:25,237]       |    ^~
[2025-10-13 21:24:25,237] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:75:32: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
[2025-10-13 21:24:25,237]                                                                                           : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_1.inst.impl.core
[2025-10-13 21:24:25,237]    75 |   logic [$clog2(K):0]  ACnt = K-1;
[2025-10-13 21:24:25,237]       |                                ^
[2025-10-13 21:24:25,237] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:81:10: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
[2025-10-13 21:24:25,237]                                                                                           : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_1.inst.impl.core
[2025-10-13 21:24:25,237]    81 |     ACnt <= K-1;
[2025-10-13 21:24:25,237]       |          ^~
[2025-10-13 21:24:25,237] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:86:48: Operator COND expects 32 bits on the Conditional False, but Conditional False's VARREF 'ACnt' generates 3 bits.
[2025-10-13 21:24:25,237]                                                                                           : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_1.inst.impl.core
[2025-10-13 21:24:25,237]    86 |     automatic type(ACnt)  acnt = (ovld && ordy)? K-1 : ACnt;
[2025-10-13 21:24:25,237]       |                                                ^
[2025-10-13 21:24:25,237] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:86:48: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
[2025-10-13 21:24:25,237]                                                                                           : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_1.inst.impl.core
[2025-10-13 21:24:25,237]    86 |     automatic type(ACnt)  acnt = (ovld && ordy)? K-1 : ACnt;
[2025-10-13 21:24:25,237]       |                                                ^
[2025-10-13 21:24:25,237] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:7776:4: Output port connection 'ip_addr' expects 12 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
[2025-10-13 21:24:25,237]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1_wstrm.inst.core
[2025-10-13 21:24:25,237]  7776 |   .ip_addr(config_address),
[2025-10-13 21:24:25,237]       |    ^~~~~~~
[2025-10-13 21:24:25,237] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:7776:4: Output port connection 'ip_addr' expects 6 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
[2025-10-13 21:24:25,237]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0_wstrm.inst.core
[2025-10-13 21:24:25,237]  7776 |   .ip_addr(config_address),
[2025-10-13 21:24:25,237]       |    ^~~~~~~
[2025-10-13 21:24:25,237] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:26784:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-13 21:24:25,237]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,237] 26784 | #0 ap_CS_iter0_fsm = 1'd1;
[2025-10-13 21:24:25,237]       |  ^
[2025-10-13 21:24:25,237] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:26785:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-13 21:24:25,237]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,237] 26785 | #0 ap_CS_iter1_fsm = 2'd1;
[2025-10-13 21:24:25,237]       |  ^
[2025-10-13 21:24:25,237] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:26786:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-13 21:24:25,237]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,237] 26786 | #0 ap_CS_iter2_fsm = 2'd1;
[2025-10-13 21:24:25,237]       |  ^
[2025-10-13 21:24:25,237] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:26787:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-13 21:24:25,237]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,237] 26787 | #0 ap_CS_iter3_fsm = 2'd1;
[2025-10-13 21:24:25,237]       |  ^
[2025-10-13 21:24:25,237] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:26788:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-13 21:24:25,237]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,237] 26788 | #0 ap_CS_iter4_fsm = 2'd1;
[2025-10-13 21:24:25,237]       |  ^
[2025-10-13 21:24:25,237] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:26789:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-13 21:24:25,237]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,237] 26789 | #0 ap_CS_iter5_fsm = 2'd1;
[2025-10-13 21:24:25,237]       |  ^
[2025-10-13 21:24:25,237] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:26790:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-13 21:24:25,237]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,237] 26790 | #0 ap_done_reg = 1'b0;
[2025-10-13 21:24:25,237]       |  ^
[2025-10-13 21:24:25,237] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:49811:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-13 21:24:25,237] 49811 |             ap_NS_iter0_fsm = 'bx;
[2025-10-13 21:24:25,237]       |                             ^
[2025-10-13 21:24:25,237] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:49835:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-13 21:24:25,237] 49835 |             ap_NS_iter1_fsm = 'bx;
[2025-10-13 21:24:25,237]       |                             ^
[2025-10-13 21:24:25,237] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:49859:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-13 21:24:25,237] 49859 |             ap_NS_iter2_fsm = 'bx;
[2025-10-13 21:24:25,237]       |                             ^
[2025-10-13 21:24:25,237] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:49883:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-13 21:24:25,237] 49883 |             ap_NS_iter3_fsm = 'bx;
[2025-10-13 21:24:25,237]       |                             ^
[2025-10-13 21:24:25,237] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:49907:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-13 21:24:25,237] 49907 |             ap_NS_iter4_fsm = 'bx;
[2025-10-13 21:24:25,237]       |                             ^
[2025-10-13 21:24:25,237] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:49931:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-13 21:24:25,237] 49931 |             ap_NS_iter5_fsm = 'bx;
[2025-10-13 21:24:25,237]       |                             ^
[2025-10-13 21:24:25,237] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52574:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:24:25,237] 52574 | assign grp_fu_47245_p0 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:24:25,237]       |                        ^
[2025-10-13 21:24:25,237] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52576:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:24:25,237] 52576 | assign grp_fu_47254_p0 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:24:25,237]       |                        ^
[2025-10-13 21:24:25,237] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52578:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:24:25,237] 52578 | assign grp_fu_47263_p0 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:24:25,237]       |                        ^
[2025-10-13 21:24:25,237] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52580:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:24:25,237] 52580 | assign grp_fu_47272_p0 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:24:25,237]       |                        ^
[2025-10-13 21:24:25,237] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52582:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_fu_15726_p1' generates 8 bits.
[2025-10-13 21:24:25,237] 52582 | assign grp_fu_47281_p0 = zext_ln1494_12_fu_15726_p1;
[2025-10-13 21:24:25,237]       |                        ^
[2025-10-13 21:24:25,237] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52584:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:24:25,237] 52584 | assign grp_fu_47290_p0 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:24:25,237]       |                        ^
[2025-10-13 21:24:25,237] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52586:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:24:25,237] 52586 | assign grp_fu_47299_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:24:25,237]       |                        ^
[2025-10-13 21:24:25,237] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52588:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:24:25,237] 52588 | assign grp_fu_47308_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:24:25,237]       |                        ^
[2025-10-13 21:24:25,237] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52590:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:24:25,237] 52590 | assign grp_fu_47317_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:24:25,237]       |                        ^
[2025-10-13 21:24:25,237] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52592:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:24:25,237] 52592 | assign grp_fu_47326_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:24:25,237]       |                        ^
[2025-10-13 21:24:25,237] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52594:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_fu_15726_p1' generates 8 bits.
[2025-10-13 21:24:25,237] 52594 | assign grp_fu_47335_p1 = zext_ln1494_12_fu_15726_p1;
[2025-10-13 21:24:25,237]       |                        ^
[2025-10-13 21:24:25,237] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52596:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:24:25,237] 52596 | assign grp_fu_47344_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:24:25,237]       |                        ^
[2025-10-13 21:24:25,237] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52598:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:24:25,237] 52598 | assign grp_fu_47353_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:24:25,237]       |                        ^
[2025-10-13 21:24:25,237] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52600:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:24:25,237] 52600 | assign grp_fu_47362_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:24:25,237]       |                        ^
[2025-10-13 21:24:25,237] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52602:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:24:25,237] 52602 | assign grp_fu_47371_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:24:25,237]       |                        ^
[2025-10-13 21:24:25,237] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52604:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:24:25,237] 52604 | assign grp_fu_47380_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:24:25,237]       |                        ^
[2025-10-13 21:24:25,238] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52606:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_fu_15726_p1' generates 8 bits.
[2025-10-13 21:24:25,238] 52606 | assign grp_fu_47389_p1 = zext_ln1494_12_fu_15726_p1;
[2025-10-13 21:24:25,238]       |                        ^
[2025-10-13 21:24:25,238] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52608:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:24:25,238] 52608 | assign grp_fu_47398_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:24:25,238]       |                        ^
[2025-10-13 21:24:25,238] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52610:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:24:25,238] 52610 | assign grp_fu_47407_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:24:25,238]       |                        ^
[2025-10-13 21:24:25,238] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52612:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:24:25,238] 52612 | assign grp_fu_47416_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:24:25,238]       |                        ^
[2025-10-13 21:24:25,238] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52614:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:24:25,238] 52614 | assign grp_fu_47425_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:24:25,238]       |                        ^
[2025-10-13 21:24:25,238] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52616:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:24:25,238] 52616 | assign grp_fu_47434_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:24:25,238]       |                        ^
[2025-10-13 21:24:25,238] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52618:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_fu_15726_p1' generates 8 bits.
[2025-10-13 21:24:25,238] 52618 | assign grp_fu_47443_p1 = zext_ln1494_12_fu_15726_p1;
[2025-10-13 21:24:25,238]       |                        ^
[2025-10-13 21:24:25,238] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52620:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:24:25,238] 52620 | assign grp_fu_47452_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:24:25,238]       |                        ^
[2025-10-13 21:24:25,238] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52622:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:24:25,238] 52622 | assign grp_fu_47461_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:24:25,238]       |                        ^
[2025-10-13 21:24:25,238] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52624:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:24:25,238] 52624 | assign grp_fu_47470_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:24:25,238]       |                        ^
[2025-10-13 21:24:25,238] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52626:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:24:25,238] 52626 | assign grp_fu_47479_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:24:25,238]       |                        ^
[2025-10-13 21:24:25,238] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52628:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:24:25,238] 52628 | assign grp_fu_47488_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:24:25,238]       |                        ^
[2025-10-13 21:24:25,238] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52630:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_fu_15726_p1' generates 8 bits.
[2025-10-13 21:24:25,238] 52630 | assign grp_fu_47497_p1 = zext_ln1494_12_fu_15726_p1;
[2025-10-13 21:24:25,238]       |                        ^
[2025-10-13 21:24:25,238] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52632:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:24:25,238] 52632 | assign grp_fu_47506_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:24:25,238]       |                        ^
[2025-10-13 21:24:25,238] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52634:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:24:25,238] 52634 | assign grp_fu_47515_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:24:25,238]       |                        ^
[2025-10-13 21:24:25,238] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52636:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:24:25,238] 52636 | assign grp_fu_47524_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:24:25,238]       |                        ^
[2025-10-13 21:24:25,238] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52638:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:24:25,238] 52638 | assign grp_fu_47533_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:24:25,238]       |                        ^
[2025-10-13 21:24:25,238] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52640:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:24:25,238] 52640 | assign grp_fu_47542_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:24:25,238]       |                        ^
[2025-10-13 21:24:25,238] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52642:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_fu_15726_p1' generates 8 bits.
[2025-10-13 21:24:25,238] 52642 | assign grp_fu_47551_p1 = zext_ln1494_12_fu_15726_p1;
[2025-10-13 21:24:25,238]       |                        ^
[2025-10-13 21:24:25,238] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52644:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:24:25,238] 52644 | assign grp_fu_47560_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:24:25,238]       |                        ^
[2025-10-13 21:24:25,238] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52646:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:24:25,238] 52646 | assign grp_fu_47569_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:24:25,238]       |                        ^
[2025-10-13 21:24:25,238] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52648:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:24:25,238] 52648 | assign grp_fu_47578_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:24:25,238]       |                        ^
[2025-10-13 21:24:25,238] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52650:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:24:25,238] 52650 | assign grp_fu_47587_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:24:25,238]       |                        ^
[2025-10-13 21:24:25,238] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52652:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:24:25,238] 52652 | assign grp_fu_47596_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:24:25,238]       |                        ^
[2025-10-13 21:24:25,238] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52654:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_fu_15726_p1' generates 8 bits.
[2025-10-13 21:24:25,238] 52654 | assign grp_fu_47605_p1 = zext_ln1494_12_fu_15726_p1;
[2025-10-13 21:24:25,238]       |                        ^
[2025-10-13 21:24:25,238] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52656:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:24:25,238] 52656 | assign grp_fu_47614_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:24:25,238]       |                        ^
[2025-10-13 21:24:25,238] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52658:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:24:25,238] 52658 | assign grp_fu_47623_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:24:25,238]       |                        ^
[2025-10-13 21:24:25,238] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52660:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:24:25,238] 52660 | assign grp_fu_47632_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:24:25,238]       |                        ^
[2025-10-13 21:24:25,238] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52662:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:24:25,238] 52662 | assign grp_fu_47641_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:24:25,238]       |                        ^
[2025-10-13 21:24:25,238] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52664:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:24:25,238] 52664 | assign grp_fu_47650_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:24:25,238]       |                        ^
[2025-10-13 21:24:25,238] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52666:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_fu_15726_p1' generates 8 bits.
[2025-10-13 21:24:25,238] 52666 | assign grp_fu_47659_p1 = zext_ln1494_12_fu_15726_p1;
[2025-10-13 21:24:25,238]       |                        ^
[2025-10-13 21:24:25,238] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52668:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:24:25,238] 52668 | assign grp_fu_47668_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:24:25,238]       |                        ^
[2025-10-13 21:24:25,238] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52670:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:24:25,238] 52670 | assign grp_fu_47677_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:24:25,238]       |                        ^
[2025-10-13 21:24:25,238] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52672:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:24:25,238] 52672 | assign grp_fu_47686_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:24:25,238]       |                        ^
[2025-10-13 21:24:25,238] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52674:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:24:25,238] 52674 | assign grp_fu_47695_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:24:25,238]       |                        ^
[2025-10-13 21:24:25,238] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52676:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:24:25,238] 52676 | assign grp_fu_47704_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:24:25,238]       |                        ^
[2025-10-13 21:24:25,238] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52678:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_fu_15726_p1' generates 8 bits.
[2025-10-13 21:24:25,238] 52678 | assign grp_fu_47713_p1 = zext_ln1494_12_fu_15726_p1;
[2025-10-13 21:24:25,238]       |                        ^
[2025-10-13 21:24:25,238] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52680:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:24:25,238] 52680 | assign grp_fu_47722_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:24:25,238]       |                        ^
[2025-10-13 21:24:25,238] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52682:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:24:25,238] 52682 | assign grp_fu_47731_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:24:25,238]       |                        ^
[2025-10-13 21:24:25,238] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52684:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:24:25,238] 52684 | assign grp_fu_47740_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:24:25,238]       |                        ^
[2025-10-13 21:24:25,238] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52686:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:24:25,238] 52686 | assign grp_fu_47749_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:24:25,238]       |                        ^
[2025-10-13 21:24:25,238] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52688:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:24:25,238] 52688 | assign grp_fu_47758_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:24:25,238]       |                        ^
[2025-10-13 21:24:25,238] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52690:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_fu_15726_p1' generates 8 bits.
[2025-10-13 21:24:25,238] 52690 | assign grp_fu_47767_p1 = zext_ln1494_12_fu_15726_p1;
[2025-10-13 21:24:25,238]       |                        ^
[2025-10-13 21:24:25,239] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52692:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:24:25,239] 52692 | assign grp_fu_47776_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:24:25,239]       |                        ^
[2025-10-13 21:24:25,239] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52694:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:24:25,239] 52694 | assign grp_fu_47785_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:24:25,239]       |                        ^
[2025-10-13 21:24:25,239] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52696:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:24:25,239] 52696 | assign grp_fu_47794_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:24:25,239]       |                        ^
[2025-10-13 21:24:25,239] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52698:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:24:25,239] 52698 | assign grp_fu_47803_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:24:25,239]       |                        ^
[2025-10-13 21:24:25,239] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52700:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:24:25,239] 52700 | assign grp_fu_47812_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:24:25,239]       |                        ^
[2025-10-13 21:24:25,239] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52702:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:24:25,239] 52702 | assign grp_fu_47821_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:24:25,239]       |                        ^
[2025-10-13 21:24:25,239] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52704:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:24:25,239] 52704 | assign grp_fu_47830_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:24:25,239]       |                        ^
[2025-10-13 21:24:25,239] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52706:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:24:25,239] 52706 | assign grp_fu_47839_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:24:25,239]       |                        ^
[2025-10-13 21:24:25,239] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52708:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:24:25,239] 52708 | assign grp_fu_47848_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:24:25,239]       |                        ^
[2025-10-13 21:24:25,239] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52710:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:24:25,239] 52710 | assign grp_fu_47857_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:24:25,239]       |                        ^
[2025-10-13 21:24:25,239] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52712:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:24:25,239] 52712 | assign grp_fu_47866_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:24:25,239]       |                        ^
[2025-10-13 21:24:25,239] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52714:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:24:25,239] 52714 | assign grp_fu_47875_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:24:25,239]       |                        ^
[2025-10-13 21:24:25,239] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52716:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:24:25,239] 52716 | assign grp_fu_47884_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:24:25,239]       |                        ^
[2025-10-13 21:24:25,239] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52718:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:24:25,239] 52718 | assign grp_fu_47893_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:24:25,239]       |                        ^
[2025-10-13 21:24:25,239] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52720:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:24:25,239] 52720 | assign grp_fu_47902_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:24:25,239]       |                        ^
[2025-10-13 21:24:25,239] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52722:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:24:25,239] 52722 | assign grp_fu_47911_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:24:25,239]       |                        ^
[2025-10-13 21:24:25,239] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52724:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:24:25,239] 52724 | assign grp_fu_47920_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:24:25,239]       |                        ^
[2025-10-13 21:24:25,239] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52726:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:24:25,239] 52726 | assign grp_fu_47929_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:24:25,239]       |                        ^
[2025-10-13 21:24:25,239] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52728:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:24:25,239] 52728 | assign grp_fu_47938_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:24:25,239]       |                        ^
[2025-10-13 21:24:25,239] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52730:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:24:25,239] 52730 | assign grp_fu_47947_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:24:25,239]       |                        ^
[2025-10-13 21:24:25,239] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52732:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:24:25,239] 52732 | assign grp_fu_47956_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:24:25,239]       |                        ^
[2025-10-13 21:24:25,239] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52734:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:24:25,239] 52734 | assign grp_fu_47965_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:24:25,239]       |                        ^
[2025-10-13 21:24:25,239] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52736:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:24:25,239] 52736 | assign grp_fu_47974_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:24:25,239]       |                        ^
[2025-10-13 21:24:25,239] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52738:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:24:25,239] 52738 | assign grp_fu_47983_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:24:25,239]       |                        ^
[2025-10-13 21:24:25,239] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52740:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:24:25,239] 52740 | assign grp_fu_47992_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:24:25,239]       |                        ^
[2025-10-13 21:24:25,239] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52742:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:24:25,239] 52742 | assign grp_fu_48001_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:24:25,239]       |                        ^
[2025-10-13 21:24:25,239] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52744:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:24:25,239] 52744 | assign grp_fu_48010_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:24:25,239]       |                        ^
[2025-10-13 21:24:25,239] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52746:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:24:25,239] 52746 | assign grp_fu_48019_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:24:25,239]       |                        ^
[2025-10-13 21:24:25,239] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52748:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:24:25,239] 52748 | assign grp_fu_48028_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:24:25,239]       |                        ^
[2025-10-13 21:24:25,239] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52750:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:24:25,239] 52750 | assign grp_fu_48037_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:24:25,239]       |                        ^
[2025-10-13 21:24:25,239] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52752:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:24:25,239] 52752 | assign grp_fu_48046_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:24:25,239]       |                        ^
[2025-10-13 21:24:25,239] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52754:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:24:25,239] 52754 | assign grp_fu_48055_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:24:25,239]       |                        ^
[2025-10-13 21:24:25,239] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52756:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:24:25,239] 52756 | assign grp_fu_48064_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:24:25,239]       |                        ^
[2025-10-13 21:24:25,239] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52758:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:24:25,239] 52758 | assign grp_fu_48073_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:24:25,239]       |                        ^
[2025-10-13 21:24:25,239] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52760:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:24:25,239] 52760 | assign grp_fu_48082_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:24:25,239]       |                        ^
[2025-10-13 21:24:25,239] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52762:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:24:25,239] 52762 | assign grp_fu_48091_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:24:25,239]       |                        ^
[2025-10-13 21:24:25,239] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52764:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:24:25,239] 52764 | assign grp_fu_48100_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:24:25,239]       |                        ^
[2025-10-13 21:24:25,239] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52766:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:24:25,239] 52766 | assign grp_fu_48109_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:24:25,239]       |                        ^
[2025-10-13 21:24:25,239] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52768:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:24:25,239] 52768 | assign grp_fu_48118_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:24:25,239]       |                        ^
[2025-10-13 21:24:25,239] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52770:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:24:25,239] 52770 | assign grp_fu_48127_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:24:25,239]       |                        ^
[2025-10-13 21:24:25,239] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52772:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:24:25,239] 52772 | assign grp_fu_48136_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:24:25,239]       |                        ^
[2025-10-13 21:24:25,239] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52774:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:24:25,239] 52774 | assign grp_fu_48145_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:24:25,239]       |                        ^
[2025-10-13 21:24:25,239] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52776:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:24:25,239] 52776 | assign grp_fu_48154_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:24:25,240]       |                        ^
[2025-10-13 21:24:25,240] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52778:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:24:25,240] 52778 | assign grp_fu_48163_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:24:25,240]       |                        ^
[2025-10-13 21:24:25,240] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52780:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:24:25,240] 52780 | assign grp_fu_48172_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:24:25,240]       |                        ^
[2025-10-13 21:24:25,240] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52782:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:24:25,240] 52782 | assign grp_fu_48181_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:24:25,240]       |                        ^
[2025-10-13 21:24:25,240] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52784:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:24:25,240] 52784 | assign grp_fu_48190_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:24:25,240]       |                        ^
[2025-10-13 21:24:25,240] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52786:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:24:25,240] 52786 | assign grp_fu_48199_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:24:25,240]       |                        ^
[2025-10-13 21:24:25,240] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52788:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:24:25,240] 52788 | assign grp_fu_48208_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:24:25,240]       |                        ^
[2025-10-13 21:24:25,240] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52790:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:24:25,240] 52790 | assign grp_fu_48217_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:24:25,240]       |                        ^
[2025-10-13 21:24:25,240] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52792:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:24:25,240] 52792 | assign grp_fu_48226_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:24:25,240]       |                        ^
[2025-10-13 21:24:25,240] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52794:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:24:25,240] 52794 | assign grp_fu_48235_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:24:25,240]       |                        ^
[2025-10-13 21:24:25,240] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52796:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:24:25,240] 52796 | assign grp_fu_48244_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:24:25,240]       |                        ^
[2025-10-13 21:24:25,240] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52798:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:24:25,240] 52798 | assign grp_fu_48253_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:24:25,240]       |                        ^
[2025-10-13 21:24:25,240] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52800:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:24:25,240] 52800 | assign grp_fu_48262_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:24:25,240]       |                        ^
[2025-10-13 21:24:25,240] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52802:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:24:25,240] 52802 | assign grp_fu_48271_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:24:25,240]       |                        ^
[2025-10-13 21:24:25,240] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52804:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:24:25,240] 52804 | assign grp_fu_48280_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:24:25,240]       |                        ^
[2025-10-13 21:24:25,240] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52806:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:24:25,240] 52806 | assign grp_fu_48289_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:24:25,240]       |                        ^
[2025-10-13 21:24:25,240] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52808:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:24:25,240] 52808 | assign grp_fu_48298_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:24:25,240]       |                        ^
[2025-10-13 21:24:25,240] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52810:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:24:25,240] 52810 | assign grp_fu_48307_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:24:25,240]       |                        ^
[2025-10-13 21:24:25,240] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52812:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:24:25,240] 52812 | assign grp_fu_48316_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:24:25,240]       |                        ^
[2025-10-13 21:24:25,240] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52814:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:24:25,240] 52814 | assign grp_fu_48325_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:24:25,240]       |                        ^
[2025-10-13 21:24:25,240] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52816:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:24:25,240] 52816 | assign grp_fu_48334_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:24:25,240]       |                        ^
[2025-10-13 21:24:25,240] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52818:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:24:25,240] 52818 | assign grp_fu_48343_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:24:25,240]       |                        ^
[2025-10-13 21:24:25,240] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52820:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:24:25,240] 52820 | assign grp_fu_48352_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:24:25,240]       |                        ^
[2025-10-13 21:24:25,240] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52822:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:24:25,240] 52822 | assign grp_fu_48361_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:24:25,240]       |                        ^
[2025-10-13 21:24:25,240] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52824:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:24:25,240] 52824 | assign grp_fu_48370_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:24:25,240]       |                        ^
[2025-10-13 21:24:25,240] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52826:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:24:25,240] 52826 | assign grp_fu_48379_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:24:25,240]       |                        ^
[2025-10-13 21:24:25,240] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52828:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:24:25,240] 52828 | assign grp_fu_48388_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:24:25,240]       |                        ^
[2025-10-13 21:24:25,240] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52830:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:24:25,240] 52830 | assign grp_fu_48397_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:24:25,240]       |                        ^
[2025-10-13 21:24:25,240] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52832:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:24:25,240] 52832 | assign grp_fu_48406_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:24:25,240]       |                        ^
[2025-10-13 21:24:25,240] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52834:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:24:25,240] 52834 | assign grp_fu_48415_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:24:25,240]       |                        ^
[2025-10-13 21:24:25,240] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52836:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:24:25,240] 52836 | assign grp_fu_48424_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:24:25,240]       |                        ^
[2025-10-13 21:24:25,240] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52838:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:24:25,240] 52838 | assign grp_fu_48433_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:24:25,240]       |                        ^
[2025-10-13 21:24:25,240] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52840:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:24:25,240] 52840 | assign grp_fu_48442_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:24:25,240]       |                        ^
[2025-10-13 21:24:25,240] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52842:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:24:25,240] 52842 | assign grp_fu_48451_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:24:25,240]       |                        ^
[2025-10-13 21:24:25,240] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52844:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:24:25,240] 52844 | assign grp_fu_48460_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:24:25,240]       |                        ^
[2025-10-13 21:24:25,240] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52846:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:24:25,240] 52846 | assign grp_fu_48469_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:24:25,240]       |                        ^
[2025-10-13 21:24:25,240] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52848:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:24:25,240] 52848 | assign grp_fu_48478_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:24:25,240]       |                        ^
[2025-10-13 21:24:25,240] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52850:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:24:25,240] 52850 | assign grp_fu_48487_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:24:25,240]       |                        ^
[2025-10-13 21:24:25,240] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52852:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:24:25,240] 52852 | assign grp_fu_48496_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:24:25,240]       |                        ^
[2025-10-13 21:24:25,240] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52854:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:24:25,240] 52854 | assign grp_fu_48505_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:24:25,240]       |                        ^
[2025-10-13 21:24:25,240] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52856:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:24:25,240] 52856 | assign grp_fu_48514_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:24:25,241]       |                        ^
[2025-10-13 21:24:25,241] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52858:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:24:25,241] 52858 | assign grp_fu_48523_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:24:25,241]       |                        ^
[2025-10-13 21:24:25,241] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52860:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:24:25,241] 52860 | assign grp_fu_48532_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:24:25,241]       |                        ^
[2025-10-13 21:24:25,241] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52862:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:24:25,241] 52862 | assign grp_fu_48541_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:24:25,241]       |                        ^
[2025-10-13 21:24:25,241] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52864:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:24:25,241] 52864 | assign grp_fu_48550_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:24:25,241]       |                        ^
[2025-10-13 21:24:25,241] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52866:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:24:25,241] 52866 | assign grp_fu_48559_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:24:25,241]       |                        ^
[2025-10-13 21:24:25,241] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52868:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:24:25,241] 52868 | assign grp_fu_48568_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:24:25,241]       |                        ^
[2025-10-13 21:24:25,241] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52870:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:24:25,241] 52870 | assign grp_fu_48577_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:24:25,241]       |                        ^
[2025-10-13 21:24:25,241] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52872:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:24:25,241] 52872 | assign grp_fu_48586_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:24:25,241]       |                        ^
[2025-10-13 21:24:25,241] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52874:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:24:25,241] 52874 | assign grp_fu_48595_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:24:25,241]       |                        ^
[2025-10-13 21:24:25,241] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52876:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:24:25,241] 52876 | assign grp_fu_48604_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:24:25,241]       |                        ^
[2025-10-13 21:24:25,241] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52878:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:24:25,241] 52878 | assign grp_fu_48613_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:24:25,241]       |                        ^
[2025-10-13 21:24:25,241] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52880:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:24:25,241] 52880 | assign grp_fu_48622_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:24:25,241]       |                        ^
[2025-10-13 21:24:25,241] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52882:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:24:25,241] 52882 | assign grp_fu_48631_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:24:25,241]       |                        ^
[2025-10-13 21:24:25,241] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52884:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:24:25,241] 52884 | assign grp_fu_48640_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:24:25,241]       |                        ^
[2025-10-13 21:24:25,241] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52886:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:24:25,241] 52886 | assign grp_fu_48649_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:24:25,241]       |                        ^
[2025-10-13 21:24:25,241] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52888:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:24:25,241] 52888 | assign grp_fu_48658_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:24:25,241]       |                        ^
[2025-10-13 21:24:25,241] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52890:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:24:25,241] 52890 | assign grp_fu_48667_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:24:25,241]       |                        ^
[2025-10-13 21:24:25,241] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52892:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:24:25,241] 52892 | assign grp_fu_48676_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:24:25,241]       |                        ^
[2025-10-13 21:24:25,241] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52894:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:24:25,241] 52894 | assign grp_fu_48685_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:24:25,241]       |                        ^
[2025-10-13 21:24:25,241] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52896:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:24:25,241] 52896 | assign grp_fu_48694_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:24:25,241]       |                        ^
[2025-10-13 21:24:25,241] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52898:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:24:25,241] 52898 | assign grp_fu_48703_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:24:25,241]       |                        ^
[2025-10-13 21:24:25,241] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52900:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:24:25,241] 52900 | assign grp_fu_48712_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:24:25,241]       |                        ^
[2025-10-13 21:24:25,241] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52902:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:24:25,241] 52902 | assign grp_fu_48721_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:24:25,241]       |                        ^
[2025-10-13 21:24:25,241] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52904:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:24:25,241] 52904 | assign grp_fu_48730_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:24:25,241]       |                        ^
[2025-10-13 21:24:25,241] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52906:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:24:25,241] 52906 | assign grp_fu_48739_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:24:25,241]       |                        ^
[2025-10-13 21:24:25,241] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52908:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:24:25,241] 52908 | assign grp_fu_48748_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:24:25,241]       |                        ^
[2025-10-13 21:24:25,241] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52910:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:24:25,241] 52910 | assign grp_fu_48757_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:24:25,241]       |                        ^
[2025-10-13 21:24:25,241] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52912:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:24:25,241] 52912 | assign grp_fu_48766_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:24:25,241]       |                        ^
[2025-10-13 21:24:25,241] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52914:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:24:25,241] 52914 | assign grp_fu_48775_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:24:25,241]       |                        ^
[2025-10-13 21:24:25,241] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52916:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:24:25,241] 52916 | assign grp_fu_48784_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:24:25,241]       |                        ^
[2025-10-13 21:24:25,241] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52918:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:24:25,241] 52918 | assign grp_fu_48793_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:24:25,241]       |                        ^
[2025-10-13 21:24:25,241] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52920:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:24:25,241] 52920 | assign grp_fu_48802_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:24:25,241]       |                        ^
[2025-10-13 21:24:25,241] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52922:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:24:25,241] 52922 | assign grp_fu_48811_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:24:25,241]       |                        ^
[2025-10-13 21:24:25,241] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52924:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:24:25,241] 52924 | assign grp_fu_48820_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:24:25,241]       |                        ^
[2025-10-13 21:24:25,241] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52926:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:24:25,241] 52926 | assign grp_fu_48829_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:24:25,241]       |                        ^
[2025-10-13 21:24:25,241] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52928:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:24:25,241] 52928 | assign grp_fu_48838_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:24:25,241]       |                        ^
[2025-10-13 21:24:25,241] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52930:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:24:25,241] 52930 | assign grp_fu_48847_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:24:25,241]       |                        ^
[2025-10-13 21:24:25,241] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52932:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:24:25,241] 52932 | assign grp_fu_48856_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:24:25,241]       |                        ^
[2025-10-13 21:24:25,241] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52934:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:24:25,241] 52934 | assign grp_fu_48865_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:24:25,241]       |                        ^
[2025-10-13 21:24:25,241] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52936:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:24:25,241] 52936 | assign grp_fu_48874_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:24:25,241]       |                        ^
[2025-10-13 21:24:25,241] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52938:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:24:25,241] 52938 | assign grp_fu_48883_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:24:25,241]       |                        ^
[2025-10-13 21:24:25,241] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52940:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:24:25,241] 52940 | assign grp_fu_48892_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:24:25,242]       |                        ^
[2025-10-13 21:24:25,242] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52942:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:24:25,242] 52942 | assign grp_fu_48901_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:24:25,242]       |                        ^
[2025-10-13 21:24:25,242] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52944:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:24:25,242] 52944 | assign grp_fu_48910_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:24:25,242]       |                        ^
[2025-10-13 21:24:25,242] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52946:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:24:25,242] 52946 | assign grp_fu_48919_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:24:25,242]       |                        ^
[2025-10-13 21:24:25,242] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52948:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:24:25,242] 52948 | assign grp_fu_48928_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:24:25,242]       |                        ^
[2025-10-13 21:24:25,242] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52950:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:24:25,242] 52950 | assign grp_fu_48937_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:24:25,242]       |                        ^
[2025-10-13 21:24:25,242] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52952:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:24:25,242] 52952 | assign grp_fu_48946_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:24:25,242]       |                        ^
[2025-10-13 21:24:25,242] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52954:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:24:25,242] 52954 | assign grp_fu_48955_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:24:25,242]       |                        ^
[2025-10-13 21:24:25,242] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52956:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:24:25,242] 52956 | assign grp_fu_48964_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:24:25,242]       |                        ^
[2025-10-13 21:24:25,242] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52958:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:24:25,242] 52958 | assign grp_fu_48973_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:24:25,242]       |                        ^
[2025-10-13 21:24:25,242] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52960:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:24:25,242] 52960 | assign grp_fu_48982_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:24:25,242]       |                        ^
[2025-10-13 21:24:25,242] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52962:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:24:25,242] 52962 | assign grp_fu_48991_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:24:25,242]       |                        ^
[2025-10-13 21:24:25,242] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52964:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:24:25,242] 52964 | assign grp_fu_49000_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:24:25,242]       |                        ^
[2025-10-13 21:24:25,242] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52966:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:24:25,242] 52966 | assign grp_fu_49009_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:24:25,242]       |                        ^
[2025-10-13 21:24:25,242] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52968:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:24:25,242] 52968 | assign grp_fu_49018_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:24:25,242]       |                        ^
[2025-10-13 21:24:25,242] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52970:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:24:25,242] 52970 | assign grp_fu_49027_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:24:25,242]       |                        ^
[2025-10-13 21:24:25,242] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52972:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:24:25,242] 52972 | assign grp_fu_49036_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:24:25,242]       |                        ^
[2025-10-13 21:24:25,242] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52974:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:24:25,242] 52974 | assign grp_fu_49045_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:24:25,242]       |                        ^
[2025-10-13 21:24:25,242] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52976:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:24:25,242] 52976 | assign grp_fu_49054_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:24:25,242]       |                        ^
[2025-10-13 21:24:25,242] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52978:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:24:25,242] 52978 | assign grp_fu_49063_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:24:25,242]       |                        ^
[2025-10-13 21:24:25,242] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52980:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:24:25,242] 52980 | assign grp_fu_49072_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:24:25,242]       |                        ^
[2025-10-13 21:24:25,242] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52982:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:24:25,242] 52982 | assign grp_fu_49081_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:24:25,242]       |                        ^
[2025-10-13 21:24:25,242] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52984:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:24:25,242] 52984 | assign grp_fu_49090_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:24:25,242]       |                        ^
[2025-10-13 21:24:25,242] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52986:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:24:25,242] 52986 | assign grp_fu_49099_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:24:25,242]       |                        ^
[2025-10-13 21:24:25,242] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52988:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:24:25,242] 52988 | assign grp_fu_49108_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:24:25,242]       |                        ^
[2025-10-13 21:24:25,242] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52990:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:24:25,242] 52990 | assign grp_fu_49117_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:24:25,242]       |                        ^
[2025-10-13 21:24:25,242] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52992:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:24:25,242] 52992 | assign grp_fu_49126_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:24:25,242]       |                        ^
[2025-10-13 21:24:25,242] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52994:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:24:25,242] 52994 | assign grp_fu_49135_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:24:25,242]       |                        ^
[2025-10-13 21:24:25,242] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52996:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:24:25,242] 52996 | assign grp_fu_49144_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:24:25,242]       |                        ^
[2025-10-13 21:24:25,242] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:52998:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:24:25,242] 52998 | assign grp_fu_49153_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:24:25,242]       |                        ^
[2025-10-13 21:24:25,242] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53000:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:24:25,242] 53000 | assign grp_fu_49162_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:24:25,242]       |                        ^
[2025-10-13 21:24:25,242] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53002:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:24:25,242] 53002 | assign grp_fu_49171_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:24:25,242]       |                        ^
[2025-10-13 21:24:25,242] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53004:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:24:25,242] 53004 | assign grp_fu_49180_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:24:25,242]       |                        ^
[2025-10-13 21:24:25,242] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53006:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:24:25,242] 53006 | assign grp_fu_49189_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:24:25,242]       |                        ^
[2025-10-13 21:24:25,242] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53008:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:24:25,242] 53008 | assign grp_fu_49198_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:24:25,242]       |                        ^
[2025-10-13 21:24:25,242] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53010:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:24:25,242] 53010 | assign grp_fu_49207_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:24:25,242]       |                        ^
[2025-10-13 21:24:25,242] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53012:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:24:25,242] 53012 | assign grp_fu_49216_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:24:25,242]       |                        ^
[2025-10-13 21:24:25,242] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53014:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:24:25,242] 53014 | assign grp_fu_49225_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:24:25,242]       |                        ^
[2025-10-13 21:24:25,242] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53016:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:24:25,242] 53016 | assign grp_fu_49234_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:24:25,242]       |                        ^
[2025-10-13 21:24:25,242] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53018:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:24:25,242] 53018 | assign grp_fu_49243_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:24:25,242]       |                        ^
[2025-10-13 21:24:25,242] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53020:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:24:25,242] 53020 | assign grp_fu_49252_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:24:25,242]       |                        ^
[2025-10-13 21:24:25,242] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53022:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:24:25,242] 53022 | assign grp_fu_49261_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:24:25,242]       |                        ^
[2025-10-13 21:24:25,242] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53024:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:24:25,243] 53024 | assign grp_fu_49270_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:24:25,243]       |                        ^
[2025-10-13 21:24:25,243] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53026:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:24:25,243] 53026 | assign grp_fu_49279_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:24:25,243]       |                        ^
[2025-10-13 21:24:25,243] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53028:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:24:25,243] 53028 | assign grp_fu_49288_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:24:25,243]       |                        ^
[2025-10-13 21:24:25,243] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53030:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:24:25,243] 53030 | assign grp_fu_49297_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:24:25,243]       |                        ^
[2025-10-13 21:24:25,243] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53032:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:24:25,243] 53032 | assign grp_fu_49306_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:24:25,243]       |                        ^
[2025-10-13 21:24:25,243] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53034:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:24:25,243] 53034 | assign grp_fu_49315_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:24:25,243]       |                        ^
[2025-10-13 21:24:25,243] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53036:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:24:25,243] 53036 | assign grp_fu_49324_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:24:25,243]       |                        ^
[2025-10-13 21:24:25,243] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53038:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:24:25,243] 53038 | assign grp_fu_49333_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:24:25,243]       |                        ^
[2025-10-13 21:24:25,243] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53040:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:24:25,243] 53040 | assign grp_fu_49342_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:24:25,243]       |                        ^
[2025-10-13 21:24:25,243] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53042:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:24:25,243] 53042 | assign grp_fu_49351_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:24:25,243]       |                        ^
[2025-10-13 21:24:25,243] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53044:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:24:25,243] 53044 | assign grp_fu_49360_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:24:25,243]       |                        ^
[2025-10-13 21:24:25,243] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53046:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:24:25,243] 53046 | assign grp_fu_49369_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:24:25,243]       |                        ^
[2025-10-13 21:24:25,243] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53048:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:24:25,243] 53048 | assign grp_fu_49378_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:24:25,243]       |                        ^
[2025-10-13 21:24:25,243] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53050:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:24:25,243] 53050 | assign grp_fu_49387_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:24:25,243]       |                        ^
[2025-10-13 21:24:25,243] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53052:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:24:25,243] 53052 | assign grp_fu_49396_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:24:25,243]       |                        ^
[2025-10-13 21:24:25,243] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53054:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:24:25,243] 53054 | assign grp_fu_49405_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:24:25,243]       |                        ^
[2025-10-13 21:24:25,243] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53056:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:24:25,243] 53056 | assign grp_fu_49414_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:24:25,243]       |                        ^
[2025-10-13 21:24:25,243] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53058:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:24:25,243] 53058 | assign grp_fu_49423_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:24:25,243]       |                        ^
[2025-10-13 21:24:25,243] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53060:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:24:25,243] 53060 | assign grp_fu_49432_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:24:25,243]       |                        ^
[2025-10-13 21:24:25,243] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53062:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:24:25,243] 53062 | assign grp_fu_49441_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:24:25,243]       |                        ^
[2025-10-13 21:24:25,243] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53064:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:24:25,243] 53064 | assign grp_fu_49450_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:24:25,243]       |                        ^
[2025-10-13 21:24:25,243] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53066:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:24:25,243] 53066 | assign grp_fu_49459_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:24:25,243]       |                        ^
[2025-10-13 21:24:25,243] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53068:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:24:25,243] 53068 | assign grp_fu_49468_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:24:25,243]       |                        ^
[2025-10-13 21:24:25,243] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53070:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:24:25,243] 53070 | assign grp_fu_49477_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:24:25,243]       |                        ^
[2025-10-13 21:24:25,243] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53072:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:24:25,243] 53072 | assign grp_fu_49486_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:24:25,243]       |                        ^
[2025-10-13 21:24:25,243] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53074:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:24:25,243] 53074 | assign grp_fu_49495_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:24:25,243]       |                        ^
[2025-10-13 21:24:25,243] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53076:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:24:25,243] 53076 | assign grp_fu_49504_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:24:25,243]       |                        ^
[2025-10-13 21:24:25,243] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53078:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:24:25,243] 53078 | assign grp_fu_49513_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:24:25,243]       |                        ^
[2025-10-13 21:24:25,243] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53080:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:24:25,243] 53080 | assign grp_fu_49522_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:24:25,243]       |                        ^
[2025-10-13 21:24:25,243] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53082:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:24:25,243] 53082 | assign grp_fu_49531_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:24:25,243]       |                        ^
[2025-10-13 21:24:25,243] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53084:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:24:25,243] 53084 | assign grp_fu_49540_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:24:25,243]       |                        ^
[2025-10-13 21:24:25,243] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53086:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:24:25,243] 53086 | assign grp_fu_49549_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:24:25,243]       |                        ^
[2025-10-13 21:24:25,243] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53088:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:24:25,243] 53088 | assign grp_fu_49558_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:24:25,243]       |                        ^
[2025-10-13 21:24:25,243] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53090:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:24:25,243] 53090 | assign grp_fu_49567_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:24:25,243]       |                        ^
[2025-10-13 21:24:25,243] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53092:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:24:25,243] 53092 | assign grp_fu_49576_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:24:25,243]       |                        ^
[2025-10-13 21:24:25,243] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53094:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:24:25,243] 53094 | assign grp_fu_49585_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:24:25,243]       |                        ^
[2025-10-13 21:24:25,243] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53096:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:24:25,243] 53096 | assign grp_fu_49594_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:24:25,243]       |                        ^
[2025-10-13 21:24:25,243] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53098:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:24:25,243] 53098 | assign grp_fu_49603_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:24:25,243]       |                        ^
[2025-10-13 21:24:25,243] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53100:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:24:25,243] 53100 | assign grp_fu_49612_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:24:25,243]       |                        ^
[2025-10-13 21:24:25,243] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53102:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:24:25,243] 53102 | assign grp_fu_49621_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:24:25,243]       |                        ^
[2025-10-13 21:24:25,243] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53104:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:24:25,243] 53104 | assign grp_fu_49630_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:24:25,243]       |                        ^
[2025-10-13 21:24:25,243] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53106:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:24:25,243] 53106 | assign grp_fu_49639_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:24:25,244]       |                        ^
[2025-10-13 21:24:25,244] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53108:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:24:25,244] 53108 | assign grp_fu_49648_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:24:25,244]       |                        ^
[2025-10-13 21:24:25,244] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53110:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:24:25,244] 53110 | assign grp_fu_49657_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:24:25,244]       |                        ^
[2025-10-13 21:24:25,244] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53112:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:24:25,244] 53112 | assign grp_fu_49666_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:24:25,244]       |                        ^
[2025-10-13 21:24:25,244] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53114:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:24:25,244] 53114 | assign grp_fu_49675_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:24:25,244]       |                        ^
[2025-10-13 21:24:25,244] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53116:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:24:25,244] 53116 | assign grp_fu_49684_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:24:25,244]       |                        ^
[2025-10-13 21:24:25,244] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53118:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:24:25,244] 53118 | assign grp_fu_49693_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:24:25,244]       |                        ^
[2025-10-13 21:24:25,244] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53120:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:24:25,244] 53120 | assign grp_fu_49702_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:24:25,244]       |                        ^
[2025-10-13 21:24:25,244] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53122:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:24:25,244] 53122 | assign grp_fu_49711_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:24:25,244]       |                        ^
[2025-10-13 21:24:25,244] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53124:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:24:25,244] 53124 | assign grp_fu_49720_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:24:25,244]       |                        ^
[2025-10-13 21:24:25,244] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53126:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:24:25,244] 53126 | assign grp_fu_49729_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:24:25,244]       |                        ^
[2025-10-13 21:24:25,244] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53128:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:24:25,244] 53128 | assign grp_fu_49738_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:24:25,244]       |                        ^
[2025-10-13 21:24:25,244] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53130:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:24:25,244] 53130 | assign grp_fu_49747_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:24:25,244]       |                        ^
[2025-10-13 21:24:25,244] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53132:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:24:25,244] 53132 | assign grp_fu_49756_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:24:25,244]       |                        ^
[2025-10-13 21:24:25,244] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53134:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:24:25,244] 53134 | assign grp_fu_49765_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:24:25,244]       |                        ^
[2025-10-13 21:24:25,244] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53136:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:24:25,244] 53136 | assign grp_fu_49774_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:24:25,244]       |                        ^
[2025-10-13 21:24:25,244] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53138:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:24:25,244] 53138 | assign grp_fu_49783_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:24:25,244]       |                        ^
[2025-10-13 21:24:25,244] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53140:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:24:25,244] 53140 | assign grp_fu_49792_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:24:25,244]       |                        ^
[2025-10-13 21:24:25,244] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53142:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:24:25,244] 53142 | assign grp_fu_49801_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:24:25,244]       |                        ^
[2025-10-13 21:24:25,244] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53144:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:24:25,244] 53144 | assign grp_fu_49810_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:24:25,244]       |                        ^
[2025-10-13 21:24:25,244] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53146:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:24:25,244] 53146 | assign grp_fu_49819_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:24:25,244]       |                        ^
[2025-10-13 21:24:25,244] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53148:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:24:25,244] 53148 | assign grp_fu_49828_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:24:25,244]       |                        ^
[2025-10-13 21:24:25,244] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53150:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:24:25,244] 53150 | assign grp_fu_49837_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:24:25,244]       |                        ^
[2025-10-13 21:24:25,244] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53152:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:24:25,244] 53152 | assign grp_fu_49846_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:24:25,244]       |                        ^
[2025-10-13 21:24:25,244] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53154:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:24:25,244] 53154 | assign grp_fu_49855_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:24:25,244]       |                        ^
[2025-10-13 21:24:25,244] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53156:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:24:25,244] 53156 | assign grp_fu_49864_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:24:25,244]       |                        ^
[2025-10-13 21:24:25,244] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53158:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:24:25,244] 53158 | assign grp_fu_49873_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:24:25,244]       |                        ^
[2025-10-13 21:24:25,244] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53160:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:24:25,244] 53160 | assign grp_fu_49882_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:24:25,244]       |                        ^
[2025-10-13 21:24:25,244] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53162:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:24:25,244] 53162 | assign grp_fu_49891_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:24:25,244]       |                        ^
[2025-10-13 21:24:25,244] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53164:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:24:25,244] 53164 | assign grp_fu_49900_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:24:25,244]       |                        ^
[2025-10-13 21:24:25,244] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53166:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:24:25,244] 53166 | assign grp_fu_49909_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:24:25,244]       |                        ^
[2025-10-13 21:24:25,244] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53168:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:24:25,244] 53168 | assign grp_fu_49918_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:24:25,244]       |                        ^
[2025-10-13 21:24:25,244] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53170:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:24:25,244] 53170 | assign grp_fu_49927_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:24:25,244]       |                        ^
[2025-10-13 21:24:25,244] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53172:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:24:25,244] 53172 | assign grp_fu_49936_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:24:25,244]       |                        ^
[2025-10-13 21:24:25,244] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53174:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:24:25,244] 53174 | assign grp_fu_49945_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:24:25,244]       |                        ^
[2025-10-13 21:24:25,244] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53176:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:24:25,244] 53176 | assign grp_fu_49954_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:24:25,244]       |                        ^
[2025-10-13 21:24:25,244] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53178:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:24:25,244] 53178 | assign grp_fu_49963_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:24:25,244]       |                        ^
[2025-10-13 21:24:25,244] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53180:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:24:25,244] 53180 | assign grp_fu_49972_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:24:25,244]       |                        ^
[2025-10-13 21:24:25,244] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53182:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:24:25,244] 53182 | assign grp_fu_49981_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:24:25,244]       |                        ^
[2025-10-13 21:24:25,244] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53184:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:24:25,244] 53184 | assign grp_fu_49990_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:24:25,244]       |                        ^
[2025-10-13 21:24:25,244] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53186:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:24:25,244] 53186 | assign grp_fu_49999_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:24:25,244]       |                        ^
[2025-10-13 21:24:25,245] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53188:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:24:25,245] 53188 | assign grp_fu_50008_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:24:25,245]       |                        ^
[2025-10-13 21:24:25,245] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53190:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:24:25,245] 53190 | assign grp_fu_50017_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:24:25,245]       |                        ^
[2025-10-13 21:24:25,245] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53192:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:24:25,245] 53192 | assign grp_fu_50026_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:24:25,245]       |                        ^
[2025-10-13 21:24:25,245] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53194:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:24:25,245] 53194 | assign grp_fu_50035_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:24:25,245]       |                        ^
[2025-10-13 21:24:25,245] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53196:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:24:25,245] 53196 | assign grp_fu_50044_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:24:25,245]       |                        ^
[2025-10-13 21:24:25,245] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53198:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:24:25,245] 53198 | assign grp_fu_50053_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:24:25,245]       |                        ^
[2025-10-13 21:24:25,245] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53200:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:24:25,245] 53200 | assign grp_fu_50062_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:24:25,245]       |                        ^
[2025-10-13 21:24:25,245] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53202:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:24:25,245] 53202 | assign grp_fu_50071_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:24:25,245]       |                        ^
[2025-10-13 21:24:25,245] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53204:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:24:25,245] 53204 | assign grp_fu_50080_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:24:25,245]       |                        ^
[2025-10-13 21:24:25,245] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53206:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:24:25,245] 53206 | assign grp_fu_50089_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:24:25,245]       |                        ^
[2025-10-13 21:24:25,245] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53208:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:24:25,245] 53208 | assign grp_fu_50098_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:24:25,245]       |                        ^
[2025-10-13 21:24:25,245] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53210:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:24:25,245] 53210 | assign grp_fu_50107_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:24:25,245]       |                        ^
[2025-10-13 21:24:25,245] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53212:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:24:25,245] 53212 | assign grp_fu_50116_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:24:25,245]       |                        ^
[2025-10-13 21:24:25,245] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53214:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:24:25,245] 53214 | assign grp_fu_50125_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:24:25,245]       |                        ^
[2025-10-13 21:24:25,245] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53216:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:24:25,245] 53216 | assign grp_fu_50134_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:24:25,245]       |                        ^
[2025-10-13 21:24:25,245] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53218:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:24:25,245] 53218 | assign grp_fu_50143_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:24:25,245]       |                        ^
[2025-10-13 21:24:25,245] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53220:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:24:25,245] 53220 | assign grp_fu_50152_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:24:25,245]       |                        ^
[2025-10-13 21:24:25,245] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53222:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:24:25,245] 53222 | assign grp_fu_50161_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:24:25,245]       |                        ^
[2025-10-13 21:24:25,245] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53224:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-13 21:24:25,245] 53224 | assign grp_fu_50170_p1 = zext_ln1494_fu_15702_p1;
[2025-10-13 21:24:25,245]       |                        ^
[2025-10-13 21:24:25,245] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53226:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-13 21:24:25,245] 53226 | assign grp_fu_50179_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-13 21:24:25,245]       |                        ^
[2025-10-13 21:24:25,245] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53228:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-13 21:24:25,245] 53228 | assign grp_fu_50188_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-13 21:24:25,245]       |                        ^
[2025-10-13 21:24:25,245] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53230:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-13 21:24:25,245] 53230 | assign grp_fu_50197_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-13 21:24:25,245]       |                        ^
[2025-10-13 21:24:25,245] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53232:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-13 21:24:25,245] 53232 | assign grp_fu_50206_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-13 21:24:25,245]       |                        ^
[2025-10-13 21:24:25,245] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53234:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:24:25,245] 53234 | assign grp_fu_50215_p0 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:24:25,245]       |                        ^
[2025-10-13 21:24:25,245] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53236:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:24:25,245] 53236 | assign grp_fu_50224_p0 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:24:25,245]       |                        ^
[2025-10-13 21:24:25,245] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53238:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:24:25,245] 53238 | assign grp_fu_50233_p0 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:24:25,245]       |                        ^
[2025-10-13 21:24:25,245] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53240:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:24:25,245] 53240 | assign grp_fu_50242_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:24:25,245]       |                        ^
[2025-10-13 21:24:25,245] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53242:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:24:25,245] 53242 | assign grp_fu_50251_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:24:25,245]       |                        ^
[2025-10-13 21:24:25,245] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53244:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:24:25,245] 53244 | assign grp_fu_50260_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:24:25,245]       |                        ^
[2025-10-13 21:24:25,245] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53246:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:24:25,245] 53246 | assign grp_fu_50269_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:24:25,245]       |                        ^
[2025-10-13 21:24:25,245] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53248:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:24:25,245] 53248 | assign grp_fu_50278_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:24:25,245]       |                        ^
[2025-10-13 21:24:25,245] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53250:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:24:25,245] 53250 | assign grp_fu_50287_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:24:25,245]       |                        ^
[2025-10-13 21:24:25,245] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53252:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:24:25,245] 53252 | assign grp_fu_50296_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:24:25,245]       |                        ^
[2025-10-13 21:24:25,245] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53254:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:24:25,245] 53254 | assign grp_fu_50305_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:24:25,245]       |                        ^
[2025-10-13 21:24:25,245] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53256:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:24:25,245] 53256 | assign grp_fu_50314_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:24:25,245]       |                        ^
[2025-10-13 21:24:25,245] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53258:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:24:25,245] 53258 | assign grp_fu_50323_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:24:25,245]       |                        ^
[2025-10-13 21:24:25,245] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53260:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:24:25,245] 53260 | assign grp_fu_50332_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:24:25,245]       |                        ^
[2025-10-13 21:24:25,245] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53262:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:24:25,245] 53262 | assign grp_fu_50341_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:24:25,245]       |                        ^
[2025-10-13 21:24:25,245] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53264:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:24:25,245] 53264 | assign grp_fu_50350_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:24:25,245]       |                        ^
[2025-10-13 21:24:25,245] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53266:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:24:25,245] 53266 | assign grp_fu_50359_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:24:25,245]       |                        ^
[2025-10-13 21:24:25,245] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53268:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:24:25,245] 53268 | assign grp_fu_50368_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:24:25,245]       |                        ^
[2025-10-13 21:24:25,246] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53270:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:24:25,246] 53270 | assign grp_fu_50377_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:24:25,246]       |                        ^
[2025-10-13 21:24:25,246] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53272:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:24:25,246] 53272 | assign grp_fu_50386_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:24:25,246]       |                        ^
[2025-10-13 21:24:25,246] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53274:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:24:25,246] 53274 | assign grp_fu_50395_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:24:25,246]       |                        ^
[2025-10-13 21:24:25,246] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53276:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:24:25,246] 53276 | assign grp_fu_50404_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:24:25,246]       |                        ^
[2025-10-13 21:24:25,246] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53278:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:24:25,246] 53278 | assign grp_fu_50413_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:24:25,246]       |                        ^
[2025-10-13 21:24:25,246] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53280:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:24:25,246] 53280 | assign grp_fu_50422_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:24:25,246]       |                        ^
[2025-10-13 21:24:25,246] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53282:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:24:25,246] 53282 | assign grp_fu_50431_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:24:25,246]       |                        ^
[2025-10-13 21:24:25,246] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53284:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:24:25,246] 53284 | assign grp_fu_50440_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:24:25,246]       |                        ^
[2025-10-13 21:24:25,246] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53286:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:24:25,246] 53286 | assign grp_fu_50449_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:24:25,246]       |                        ^
[2025-10-13 21:24:25,246] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53288:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:24:25,246] 53288 | assign grp_fu_50458_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:24:25,246]       |                        ^
[2025-10-13 21:24:25,246] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53290:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:24:25,246] 53290 | assign grp_fu_50467_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:24:25,246]       |                        ^
[2025-10-13 21:24:25,246] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53292:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:24:25,246] 53292 | assign grp_fu_50476_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:24:25,246]       |                        ^
[2025-10-13 21:24:25,246] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53294:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:24:25,246] 53294 | assign grp_fu_50485_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:24:25,246]       |                        ^
[2025-10-13 21:24:25,246] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53296:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:24:25,246] 53296 | assign grp_fu_50494_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:24:25,246]       |                        ^
[2025-10-13 21:24:25,246] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53298:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:24:25,246] 53298 | assign grp_fu_50503_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:24:25,246]       |                        ^
[2025-10-13 21:24:25,246] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53300:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:24:25,246] 53300 | assign grp_fu_50511_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:24:25,246]       |                        ^
[2025-10-13 21:24:25,246] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53304:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:24:25,246] 53304 | assign grp_fu_50520_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:24:25,246]       |                        ^
[2025-10-13 21:24:25,246] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53306:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:24:25,246] 53306 | assign grp_fu_50529_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:24:25,246]       |                        ^
[2025-10-13 21:24:25,246] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53308:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:24:25,246] 53308 | assign grp_fu_50538_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:24:25,246]       |                        ^
[2025-10-13 21:24:25,246] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53310:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:24:25,246] 53310 | assign grp_fu_50546_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:24:25,246]       |                        ^
[2025-10-13 21:24:25,246] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53314:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:24:25,246] 53314 | assign grp_fu_50555_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:24:25,246]       |                        ^
[2025-10-13 21:24:25,246] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53316:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:24:25,246] 53316 | assign grp_fu_50564_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:24:25,246]       |                        ^
[2025-10-13 21:24:25,246] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53318:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:24:25,246] 53318 | assign grp_fu_50573_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:24:25,246]       |                        ^
[2025-10-13 21:24:25,246] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53320:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:24:25,246] 53320 | assign grp_fu_50581_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:24:25,246]       |                        ^
[2025-10-13 21:24:25,246] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53324:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:24:25,246] 53324 | assign grp_fu_50590_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:24:25,246]       |                        ^
[2025-10-13 21:24:25,246] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53326:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:24:25,246] 53326 | assign grp_fu_50599_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:24:25,246]       |                        ^
[2025-10-13 21:24:25,246] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53328:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:24:25,246] 53328 | assign grp_fu_50608_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:24:25,246]       |                        ^
[2025-10-13 21:24:25,246] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53330:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:24:25,246] 53330 | assign grp_fu_50616_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:24:25,246]       |                        ^
[2025-10-13 21:24:25,246] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53334:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:24:25,246] 53334 | assign grp_fu_50625_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:24:25,246]       |                        ^
[2025-10-13 21:24:25,246] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53336:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:24:25,246] 53336 | assign grp_fu_50634_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:24:25,246]       |                        ^
[2025-10-13 21:24:25,246] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53338:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:24:25,246] 53338 | assign grp_fu_50643_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:24:25,246]       |                        ^
[2025-10-13 21:24:25,246] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53340:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:24:25,246] 53340 | assign grp_fu_50651_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:24:25,246]       |                        ^
[2025-10-13 21:24:25,246] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53344:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:24:25,246] 53344 | assign grp_fu_50660_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:24:25,246]       |                        ^
[2025-10-13 21:24:25,246] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53346:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:24:25,246] 53346 | assign grp_fu_50669_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:24:25,246]       |                        ^
[2025-10-13 21:24:25,246] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53348:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:24:25,246] 53348 | assign grp_fu_50678_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:24:25,246]       |                        ^
[2025-10-13 21:24:25,246] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53350:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:24:25,246] 53350 | assign grp_fu_50686_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:24:25,246]       |                        ^
[2025-10-13 21:24:25,246] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53354:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:24:25,246] 53354 | assign grp_fu_50695_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:24:25,246]       |                        ^
[2025-10-13 21:24:25,246] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53356:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:24:25,246] 53356 | assign grp_fu_50704_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:24:25,246]       |                        ^
[2025-10-13 21:24:25,246] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53358:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:24:25,246] 53358 | assign grp_fu_50713_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:24:25,246]       |                        ^
[2025-10-13 21:24:25,246] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53360:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:24:25,246] 53360 | assign grp_fu_50721_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:24:25,246]       |                        ^
[2025-10-13 21:24:25,246] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53364:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:24:25,246] 53364 | assign grp_fu_50730_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:24:25,246]       |                        ^
[2025-10-13 21:24:25,247] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53366:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:24:25,247] 53366 | assign grp_fu_50739_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:24:25,247]       |                        ^
[2025-10-13 21:24:25,247] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53368:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:24:25,247] 53368 | assign grp_fu_50748_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:24:25,247]       |                        ^
[2025-10-13 21:24:25,247] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53370:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:24:25,247] 53370 | assign grp_fu_50756_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:24:25,247]       |                        ^
[2025-10-13 21:24:25,247] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53374:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:24:25,247] 53374 | assign grp_fu_50765_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:24:25,247]       |                        ^
[2025-10-13 21:24:25,247] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53376:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:24:25,247] 53376 | assign grp_fu_50774_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:24:25,247]       |                        ^
[2025-10-13 21:24:25,247] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53378:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:24:25,247] 53378 | assign grp_fu_50783_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:24:25,247]       |                        ^
[2025-10-13 21:24:25,247] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53380:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:24:25,247] 53380 | assign grp_fu_50791_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:24:25,247]       |                        ^
[2025-10-13 21:24:25,247] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53384:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:24:25,247] 53384 | assign grp_fu_50800_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:24:25,247]       |                        ^
[2025-10-13 21:24:25,247] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53386:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:24:25,247] 53386 | assign grp_fu_50809_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:24:25,247]       |                        ^
[2025-10-13 21:24:25,247] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53388:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:24:25,247] 53388 | assign grp_fu_50818_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:24:25,247]       |                        ^
[2025-10-13 21:24:25,247] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53390:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:24:25,247] 53390 | assign grp_fu_50826_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:24:25,247]       |                        ^
[2025-10-13 21:24:25,247] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53394:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:24:25,247] 53394 | assign grp_fu_50835_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:24:25,247]       |                        ^
[2025-10-13 21:24:25,247] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53396:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:24:25,247] 53396 | assign grp_fu_50844_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:24:25,247]       |                        ^
[2025-10-13 21:24:25,247] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53398:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:24:25,247] 53398 | assign grp_fu_50853_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:24:25,247]       |                        ^
[2025-10-13 21:24:25,247] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53400:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:24:25,247] 53400 | assign grp_fu_50861_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:24:25,247]       |                        ^
[2025-10-13 21:24:25,247] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53404:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:24:25,247] 53404 | assign grp_fu_50870_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:24:25,247]       |                        ^
[2025-10-13 21:24:25,247] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53406:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:24:25,247] 53406 | assign grp_fu_50879_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:24:25,247]       |                        ^
[2025-10-13 21:24:25,247] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53408:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:24:25,247] 53408 | assign grp_fu_50888_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:24:25,247]       |                        ^
[2025-10-13 21:24:25,247] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53410:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:24:25,247] 53410 | assign grp_fu_50896_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:24:25,247]       |                        ^
[2025-10-13 21:24:25,247] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53414:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:24:25,247] 53414 | assign grp_fu_50905_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:24:25,247]       |                        ^
[2025-10-13 21:24:25,247] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53416:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:24:25,247] 53416 | assign grp_fu_50914_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:24:25,247]       |                        ^
[2025-10-13 21:24:25,247] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53418:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:24:25,247] 53418 | assign grp_fu_50923_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:24:25,247]       |                        ^
[2025-10-13 21:24:25,247] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53420:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:24:25,247] 53420 | assign grp_fu_50931_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:24:25,247]       |                        ^
[2025-10-13 21:24:25,247] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53424:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:24:25,247] 53424 | assign grp_fu_50940_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:24:25,247]       |                        ^
[2025-10-13 21:24:25,247] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53426:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:24:25,247] 53426 | assign grp_fu_50949_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:24:25,247]       |                        ^
[2025-10-13 21:24:25,247] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53428:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:24:25,247] 53428 | assign grp_fu_50958_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:24:25,247]       |                        ^
[2025-10-13 21:24:25,247] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53430:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:24:25,247] 53430 | assign grp_fu_50966_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:24:25,247]       |                        ^
[2025-10-13 21:24:25,247] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53434:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:24:25,247] 53434 | assign grp_fu_50975_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:24:25,247]       |                        ^
[2025-10-13 21:24:25,247] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53436:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:24:25,247] 53436 | assign grp_fu_50984_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:24:25,247]       |                        ^
[2025-10-13 21:24:25,247] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53438:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:24:25,247] 53438 | assign grp_fu_50993_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:24:25,247]       |                        ^
[2025-10-13 21:24:25,247] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53440:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:24:25,247] 53440 | assign grp_fu_51001_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:24:25,247]       |                        ^
[2025-10-13 21:24:25,247] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53444:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:24:25,247] 53444 | assign grp_fu_51010_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:24:25,247]       |                        ^
[2025-10-13 21:24:25,247] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53446:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:24:25,247] 53446 | assign grp_fu_51019_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:24:25,247]       |                        ^
[2025-10-13 21:24:25,247] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53448:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:24:25,247] 53448 | assign grp_fu_51028_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:24:25,247]       |                        ^
[2025-10-13 21:24:25,247] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53450:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:24:25,247] 53450 | assign grp_fu_51036_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:24:25,247]       |                        ^
[2025-10-13 21:24:25,247] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53454:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:24:25,247] 53454 | assign grp_fu_51045_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:24:25,247]       |                        ^
[2025-10-13 21:24:25,247] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53456:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:24:25,247] 53456 | assign grp_fu_51054_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:24:25,247]       |                        ^
[2025-10-13 21:24:25,247] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53458:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:24:25,247] 53458 | assign grp_fu_51063_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:24:25,248]       |                        ^
[2025-10-13 21:24:25,248] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53460:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:24:25,248] 53460 | assign grp_fu_51071_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:24:25,248]       |                        ^
[2025-10-13 21:24:25,248] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53464:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:24:25,248] 53464 | assign grp_fu_51080_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:24:25,248]       |                        ^
[2025-10-13 21:24:25,248] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53466:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:24:25,248] 53466 | assign grp_fu_51089_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:24:25,248]       |                        ^
[2025-10-13 21:24:25,248] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53468:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:24:25,248] 53468 | assign grp_fu_51098_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:24:25,248]       |                        ^
[2025-10-13 21:24:25,248] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53470:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:24:25,248] 53470 | assign grp_fu_51106_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:24:25,248]       |                        ^
[2025-10-13 21:24:25,248] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53474:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:24:25,248] 53474 | assign grp_fu_51115_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:24:25,248]       |                        ^
[2025-10-13 21:24:25,248] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53476:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:24:25,248] 53476 | assign grp_fu_51124_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:24:25,248]       |                        ^
[2025-10-13 21:24:25,248] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53478:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:24:25,248] 53478 | assign grp_fu_51133_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:24:25,248]       |                        ^
[2025-10-13 21:24:25,248] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53480:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:24:25,248] 53480 | assign grp_fu_51141_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:24:25,248]       |                        ^
[2025-10-13 21:24:25,248] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53484:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:24:25,248] 53484 | assign grp_fu_51150_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:24:25,248]       |                        ^
[2025-10-13 21:24:25,248] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53486:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:24:25,248] 53486 | assign grp_fu_51159_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:24:25,248]       |                        ^
[2025-10-13 21:24:25,248] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53488:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:24:25,248] 53488 | assign grp_fu_51168_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:24:25,248]       |                        ^
[2025-10-13 21:24:25,248] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53490:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:24:25,248] 53490 | assign grp_fu_51176_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:24:25,248]       |                        ^
[2025-10-13 21:24:25,248] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53494:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:24:25,248] 53494 | assign grp_fu_51185_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:24:25,248]       |                        ^
[2025-10-13 21:24:25,248] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53496:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:24:25,248] 53496 | assign grp_fu_51194_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:24:25,248]       |                        ^
[2025-10-13 21:24:25,248] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53498:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:24:25,248] 53498 | assign grp_fu_51203_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:24:25,248]       |                        ^
[2025-10-13 21:24:25,248] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53500:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:24:25,248] 53500 | assign grp_fu_51211_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:24:25,248]       |                        ^
[2025-10-13 21:24:25,248] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53504:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:24:25,248] 53504 | assign grp_fu_51220_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:24:25,248]       |                        ^
[2025-10-13 21:24:25,248] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53506:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:24:25,248] 53506 | assign grp_fu_51229_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:24:25,248]       |                        ^
[2025-10-13 21:24:25,248] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53508:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:24:25,248] 53508 | assign grp_fu_51238_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:24:25,248]       |                        ^
[2025-10-13 21:24:25,248] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53510:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:24:25,248] 53510 | assign grp_fu_51246_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:24:25,248]       |                        ^
[2025-10-13 21:24:25,248] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53514:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:24:25,248] 53514 | assign grp_fu_51255_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:24:25,248]       |                        ^
[2025-10-13 21:24:25,248] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53516:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:24:25,248] 53516 | assign grp_fu_51264_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:24:25,248]       |                        ^
[2025-10-13 21:24:25,248] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53518:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:24:25,248] 53518 | assign grp_fu_51273_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:24:25,248]       |                        ^
[2025-10-13 21:24:25,248] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53520:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:24:25,248] 53520 | assign grp_fu_51281_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:24:25,248]       |                        ^
[2025-10-13 21:24:25,248] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53524:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:24:25,248] 53524 | assign grp_fu_51290_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:24:25,248]       |                        ^
[2025-10-13 21:24:25,248] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53526:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:24:25,248] 53526 | assign grp_fu_51299_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:24:25,248]       |                        ^
[2025-10-13 21:24:25,248] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53528:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:24:25,248] 53528 | assign grp_fu_51308_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:24:25,248]       |                        ^
[2025-10-13 21:24:25,248] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53530:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:24:25,248] 53530 | assign grp_fu_51316_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:24:25,248]       |                        ^
[2025-10-13 21:24:25,248] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53534:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:24:25,248] 53534 | assign grp_fu_51325_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:24:25,248]       |                        ^
[2025-10-13 21:24:25,248] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53536:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:24:25,248] 53536 | assign grp_fu_51334_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:24:25,248]       |                        ^
[2025-10-13 21:24:25,248] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53538:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:24:25,248] 53538 | assign grp_fu_51343_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:24:25,248]       |                        ^
[2025-10-13 21:24:25,248] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53540:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:24:25,248] 53540 | assign grp_fu_51351_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:24:25,248]       |                        ^
[2025-10-13 21:24:25,248] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53544:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:24:25,248] 53544 | assign grp_fu_51360_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:24:25,248]       |                        ^
[2025-10-13 21:24:25,248] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53546:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:24:25,248] 53546 | assign grp_fu_51369_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:24:25,248]       |                        ^
[2025-10-13 21:24:25,248] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53548:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:24:25,248] 53548 | assign grp_fu_51378_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:24:25,248]       |                        ^
[2025-10-13 21:24:25,248] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53550:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:24:25,248] 53550 | assign grp_fu_51386_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:24:25,248]       |                        ^
[2025-10-13 21:24:25,248] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53554:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:24:25,248] 53554 | assign grp_fu_51395_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:24:25,248]       |                        ^
[2025-10-13 21:24:25,248] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53556:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:24:25,248] 53556 | assign grp_fu_51404_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:24:25,248]       |                        ^
[2025-10-13 21:24:25,248] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53558:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:24:25,249] 53558 | assign grp_fu_51413_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:24:25,249]       |                        ^
[2025-10-13 21:24:25,249] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53560:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:24:25,249] 53560 | assign grp_fu_51421_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:24:25,249]       |                        ^
[2025-10-13 21:24:25,249] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53564:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:24:25,249] 53564 | assign grp_fu_51430_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:24:25,249]       |                        ^
[2025-10-13 21:24:25,249] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53566:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:24:25,249] 53566 | assign grp_fu_51439_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:24:25,249]       |                        ^
[2025-10-13 21:24:25,249] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53568:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:24:25,249] 53568 | assign grp_fu_51448_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:24:25,249]       |                        ^
[2025-10-13 21:24:25,249] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53570:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:24:25,249] 53570 | assign grp_fu_51456_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:24:25,249]       |                        ^
[2025-10-13 21:24:25,249] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53574:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:24:25,249] 53574 | assign grp_fu_51465_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:24:25,249]       |                        ^
[2025-10-13 21:24:25,249] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53576:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:24:25,249] 53576 | assign grp_fu_51474_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:24:25,249]       |                        ^
[2025-10-13 21:24:25,249] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53578:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:24:25,249] 53578 | assign grp_fu_51483_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:24:25,249]       |                        ^
[2025-10-13 21:24:25,249] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53580:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:24:25,249] 53580 | assign grp_fu_51491_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:24:25,249]       |                        ^
[2025-10-13 21:24:25,249] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53584:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:24:25,249] 53584 | assign grp_fu_51500_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:24:25,249]       |                        ^
[2025-10-13 21:24:25,249] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53586:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:24:25,249] 53586 | assign grp_fu_51509_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:24:25,249]       |                        ^
[2025-10-13 21:24:25,249] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53588:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:24:25,249] 53588 | assign grp_fu_51518_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:24:25,249]       |                        ^
[2025-10-13 21:24:25,249] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53590:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:24:25,249] 53590 | assign grp_fu_51526_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:24:25,249]       |                        ^
[2025-10-13 21:24:25,249] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53594:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:24:25,249] 53594 | assign grp_fu_51535_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:24:25,249]       |                        ^
[2025-10-13 21:24:25,249] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53596:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:24:25,249] 53596 | assign grp_fu_51544_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:24:25,249]       |                        ^
[2025-10-13 21:24:25,249] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53598:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:24:25,249] 53598 | assign grp_fu_51553_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:24:25,249]       |                        ^
[2025-10-13 21:24:25,249] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53600:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:24:25,249] 53600 | assign grp_fu_51561_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:24:25,249]       |                        ^
[2025-10-13 21:24:25,249] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53604:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:24:25,249] 53604 | assign grp_fu_51570_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:24:25,249]       |                        ^
[2025-10-13 21:24:25,249] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53606:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:24:25,249] 53606 | assign grp_fu_51579_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:24:25,249]       |                        ^
[2025-10-13 21:24:25,249] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53608:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:24:25,249] 53608 | assign grp_fu_51588_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:24:25,249]       |                        ^
[2025-10-13 21:24:25,249] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53610:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:24:25,249] 53610 | assign grp_fu_51596_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:24:25,249]       |                        ^
[2025-10-13 21:24:25,249] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53614:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:24:25,249] 53614 | assign grp_fu_51605_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:24:25,249]       |                        ^
[2025-10-13 21:24:25,249] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53616:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:24:25,249] 53616 | assign grp_fu_51614_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:24:25,249]       |                        ^
[2025-10-13 21:24:25,249] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53618:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:24:25,249] 53618 | assign grp_fu_51623_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:24:25,249]       |                        ^
[2025-10-13 21:24:25,249] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53620:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:24:25,249] 53620 | assign grp_fu_51631_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:24:25,249]       |                        ^
[2025-10-13 21:24:25,249] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53624:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:24:25,249] 53624 | assign grp_fu_51640_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:24:25,249]       |                        ^
[2025-10-13 21:24:25,249] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53626:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:24:25,249] 53626 | assign grp_fu_51649_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:24:25,249]       |                        ^
[2025-10-13 21:24:25,249] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53628:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:24:25,249] 53628 | assign grp_fu_51658_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:24:25,249]       |                        ^
[2025-10-13 21:24:25,249] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53630:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:24:25,249] 53630 | assign grp_fu_51666_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:24:25,249]       |                        ^
[2025-10-13 21:24:25,249] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53634:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:24:25,249] 53634 | assign grp_fu_51675_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:24:25,249]       |                        ^
[2025-10-13 21:24:25,249] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53636:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:24:25,249] 53636 | assign grp_fu_51684_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:24:25,249]       |                        ^
[2025-10-13 21:24:25,249] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53638:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:24:25,249] 53638 | assign grp_fu_51693_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:24:25,249]       |                        ^
[2025-10-13 21:24:25,249] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53640:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:24:25,249] 53640 | assign grp_fu_51701_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:24:25,249]       |                        ^
[2025-10-13 21:24:25,249] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53644:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:24:25,249] 53644 | assign grp_fu_51710_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:24:25,249]       |                        ^
[2025-10-13 21:24:25,249] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53646:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:24:25,249] 53646 | assign grp_fu_51719_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:24:25,249]       |                        ^
[2025-10-13 21:24:25,249] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53648:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:24:25,249] 53648 | assign grp_fu_51728_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:24:25,249]       |                        ^
[2025-10-13 21:24:25,249] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53650:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:24:25,249] 53650 | assign grp_fu_51736_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:24:25,249]       |                        ^
[2025-10-13 21:24:25,249] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53654:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:24:25,249] 53654 | assign grp_fu_51745_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:24:25,249]       |                        ^
[2025-10-13 21:24:25,249] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53656:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:24:25,249] 53656 | assign grp_fu_51754_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:24:25,249]       |                        ^
[2025-10-13 21:24:25,249] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53658:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:24:25,250] 53658 | assign grp_fu_51763_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:24:25,250]       |                        ^
[2025-10-13 21:24:25,250] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53660:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:24:25,250] 53660 | assign grp_fu_51771_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:24:25,250]       |                        ^
[2025-10-13 21:24:25,250] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53664:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:24:25,250] 53664 | assign grp_fu_51780_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:24:25,250]       |                        ^
[2025-10-13 21:24:25,250] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53666:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:24:25,250] 53666 | assign grp_fu_51789_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:24:25,250]       |                        ^
[2025-10-13 21:24:25,250] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53668:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:24:25,250] 53668 | assign grp_fu_51798_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:24:25,250]       |                        ^
[2025-10-13 21:24:25,250] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53670:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:24:25,250] 53670 | assign grp_fu_51806_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:24:25,250]       |                        ^
[2025-10-13 21:24:25,250] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53674:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:24:25,250] 53674 | assign grp_fu_51815_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:24:25,250]       |                        ^
[2025-10-13 21:24:25,250] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53676:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:24:25,250] 53676 | assign grp_fu_51824_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:24:25,250]       |                        ^
[2025-10-13 21:24:25,250] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53678:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:24:25,250] 53678 | assign grp_fu_51833_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:24:25,250]       |                        ^
[2025-10-13 21:24:25,250] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53680:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:24:25,250] 53680 | assign grp_fu_51841_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:24:25,250]       |                        ^
[2025-10-13 21:24:25,250] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53684:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:24:25,250] 53684 | assign grp_fu_51850_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:24:25,250]       |                        ^
[2025-10-13 21:24:25,250] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53686:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:24:25,250] 53686 | assign grp_fu_51859_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:24:25,250]       |                        ^
[2025-10-13 21:24:25,250] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53688:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:24:25,250] 53688 | assign grp_fu_51868_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:24:25,250]       |                        ^
[2025-10-13 21:24:25,250] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53690:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:24:25,250] 53690 | assign grp_fu_51876_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:24:25,250]       |                        ^
[2025-10-13 21:24:25,250] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53694:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:24:25,250] 53694 | assign grp_fu_51885_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:24:25,250]       |                        ^
[2025-10-13 21:24:25,250] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53696:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:24:25,250] 53696 | assign grp_fu_51894_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:24:25,250]       |                        ^
[2025-10-13 21:24:25,250] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53698:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:24:25,250] 53698 | assign grp_fu_51903_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:24:25,250]       |                        ^
[2025-10-13 21:24:25,250] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53700:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:24:25,250] 53700 | assign grp_fu_51911_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:24:25,250]       |                        ^
[2025-10-13 21:24:25,250] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53704:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:24:25,250] 53704 | assign grp_fu_51920_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:24:25,250]       |                        ^
[2025-10-13 21:24:25,250] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53706:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:24:25,250] 53706 | assign grp_fu_51929_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:24:25,250]       |                        ^
[2025-10-13 21:24:25,250] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53708:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:24:25,250] 53708 | assign grp_fu_51938_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:24:25,250]       |                        ^
[2025-10-13 21:24:25,250] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53710:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:24:25,250] 53710 | assign grp_fu_51946_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:24:25,250]       |                        ^
[2025-10-13 21:24:25,250] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53714:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:24:25,250] 53714 | assign grp_fu_51955_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:24:25,250]       |                        ^
[2025-10-13 21:24:25,250] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53716:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:24:25,250] 53716 | assign grp_fu_51964_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:24:25,250]       |                        ^
[2025-10-13 21:24:25,250] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53718:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:24:25,250] 53718 | assign grp_fu_51973_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:24:25,250]       |                        ^
[2025-10-13 21:24:25,250] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53720:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:24:25,250] 53720 | assign grp_fu_51981_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:24:25,250]       |                        ^
[2025-10-13 21:24:25,250] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53724:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:24:25,250] 53724 | assign grp_fu_51990_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:24:25,250]       |                        ^
[2025-10-13 21:24:25,250] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53726:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:24:25,250] 53726 | assign grp_fu_51999_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:24:25,250]       |                        ^
[2025-10-13 21:24:25,250] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53728:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:24:25,250] 53728 | assign grp_fu_52008_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:24:25,250]       |                        ^
[2025-10-13 21:24:25,250] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53730:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:24:25,250] 53730 | assign grp_fu_52016_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:24:25,250]       |                        ^
[2025-10-13 21:24:25,250] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53734:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:24:25,250] 53734 | assign grp_fu_52025_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:24:25,250]       |                        ^
[2025-10-13 21:24:25,250] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53736:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:24:25,250] 53736 | assign grp_fu_52034_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:24:25,250]       |                        ^
[2025-10-13 21:24:25,250] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53738:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:24:25,250] 53738 | assign grp_fu_52043_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:24:25,250]       |                        ^
[2025-10-13 21:24:25,250] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53740:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:24:25,250] 53740 | assign grp_fu_52051_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:24:25,250]       |                        ^
[2025-10-13 21:24:25,250] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53744:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:24:25,250] 53744 | assign grp_fu_52060_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:24:25,250]       |                        ^
[2025-10-13 21:24:25,250] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53746:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:24:25,250] 53746 | assign grp_fu_52069_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:24:25,250]       |                        ^
[2025-10-13 21:24:25,250] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53748:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:24:25,250] 53748 | assign grp_fu_52078_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:24:25,250]       |                        ^
[2025-10-13 21:24:25,250] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53750:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:24:25,250] 53750 | assign grp_fu_52086_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:24:25,250]       |                        ^
[2025-10-13 21:24:25,250] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53754:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:24:25,250] 53754 | assign grp_fu_52095_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:24:25,250]       |                        ^
[2025-10-13 21:24:25,250] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53756:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:24:25,250] 53756 | assign grp_fu_52104_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:24:25,250]       |                        ^
[2025-10-13 21:24:25,250] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53758:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:24:25,250] 53758 | assign grp_fu_52113_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:24:25,251]       |                        ^
[2025-10-13 21:24:25,251] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53760:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:24:25,251] 53760 | assign grp_fu_52121_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:24:25,251]       |                        ^
[2025-10-13 21:24:25,251] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53764:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:24:25,251] 53764 | assign grp_fu_52130_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:24:25,251]       |                        ^
[2025-10-13 21:24:25,251] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53766:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:24:25,251] 53766 | assign grp_fu_52139_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:24:25,251]       |                        ^
[2025-10-13 21:24:25,251] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53768:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:24:25,251] 53768 | assign grp_fu_52148_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:24:25,251]       |                        ^
[2025-10-13 21:24:25,251] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53770:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:24:25,251] 53770 | assign grp_fu_52156_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:24:25,251]       |                        ^
[2025-10-13 21:24:25,251] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53774:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:24:25,251] 53774 | assign grp_fu_52165_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:24:25,251]       |                        ^
[2025-10-13 21:24:25,251] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53776:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:24:25,251] 53776 | assign grp_fu_52174_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:24:25,251]       |                        ^
[2025-10-13 21:24:25,251] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53778:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:24:25,251] 53778 | assign grp_fu_52183_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:24:25,251]       |                        ^
[2025-10-13 21:24:25,251] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53780:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:24:25,251] 53780 | assign grp_fu_52191_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:24:25,251]       |                        ^
[2025-10-13 21:24:25,251] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53784:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:24:25,251] 53784 | assign grp_fu_52200_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:24:25,251]       |                        ^
[2025-10-13 21:24:25,251] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53786:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:24:25,251] 53786 | assign grp_fu_52209_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:24:25,251]       |                        ^
[2025-10-13 21:24:25,251] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53788:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:24:25,251] 53788 | assign grp_fu_52218_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:24:25,251]       |                        ^
[2025-10-13 21:24:25,251] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53790:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:24:25,251] 53790 | assign grp_fu_52226_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:24:25,251]       |                        ^
[2025-10-13 21:24:25,251] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53794:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:24:25,251] 53794 | assign grp_fu_52235_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:24:25,251]       |                        ^
[2025-10-13 21:24:25,251] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53796:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:24:25,251] 53796 | assign grp_fu_52244_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:24:25,251]       |                        ^
[2025-10-13 21:24:25,251] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53798:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:24:25,251] 53798 | assign grp_fu_52253_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:24:25,251]       |                        ^
[2025-10-13 21:24:25,251] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53800:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:24:25,251] 53800 | assign grp_fu_52261_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:24:25,251]       |                        ^
[2025-10-13 21:24:25,251] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53804:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:24:25,251] 53804 | assign grp_fu_52270_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:24:25,251]       |                        ^
[2025-10-13 21:24:25,251] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53806:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:24:25,251] 53806 | assign grp_fu_52279_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:24:25,251]       |                        ^
[2025-10-13 21:24:25,251] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53808:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:24:25,251] 53808 | assign grp_fu_52288_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:24:25,251]       |                        ^
[2025-10-13 21:24:25,251] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53810:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:24:25,251] 53810 | assign grp_fu_52296_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:24:25,251]       |                        ^
[2025-10-13 21:24:25,251] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53814:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:24:25,251] 53814 | assign grp_fu_52305_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:24:25,251]       |                        ^
[2025-10-13 21:24:25,251] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53816:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:24:25,251] 53816 | assign grp_fu_52314_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:24:25,251]       |                        ^
[2025-10-13 21:24:25,251] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53818:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:24:25,251] 53818 | assign grp_fu_52323_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:24:25,251]       |                        ^
[2025-10-13 21:24:25,251] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53820:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:24:25,251] 53820 | assign grp_fu_52331_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:24:25,251]       |                        ^
[2025-10-13 21:24:25,251] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53824:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-13 21:24:25,251] 53824 | assign grp_fu_52340_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-13 21:24:25,251]       |                        ^
[2025-10-13 21:24:25,251] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53826:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-13 21:24:25,251] 53826 | assign grp_fu_52349_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-13 21:24:25,251]       |                        ^
[2025-10-13 21:24:25,251] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53828:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-13 21:24:25,251] 53828 | assign grp_fu_52358_p1 = zext_ln1494_12_reg_58275;
[2025-10-13 21:24:25,251]       |                        ^
[2025-10-13 21:24:25,251] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:53830:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-13 21:24:25,251] 53830 | assign grp_fu_52366_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-13 21:24:25,251]       |                        ^
[2025-10-13 21:24:25,251] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:55898:31: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:24:25,251] 55898 | assign ret_V_1001_fu_21674_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:24:25,251]       |                               ^
[2025-10-13 21:24:25,251] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:55900:31: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:24:25,251] 55900 | assign ret_V_1003_fu_21687_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:24:25,251]       |                               ^
[2025-10-13 21:24:25,251] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:55902:31: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:24:25,251] 55902 | assign ret_V_1006_fu_25518_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:24:25,251]       |                               ^
[2025-10-13 21:24:25,251] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:55904:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:24:25,251] 55904 | assign ret_V_100_fu_22629_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:24:25,251]       |                              ^
[2025-10-13 21:24:25,251] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:55906:31: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:24:25,251] 55906 | assign ret_V_1010_fu_21700_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:24:25,251]       |                               ^
[2025-10-13 21:24:25,251] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:55908:31: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:24:25,251] 55908 | assign ret_V_1012_fu_25557_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:24:25,251]       |                               ^
[2025-10-13 21:24:25,251] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:55910:31: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:24:25,251] 55910 | assign ret_V_1013_fu_21713_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:24:25,251]       |                               ^
[2025-10-13 21:24:25,251] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:55912:31: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:24:25,251] 55912 | assign ret_V_1015_fu_21726_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:24:25,251]       |                               ^
[2025-10-13 21:24:25,252] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:55914:31: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:24:25,252] 55914 | assign ret_V_1017_fu_21739_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:24:25,252]       |                               ^
[2025-10-13 21:24:25,252] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:55916:31: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:24:25,252] 55916 | assign ret_V_1019_fu_21752_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:24:25,252]       |                               ^
[2025-10-13 21:24:25,252] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:55918:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:24:25,252] 55918 | assign ret_V_101_fu_17956_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:24:25,252]       |                              ^
[2025-10-13 21:24:25,252] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:55920:31: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:24:25,252] 55920 | assign ret_V_1022_fu_25570_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:24:25,252]       |                               ^
[2025-10-13 21:24:25,252] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:55922:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:24:25,252] 55922 | assign ret_V_103_fu_17969_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:24:25,252]       |                              ^
[2025-10-13 21:24:25,252] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:55924:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:24:25,252] 55924 | assign ret_V_105_fu_17982_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:24:25,252]       |                              ^
[2025-10-13 21:24:25,252] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:55926:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:24:25,252] 55926 | assign ret_V_107_fu_17995_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:24:25,252]       |                              ^
[2025-10-13 21:24:25,252] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:55928:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_fu_17537_p1' generates 8 bits.
[2025-10-13 21:24:25,252] 55928 | assign ret_V_110_fu_18008_p1 = zext_ln1494_14_fu_17537_p1;
[2025-10-13 21:24:25,252]       |                              ^
[2025-10-13 21:24:25,252] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:55930:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:24:25,252] 55930 | assign ret_V_114_fu_18021_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:24:25,252]       |                              ^
[2025-10-13 21:24:25,252] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:55932:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:24:25,252] 55932 | assign ret_V_116_fu_22672_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:24:25,252]       |                              ^
[2025-10-13 21:24:25,252] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:55934:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:24:25,252] 55934 | assign ret_V_117_fu_18034_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:24:25,252]       |                              ^
[2025-10-13 21:24:25,252] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:55936:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:24:25,252] 55936 | assign ret_V_119_fu_18047_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:24:25,252]       |                              ^
[2025-10-13 21:24:25,252] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:55938:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:24:25,252] 55938 | assign ret_V_11_fu_17524_p0 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:24:25,252]       |                             ^
[2025-10-13 21:24:25,252] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:55940:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:24:25,252] 55940 | assign ret_V_121_fu_18060_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:24:25,252]       |                              ^
[2025-10-13 21:24:25,252] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:55942:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:24:25,252] 55942 | assign ret_V_123_fu_18073_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:24:25,252]       |                              ^
[2025-10-13 21:24:25,252] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:55944:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_fu_17537_p1' generates 8 bits.
[2025-10-13 21:24:25,252] 55944 | assign ret_V_126_fu_18086_p1 = zext_ln1494_14_fu_17537_p1;
[2025-10-13 21:24:25,252]       |                              ^
[2025-10-13 21:24:25,252] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:55946:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:24:25,252] 55946 | assign ret_V_130_fu_18099_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:24:25,252]       |                              ^
[2025-10-13 21:24:25,252] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:55948:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:24:25,252] 55948 | assign ret_V_132_fu_22715_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:24:25,252]       |                              ^
[2025-10-13 21:24:25,252] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:55950:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:24:25,252] 55950 | assign ret_V_133_fu_18112_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:24:25,252]       |                              ^
[2025-10-13 21:24:25,252] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:55952:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:24:25,252] 55952 | assign ret_V_135_fu_18125_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:24:25,252]       |                              ^
[2025-10-13 21:24:25,252] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:55954:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:24:25,252] 55954 | assign ret_V_137_fu_18138_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:24:25,252]       |                              ^
[2025-10-13 21:24:25,252] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:55956:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:24:25,252] 55956 | assign ret_V_139_fu_18151_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:24:25,252]       |                              ^
[2025-10-13 21:24:25,252] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:55958:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_fu_17537_p1' generates 8 bits.
[2025-10-13 21:24:25,252] 55958 | assign ret_V_142_fu_18164_p1 = zext_ln1494_14_fu_17537_p1;
[2025-10-13 21:24:25,252]       |                              ^
[2025-10-13 21:24:25,252] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:55960:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:24:25,252] 55960 | assign ret_V_146_fu_18177_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:24:25,252]       |                              ^
[2025-10-13 21:24:25,252] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:55962:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:24:25,252] 55962 | assign ret_V_148_fu_22758_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:24:25,252]       |                              ^
[2025-10-13 21:24:25,252] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:55964:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:24:25,252] 55964 | assign ret_V_149_fu_18190_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:24:25,252]       |                              ^
[2025-10-13 21:24:25,252] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:55966:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_fu_17537_p1' generates 8 bits.
[2025-10-13 21:24:25,252] 55966 | assign ret_V_14_fu_17540_p0 = zext_ln1494_14_fu_17537_p1;
[2025-10-13 21:24:25,252]       |                             ^
[2025-10-13 21:24:25,252] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:55968:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:24:25,252] 55968 | assign ret_V_151_fu_18203_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:24:25,252]       |                              ^
[2025-10-13 21:24:25,252] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:55970:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:24:25,252] 55970 | assign ret_V_153_fu_18216_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:24:25,252]       |                              ^
[2025-10-13 21:24:25,252] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:55972:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:24:25,252] 55972 | assign ret_V_155_fu_18229_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:24:25,252]       |                              ^
[2025-10-13 21:24:25,252] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:55974:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_fu_17537_p1' generates 8 bits.
[2025-10-13 21:24:25,252] 55974 | assign ret_V_158_fu_18242_p1 = zext_ln1494_14_fu_17537_p1;
[2025-10-13 21:24:25,252]       |                              ^
[2025-10-13 21:24:25,252] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:55976:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:24:25,252] 55976 | assign ret_V_162_fu_18255_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:24:25,252]       |                              ^
[2025-10-13 21:24:25,252] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:55978:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:24:25,252] 55978 | assign ret_V_164_fu_22801_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:24:25,252]       |                              ^
[2025-10-13 21:24:25,252] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:55980:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:24:25,252] 55980 | assign ret_V_165_fu_18268_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:24:25,252]       |                              ^
[2025-10-13 21:24:25,252] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:55982:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:24:25,252] 55982 | assign ret_V_167_fu_18281_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:24:25,252]       |                              ^
[2025-10-13 21:24:25,252] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:55984:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:24:25,252] 55984 | assign ret_V_169_fu_18294_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:24:25,252]       |                              ^
[2025-10-13 21:24:25,252] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:55986:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:24:25,252] 55986 | assign ret_V_171_fu_18307_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:24:25,252]       |                              ^
[2025-10-13 21:24:25,252] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:55988:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:24:25,252] 55988 | assign ret_V_174_fu_22814_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:24:25,252]       |                              ^
[2025-10-13 21:24:25,252] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:55990:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:24:25,252] 55990 | assign ret_V_178_fu_18320_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:24:25,252]       |                              ^
[2025-10-13 21:24:25,252] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:55992:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:24:25,252] 55992 | assign ret_V_180_fu_22853_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:24:25,252]       |                              ^
[2025-10-13 21:24:25,252] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:55994:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:24:25,252] 55994 | assign ret_V_181_fu_18333_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:24:25,252]       |                              ^
[2025-10-13 21:24:25,252] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:55996:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:24:25,252] 55996 | assign ret_V_183_fu_18346_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:24:25,252]       |                              ^
[2025-10-13 21:24:25,252] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:55998:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:24:25,252] 55998 | assign ret_V_185_fu_18359_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:24:25,252]       |                              ^
[2025-10-13 21:24:25,252] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56000:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:24:25,252] 56000 | assign ret_V_187_fu_18372_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:24:25,252]       |                              ^
[2025-10-13 21:24:25,252] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56002:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:24:25,253] 56002 | assign ret_V_18_fu_17553_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:24:25,253]       |                             ^
[2025-10-13 21:24:25,253] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56004:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:24:25,253] 56004 | assign ret_V_190_fu_22866_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:24:25,253]       |                              ^
[2025-10-13 21:24:25,253] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56006:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:24:25,253] 56006 | assign ret_V_194_fu_18385_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:24:25,253]       |                              ^
[2025-10-13 21:24:25,253] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56008:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:24:25,253] 56008 | assign ret_V_196_fu_22905_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:24:25,253]       |                              ^
[2025-10-13 21:24:25,253] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56010:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:24:25,253] 56010 | assign ret_V_197_fu_18398_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:24:25,253]       |                              ^
[2025-10-13 21:24:25,253] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56012:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:24:25,253] 56012 | assign ret_V_199_fu_18411_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:24:25,253]       |                              ^
[2025-10-13 21:24:25,253] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56014:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:24:25,253] 56014 | assign ret_V_201_fu_18424_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:24:25,253]       |                              ^
[2025-10-13 21:24:25,253] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56016:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:24:25,253] 56016 | assign ret_V_203_fu_18437_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:24:25,253]       |                              ^
[2025-10-13 21:24:25,253] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56018:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:24:25,253] 56018 | assign ret_V_206_fu_22918_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:24:25,253]       |                              ^
[2025-10-13 21:24:25,253] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56020:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:24:25,253] 56020 | assign ret_V_20_fu_22414_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:24:25,253]       |                             ^
[2025-10-13 21:24:25,253] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56022:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:24:25,253] 56022 | assign ret_V_210_fu_18450_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:24:25,253]       |                              ^
[2025-10-13 21:24:25,253] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56024:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:24:25,253] 56024 | assign ret_V_212_fu_22957_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:24:25,253]       |                              ^
[2025-10-13 21:24:25,253] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56026:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:24:25,253] 56026 | assign ret_V_213_fu_18463_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:24:25,253]       |                              ^
[2025-10-13 21:24:25,253] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56028:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:24:25,253] 56028 | assign ret_V_215_fu_18476_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:24:25,253]       |                              ^
[2025-10-13 21:24:25,253] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56030:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:24:25,253] 56030 | assign ret_V_217_fu_18489_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:24:25,253]       |                              ^
[2025-10-13 21:24:25,253] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56032:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:24:25,253] 56032 | assign ret_V_219_fu_18502_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:24:25,253]       |                              ^
[2025-10-13 21:24:25,253] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56034:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:24:25,253] 56034 | assign ret_V_21_fu_17566_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:24:25,253]       |                             ^
[2025-10-13 21:24:25,253] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56036:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:24:25,253] 56036 | assign ret_V_222_fu_22970_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:24:25,253]       |                              ^
[2025-10-13 21:24:25,253] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56038:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:24:25,253] 56038 | assign ret_V_226_fu_18515_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:24:25,253]       |                              ^
[2025-10-13 21:24:25,253] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56040:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:24:25,253] 56040 | assign ret_V_228_fu_23009_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:24:25,253]       |                              ^
[2025-10-13 21:24:25,253] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56042:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:24:25,253] 56042 | assign ret_V_229_fu_18528_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:24:25,253]       |                              ^
[2025-10-13 21:24:25,253] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56044:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:24:25,253] 56044 | assign ret_V_231_fu_18541_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:24:25,253]       |                              ^
[2025-10-13 21:24:25,253] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56046:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:24:25,253] 56046 | assign ret_V_233_fu_18554_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:24:25,253]       |                              ^
[2025-10-13 21:24:25,253] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56048:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:24:25,253] 56048 | assign ret_V_235_fu_18567_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:24:25,253]       |                              ^
[2025-10-13 21:24:25,253] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56050:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:24:25,253] 56050 | assign ret_V_238_fu_23022_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:24:25,253]       |                              ^
[2025-10-13 21:24:25,253] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56052:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:24:25,253] 56052 | assign ret_V_23_fu_17579_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:24:25,253]       |                             ^
[2025-10-13 21:24:25,253] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56054:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:24:25,253] 56054 | assign ret_V_242_fu_18580_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:24:25,253]       |                              ^
[2025-10-13 21:24:25,253] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56056:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:24:25,253] 56056 | assign ret_V_244_fu_23061_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:24:25,253]       |                              ^
[2025-10-13 21:24:25,253] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56058:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:24:25,253] 56058 | assign ret_V_245_fu_18593_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:24:25,253]       |                              ^
[2025-10-13 21:24:25,253] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56060:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:24:25,253] 56060 | assign ret_V_247_fu_18606_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:24:25,253]       |                              ^
[2025-10-13 21:24:25,253] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56062:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:24:25,253] 56062 | assign ret_V_249_fu_18619_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:24:25,253]       |                              ^
[2025-10-13 21:24:25,253] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56064:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:24:25,253] 56064 | assign ret_V_251_fu_18632_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:24:25,253]       |                              ^
[2025-10-13 21:24:25,253] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56066:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:24:25,253] 56066 | assign ret_V_254_fu_23074_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:24:25,253]       |                              ^
[2025-10-13 21:24:25,253] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56068:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:24:25,253] 56068 | assign ret_V_258_fu_18645_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:24:25,253]       |                              ^
[2025-10-13 21:24:25,253] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56070:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:24:25,253] 56070 | assign ret_V_25_fu_17592_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:24:25,253]       |                             ^
[2025-10-13 21:24:25,253] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56072:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:24:25,253] 56072 | assign ret_V_260_fu_23113_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:24:25,253]       |                              ^
[2025-10-13 21:24:25,253] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56074:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:24:25,253] 56074 | assign ret_V_261_fu_18658_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:24:25,253]       |                              ^
[2025-10-13 21:24:25,254] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56076:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:24:25,254] 56076 | assign ret_V_263_fu_18671_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:24:25,254]       |                              ^
[2025-10-13 21:24:25,254] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56078:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:24:25,254] 56078 | assign ret_V_265_fu_18684_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:24:25,254]       |                              ^
[2025-10-13 21:24:25,254] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56080:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:24:25,254] 56080 | assign ret_V_267_fu_18697_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:24:25,254]       |                              ^
[2025-10-13 21:24:25,254] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56082:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:24:25,254] 56082 | assign ret_V_270_fu_23126_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:24:25,254]       |                              ^
[2025-10-13 21:24:25,254] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56084:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:24:25,254] 56084 | assign ret_V_274_fu_18710_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:24:25,254]       |                              ^
[2025-10-13 21:24:25,254] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56086:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:24:25,254] 56086 | assign ret_V_276_fu_23165_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:24:25,254]       |                              ^
[2025-10-13 21:24:25,254] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56088:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:24:25,254] 56088 | assign ret_V_277_fu_18723_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:24:25,254]       |                              ^
[2025-10-13 21:24:25,254] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56090:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:24:25,254] 56090 | assign ret_V_279_fu_18736_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:24:25,254]       |                              ^
[2025-10-13 21:24:25,254] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56092:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:24:25,254] 56092 | assign ret_V_27_fu_17605_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:24:25,254]       |                             ^
[2025-10-13 21:24:25,254] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56094:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:24:25,254] 56094 | assign ret_V_281_fu_18749_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:24:25,254]       |                              ^
[2025-10-13 21:24:25,254] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56096:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:24:25,254] 56096 | assign ret_V_283_fu_18762_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:24:25,254]       |                              ^
[2025-10-13 21:24:25,254] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56098:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:24:25,254] 56098 | assign ret_V_286_fu_23178_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:24:25,254]       |                              ^
[2025-10-13 21:24:25,254] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56100:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:24:25,254] 56100 | assign ret_V_290_fu_18775_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:24:25,254]       |                              ^
[2025-10-13 21:24:25,254] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56102:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:24:25,254] 56102 | assign ret_V_292_fu_23217_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:24:25,254]       |                              ^
[2025-10-13 21:24:25,254] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56104:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:24:25,254] 56104 | assign ret_V_293_fu_18788_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:24:25,254]       |                              ^
[2025-10-13 21:24:25,254] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56106:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:24:25,254] 56106 | assign ret_V_295_fu_18801_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:24:25,254]       |                              ^
[2025-10-13 21:24:25,254] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56108:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:24:25,254] 56108 | assign ret_V_297_fu_18814_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:24:25,254]       |                              ^
[2025-10-13 21:24:25,254] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56110:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:24:25,254] 56110 | assign ret_V_299_fu_18827_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:24:25,254]       |                              ^
[2025-10-13 21:24:25,254] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56112:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:24:25,254] 56112 | assign ret_V_2_fu_17460_p0 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:24:25,254]       |                            ^
[2025-10-13 21:24:25,254] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56114:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:24:25,254] 56114 | assign ret_V_302_fu_23230_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:24:25,254]       |                              ^
[2025-10-13 21:24:25,254] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56116:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:24:25,254] 56116 | assign ret_V_306_fu_18840_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:24:25,254]       |                              ^
[2025-10-13 21:24:25,254] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56118:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:24:25,254] 56118 | assign ret_V_308_fu_23269_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:24:25,254]       |                              ^
[2025-10-13 21:24:25,254] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56120:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:24:25,254] 56120 | assign ret_V_309_fu_18853_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:24:25,254]       |                              ^
[2025-10-13 21:24:25,254] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56122:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_fu_17537_p1' generates 8 bits.
[2025-10-13 21:24:25,254] 56122 | assign ret_V_30_fu_17618_p1 = zext_ln1494_14_fu_17537_p1;
[2025-10-13 21:24:25,254]       |                             ^
[2025-10-13 21:24:25,254] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56124:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:24:25,254] 56124 | assign ret_V_311_fu_18866_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:24:25,254]       |                              ^
[2025-10-13 21:24:25,254] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56126:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:24:25,254] 56126 | assign ret_V_313_fu_18879_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:24:25,254]       |                              ^
[2025-10-13 21:24:25,254] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56128:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:24:25,254] 56128 | assign ret_V_315_fu_18892_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:24:25,254]       |                              ^
[2025-10-13 21:24:25,254] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56130:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:24:25,254] 56130 | assign ret_V_318_fu_23282_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:24:25,254]       |                              ^
[2025-10-13 21:24:25,254] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56132:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:24:25,254] 56132 | assign ret_V_322_fu_18905_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:24:25,254]       |                              ^
[2025-10-13 21:24:25,254] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56134:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:24:25,254] 56134 | assign ret_V_324_fu_23321_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:24:25,254]       |                              ^
[2025-10-13 21:24:25,254] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56136:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:24:25,255] 56136 | assign ret_V_325_fu_18918_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:24:25,255]       |                              ^
[2025-10-13 21:24:25,255] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56138:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:24:25,255] 56138 | assign ret_V_327_fu_18931_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:24:25,255]       |                              ^
[2025-10-13 21:24:25,255] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56140:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:24:25,255] 56140 | assign ret_V_329_fu_18944_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:24:25,255]       |                              ^
[2025-10-13 21:24:25,255] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56142:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:24:25,255] 56142 | assign ret_V_331_fu_18957_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:24:25,255]       |                              ^
[2025-10-13 21:24:25,255] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56144:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:24:25,255] 56144 | assign ret_V_334_fu_23334_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:24:25,255]       |                              ^
[2025-10-13 21:24:25,255] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56146:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:24:25,255] 56146 | assign ret_V_338_fu_18970_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:24:25,255]       |                              ^
[2025-10-13 21:24:25,255] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56148:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:24:25,255] 56148 | assign ret_V_340_fu_23373_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:24:25,255]       |                              ^
[2025-10-13 21:24:25,255] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56150:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:24:25,255] 56150 | assign ret_V_341_fu_18983_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:24:25,255]       |                              ^
[2025-10-13 21:24:25,255] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56152:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:24:25,255] 56152 | assign ret_V_343_fu_18996_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:24:25,255]       |                              ^
[2025-10-13 21:24:25,255] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56154:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:24:25,255] 56154 | assign ret_V_345_fu_19009_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:24:25,255]       |                              ^
[2025-10-13 21:24:25,255] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56156:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:24:25,255] 56156 | assign ret_V_347_fu_19022_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:24:25,255]       |                              ^
[2025-10-13 21:24:25,255] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56158:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:24:25,255] 56158 | assign ret_V_34_fu_17631_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:24:25,255]       |                             ^
[2025-10-13 21:24:25,255] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56160:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:24:25,255] 56160 | assign ret_V_350_fu_23386_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:24:25,255]       |                              ^
[2025-10-13 21:24:25,255] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56162:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:24:25,255] 56162 | assign ret_V_354_fu_19035_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:24:25,255]       |                              ^
[2025-10-13 21:24:25,255] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56164:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:24:25,255] 56164 | assign ret_V_356_fu_23425_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:24:25,255]       |                              ^
[2025-10-13 21:24:25,255] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56166:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:24:25,255] 56166 | assign ret_V_357_fu_19048_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:24:25,255]       |                              ^
[2025-10-13 21:24:25,255] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56168:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:24:25,255] 56168 | assign ret_V_359_fu_19061_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:24:25,255]       |                              ^
[2025-10-13 21:24:25,255] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56170:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:24:25,255] 56170 | assign ret_V_361_fu_19074_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:24:25,255]       |                              ^
[2025-10-13 21:24:25,255] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56172:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:24:25,255] 56172 | assign ret_V_363_fu_19087_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:24:25,255]       |                              ^
[2025-10-13 21:24:25,255] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56174:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:24:25,255] 56174 | assign ret_V_366_fu_23438_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:24:25,255]       |                              ^
[2025-10-13 21:24:25,255] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56176:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:24:25,255] 56176 | assign ret_V_36_fu_22457_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:24:25,255]       |                             ^
[2025-10-13 21:24:25,255] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56178:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:24:25,255] 56178 | assign ret_V_370_fu_19100_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:24:25,255]       |                              ^
[2025-10-13 21:24:25,255] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56180:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:24:25,255] 56180 | assign ret_V_372_fu_23477_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:24:25,255]       |                              ^
[2025-10-13 21:24:25,255] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56182:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:24:25,255] 56182 | assign ret_V_373_fu_19113_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:24:25,255]       |                              ^
[2025-10-13 21:24:25,255] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56184:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:24:25,255] 56184 | assign ret_V_375_fu_19126_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:24:25,255]       |                              ^
[2025-10-13 21:24:25,255] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56186:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:24:25,255] 56186 | assign ret_V_377_fu_19139_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:24:25,255]       |                              ^
[2025-10-13 21:24:25,255] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56188:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:24:25,255] 56188 | assign ret_V_379_fu_19152_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:24:25,255]       |                              ^
[2025-10-13 21:24:25,255] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56190:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:24:25,255] 56190 | assign ret_V_37_fu_17644_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:24:25,255]       |                             ^
[2025-10-13 21:24:25,255] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56192:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:24:25,255] 56192 | assign ret_V_382_fu_23490_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:24:25,255]       |                              ^
[2025-10-13 21:24:25,255] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56194:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:24:25,256] 56194 | assign ret_V_386_fu_19165_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:24:25,256]       |                              ^
[2025-10-13 21:24:25,256] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56196:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:24:25,256] 56196 | assign ret_V_388_fu_23529_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:24:25,256]       |                              ^
[2025-10-13 21:24:25,256] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56198:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:24:25,256] 56198 | assign ret_V_389_fu_19178_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:24:25,256]       |                              ^
[2025-10-13 21:24:25,256] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56200:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:24:25,256] 56200 | assign ret_V_391_fu_19191_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:24:25,256]       |                              ^
[2025-10-13 21:24:25,256] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56202:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:24:25,256] 56202 | assign ret_V_393_fu_19204_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:24:25,256]       |                              ^
[2025-10-13 21:24:25,256] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56204:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:24:25,256] 56204 | assign ret_V_395_fu_19217_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:24:25,256]       |                              ^
[2025-10-13 21:24:25,256] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56206:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:24:25,256] 56206 | assign ret_V_398_fu_23542_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:24:25,256]       |                              ^
[2025-10-13 21:24:25,256] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56208:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:24:25,256] 56208 | assign ret_V_39_fu_17657_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:24:25,256]       |                             ^
[2025-10-13 21:24:25,256] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56210:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:24:25,256] 56210 | assign ret_V_402_fu_19230_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:24:25,256]       |                              ^
[2025-10-13 21:24:25,256] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56212:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:24:25,256] 56212 | assign ret_V_404_fu_23581_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:24:25,256]       |                              ^
[2025-10-13 21:24:25,256] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56214:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:24:25,256] 56214 | assign ret_V_405_fu_19243_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:24:25,256]       |                              ^
[2025-10-13 21:24:25,256] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56216:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:24:25,256] 56216 | assign ret_V_407_fu_19256_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:24:25,256]       |                              ^
[2025-10-13 21:24:25,256] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56218:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:24:25,256] 56218 | assign ret_V_409_fu_19269_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:24:25,256]       |                              ^
[2025-10-13 21:24:25,256] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56220:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:24:25,256] 56220 | assign ret_V_411_fu_19282_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:24:25,256]       |                              ^
[2025-10-13 21:24:25,256] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56222:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:24:25,256] 56222 | assign ret_V_414_fu_23594_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:24:25,256]       |                              ^
[2025-10-13 21:24:25,256] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56224:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:24:25,256] 56224 | assign ret_V_418_fu_19295_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:24:25,256]       |                              ^
[2025-10-13 21:24:25,256] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56226:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:24:25,256] 56226 | assign ret_V_41_fu_17670_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:24:25,256]       |                             ^
[2025-10-13 21:24:25,256] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56228:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:24:25,256] 56228 | assign ret_V_420_fu_23633_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:24:25,256]       |                              ^
[2025-10-13 21:24:25,256] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56230:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:24:25,256] 56230 | assign ret_V_421_fu_19308_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:24:25,256]       |                              ^
[2025-10-13 21:24:25,256] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56232:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:24:25,256] 56232 | assign ret_V_423_fu_19321_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:24:25,256]       |                              ^
[2025-10-13 21:24:25,256] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56234:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:24:25,256] 56234 | assign ret_V_425_fu_19334_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:24:25,256]       |                              ^
[2025-10-13 21:24:25,256] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56236:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:24:25,256] 56236 | assign ret_V_427_fu_19347_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:24:25,256]       |                              ^
[2025-10-13 21:24:25,256] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56238:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:24:25,256] 56238 | assign ret_V_430_fu_23646_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:24:25,256]       |                              ^
[2025-10-13 21:24:25,256] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56240:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:24:25,256] 56240 | assign ret_V_434_fu_19360_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:24:25,256]       |                              ^
[2025-10-13 21:24:25,256] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56242:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:24:25,256] 56242 | assign ret_V_436_fu_23685_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:24:25,256]       |                              ^
[2025-10-13 21:24:25,256] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56244:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:24:25,256] 56244 | assign ret_V_437_fu_19373_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:24:25,256]       |                              ^
[2025-10-13 21:24:25,256] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56246:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:24:25,256] 56246 | assign ret_V_439_fu_19386_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:24:25,256]       |                              ^
[2025-10-13 21:24:25,256] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56248:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:24:25,256] 56248 | assign ret_V_43_fu_17683_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:24:25,256]       |                             ^
[2025-10-13 21:24:25,256] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56250:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:24:25,256] 56250 | assign ret_V_441_fu_19399_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:24:25,256]       |                              ^
[2025-10-13 21:24:25,257] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56252:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:24:25,257] 56252 | assign ret_V_443_fu_19412_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:24:25,257]       |                              ^
[2025-10-13 21:24:25,257] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56254:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:24:25,257] 56254 | assign ret_V_446_fu_23698_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:24:25,257]       |                              ^
[2025-10-13 21:24:25,257] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56256:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:24:25,257] 56256 | assign ret_V_450_fu_19425_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:24:25,257]       |                              ^
[2025-10-13 21:24:25,257] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56258:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:24:25,257] 56258 | assign ret_V_452_fu_23737_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:24:25,257]       |                              ^
[2025-10-13 21:24:25,257] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56260:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:24:25,257] 56260 | assign ret_V_453_fu_19438_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:24:25,257]       |                              ^
[2025-10-13 21:24:25,257] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56262:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:24:25,257] 56262 | assign ret_V_455_fu_19451_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:24:25,257]       |                              ^
[2025-10-13 21:24:25,257] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56264:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:24:25,257] 56264 | assign ret_V_457_fu_19464_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:24:25,257]       |                              ^
[2025-10-13 21:24:25,257] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56266:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:24:25,257] 56266 | assign ret_V_459_fu_19477_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:24:25,257]       |                              ^
[2025-10-13 21:24:25,257] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56268:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:24:25,257] 56268 | assign ret_V_462_fu_23750_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:24:25,257]       |                              ^
[2025-10-13 21:24:25,257] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56270:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:24:25,257] 56270 | assign ret_V_466_fu_19490_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:24:25,257]       |                              ^
[2025-10-13 21:24:25,257] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56272:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:24:25,257] 56272 | assign ret_V_468_fu_23789_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:24:25,257]       |                              ^
[2025-10-13 21:24:25,257] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56274:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:24:25,257] 56274 | assign ret_V_469_fu_19503_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:24:25,257]       |                              ^
[2025-10-13 21:24:25,257] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56276:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_fu_17537_p1' generates 8 bits.
[2025-10-13 21:24:25,257] 56276 | assign ret_V_46_fu_17696_p1 = zext_ln1494_14_fu_17537_p1;
[2025-10-13 21:24:25,257]       |                             ^
[2025-10-13 21:24:25,257] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56278:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:24:25,257] 56278 | assign ret_V_471_fu_19516_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:24:25,257]       |                              ^
[2025-10-13 21:24:25,257] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56280:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:24:25,257] 56280 | assign ret_V_473_fu_19529_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:24:25,257]       |                              ^
[2025-10-13 21:24:25,257] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56282:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:24:25,257] 56282 | assign ret_V_475_fu_19542_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:24:25,257]       |                              ^
[2025-10-13 21:24:25,257] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56284:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:24:25,257] 56284 | assign ret_V_478_fu_23802_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:24:25,257]       |                              ^
[2025-10-13 21:24:25,257] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56286:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:24:25,257] 56286 | assign ret_V_482_fu_19555_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:24:25,257]       |                              ^
[2025-10-13 21:24:25,257] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56288:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:24:25,257] 56288 | assign ret_V_484_fu_23841_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:24:25,257]       |                              ^
[2025-10-13 21:24:25,257] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56290:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:24:25,257] 56290 | assign ret_V_485_fu_19568_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:24:25,257]       |                              ^
[2025-10-13 21:24:25,257] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56292:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:24:25,257] 56292 | assign ret_V_487_fu_19581_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:24:25,257]       |                              ^
[2025-10-13 21:24:25,257] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56294:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:24:25,257] 56294 | assign ret_V_489_fu_19594_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:24:25,257]       |                              ^
[2025-10-13 21:24:25,257] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56296:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:24:25,257] 56296 | assign ret_V_491_fu_19607_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:24:25,257]       |                              ^
[2025-10-13 21:24:25,257] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56298:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:24:25,257] 56298 | assign ret_V_494_fu_23854_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:24:25,257]       |                              ^
[2025-10-13 21:24:25,257] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56300:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:24:25,257] 56300 | assign ret_V_498_fu_19620_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:24:25,257]       |                              ^
[2025-10-13 21:24:25,257] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56302:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:24:25,257] 56302 | assign ret_V_4_fu_22371_p0 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:24:25,257]       |                            ^
[2025-10-13 21:24:25,257] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56304:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:24:25,257] 56304 | assign ret_V_500_fu_23893_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:24:25,257]       |                              ^
[2025-10-13 21:24:25,257] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56306:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:24:25,257] 56306 | assign ret_V_501_fu_19633_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:24:25,257]       |                              ^
[2025-10-13 21:24:25,257] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56308:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:24:25,257] 56308 | assign ret_V_503_fu_19646_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:24:25,257]       |                              ^
[2025-10-13 21:24:25,257] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56310:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:24:25,258] 56310 | assign ret_V_505_fu_19659_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:24:25,258]       |                              ^
[2025-10-13 21:24:25,258] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56312:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:24:25,258] 56312 | assign ret_V_507_fu_19672_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:24:25,258]       |                              ^
[2025-10-13 21:24:25,258] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56314:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:24:25,258] 56314 | assign ret_V_50_fu_17709_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:24:25,258]       |                             ^
[2025-10-13 21:24:25,258] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56316:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:24:25,258] 56316 | assign ret_V_510_fu_23906_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:24:25,258]       |                              ^
[2025-10-13 21:24:25,258] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56318:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:24:25,258] 56318 | assign ret_V_514_fu_19685_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:24:25,258]       |                              ^
[2025-10-13 21:24:25,258] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56320:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:24:25,258] 56320 | assign ret_V_516_fu_23945_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:24:25,258]       |                              ^
[2025-10-13 21:24:25,258] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56322:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:24:25,258] 56322 | assign ret_V_517_fu_19698_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:24:25,258]       |                              ^
[2025-10-13 21:24:25,258] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56324:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:24:25,258] 56324 | assign ret_V_519_fu_19711_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:24:25,258]       |                              ^
[2025-10-13 21:24:25,258] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56326:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:24:25,258] 56326 | assign ret_V_521_fu_19724_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:24:25,258]       |                              ^
[2025-10-13 21:24:25,258] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56328:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:24:25,258] 56328 | assign ret_V_523_fu_19737_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:24:25,258]       |                              ^
[2025-10-13 21:24:25,258] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56330:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:24:25,258] 56330 | assign ret_V_526_fu_23958_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:24:25,258]       |                              ^
[2025-10-13 21:24:25,258] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56332:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:24:25,258] 56332 | assign ret_V_52_fu_22500_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:24:25,258]       |                             ^
[2025-10-13 21:24:25,258] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56334:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:24:25,258] 56334 | assign ret_V_530_fu_19750_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:24:25,258]       |                              ^
[2025-10-13 21:24:25,258] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56336:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:24:25,258] 56336 | assign ret_V_532_fu_23997_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:24:25,258]       |                              ^
[2025-10-13 21:24:25,258] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56338:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:24:25,258] 56338 | assign ret_V_533_fu_19763_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:24:25,258]       |                              ^
[2025-10-13 21:24:25,258] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56340:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:24:25,258] 56340 | assign ret_V_535_fu_19776_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:24:25,258]       |                              ^
[2025-10-13 21:24:25,258] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56342:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:24:25,258] 56342 | assign ret_V_537_fu_19789_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:24:25,258]       |                              ^
[2025-10-13 21:24:25,258] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56344:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:24:25,258] 56344 | assign ret_V_539_fu_19802_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:24:25,258]       |                              ^
[2025-10-13 21:24:25,258] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56346:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:24:25,258] 56346 | assign ret_V_53_fu_17722_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:24:25,258]       |                             ^
[2025-10-13 21:24:25,258] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56348:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:24:25,258] 56348 | assign ret_V_542_fu_24010_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:24:25,258]       |                              ^
[2025-10-13 21:24:25,258] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56350:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:24:25,258] 56350 | assign ret_V_546_fu_19815_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:24:25,258]       |                              ^
[2025-10-13 21:24:25,258] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56352:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:24:25,258] 56352 | assign ret_V_548_fu_24049_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:24:25,258]       |                              ^
[2025-10-13 21:24:25,258] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56354:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:24:25,258] 56354 | assign ret_V_549_fu_19828_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:24:25,258]       |                              ^
[2025-10-13 21:24:25,258] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56356:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:24:25,258] 56356 | assign ret_V_551_fu_19841_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:24:25,258]       |                              ^
[2025-10-13 21:24:25,258] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56358:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:24:25,258] 56358 | assign ret_V_553_fu_19854_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:24:25,258]       |                              ^
[2025-10-13 21:24:25,258] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56360:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:24:25,258] 56360 | assign ret_V_555_fu_19867_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:24:25,258]       |                              ^
[2025-10-13 21:24:25,258] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56362:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:24:25,258] 56362 | assign ret_V_558_fu_24062_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:24:25,258]       |                              ^
[2025-10-13 21:24:25,258] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56364:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:24:25,258] 56364 | assign ret_V_55_fu_17735_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:24:25,258]       |                             ^
[2025-10-13 21:24:25,258] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56366:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:24:25,258] 56366 | assign ret_V_562_fu_19880_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:24:25,258]       |                              ^
[2025-10-13 21:24:25,258] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56368:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:24:25,258] 56368 | assign ret_V_564_fu_24101_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:24:25,258]       |                              ^
[2025-10-13 21:24:25,259] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56370:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:24:25,259] 56370 | assign ret_V_565_fu_19893_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:24:25,259]       |                              ^
[2025-10-13 21:24:25,259] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56372:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:24:25,259] 56372 | assign ret_V_567_fu_19906_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:24:25,259]       |                              ^
[2025-10-13 21:24:25,259] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56374:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:24:25,259] 56374 | assign ret_V_569_fu_19919_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:24:25,259]       |                              ^
[2025-10-13 21:24:25,259] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56376:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:24:25,259] 56376 | assign ret_V_571_fu_19932_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:24:25,259]       |                              ^
[2025-10-13 21:24:25,259] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56378:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:24:25,259] 56378 | assign ret_V_574_fu_24114_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:24:25,259]       |                              ^
[2025-10-13 21:24:25,259] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56380:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:24:25,259] 56380 | assign ret_V_578_fu_19945_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:24:25,259]       |                              ^
[2025-10-13 21:24:25,259] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56382:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:24:25,259] 56382 | assign ret_V_57_fu_17748_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:24:25,259]       |                             ^
[2025-10-13 21:24:25,259] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56384:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:24:25,259] 56384 | assign ret_V_580_fu_24153_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:24:25,259]       |                              ^
[2025-10-13 21:24:25,259] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56386:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:24:25,259] 56386 | assign ret_V_581_fu_19958_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:24:25,259]       |                              ^
[2025-10-13 21:24:25,259] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56388:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:24:25,259] 56388 | assign ret_V_583_fu_19971_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:24:25,259]       |                              ^
[2025-10-13 21:24:25,259] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56390:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:24:25,259] 56390 | assign ret_V_585_fu_19984_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:24:25,259]       |                              ^
[2025-10-13 21:24:25,259] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56392:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:24:25,259] 56392 | assign ret_V_587_fu_19997_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:24:25,259]       |                              ^
[2025-10-13 21:24:25,259] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56394:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:24:25,259] 56394 | assign ret_V_590_fu_24166_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:24:25,259]       |                              ^
[2025-10-13 21:24:25,259] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56396:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:24:25,259] 56396 | assign ret_V_594_fu_20010_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:24:25,259]       |                              ^
[2025-10-13 21:24:25,259] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56398:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:24:25,259] 56398 | assign ret_V_596_fu_24205_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:24:25,259]       |                              ^
[2025-10-13 21:24:25,259] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56400:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:24:25,259] 56400 | assign ret_V_597_fu_20023_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:24:25,259]       |                              ^
[2025-10-13 21:24:25,259] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56402:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:24:25,259] 56402 | assign ret_V_599_fu_20036_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:24:25,259]       |                              ^
[2025-10-13 21:24:25,259] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56404:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:24:25,259] 56404 | assign ret_V_59_fu_17761_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:24:25,259]       |                             ^
[2025-10-13 21:24:25,259] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56406:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:24:25,259] 56406 | assign ret_V_5_fu_17476_p0 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:24:25,259]       |                            ^
[2025-10-13 21:24:25,259] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56408:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:24:25,259] 56408 | assign ret_V_601_fu_20049_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:24:25,259]       |                              ^
[2025-10-13 21:24:25,259] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56410:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:24:25,259] 56410 | assign ret_V_603_fu_20062_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:24:25,259]       |                              ^
[2025-10-13 21:24:25,259] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56412:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:24:25,259] 56412 | assign ret_V_606_fu_24218_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:24:25,259]       |                              ^
[2025-10-13 21:24:25,259] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56414:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:24:25,259] 56414 | assign ret_V_610_fu_20075_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:24:25,259]       |                              ^
[2025-10-13 21:24:25,259] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56416:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:24:25,259] 56416 | assign ret_V_612_fu_24257_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:24:25,259]       |                              ^
[2025-10-13 21:24:25,259] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56418:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:24:25,259] 56418 | assign ret_V_613_fu_20088_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:24:25,259]       |                              ^
[2025-10-13 21:24:25,259] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56420:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:24:25,259] 56420 | assign ret_V_615_fu_20101_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:24:25,259]       |                              ^
[2025-10-13 21:24:25,259] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56422:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:24:25,259] 56422 | assign ret_V_617_fu_20114_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:24:25,259]       |                              ^
[2025-10-13 21:24:25,259] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56424:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:24:25,259] 56424 | assign ret_V_619_fu_20127_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:24:25,259]       |                              ^
[2025-10-13 21:24:25,259] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56426:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:24:25,259] 56426 | assign ret_V_622_fu_24270_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:24:25,259]       |                              ^
[2025-10-13 21:24:25,259] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56428:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:24:25,259] 56428 | assign ret_V_626_fu_20140_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:24:25,259]       |                              ^
[2025-10-13 21:24:25,259] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56430:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:24:25,259] 56430 | assign ret_V_628_fu_24309_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:24:25,259]       |                              ^
[2025-10-13 21:24:25,260] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56432:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:24:25,260] 56432 | assign ret_V_629_fu_20153_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:24:25,260]       |                              ^
[2025-10-13 21:24:25,260] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56434:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_fu_17537_p1' generates 8 bits.
[2025-10-13 21:24:25,260] 56434 | assign ret_V_62_fu_17774_p1 = zext_ln1494_14_fu_17537_p1;
[2025-10-13 21:24:25,260]       |                             ^
[2025-10-13 21:24:25,260] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56436:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:24:25,260] 56436 | assign ret_V_631_fu_20166_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:24:25,260]       |                              ^
[2025-10-13 21:24:25,260] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56438:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:24:25,260] 56438 | assign ret_V_633_fu_20179_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:24:25,260]       |                              ^
[2025-10-13 21:24:25,260] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56440:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:24:25,260] 56440 | assign ret_V_635_fu_20192_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:24:25,260]       |                              ^
[2025-10-13 21:24:25,260] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56442:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:24:25,260] 56442 | assign ret_V_638_fu_24322_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:24:25,260]       |                              ^
[2025-10-13 21:24:25,260] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56444:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:24:25,260] 56444 | assign ret_V_642_fu_20205_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:24:25,260]       |                              ^
[2025-10-13 21:24:25,260] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56446:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:24:25,260] 56446 | assign ret_V_644_fu_24361_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:24:25,260]       |                              ^
[2025-10-13 21:24:25,260] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56448:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:24:25,260] 56448 | assign ret_V_645_fu_20218_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:24:25,260]       |                              ^
[2025-10-13 21:24:25,260] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56450:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:24:25,260] 56450 | assign ret_V_647_fu_20231_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:24:25,260]       |                              ^
[2025-10-13 21:24:25,260] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56452:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:24:25,260] 56452 | assign ret_V_649_fu_20244_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:24:25,260]       |                              ^
[2025-10-13 21:24:25,260] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56454:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:24:25,260] 56454 | assign ret_V_651_fu_20257_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:24:25,260]       |                              ^
[2025-10-13 21:24:25,260] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56456:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:24:25,260] 56456 | assign ret_V_654_fu_24374_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:24:25,260]       |                              ^
[2025-10-13 21:24:25,260] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56458:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:24:25,260] 56458 | assign ret_V_658_fu_20270_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:24:25,260]       |                              ^
[2025-10-13 21:24:25,260] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56460:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:24:25,260] 56460 | assign ret_V_660_fu_24413_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:24:25,260]       |                              ^
[2025-10-13 21:24:25,260] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56462:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:24:25,260] 56462 | assign ret_V_661_fu_20283_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:24:25,260]       |                              ^
[2025-10-13 21:24:25,260] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56464:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:24:25,260] 56464 | assign ret_V_663_fu_20296_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:24:25,260]       |                              ^
[2025-10-13 21:24:25,260] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56466:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:24:25,260] 56466 | assign ret_V_665_fu_20309_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:24:25,260]       |                              ^
[2025-10-13 21:24:25,260] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56468:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:24:25,260] 56468 | assign ret_V_667_fu_20322_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:24:25,260]       |                              ^
[2025-10-13 21:24:25,260] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56470:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:24:25,260] 56470 | assign ret_V_66_fu_17787_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:24:25,260]       |                             ^
[2025-10-13 21:24:25,260] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56472:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:24:25,260] 56472 | assign ret_V_670_fu_24426_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:24:25,260]       |                              ^
[2025-10-13 21:24:25,260] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56474:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:24:25,260] 56474 | assign ret_V_674_fu_20335_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:24:25,260]       |                              ^
[2025-10-13 21:24:25,260] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56476:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:24:25,260] 56476 | assign ret_V_676_fu_24465_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:24:25,260]       |                              ^
[2025-10-13 21:24:25,260] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56478:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:24:25,260] 56478 | assign ret_V_677_fu_20348_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:24:25,260]       |                              ^
[2025-10-13 21:24:25,260] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56480:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:24:25,260] 56480 | assign ret_V_679_fu_20361_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:24:25,260]       |                              ^
[2025-10-13 21:24:25,260] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56482:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:24:25,260] 56482 | assign ret_V_681_fu_20374_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:24:25,260]       |                              ^
[2025-10-13 21:24:25,260] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56484:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:24:25,260] 56484 | assign ret_V_683_fu_20387_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:24:25,260]       |                              ^
[2025-10-13 21:24:25,260] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56486:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:24:25,260] 56486 | assign ret_V_686_fu_24478_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:24:25,260]       |                              ^
[2025-10-13 21:24:25,260] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56488:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:24:25,260] 56488 | assign ret_V_68_fu_22543_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:24:25,260]       |                             ^
[2025-10-13 21:24:25,260] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56490:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:24:25,260] 56490 | assign ret_V_690_fu_20400_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:24:25,260]       |                              ^
[2025-10-13 21:24:25,260] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56492:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:24:25,260] 56492 | assign ret_V_692_fu_24517_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:24:25,260]       |                              ^
[2025-10-13 21:24:25,260] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56494:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:24:25,260] 56494 | assign ret_V_693_fu_20413_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:24:25,261]       |                              ^
[2025-10-13 21:24:25,261] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56496:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:24:25,261] 56496 | assign ret_V_695_fu_20426_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:24:25,261]       |                              ^
[2025-10-13 21:24:25,261] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56498:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:24:25,261] 56498 | assign ret_V_697_fu_20439_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:24:25,261]       |                              ^
[2025-10-13 21:24:25,261] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56500:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:24:25,261] 56500 | assign ret_V_699_fu_20452_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:24:25,261]       |                              ^
[2025-10-13 21:24:25,261] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56502:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:24:25,261] 56502 | assign ret_V_69_fu_17800_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:24:25,261]       |                             ^
[2025-10-13 21:24:25,261] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56504:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:24:25,261] 56504 | assign ret_V_702_fu_24530_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:24:25,261]       |                              ^
[2025-10-13 21:24:25,261] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56506:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:24:25,261] 56506 | assign ret_V_706_fu_20465_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:24:25,261]       |                              ^
[2025-10-13 21:24:25,261] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56508:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:24:25,261] 56508 | assign ret_V_708_fu_24569_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:24:25,261]       |                              ^
[2025-10-13 21:24:25,261] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56510:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:24:25,261] 56510 | assign ret_V_709_fu_20478_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:24:25,261]       |                              ^
[2025-10-13 21:24:25,261] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56512:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:24:25,261] 56512 | assign ret_V_711_fu_20491_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:24:25,261]       |                              ^
[2025-10-13 21:24:25,261] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56514:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:24:25,261] 56514 | assign ret_V_713_fu_20504_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:24:25,261]       |                              ^
[2025-10-13 21:24:25,261] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56516:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:24:25,261] 56516 | assign ret_V_715_fu_20517_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:24:25,261]       |                              ^
[2025-10-13 21:24:25,261] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56518:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:24:25,261] 56518 | assign ret_V_718_fu_24582_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:24:25,261]       |                              ^
[2025-10-13 21:24:25,261] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56520:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:24:25,261] 56520 | assign ret_V_71_fu_17813_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:24:25,261]       |                             ^
[2025-10-13 21:24:25,261] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56522:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:24:25,261] 56522 | assign ret_V_722_fu_20530_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:24:25,261]       |                              ^
[2025-10-13 21:24:25,261] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56524:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:24:25,261] 56524 | assign ret_V_724_fu_24621_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:24:25,261]       |                              ^
[2025-10-13 21:24:25,261] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56526:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:24:25,261] 56526 | assign ret_V_725_fu_20543_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:24:25,261]       |                              ^
[2025-10-13 21:24:25,261] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56528:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:24:25,261] 56528 | assign ret_V_727_fu_20556_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:24:25,261]       |                              ^
[2025-10-13 21:24:25,261] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56530:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:24:25,261] 56530 | assign ret_V_729_fu_20569_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:24:25,261]       |                              ^
[2025-10-13 21:24:25,261] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56532:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:24:25,261] 56532 | assign ret_V_731_fu_20582_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:24:25,261]       |                              ^
[2025-10-13 21:24:25,261] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56534:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:24:25,261] 56534 | assign ret_V_734_fu_24634_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:24:25,261]       |                              ^
[2025-10-13 21:24:25,261] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56536:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:24:25,261] 56536 | assign ret_V_738_fu_20595_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:24:25,261]       |                              ^
[2025-10-13 21:24:25,261] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56538:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:24:25,261] 56538 | assign ret_V_73_fu_17826_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:24:25,261]       |                             ^
[2025-10-13 21:24:25,261] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56540:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:24:25,261] 56540 | assign ret_V_740_fu_24673_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:24:25,261]       |                              ^
[2025-10-13 21:24:25,261] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56542:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:24:25,261] 56542 | assign ret_V_741_fu_20608_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:24:25,261]       |                              ^
[2025-10-13 21:24:25,261] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56544:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:24:25,261] 56544 | assign ret_V_743_fu_20621_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:24:25,261]       |                              ^
[2025-10-13 21:24:25,261] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56546:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:24:25,261] 56546 | assign ret_V_745_fu_20634_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:24:25,261]       |                              ^
[2025-10-13 21:24:25,261] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56548:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:24:25,261] 56548 | assign ret_V_747_fu_20647_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:24:25,261]       |                              ^
[2025-10-13 21:24:25,261] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56550:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:24:25,261] 56550 | assign ret_V_750_fu_24686_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:24:25,261]       |                              ^
[2025-10-13 21:24:25,261] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56552:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:24:25,261] 56552 | assign ret_V_754_fu_20660_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:24:25,261]       |                              ^
[2025-10-13 21:24:25,261] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56554:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:24:25,261] 56554 | assign ret_V_756_fu_24725_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:24:25,261]       |                              ^
[2025-10-13 21:24:25,261] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56556:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:24:25,261] 56556 | assign ret_V_757_fu_20673_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:24:25,261]       |                              ^
[2025-10-13 21:24:25,261] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56558:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:24:25,261] 56558 | assign ret_V_759_fu_20686_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:24:25,261]       |                              ^
[2025-10-13 21:24:25,261] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56560:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:24:25,261] 56560 | assign ret_V_75_fu_17839_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:24:25,261]       |                             ^
[2025-10-13 21:24:25,262] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56562:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:24:25,262] 56562 | assign ret_V_761_fu_20699_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:24:25,262]       |                              ^
[2025-10-13 21:24:25,262] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56564:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:24:25,262] 56564 | assign ret_V_763_fu_20712_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:24:25,262]       |                              ^
[2025-10-13 21:24:25,262] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56566:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:24:25,262] 56566 | assign ret_V_766_fu_24738_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:24:25,262]       |                              ^
[2025-10-13 21:24:25,262] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56568:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:24:25,262] 56568 | assign ret_V_770_fu_20725_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:24:25,262]       |                              ^
[2025-10-13 21:24:25,262] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56570:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:24:25,262] 56570 | assign ret_V_772_fu_24777_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:24:25,262]       |                              ^
[2025-10-13 21:24:25,262] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56572:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:24:25,262] 56572 | assign ret_V_773_fu_20738_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:24:25,262]       |                              ^
[2025-10-13 21:24:25,262] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56574:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:24:25,262] 56574 | assign ret_V_775_fu_20751_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:24:25,262]       |                              ^
[2025-10-13 21:24:25,262] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56576:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:24:25,262] 56576 | assign ret_V_777_fu_20764_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:24:25,262]       |                              ^
[2025-10-13 21:24:25,262] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56578:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:24:25,262] 56578 | assign ret_V_779_fu_20777_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:24:25,262]       |                              ^
[2025-10-13 21:24:25,262] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56580:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:24:25,262] 56580 | assign ret_V_782_fu_24790_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:24:25,262]       |                              ^
[2025-10-13 21:24:25,262] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56582:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:24:25,262] 56582 | assign ret_V_786_fu_20790_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:24:25,262]       |                              ^
[2025-10-13 21:24:25,262] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56584:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:24:25,262] 56584 | assign ret_V_788_fu_24829_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:24:25,262]       |                              ^
[2025-10-13 21:24:25,262] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56586:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:24:25,262] 56586 | assign ret_V_789_fu_20803_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:24:25,262]       |                              ^
[2025-10-13 21:24:25,262] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56588:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_fu_17537_p1' generates 8 bits.
[2025-10-13 21:24:25,262] 56588 | assign ret_V_78_fu_17852_p1 = zext_ln1494_14_fu_17537_p1;
[2025-10-13 21:24:25,262]       |                             ^
[2025-10-13 21:24:25,262] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56590:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:24:25,262] 56590 | assign ret_V_791_fu_20816_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:24:25,262]       |                              ^
[2025-10-13 21:24:25,262] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56592:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:24:25,262] 56592 | assign ret_V_793_fu_20829_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:24:25,262]       |                              ^
[2025-10-13 21:24:25,262] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56594:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:24:25,262] 56594 | assign ret_V_795_fu_20842_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:24:25,262]       |                              ^
[2025-10-13 21:24:25,262] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56596:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:24:25,262] 56596 | assign ret_V_798_fu_24842_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:24:25,262]       |                              ^
[2025-10-13 21:24:25,262] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56598:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:24:25,262] 56598 | assign ret_V_7_fu_17492_p0 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:24:25,262]       |                            ^
[2025-10-13 21:24:25,262] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56600:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:24:25,262] 56600 | assign ret_V_802_fu_20855_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:24:25,262]       |                              ^
[2025-10-13 21:24:25,262] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56602:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:24:25,262] 56602 | assign ret_V_804_fu_24881_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:24:25,262]       |                              ^
[2025-10-13 21:24:25,262] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56604:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:24:25,262] 56604 | assign ret_V_805_fu_20868_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:24:25,262]       |                              ^
[2025-10-13 21:24:25,262] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56606:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:24:25,262] 56606 | assign ret_V_807_fu_20881_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:24:25,262]       |                              ^
[2025-10-13 21:24:25,262] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56608:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:24:25,262] 56608 | assign ret_V_809_fu_20894_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:24:25,262]       |                              ^
[2025-10-13 21:24:25,262] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56610:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:24:25,262] 56610 | assign ret_V_811_fu_20907_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:24:25,262]       |                              ^
[2025-10-13 21:24:25,262] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56612:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:24:25,262] 56612 | assign ret_V_814_fu_24894_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:24:25,262]       |                              ^
[2025-10-13 21:24:25,262] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56614:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:24:25,262] 56614 | assign ret_V_818_fu_20920_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:24:25,262]       |                              ^
[2025-10-13 21:24:25,262] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56616:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:24:25,262] 56616 | assign ret_V_820_fu_24933_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:24:25,262]       |                              ^
[2025-10-13 21:24:25,262] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56618:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:24:25,262] 56618 | assign ret_V_821_fu_20933_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:24:25,262]       |                              ^
[2025-10-13 21:24:25,262] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56620:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:24:25,262] 56620 | assign ret_V_823_fu_20946_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:24:25,262]       |                              ^
[2025-10-13 21:24:25,262] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56622:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:24:25,262] 56622 | assign ret_V_825_fu_20959_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:24:25,262]       |                              ^
[2025-10-13 21:24:25,262] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56624:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:24:25,262] 56624 | assign ret_V_827_fu_20972_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:24:25,262]       |                              ^
[2025-10-13 21:24:25,262] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56626:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:24:25,262] 56626 | assign ret_V_82_fu_17865_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:24:25,262]       |                             ^
[2025-10-13 21:24:25,262] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56628:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:24:25,262] 56628 | assign ret_V_830_fu_24946_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:24:25,262]       |                              ^
[2025-10-13 21:24:25,262] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56630:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:24:25,262] 56630 | assign ret_V_834_fu_20985_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:24:25,263]       |                              ^
[2025-10-13 21:24:25,263] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56632:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:24:25,263] 56632 | assign ret_V_836_fu_24985_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:24:25,263]       |                              ^
[2025-10-13 21:24:25,263] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56634:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:24:25,263] 56634 | assign ret_V_837_fu_20998_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:24:25,263]       |                              ^
[2025-10-13 21:24:25,263] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56636:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:24:25,263] 56636 | assign ret_V_839_fu_21011_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:24:25,263]       |                              ^
[2025-10-13 21:24:25,263] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56638:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:24:25,263] 56638 | assign ret_V_841_fu_21024_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:24:25,263]       |                              ^
[2025-10-13 21:24:25,263] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56640:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:24:25,263] 56640 | assign ret_V_843_fu_21037_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:24:25,263]       |                              ^
[2025-10-13 21:24:25,263] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56642:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:24:25,263] 56642 | assign ret_V_846_fu_24998_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:24:25,263]       |                              ^
[2025-10-13 21:24:25,263] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56644:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:24:25,263] 56644 | assign ret_V_84_fu_22586_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:24:25,263]       |                             ^
[2025-10-13 21:24:25,263] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56646:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:24:25,263] 56646 | assign ret_V_850_fu_21050_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:24:25,263]       |                              ^
[2025-10-13 21:24:25,263] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56648:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:24:25,263] 56648 | assign ret_V_852_fu_25037_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:24:25,263]       |                              ^
[2025-10-13 21:24:25,263] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56650:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:24:25,263] 56650 | assign ret_V_853_fu_21063_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:24:25,263]       |                              ^
[2025-10-13 21:24:25,263] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56652:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:24:25,263] 56652 | assign ret_V_855_fu_21076_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:24:25,263]       |                              ^
[2025-10-13 21:24:25,263] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56654:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:24:25,263] 56654 | assign ret_V_857_fu_21089_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:24:25,263]       |                              ^
[2025-10-13 21:24:25,263] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56656:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:24:25,263] 56656 | assign ret_V_859_fu_21102_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:24:25,263]       |                              ^
[2025-10-13 21:24:25,263] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56658:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:24:25,263] 56658 | assign ret_V_85_fu_17878_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:24:25,263]       |                             ^
[2025-10-13 21:24:25,263] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56660:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:24:25,263] 56660 | assign ret_V_862_fu_25050_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:24:25,263]       |                              ^
[2025-10-13 21:24:25,263] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56662:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:24:25,263] 56662 | assign ret_V_866_fu_21115_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:24:25,263]       |                              ^
[2025-10-13 21:24:25,263] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56664:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:24:25,263] 56664 | assign ret_V_868_fu_25089_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:24:25,263]       |                              ^
[2025-10-13 21:24:25,263] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56666:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:24:25,263] 56666 | assign ret_V_869_fu_21128_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:24:25,263]       |                              ^
[2025-10-13 21:24:25,263] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56668:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:24:25,263] 56668 | assign ret_V_871_fu_21141_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:24:25,263]       |                              ^
[2025-10-13 21:24:25,263] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56670:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:24:25,263] 56670 | assign ret_V_873_fu_21154_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:24:25,263]       |                              ^
[2025-10-13 21:24:25,263] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56672:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:24:25,263] 56672 | assign ret_V_875_fu_21167_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:24:25,263]       |                              ^
[2025-10-13 21:24:25,263] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56674:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:24:25,263] 56674 | assign ret_V_878_fu_25102_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:24:25,263]       |                              ^
[2025-10-13 21:24:25,263] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56676:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:24:25,263] 56676 | assign ret_V_87_fu_17891_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:24:25,263]       |                             ^
[2025-10-13 21:24:25,263] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56678:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:24:25,263] 56678 | assign ret_V_882_fu_21180_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:24:25,263]       |                              ^
[2025-10-13 21:24:25,263] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56680:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:24:25,263] 56680 | assign ret_V_884_fu_25141_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:24:25,263]       |                              ^
[2025-10-13 21:24:25,263] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56682:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:24:25,263] 56682 | assign ret_V_885_fu_21193_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:24:25,263]       |                              ^
[2025-10-13 21:24:25,263] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56684:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:24:25,263] 56684 | assign ret_V_887_fu_21206_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:24:25,263]       |                              ^
[2025-10-13 21:24:25,263] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56686:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:24:25,263] 56686 | assign ret_V_889_fu_21219_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:24:25,263]       |                              ^
[2025-10-13 21:24:25,263] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56688:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:24:25,263] 56688 | assign ret_V_891_fu_21232_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:24:25,263]       |                              ^
[2025-10-13 21:24:25,263] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56690:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:24:25,263] 56690 | assign ret_V_894_fu_25154_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:24:25,263]       |                              ^
[2025-10-13 21:24:25,263] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56692:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:24:25,263] 56692 | assign ret_V_898_fu_21245_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:24:25,263]       |                              ^
[2025-10-13 21:24:25,263] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56694:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:24:25,263] 56694 | assign ret_V_89_fu_17904_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:24:25,263]       |                             ^
[2025-10-13 21:24:25,263] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56696:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:24:25,263] 56696 | assign ret_V_900_fu_25193_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:24:25,263]       |                              ^
[2025-10-13 21:24:25,263] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56698:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:24:25,263] 56698 | assign ret_V_901_fu_21258_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:24:25,263]       |                              ^
[2025-10-13 21:24:25,263] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56700:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:24:25,263] 56700 | assign ret_V_903_fu_21271_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:24:25,263]       |                              ^
[2025-10-13 21:24:25,263] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56702:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:24:25,263] 56702 | assign ret_V_905_fu_21284_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:24:25,263]       |                              ^
[2025-10-13 21:24:25,264] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56704:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:24:25,264] 56704 | assign ret_V_907_fu_21297_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:24:25,264]       |                              ^
[2025-10-13 21:24:25,264] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56706:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:24:25,264] 56706 | assign ret_V_910_fu_25206_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:24:25,264]       |                              ^
[2025-10-13 21:24:25,264] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56708:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:24:25,264] 56708 | assign ret_V_914_fu_21310_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:24:25,264]       |                              ^
[2025-10-13 21:24:25,264] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56710:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:24:25,264] 56710 | assign ret_V_916_fu_25245_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:24:25,264]       |                              ^
[2025-10-13 21:24:25,264] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56712:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:24:25,264] 56712 | assign ret_V_917_fu_21323_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:24:25,264]       |                              ^
[2025-10-13 21:24:25,264] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56714:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:24:25,264] 56714 | assign ret_V_919_fu_21336_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:24:25,264]       |                              ^
[2025-10-13 21:24:25,264] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56716:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:24:25,264] 56716 | assign ret_V_91_fu_17917_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:24:25,264]       |                             ^
[2025-10-13 21:24:25,264] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56718:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:24:25,264] 56718 | assign ret_V_921_fu_21349_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:24:25,264]       |                              ^
[2025-10-13 21:24:25,264] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56720:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:24:25,264] 56720 | assign ret_V_923_fu_21362_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:24:25,264]       |                              ^
[2025-10-13 21:24:25,264] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56722:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:24:25,264] 56722 | assign ret_V_926_fu_25258_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:24:25,264]       |                              ^
[2025-10-13 21:24:25,264] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56724:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:24:25,264] 56724 | assign ret_V_930_fu_21375_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:24:25,264]       |                              ^
[2025-10-13 21:24:25,264] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56726:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:24:25,264] 56726 | assign ret_V_932_fu_25297_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:24:25,264]       |                              ^
[2025-10-13 21:24:25,264] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56728:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:24:25,264] 56728 | assign ret_V_933_fu_21388_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:24:25,264]       |                              ^
[2025-10-13 21:24:25,264] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56730:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:24:25,264] 56730 | assign ret_V_935_fu_21401_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:24:25,264]       |                              ^
[2025-10-13 21:24:25,264] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56732:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:24:25,264] 56732 | assign ret_V_937_fu_21414_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:24:25,264]       |                              ^
[2025-10-13 21:24:25,264] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56734:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:24:25,264] 56734 | assign ret_V_939_fu_21427_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:24:25,264]       |                              ^
[2025-10-13 21:24:25,264] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56736:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:24:25,264] 56736 | assign ret_V_942_fu_25310_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:24:25,264]       |                              ^
[2025-10-13 21:24:25,264] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56738:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:24:25,264] 56738 | assign ret_V_946_fu_21440_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:24:25,264]       |                              ^
[2025-10-13 21:24:25,264] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56740:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:24:25,264] 56740 | assign ret_V_948_fu_25349_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:24:25,264]       |                              ^
[2025-10-13 21:24:25,264] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56742:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:24:25,264] 56742 | assign ret_V_949_fu_21453_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:24:25,264]       |                              ^
[2025-10-13 21:24:25,264] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56744:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_fu_17537_p1' generates 8 bits.
[2025-10-13 21:24:25,264] 56744 | assign ret_V_94_fu_17930_p1 = zext_ln1494_14_fu_17537_p1;
[2025-10-13 21:24:25,264]       |                             ^
[2025-10-13 21:24:25,264] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56746:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:24:25,264] 56746 | assign ret_V_951_fu_21466_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:24:25,264]       |                              ^
[2025-10-13 21:24:25,264] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56748:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:24:25,264] 56748 | assign ret_V_953_fu_21479_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:24:25,264]       |                              ^
[2025-10-13 21:24:25,264] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56750:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:24:25,264] 56750 | assign ret_V_955_fu_21492_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:24:25,264]       |                              ^
[2025-10-13 21:24:25,264] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56752:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:24:25,264] 56752 | assign ret_V_958_fu_25362_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:24:25,264]       |                              ^
[2025-10-13 21:24:25,264] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56754:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:24:25,264] 56754 | assign ret_V_962_fu_21505_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:24:25,264]       |                              ^
[2025-10-13 21:24:25,264] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56756:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:24:25,264] 56756 | assign ret_V_964_fu_25401_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:24:25,264]       |                              ^
[2025-10-13 21:24:25,264] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56758:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:24:25,264] 56758 | assign ret_V_965_fu_21518_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:24:25,264]       |                              ^
[2025-10-13 21:24:25,264] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56760:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:24:25,264] 56760 | assign ret_V_967_fu_21531_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:24:25,264]       |                              ^
[2025-10-13 21:24:25,264] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56762:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:24:25,264] 56762 | assign ret_V_969_fu_21544_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:24:25,264]       |                              ^
[2025-10-13 21:24:25,264] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56764:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:24:25,264] 56764 | assign ret_V_971_fu_21557_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:24:25,264]       |                              ^
[2025-10-13 21:24:25,264] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56766:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:24:25,264] 56766 | assign ret_V_974_fu_25414_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:24:25,264]       |                              ^
[2025-10-13 21:24:25,264] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56768:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:24:25,264] 56768 | assign ret_V_978_fu_21570_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:24:25,264]       |                              ^
[2025-10-13 21:24:25,264] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56770:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:24:25,264] 56770 | assign ret_V_980_fu_25453_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:24:25,264]       |                              ^
[2025-10-13 21:24:25,264] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56772:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:24:25,264] 56772 | assign ret_V_981_fu_21583_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:24:25,264]       |                              ^
[2025-10-13 21:24:25,264] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56774:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:24:25,264] 56774 | assign ret_V_983_fu_21596_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:24:25,264]       |                              ^
[2025-10-13 21:24:25,264] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56776:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:24:25,264] 56776 | assign ret_V_985_fu_21609_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:24:25,264]       |                              ^
[2025-10-13 21:24:25,265] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56778:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-13 21:24:25,265] 56778 | assign ret_V_987_fu_21622_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-13 21:24:25,265]       |                              ^
[2025-10-13 21:24:25,265] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56780:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:24:25,265] 56780 | assign ret_V_98_fu_17943_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:24:25,265]       |                             ^
[2025-10-13 21:24:25,265] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56782:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-13 21:24:25,265] 56782 | assign ret_V_990_fu_25466_p1 = zext_ln1494_14_reg_61495;
[2025-10-13 21:24:25,265]       |                              ^
[2025-10-13 21:24:25,265] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56784:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-13 21:24:25,265] 56784 | assign ret_V_994_fu_21635_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-13 21:24:25,265]       |                              ^
[2025-10-13 21:24:25,265] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56786:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-13 21:24:25,265] 56786 | assign ret_V_996_fu_25505_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-13 21:24:25,265]       |                              ^
[2025-10-13 21:24:25,265] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56788:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-13 21:24:25,265] 56788 | assign ret_V_997_fu_21648_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-13 21:24:25,265]       |                              ^
[2025-10-13 21:24:25,265] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56790:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-13 21:24:25,265] 56790 | assign ret_V_999_fu_21661_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-13 21:24:25,265]       |                              ^
[2025-10-13 21:24:25,265] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56792:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-13 21:24:25,265] 56792 | assign ret_V_9_fu_17508_p0 = zext_ln1494_9_fu_17505_p1;
[2025-10-13 21:24:25,265]       |                            ^
[2025-10-13 21:24:25,265] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56794:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47641_p3' generates 9 bits.
[2025-10-13 21:24:25,265] 56794 | assign sext_ln840_101_fu_22685_p1 = grp_fu_47641_p3;
[2025-10-13 21:24:25,265]       |                                   ^
[2025-10-13 21:24:25,265] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56796:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47650_p3' generates 9 bits.
[2025-10-13 21:24:25,265] 56796 | assign sext_ln840_102_fu_22688_p1 = grp_fu_47650_p3;
[2025-10-13 21:24:25,265]       |                                   ^
[2025-10-13 21:24:25,265] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56798:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,265] 56798 | assign sext_ln840_103_fu_26076_p1 = $signed(add_ln840_117_reg_63647);
[2025-10-13 21:24:25,265]       |                                   ^
[2025-10-13 21:24:25,265] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56800:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47623_p3' generates 9 bits.
[2025-10-13 21:24:25,265] 56800 | assign sext_ln840_104_fu_22697_p1 = grp_fu_47623_p3;
[2025-10-13 21:24:25,265]       |                                   ^
[2025-10-13 21:24:25,265] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56802:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47632_p3' generates 9 bits.
[2025-10-13 21:24:25,265] 56802 | assign sext_ln840_105_fu_22700_p1 = grp_fu_47632_p3;
[2025-10-13 21:24:25,265]       |                                   ^
[2025-10-13 21:24:25,265] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56804:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,265] 56804 | assign sext_ln840_106_fu_26085_p1 = $signed(add_ln840_121_reg_63652);
[2025-10-13 21:24:25,265]       |                                   ^
[2025-10-13 21:24:25,265] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56806:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50404_p3' generates 9 bits.
[2025-10-13 21:24:25,265] 56806 | assign sext_ln840_107_fu_26088_p1 = grp_fu_50404_p3;
[2025-10-13 21:24:25,265]       |                                   ^
[2025-10-13 21:24:25,265] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56808:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50413_p3' generates 10 bits.
[2025-10-13 21:24:25,265] 56808 | assign sext_ln840_109_fu_26091_p1 = grp_fu_50413_p3;
[2025-10-13 21:24:25,265]       |                                   ^
[2025-10-13 21:24:25,265] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56810:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:24:25,265] 56810 | assign sext_ln840_110_fu_26100_p1 = $signed(add_ln840_125_fu_26094_p2);
[2025-10-13 21:24:25,265]       |                                   ^
[2025-10-13 21:24:25,265] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56812:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:24:25,265] 56812 | assign sext_ln840_111_fu_26110_p1 = $signed(add_ln840_126_fu_26104_p2);
[2025-10-13 21:24:25,265]       |                                   ^
[2025-10-13 21:24:25,265] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56814:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47695_p3' generates 9 bits.
[2025-10-13 21:24:25,265] 56814 | assign sext_ln840_115_fu_22728_p1 = grp_fu_47695_p3;
[2025-10-13 21:24:25,265]       |                                   ^
[2025-10-13 21:24:25,265] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56816:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47704_p3' generates 9 bits.
[2025-10-13 21:24:25,265] 56816 | assign sext_ln840_116_fu_22731_p1 = grp_fu_47704_p3;
[2025-10-13 21:24:25,265]       |                                   ^
[2025-10-13 21:24:25,265] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56818:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,265] 56818 | assign sext_ln840_117_fu_26125_p1 = $signed(add_ln840_133_reg_63672);
[2025-10-13 21:24:25,265]       |                                   ^
[2025-10-13 21:24:25,265] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56820:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47677_p3' generates 9 bits.
[2025-10-13 21:24:25,265] 56820 | assign sext_ln840_118_fu_22740_p1 = grp_fu_47677_p3;
[2025-10-13 21:24:25,265]       |                                   ^
[2025-10-13 21:24:25,265] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56822:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47686_p3' generates 9 bits.
[2025-10-13 21:24:25,265] 56822 | assign sext_ln840_119_fu_22743_p1 = grp_fu_47686_p3;
[2025-10-13 21:24:25,265]       |                                   ^
[2025-10-13 21:24:25,265] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56824:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50224_p3' generates 10 bits.
[2025-10-13 21:24:25,265] 56824 | assign sext_ln840_11_fu_25748_p1 = grp_fu_50224_p3;
[2025-10-13 21:24:25,265]       |                                  ^
[2025-10-13 21:24:25,265] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56826:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,265] 56826 | assign sext_ln840_120_fu_26134_p1 = $signed(add_ln840_137_reg_63677);
[2025-10-13 21:24:25,265]       |                                   ^
[2025-10-13 21:24:25,265] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56828:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50431_p3' generates 9 bits.
[2025-10-13 21:24:25,265] 56828 | assign sext_ln840_121_fu_26137_p1 = grp_fu_50431_p3;
[2025-10-13 21:24:25,265]       |                                   ^
[2025-10-13 21:24:25,265] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56830:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50440_p3' generates 10 bits.
[2025-10-13 21:24:25,265] 56830 | assign sext_ln840_123_fu_26140_p1 = grp_fu_50440_p3;
[2025-10-13 21:24:25,265]       |                                   ^
[2025-10-13 21:24:25,265] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56832:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:24:25,265] 56832 | assign sext_ln840_124_fu_26149_p1 = $signed(add_ln840_141_fu_26143_p2);
[2025-10-13 21:24:25,265]       |                                   ^
[2025-10-13 21:24:25,265] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56834:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:24:25,265] 56834 | assign sext_ln840_125_fu_26159_p1 = $signed(add_ln840_142_fu_26153_p2);
[2025-10-13 21:24:25,265]       |                                   ^
[2025-10-13 21:24:25,265] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56836:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47749_p3' generates 9 bits.
[2025-10-13 21:24:25,265] 56836 | assign sext_ln840_129_fu_22771_p1 = grp_fu_47749_p3;
[2025-10-13 21:24:25,265]       |                                   ^
[2025-10-13 21:24:25,265] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56838:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:24:25,265] 56838 | assign sext_ln840_12_fu_25757_p1 = $signed(add_ln840_13_fu_25751_p2);
[2025-10-13 21:24:25,265]       |                                  ^
[2025-10-13 21:24:25,265] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56840:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47758_p3' generates 9 bits.
[2025-10-13 21:24:25,265] 56840 | assign sext_ln840_130_fu_22774_p1 = grp_fu_47758_p3;
[2025-10-13 21:24:25,265]       |                                   ^
[2025-10-13 21:24:25,265] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56842:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,265] 56842 | assign sext_ln840_131_fu_26174_p1 = $signed(add_ln840_149_reg_63697);
[2025-10-13 21:24:25,265]       |                                   ^
[2025-10-13 21:24:25,265] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56844:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47731_p3' generates 9 bits.
[2025-10-13 21:24:25,265] 56844 | assign sext_ln840_132_fu_22783_p1 = grp_fu_47731_p3;
[2025-10-13 21:24:25,265]       |                                   ^
[2025-10-13 21:24:25,265] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56846:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47740_p3' generates 9 bits.
[2025-10-13 21:24:25,265] 56846 | assign sext_ln840_133_fu_22786_p1 = grp_fu_47740_p3;
[2025-10-13 21:24:25,265]       |                                   ^
[2025-10-13 21:24:25,265] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56848:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,265] 56848 | assign sext_ln840_134_fu_26183_p1 = $signed(add_ln840_153_reg_63702);
[2025-10-13 21:24:25,265]       |                                   ^
[2025-10-13 21:24:25,265] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56850:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50458_p3' generates 9 bits.
[2025-10-13 21:24:25,265] 56850 | assign sext_ln840_135_fu_26186_p1 = grp_fu_50458_p3;
[2025-10-13 21:24:25,265]       |                                   ^
[2025-10-13 21:24:25,265] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56852:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50467_p3' generates 10 bits.
[2025-10-13 21:24:25,265] 56852 | assign sext_ln840_137_fu_26189_p1 = grp_fu_50467_p3;
[2025-10-13 21:24:25,266]       |                                   ^
[2025-10-13 21:24:25,266] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56854:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:24:25,266] 56854 | assign sext_ln840_138_fu_26198_p1 = $signed(add_ln840_157_fu_26192_p2);
[2025-10-13 21:24:25,266]       |                                   ^
[2025-10-13 21:24:25,266] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56856:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:24:25,266] 56856 | assign sext_ln840_139_fu_26208_p1 = $signed(add_ln840_158_fu_26202_p2);
[2025-10-13 21:24:25,266]       |                                   ^
[2025-10-13 21:24:25,266] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56858:34: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:24:25,266] 56858 | assign sext_ln840_13_fu_25767_p1 = $signed(add_ln840_14_fu_25761_p2);
[2025-10-13 21:24:25,266]       |                                  ^
[2025-10-13 21:24:25,266] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56860:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50503_p3' generates 9 bits.
[2025-10-13 21:24:25,266] 56860 | assign sext_ln840_142_fu_26218_p1 = grp_fu_50503_p3;
[2025-10-13 21:24:25,266]       |                                   ^
[2025-10-13 21:24:25,266] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56862:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47803_p3' generates 9 bits.
[2025-10-13 21:24:25,266] 56862 | assign sext_ln840_143_fu_22823_p1 = grp_fu_47803_p3;
[2025-10-13 21:24:25,266]       |                                   ^
[2025-10-13 21:24:25,266] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56864:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47812_p3' generates 9 bits.
[2025-10-13 21:24:25,266] 56864 | assign sext_ln840_144_fu_22826_p1 = grp_fu_47812_p3;
[2025-10-13 21:24:25,266]       |                                   ^
[2025-10-13 21:24:25,266] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56866:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,266] 56866 | assign sext_ln840_145_fu_26226_p1 = $signed(add_ln840_165_reg_63722);
[2025-10-13 21:24:25,266]       |                                   ^
[2025-10-13 21:24:25,266] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56868:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47785_p3' generates 9 bits.
[2025-10-13 21:24:25,266] 56868 | assign sext_ln840_146_fu_22835_p1 = grp_fu_47785_p3;
[2025-10-13 21:24:25,266]       |                                   ^
[2025-10-13 21:24:25,266] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56870:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47794_p3' generates 9 bits.
[2025-10-13 21:24:25,266] 56870 | assign sext_ln840_147_fu_22838_p1 = grp_fu_47794_p3;
[2025-10-13 21:24:25,266]       |                                   ^
[2025-10-13 21:24:25,266] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56872:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,266] 56872 | assign sext_ln840_148_fu_26235_p1 = $signed(add_ln840_169_reg_63727);
[2025-10-13 21:24:25,266]       |                                   ^
[2025-10-13 21:24:25,266] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56874:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50485_p3' generates 9 bits.
[2025-10-13 21:24:25,266] 56874 | assign sext_ln840_149_fu_26238_p1 = grp_fu_50485_p3;
[2025-10-13 21:24:25,266]       |                                   ^
[2025-10-13 21:24:25,266] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56876:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50494_p3' generates 10 bits.
[2025-10-13 21:24:25,266] 56876 | assign sext_ln840_151_fu_26241_p1 = grp_fu_50494_p3;
[2025-10-13 21:24:25,266]       |                                   ^
[2025-10-13 21:24:25,266] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56878:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:24:25,266] 56878 | assign sext_ln840_152_fu_26250_p1 = $signed(add_ln840_173_fu_26244_p2);
[2025-10-13 21:24:25,266]       |                                   ^
[2025-10-13 21:24:25,266] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56880:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:24:25,266] 56880 | assign sext_ln840_153_fu_26260_p1 = $signed(add_ln840_174_fu_26254_p2);
[2025-10-13 21:24:25,266]       |                                   ^
[2025-10-13 21:24:25,266] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56882:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50538_p3' generates 9 bits.
[2025-10-13 21:24:25,266] 56882 | assign sext_ln840_156_fu_26270_p1 = grp_fu_50538_p3;
[2025-10-13 21:24:25,266]       |                                   ^
[2025-10-13 21:24:25,266] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56884:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47848_p3' generates 9 bits.
[2025-10-13 21:24:25,266] 56884 | assign sext_ln840_157_fu_22875_p1 = grp_fu_47848_p3;
[2025-10-13 21:24:25,266]       |                                   ^
[2025-10-13 21:24:25,266] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56886:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47857_p3' generates 9 bits.
[2025-10-13 21:24:25,266] 56886 | assign sext_ln840_158_fu_22878_p1 = grp_fu_47857_p3;
[2025-10-13 21:24:25,266]       |                                   ^
[2025-10-13 21:24:25,266] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56888:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,266] 56888 | assign sext_ln840_159_fu_26278_p1 = $signed(add_ln840_181_reg_63747);
[2025-10-13 21:24:25,266]       |                                   ^
[2025-10-13 21:24:25,266] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56890:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47830_p3' generates 9 bits.
[2025-10-13 21:24:25,266] 56890 | assign sext_ln840_160_fu_22887_p1 = grp_fu_47830_p3;
[2025-10-13 21:24:25,266]       |                                   ^
[2025-10-13 21:24:25,266] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56892:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47839_p3' generates 9 bits.
[2025-10-13 21:24:25,266] 56892 | assign sext_ln840_161_fu_22890_p1 = grp_fu_47839_p3;
[2025-10-13 21:24:25,266]       |                                   ^
[2025-10-13 21:24:25,266] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56894:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,266] 56894 | assign sext_ln840_162_fu_26287_p1 = $signed(add_ln840_185_reg_63752);
[2025-10-13 21:24:25,266]       |                                   ^
[2025-10-13 21:24:25,266] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56896:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50520_p3' generates 9 bits.
[2025-10-13 21:24:25,266] 56896 | assign sext_ln840_163_fu_26290_p1 = grp_fu_50520_p3;
[2025-10-13 21:24:25,266]       |                                   ^
[2025-10-13 21:24:25,266] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56898:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50529_p3' generates 10 bits.
[2025-10-13 21:24:25,266] 56898 | assign sext_ln840_165_fu_26293_p1 = grp_fu_50529_p3;
[2025-10-13 21:24:25,266]       |                                   ^
[2025-10-13 21:24:25,266] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56900:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:24:25,266] 56900 | assign sext_ln840_166_fu_26302_p1 = $signed(add_ln840_189_fu_26296_p2);
[2025-10-13 21:24:25,266]       |                                   ^
[2025-10-13 21:24:25,266] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56902:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:24:25,266] 56902 | assign sext_ln840_167_fu_26312_p1 = $signed(add_ln840_190_fu_26306_p2);
[2025-10-13 21:24:25,266]       |                                   ^
[2025-10-13 21:24:25,266] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56904:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50573_p3' generates 9 bits.
[2025-10-13 21:24:25,266] 56904 | assign sext_ln840_170_fu_26322_p1 = grp_fu_50573_p3;
[2025-10-13 21:24:25,266]       |                                   ^
[2025-10-13 21:24:25,266] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56906:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47893_p3' generates 9 bits.
[2025-10-13 21:24:25,266] 56906 | assign sext_ln840_171_fu_22927_p1 = grp_fu_47893_p3;
[2025-10-13 21:24:25,266]       |                                   ^
[2025-10-13 21:24:25,266] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56908:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47902_p3' generates 9 bits.
[2025-10-13 21:24:25,266] 56908 | assign sext_ln840_172_fu_22930_p1 = grp_fu_47902_p3;
[2025-10-13 21:24:25,266]       |                                   ^
[2025-10-13 21:24:25,266] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56910:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,266] 56910 | assign sext_ln840_173_fu_26330_p1 = $signed(add_ln840_197_reg_63772);
[2025-10-13 21:24:25,266]       |                                   ^
[2025-10-13 21:24:25,266] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56912:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47875_p3' generates 9 bits.
[2025-10-13 21:24:25,266] 56912 | assign sext_ln840_174_fu_22939_p1 = grp_fu_47875_p3;
[2025-10-13 21:24:25,266]       |                                   ^
[2025-10-13 21:24:25,266] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56914:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47884_p3' generates 9 bits.
[2025-10-13 21:24:25,266] 56914 | assign sext_ln840_175_fu_22942_p1 = grp_fu_47884_p3;
[2025-10-13 21:24:25,266]       |                                   ^
[2025-10-13 21:24:25,266] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56916:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,266] 56916 | assign sext_ln840_176_fu_26339_p1 = $signed(add_ln840_201_reg_63777);
[2025-10-13 21:24:25,266]       |                                   ^
[2025-10-13 21:24:25,266] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56918:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50555_p3' generates 9 bits.
[2025-10-13 21:24:25,266] 56918 | assign sext_ln840_177_fu_26342_p1 = grp_fu_50555_p3;
[2025-10-13 21:24:25,266]       |                                   ^
[2025-10-13 21:24:25,266] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56920:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50564_p3' generates 10 bits.
[2025-10-13 21:24:25,266] 56920 | assign sext_ln840_179_fu_26345_p1 = grp_fu_50564_p3;
[2025-10-13 21:24:25,266]       |                                   ^
[2025-10-13 21:24:25,266] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56922:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47317_p3' generates 9 bits.
[2025-10-13 21:24:25,266] 56922 | assign sext_ln840_17_fu_22427_p1 = grp_fu_47317_p3;
[2025-10-13 21:24:25,266]       |                                  ^
[2025-10-13 21:24:25,266] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56924:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:24:25,266] 56924 | assign sext_ln840_180_fu_26354_p1 = $signed(add_ln840_205_fu_26348_p2);
[2025-10-13 21:24:25,266]       |                                   ^
[2025-10-13 21:24:25,266] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56926:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:24:25,266] 56926 | assign sext_ln840_181_fu_26364_p1 = $signed(add_ln840_206_fu_26358_p2);
[2025-10-13 21:24:25,266]       |                                   ^
[2025-10-13 21:24:25,266] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56928:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50608_p3' generates 9 bits.
[2025-10-13 21:24:25,266] 56928 | assign sext_ln840_184_fu_26374_p1 = grp_fu_50608_p3;
[2025-10-13 21:24:25,266]       |                                   ^
[2025-10-13 21:24:25,266] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56930:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47938_p3' generates 9 bits.
[2025-10-13 21:24:25,267] 56930 | assign sext_ln840_185_fu_22979_p1 = grp_fu_47938_p3;
[2025-10-13 21:24:25,267]       |                                   ^
[2025-10-13 21:24:25,267] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56932:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47947_p3' generates 9 bits.
[2025-10-13 21:24:25,267] 56932 | assign sext_ln840_186_fu_22982_p1 = grp_fu_47947_p3;
[2025-10-13 21:24:25,267]       |                                   ^
[2025-10-13 21:24:25,267] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56934:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,267] 56934 | assign sext_ln840_187_fu_26382_p1 = $signed(add_ln840_213_reg_63797);
[2025-10-13 21:24:25,267]       |                                   ^
[2025-10-13 21:24:25,267] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56936:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47920_p3' generates 9 bits.
[2025-10-13 21:24:25,267] 56936 | assign sext_ln840_188_fu_22991_p1 = grp_fu_47920_p3;
[2025-10-13 21:24:25,267]       |                                   ^
[2025-10-13 21:24:25,267] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56938:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47929_p3' generates 9 bits.
[2025-10-13 21:24:25,267] 56938 | assign sext_ln840_189_fu_22994_p1 = grp_fu_47929_p3;
[2025-10-13 21:24:25,267]       |                                   ^
[2025-10-13 21:24:25,267] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56940:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47326_p3' generates 9 bits.
[2025-10-13 21:24:25,267] 56940 | assign sext_ln840_18_fu_22430_p1 = grp_fu_47326_p3;
[2025-10-13 21:24:25,267]       |                                  ^
[2025-10-13 21:24:25,267] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56942:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,267] 56942 | assign sext_ln840_190_fu_26391_p1 = $signed(add_ln840_217_reg_63802);
[2025-10-13 21:24:25,267]       |                                   ^
[2025-10-13 21:24:25,267] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56944:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50590_p3' generates 9 bits.
[2025-10-13 21:24:25,267] 56944 | assign sext_ln840_191_fu_26394_p1 = grp_fu_50590_p3;
[2025-10-13 21:24:25,267]       |                                   ^
[2025-10-13 21:24:25,267] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56946:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50599_p3' generates 10 bits.
[2025-10-13 21:24:25,267] 56946 | assign sext_ln840_193_fu_26397_p1 = grp_fu_50599_p3;
[2025-10-13 21:24:25,267]       |                                   ^
[2025-10-13 21:24:25,267] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56948:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:24:25,267] 56948 | assign sext_ln840_194_fu_26406_p1 = $signed(add_ln840_221_fu_26400_p2);
[2025-10-13 21:24:25,267]       |                                   ^
[2025-10-13 21:24:25,267] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56950:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:24:25,267] 56950 | assign sext_ln840_195_fu_26416_p1 = $signed(add_ln840_222_fu_26410_p2);
[2025-10-13 21:24:25,267]       |                                   ^
[2025-10-13 21:24:25,267] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56952:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50643_p3' generates 9 bits.
[2025-10-13 21:24:25,267] 56952 | assign sext_ln840_198_fu_26426_p1 = grp_fu_50643_p3;
[2025-10-13 21:24:25,267]       |                                   ^
[2025-10-13 21:24:25,267] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56954:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47983_p3' generates 9 bits.
[2025-10-13 21:24:25,267] 56954 | assign sext_ln840_199_fu_23031_p1 = grp_fu_47983_p3;
[2025-10-13 21:24:25,267]       |                                   ^
[2025-10-13 21:24:25,267] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56956:34: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,267] 56956 | assign sext_ln840_19_fu_25782_p1 = $signed(add_ln840_21_reg_63497);
[2025-10-13 21:24:25,267]       |                                  ^
[2025-10-13 21:24:25,267] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56958:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47992_p3' generates 9 bits.
[2025-10-13 21:24:25,267] 56958 | assign sext_ln840_200_fu_23034_p1 = grp_fu_47992_p3;
[2025-10-13 21:24:25,267]       |                                   ^
[2025-10-13 21:24:25,267] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56960:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,267] 56960 | assign sext_ln840_201_fu_26434_p1 = $signed(add_ln840_229_reg_63822);
[2025-10-13 21:24:25,267]       |                                   ^
[2025-10-13 21:24:25,267] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56962:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47965_p3' generates 9 bits.
[2025-10-13 21:24:25,267] 56962 | assign sext_ln840_202_fu_23043_p1 = grp_fu_47965_p3;
[2025-10-13 21:24:25,267]       |                                   ^
[2025-10-13 21:24:25,267] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56964:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47974_p3' generates 9 bits.
[2025-10-13 21:24:25,267] 56964 | assign sext_ln840_203_fu_23046_p1 = grp_fu_47974_p3;
[2025-10-13 21:24:25,267]       |                                   ^
[2025-10-13 21:24:25,267] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56966:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,267] 56966 | assign sext_ln840_204_fu_26443_p1 = $signed(add_ln840_233_reg_63827);
[2025-10-13 21:24:25,267]       |                                   ^
[2025-10-13 21:24:25,267] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56968:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50625_p3' generates 9 bits.
[2025-10-13 21:24:25,267] 56968 | assign sext_ln840_205_fu_26446_p1 = grp_fu_50625_p3;
[2025-10-13 21:24:25,267]       |                                   ^
[2025-10-13 21:24:25,267] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56970:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50634_p3' generates 10 bits.
[2025-10-13 21:24:25,267] 56970 | assign sext_ln840_207_fu_26449_p1 = grp_fu_50634_p3;
[2025-10-13 21:24:25,267]       |                                   ^
[2025-10-13 21:24:25,267] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56972:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:24:25,267] 56972 | assign sext_ln840_208_fu_26458_p1 = $signed(add_ln840_237_fu_26452_p2);
[2025-10-13 21:24:25,267]       |                                   ^
[2025-10-13 21:24:25,267] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56974:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:24:25,267] 56974 | assign sext_ln840_209_fu_26468_p1 = $signed(add_ln840_238_fu_26462_p2);
[2025-10-13 21:24:25,267]       |                                   ^
[2025-10-13 21:24:25,267] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56976:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47299_p3' generates 9 bits.
[2025-10-13 21:24:25,267] 56976 | assign sext_ln840_20_fu_22439_p1 = grp_fu_47299_p3;
[2025-10-13 21:24:25,267]       |                                  ^
[2025-10-13 21:24:25,267] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56978:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50678_p3' generates 9 bits.
[2025-10-13 21:24:25,267] 56978 | assign sext_ln840_212_fu_26478_p1 = grp_fu_50678_p3;
[2025-10-13 21:24:25,267]       |                                   ^
[2025-10-13 21:24:25,267] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56980:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48028_p3' generates 9 bits.
[2025-10-13 21:24:25,267] 56980 | assign sext_ln840_213_fu_23083_p1 = grp_fu_48028_p3;
[2025-10-13 21:24:25,267]       |                                   ^
[2025-10-13 21:24:25,267] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56982:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48037_p3' generates 9 bits.
[2025-10-13 21:24:25,267] 56982 | assign sext_ln840_214_fu_23086_p1 = grp_fu_48037_p3;
[2025-10-13 21:24:25,267]       |                                   ^
[2025-10-13 21:24:25,267] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56984:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,267] 56984 | assign sext_ln840_215_fu_26486_p1 = $signed(add_ln840_245_reg_63847);
[2025-10-13 21:24:25,267]       |                                   ^
[2025-10-13 21:24:25,267] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56986:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48010_p3' generates 9 bits.
[2025-10-13 21:24:25,267] 56986 | assign sext_ln840_216_fu_23095_p1 = grp_fu_48010_p3;
[2025-10-13 21:24:25,267]       |                                   ^
[2025-10-13 21:24:25,267] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56988:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48019_p3' generates 9 bits.
[2025-10-13 21:24:25,267] 56988 | assign sext_ln840_217_fu_23098_p1 = grp_fu_48019_p3;
[2025-10-13 21:24:25,267]       |                                   ^
[2025-10-13 21:24:25,267] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56990:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,267] 56990 | assign sext_ln840_218_fu_26495_p1 = $signed(add_ln840_249_reg_63852);
[2025-10-13 21:24:25,267]       |                                   ^
[2025-10-13 21:24:25,267] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56992:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50660_p3' generates 9 bits.
[2025-10-13 21:24:25,267] 56992 | assign sext_ln840_219_fu_26498_p1 = grp_fu_50660_p3;
[2025-10-13 21:24:25,267]       |                                   ^
[2025-10-13 21:24:25,267] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56994:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47308_p3' generates 9 bits.
[2025-10-13 21:24:25,267] 56994 | assign sext_ln840_21_fu_22442_p1 = grp_fu_47308_p3;
[2025-10-13 21:24:25,267]       |                                  ^
[2025-10-13 21:24:25,267] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56996:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50669_p3' generates 10 bits.
[2025-10-13 21:24:25,267] 56996 | assign sext_ln840_221_fu_26501_p1 = grp_fu_50669_p3;
[2025-10-13 21:24:25,267]       |                                   ^
[2025-10-13 21:24:25,267] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:56998:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:24:25,267] 56998 | assign sext_ln840_222_fu_26510_p1 = $signed(add_ln840_253_fu_26504_p2);
[2025-10-13 21:24:25,267]       |                                   ^
[2025-10-13 21:24:25,267] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57000:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:24:25,267] 57000 | assign sext_ln840_223_fu_26520_p1 = $signed(add_ln840_254_fu_26514_p2);
[2025-10-13 21:24:25,267]       |                                   ^
[2025-10-13 21:24:25,267] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57002:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50713_p3' generates 9 bits.
[2025-10-13 21:24:25,267] 57002 | assign sext_ln840_226_fu_26530_p1 = grp_fu_50713_p3;
[2025-10-13 21:24:25,267]       |                                   ^
[2025-10-13 21:24:25,267] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57004:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48073_p3' generates 9 bits.
[2025-10-13 21:24:25,267] 57004 | assign sext_ln840_227_fu_23135_p1 = grp_fu_48073_p3;
[2025-10-13 21:24:25,267]       |                                   ^
[2025-10-13 21:24:25,267] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57006:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48082_p3' generates 9 bits.
[2025-10-13 21:24:25,267] 57006 | assign sext_ln840_228_fu_23138_p1 = grp_fu_48082_p3;
[2025-10-13 21:24:25,267]       |                                   ^
[2025-10-13 21:24:25,268] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57008:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,268] 57008 | assign sext_ln840_229_fu_26538_p1 = $signed(add_ln840_261_reg_63872);
[2025-10-13 21:24:25,268]       |                                   ^
[2025-10-13 21:24:25,268] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57010:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,268] 57010 | assign sext_ln840_22_fu_25791_p1 = $signed(add_ln840_25_reg_63502);
[2025-10-13 21:24:25,268]       |                                  ^
[2025-10-13 21:24:25,268] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57012:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48055_p3' generates 9 bits.
[2025-10-13 21:24:25,268] 57012 | assign sext_ln840_230_fu_23147_p1 = grp_fu_48055_p3;
[2025-10-13 21:24:25,268]       |                                   ^
[2025-10-13 21:24:25,268] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57014:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48064_p3' generates 9 bits.
[2025-10-13 21:24:25,268] 57014 | assign sext_ln840_231_fu_23150_p1 = grp_fu_48064_p3;
[2025-10-13 21:24:25,268]       |                                   ^
[2025-10-13 21:24:25,268] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57016:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,268] 57016 | assign sext_ln840_232_fu_26547_p1 = $signed(add_ln840_265_reg_63877);
[2025-10-13 21:24:25,268]       |                                   ^
[2025-10-13 21:24:25,268] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57018:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50695_p3' generates 9 bits.
[2025-10-13 21:24:25,268] 57018 | assign sext_ln840_233_fu_26550_p1 = grp_fu_50695_p3;
[2025-10-13 21:24:25,268]       |                                   ^
[2025-10-13 21:24:25,268] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57020:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50704_p3' generates 10 bits.
[2025-10-13 21:24:25,268] 57020 | assign sext_ln840_235_fu_26553_p1 = grp_fu_50704_p3;
[2025-10-13 21:24:25,268]       |                                   ^
[2025-10-13 21:24:25,268] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57022:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:24:25,268] 57022 | assign sext_ln840_236_fu_26562_p1 = $signed(add_ln840_269_fu_26556_p2);
[2025-10-13 21:24:25,268]       |                                   ^
[2025-10-13 21:24:25,268] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57024:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:24:25,268] 57024 | assign sext_ln840_237_fu_26572_p1 = $signed(add_ln840_270_fu_26566_p2);
[2025-10-13 21:24:25,268]       |                                   ^
[2025-10-13 21:24:25,268] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57026:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50242_p3' generates 9 bits.
[2025-10-13 21:24:25,268] 57026 | assign sext_ln840_23_fu_25794_p1 = grp_fu_50242_p3;
[2025-10-13 21:24:25,268]       |                                  ^
[2025-10-13 21:24:25,268] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57028:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50748_p3' generates 9 bits.
[2025-10-13 21:24:25,268] 57028 | assign sext_ln840_240_fu_26582_p1 = grp_fu_50748_p3;
[2025-10-13 21:24:25,268]       |                                   ^
[2025-10-13 21:24:25,268] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57030:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48118_p3' generates 9 bits.
[2025-10-13 21:24:25,268] 57030 | assign sext_ln840_241_fu_23187_p1 = grp_fu_48118_p3;
[2025-10-13 21:24:25,268]       |                                   ^
[2025-10-13 21:24:25,268] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57032:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48127_p3' generates 9 bits.
[2025-10-13 21:24:25,268] 57032 | assign sext_ln840_242_fu_23190_p1 = grp_fu_48127_p3;
[2025-10-13 21:24:25,268]       |                                   ^
[2025-10-13 21:24:25,268] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57034:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,268] 57034 | assign sext_ln840_243_fu_26590_p1 = $signed(add_ln840_277_reg_63897);
[2025-10-13 21:24:25,268]       |                                   ^
[2025-10-13 21:24:25,268] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57036:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48100_p3' generates 9 bits.
[2025-10-13 21:24:25,268] 57036 | assign sext_ln840_244_fu_23199_p1 = grp_fu_48100_p3;
[2025-10-13 21:24:25,268]       |                                   ^
[2025-10-13 21:24:25,268] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57038:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48109_p3' generates 9 bits.
[2025-10-13 21:24:25,268] 57038 | assign sext_ln840_245_fu_23202_p1 = grp_fu_48109_p3;
[2025-10-13 21:24:25,268]       |                                   ^
[2025-10-13 21:24:25,268] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57040:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,268] 57040 | assign sext_ln840_246_fu_26599_p1 = $signed(add_ln840_281_reg_63902);
[2025-10-13 21:24:25,268]       |                                   ^
[2025-10-13 21:24:25,268] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57042:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50730_p3' generates 9 bits.
[2025-10-13 21:24:25,268] 57042 | assign sext_ln840_247_fu_26602_p1 = grp_fu_50730_p3;
[2025-10-13 21:24:25,268]       |                                   ^
[2025-10-13 21:24:25,268] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57044:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50739_p3' generates 10 bits.
[2025-10-13 21:24:25,268] 57044 | assign sext_ln840_249_fu_26605_p1 = grp_fu_50739_p3;
[2025-10-13 21:24:25,268]       |                                   ^
[2025-10-13 21:24:25,268] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57046:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:24:25,268] 57046 | assign sext_ln840_250_fu_26614_p1 = $signed(add_ln840_285_fu_26608_p2);
[2025-10-13 21:24:25,268]       |                                   ^
[2025-10-13 21:24:25,268] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57048:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:24:25,268] 57048 | assign sext_ln840_251_fu_26624_p1 = $signed(add_ln840_286_fu_26618_p2);
[2025-10-13 21:24:25,268]       |                                   ^
[2025-10-13 21:24:25,268] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57050:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50783_p3' generates 9 bits.
[2025-10-13 21:24:25,268] 57050 | assign sext_ln840_254_fu_26634_p1 = grp_fu_50783_p3;
[2025-10-13 21:24:25,268]       |                                   ^
[2025-10-13 21:24:25,268] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57052:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48163_p3' generates 9 bits.
[2025-10-13 21:24:25,268] 57052 | assign sext_ln840_255_fu_23239_p1 = grp_fu_48163_p3;
[2025-10-13 21:24:25,268]       |                                   ^
[2025-10-13 21:24:25,268] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57054:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48172_p3' generates 9 bits.
[2025-10-13 21:24:25,268] 57054 | assign sext_ln840_256_fu_23242_p1 = grp_fu_48172_p3;
[2025-10-13 21:24:25,268]       |                                   ^
[2025-10-13 21:24:25,268] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57056:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,268] 57056 | assign sext_ln840_257_fu_26642_p1 = $signed(add_ln840_293_reg_63922);
[2025-10-13 21:24:25,268]       |                                   ^
[2025-10-13 21:24:25,268] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57058:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48145_p3' generates 9 bits.
[2025-10-13 21:24:25,268] 57058 | assign sext_ln840_258_fu_23251_p1 = grp_fu_48145_p3;
[2025-10-13 21:24:25,268]       |                                   ^
[2025-10-13 21:24:25,268] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57060:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48154_p3' generates 9 bits.
[2025-10-13 21:24:25,268] 57060 | assign sext_ln840_259_fu_23254_p1 = grp_fu_48154_p3;
[2025-10-13 21:24:25,268]       |                                   ^
[2025-10-13 21:24:25,268] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57062:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50251_p3' generates 10 bits.
[2025-10-13 21:24:25,268] 57062 | assign sext_ln840_25_fu_25797_p1 = grp_fu_50251_p3;
[2025-10-13 21:24:25,268]       |                                  ^
[2025-10-13 21:24:25,268] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57064:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,268] 57064 | assign sext_ln840_260_fu_26651_p1 = $signed(add_ln840_297_reg_63927);
[2025-10-13 21:24:25,268]       |                                   ^
[2025-10-13 21:24:25,268] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57066:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50765_p3' generates 9 bits.
[2025-10-13 21:24:25,268] 57066 | assign sext_ln840_261_fu_26654_p1 = grp_fu_50765_p3;
[2025-10-13 21:24:25,268]       |                                   ^
[2025-10-13 21:24:25,268] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57068:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50774_p3' generates 10 bits.
[2025-10-13 21:24:25,268] 57068 | assign sext_ln840_263_fu_26657_p1 = grp_fu_50774_p3;
[2025-10-13 21:24:25,268]       |                                   ^
[2025-10-13 21:24:25,268] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57070:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:24:25,268] 57070 | assign sext_ln840_264_fu_26666_p1 = $signed(add_ln840_301_fu_26660_p2);
[2025-10-13 21:24:25,268]       |                                   ^
[2025-10-13 21:24:25,268] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57072:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:24:25,268] 57072 | assign sext_ln840_265_fu_26676_p1 = $signed(add_ln840_302_fu_26670_p2);
[2025-10-13 21:24:25,268]       |                                   ^
[2025-10-13 21:24:25,268] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57074:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50818_p3' generates 9 bits.
[2025-10-13 21:24:25,268] 57074 | assign sext_ln840_268_fu_26686_p1 = grp_fu_50818_p3;
[2025-10-13 21:24:25,268]       |                                   ^
[2025-10-13 21:24:25,268] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57076:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48208_p3' generates 9 bits.
[2025-10-13 21:24:25,268] 57076 | assign sext_ln840_269_fu_23291_p1 = grp_fu_48208_p3;
[2025-10-13 21:24:25,268]       |                                   ^
[2025-10-13 21:24:25,268] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57078:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:24:25,268] 57078 | assign sext_ln840_26_fu_25806_p1 = $signed(add_ln840_29_fu_25800_p2);
[2025-10-13 21:24:25,268]       |                                  ^
[2025-10-13 21:24:25,268] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57080:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48217_p3' generates 9 bits.
[2025-10-13 21:24:25,268] 57080 | assign sext_ln840_270_fu_23294_p1 = grp_fu_48217_p3;
[2025-10-13 21:24:25,268]       |                                   ^
[2025-10-13 21:24:25,268] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57082:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,268] 57082 | assign sext_ln840_271_fu_26694_p1 = $signed(add_ln840_309_reg_63947);
[2025-10-13 21:24:25,268]       |                                   ^
[2025-10-13 21:24:25,268] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57084:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48190_p3' generates 9 bits.
[2025-10-13 21:24:25,269] 57084 | assign sext_ln840_272_fu_23303_p1 = grp_fu_48190_p3;
[2025-10-13 21:24:25,269]       |                                   ^
[2025-10-13 21:24:25,269] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57086:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48199_p3' generates 9 bits.
[2025-10-13 21:24:25,269] 57086 | assign sext_ln840_273_fu_23306_p1 = grp_fu_48199_p3;
[2025-10-13 21:24:25,269]       |                                   ^
[2025-10-13 21:24:25,269] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57088:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,269] 57088 | assign sext_ln840_274_fu_26703_p1 = $signed(add_ln840_313_reg_63952);
[2025-10-13 21:24:25,269]       |                                   ^
[2025-10-13 21:24:25,269] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57090:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50800_p3' generates 9 bits.
[2025-10-13 21:24:25,269] 57090 | assign sext_ln840_275_fu_26706_p1 = grp_fu_50800_p3;
[2025-10-13 21:24:25,269]       |                                   ^
[2025-10-13 21:24:25,269] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57092:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50809_p3' generates 10 bits.
[2025-10-13 21:24:25,269] 57092 | assign sext_ln840_277_fu_26709_p1 = grp_fu_50809_p3;
[2025-10-13 21:24:25,269]       |                                   ^
[2025-10-13 21:24:25,269] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57094:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:24:25,269] 57094 | assign sext_ln840_278_fu_26718_p1 = $signed(add_ln840_317_fu_26712_p2);
[2025-10-13 21:24:25,269]       |                                   ^
[2025-10-13 21:24:25,269] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57096:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:24:25,269] 57096 | assign sext_ln840_279_fu_26728_p1 = $signed(add_ln840_318_fu_26722_p2);
[2025-10-13 21:24:25,269]       |                                   ^
[2025-10-13 21:24:25,269] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57098:34: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:24:25,269] 57098 | assign sext_ln840_27_fu_25816_p1 = $signed(add_ln840_30_fu_25810_p2);
[2025-10-13 21:24:25,269]       |                                  ^
[2025-10-13 21:24:25,269] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57100:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50853_p3' generates 9 bits.
[2025-10-13 21:24:25,269] 57100 | assign sext_ln840_282_fu_26738_p1 = grp_fu_50853_p3;
[2025-10-13 21:24:25,269]       |                                   ^
[2025-10-13 21:24:25,269] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57102:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48253_p3' generates 9 bits.
[2025-10-13 21:24:25,269] 57102 | assign sext_ln840_283_fu_23343_p1 = grp_fu_48253_p3;
[2025-10-13 21:24:25,269]       |                                   ^
[2025-10-13 21:24:25,269] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57104:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48262_p3' generates 9 bits.
[2025-10-13 21:24:25,269] 57104 | assign sext_ln840_284_fu_23346_p1 = grp_fu_48262_p3;
[2025-10-13 21:24:25,269]       |                                   ^
[2025-10-13 21:24:25,269] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57106:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,269] 57106 | assign sext_ln840_285_fu_26746_p1 = $signed(add_ln840_325_reg_63972);
[2025-10-13 21:24:25,269]       |                                   ^
[2025-10-13 21:24:25,269] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57108:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48235_p3' generates 9 bits.
[2025-10-13 21:24:25,269] 57108 | assign sext_ln840_286_fu_23355_p1 = grp_fu_48235_p3;
[2025-10-13 21:24:25,269]       |                                   ^
[2025-10-13 21:24:25,269] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57110:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48244_p3' generates 9 bits.
[2025-10-13 21:24:25,269] 57110 | assign sext_ln840_287_fu_23358_p1 = grp_fu_48244_p3;
[2025-10-13 21:24:25,269]       |                                   ^
[2025-10-13 21:24:25,269] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57112:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,269] 57112 | assign sext_ln840_288_fu_26755_p1 = $signed(add_ln840_329_reg_63977);
[2025-10-13 21:24:25,269]       |                                   ^
[2025-10-13 21:24:25,269] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57114:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50835_p3' generates 9 bits.
[2025-10-13 21:24:25,269] 57114 | assign sext_ln840_289_fu_26758_p1 = grp_fu_50835_p3;
[2025-10-13 21:24:25,269]       |                                   ^
[2025-10-13 21:24:25,269] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57116:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50844_p3' generates 10 bits.
[2025-10-13 21:24:25,269] 57116 | assign sext_ln840_291_fu_26761_p1 = grp_fu_50844_p3;
[2025-10-13 21:24:25,269]       |                                   ^
[2025-10-13 21:24:25,269] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57118:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:24:25,269] 57118 | assign sext_ln840_292_fu_26770_p1 = $signed(add_ln840_333_fu_26764_p2);
[2025-10-13 21:24:25,269]       |                                   ^
[2025-10-13 21:24:25,269] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57120:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:24:25,269] 57120 | assign sext_ln840_293_fu_26780_p1 = $signed(add_ln840_334_fu_26774_p2);
[2025-10-13 21:24:25,269]       |                                   ^
[2025-10-13 21:24:25,269] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57122:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50888_p3' generates 9 bits.
[2025-10-13 21:24:25,269] 57122 | assign sext_ln840_296_fu_26790_p1 = grp_fu_50888_p3;
[2025-10-13 21:24:25,269]       |                                   ^
[2025-10-13 21:24:25,269] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57124:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48298_p3' generates 9 bits.
[2025-10-13 21:24:25,269] 57124 | assign sext_ln840_297_fu_23395_p1 = grp_fu_48298_p3;
[2025-10-13 21:24:25,269]       |                                   ^
[2025-10-13 21:24:25,269] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57126:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48307_p3' generates 9 bits.
[2025-10-13 21:24:25,269] 57126 | assign sext_ln840_298_fu_23398_p1 = grp_fu_48307_p3;
[2025-10-13 21:24:25,269]       |                                   ^
[2025-10-13 21:24:25,269] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57128:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,269] 57128 | assign sext_ln840_299_fu_26798_p1 = $signed(add_ln840_341_reg_63997);
[2025-10-13 21:24:25,269]       |                                   ^
[2025-10-13 21:24:25,269] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57130:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48280_p3' generates 9 bits.
[2025-10-13 21:24:25,269] 57130 | assign sext_ln840_300_fu_23407_p1 = grp_fu_48280_p3;
[2025-10-13 21:24:25,269]       |                                   ^
[2025-10-13 21:24:25,269] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57132:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48289_p3' generates 9 bits.
[2025-10-13 21:24:25,269] 57132 | assign sext_ln840_301_fu_23410_p1 = grp_fu_48289_p3;
[2025-10-13 21:24:25,269]       |                                   ^
[2025-10-13 21:24:25,269] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57134:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,269] 57134 | assign sext_ln840_302_fu_26807_p1 = $signed(add_ln840_345_reg_64002);
[2025-10-13 21:24:25,269]       |                                   ^
[2025-10-13 21:24:25,269] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57136:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50870_p3' generates 9 bits.
[2025-10-13 21:24:25,269] 57136 | assign sext_ln840_303_fu_26810_p1 = grp_fu_50870_p3;
[2025-10-13 21:24:25,269]       |                                   ^
[2025-10-13 21:24:25,269] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57138:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50879_p3' generates 10 bits.
[2025-10-13 21:24:25,269] 57138 | assign sext_ln840_305_fu_26813_p1 = grp_fu_50879_p3;
[2025-10-13 21:24:25,269]       |                                   ^
[2025-10-13 21:24:25,269] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57140:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:24:25,269] 57140 | assign sext_ln840_306_fu_26822_p1 = $signed(add_ln840_349_fu_26816_p2);
[2025-10-13 21:24:25,269]       |                                   ^
[2025-10-13 21:24:25,269] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57142:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:24:25,269] 57142 | assign sext_ln840_307_fu_26832_p1 = $signed(add_ln840_350_fu_26826_p2);
[2025-10-13 21:24:25,269]       |                                   ^
[2025-10-13 21:24:25,269] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57144:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50923_p3' generates 9 bits.
[2025-10-13 21:24:25,269] 57144 | assign sext_ln840_310_fu_26842_p1 = grp_fu_50923_p3;
[2025-10-13 21:24:25,269]       |                                   ^
[2025-10-13 21:24:25,269] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57146:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48343_p3' generates 9 bits.
[2025-10-13 21:24:25,269] 57146 | assign sext_ln840_311_fu_23447_p1 = grp_fu_48343_p3;
[2025-10-13 21:24:25,269]       |                                   ^
[2025-10-13 21:24:25,269] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57148:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48352_p3' generates 9 bits.
[2025-10-13 21:24:25,269] 57148 | assign sext_ln840_312_fu_23450_p1 = grp_fu_48352_p3;
[2025-10-13 21:24:25,269]       |                                   ^
[2025-10-13 21:24:25,269] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57150:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,269] 57150 | assign sext_ln840_313_fu_26850_p1 = $signed(add_ln840_357_reg_64022);
[2025-10-13 21:24:25,269]       |                                   ^
[2025-10-13 21:24:25,269] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57152:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48325_p3' generates 9 bits.
[2025-10-13 21:24:25,269] 57152 | assign sext_ln840_314_fu_23459_p1 = grp_fu_48325_p3;
[2025-10-13 21:24:25,269]       |                                   ^
[2025-10-13 21:24:25,269] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57154:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48334_p3' generates 9 bits.
[2025-10-13 21:24:25,269] 57154 | assign sext_ln840_315_fu_23462_p1 = grp_fu_48334_p3;
[2025-10-13 21:24:25,269]       |                                   ^
[2025-10-13 21:24:25,269] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57156:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,269] 57156 | assign sext_ln840_316_fu_26859_p1 = $signed(add_ln840_361_reg_64027);
[2025-10-13 21:24:25,269]       |                                   ^
[2025-10-13 21:24:25,269] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57158:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50905_p3' generates 9 bits.
[2025-10-13 21:24:25,269] 57158 | assign sext_ln840_317_fu_26862_p1 = grp_fu_50905_p3;
[2025-10-13 21:24:25,269]       |                                   ^
[2025-10-13 21:24:25,269] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57160:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50914_p3' generates 10 bits.
[2025-10-13 21:24:25,269] 57160 | assign sext_ln840_319_fu_26865_p1 = grp_fu_50914_p3;
[2025-10-13 21:24:25,270]       |                                   ^
[2025-10-13 21:24:25,270] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57162:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47371_p3' generates 9 bits.
[2025-10-13 21:24:25,270] 57162 | assign sext_ln840_31_fu_22470_p1 = grp_fu_47371_p3;
[2025-10-13 21:24:25,270]       |                                  ^
[2025-10-13 21:24:25,270] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57164:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:24:25,270] 57164 | assign sext_ln840_320_fu_26874_p1 = $signed(add_ln840_365_fu_26868_p2);
[2025-10-13 21:24:25,270]       |                                   ^
[2025-10-13 21:24:25,270] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57166:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:24:25,270] 57166 | assign sext_ln840_321_fu_26884_p1 = $signed(add_ln840_366_fu_26878_p2);
[2025-10-13 21:24:25,270]       |                                   ^
[2025-10-13 21:24:25,270] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57168:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50958_p3' generates 9 bits.
[2025-10-13 21:24:25,270] 57168 | assign sext_ln840_324_fu_26894_p1 = grp_fu_50958_p3;
[2025-10-13 21:24:25,270]       |                                   ^
[2025-10-13 21:24:25,270] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57170:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48388_p3' generates 9 bits.
[2025-10-13 21:24:25,270] 57170 | assign sext_ln840_325_fu_23499_p1 = grp_fu_48388_p3;
[2025-10-13 21:24:25,270]       |                                   ^
[2025-10-13 21:24:25,270] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57172:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48397_p3' generates 9 bits.
[2025-10-13 21:24:25,270] 57172 | assign sext_ln840_326_fu_23502_p1 = grp_fu_48397_p3;
[2025-10-13 21:24:25,270]       |                                   ^
[2025-10-13 21:24:25,270] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57174:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,270] 57174 | assign sext_ln840_327_fu_26902_p1 = $signed(add_ln840_373_reg_64047);
[2025-10-13 21:24:25,270]       |                                   ^
[2025-10-13 21:24:25,270] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57176:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48370_p3' generates 9 bits.
[2025-10-13 21:24:25,270] 57176 | assign sext_ln840_328_fu_23511_p1 = grp_fu_48370_p3;
[2025-10-13 21:24:25,270]       |                                   ^
[2025-10-13 21:24:25,270] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57178:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48379_p3' generates 9 bits.
[2025-10-13 21:24:25,270] 57178 | assign sext_ln840_329_fu_23514_p1 = grp_fu_48379_p3;
[2025-10-13 21:24:25,270]       |                                   ^
[2025-10-13 21:24:25,270] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57180:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47380_p3' generates 9 bits.
[2025-10-13 21:24:25,270] 57180 | assign sext_ln840_32_fu_22473_p1 = grp_fu_47380_p3;
[2025-10-13 21:24:25,270]       |                                  ^
[2025-10-13 21:24:25,270] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57182:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,270] 57182 | assign sext_ln840_330_fu_26911_p1 = $signed(add_ln840_377_reg_64052);
[2025-10-13 21:24:25,270]       |                                   ^
[2025-10-13 21:24:25,270] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57184:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50940_p3' generates 9 bits.
[2025-10-13 21:24:25,270] 57184 | assign sext_ln840_331_fu_26914_p1 = grp_fu_50940_p3;
[2025-10-13 21:24:25,270]       |                                   ^
[2025-10-13 21:24:25,270] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57186:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50949_p3' generates 10 bits.
[2025-10-13 21:24:25,270] 57186 | assign sext_ln840_333_fu_26917_p1 = grp_fu_50949_p3;
[2025-10-13 21:24:25,270]       |                                   ^
[2025-10-13 21:24:25,270] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57188:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:24:25,270] 57188 | assign sext_ln840_334_fu_26926_p1 = $signed(add_ln840_381_fu_26920_p2);
[2025-10-13 21:24:25,270]       |                                   ^
[2025-10-13 21:24:25,270] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57190:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:24:25,270] 57190 | assign sext_ln840_335_fu_26936_p1 = $signed(add_ln840_382_fu_26930_p2);
[2025-10-13 21:24:25,270]       |                                   ^
[2025-10-13 21:24:25,270] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57192:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50993_p3' generates 9 bits.
[2025-10-13 21:24:25,270] 57192 | assign sext_ln840_338_fu_26946_p1 = grp_fu_50993_p3;
[2025-10-13 21:24:25,270]       |                                   ^
[2025-10-13 21:24:25,270] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57194:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48433_p3' generates 9 bits.
[2025-10-13 21:24:25,270] 57194 | assign sext_ln840_339_fu_23551_p1 = grp_fu_48433_p3;
[2025-10-13 21:24:25,270]       |                                   ^
[2025-10-13 21:24:25,270] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57196:34: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,270] 57196 | assign sext_ln840_33_fu_25831_p1 = $signed(add_ln840_37_reg_63522);
[2025-10-13 21:24:25,270]       |                                  ^
[2025-10-13 21:24:25,270] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57198:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48442_p3' generates 9 bits.
[2025-10-13 21:24:25,270] 57198 | assign sext_ln840_340_fu_23554_p1 = grp_fu_48442_p3;
[2025-10-13 21:24:25,270]       |                                   ^
[2025-10-13 21:24:25,270] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57200:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,270] 57200 | assign sext_ln840_341_fu_26954_p1 = $signed(add_ln840_389_reg_64072);
[2025-10-13 21:24:25,270]       |                                   ^
[2025-10-13 21:24:25,270] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57202:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48415_p3' generates 9 bits.
[2025-10-13 21:24:25,270] 57202 | assign sext_ln840_342_fu_23563_p1 = grp_fu_48415_p3;
[2025-10-13 21:24:25,270]       |                                   ^
[2025-10-13 21:24:25,270] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57204:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48424_p3' generates 9 bits.
[2025-10-13 21:24:25,270] 57204 | assign sext_ln840_343_fu_23566_p1 = grp_fu_48424_p3;
[2025-10-13 21:24:25,270]       |                                   ^
[2025-10-13 21:24:25,270] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57206:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,270] 57206 | assign sext_ln840_344_fu_26963_p1 = $signed(add_ln840_393_reg_64077);
[2025-10-13 21:24:25,270]       |                                   ^
[2025-10-13 21:24:25,270] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57208:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50975_p3' generates 9 bits.
[2025-10-13 21:24:25,270] 57208 | assign sext_ln840_345_fu_26966_p1 = grp_fu_50975_p3;
[2025-10-13 21:24:25,270]       |                                   ^
[2025-10-13 21:24:25,270] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57210:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50984_p3' generates 10 bits.
[2025-10-13 21:24:25,270] 57210 | assign sext_ln840_347_fu_26969_p1 = grp_fu_50984_p3;
[2025-10-13 21:24:25,270]       |                                   ^
[2025-10-13 21:24:25,270] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57212:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:24:25,270] 57212 | assign sext_ln840_348_fu_26978_p1 = $signed(add_ln840_397_fu_26972_p2);
[2025-10-13 21:24:25,270]       |                                   ^
[2025-10-13 21:24:25,270] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57214:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:24:25,270] 57214 | assign sext_ln840_349_fu_26988_p1 = $signed(add_ln840_398_fu_26982_p2);
[2025-10-13 21:24:25,270]       |                                   ^
[2025-10-13 21:24:25,270] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57216:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47353_p3' generates 9 bits.
[2025-10-13 21:24:25,270] 57216 | assign sext_ln840_34_fu_22482_p1 = grp_fu_47353_p3;
[2025-10-13 21:24:25,270]       |                                  ^
[2025-10-13 21:24:25,270] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57218:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51028_p3' generates 9 bits.
[2025-10-13 21:24:25,270] 57218 | assign sext_ln840_352_fu_26998_p1 = grp_fu_51028_p3;
[2025-10-13 21:24:25,270]       |                                   ^
[2025-10-13 21:24:25,270] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57220:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48478_p3' generates 9 bits.
[2025-10-13 21:24:25,270] 57220 | assign sext_ln840_353_fu_23603_p1 = grp_fu_48478_p3;
[2025-10-13 21:24:25,270]       |                                   ^
[2025-10-13 21:24:25,270] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57222:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48487_p3' generates 9 bits.
[2025-10-13 21:24:25,270] 57222 | assign sext_ln840_354_fu_23606_p1 = grp_fu_48487_p3;
[2025-10-13 21:24:25,270]       |                                   ^
[2025-10-13 21:24:25,270] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57224:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,270] 57224 | assign sext_ln840_355_fu_27006_p1 = $signed(add_ln840_405_reg_64097);
[2025-10-13 21:24:25,270]       |                                   ^
[2025-10-13 21:24:25,270] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57226:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48460_p3' generates 9 bits.
[2025-10-13 21:24:25,270] 57226 | assign sext_ln840_356_fu_23615_p1 = grp_fu_48460_p3;
[2025-10-13 21:24:25,270]       |                                   ^
[2025-10-13 21:24:25,270] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57228:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48469_p3' generates 9 bits.
[2025-10-13 21:24:25,270] 57228 | assign sext_ln840_357_fu_23618_p1 = grp_fu_48469_p3;
[2025-10-13 21:24:25,270]       |                                   ^
[2025-10-13 21:24:25,270] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57230:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,270] 57230 | assign sext_ln840_358_fu_27015_p1 = $signed(add_ln840_409_reg_64102);
[2025-10-13 21:24:25,270]       |                                   ^
[2025-10-13 21:24:25,270] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57232:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51010_p3' generates 9 bits.
[2025-10-13 21:24:25,270] 57232 | assign sext_ln840_359_fu_27018_p1 = grp_fu_51010_p3;
[2025-10-13 21:24:25,270]       |                                   ^
[2025-10-13 21:24:25,270] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57234:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47362_p3' generates 9 bits.
[2025-10-13 21:24:25,270] 57234 | assign sext_ln840_35_fu_22485_p1 = grp_fu_47362_p3;
[2025-10-13 21:24:25,270]       |                                  ^
[2025-10-13 21:24:25,270] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57236:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51019_p3' generates 10 bits.
[2025-10-13 21:24:25,270] 57236 | assign sext_ln840_361_fu_27021_p1 = grp_fu_51019_p3;
[2025-10-13 21:24:25,271]       |                                   ^
[2025-10-13 21:24:25,271] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57238:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:24:25,271] 57238 | assign sext_ln840_362_fu_27030_p1 = $signed(add_ln840_413_fu_27024_p2);
[2025-10-13 21:24:25,271]       |                                   ^
[2025-10-13 21:24:25,271] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57240:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:24:25,271] 57240 | assign sext_ln840_363_fu_27040_p1 = $signed(add_ln840_414_fu_27034_p2);
[2025-10-13 21:24:25,271]       |                                   ^
[2025-10-13 21:24:25,271] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57242:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51063_p3' generates 9 bits.
[2025-10-13 21:24:25,271] 57242 | assign sext_ln840_366_fu_27050_p1 = grp_fu_51063_p3;
[2025-10-13 21:24:25,271]       |                                   ^
[2025-10-13 21:24:25,271] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57244:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48523_p3' generates 9 bits.
[2025-10-13 21:24:25,271] 57244 | assign sext_ln840_367_fu_23655_p1 = grp_fu_48523_p3;
[2025-10-13 21:24:25,271]       |                                   ^
[2025-10-13 21:24:25,271] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57246:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48532_p3' generates 9 bits.
[2025-10-13 21:24:25,271] 57246 | assign sext_ln840_368_fu_23658_p1 = grp_fu_48532_p3;
[2025-10-13 21:24:25,271]       |                                   ^
[2025-10-13 21:24:25,271] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57248:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,271] 57248 | assign sext_ln840_369_fu_27058_p1 = $signed(add_ln840_421_reg_64122);
[2025-10-13 21:24:25,271]       |                                   ^
[2025-10-13 21:24:25,271] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57250:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,271] 57250 | assign sext_ln840_36_fu_25840_p1 = $signed(add_ln840_41_reg_63527);
[2025-10-13 21:24:25,271]       |                                  ^
[2025-10-13 21:24:25,271] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57252:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48505_p3' generates 9 bits.
[2025-10-13 21:24:25,271] 57252 | assign sext_ln840_370_fu_23667_p1 = grp_fu_48505_p3;
[2025-10-13 21:24:25,271]       |                                   ^
[2025-10-13 21:24:25,271] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57254:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48514_p3' generates 9 bits.
[2025-10-13 21:24:25,271] 57254 | assign sext_ln840_371_fu_23670_p1 = grp_fu_48514_p3;
[2025-10-13 21:24:25,271]       |                                   ^
[2025-10-13 21:24:25,271] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57256:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,271] 57256 | assign sext_ln840_372_fu_27067_p1 = $signed(add_ln840_425_reg_64127);
[2025-10-13 21:24:25,271]       |                                   ^
[2025-10-13 21:24:25,271] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57258:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51045_p3' generates 9 bits.
[2025-10-13 21:24:25,271] 57258 | assign sext_ln840_373_fu_27070_p1 = grp_fu_51045_p3;
[2025-10-13 21:24:25,271]       |                                   ^
[2025-10-13 21:24:25,271] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57260:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51054_p3' generates 10 bits.
[2025-10-13 21:24:25,271] 57260 | assign sext_ln840_375_fu_27073_p1 = grp_fu_51054_p3;
[2025-10-13 21:24:25,271]       |                                   ^
[2025-10-13 21:24:25,271] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57262:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:24:25,271] 57262 | assign sext_ln840_376_fu_27082_p1 = $signed(add_ln840_429_fu_27076_p2);
[2025-10-13 21:24:25,271]       |                                   ^
[2025-10-13 21:24:25,271] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57264:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:24:25,271] 57264 | assign sext_ln840_377_fu_27092_p1 = $signed(add_ln840_430_fu_27086_p2);
[2025-10-13 21:24:25,271]       |                                   ^
[2025-10-13 21:24:25,271] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57266:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50269_p3' generates 9 bits.
[2025-10-13 21:24:25,271] 57266 | assign sext_ln840_37_fu_25843_p1 = grp_fu_50269_p3;
[2025-10-13 21:24:25,271]       |                                  ^
[2025-10-13 21:24:25,271] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57268:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51098_p3' generates 9 bits.
[2025-10-13 21:24:25,271] 57268 | assign sext_ln840_380_fu_27102_p1 = grp_fu_51098_p3;
[2025-10-13 21:24:25,271]       |                                   ^
[2025-10-13 21:24:25,271] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57270:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48568_p3' generates 9 bits.
[2025-10-13 21:24:25,271] 57270 | assign sext_ln840_381_fu_23707_p1 = grp_fu_48568_p3;
[2025-10-13 21:24:25,271]       |                                   ^
[2025-10-13 21:24:25,271] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57272:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48577_p3' generates 9 bits.
[2025-10-13 21:24:25,271] 57272 | assign sext_ln840_382_fu_23710_p1 = grp_fu_48577_p3;
[2025-10-13 21:24:25,271]       |                                   ^
[2025-10-13 21:24:25,271] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57274:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,271] 57274 | assign sext_ln840_383_fu_27110_p1 = $signed(add_ln840_437_reg_64147);
[2025-10-13 21:24:25,271]       |                                   ^
[2025-10-13 21:24:25,271] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57276:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48550_p3' generates 9 bits.
[2025-10-13 21:24:25,271] 57276 | assign sext_ln840_384_fu_23719_p1 = grp_fu_48550_p3;
[2025-10-13 21:24:25,271]       |                                   ^
[2025-10-13 21:24:25,271] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57278:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48559_p3' generates 9 bits.
[2025-10-13 21:24:25,271] 57278 | assign sext_ln840_385_fu_23722_p1 = grp_fu_48559_p3;
[2025-10-13 21:24:25,271]       |                                   ^
[2025-10-13 21:24:25,271] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57280:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,271] 57280 | assign sext_ln840_386_fu_27119_p1 = $signed(add_ln840_441_reg_64152);
[2025-10-13 21:24:25,271]       |                                   ^
[2025-10-13 21:24:25,271] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57282:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51080_p3' generates 9 bits.
[2025-10-13 21:24:25,271] 57282 | assign sext_ln840_387_fu_27122_p1 = grp_fu_51080_p3;
[2025-10-13 21:24:25,271]       |                                   ^
[2025-10-13 21:24:25,271] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57284:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51089_p3' generates 10 bits.
[2025-10-13 21:24:25,271] 57284 | assign sext_ln840_389_fu_27125_p1 = grp_fu_51089_p3;
[2025-10-13 21:24:25,271]       |                                   ^
[2025-10-13 21:24:25,271] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57286:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:24:25,271] 57286 | assign sext_ln840_390_fu_27134_p1 = $signed(add_ln840_445_fu_27128_p2);
[2025-10-13 21:24:25,271]       |                                   ^
[2025-10-13 21:24:25,271] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57288:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:24:25,271] 57288 | assign sext_ln840_391_fu_27144_p1 = $signed(add_ln840_446_fu_27138_p2);
[2025-10-13 21:24:25,271]       |                                   ^
[2025-10-13 21:24:25,271] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57290:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51133_p3' generates 9 bits.
[2025-10-13 21:24:25,271] 57290 | assign sext_ln840_394_fu_27154_p1 = grp_fu_51133_p3;
[2025-10-13 21:24:25,271]       |                                   ^
[2025-10-13 21:24:25,271] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57292:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48613_p3' generates 9 bits.
[2025-10-13 21:24:25,271] 57292 | assign sext_ln840_395_fu_23759_p1 = grp_fu_48613_p3;
[2025-10-13 21:24:25,271]       |                                   ^
[2025-10-13 21:24:25,271] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57294:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48622_p3' generates 9 bits.
[2025-10-13 21:24:25,271] 57294 | assign sext_ln840_396_fu_23762_p1 = grp_fu_48622_p3;
[2025-10-13 21:24:25,271]       |                                   ^
[2025-10-13 21:24:25,271] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57296:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,271] 57296 | assign sext_ln840_397_fu_27162_p1 = $signed(add_ln840_453_reg_64172);
[2025-10-13 21:24:25,271]       |                                   ^
[2025-10-13 21:24:25,271] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57298:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48595_p3' generates 9 bits.
[2025-10-13 21:24:25,271] 57298 | assign sext_ln840_398_fu_23771_p1 = grp_fu_48595_p3;
[2025-10-13 21:24:25,271]       |                                   ^
[2025-10-13 21:24:25,271] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57300:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48604_p3' generates 9 bits.
[2025-10-13 21:24:25,271] 57300 | assign sext_ln840_399_fu_23774_p1 = grp_fu_48604_p3;
[2025-10-13 21:24:25,271]       |                                   ^
[2025-10-13 21:24:25,271] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57302:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50278_p3' generates 10 bits.
[2025-10-13 21:24:25,271] 57302 | assign sext_ln840_39_fu_25846_p1 = grp_fu_50278_p3;
[2025-10-13 21:24:25,271]       |                                  ^
[2025-10-13 21:24:25,271] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57304:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47263_p3' generates 9 bits.
[2025-10-13 21:24:25,271] 57304 | assign sext_ln840_3_fu_22384_p1 = grp_fu_47263_p3;
[2025-10-13 21:24:25,271]       |                                 ^
[2025-10-13 21:24:25,271] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57306:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,271] 57306 | assign sext_ln840_400_fu_27171_p1 = $signed(add_ln840_457_reg_64177);
[2025-10-13 21:24:25,271]       |                                   ^
[2025-10-13 21:24:25,271] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57308:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51115_p3' generates 9 bits.
[2025-10-13 21:24:25,271] 57308 | assign sext_ln840_401_fu_27174_p1 = grp_fu_51115_p3;
[2025-10-13 21:24:25,271]       |                                   ^
[2025-10-13 21:24:25,271] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57310:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51124_p3' generates 10 bits.
[2025-10-13 21:24:25,271] 57310 | assign sext_ln840_403_fu_27177_p1 = grp_fu_51124_p3;
[2025-10-13 21:24:25,271]       |                                   ^
[2025-10-13 21:24:25,272] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57312:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:24:25,272] 57312 | assign sext_ln840_404_fu_27186_p1 = $signed(add_ln840_461_fu_27180_p2);
[2025-10-13 21:24:25,272]       |                                   ^
[2025-10-13 21:24:25,272] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57314:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:24:25,272] 57314 | assign sext_ln840_405_fu_27196_p1 = $signed(add_ln840_462_fu_27190_p2);
[2025-10-13 21:24:25,272]       |                                   ^
[2025-10-13 21:24:25,272] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57316:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51168_p3' generates 9 bits.
[2025-10-13 21:24:25,272] 57316 | assign sext_ln840_408_fu_27206_p1 = grp_fu_51168_p3;
[2025-10-13 21:24:25,272]       |                                   ^
[2025-10-13 21:24:25,272] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57318:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48658_p3' generates 9 bits.
[2025-10-13 21:24:25,272] 57318 | assign sext_ln840_409_fu_23811_p1 = grp_fu_48658_p3;
[2025-10-13 21:24:25,272]       |                                   ^
[2025-10-13 21:24:25,272] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57320:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:24:25,272] 57320 | assign sext_ln840_40_fu_25855_p1 = $signed(add_ln840_45_fu_25849_p2);
[2025-10-13 21:24:25,272]       |                                  ^
[2025-10-13 21:24:25,272] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57322:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48667_p3' generates 9 bits.
[2025-10-13 21:24:25,272] 57322 | assign sext_ln840_410_fu_23814_p1 = grp_fu_48667_p3;
[2025-10-13 21:24:25,272]       |                                   ^
[2025-10-13 21:24:25,272] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57324:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,272] 57324 | assign sext_ln840_411_fu_27214_p1 = $signed(add_ln840_469_reg_64197);
[2025-10-13 21:24:25,272]       |                                   ^
[2025-10-13 21:24:25,272] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57326:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48640_p3' generates 9 bits.
[2025-10-13 21:24:25,272] 57326 | assign sext_ln840_412_fu_23823_p1 = grp_fu_48640_p3;
[2025-10-13 21:24:25,272]       |                                   ^
[2025-10-13 21:24:25,272] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57328:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48649_p3' generates 9 bits.
[2025-10-13 21:24:25,272] 57328 | assign sext_ln840_413_fu_23826_p1 = grp_fu_48649_p3;
[2025-10-13 21:24:25,272]       |                                   ^
[2025-10-13 21:24:25,272] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57330:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,272] 57330 | assign sext_ln840_414_fu_27223_p1 = $signed(add_ln840_473_reg_64202);
[2025-10-13 21:24:25,272]       |                                   ^
[2025-10-13 21:24:25,272] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57332:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51150_p3' generates 9 bits.
[2025-10-13 21:24:25,272] 57332 | assign sext_ln840_415_fu_27226_p1 = grp_fu_51150_p3;
[2025-10-13 21:24:25,272]       |                                   ^
[2025-10-13 21:24:25,272] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57334:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51159_p3' generates 10 bits.
[2025-10-13 21:24:25,272] 57334 | assign sext_ln840_417_fu_27229_p1 = grp_fu_51159_p3;
[2025-10-13 21:24:25,272]       |                                   ^
[2025-10-13 21:24:25,272] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57336:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:24:25,272] 57336 | assign sext_ln840_418_fu_27238_p1 = $signed(add_ln840_477_fu_27232_p2);
[2025-10-13 21:24:25,272]       |                                   ^
[2025-10-13 21:24:25,272] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57338:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:24:25,272] 57338 | assign sext_ln840_419_fu_27248_p1 = $signed(add_ln840_478_fu_27242_p2);
[2025-10-13 21:24:25,272]       |                                   ^
[2025-10-13 21:24:25,272] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57340:34: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:24:25,272] 57340 | assign sext_ln840_41_fu_25865_p1 = $signed(add_ln840_46_fu_25859_p2);
[2025-10-13 21:24:25,272]       |                                  ^
[2025-10-13 21:24:25,272] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57342:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51203_p3' generates 9 bits.
[2025-10-13 21:24:25,272] 57342 | assign sext_ln840_422_fu_27258_p1 = grp_fu_51203_p3;
[2025-10-13 21:24:25,272]       |                                   ^
[2025-10-13 21:24:25,272] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57344:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48703_p3' generates 9 bits.
[2025-10-13 21:24:25,272] 57344 | assign sext_ln840_423_fu_23863_p1 = grp_fu_48703_p3;
[2025-10-13 21:24:25,272]       |                                   ^
[2025-10-13 21:24:25,272] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57346:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48712_p3' generates 9 bits.
[2025-10-13 21:24:25,272] 57346 | assign sext_ln840_424_fu_23866_p1 = grp_fu_48712_p3;
[2025-10-13 21:24:25,272]       |                                   ^
[2025-10-13 21:24:25,272] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57348:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,272] 57348 | assign sext_ln840_425_fu_27266_p1 = $signed(add_ln840_485_reg_64222);
[2025-10-13 21:24:25,272]       |                                   ^
[2025-10-13 21:24:25,272] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57350:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48685_p3' generates 9 bits.
[2025-10-13 21:24:25,272] 57350 | assign sext_ln840_426_fu_23875_p1 = grp_fu_48685_p3;
[2025-10-13 21:24:25,272]       |                                   ^
[2025-10-13 21:24:25,272] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57352:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48694_p3' generates 9 bits.
[2025-10-13 21:24:25,272] 57352 | assign sext_ln840_427_fu_23878_p1 = grp_fu_48694_p3;
[2025-10-13 21:24:25,272]       |                                   ^
[2025-10-13 21:24:25,272] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57354:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,272] 57354 | assign sext_ln840_428_fu_27275_p1 = $signed(add_ln840_489_reg_64227);
[2025-10-13 21:24:25,272]       |                                   ^
[2025-10-13 21:24:25,272] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57356:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51185_p3' generates 9 bits.
[2025-10-13 21:24:25,272] 57356 | assign sext_ln840_429_fu_27278_p1 = grp_fu_51185_p3;
[2025-10-13 21:24:25,272]       |                                   ^
[2025-10-13 21:24:25,272] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57358:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51194_p3' generates 10 bits.
[2025-10-13 21:24:25,272] 57358 | assign sext_ln840_431_fu_27281_p1 = grp_fu_51194_p3;
[2025-10-13 21:24:25,272]       |                                   ^
[2025-10-13 21:24:25,272] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57360:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:24:25,272] 57360 | assign sext_ln840_432_fu_27290_p1 = $signed(add_ln840_493_fu_27284_p2);
[2025-10-13 21:24:25,272]       |                                   ^
[2025-10-13 21:24:25,272] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57362:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:24:25,272] 57362 | assign sext_ln840_433_fu_27300_p1 = $signed(add_ln840_494_fu_27294_p2);
[2025-10-13 21:24:25,272]       |                                   ^
[2025-10-13 21:24:25,272] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57364:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51238_p3' generates 9 bits.
[2025-10-13 21:24:25,272] 57364 | assign sext_ln840_436_fu_27310_p1 = grp_fu_51238_p3;
[2025-10-13 21:24:25,272]       |                                   ^
[2025-10-13 21:24:25,272] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57366:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48748_p3' generates 9 bits.
[2025-10-13 21:24:25,272] 57366 | assign sext_ln840_437_fu_23915_p1 = grp_fu_48748_p3;
[2025-10-13 21:24:25,272]       |                                   ^
[2025-10-13 21:24:25,272] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57368:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48757_p3' generates 9 bits.
[2025-10-13 21:24:25,272] 57368 | assign sext_ln840_438_fu_23918_p1 = grp_fu_48757_p3;
[2025-10-13 21:24:25,272]       |                                   ^
[2025-10-13 21:24:25,272] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57370:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,272] 57370 | assign sext_ln840_439_fu_27318_p1 = $signed(add_ln840_501_reg_64247);
[2025-10-13 21:24:25,272]       |                                   ^
[2025-10-13 21:24:25,272] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57372:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48730_p3' generates 9 bits.
[2025-10-13 21:24:25,272] 57372 | assign sext_ln840_440_fu_23927_p1 = grp_fu_48730_p3;
[2025-10-13 21:24:25,272]       |                                   ^
[2025-10-13 21:24:25,272] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57374:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48739_p3' generates 9 bits.
[2025-10-13 21:24:25,272] 57374 | assign sext_ln840_441_fu_23930_p1 = grp_fu_48739_p3;
[2025-10-13 21:24:25,272]       |                                   ^
[2025-10-13 21:24:25,272] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57376:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,272] 57376 | assign sext_ln840_442_fu_27327_p1 = $signed(add_ln840_505_reg_64252);
[2025-10-13 21:24:25,272]       |                                   ^
[2025-10-13 21:24:25,272] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57378:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51220_p3' generates 9 bits.
[2025-10-13 21:24:25,272] 57378 | assign sext_ln840_443_fu_27330_p1 = grp_fu_51220_p3;
[2025-10-13 21:24:25,272]       |                                   ^
[2025-10-13 21:24:25,272] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57380:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51229_p3' generates 10 bits.
[2025-10-13 21:24:25,272] 57380 | assign sext_ln840_445_fu_27333_p1 = grp_fu_51229_p3;
[2025-10-13 21:24:25,272]       |                                   ^
[2025-10-13 21:24:25,272] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57382:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:24:25,272] 57382 | assign sext_ln840_446_fu_27342_p1 = $signed(add_ln840_509_fu_27336_p2);
[2025-10-13 21:24:25,272]       |                                   ^
[2025-10-13 21:24:25,272] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57384:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:24:25,272] 57384 | assign sext_ln840_447_fu_27352_p1 = $signed(add_ln840_510_fu_27346_p2);
[2025-10-13 21:24:25,272]       |                                   ^
[2025-10-13 21:24:25,272] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57386:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51273_p3' generates 9 bits.
[2025-10-13 21:24:25,272] 57386 | assign sext_ln840_450_fu_27362_p1 = grp_fu_51273_p3;
[2025-10-13 21:24:25,273]       |                                   ^
[2025-10-13 21:24:25,273] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57388:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48793_p3' generates 9 bits.
[2025-10-13 21:24:25,273] 57388 | assign sext_ln840_451_fu_23967_p1 = grp_fu_48793_p3;
[2025-10-13 21:24:25,273]       |                                   ^
[2025-10-13 21:24:25,273] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57390:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48802_p3' generates 9 bits.
[2025-10-13 21:24:25,273] 57390 | assign sext_ln840_452_fu_23970_p1 = grp_fu_48802_p3;
[2025-10-13 21:24:25,273]       |                                   ^
[2025-10-13 21:24:25,273] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57392:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,273] 57392 | assign sext_ln840_453_fu_27370_p1 = $signed(add_ln840_517_reg_64272);
[2025-10-13 21:24:25,273]       |                                   ^
[2025-10-13 21:24:25,273] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57394:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48775_p3' generates 9 bits.
[2025-10-13 21:24:25,273] 57394 | assign sext_ln840_454_fu_23979_p1 = grp_fu_48775_p3;
[2025-10-13 21:24:25,273]       |                                   ^
[2025-10-13 21:24:25,273] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57396:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48784_p3' generates 9 bits.
[2025-10-13 21:24:25,273] 57396 | assign sext_ln840_455_fu_23982_p1 = grp_fu_48784_p3;
[2025-10-13 21:24:25,273]       |                                   ^
[2025-10-13 21:24:25,273] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57398:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,273] 57398 | assign sext_ln840_456_fu_27379_p1 = $signed(add_ln840_521_reg_64277);
[2025-10-13 21:24:25,273]       |                                   ^
[2025-10-13 21:24:25,273] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57400:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51255_p3' generates 9 bits.
[2025-10-13 21:24:25,273] 57400 | assign sext_ln840_457_fu_27382_p1 = grp_fu_51255_p3;
[2025-10-13 21:24:25,273]       |                                   ^
[2025-10-13 21:24:25,273] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57402:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51264_p3' generates 10 bits.
[2025-10-13 21:24:25,273] 57402 | assign sext_ln840_459_fu_27385_p1 = grp_fu_51264_p3;
[2025-10-13 21:24:25,273]       |                                   ^
[2025-10-13 21:24:25,273] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57404:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47425_p3' generates 9 bits.
[2025-10-13 21:24:25,273] 57404 | assign sext_ln840_45_fu_22513_p1 = grp_fu_47425_p3;
[2025-10-13 21:24:25,273]       |                                  ^
[2025-10-13 21:24:25,273] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57406:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:24:25,273] 57406 | assign sext_ln840_460_fu_27394_p1 = $signed(add_ln840_525_fu_27388_p2);
[2025-10-13 21:24:25,273]       |                                   ^
[2025-10-13 21:24:25,273] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57408:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:24:25,273] 57408 | assign sext_ln840_461_fu_27404_p1 = $signed(add_ln840_526_fu_27398_p2);
[2025-10-13 21:24:25,273]       |                                   ^
[2025-10-13 21:24:25,273] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57410:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51308_p3' generates 9 bits.
[2025-10-13 21:24:25,273] 57410 | assign sext_ln840_464_fu_27414_p1 = grp_fu_51308_p3;
[2025-10-13 21:24:25,273]       |                                   ^
[2025-10-13 21:24:25,273] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57412:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48838_p3' generates 9 bits.
[2025-10-13 21:24:25,273] 57412 | assign sext_ln840_465_fu_24019_p1 = grp_fu_48838_p3;
[2025-10-13 21:24:25,273]       |                                   ^
[2025-10-13 21:24:25,273] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57414:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48847_p3' generates 9 bits.
[2025-10-13 21:24:25,273] 57414 | assign sext_ln840_466_fu_24022_p1 = grp_fu_48847_p3;
[2025-10-13 21:24:25,273]       |                                   ^
[2025-10-13 21:24:25,273] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57416:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,273] 57416 | assign sext_ln840_467_fu_27422_p1 = $signed(add_ln840_533_reg_64297);
[2025-10-13 21:24:25,273]       |                                   ^
[2025-10-13 21:24:25,273] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57418:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48820_p3' generates 9 bits.
[2025-10-13 21:24:25,273] 57418 | assign sext_ln840_468_fu_24031_p1 = grp_fu_48820_p3;
[2025-10-13 21:24:25,273]       |                                   ^
[2025-10-13 21:24:25,273] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57420:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48829_p3' generates 9 bits.
[2025-10-13 21:24:25,273] 57420 | assign sext_ln840_469_fu_24034_p1 = grp_fu_48829_p3;
[2025-10-13 21:24:25,273]       |                                   ^
[2025-10-13 21:24:25,273] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57422:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47434_p3' generates 9 bits.
[2025-10-13 21:24:25,273] 57422 | assign sext_ln840_46_fu_22516_p1 = grp_fu_47434_p3;
[2025-10-13 21:24:25,273]       |                                  ^
[2025-10-13 21:24:25,273] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57424:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,273] 57424 | assign sext_ln840_470_fu_27431_p1 = $signed(add_ln840_537_reg_64302);
[2025-10-13 21:24:25,273]       |                                   ^
[2025-10-13 21:24:25,273] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57426:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51290_p3' generates 9 bits.
[2025-10-13 21:24:25,273] 57426 | assign sext_ln840_471_fu_27434_p1 = grp_fu_51290_p3;
[2025-10-13 21:24:25,273]       |                                   ^
[2025-10-13 21:24:25,273] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57428:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51299_p3' generates 10 bits.
[2025-10-13 21:24:25,273] 57428 | assign sext_ln840_473_fu_27437_p1 = grp_fu_51299_p3;
[2025-10-13 21:24:25,273]       |                                   ^
[2025-10-13 21:24:25,273] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57430:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:24:25,273] 57430 | assign sext_ln840_474_fu_27446_p1 = $signed(add_ln840_541_fu_27440_p2);
[2025-10-13 21:24:25,273]       |                                   ^
[2025-10-13 21:24:25,273] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57432:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:24:25,273] 57432 | assign sext_ln840_475_fu_27456_p1 = $signed(add_ln840_542_fu_27450_p2);
[2025-10-13 21:24:25,273]       |                                   ^
[2025-10-13 21:24:25,273] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57434:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51343_p3' generates 9 bits.
[2025-10-13 21:24:25,273] 57434 | assign sext_ln840_478_fu_27466_p1 = grp_fu_51343_p3;
[2025-10-13 21:24:25,273]       |                                   ^
[2025-10-13 21:24:25,273] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57436:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48883_p3' generates 9 bits.
[2025-10-13 21:24:25,273] 57436 | assign sext_ln840_479_fu_24071_p1 = grp_fu_48883_p3;
[2025-10-13 21:24:25,273]       |                                   ^
[2025-10-13 21:24:25,273] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57438:34: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,273] 57438 | assign sext_ln840_47_fu_25880_p1 = $signed(add_ln840_53_reg_63547);
[2025-10-13 21:24:25,273]       |                                  ^
[2025-10-13 21:24:25,273] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57440:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48892_p3' generates 9 bits.
[2025-10-13 21:24:25,273] 57440 | assign sext_ln840_480_fu_24074_p1 = grp_fu_48892_p3;
[2025-10-13 21:24:25,273]       |                                   ^
[2025-10-13 21:24:25,273] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57442:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,273] 57442 | assign sext_ln840_481_fu_27474_p1 = $signed(add_ln840_549_reg_64322);
[2025-10-13 21:24:25,273]       |                                   ^
[2025-10-13 21:24:25,273] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57444:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48865_p3' generates 9 bits.
[2025-10-13 21:24:25,273] 57444 | assign sext_ln840_482_fu_24083_p1 = grp_fu_48865_p3;
[2025-10-13 21:24:25,273]       |                                   ^
[2025-10-13 21:24:25,273] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57446:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48874_p3' generates 9 bits.
[2025-10-13 21:24:25,273] 57446 | assign sext_ln840_483_fu_24086_p1 = grp_fu_48874_p3;
[2025-10-13 21:24:25,273]       |                                   ^
[2025-10-13 21:24:25,273] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57448:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,273] 57448 | assign sext_ln840_484_fu_27483_p1 = $signed(add_ln840_553_reg_64327);
[2025-10-13 21:24:25,273]       |                                   ^
[2025-10-13 21:24:25,273] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57450:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51325_p3' generates 9 bits.
[2025-10-13 21:24:25,273] 57450 | assign sext_ln840_485_fu_27486_p1 = grp_fu_51325_p3;
[2025-10-13 21:24:25,273]       |                                   ^
[2025-10-13 21:24:25,273] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57452:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51334_p3' generates 10 bits.
[2025-10-13 21:24:25,273] 57452 | assign sext_ln840_487_fu_27489_p1 = grp_fu_51334_p3;
[2025-10-13 21:24:25,273]       |                                   ^
[2025-10-13 21:24:25,273] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57454:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:24:25,273] 57454 | assign sext_ln840_488_fu_27498_p1 = $signed(add_ln840_557_fu_27492_p2);
[2025-10-13 21:24:25,273]       |                                   ^
[2025-10-13 21:24:25,273] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57456:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:24:25,273] 57456 | assign sext_ln840_489_fu_27508_p1 = $signed(add_ln840_558_fu_27502_p2);
[2025-10-13 21:24:25,273]       |                                   ^
[2025-10-13 21:24:25,273] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57458:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47407_p3' generates 9 bits.
[2025-10-13 21:24:25,273] 57458 | assign sext_ln840_48_fu_22525_p1 = grp_fu_47407_p3;
[2025-10-13 21:24:25,273]       |                                  ^
[2025-10-13 21:24:25,274] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57460:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51378_p3' generates 9 bits.
[2025-10-13 21:24:25,274] 57460 | assign sext_ln840_492_fu_27518_p1 = grp_fu_51378_p3;
[2025-10-13 21:24:25,274]       |                                   ^
[2025-10-13 21:24:25,274] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57462:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48928_p3' generates 9 bits.
[2025-10-13 21:24:25,274] 57462 | assign sext_ln840_493_fu_24123_p1 = grp_fu_48928_p3;
[2025-10-13 21:24:25,274]       |                                   ^
[2025-10-13 21:24:25,274] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57464:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48937_p3' generates 9 bits.
[2025-10-13 21:24:25,274] 57464 | assign sext_ln840_494_fu_24126_p1 = grp_fu_48937_p3;
[2025-10-13 21:24:25,274]       |                                   ^
[2025-10-13 21:24:25,274] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57466:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,274] 57466 | assign sext_ln840_495_fu_27526_p1 = $signed(add_ln840_565_reg_64347);
[2025-10-13 21:24:25,274]       |                                   ^
[2025-10-13 21:24:25,274] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57468:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48910_p3' generates 9 bits.
[2025-10-13 21:24:25,274] 57468 | assign sext_ln840_496_fu_24135_p1 = grp_fu_48910_p3;
[2025-10-13 21:24:25,274]       |                                   ^
[2025-10-13 21:24:25,274] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57470:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48919_p3' generates 9 bits.
[2025-10-13 21:24:25,274] 57470 | assign sext_ln840_497_fu_24138_p1 = grp_fu_48919_p3;
[2025-10-13 21:24:25,274]       |                                   ^
[2025-10-13 21:24:25,274] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57472:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,274] 57472 | assign sext_ln840_498_fu_27535_p1 = $signed(add_ln840_569_reg_64352);
[2025-10-13 21:24:25,274]       |                                   ^
[2025-10-13 21:24:25,274] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57474:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51360_p3' generates 9 bits.
[2025-10-13 21:24:25,274] 57474 | assign sext_ln840_499_fu_27538_p1 = grp_fu_51360_p3;
[2025-10-13 21:24:25,274]       |                                   ^
[2025-10-13 21:24:25,274] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57476:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47416_p3' generates 9 bits.
[2025-10-13 21:24:25,274] 57476 | assign sext_ln840_49_fu_22528_p1 = grp_fu_47416_p3;
[2025-10-13 21:24:25,274]       |                                  ^
[2025-10-13 21:24:25,274] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57478:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47272_p3' generates 9 bits.
[2025-10-13 21:24:25,274] 57478 | assign sext_ln840_4_fu_22387_p1 = grp_fu_47272_p3;
[2025-10-13 21:24:25,274]       |                                 ^
[2025-10-13 21:24:25,274] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57480:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51369_p3' generates 10 bits.
[2025-10-13 21:24:25,274] 57480 | assign sext_ln840_501_fu_27541_p1 = grp_fu_51369_p3;
[2025-10-13 21:24:25,274]       |                                   ^
[2025-10-13 21:24:25,274] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57482:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:24:25,274] 57482 | assign sext_ln840_502_fu_27550_p1 = $signed(add_ln840_573_fu_27544_p2);
[2025-10-13 21:24:25,274]       |                                   ^
[2025-10-13 21:24:25,274] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57484:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:24:25,274] 57484 | assign sext_ln840_503_fu_27560_p1 = $signed(add_ln840_574_fu_27554_p2);
[2025-10-13 21:24:25,274]       |                                   ^
[2025-10-13 21:24:25,274] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57486:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51413_p3' generates 9 bits.
[2025-10-13 21:24:25,274] 57486 | assign sext_ln840_506_fu_27570_p1 = grp_fu_51413_p3;
[2025-10-13 21:24:25,274]       |                                   ^
[2025-10-13 21:24:25,274] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57488:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48973_p3' generates 9 bits.
[2025-10-13 21:24:25,274] 57488 | assign sext_ln840_507_fu_24175_p1 = grp_fu_48973_p3;
[2025-10-13 21:24:25,274]       |                                   ^
[2025-10-13 21:24:25,274] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57490:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48982_p3' generates 9 bits.
[2025-10-13 21:24:25,274] 57490 | assign sext_ln840_508_fu_24178_p1 = grp_fu_48982_p3;
[2025-10-13 21:24:25,274]       |                                   ^
[2025-10-13 21:24:25,274] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57492:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,274] 57492 | assign sext_ln840_509_fu_27578_p1 = $signed(add_ln840_581_reg_64372);
[2025-10-13 21:24:25,274]       |                                   ^
[2025-10-13 21:24:25,274] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57494:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,274] 57494 | assign sext_ln840_50_fu_25889_p1 = $signed(add_ln840_57_reg_63552);
[2025-10-13 21:24:25,274]       |                                  ^
[2025-10-13 21:24:25,274] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57496:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48955_p3' generates 9 bits.
[2025-10-13 21:24:25,274] 57496 | assign sext_ln840_510_fu_24187_p1 = grp_fu_48955_p3;
[2025-10-13 21:24:25,274]       |                                   ^
[2025-10-13 21:24:25,274] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57498:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48964_p3' generates 9 bits.
[2025-10-13 21:24:25,274] 57498 | assign sext_ln840_511_fu_24190_p1 = grp_fu_48964_p3;
[2025-10-13 21:24:25,274]       |                                   ^
[2025-10-13 21:24:25,274] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57500:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,274] 57500 | assign sext_ln840_512_fu_27587_p1 = $signed(add_ln840_585_reg_64377);
[2025-10-13 21:24:25,274]       |                                   ^
[2025-10-13 21:24:25,274] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57502:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51395_p3' generates 9 bits.
[2025-10-13 21:24:25,274] 57502 | assign sext_ln840_513_fu_27590_p1 = grp_fu_51395_p3;
[2025-10-13 21:24:25,274]       |                                   ^
[2025-10-13 21:24:25,274] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57504:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51404_p3' generates 10 bits.
[2025-10-13 21:24:25,274] 57504 | assign sext_ln840_515_fu_27593_p1 = grp_fu_51404_p3;
[2025-10-13 21:24:25,274]       |                                   ^
[2025-10-13 21:24:25,274] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57506:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:24:25,274] 57506 | assign sext_ln840_516_fu_27602_p1 = $signed(add_ln840_589_fu_27596_p2);
[2025-10-13 21:24:25,274]       |                                   ^
[2025-10-13 21:24:25,274] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57508:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:24:25,274] 57508 | assign sext_ln840_517_fu_27612_p1 = $signed(add_ln840_590_fu_27606_p2);
[2025-10-13 21:24:25,274]       |                                   ^
[2025-10-13 21:24:25,274] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57510:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50296_p3' generates 9 bits.
[2025-10-13 21:24:25,274] 57510 | assign sext_ln840_51_fu_25892_p1 = grp_fu_50296_p3;
[2025-10-13 21:24:25,274]       |                                  ^
[2025-10-13 21:24:25,274] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57512:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51448_p3' generates 9 bits.
[2025-10-13 21:24:25,274] 57512 | assign sext_ln840_520_fu_27622_p1 = grp_fu_51448_p3;
[2025-10-13 21:24:25,274]       |                                   ^
[2025-10-13 21:24:25,274] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57514:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49018_p3' generates 9 bits.
[2025-10-13 21:24:25,274] 57514 | assign sext_ln840_521_fu_24227_p1 = grp_fu_49018_p3;
[2025-10-13 21:24:25,274]       |                                   ^
[2025-10-13 21:24:25,274] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57516:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49027_p3' generates 9 bits.
[2025-10-13 21:24:25,274] 57516 | assign sext_ln840_522_fu_24230_p1 = grp_fu_49027_p3;
[2025-10-13 21:24:25,274]       |                                   ^
[2025-10-13 21:24:25,274] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57518:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,274] 57518 | assign sext_ln840_523_fu_27630_p1 = $signed(add_ln840_597_reg_64397);
[2025-10-13 21:24:25,274]       |                                   ^
[2025-10-13 21:24:25,274] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57520:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49000_p3' generates 9 bits.
[2025-10-13 21:24:25,274] 57520 | assign sext_ln840_524_fu_24239_p1 = grp_fu_49000_p3;
[2025-10-13 21:24:25,274]       |                                   ^
[2025-10-13 21:24:25,274] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57522:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49009_p3' generates 9 bits.
[2025-10-13 21:24:25,274] 57522 | assign sext_ln840_525_fu_24242_p1 = grp_fu_49009_p3;
[2025-10-13 21:24:25,274]       |                                   ^
[2025-10-13 21:24:25,274] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57524:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,274] 57524 | assign sext_ln840_526_fu_27639_p1 = $signed(add_ln840_601_reg_64402);
[2025-10-13 21:24:25,274]       |                                   ^
[2025-10-13 21:24:25,274] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57526:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51430_p3' generates 9 bits.
[2025-10-13 21:24:25,274] 57526 | assign sext_ln840_527_fu_27642_p1 = grp_fu_51430_p3;
[2025-10-13 21:24:25,274]       |                                   ^
[2025-10-13 21:24:25,274] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57528:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51439_p3' generates 10 bits.
[2025-10-13 21:24:25,274] 57528 | assign sext_ln840_529_fu_27645_p1 = grp_fu_51439_p3;
[2025-10-13 21:24:25,274]       |                                   ^
[2025-10-13 21:24:25,274] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57530:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:24:25,274] 57530 | assign sext_ln840_530_fu_27654_p1 = $signed(add_ln840_605_fu_27648_p2);
[2025-10-13 21:24:25,274]       |                                   ^
[2025-10-13 21:24:25,274] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57532:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:24:25,274] 57532 | assign sext_ln840_531_fu_27664_p1 = $signed(add_ln840_606_fu_27658_p2);
[2025-10-13 21:24:25,274]       |                                   ^
[2025-10-13 21:24:25,275] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57534:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51483_p3' generates 9 bits.
[2025-10-13 21:24:25,275] 57534 | assign sext_ln840_534_fu_27674_p1 = grp_fu_51483_p3;
[2025-10-13 21:24:25,275]       |                                   ^
[2025-10-13 21:24:25,275] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57536:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49063_p3' generates 9 bits.
[2025-10-13 21:24:25,275] 57536 | assign sext_ln840_535_fu_24279_p1 = grp_fu_49063_p3;
[2025-10-13 21:24:25,275]       |                                   ^
[2025-10-13 21:24:25,275] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57538:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49072_p3' generates 9 bits.
[2025-10-13 21:24:25,275] 57538 | assign sext_ln840_536_fu_24282_p1 = grp_fu_49072_p3;
[2025-10-13 21:24:25,275]       |                                   ^
[2025-10-13 21:24:25,275] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57540:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,275] 57540 | assign sext_ln840_537_fu_27682_p1 = $signed(add_ln840_613_reg_64422);
[2025-10-13 21:24:25,275]       |                                   ^
[2025-10-13 21:24:25,275] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57542:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49045_p3' generates 9 bits.
[2025-10-13 21:24:25,275] 57542 | assign sext_ln840_538_fu_24291_p1 = grp_fu_49045_p3;
[2025-10-13 21:24:25,275]       |                                   ^
[2025-10-13 21:24:25,275] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57544:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49054_p3' generates 9 bits.
[2025-10-13 21:24:25,275] 57544 | assign sext_ln840_539_fu_24294_p1 = grp_fu_49054_p3;
[2025-10-13 21:24:25,275]       |                                   ^
[2025-10-13 21:24:25,275] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57546:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50305_p3' generates 10 bits.
[2025-10-13 21:24:25,275] 57546 | assign sext_ln840_53_fu_25895_p1 = grp_fu_50305_p3;
[2025-10-13 21:24:25,275]       |                                  ^
[2025-10-13 21:24:25,275] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57548:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,275] 57548 | assign sext_ln840_540_fu_27691_p1 = $signed(add_ln840_617_reg_64427);
[2025-10-13 21:24:25,275]       |                                   ^
[2025-10-13 21:24:25,275] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57550:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51465_p3' generates 9 bits.
[2025-10-13 21:24:25,275] 57550 | assign sext_ln840_541_fu_27694_p1 = grp_fu_51465_p3;
[2025-10-13 21:24:25,275]       |                                   ^
[2025-10-13 21:24:25,275] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57552:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51474_p3' generates 10 bits.
[2025-10-13 21:24:25,275] 57552 | assign sext_ln840_543_fu_27697_p1 = grp_fu_51474_p3;
[2025-10-13 21:24:25,275]       |                                   ^
[2025-10-13 21:24:25,275] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57554:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:24:25,275] 57554 | assign sext_ln840_544_fu_27706_p1 = $signed(add_ln840_621_fu_27700_p2);
[2025-10-13 21:24:25,275]       |                                   ^
[2025-10-13 21:24:25,275] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57556:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:24:25,275] 57556 | assign sext_ln840_545_fu_27716_p1 = $signed(add_ln840_622_fu_27710_p2);
[2025-10-13 21:24:25,275]       |                                   ^
[2025-10-13 21:24:25,275] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57558:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51518_p3' generates 9 bits.
[2025-10-13 21:24:25,275] 57558 | assign sext_ln840_548_fu_27726_p1 = grp_fu_51518_p3;
[2025-10-13 21:24:25,275]       |                                   ^
[2025-10-13 21:24:25,275] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57560:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49108_p3' generates 9 bits.
[2025-10-13 21:24:25,275] 57560 | assign sext_ln840_549_fu_24331_p1 = grp_fu_49108_p3;
[2025-10-13 21:24:25,275]       |                                   ^
[2025-10-13 21:24:25,275] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57562:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:24:25,275] 57562 | assign sext_ln840_54_fu_25904_p1 = $signed(add_ln840_61_fu_25898_p2);
[2025-10-13 21:24:25,275]       |                                  ^
[2025-10-13 21:24:25,275] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57564:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49117_p3' generates 9 bits.
[2025-10-13 21:24:25,275] 57564 | assign sext_ln840_550_fu_24334_p1 = grp_fu_49117_p3;
[2025-10-13 21:24:25,275]       |                                   ^
[2025-10-13 21:24:25,275] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57566:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,275] 57566 | assign sext_ln840_551_fu_27734_p1 = $signed(add_ln840_629_reg_64447);
[2025-10-13 21:24:25,275]       |                                   ^
[2025-10-13 21:24:25,275] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57568:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49090_p3' generates 9 bits.
[2025-10-13 21:24:25,275] 57568 | assign sext_ln840_552_fu_24343_p1 = grp_fu_49090_p3;
[2025-10-13 21:24:25,275]       |                                   ^
[2025-10-13 21:24:25,275] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57570:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49099_p3' generates 9 bits.
[2025-10-13 21:24:25,275] 57570 | assign sext_ln840_553_fu_24346_p1 = grp_fu_49099_p3;
[2025-10-13 21:24:25,275]       |                                   ^
[2025-10-13 21:24:25,275] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57572:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,275] 57572 | assign sext_ln840_554_fu_27743_p1 = $signed(add_ln840_633_reg_64452);
[2025-10-13 21:24:25,275]       |                                   ^
[2025-10-13 21:24:25,275] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57574:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51500_p3' generates 9 bits.
[2025-10-13 21:24:25,275] 57574 | assign sext_ln840_555_fu_27746_p1 = grp_fu_51500_p3;
[2025-10-13 21:24:25,275]       |                                   ^
[2025-10-13 21:24:25,275] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57576:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51509_p3' generates 10 bits.
[2025-10-13 21:24:25,275] 57576 | assign sext_ln840_557_fu_27749_p1 = grp_fu_51509_p3;
[2025-10-13 21:24:25,275]       |                                   ^
[2025-10-13 21:24:25,275] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57578:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:24:25,275] 57578 | assign sext_ln840_558_fu_27758_p1 = $signed(add_ln840_637_fu_27752_p2);
[2025-10-13 21:24:25,275]       |                                   ^
[2025-10-13 21:24:25,275] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57580:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:24:25,275] 57580 | assign sext_ln840_559_fu_27768_p1 = $signed(add_ln840_638_fu_27762_p2);
[2025-10-13 21:24:25,275]       |                                   ^
[2025-10-13 21:24:25,275] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57582:34: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:24:25,275] 57582 | assign sext_ln840_55_fu_25914_p1 = $signed(add_ln840_62_fu_25908_p2);
[2025-10-13 21:24:25,275]       |                                  ^
[2025-10-13 21:24:25,275] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57584:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51553_p3' generates 9 bits.
[2025-10-13 21:24:25,275] 57584 | assign sext_ln840_562_fu_27778_p1 = grp_fu_51553_p3;
[2025-10-13 21:24:25,275]       |                                   ^
[2025-10-13 21:24:25,275] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57586:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49153_p3' generates 9 bits.
[2025-10-13 21:24:25,275] 57586 | assign sext_ln840_563_fu_24383_p1 = grp_fu_49153_p3;
[2025-10-13 21:24:25,275]       |                                   ^
[2025-10-13 21:24:25,275] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57588:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49162_p3' generates 9 bits.
[2025-10-13 21:24:25,275] 57588 | assign sext_ln840_564_fu_24386_p1 = grp_fu_49162_p3;
[2025-10-13 21:24:25,275]       |                                   ^
[2025-10-13 21:24:25,275] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57590:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,275] 57590 | assign sext_ln840_565_fu_27786_p1 = $signed(add_ln840_645_reg_64472);
[2025-10-13 21:24:25,275]       |                                   ^
[2025-10-13 21:24:25,275] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57592:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49135_p3' generates 9 bits.
[2025-10-13 21:24:25,275] 57592 | assign sext_ln840_566_fu_24395_p1 = grp_fu_49135_p3;
[2025-10-13 21:24:25,275]       |                                   ^
[2025-10-13 21:24:25,275] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57594:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49144_p3' generates 9 bits.
[2025-10-13 21:24:25,275] 57594 | assign sext_ln840_567_fu_24398_p1 = grp_fu_49144_p3;
[2025-10-13 21:24:25,275]       |                                   ^
[2025-10-13 21:24:25,275] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57596:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,275] 57596 | assign sext_ln840_568_fu_27795_p1 = $signed(add_ln840_649_reg_64477);
[2025-10-13 21:24:25,275]       |                                   ^
[2025-10-13 21:24:25,275] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57598:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51535_p3' generates 9 bits.
[2025-10-13 21:24:25,275] 57598 | assign sext_ln840_569_fu_27798_p1 = grp_fu_51535_p3;
[2025-10-13 21:24:25,275]       |                                   ^
[2025-10-13 21:24:25,275] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57600:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51544_p3' generates 10 bits.
[2025-10-13 21:24:25,275] 57600 | assign sext_ln840_571_fu_27801_p1 = grp_fu_51544_p3;
[2025-10-13 21:24:25,275]       |                                   ^
[2025-10-13 21:24:25,275] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57602:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:24:25,275] 57602 | assign sext_ln840_572_fu_27810_p1 = $signed(add_ln840_653_fu_27804_p2);
[2025-10-13 21:24:25,275]       |                                   ^
[2025-10-13 21:24:25,275] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57604:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:24:25,275] 57604 | assign sext_ln840_573_fu_27820_p1 = $signed(add_ln840_654_fu_27814_p2);
[2025-10-13 21:24:25,275]       |                                   ^
[2025-10-13 21:24:25,275] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57606:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51588_p3' generates 9 bits.
[2025-10-13 21:24:25,275] 57606 | assign sext_ln840_576_fu_27830_p1 = grp_fu_51588_p3;
[2025-10-13 21:24:25,275]       |                                   ^
[2025-10-13 21:24:25,276] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57608:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49198_p3' generates 9 bits.
[2025-10-13 21:24:25,276] 57608 | assign sext_ln840_577_fu_24435_p1 = grp_fu_49198_p3;
[2025-10-13 21:24:25,276]       |                                   ^
[2025-10-13 21:24:25,276] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57610:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49207_p3' generates 9 bits.
[2025-10-13 21:24:25,276] 57610 | assign sext_ln840_578_fu_24438_p1 = grp_fu_49207_p3;
[2025-10-13 21:24:25,276]       |                                   ^
[2025-10-13 21:24:25,276] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57612:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,276] 57612 | assign sext_ln840_579_fu_27838_p1 = $signed(add_ln840_661_reg_64497);
[2025-10-13 21:24:25,276]       |                                   ^
[2025-10-13 21:24:25,276] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57614:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49180_p3' generates 9 bits.
[2025-10-13 21:24:25,276] 57614 | assign sext_ln840_580_fu_24447_p1 = grp_fu_49180_p3;
[2025-10-13 21:24:25,276]       |                                   ^
[2025-10-13 21:24:25,276] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57616:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49189_p3' generates 9 bits.
[2025-10-13 21:24:25,276] 57616 | assign sext_ln840_581_fu_24450_p1 = grp_fu_49189_p3;
[2025-10-13 21:24:25,276]       |                                   ^
[2025-10-13 21:24:25,276] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57618:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,276] 57618 | assign sext_ln840_582_fu_27847_p1 = $signed(add_ln840_665_reg_64502);
[2025-10-13 21:24:25,276]       |                                   ^
[2025-10-13 21:24:25,276] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57620:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51570_p3' generates 9 bits.
[2025-10-13 21:24:25,276] 57620 | assign sext_ln840_583_fu_27850_p1 = grp_fu_51570_p3;
[2025-10-13 21:24:25,276]       |                                   ^
[2025-10-13 21:24:25,276] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57622:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51579_p3' generates 10 bits.
[2025-10-13 21:24:25,276] 57622 | assign sext_ln840_585_fu_27853_p1 = grp_fu_51579_p3;
[2025-10-13 21:24:25,276]       |                                   ^
[2025-10-13 21:24:25,276] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57624:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:24:25,276] 57624 | assign sext_ln840_586_fu_27862_p1 = $signed(add_ln840_669_fu_27856_p2);
[2025-10-13 21:24:25,276]       |                                   ^
[2025-10-13 21:24:25,276] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57626:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:24:25,276] 57626 | assign sext_ln840_587_fu_27872_p1 = $signed(add_ln840_670_fu_27866_p2);
[2025-10-13 21:24:25,276]       |                                   ^
[2025-10-13 21:24:25,276] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57628:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51623_p3' generates 9 bits.
[2025-10-13 21:24:25,276] 57628 | assign sext_ln840_590_fu_27882_p1 = grp_fu_51623_p3;
[2025-10-13 21:24:25,276]       |                                   ^
[2025-10-13 21:24:25,276] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57630:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49243_p3' generates 9 bits.
[2025-10-13 21:24:25,276] 57630 | assign sext_ln840_591_fu_24487_p1 = grp_fu_49243_p3;
[2025-10-13 21:24:25,276]       |                                   ^
[2025-10-13 21:24:25,276] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57632:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49252_p3' generates 9 bits.
[2025-10-13 21:24:25,276] 57632 | assign sext_ln840_592_fu_24490_p1 = grp_fu_49252_p3;
[2025-10-13 21:24:25,276]       |                                   ^
[2025-10-13 21:24:25,276] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57634:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,276] 57634 | assign sext_ln840_593_fu_27890_p1 = $signed(add_ln840_677_reg_64522);
[2025-10-13 21:24:25,276]       |                                   ^
[2025-10-13 21:24:25,276] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57636:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49225_p3' generates 9 bits.
[2025-10-13 21:24:25,276] 57636 | assign sext_ln840_594_fu_24499_p1 = grp_fu_49225_p3;
[2025-10-13 21:24:25,276]       |                                   ^
[2025-10-13 21:24:25,276] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57638:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49234_p3' generates 9 bits.
[2025-10-13 21:24:25,276] 57638 | assign sext_ln840_595_fu_24502_p1 = grp_fu_49234_p3;
[2025-10-13 21:24:25,276]       |                                   ^
[2025-10-13 21:24:25,276] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57640:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,276] 57640 | assign sext_ln840_596_fu_27899_p1 = $signed(add_ln840_681_reg_64527);
[2025-10-13 21:24:25,276]       |                                   ^
[2025-10-13 21:24:25,276] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57642:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51605_p3' generates 9 bits.
[2025-10-13 21:24:25,276] 57642 | assign sext_ln840_597_fu_27902_p1 = grp_fu_51605_p3;
[2025-10-13 21:24:25,276]       |                                   ^
[2025-10-13 21:24:25,276] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57644:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51614_p3' generates 10 bits.
[2025-10-13 21:24:25,276] 57644 | assign sext_ln840_599_fu_27905_p1 = grp_fu_51614_p3;
[2025-10-13 21:24:25,276]       |                                   ^
[2025-10-13 21:24:25,276] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57646:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47479_p3' generates 9 bits.
[2025-10-13 21:24:25,276] 57646 | assign sext_ln840_59_fu_22556_p1 = grp_fu_47479_p3;
[2025-10-13 21:24:25,276]       |                                  ^
[2025-10-13 21:24:25,276] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57648:33: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,276] 57648 | assign sext_ln840_5_fu_25733_p1 = $signed(add_ln840_5_reg_63472);
[2025-10-13 21:24:25,276]       |                                 ^
[2025-10-13 21:24:25,276] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57650:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:24:25,276] 57650 | assign sext_ln840_600_fu_27914_p1 = $signed(add_ln840_685_fu_27908_p2);
[2025-10-13 21:24:25,276]       |                                   ^
[2025-10-13 21:24:25,276] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57652:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:24:25,276] 57652 | assign sext_ln840_601_fu_27924_p1 = $signed(add_ln840_686_fu_27918_p2);
[2025-10-13 21:24:25,276]       |                                   ^
[2025-10-13 21:24:25,276] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57654:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51658_p3' generates 9 bits.
[2025-10-13 21:24:25,276] 57654 | assign sext_ln840_604_fu_27934_p1 = grp_fu_51658_p3;
[2025-10-13 21:24:25,276]       |                                   ^
[2025-10-13 21:24:25,276] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57656:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49288_p3' generates 9 bits.
[2025-10-13 21:24:25,276] 57656 | assign sext_ln840_605_fu_24539_p1 = grp_fu_49288_p3;
[2025-10-13 21:24:25,276]       |                                   ^
[2025-10-13 21:24:25,276] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57658:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49297_p3' generates 9 bits.
[2025-10-13 21:24:25,276] 57658 | assign sext_ln840_606_fu_24542_p1 = grp_fu_49297_p3;
[2025-10-13 21:24:25,276]       |                                   ^
[2025-10-13 21:24:25,276] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57660:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,276] 57660 | assign sext_ln840_607_fu_27942_p1 = $signed(add_ln840_693_reg_64547);
[2025-10-13 21:24:25,276]       |                                   ^
[2025-10-13 21:24:25,276] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57662:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49270_p3' generates 9 bits.
[2025-10-13 21:24:25,276] 57662 | assign sext_ln840_608_fu_24551_p1 = grp_fu_49270_p3;
[2025-10-13 21:24:25,276]       |                                   ^
[2025-10-13 21:24:25,276] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57664:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49279_p3' generates 9 bits.
[2025-10-13 21:24:25,276] 57664 | assign sext_ln840_609_fu_24554_p1 = grp_fu_49279_p3;
[2025-10-13 21:24:25,276]       |                                   ^
[2025-10-13 21:24:25,276] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57666:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47488_p3' generates 9 bits.
[2025-10-13 21:24:25,276] 57666 | assign sext_ln840_60_fu_22559_p1 = grp_fu_47488_p3;
[2025-10-13 21:24:25,276]       |                                  ^
[2025-10-13 21:24:25,276] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57668:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,276] 57668 | assign sext_ln840_610_fu_27951_p1 = $signed(add_ln840_697_reg_64552);
[2025-10-13 21:24:25,276]       |                                   ^
[2025-10-13 21:24:25,276] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57670:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51640_p3' generates 9 bits.
[2025-10-13 21:24:25,276] 57670 | assign sext_ln840_611_fu_27954_p1 = grp_fu_51640_p3;
[2025-10-13 21:24:25,276]       |                                   ^
[2025-10-13 21:24:25,276] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57672:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51649_p3' generates 10 bits.
[2025-10-13 21:24:25,276] 57672 | assign sext_ln840_613_fu_27957_p1 = grp_fu_51649_p3;
[2025-10-13 21:24:25,276]       |                                   ^
[2025-10-13 21:24:25,276] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57674:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:24:25,276] 57674 | assign sext_ln840_614_fu_27966_p1 = $signed(add_ln840_701_fu_27960_p2);
[2025-10-13 21:24:25,276]       |                                   ^
[2025-10-13 21:24:25,276] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57676:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:24:25,276] 57676 | assign sext_ln840_615_fu_27976_p1 = $signed(add_ln840_702_fu_27970_p2);
[2025-10-13 21:24:25,276]       |                                   ^
[2025-10-13 21:24:25,276] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57678:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51693_p3' generates 9 bits.
[2025-10-13 21:24:25,276] 57678 | assign sext_ln840_618_fu_27986_p1 = grp_fu_51693_p3;
[2025-10-13 21:24:25,276]       |                                   ^
[2025-10-13 21:24:25,276] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57680:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49333_p3' generates 9 bits.
[2025-10-13 21:24:25,277] 57680 | assign sext_ln840_619_fu_24591_p1 = grp_fu_49333_p3;
[2025-10-13 21:24:25,277]       |                                   ^
[2025-10-13 21:24:25,277] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57682:34: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,277] 57682 | assign sext_ln840_61_fu_25929_p1 = $signed(add_ln840_69_reg_63572);
[2025-10-13 21:24:25,277]       |                                  ^
[2025-10-13 21:24:25,277] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57684:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49342_p3' generates 9 bits.
[2025-10-13 21:24:25,277] 57684 | assign sext_ln840_620_fu_24594_p1 = grp_fu_49342_p3;
[2025-10-13 21:24:25,277]       |                                   ^
[2025-10-13 21:24:25,277] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57686:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,277] 57686 | assign sext_ln840_621_fu_27994_p1 = $signed(add_ln840_709_reg_64572);
[2025-10-13 21:24:25,277]       |                                   ^
[2025-10-13 21:24:25,277] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57688:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49315_p3' generates 9 bits.
[2025-10-13 21:24:25,277] 57688 | assign sext_ln840_622_fu_24603_p1 = grp_fu_49315_p3;
[2025-10-13 21:24:25,277]       |                                   ^
[2025-10-13 21:24:25,277] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57690:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49324_p3' generates 9 bits.
[2025-10-13 21:24:25,277] 57690 | assign sext_ln840_623_fu_24606_p1 = grp_fu_49324_p3;
[2025-10-13 21:24:25,277]       |                                   ^
[2025-10-13 21:24:25,277] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57692:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,277] 57692 | assign sext_ln840_624_fu_28003_p1 = $signed(add_ln840_713_reg_64577);
[2025-10-13 21:24:25,277]       |                                   ^
[2025-10-13 21:24:25,277] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57694:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51675_p3' generates 9 bits.
[2025-10-13 21:24:25,277] 57694 | assign sext_ln840_625_fu_28006_p1 = grp_fu_51675_p3;
[2025-10-13 21:24:25,277]       |                                   ^
[2025-10-13 21:24:25,277] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57696:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51684_p3' generates 10 bits.
[2025-10-13 21:24:25,277] 57696 | assign sext_ln840_627_fu_28009_p1 = grp_fu_51684_p3;
[2025-10-13 21:24:25,277]       |                                   ^
[2025-10-13 21:24:25,277] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57698:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:24:25,277] 57698 | assign sext_ln840_628_fu_28018_p1 = $signed(add_ln840_717_fu_28012_p2);
[2025-10-13 21:24:25,277]       |                                   ^
[2025-10-13 21:24:25,277] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57700:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:24:25,277] 57700 | assign sext_ln840_629_fu_28028_p1 = $signed(add_ln840_718_fu_28022_p2);
[2025-10-13 21:24:25,277]       |                                   ^
[2025-10-13 21:24:25,277] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57702:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47461_p3' generates 9 bits.
[2025-10-13 21:24:25,277] 57702 | assign sext_ln840_62_fu_22568_p1 = grp_fu_47461_p3;
[2025-10-13 21:24:25,277]       |                                  ^
[2025-10-13 21:24:25,277] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57704:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51728_p3' generates 9 bits.
[2025-10-13 21:24:25,277] 57704 | assign sext_ln840_632_fu_28038_p1 = grp_fu_51728_p3;
[2025-10-13 21:24:25,277]       |                                   ^
[2025-10-13 21:24:25,277] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57706:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49378_p3' generates 9 bits.
[2025-10-13 21:24:25,277] 57706 | assign sext_ln840_633_fu_24643_p1 = grp_fu_49378_p3;
[2025-10-13 21:24:25,277]       |                                   ^
[2025-10-13 21:24:25,277] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57708:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49387_p3' generates 9 bits.
[2025-10-13 21:24:25,277] 57708 | assign sext_ln840_634_fu_24646_p1 = grp_fu_49387_p3;
[2025-10-13 21:24:25,277]       |                                   ^
[2025-10-13 21:24:25,277] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57710:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,277] 57710 | assign sext_ln840_635_fu_28046_p1 = $signed(add_ln840_725_reg_64597);
[2025-10-13 21:24:25,277]       |                                   ^
[2025-10-13 21:24:25,277] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57712:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49360_p3' generates 9 bits.
[2025-10-13 21:24:25,277] 57712 | assign sext_ln840_636_fu_24655_p1 = grp_fu_49360_p3;
[2025-10-13 21:24:25,277]       |                                   ^
[2025-10-13 21:24:25,277] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57714:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49369_p3' generates 9 bits.
[2025-10-13 21:24:25,277] 57714 | assign sext_ln840_637_fu_24658_p1 = grp_fu_49369_p3;
[2025-10-13 21:24:25,277]       |                                   ^
[2025-10-13 21:24:25,277] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57716:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,277] 57716 | assign sext_ln840_638_fu_28055_p1 = $signed(add_ln840_729_reg_64602);
[2025-10-13 21:24:25,277]       |                                   ^
[2025-10-13 21:24:25,277] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57718:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51710_p3' generates 9 bits.
[2025-10-13 21:24:25,277] 57718 | assign sext_ln840_639_fu_28058_p1 = grp_fu_51710_p3;
[2025-10-13 21:24:25,277]       |                                   ^
[2025-10-13 21:24:25,277] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57720:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47470_p3' generates 9 bits.
[2025-10-13 21:24:25,277] 57720 | assign sext_ln840_63_fu_22571_p1 = grp_fu_47470_p3;
[2025-10-13 21:24:25,277]       |                                  ^
[2025-10-13 21:24:25,277] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57722:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51719_p3' generates 10 bits.
[2025-10-13 21:24:25,277] 57722 | assign sext_ln840_641_fu_28061_p1 = grp_fu_51719_p3;
[2025-10-13 21:24:25,277]       |                                   ^
[2025-10-13 21:24:25,277] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57724:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:24:25,277] 57724 | assign sext_ln840_642_fu_28070_p1 = $signed(add_ln840_733_fu_28064_p2);
[2025-10-13 21:24:25,277]       |                                   ^
[2025-10-13 21:24:25,277] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57726:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:24:25,277] 57726 | assign sext_ln840_643_fu_28080_p1 = $signed(add_ln840_734_fu_28074_p2);
[2025-10-13 21:24:25,277]       |                                   ^
[2025-10-13 21:24:25,277] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57728:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51763_p3' generates 9 bits.
[2025-10-13 21:24:25,277] 57728 | assign sext_ln840_646_fu_28090_p1 = grp_fu_51763_p3;
[2025-10-13 21:24:25,277]       |                                   ^
[2025-10-13 21:24:25,277] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57730:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49423_p3' generates 9 bits.
[2025-10-13 21:24:25,277] 57730 | assign sext_ln840_647_fu_24695_p1 = grp_fu_49423_p3;
[2025-10-13 21:24:25,277]       |                                   ^
[2025-10-13 21:24:25,277] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57732:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49432_p3' generates 9 bits.
[2025-10-13 21:24:25,277] 57732 | assign sext_ln840_648_fu_24698_p1 = grp_fu_49432_p3;
[2025-10-13 21:24:25,277]       |                                   ^
[2025-10-13 21:24:25,277] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57734:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,277] 57734 | assign sext_ln840_649_fu_28098_p1 = $signed(add_ln840_741_reg_64622);
[2025-10-13 21:24:25,277]       |                                   ^
[2025-10-13 21:24:25,277] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57736:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,277] 57736 | assign sext_ln840_64_fu_25938_p1 = $signed(add_ln840_73_reg_63577);
[2025-10-13 21:24:25,277]       |                                  ^
[2025-10-13 21:24:25,277] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57738:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49405_p3' generates 9 bits.
[2025-10-13 21:24:25,277] 57738 | assign sext_ln840_650_fu_24707_p1 = grp_fu_49405_p3;
[2025-10-13 21:24:25,277]       |                                   ^
[2025-10-13 21:24:25,277] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57740:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49414_p3' generates 9 bits.
[2025-10-13 21:24:25,277] 57740 | assign sext_ln840_651_fu_24710_p1 = grp_fu_49414_p3;
[2025-10-13 21:24:25,277]       |                                   ^
[2025-10-13 21:24:25,277] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57742:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,277] 57742 | assign sext_ln840_652_fu_28107_p1 = $signed(add_ln840_745_reg_64627);
[2025-10-13 21:24:25,277]       |                                   ^
[2025-10-13 21:24:25,277] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57744:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51745_p3' generates 9 bits.
[2025-10-13 21:24:25,277] 57744 | assign sext_ln840_653_fu_28110_p1 = grp_fu_51745_p3;
[2025-10-13 21:24:25,277]       |                                   ^
[2025-10-13 21:24:25,277] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57746:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51754_p3' generates 10 bits.
[2025-10-13 21:24:25,277] 57746 | assign sext_ln840_655_fu_28113_p1 = grp_fu_51754_p3;
[2025-10-13 21:24:25,277]       |                                   ^
[2025-10-13 21:24:25,277] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57748:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:24:25,277] 57748 | assign sext_ln840_656_fu_28122_p1 = $signed(add_ln840_749_fu_28116_p2);
[2025-10-13 21:24:25,277]       |                                   ^
[2025-10-13 21:24:25,277] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57750:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:24:25,277] 57750 | assign sext_ln840_657_fu_28132_p1 = $signed(add_ln840_750_fu_28126_p2);
[2025-10-13 21:24:25,277]       |                                   ^
[2025-10-13 21:24:25,277] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57752:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50323_p3' generates 9 bits.
[2025-10-13 21:24:25,277] 57752 | assign sext_ln840_65_fu_25941_p1 = grp_fu_50323_p3;
[2025-10-13 21:24:25,278]       |                                  ^
[2025-10-13 21:24:25,278] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57754:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51798_p3' generates 9 bits.
[2025-10-13 21:24:25,278] 57754 | assign sext_ln840_660_fu_28142_p1 = grp_fu_51798_p3;
[2025-10-13 21:24:25,278]       |                                   ^
[2025-10-13 21:24:25,278] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57756:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49468_p3' generates 9 bits.
[2025-10-13 21:24:25,278] 57756 | assign sext_ln840_661_fu_24747_p1 = grp_fu_49468_p3;
[2025-10-13 21:24:25,278]       |                                   ^
[2025-10-13 21:24:25,278] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57758:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49477_p3' generates 9 bits.
[2025-10-13 21:24:25,278] 57758 | assign sext_ln840_662_fu_24750_p1 = grp_fu_49477_p3;
[2025-10-13 21:24:25,278]       |                                   ^
[2025-10-13 21:24:25,278] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57760:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,278] 57760 | assign sext_ln840_663_fu_28150_p1 = $signed(add_ln840_757_reg_64647);
[2025-10-13 21:24:25,278]       |                                   ^
[2025-10-13 21:24:25,278] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57762:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49450_p3' generates 9 bits.
[2025-10-13 21:24:25,278] 57762 | assign sext_ln840_664_fu_24759_p1 = grp_fu_49450_p3;
[2025-10-13 21:24:25,278]       |                                   ^
[2025-10-13 21:24:25,278] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57764:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49459_p3' generates 9 bits.
[2025-10-13 21:24:25,278] 57764 | assign sext_ln840_665_fu_24762_p1 = grp_fu_49459_p3;
[2025-10-13 21:24:25,278]       |                                   ^
[2025-10-13 21:24:25,278] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57766:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,278] 57766 | assign sext_ln840_666_fu_28159_p1 = $signed(add_ln840_761_reg_64652);
[2025-10-13 21:24:25,278]       |                                   ^
[2025-10-13 21:24:25,278] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57768:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51780_p3' generates 9 bits.
[2025-10-13 21:24:25,278] 57768 | assign sext_ln840_667_fu_28162_p1 = grp_fu_51780_p3;
[2025-10-13 21:24:25,278]       |                                   ^
[2025-10-13 21:24:25,278] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57770:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51789_p3' generates 10 bits.
[2025-10-13 21:24:25,278] 57770 | assign sext_ln840_669_fu_28165_p1 = grp_fu_51789_p3;
[2025-10-13 21:24:25,278]       |                                   ^
[2025-10-13 21:24:25,278] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57772:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:24:25,278] 57772 | assign sext_ln840_670_fu_28174_p1 = $signed(add_ln840_765_fu_28168_p2);
[2025-10-13 21:24:25,278]       |                                   ^
[2025-10-13 21:24:25,278] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57774:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:24:25,278] 57774 | assign sext_ln840_671_fu_28184_p1 = $signed(add_ln840_766_fu_28178_p2);
[2025-10-13 21:24:25,278]       |                                   ^
[2025-10-13 21:24:25,278] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57776:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51833_p3' generates 9 bits.
[2025-10-13 21:24:25,278] 57776 | assign sext_ln840_674_fu_28194_p1 = grp_fu_51833_p3;
[2025-10-13 21:24:25,278]       |                                   ^
[2025-10-13 21:24:25,278] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57778:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49513_p3' generates 9 bits.
[2025-10-13 21:24:25,278] 57778 | assign sext_ln840_675_fu_24799_p1 = grp_fu_49513_p3;
[2025-10-13 21:24:25,278]       |                                   ^
[2025-10-13 21:24:25,278] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57780:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49522_p3' generates 9 bits.
[2025-10-13 21:24:25,278] 57780 | assign sext_ln840_676_fu_24802_p1 = grp_fu_49522_p3;
[2025-10-13 21:24:25,278]       |                                   ^
[2025-10-13 21:24:25,278] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57782:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,278] 57782 | assign sext_ln840_677_fu_28202_p1 = $signed(add_ln840_773_reg_64672);
[2025-10-13 21:24:25,278]       |                                   ^
[2025-10-13 21:24:25,278] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57784:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49495_p3' generates 9 bits.
[2025-10-13 21:24:25,278] 57784 | assign sext_ln840_678_fu_24811_p1 = grp_fu_49495_p3;
[2025-10-13 21:24:25,278]       |                                   ^
[2025-10-13 21:24:25,278] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57786:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49504_p3' generates 9 bits.
[2025-10-13 21:24:25,278] 57786 | assign sext_ln840_679_fu_24814_p1 = grp_fu_49504_p3;
[2025-10-13 21:24:25,278]       |                                   ^
[2025-10-13 21:24:25,278] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57788:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50332_p3' generates 10 bits.
[2025-10-13 21:24:25,278] 57788 | assign sext_ln840_67_fu_25944_p1 = grp_fu_50332_p3;
[2025-10-13 21:24:25,278]       |                                  ^
[2025-10-13 21:24:25,278] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57790:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,278] 57790 | assign sext_ln840_680_fu_28211_p1 = $signed(add_ln840_777_reg_64677);
[2025-10-13 21:24:25,278]       |                                   ^
[2025-10-13 21:24:25,278] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57792:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51815_p3' generates 9 bits.
[2025-10-13 21:24:25,278] 57792 | assign sext_ln840_681_fu_28214_p1 = grp_fu_51815_p3;
[2025-10-13 21:24:25,278]       |                                   ^
[2025-10-13 21:24:25,278] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57794:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51824_p3' generates 10 bits.
[2025-10-13 21:24:25,278] 57794 | assign sext_ln840_683_fu_28217_p1 = grp_fu_51824_p3;
[2025-10-13 21:24:25,278]       |                                   ^
[2025-10-13 21:24:25,278] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57796:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:24:25,278] 57796 | assign sext_ln840_684_fu_28226_p1 = $signed(add_ln840_781_fu_28220_p2);
[2025-10-13 21:24:25,278]       |                                   ^
[2025-10-13 21:24:25,278] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57798:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:24:25,278] 57798 | assign sext_ln840_685_fu_28236_p1 = $signed(add_ln840_782_fu_28230_p2);
[2025-10-13 21:24:25,278]       |                                   ^
[2025-10-13 21:24:25,278] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57800:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51868_p3' generates 9 bits.
[2025-10-13 21:24:25,278] 57800 | assign sext_ln840_688_fu_28246_p1 = grp_fu_51868_p3;
[2025-10-13 21:24:25,278]       |                                   ^
[2025-10-13 21:24:25,278] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57802:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49558_p3' generates 9 bits.
[2025-10-13 21:24:25,278] 57802 | assign sext_ln840_689_fu_24851_p1 = grp_fu_49558_p3;
[2025-10-13 21:24:25,278]       |                                   ^
[2025-10-13 21:24:25,278] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57804:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:24:25,278] 57804 | assign sext_ln840_68_fu_25953_p1 = $signed(add_ln840_77_fu_25947_p2);
[2025-10-13 21:24:25,278]       |                                  ^
[2025-10-13 21:24:25,278] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57806:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49567_p3' generates 9 bits.
[2025-10-13 21:24:25,278] 57806 | assign sext_ln840_690_fu_24854_p1 = grp_fu_49567_p3;
[2025-10-13 21:24:25,278]       |                                   ^
[2025-10-13 21:24:25,278] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57808:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,278] 57808 | assign sext_ln840_691_fu_28254_p1 = $signed(add_ln840_789_reg_64697);
[2025-10-13 21:24:25,278]       |                                   ^
[2025-10-13 21:24:25,278] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57810:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49540_p3' generates 9 bits.
[2025-10-13 21:24:25,278] 57810 | assign sext_ln840_692_fu_24863_p1 = grp_fu_49540_p3;
[2025-10-13 21:24:25,278]       |                                   ^
[2025-10-13 21:24:25,278] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57812:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49549_p3' generates 9 bits.
[2025-10-13 21:24:25,278] 57812 | assign sext_ln840_693_fu_24866_p1 = grp_fu_49549_p3;
[2025-10-13 21:24:25,278]       |                                   ^
[2025-10-13 21:24:25,278] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57814:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,278] 57814 | assign sext_ln840_694_fu_28263_p1 = $signed(add_ln840_793_reg_64702);
[2025-10-13 21:24:25,278]       |                                   ^
[2025-10-13 21:24:25,278] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57816:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51850_p3' generates 9 bits.
[2025-10-13 21:24:25,278] 57816 | assign sext_ln840_695_fu_28266_p1 = grp_fu_51850_p3;
[2025-10-13 21:24:25,278]       |                                   ^
[2025-10-13 21:24:25,278] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57818:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51859_p3' generates 10 bits.
[2025-10-13 21:24:25,278] 57818 | assign sext_ln840_697_fu_28269_p1 = grp_fu_51859_p3;
[2025-10-13 21:24:25,278]       |                                   ^
[2025-10-13 21:24:25,278] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57820:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:24:25,278] 57820 | assign sext_ln840_698_fu_28278_p1 = $signed(add_ln840_797_fu_28272_p2);
[2025-10-13 21:24:25,278]       |                                   ^
[2025-10-13 21:24:25,278] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57822:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:24:25,278] 57822 | assign sext_ln840_699_fu_28288_p1 = $signed(add_ln840_798_fu_28282_p2);
[2025-10-13 21:24:25,278]       |                                   ^
[2025-10-13 21:24:25,278] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57824:34: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:24:25,278] 57824 | assign sext_ln840_69_fu_25963_p1 = $signed(add_ln840_78_fu_25957_p2);
[2025-10-13 21:24:25,278]       |                                  ^
[2025-10-13 21:24:25,278] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57826:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47245_p3' generates 9 bits.
[2025-10-13 21:24:25,279] 57826 | assign sext_ln840_6_fu_22396_p1 = grp_fu_47245_p3;
[2025-10-13 21:24:25,279]       |                                 ^
[2025-10-13 21:24:25,279] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57828:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51903_p3' generates 9 bits.
[2025-10-13 21:24:25,279] 57828 | assign sext_ln840_702_fu_28298_p1 = grp_fu_51903_p3;
[2025-10-13 21:24:25,279]       |                                   ^
[2025-10-13 21:24:25,279] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57830:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49603_p3' generates 9 bits.
[2025-10-13 21:24:25,279] 57830 | assign sext_ln840_703_fu_24903_p1 = grp_fu_49603_p3;
[2025-10-13 21:24:25,279]       |                                   ^
[2025-10-13 21:24:25,279] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57832:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49612_p3' generates 9 bits.
[2025-10-13 21:24:25,279] 57832 | assign sext_ln840_704_fu_24906_p1 = grp_fu_49612_p3;
[2025-10-13 21:24:25,279]       |                                   ^
[2025-10-13 21:24:25,279] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57834:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,279] 57834 | assign sext_ln840_705_fu_28306_p1 = $signed(add_ln840_805_reg_64722);
[2025-10-13 21:24:25,279]       |                                   ^
[2025-10-13 21:24:25,279] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57836:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49585_p3' generates 9 bits.
[2025-10-13 21:24:25,279] 57836 | assign sext_ln840_706_fu_24915_p1 = grp_fu_49585_p3;
[2025-10-13 21:24:25,279]       |                                   ^
[2025-10-13 21:24:25,279] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57838:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49594_p3' generates 9 bits.
[2025-10-13 21:24:25,279] 57838 | assign sext_ln840_707_fu_24918_p1 = grp_fu_49594_p3;
[2025-10-13 21:24:25,279]       |                                   ^
[2025-10-13 21:24:25,279] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57840:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,279] 57840 | assign sext_ln840_708_fu_28315_p1 = $signed(add_ln840_809_reg_64727);
[2025-10-13 21:24:25,279]       |                                   ^
[2025-10-13 21:24:25,279] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57842:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51885_p3' generates 9 bits.
[2025-10-13 21:24:25,279] 57842 | assign sext_ln840_709_fu_28318_p1 = grp_fu_51885_p3;
[2025-10-13 21:24:25,279]       |                                   ^
[2025-10-13 21:24:25,279] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57844:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51894_p3' generates 10 bits.
[2025-10-13 21:24:25,279] 57844 | assign sext_ln840_711_fu_28321_p1 = grp_fu_51894_p3;
[2025-10-13 21:24:25,279]       |                                   ^
[2025-10-13 21:24:25,279] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57846:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:24:25,279] 57846 | assign sext_ln840_712_fu_28330_p1 = $signed(add_ln840_813_fu_28324_p2);
[2025-10-13 21:24:25,279]       |                                   ^
[2025-10-13 21:24:25,279] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57848:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:24:25,279] 57848 | assign sext_ln840_713_fu_28340_p1 = $signed(add_ln840_814_fu_28334_p2);
[2025-10-13 21:24:25,279]       |                                   ^
[2025-10-13 21:24:25,279] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57850:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51938_p3' generates 9 bits.
[2025-10-13 21:24:25,279] 57850 | assign sext_ln840_716_fu_28350_p1 = grp_fu_51938_p3;
[2025-10-13 21:24:25,279]       |                                   ^
[2025-10-13 21:24:25,279] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57852:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49648_p3' generates 9 bits.
[2025-10-13 21:24:25,279] 57852 | assign sext_ln840_717_fu_24955_p1 = grp_fu_49648_p3;
[2025-10-13 21:24:25,279]       |                                   ^
[2025-10-13 21:24:25,279] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57854:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49657_p3' generates 9 bits.
[2025-10-13 21:24:25,279] 57854 | assign sext_ln840_718_fu_24958_p1 = grp_fu_49657_p3;
[2025-10-13 21:24:25,279]       |                                   ^
[2025-10-13 21:24:25,279] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57856:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,279] 57856 | assign sext_ln840_719_fu_28358_p1 = $signed(add_ln840_821_reg_64747);
[2025-10-13 21:24:25,279]       |                                   ^
[2025-10-13 21:24:25,279] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57858:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49630_p3' generates 9 bits.
[2025-10-13 21:24:25,279] 57858 | assign sext_ln840_720_fu_24967_p1 = grp_fu_49630_p3;
[2025-10-13 21:24:25,279]       |                                   ^
[2025-10-13 21:24:25,279] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57860:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49639_p3' generates 9 bits.
[2025-10-13 21:24:25,279] 57860 | assign sext_ln840_721_fu_24970_p1 = grp_fu_49639_p3;
[2025-10-13 21:24:25,279]       |                                   ^
[2025-10-13 21:24:25,279] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57862:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,279] 57862 | assign sext_ln840_722_fu_28367_p1 = $signed(add_ln840_825_reg_64752);
[2025-10-13 21:24:25,279]       |                                   ^
[2025-10-13 21:24:25,279] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57864:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51920_p3' generates 9 bits.
[2025-10-13 21:24:25,279] 57864 | assign sext_ln840_723_fu_28370_p1 = grp_fu_51920_p3;
[2025-10-13 21:24:25,279]       |                                   ^
[2025-10-13 21:24:25,279] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57866:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51929_p3' generates 10 bits.
[2025-10-13 21:24:25,279] 57866 | assign sext_ln840_725_fu_28373_p1 = grp_fu_51929_p3;
[2025-10-13 21:24:25,279]       |                                   ^
[2025-10-13 21:24:25,279] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57868:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:24:25,279] 57868 | assign sext_ln840_726_fu_28382_p1 = $signed(add_ln840_829_fu_28376_p2);
[2025-10-13 21:24:25,279]       |                                   ^
[2025-10-13 21:24:25,279] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57870:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:24:25,279] 57870 | assign sext_ln840_727_fu_28392_p1 = $signed(add_ln840_830_fu_28386_p2);
[2025-10-13 21:24:25,279]       |                                   ^
[2025-10-13 21:24:25,279] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57872:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51973_p3' generates 9 bits.
[2025-10-13 21:24:25,279] 57872 | assign sext_ln840_730_fu_28402_p1 = grp_fu_51973_p3;
[2025-10-13 21:24:25,279]       |                                   ^
[2025-10-13 21:24:25,279] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57874:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49693_p3' generates 9 bits.
[2025-10-13 21:24:25,279] 57874 | assign sext_ln840_731_fu_25007_p1 = grp_fu_49693_p3;
[2025-10-13 21:24:25,279]       |                                   ^
[2025-10-13 21:24:25,279] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57876:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49702_p3' generates 9 bits.
[2025-10-13 21:24:25,279] 57876 | assign sext_ln840_732_fu_25010_p1 = grp_fu_49702_p3;
[2025-10-13 21:24:25,279]       |                                   ^
[2025-10-13 21:24:25,279] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57878:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,279] 57878 | assign sext_ln840_733_fu_28410_p1 = $signed(add_ln840_837_reg_64772);
[2025-10-13 21:24:25,279]       |                                   ^
[2025-10-13 21:24:25,279] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57880:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49675_p3' generates 9 bits.
[2025-10-13 21:24:25,279] 57880 | assign sext_ln840_734_fu_25019_p1 = grp_fu_49675_p3;
[2025-10-13 21:24:25,279]       |                                   ^
[2025-10-13 21:24:25,279] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57882:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49684_p3' generates 9 bits.
[2025-10-13 21:24:25,279] 57882 | assign sext_ln840_735_fu_25022_p1 = grp_fu_49684_p3;
[2025-10-13 21:24:25,279]       |                                   ^
[2025-10-13 21:24:25,279] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57884:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,279] 57884 | assign sext_ln840_736_fu_28419_p1 = $signed(add_ln840_841_reg_64777);
[2025-10-13 21:24:25,279]       |                                   ^
[2025-10-13 21:24:25,279] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57886:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51955_p3' generates 9 bits.
[2025-10-13 21:24:25,279] 57886 | assign sext_ln840_737_fu_28422_p1 = grp_fu_51955_p3;
[2025-10-13 21:24:25,279]       |                                   ^
[2025-10-13 21:24:25,279] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57888:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51964_p3' generates 10 bits.
[2025-10-13 21:24:25,279] 57888 | assign sext_ln840_739_fu_28425_p1 = grp_fu_51964_p3;
[2025-10-13 21:24:25,279]       |                                   ^
[2025-10-13 21:24:25,279] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57890:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47533_p3' generates 9 bits.
[2025-10-13 21:24:25,279] 57890 | assign sext_ln840_73_fu_22599_p1 = grp_fu_47533_p3;
[2025-10-13 21:24:25,279]       |                                  ^
[2025-10-13 21:24:25,279] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57892:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:24:25,279] 57892 | assign sext_ln840_740_fu_28434_p1 = $signed(add_ln840_845_fu_28428_p2);
[2025-10-13 21:24:25,279]       |                                   ^
[2025-10-13 21:24:25,279] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57894:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:24:25,279] 57894 | assign sext_ln840_741_fu_28444_p1 = $signed(add_ln840_846_fu_28438_p2);
[2025-10-13 21:24:25,279]       |                                   ^
[2025-10-13 21:24:25,279] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57896:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52008_p3' generates 9 bits.
[2025-10-13 21:24:25,279] 57896 | assign sext_ln840_744_fu_28454_p1 = grp_fu_52008_p3;
[2025-10-13 21:24:25,279]       |                                   ^
[2025-10-13 21:24:25,279] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57898:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49738_p3' generates 9 bits.
[2025-10-13 21:24:25,279] 57898 | assign sext_ln840_745_fu_25059_p1 = grp_fu_49738_p3;
[2025-10-13 21:24:25,279]       |                                   ^
[2025-10-13 21:24:25,279] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57900:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49747_p3' generates 9 bits.
[2025-10-13 21:24:25,280] 57900 | assign sext_ln840_746_fu_25062_p1 = grp_fu_49747_p3;
[2025-10-13 21:24:25,280]       |                                   ^
[2025-10-13 21:24:25,280] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57902:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,280] 57902 | assign sext_ln840_747_fu_28462_p1 = $signed(add_ln840_853_reg_64797);
[2025-10-13 21:24:25,280]       |                                   ^
[2025-10-13 21:24:25,280] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57904:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49720_p3' generates 9 bits.
[2025-10-13 21:24:25,280] 57904 | assign sext_ln840_748_fu_25071_p1 = grp_fu_49720_p3;
[2025-10-13 21:24:25,280]       |                                   ^
[2025-10-13 21:24:25,280] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57906:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49729_p3' generates 9 bits.
[2025-10-13 21:24:25,280] 57906 | assign sext_ln840_749_fu_25074_p1 = grp_fu_49729_p3;
[2025-10-13 21:24:25,280]       |                                   ^
[2025-10-13 21:24:25,280] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57908:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47542_p3' generates 9 bits.
[2025-10-13 21:24:25,280] 57908 | assign sext_ln840_74_fu_22602_p1 = grp_fu_47542_p3;
[2025-10-13 21:24:25,280]       |                                  ^
[2025-10-13 21:24:25,280] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57910:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,280] 57910 | assign sext_ln840_750_fu_28471_p1 = $signed(add_ln840_857_reg_64802);
[2025-10-13 21:24:25,280]       |                                   ^
[2025-10-13 21:24:25,280] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57912:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51990_p3' generates 9 bits.
[2025-10-13 21:24:25,280] 57912 | assign sext_ln840_751_fu_28474_p1 = grp_fu_51990_p3;
[2025-10-13 21:24:25,280]       |                                   ^
[2025-10-13 21:24:25,280] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57914:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51999_p3' generates 10 bits.
[2025-10-13 21:24:25,280] 57914 | assign sext_ln840_753_fu_28477_p1 = grp_fu_51999_p3;
[2025-10-13 21:24:25,280]       |                                   ^
[2025-10-13 21:24:25,280] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57916:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:24:25,280] 57916 | assign sext_ln840_754_fu_28486_p1 = $signed(add_ln840_861_fu_28480_p2);
[2025-10-13 21:24:25,280]       |                                   ^
[2025-10-13 21:24:25,280] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57918:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:24:25,280] 57918 | assign sext_ln840_755_fu_28496_p1 = $signed(add_ln840_862_fu_28490_p2);
[2025-10-13 21:24:25,280]       |                                   ^
[2025-10-13 21:24:25,280] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57920:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52043_p3' generates 9 bits.
[2025-10-13 21:24:25,280] 57920 | assign sext_ln840_758_fu_28506_p1 = grp_fu_52043_p3;
[2025-10-13 21:24:25,280]       |                                   ^
[2025-10-13 21:24:25,280] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57922:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49783_p3' generates 9 bits.
[2025-10-13 21:24:25,280] 57922 | assign sext_ln840_759_fu_25111_p1 = grp_fu_49783_p3;
[2025-10-13 21:24:25,280]       |                                   ^
[2025-10-13 21:24:25,280] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57924:34: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,280] 57924 | assign sext_ln840_75_fu_25978_p1 = $signed(add_ln840_85_reg_63597);
[2025-10-13 21:24:25,280]       |                                  ^
[2025-10-13 21:24:25,280] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57926:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49792_p3' generates 9 bits.
[2025-10-13 21:24:25,280] 57926 | assign sext_ln840_760_fu_25114_p1 = grp_fu_49792_p3;
[2025-10-13 21:24:25,280]       |                                   ^
[2025-10-13 21:24:25,280] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57928:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,280] 57928 | assign sext_ln840_761_fu_28514_p1 = $signed(add_ln840_869_reg_64822);
[2025-10-13 21:24:25,280]       |                                   ^
[2025-10-13 21:24:25,280] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57930:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49765_p3' generates 9 bits.
[2025-10-13 21:24:25,280] 57930 | assign sext_ln840_762_fu_25123_p1 = grp_fu_49765_p3;
[2025-10-13 21:24:25,280]       |                                   ^
[2025-10-13 21:24:25,280] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57932:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49774_p3' generates 9 bits.
[2025-10-13 21:24:25,280] 57932 | assign sext_ln840_763_fu_25126_p1 = grp_fu_49774_p3;
[2025-10-13 21:24:25,280]       |                                   ^
[2025-10-13 21:24:25,280] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57934:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,280] 57934 | assign sext_ln840_764_fu_28523_p1 = $signed(add_ln840_873_reg_64827);
[2025-10-13 21:24:25,280]       |                                   ^
[2025-10-13 21:24:25,280] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57936:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52025_p3' generates 9 bits.
[2025-10-13 21:24:25,280] 57936 | assign sext_ln840_765_fu_28526_p1 = grp_fu_52025_p3;
[2025-10-13 21:24:25,280]       |                                   ^
[2025-10-13 21:24:25,280] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57938:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52034_p3' generates 10 bits.
[2025-10-13 21:24:25,280] 57938 | assign sext_ln840_767_fu_28529_p1 = grp_fu_52034_p3;
[2025-10-13 21:24:25,280]       |                                   ^
[2025-10-13 21:24:25,280] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57940:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:24:25,280] 57940 | assign sext_ln840_768_fu_28538_p1 = $signed(add_ln840_877_fu_28532_p2);
[2025-10-13 21:24:25,280]       |                                   ^
[2025-10-13 21:24:25,280] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57942:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:24:25,280] 57942 | assign sext_ln840_769_fu_28548_p1 = $signed(add_ln840_878_fu_28542_p2);
[2025-10-13 21:24:25,280]       |                                   ^
[2025-10-13 21:24:25,280] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57944:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47515_p3' generates 9 bits.
[2025-10-13 21:24:25,280] 57944 | assign sext_ln840_76_fu_22611_p1 = grp_fu_47515_p3;
[2025-10-13 21:24:25,280]       |                                  ^
[2025-10-13 21:24:25,280] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57946:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52078_p3' generates 9 bits.
[2025-10-13 21:24:25,280] 57946 | assign sext_ln840_772_fu_28558_p1 = grp_fu_52078_p3;
[2025-10-13 21:24:25,280]       |                                   ^
[2025-10-13 21:24:25,280] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57948:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49828_p3' generates 9 bits.
[2025-10-13 21:24:25,280] 57948 | assign sext_ln840_773_fu_25163_p1 = grp_fu_49828_p3;
[2025-10-13 21:24:25,280]       |                                   ^
[2025-10-13 21:24:25,280] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57950:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49837_p3' generates 9 bits.
[2025-10-13 21:24:25,280] 57950 | assign sext_ln840_774_fu_25166_p1 = grp_fu_49837_p3;
[2025-10-13 21:24:25,280]       |                                   ^
[2025-10-13 21:24:25,280] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57952:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,280] 57952 | assign sext_ln840_775_fu_28566_p1 = $signed(add_ln840_885_reg_64847);
[2025-10-13 21:24:25,280]       |                                   ^
[2025-10-13 21:24:25,280] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57954:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49810_p3' generates 9 bits.
[2025-10-13 21:24:25,280] 57954 | assign sext_ln840_776_fu_25175_p1 = grp_fu_49810_p3;
[2025-10-13 21:24:25,280]       |                                   ^
[2025-10-13 21:24:25,280] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57956:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49819_p3' generates 9 bits.
[2025-10-13 21:24:25,280] 57956 | assign sext_ln840_777_fu_25178_p1 = grp_fu_49819_p3;
[2025-10-13 21:24:25,280]       |                                   ^
[2025-10-13 21:24:25,280] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57958:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,280] 57958 | assign sext_ln840_778_fu_28575_p1 = $signed(add_ln840_889_reg_64852);
[2025-10-13 21:24:25,280]       |                                   ^
[2025-10-13 21:24:25,280] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57960:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52060_p3' generates 9 bits.
[2025-10-13 21:24:25,280] 57960 | assign sext_ln840_779_fu_28578_p1 = grp_fu_52060_p3;
[2025-10-13 21:24:25,280]       |                                   ^
[2025-10-13 21:24:25,280] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57962:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47524_p3' generates 9 bits.
[2025-10-13 21:24:25,280] 57962 | assign sext_ln840_77_fu_22614_p1 = grp_fu_47524_p3;
[2025-10-13 21:24:25,280]       |                                  ^
[2025-10-13 21:24:25,280] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57964:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52069_p3' generates 10 bits.
[2025-10-13 21:24:25,280] 57964 | assign sext_ln840_781_fu_28581_p1 = grp_fu_52069_p3;
[2025-10-13 21:24:25,280]       |                                   ^
[2025-10-13 21:24:25,280] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57966:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:24:25,280] 57966 | assign sext_ln840_782_fu_28590_p1 = $signed(add_ln840_893_fu_28584_p2);
[2025-10-13 21:24:25,280]       |                                   ^
[2025-10-13 21:24:25,280] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57968:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:24:25,280] 57968 | assign sext_ln840_783_fu_28600_p1 = $signed(add_ln840_894_fu_28594_p2);
[2025-10-13 21:24:25,280]       |                                   ^
[2025-10-13 21:24:25,280] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57970:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52113_p3' generates 9 bits.
[2025-10-13 21:24:25,280] 57970 | assign sext_ln840_786_fu_28610_p1 = grp_fu_52113_p3;
[2025-10-13 21:24:25,280]       |                                   ^
[2025-10-13 21:24:25,280] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57972:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49873_p3' generates 9 bits.
[2025-10-13 21:24:25,280] 57972 | assign sext_ln840_787_fu_25215_p1 = grp_fu_49873_p3;
[2025-10-13 21:24:25,280]       |                                   ^
[2025-10-13 21:24:25,281] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57974:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49882_p3' generates 9 bits.
[2025-10-13 21:24:25,281] 57974 | assign sext_ln840_788_fu_25218_p1 = grp_fu_49882_p3;
[2025-10-13 21:24:25,281]       |                                   ^
[2025-10-13 21:24:25,281] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57976:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,281] 57976 | assign sext_ln840_789_fu_28618_p1 = $signed(add_ln840_901_reg_64872);
[2025-10-13 21:24:25,281]       |                                   ^
[2025-10-13 21:24:25,281] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57978:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,281] 57978 | assign sext_ln840_78_fu_25987_p1 = $signed(add_ln840_89_reg_63602);
[2025-10-13 21:24:25,281]       |                                  ^
[2025-10-13 21:24:25,281] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57980:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49855_p3' generates 9 bits.
[2025-10-13 21:24:25,281] 57980 | assign sext_ln840_790_fu_25227_p1 = grp_fu_49855_p3;
[2025-10-13 21:24:25,281]       |                                   ^
[2025-10-13 21:24:25,281] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57982:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49864_p3' generates 9 bits.
[2025-10-13 21:24:25,281] 57982 | assign sext_ln840_791_fu_25230_p1 = grp_fu_49864_p3;
[2025-10-13 21:24:25,281]       |                                   ^
[2025-10-13 21:24:25,281] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57984:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,281] 57984 | assign sext_ln840_792_fu_28627_p1 = $signed(add_ln840_905_reg_64877);
[2025-10-13 21:24:25,281]       |                                   ^
[2025-10-13 21:24:25,281] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57986:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52095_p3' generates 9 bits.
[2025-10-13 21:24:25,281] 57986 | assign sext_ln840_793_fu_28630_p1 = grp_fu_52095_p3;
[2025-10-13 21:24:25,281]       |                                   ^
[2025-10-13 21:24:25,281] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57988:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52104_p3' generates 10 bits.
[2025-10-13 21:24:25,281] 57988 | assign sext_ln840_795_fu_28633_p1 = grp_fu_52104_p3;
[2025-10-13 21:24:25,281]       |                                   ^
[2025-10-13 21:24:25,281] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57990:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:24:25,281] 57990 | assign sext_ln840_796_fu_28642_p1 = $signed(add_ln840_909_fu_28636_p2);
[2025-10-13 21:24:25,281]       |                                   ^
[2025-10-13 21:24:25,281] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57992:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:24:25,281] 57992 | assign sext_ln840_797_fu_28652_p1 = $signed(add_ln840_910_fu_28646_p2);
[2025-10-13 21:24:25,281]       |                                   ^
[2025-10-13 21:24:25,281] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57994:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50350_p3' generates 9 bits.
[2025-10-13 21:24:25,281] 57994 | assign sext_ln840_79_fu_25990_p1 = grp_fu_50350_p3;
[2025-10-13 21:24:25,281]       |                                  ^
[2025-10-13 21:24:25,281] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57996:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47254_p3' generates 9 bits.
[2025-10-13 21:24:25,281] 57996 | assign sext_ln840_7_fu_22399_p1 = grp_fu_47254_p3;
[2025-10-13 21:24:25,281]       |                                 ^
[2025-10-13 21:24:25,281] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:57998:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52148_p3' generates 9 bits.
[2025-10-13 21:24:25,281] 57998 | assign sext_ln840_800_fu_28662_p1 = grp_fu_52148_p3;
[2025-10-13 21:24:25,281]       |                                   ^
[2025-10-13 21:24:25,281] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58000:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49918_p3' generates 9 bits.
[2025-10-13 21:24:25,281] 58000 | assign sext_ln840_801_fu_25267_p1 = grp_fu_49918_p3;
[2025-10-13 21:24:25,281]       |                                   ^
[2025-10-13 21:24:25,281] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58002:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49927_p3' generates 9 bits.
[2025-10-13 21:24:25,281] 58002 | assign sext_ln840_802_fu_25270_p1 = grp_fu_49927_p3;
[2025-10-13 21:24:25,281]       |                                   ^
[2025-10-13 21:24:25,281] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58004:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,281] 58004 | assign sext_ln840_803_fu_28670_p1 = $signed(add_ln840_917_reg_64897);
[2025-10-13 21:24:25,281]       |                                   ^
[2025-10-13 21:24:25,281] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58006:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49900_p3' generates 9 bits.
[2025-10-13 21:24:25,281] 58006 | assign sext_ln840_804_fu_25279_p1 = grp_fu_49900_p3;
[2025-10-13 21:24:25,281]       |                                   ^
[2025-10-13 21:24:25,281] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58008:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49909_p3' generates 9 bits.
[2025-10-13 21:24:25,281] 58008 | assign sext_ln840_805_fu_25282_p1 = grp_fu_49909_p3;
[2025-10-13 21:24:25,281]       |                                   ^
[2025-10-13 21:24:25,281] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58010:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,281] 58010 | assign sext_ln840_806_fu_28679_p1 = $signed(add_ln840_921_reg_64902);
[2025-10-13 21:24:25,281]       |                                   ^
[2025-10-13 21:24:25,281] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58012:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52130_p3' generates 9 bits.
[2025-10-13 21:24:25,281] 58012 | assign sext_ln840_807_fu_28682_p1 = grp_fu_52130_p3;
[2025-10-13 21:24:25,281]       |                                   ^
[2025-10-13 21:24:25,281] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58014:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52139_p3' generates 10 bits.
[2025-10-13 21:24:25,281] 58014 | assign sext_ln840_809_fu_28685_p1 = grp_fu_52139_p3;
[2025-10-13 21:24:25,281]       |                                   ^
[2025-10-13 21:24:25,281] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58016:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:24:25,281] 58016 | assign sext_ln840_810_fu_28694_p1 = $signed(add_ln840_925_fu_28688_p2);
[2025-10-13 21:24:25,281]       |                                   ^
[2025-10-13 21:24:25,281] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58018:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:24:25,281] 58018 | assign sext_ln840_811_fu_28704_p1 = $signed(add_ln840_926_fu_28698_p2);
[2025-10-13 21:24:25,281]       |                                   ^
[2025-10-13 21:24:25,281] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58020:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52183_p3' generates 9 bits.
[2025-10-13 21:24:25,281] 58020 | assign sext_ln840_814_fu_28714_p1 = grp_fu_52183_p3;
[2025-10-13 21:24:25,281]       |                                   ^
[2025-10-13 21:24:25,281] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58022:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49963_p3' generates 9 bits.
[2025-10-13 21:24:25,281] 58022 | assign sext_ln840_815_fu_25319_p1 = grp_fu_49963_p3;
[2025-10-13 21:24:25,281]       |                                   ^
[2025-10-13 21:24:25,281] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58024:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49972_p3' generates 9 bits.
[2025-10-13 21:24:25,281] 58024 | assign sext_ln840_816_fu_25322_p1 = grp_fu_49972_p3;
[2025-10-13 21:24:25,281]       |                                   ^
[2025-10-13 21:24:25,281] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58026:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,281] 58026 | assign sext_ln840_817_fu_28722_p1 = $signed(add_ln840_933_reg_64922);
[2025-10-13 21:24:25,281]       |                                   ^
[2025-10-13 21:24:25,281] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58028:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49945_p3' generates 9 bits.
[2025-10-13 21:24:25,281] 58028 | assign sext_ln840_818_fu_25331_p1 = grp_fu_49945_p3;
[2025-10-13 21:24:25,281]       |                                   ^
[2025-10-13 21:24:25,281] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58030:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49954_p3' generates 9 bits.
[2025-10-13 21:24:25,281] 58030 | assign sext_ln840_819_fu_25334_p1 = grp_fu_49954_p3;
[2025-10-13 21:24:25,281]       |                                   ^
[2025-10-13 21:24:25,281] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58032:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50359_p3' generates 10 bits.
[2025-10-13 21:24:25,281] 58032 | assign sext_ln840_81_fu_25993_p1 = grp_fu_50359_p3;
[2025-10-13 21:24:25,281]       |                                  ^
[2025-10-13 21:24:25,281] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58034:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,281] 58034 | assign sext_ln840_820_fu_28731_p1 = $signed(add_ln840_937_reg_64927);
[2025-10-13 21:24:25,281]       |                                   ^
[2025-10-13 21:24:25,281] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58036:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52165_p3' generates 9 bits.
[2025-10-13 21:24:25,281] 58036 | assign sext_ln840_821_fu_28734_p1 = grp_fu_52165_p3;
[2025-10-13 21:24:25,281]       |                                   ^
[2025-10-13 21:24:25,281] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58038:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52174_p3' generates 10 bits.
[2025-10-13 21:24:25,281] 58038 | assign sext_ln840_823_fu_28737_p1 = grp_fu_52174_p3;
[2025-10-13 21:24:25,281]       |                                   ^
[2025-10-13 21:24:25,281] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58040:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:24:25,281] 58040 | assign sext_ln840_824_fu_28746_p1 = $signed(add_ln840_941_fu_28740_p2);
[2025-10-13 21:24:25,281]       |                                   ^
[2025-10-13 21:24:25,281] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58042:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:24:25,281] 58042 | assign sext_ln840_825_fu_28756_p1 = $signed(add_ln840_942_fu_28750_p2);
[2025-10-13 21:24:25,281]       |                                   ^
[2025-10-13 21:24:25,281] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58044:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52218_p3' generates 9 bits.
[2025-10-13 21:24:25,281] 58044 | assign sext_ln840_828_fu_28766_p1 = grp_fu_52218_p3;
[2025-10-13 21:24:25,281]       |                                   ^
[2025-10-13 21:24:25,281] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58046:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50008_p3' generates 9 bits.
[2025-10-13 21:24:25,282] 58046 | assign sext_ln840_829_fu_25371_p1 = grp_fu_50008_p3;
[2025-10-13 21:24:25,282]       |                                   ^
[2025-10-13 21:24:25,282] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58048:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:24:25,282] 58048 | assign sext_ln840_82_fu_26002_p1 = $signed(add_ln840_93_fu_25996_p2);
[2025-10-13 21:24:25,282]       |                                  ^
[2025-10-13 21:24:25,282] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58050:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50017_p3' generates 9 bits.
[2025-10-13 21:24:25,282] 58050 | assign sext_ln840_830_fu_25374_p1 = grp_fu_50017_p3;
[2025-10-13 21:24:25,282]       |                                   ^
[2025-10-13 21:24:25,282] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58052:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,282] 58052 | assign sext_ln840_831_fu_28774_p1 = $signed(add_ln840_949_reg_64947);
[2025-10-13 21:24:25,282]       |                                   ^
[2025-10-13 21:24:25,282] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58054:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49990_p3' generates 9 bits.
[2025-10-13 21:24:25,282] 58054 | assign sext_ln840_832_fu_25383_p1 = grp_fu_49990_p3;
[2025-10-13 21:24:25,282]       |                                   ^
[2025-10-13 21:24:25,282] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58056:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49999_p3' generates 9 bits.
[2025-10-13 21:24:25,282] 58056 | assign sext_ln840_833_fu_25386_p1 = grp_fu_49999_p3;
[2025-10-13 21:24:25,282]       |                                   ^
[2025-10-13 21:24:25,282] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58058:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,282] 58058 | assign sext_ln840_834_fu_28783_p1 = $signed(add_ln840_953_reg_64952);
[2025-10-13 21:24:25,282]       |                                   ^
[2025-10-13 21:24:25,282] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58060:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52200_p3' generates 9 bits.
[2025-10-13 21:24:25,282] 58060 | assign sext_ln840_835_fu_28786_p1 = grp_fu_52200_p3;
[2025-10-13 21:24:25,282]       |                                   ^
[2025-10-13 21:24:25,282] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58062:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52209_p3' generates 10 bits.
[2025-10-13 21:24:25,282] 58062 | assign sext_ln840_837_fu_28789_p1 = grp_fu_52209_p3;
[2025-10-13 21:24:25,282]       |                                   ^
[2025-10-13 21:24:25,282] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58064:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:24:25,282] 58064 | assign sext_ln840_838_fu_28798_p1 = $signed(add_ln840_957_fu_28792_p2);
[2025-10-13 21:24:25,282]       |                                   ^
[2025-10-13 21:24:25,282] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58066:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:24:25,282] 58066 | assign sext_ln840_839_fu_28808_p1 = $signed(add_ln840_958_fu_28802_p2);
[2025-10-13 21:24:25,282]       |                                   ^
[2025-10-13 21:24:25,282] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58068:34: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:24:25,282] 58068 | assign sext_ln840_83_fu_26012_p1 = $signed(add_ln840_94_fu_26006_p2);
[2025-10-13 21:24:25,282]       |                                  ^
[2025-10-13 21:24:25,282] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58070:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52253_p3' generates 9 bits.
[2025-10-13 21:24:25,282] 58070 | assign sext_ln840_842_fu_28818_p1 = grp_fu_52253_p3;
[2025-10-13 21:24:25,282]       |                                   ^
[2025-10-13 21:24:25,282] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58072:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50053_p3' generates 9 bits.
[2025-10-13 21:24:25,282] 58072 | assign sext_ln840_843_fu_25423_p1 = grp_fu_50053_p3;
[2025-10-13 21:24:25,282]       |                                   ^
[2025-10-13 21:24:25,282] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58074:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50062_p3' generates 9 bits.
[2025-10-13 21:24:25,282] 58074 | assign sext_ln840_844_fu_25426_p1 = grp_fu_50062_p3;
[2025-10-13 21:24:25,282]       |                                   ^
[2025-10-13 21:24:25,282] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58076:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,282] 58076 | assign sext_ln840_845_fu_28826_p1 = $signed(add_ln840_965_reg_64972);
[2025-10-13 21:24:25,282]       |                                   ^
[2025-10-13 21:24:25,282] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58078:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50035_p3' generates 9 bits.
[2025-10-13 21:24:25,282] 58078 | assign sext_ln840_846_fu_25435_p1 = grp_fu_50035_p3;
[2025-10-13 21:24:25,282]       |                                   ^
[2025-10-13 21:24:25,282] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58080:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50044_p3' generates 9 bits.
[2025-10-13 21:24:25,282] 58080 | assign sext_ln840_847_fu_25438_p1 = grp_fu_50044_p3;
[2025-10-13 21:24:25,282]       |                                   ^
[2025-10-13 21:24:25,282] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58082:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,282] 58082 | assign sext_ln840_848_fu_28835_p1 = $signed(add_ln840_969_reg_64977);
[2025-10-13 21:24:25,282]       |                                   ^
[2025-10-13 21:24:25,282] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58084:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52235_p3' generates 9 bits.
[2025-10-13 21:24:25,282] 58084 | assign sext_ln840_849_fu_28838_p1 = grp_fu_52235_p3;
[2025-10-13 21:24:25,282]       |                                   ^
[2025-10-13 21:24:25,282] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58086:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52244_p3' generates 10 bits.
[2025-10-13 21:24:25,282] 58086 | assign sext_ln840_851_fu_28841_p1 = grp_fu_52244_p3;
[2025-10-13 21:24:25,282]       |                                   ^
[2025-10-13 21:24:25,282] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58088:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:24:25,282] 58088 | assign sext_ln840_852_fu_28850_p1 = $signed(add_ln840_973_fu_28844_p2);
[2025-10-13 21:24:25,282]       |                                   ^
[2025-10-13 21:24:25,282] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58090:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:24:25,282] 58090 | assign sext_ln840_853_fu_28860_p1 = $signed(add_ln840_974_fu_28854_p2);
[2025-10-13 21:24:25,282]       |                                   ^
[2025-10-13 21:24:25,282] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58092:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52288_p3' generates 9 bits.
[2025-10-13 21:24:25,282] 58092 | assign sext_ln840_856_fu_28870_p1 = grp_fu_52288_p3;
[2025-10-13 21:24:25,282]       |                                   ^
[2025-10-13 21:24:25,282] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58094:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50098_p3' generates 9 bits.
[2025-10-13 21:24:25,282] 58094 | assign sext_ln840_857_fu_25475_p1 = grp_fu_50098_p3;
[2025-10-13 21:24:25,282]       |                                   ^
[2025-10-13 21:24:25,282] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58096:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50107_p3' generates 9 bits.
[2025-10-13 21:24:25,282] 58096 | assign sext_ln840_858_fu_25478_p1 = grp_fu_50107_p3;
[2025-10-13 21:24:25,282]       |                                   ^
[2025-10-13 21:24:25,282] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58098:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,282] 58098 | assign sext_ln840_859_fu_28878_p1 = $signed(add_ln840_981_reg_64997);
[2025-10-13 21:24:25,282]       |                                   ^
[2025-10-13 21:24:25,282] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58100:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50080_p3' generates 9 bits.
[2025-10-13 21:24:25,282] 58100 | assign sext_ln840_860_fu_25487_p1 = grp_fu_50080_p3;
[2025-10-13 21:24:25,282]       |                                   ^
[2025-10-13 21:24:25,282] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58102:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50089_p3' generates 9 bits.
[2025-10-13 21:24:25,282] 58102 | assign sext_ln840_861_fu_25490_p1 = grp_fu_50089_p3;
[2025-10-13 21:24:25,282]       |                                   ^
[2025-10-13 21:24:25,282] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58104:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,282] 58104 | assign sext_ln840_862_fu_28887_p1 = $signed(add_ln840_985_reg_65002);
[2025-10-13 21:24:25,282]       |                                   ^
[2025-10-13 21:24:25,282] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58106:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52270_p3' generates 9 bits.
[2025-10-13 21:24:25,282] 58106 | assign sext_ln840_863_fu_28890_p1 = grp_fu_52270_p3;
[2025-10-13 21:24:25,282]       |                                   ^
[2025-10-13 21:24:25,282] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58108:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52279_p3' generates 10 bits.
[2025-10-13 21:24:25,282] 58108 | assign sext_ln840_865_fu_28893_p1 = grp_fu_52279_p3;
[2025-10-13 21:24:25,282]       |                                   ^
[2025-10-13 21:24:25,282] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58110:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:24:25,282] 58110 | assign sext_ln840_866_fu_28902_p1 = $signed(add_ln840_989_fu_28896_p2);
[2025-10-13 21:24:25,282]       |                                   ^
[2025-10-13 21:24:25,282] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58112:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:24:25,282] 58112 | assign sext_ln840_867_fu_28912_p1 = $signed(add_ln840_990_fu_28906_p2);
[2025-10-13 21:24:25,282]       |                                   ^
[2025-10-13 21:24:25,282] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58114:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52323_p3' generates 9 bits.
[2025-10-13 21:24:25,282] 58114 | assign sext_ln840_870_fu_28922_p1 = grp_fu_52323_p3;
[2025-10-13 21:24:25,282]       |                                   ^
[2025-10-13 21:24:25,282] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58116:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50143_p3' generates 9 bits.
[2025-10-13 21:24:25,282] 58116 | assign sext_ln840_871_fu_25527_p1 = grp_fu_50143_p3;
[2025-10-13 21:24:25,282]       |                                   ^
[2025-10-13 21:24:25,282] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58118:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50152_p3' generates 9 bits.
[2025-10-13 21:24:25,282] 58118 | assign sext_ln840_872_fu_25530_p1 = grp_fu_50152_p3;
[2025-10-13 21:24:25,282]       |                                   ^
[2025-10-13 21:24:25,283] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58120:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,283] 58120 | assign sext_ln840_873_fu_28930_p1 = $signed(add_ln840_997_reg_65022);
[2025-10-13 21:24:25,283]       |                                   ^
[2025-10-13 21:24:25,283] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58122:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50125_p3' generates 9 bits.
[2025-10-13 21:24:25,283] 58122 | assign sext_ln840_874_fu_25539_p1 = grp_fu_50125_p3;
[2025-10-13 21:24:25,283]       |                                   ^
[2025-10-13 21:24:25,283] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58124:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50134_p3' generates 9 bits.
[2025-10-13 21:24:25,283] 58124 | assign sext_ln840_875_fu_25542_p1 = grp_fu_50134_p3;
[2025-10-13 21:24:25,283]       |                                   ^
[2025-10-13 21:24:25,283] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58126:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,283] 58126 | assign sext_ln840_876_fu_28939_p1 = $signed(add_ln840_1001_reg_65027);
[2025-10-13 21:24:25,283]       |                                   ^
[2025-10-13 21:24:25,283] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58128:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52305_p3' generates 9 bits.
[2025-10-13 21:24:25,283] 58128 | assign sext_ln840_877_fu_28942_p1 = grp_fu_52305_p3;
[2025-10-13 21:24:25,283]       |                                   ^
[2025-10-13 21:24:25,283] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58130:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52314_p3' generates 10 bits.
[2025-10-13 21:24:25,283] 58130 | assign sext_ln840_879_fu_28945_p1 = grp_fu_52314_p3;
[2025-10-13 21:24:25,283]       |                                   ^
[2025-10-13 21:24:25,283] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58132:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47587_p3' generates 9 bits.
[2025-10-13 21:24:25,283] 58132 | assign sext_ln840_87_fu_22642_p1 = grp_fu_47587_p3;
[2025-10-13 21:24:25,283]       |                                  ^
[2025-10-13 21:24:25,283] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58134:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:24:25,283] 58134 | assign sext_ln840_880_fu_28954_p1 = $signed(add_ln840_1005_fu_28948_p2);
[2025-10-13 21:24:25,283]       |                                   ^
[2025-10-13 21:24:25,283] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58136:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:24:25,283] 58136 | assign sext_ln840_881_fu_28964_p1 = $signed(add_ln840_1006_fu_28958_p2);
[2025-10-13 21:24:25,283]       |                                   ^
[2025-10-13 21:24:25,283] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58138:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52358_p3' generates 9 bits.
[2025-10-13 21:24:25,283] 58138 | assign sext_ln840_884_fu_28974_p1 = grp_fu_52358_p3;
[2025-10-13 21:24:25,283]       |                                   ^
[2025-10-13 21:24:25,283] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58140:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50188_p3' generates 9 bits.
[2025-10-13 21:24:25,283] 58140 | assign sext_ln840_885_fu_25579_p1 = grp_fu_50188_p3;
[2025-10-13 21:24:25,283]       |                                   ^
[2025-10-13 21:24:25,283] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58142:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50197_p3' generates 9 bits.
[2025-10-13 21:24:25,283] 58142 | assign sext_ln840_886_fu_25582_p1 = grp_fu_50197_p3;
[2025-10-13 21:24:25,283]       |                                   ^
[2025-10-13 21:24:25,283] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58144:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,283] 58144 | assign sext_ln840_887_fu_28982_p1 = $signed(add_ln840_1013_reg_65047);
[2025-10-13 21:24:25,283]       |                                   ^
[2025-10-13 21:24:25,283] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58146:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50170_p3' generates 9 bits.
[2025-10-13 21:24:25,283] 58146 | assign sext_ln840_888_fu_25591_p1 = grp_fu_50170_p3;
[2025-10-13 21:24:25,283]       |                                   ^
[2025-10-13 21:24:25,283] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58148:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50179_p3' generates 9 bits.
[2025-10-13 21:24:25,283] 58148 | assign sext_ln840_889_fu_25594_p1 = grp_fu_50179_p3;
[2025-10-13 21:24:25,283]       |                                   ^
[2025-10-13 21:24:25,283] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58150:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47596_p3' generates 9 bits.
[2025-10-13 21:24:25,283] 58150 | assign sext_ln840_88_fu_22645_p1 = grp_fu_47596_p3;
[2025-10-13 21:24:25,283]       |                                  ^
[2025-10-13 21:24:25,283] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58152:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,283] 58152 | assign sext_ln840_890_fu_28991_p1 = $signed(add_ln840_1017_reg_65052);
[2025-10-13 21:24:25,283]       |                                   ^
[2025-10-13 21:24:25,283] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58154:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52340_p3' generates 9 bits.
[2025-10-13 21:24:25,283] 58154 | assign sext_ln840_891_fu_28994_p1 = grp_fu_52340_p3;
[2025-10-13 21:24:25,283]       |                                   ^
[2025-10-13 21:24:25,283] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58156:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52349_p3' generates 10 bits.
[2025-10-13 21:24:25,283] 58156 | assign sext_ln840_893_fu_28997_p1 = grp_fu_52349_p3;
[2025-10-13 21:24:25,283]       |                                   ^
[2025-10-13 21:24:25,283] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58158:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:24:25,283] 58158 | assign sext_ln840_894_fu_29006_p1 = $signed(add_ln840_1021_fu_29000_p2);
[2025-10-13 21:24:25,283]       |                                   ^
[2025-10-13 21:24:25,283] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58160:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:24:25,283] 58160 | assign sext_ln840_895_fu_29016_p1 = $signed(add_ln840_1022_fu_29010_p2);
[2025-10-13 21:24:25,283]       |                                   ^
[2025-10-13 21:24:25,283] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58162:34: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,283] 58162 | assign sext_ln840_89_fu_26027_p1 = $signed(add_ln840_101_reg_63622);
[2025-10-13 21:24:25,283]       |                                  ^
[2025-10-13 21:24:25,283] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58164:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,283] 58164 | assign sext_ln840_8_fu_25742_p1 = $signed(add_ln840_9_reg_63477);
[2025-10-13 21:24:25,283]       |                                 ^
[2025-10-13 21:24:25,283] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58166:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47569_p3' generates 9 bits.
[2025-10-13 21:24:25,283] 58166 | assign sext_ln840_90_fu_22654_p1 = grp_fu_47569_p3;
[2025-10-13 21:24:25,283]       |                                  ^
[2025-10-13 21:24:25,283] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58168:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47578_p3' generates 9 bits.
[2025-10-13 21:24:25,283] 58168 | assign sext_ln840_91_fu_22657_p1 = grp_fu_47578_p3;
[2025-10-13 21:24:25,283]       |                                  ^
[2025-10-13 21:24:25,283] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58170:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-13 21:24:25,283] 58170 | assign sext_ln840_92_fu_26036_p1 = $signed(add_ln840_105_reg_63627);
[2025-10-13 21:24:25,283]       |                                  ^
[2025-10-13 21:24:25,283] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58172:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50377_p3' generates 9 bits.
[2025-10-13 21:24:25,283] 58172 | assign sext_ln840_93_fu_26039_p1 = grp_fu_50377_p3;
[2025-10-13 21:24:25,283]       |                                  ^
[2025-10-13 21:24:25,283] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58174:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50386_p3' generates 10 bits.
[2025-10-13 21:24:25,283] 58174 | assign sext_ln840_95_fu_26042_p1 = grp_fu_50386_p3;
[2025-10-13 21:24:25,283]       |                                  ^
[2025-10-13 21:24:25,283] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58176:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-13 21:24:25,283] 58176 | assign sext_ln840_96_fu_26051_p1 = $signed(add_ln840_109_fu_26045_p2);
[2025-10-13 21:24:25,283]       |                                  ^
[2025-10-13 21:24:25,283] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58178:34: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-13 21:24:25,283] 58178 | assign sext_ln840_97_fu_26061_p1 = $signed(add_ln840_110_fu_26055_p2);
[2025-10-13 21:24:25,283]       |                                  ^
[2025-10-13 21:24:25,283] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58180:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50215_p3' generates 9 bits.
[2025-10-13 21:24:25,283] 58180 | assign sext_ln840_9_fu_25745_p1 = grp_fu_50215_p3;
[2025-10-13 21:24:25,283]       |                                 ^
[2025-10-13 21:24:25,283] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58230:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_114_fu_31084_p2' generates 1 bits.
[2025-10-13 21:24:25,283] 58230 | assign zext_ln1039_100_fu_31090_p1 = icmp_ln1039_114_fu_31084_p2;
[2025-10-13 21:24:25,283]       |                                    ^
[2025-10-13 21:24:25,283] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58232:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_115_fu_31094_p2' generates 1 bits.
[2025-10-13 21:24:25,283] 58232 | assign zext_ln1039_101_fu_31100_p1 = icmp_ln1039_115_fu_31094_p2;
[2025-10-13 21:24:25,283]       |                                    ^
[2025-10-13 21:24:25,283] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58234:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_116_fu_31104_p2' generates 1 bits.
[2025-10-13 21:24:25,283] 58234 | assign zext_ln1039_102_fu_31110_p1 = icmp_ln1039_116_fu_31104_p2;
[2025-10-13 21:24:25,283]       |                                    ^
[2025-10-13 21:24:25,283] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58236:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_117_fu_31114_p2' generates 1 bits.
[2025-10-13 21:24:25,283] 58236 | assign zext_ln1039_103_fu_31120_p1 = icmp_ln1039_117_fu_31114_p2;
[2025-10-13 21:24:25,283]       |                                    ^
[2025-10-13 21:24:25,283] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58238:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_120_fu_31268_p2' generates 1 bits.
[2025-10-13 21:24:25,283] 58238 | assign zext_ln1039_104_fu_31274_p1 = icmp_ln1039_120_fu_31268_p2;
[2025-10-13 21:24:25,283]       |                                    ^
[2025-10-13 21:24:25,283] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58240:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_121_fu_31278_p2' generates 1 bits.
[2025-10-13 21:24:25,283] 58240 | assign zext_ln1039_105_fu_31284_p1 = icmp_ln1039_121_fu_31278_p2;
[2025-10-13 21:24:25,284]       |                                    ^
[2025-10-13 21:24:25,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58242:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_122_fu_31288_p2' generates 1 bits.
[2025-10-13 21:24:25,284] 58242 | assign zext_ln1039_106_fu_31294_p1 = icmp_ln1039_122_fu_31288_p2;
[2025-10-13 21:24:25,284]       |                                    ^
[2025-10-13 21:24:25,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58244:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_123_fu_31298_p2' generates 1 bits.
[2025-10-13 21:24:25,284] 58244 | assign zext_ln1039_107_fu_31304_p1 = icmp_ln1039_123_fu_31298_p2;
[2025-10-13 21:24:25,284]       |                                    ^
[2025-10-13 21:24:25,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58246:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_124_fu_31308_p2' generates 1 bits.
[2025-10-13 21:24:25,284] 58246 | assign zext_ln1039_108_fu_31314_p1 = icmp_ln1039_124_fu_31308_p2;
[2025-10-13 21:24:25,284]       |                                    ^
[2025-10-13 21:24:25,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58248:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_125_fu_31318_p2' generates 1 bits.
[2025-10-13 21:24:25,284] 58248 | assign zext_ln1039_109_fu_31324_p1 = icmp_ln1039_125_fu_31318_p2;
[2025-10-13 21:24:25,284]       |                                    ^
[2025-10-13 21:24:25,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58250:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_10_fu_29146_p2' generates 1 bits.
[2025-10-13 21:24:25,284] 58250 | assign zext_ln1039_10_fu_29152_p1 = icmp_ln1039_10_fu_29146_p2;
[2025-10-13 21:24:25,284]       |                                   ^
[2025-10-13 21:24:25,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58252:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_126_fu_31328_p2' generates 1 bits.
[2025-10-13 21:24:25,284] 58252 | assign zext_ln1039_110_fu_31334_p1 = icmp_ln1039_126_fu_31328_p2;
[2025-10-13 21:24:25,284]       |                                    ^
[2025-10-13 21:24:25,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58254:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_127_fu_31338_p2' generates 1 bits.
[2025-10-13 21:24:25,284] 58254 | assign zext_ln1039_111_fu_31344_p1 = icmp_ln1039_127_fu_31338_p2;
[2025-10-13 21:24:25,284]       |                                    ^
[2025-10-13 21:24:25,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58256:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_128_fu_31348_p2' generates 1 bits.
[2025-10-13 21:24:25,284] 58256 | assign zext_ln1039_112_fu_31354_p1 = icmp_ln1039_128_fu_31348_p2;
[2025-10-13 21:24:25,284]       |                                    ^
[2025-10-13 21:24:25,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58258:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_129_fu_31358_p2' generates 1 bits.
[2025-10-13 21:24:25,284] 58258 | assign zext_ln1039_113_fu_31364_p1 = icmp_ln1039_129_fu_31358_p2;
[2025-10-13 21:24:25,284]       |                                    ^
[2025-10-13 21:24:25,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58260:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_130_fu_31368_p2' generates 1 bits.
[2025-10-13 21:24:25,284] 58260 | assign zext_ln1039_114_fu_31374_p1 = icmp_ln1039_130_fu_31368_p2;
[2025-10-13 21:24:25,284]       |                                    ^
[2025-10-13 21:24:25,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58262:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_131_fu_31378_p2' generates 1 bits.
[2025-10-13 21:24:25,284] 58262 | assign zext_ln1039_115_fu_31384_p1 = icmp_ln1039_131_fu_31378_p2;
[2025-10-13 21:24:25,284]       |                                    ^
[2025-10-13 21:24:25,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58264:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_132_fu_31388_p2' generates 1 bits.
[2025-10-13 21:24:25,284] 58264 | assign zext_ln1039_116_fu_31394_p1 = icmp_ln1039_132_fu_31388_p2;
[2025-10-13 21:24:25,284]       |                                    ^
[2025-10-13 21:24:25,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58266:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_135_fu_31542_p2' generates 1 bits.
[2025-10-13 21:24:25,284] 58266 | assign zext_ln1039_117_fu_31548_p1 = icmp_ln1039_135_fu_31542_p2;
[2025-10-13 21:24:25,284]       |                                    ^
[2025-10-13 21:24:25,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58268:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_136_fu_31552_p2' generates 1 bits.
[2025-10-13 21:24:25,284] 58268 | assign zext_ln1039_118_fu_31558_p1 = icmp_ln1039_136_fu_31552_p2;
[2025-10-13 21:24:25,284]       |                                    ^
[2025-10-13 21:24:25,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58270:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_137_fu_31562_p2' generates 1 bits.
[2025-10-13 21:24:25,284] 58270 | assign zext_ln1039_119_fu_31568_p1 = icmp_ln1039_137_fu_31562_p2;
[2025-10-13 21:24:25,284]       |                                    ^
[2025-10-13 21:24:25,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58272:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_11_fu_29156_p2' generates 1 bits.
[2025-10-13 21:24:25,284] 58272 | assign zext_ln1039_11_fu_29162_p1 = icmp_ln1039_11_fu_29156_p2;
[2025-10-13 21:24:25,284]       |                                   ^
[2025-10-13 21:24:25,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58274:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_138_fu_31572_p2' generates 1 bits.
[2025-10-13 21:24:25,284] 58274 | assign zext_ln1039_120_fu_31578_p1 = icmp_ln1039_138_fu_31572_p2;
[2025-10-13 21:24:25,284]       |                                    ^
[2025-10-13 21:24:25,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58276:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_139_fu_31582_p2' generates 1 bits.
[2025-10-13 21:24:25,284] 58276 | assign zext_ln1039_121_fu_31588_p1 = icmp_ln1039_139_fu_31582_p2;
[2025-10-13 21:24:25,284]       |                                    ^
[2025-10-13 21:24:25,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58278:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_140_fu_31592_p2' generates 1 bits.
[2025-10-13 21:24:25,284] 58278 | assign zext_ln1039_122_fu_31598_p1 = icmp_ln1039_140_fu_31592_p2;
[2025-10-13 21:24:25,284]       |                                    ^
[2025-10-13 21:24:25,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58280:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_141_fu_31602_p2' generates 1 bits.
[2025-10-13 21:24:25,284] 58280 | assign zext_ln1039_123_fu_31608_p1 = icmp_ln1039_141_fu_31602_p2;
[2025-10-13 21:24:25,284]       |                                    ^
[2025-10-13 21:24:25,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58282:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_142_fu_31612_p2' generates 1 bits.
[2025-10-13 21:24:25,284] 58282 | assign zext_ln1039_124_fu_31618_p1 = icmp_ln1039_142_fu_31612_p2;
[2025-10-13 21:24:25,284]       |                                    ^
[2025-10-13 21:24:25,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58284:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_143_fu_31622_p2' generates 1 bits.
[2025-10-13 21:24:25,284] 58284 | assign zext_ln1039_125_fu_31628_p1 = icmp_ln1039_143_fu_31622_p2;
[2025-10-13 21:24:25,284]       |                                    ^
[2025-10-13 21:24:25,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58286:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_144_fu_31632_p2' generates 1 bits.
[2025-10-13 21:24:25,284] 58286 | assign zext_ln1039_126_fu_31638_p1 = icmp_ln1039_144_fu_31632_p2;
[2025-10-13 21:24:25,284]       |                                    ^
[2025-10-13 21:24:25,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58288:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_145_fu_31642_p2' generates 1 bits.
[2025-10-13 21:24:25,284] 58288 | assign zext_ln1039_127_fu_31648_p1 = icmp_ln1039_145_fu_31642_p2;
[2025-10-13 21:24:25,284]       |                                    ^
[2025-10-13 21:24:25,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58290:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_146_fu_31652_p2' generates 1 bits.
[2025-10-13 21:24:25,284] 58290 | assign zext_ln1039_128_fu_31658_p1 = icmp_ln1039_146_fu_31652_p2;
[2025-10-13 21:24:25,284]       |                                    ^
[2025-10-13 21:24:25,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58292:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_147_fu_31662_p2' generates 1 bits.
[2025-10-13 21:24:25,284] 58292 | assign zext_ln1039_129_fu_31668_p1 = icmp_ln1039_147_fu_31662_p2;
[2025-10-13 21:24:25,284]       |                                    ^
[2025-10-13 21:24:25,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58294:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_12_fu_29166_p2' generates 1 bits.
[2025-10-13 21:24:25,284] 58294 | assign zext_ln1039_12_fu_29172_p1 = icmp_ln1039_12_fu_29166_p2;
[2025-10-13 21:24:25,284]       |                                   ^
[2025-10-13 21:24:25,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58296:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_150_fu_31816_p2' generates 1 bits.
[2025-10-13 21:24:25,284] 58296 | assign zext_ln1039_130_fu_31822_p1 = icmp_ln1039_150_fu_31816_p2;
[2025-10-13 21:24:25,284]       |                                    ^
[2025-10-13 21:24:25,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58298:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_151_fu_31826_p2' generates 1 bits.
[2025-10-13 21:24:25,284] 58298 | assign zext_ln1039_131_fu_31832_p1 = icmp_ln1039_151_fu_31826_p2;
[2025-10-13 21:24:25,284]       |                                    ^
[2025-10-13 21:24:25,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58300:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_152_fu_31836_p2' generates 1 bits.
[2025-10-13 21:24:25,284] 58300 | assign zext_ln1039_132_fu_31842_p1 = icmp_ln1039_152_fu_31836_p2;
[2025-10-13 21:24:25,284]       |                                    ^
[2025-10-13 21:24:25,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58302:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_153_fu_31846_p2' generates 1 bits.
[2025-10-13 21:24:25,284] 58302 | assign zext_ln1039_133_fu_31852_p1 = icmp_ln1039_153_fu_31846_p2;
[2025-10-13 21:24:25,284]       |                                    ^
[2025-10-13 21:24:25,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58304:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_154_fu_31856_p2' generates 1 bits.
[2025-10-13 21:24:25,284] 58304 | assign zext_ln1039_134_fu_31862_p1 = icmp_ln1039_154_fu_31856_p2;
[2025-10-13 21:24:25,284]       |                                    ^
[2025-10-13 21:24:25,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58306:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_155_fu_31866_p2' generates 1 bits.
[2025-10-13 21:24:25,284] 58306 | assign zext_ln1039_135_fu_31872_p1 = icmp_ln1039_155_fu_31866_p2;
[2025-10-13 21:24:25,284]       |                                    ^
[2025-10-13 21:24:25,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58308:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_156_fu_31876_p2' generates 1 bits.
[2025-10-13 21:24:25,284] 58308 | assign zext_ln1039_136_fu_31882_p1 = icmp_ln1039_156_fu_31876_p2;
[2025-10-13 21:24:25,284]       |                                    ^
[2025-10-13 21:24:25,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58310:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_157_fu_31886_p2' generates 1 bits.
[2025-10-13 21:24:25,284] 58310 | assign zext_ln1039_137_fu_31892_p1 = icmp_ln1039_157_fu_31886_p2;
[2025-10-13 21:24:25,284]       |                                    ^
[2025-10-13 21:24:25,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58312:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_158_fu_31896_p2' generates 1 bits.
[2025-10-13 21:24:25,284] 58312 | assign zext_ln1039_138_fu_31902_p1 = icmp_ln1039_158_fu_31896_p2;
[2025-10-13 21:24:25,284]       |                                    ^
[2025-10-13 21:24:25,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58314:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_159_fu_31906_p2' generates 1 bits.
[2025-10-13 21:24:25,285] 58314 | assign zext_ln1039_139_fu_31912_p1 = icmp_ln1039_159_fu_31906_p2;
[2025-10-13 21:24:25,285]       |                                    ^
[2025-10-13 21:24:25,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58316:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_15_fu_29320_p2' generates 1 bits.
[2025-10-13 21:24:25,285] 58316 | assign zext_ln1039_13_fu_29326_p1 = icmp_ln1039_15_fu_29320_p2;
[2025-10-13 21:24:25,285]       |                                   ^
[2025-10-13 21:24:25,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58318:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_160_fu_31916_p2' generates 1 bits.
[2025-10-13 21:24:25,285] 58318 | assign zext_ln1039_140_fu_31922_p1 = icmp_ln1039_160_fu_31916_p2;
[2025-10-13 21:24:25,285]       |                                    ^
[2025-10-13 21:24:25,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58320:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_161_fu_31926_p2' generates 1 bits.
[2025-10-13 21:24:25,285] 58320 | assign zext_ln1039_141_fu_31932_p1 = icmp_ln1039_161_fu_31926_p2;
[2025-10-13 21:24:25,285]       |                                    ^
[2025-10-13 21:24:25,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58322:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_162_fu_31936_p2' generates 1 bits.
[2025-10-13 21:24:25,285] 58322 | assign zext_ln1039_142_fu_31942_p1 = icmp_ln1039_162_fu_31936_p2;
[2025-10-13 21:24:25,285]       |                                    ^
[2025-10-13 21:24:25,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58324:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_165_fu_32100_p2' generates 1 bits.
[2025-10-13 21:24:25,285] 58324 | assign zext_ln1039_143_fu_32106_p1 = icmp_ln1039_165_fu_32100_p2;
[2025-10-13 21:24:25,285]       |                                    ^
[2025-10-13 21:24:25,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58326:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_166_fu_32110_p2' generates 1 bits.
[2025-10-13 21:24:25,285] 58326 | assign zext_ln1039_144_fu_32116_p1 = icmp_ln1039_166_fu_32110_p2;
[2025-10-13 21:24:25,285]       |                                    ^
[2025-10-13 21:24:25,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58328:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_167_fu_32120_p2' generates 1 bits.
[2025-10-13 21:24:25,285] 58328 | assign zext_ln1039_145_fu_32126_p1 = icmp_ln1039_167_fu_32120_p2;
[2025-10-13 21:24:25,285]       |                                    ^
[2025-10-13 21:24:25,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58330:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_168_fu_32130_p2' generates 1 bits.
[2025-10-13 21:24:25,285] 58330 | assign zext_ln1039_146_fu_32136_p1 = icmp_ln1039_168_fu_32130_p2;
[2025-10-13 21:24:25,285]       |                                    ^
[2025-10-13 21:24:25,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58332:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_169_fu_32140_p2' generates 1 bits.
[2025-10-13 21:24:25,285] 58332 | assign zext_ln1039_147_fu_32146_p1 = icmp_ln1039_169_fu_32140_p2;
[2025-10-13 21:24:25,285]       |                                    ^
[2025-10-13 21:24:25,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58334:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_170_fu_32150_p2' generates 1 bits.
[2025-10-13 21:24:25,285] 58334 | assign zext_ln1039_148_fu_32156_p1 = icmp_ln1039_170_fu_32150_p2;
[2025-10-13 21:24:25,285]       |                                    ^
[2025-10-13 21:24:25,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58336:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_171_fu_32160_p2' generates 1 bits.
[2025-10-13 21:24:25,285] 58336 | assign zext_ln1039_149_fu_32166_p1 = icmp_ln1039_171_fu_32160_p2;
[2025-10-13 21:24:25,285]       |                                    ^
[2025-10-13 21:24:25,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58338:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_16_fu_29330_p2' generates 1 bits.
[2025-10-13 21:24:25,285] 58338 | assign zext_ln1039_14_fu_29336_p1 = icmp_ln1039_16_fu_29330_p2;
[2025-10-13 21:24:25,285]       |                                   ^
[2025-10-13 21:24:25,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58340:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_172_fu_32170_p2' generates 1 bits.
[2025-10-13 21:24:25,285] 58340 | assign zext_ln1039_150_fu_32176_p1 = icmp_ln1039_172_fu_32170_p2;
[2025-10-13 21:24:25,285]       |                                    ^
[2025-10-13 21:24:25,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58342:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_173_fu_32180_p2' generates 1 bits.
[2025-10-13 21:24:25,285] 58342 | assign zext_ln1039_151_fu_32186_p1 = icmp_ln1039_173_fu_32180_p2;
[2025-10-13 21:24:25,285]       |                                    ^
[2025-10-13 21:24:25,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58344:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_174_fu_32190_p2' generates 1 bits.
[2025-10-13 21:24:25,285] 58344 | assign zext_ln1039_152_fu_32196_p1 = icmp_ln1039_174_fu_32190_p2;
[2025-10-13 21:24:25,285]       |                                    ^
[2025-10-13 21:24:25,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58346:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_175_fu_32200_p2' generates 1 bits.
[2025-10-13 21:24:25,285] 58346 | assign zext_ln1039_153_fu_32206_p1 = icmp_ln1039_175_fu_32200_p2;
[2025-10-13 21:24:25,285]       |                                    ^
[2025-10-13 21:24:25,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58348:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_176_fu_32210_p2' generates 1 bits.
[2025-10-13 21:24:25,285] 58348 | assign zext_ln1039_154_fu_32216_p1 = icmp_ln1039_176_fu_32210_p2;
[2025-10-13 21:24:25,285]       |                                    ^
[2025-10-13 21:24:25,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58350:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_177_fu_32220_p2' generates 1 bits.
[2025-10-13 21:24:25,285] 58350 | assign zext_ln1039_155_fu_32226_p1 = icmp_ln1039_177_fu_32220_p2;
[2025-10-13 21:24:25,285]       |                                    ^
[2025-10-13 21:24:25,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58352:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_180_fu_32374_p2' generates 1 bits.
[2025-10-13 21:24:25,285] 58352 | assign zext_ln1039_156_fu_32380_p1 = icmp_ln1039_180_fu_32374_p2;
[2025-10-13 21:24:25,285]       |                                    ^
[2025-10-13 21:24:25,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58354:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_181_fu_32384_p2' generates 1 bits.
[2025-10-13 21:24:25,285] 58354 | assign zext_ln1039_157_fu_32390_p1 = icmp_ln1039_181_fu_32384_p2;
[2025-10-13 21:24:25,285]       |                                    ^
[2025-10-13 21:24:25,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58356:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_182_fu_32394_p2' generates 1 bits.
[2025-10-13 21:24:25,285] 58356 | assign zext_ln1039_158_fu_32400_p1 = icmp_ln1039_182_fu_32394_p2;
[2025-10-13 21:24:25,285]       |                                    ^
[2025-10-13 21:24:25,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58358:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_183_fu_32404_p2' generates 1 bits.
[2025-10-13 21:24:25,285] 58358 | assign zext_ln1039_159_fu_32410_p1 = icmp_ln1039_183_fu_32404_p2;
[2025-10-13 21:24:25,285]       |                                    ^
[2025-10-13 21:24:25,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58360:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_17_fu_29340_p2' generates 1 bits.
[2025-10-13 21:24:25,285] 58360 | assign zext_ln1039_15_fu_29346_p1 = icmp_ln1039_17_fu_29340_p2;
[2025-10-13 21:24:25,285]       |                                   ^
[2025-10-13 21:24:25,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58362:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_184_fu_32414_p2' generates 1 bits.
[2025-10-13 21:24:25,285] 58362 | assign zext_ln1039_160_fu_32420_p1 = icmp_ln1039_184_fu_32414_p2;
[2025-10-13 21:24:25,285]       |                                    ^
[2025-10-13 21:24:25,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58364:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_185_fu_32424_p2' generates 1 bits.
[2025-10-13 21:24:25,285] 58364 | assign zext_ln1039_161_fu_32430_p1 = icmp_ln1039_185_fu_32424_p2;
[2025-10-13 21:24:25,285]       |                                    ^
[2025-10-13 21:24:25,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58366:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_186_fu_32434_p2' generates 1 bits.
[2025-10-13 21:24:25,285] 58366 | assign zext_ln1039_162_fu_32440_p1 = icmp_ln1039_186_fu_32434_p2;
[2025-10-13 21:24:25,285]       |                                    ^
[2025-10-13 21:24:25,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58368:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_187_fu_32444_p2' generates 1 bits.
[2025-10-13 21:24:25,285] 58368 | assign zext_ln1039_163_fu_32450_p1 = icmp_ln1039_187_fu_32444_p2;
[2025-10-13 21:24:25,285]       |                                    ^
[2025-10-13 21:24:25,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58370:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_188_fu_32454_p2' generates 1 bits.
[2025-10-13 21:24:25,285] 58370 | assign zext_ln1039_164_fu_32460_p1 = icmp_ln1039_188_fu_32454_p2;
[2025-10-13 21:24:25,285]       |                                    ^
[2025-10-13 21:24:25,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58372:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_189_fu_32464_p2' generates 1 bits.
[2025-10-13 21:24:25,285] 58372 | assign zext_ln1039_165_fu_32470_p1 = icmp_ln1039_189_fu_32464_p2;
[2025-10-13 21:24:25,285]       |                                    ^
[2025-10-13 21:24:25,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58374:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_190_fu_32474_p2' generates 1 bits.
[2025-10-13 21:24:25,285] 58374 | assign zext_ln1039_166_fu_32480_p1 = icmp_ln1039_190_fu_32474_p2;
[2025-10-13 21:24:25,285]       |                                    ^
[2025-10-13 21:24:25,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58376:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_191_fu_32484_p2' generates 1 bits.
[2025-10-13 21:24:25,285] 58376 | assign zext_ln1039_167_fu_32490_p1 = icmp_ln1039_191_fu_32484_p2;
[2025-10-13 21:24:25,285]       |                                    ^
[2025-10-13 21:24:25,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58378:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_192_fu_32494_p2' generates 1 bits.
[2025-10-13 21:24:25,285] 58378 | assign zext_ln1039_168_fu_32500_p1 = icmp_ln1039_192_fu_32494_p2;
[2025-10-13 21:24:25,285]       |                                    ^
[2025-10-13 21:24:25,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58380:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_195_fu_32648_p2' generates 1 bits.
[2025-10-13 21:24:25,285] 58380 | assign zext_ln1039_169_fu_32654_p1 = icmp_ln1039_195_fu_32648_p2;
[2025-10-13 21:24:25,285]       |                                    ^
[2025-10-13 21:24:25,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58382:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_18_fu_29350_p2' generates 1 bits.
[2025-10-13 21:24:25,285] 58382 | assign zext_ln1039_16_fu_29356_p1 = icmp_ln1039_18_fu_29350_p2;
[2025-10-13 21:24:25,285]       |                                   ^
[2025-10-13 21:24:25,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58384:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_196_fu_32658_p2' generates 1 bits.
[2025-10-13 21:24:25,285] 58384 | assign zext_ln1039_170_fu_32664_p1 = icmp_ln1039_196_fu_32658_p2;
[2025-10-13 21:24:25,285]       |                                    ^
[2025-10-13 21:24:25,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58386:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_197_fu_32668_p2' generates 1 bits.
[2025-10-13 21:24:25,285] 58386 | assign zext_ln1039_171_fu_32674_p1 = icmp_ln1039_197_fu_32668_p2;
[2025-10-13 21:24:25,286]       |                                    ^
[2025-10-13 21:24:25,286] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58388:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_198_fu_32678_p2' generates 1 bits.
[2025-10-13 21:24:25,286] 58388 | assign zext_ln1039_172_fu_32684_p1 = icmp_ln1039_198_fu_32678_p2;
[2025-10-13 21:24:25,286]       |                                    ^
[2025-10-13 21:24:25,286] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58390:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_199_fu_32688_p2' generates 1 bits.
[2025-10-13 21:24:25,286] 58390 | assign zext_ln1039_173_fu_32694_p1 = icmp_ln1039_199_fu_32688_p2;
[2025-10-13 21:24:25,286]       |                                    ^
[2025-10-13 21:24:25,286] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58392:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_200_fu_32698_p2' generates 1 bits.
[2025-10-13 21:24:25,286] 58392 | assign zext_ln1039_174_fu_32704_p1 = icmp_ln1039_200_fu_32698_p2;
[2025-10-13 21:24:25,286]       |                                    ^
[2025-10-13 21:24:25,286] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58394:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_201_fu_32708_p2' generates 1 bits.
[2025-10-13 21:24:25,286] 58394 | assign zext_ln1039_175_fu_32714_p1 = icmp_ln1039_201_fu_32708_p2;
[2025-10-13 21:24:25,286]       |                                    ^
[2025-10-13 21:24:25,286] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58396:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_202_fu_32718_p2' generates 1 bits.
[2025-10-13 21:24:25,286] 58396 | assign zext_ln1039_176_fu_32724_p1 = icmp_ln1039_202_fu_32718_p2;
[2025-10-13 21:24:25,286]       |                                    ^
[2025-10-13 21:24:25,286] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58398:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_203_fu_32728_p2' generates 1 bits.
[2025-10-13 21:24:25,286] 58398 | assign zext_ln1039_177_fu_32734_p1 = icmp_ln1039_203_fu_32728_p2;
[2025-10-13 21:24:25,286]       |                                    ^
[2025-10-13 21:24:25,286] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58400:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_204_fu_32738_p2' generates 1 bits.
[2025-10-13 21:24:25,286] 58400 | assign zext_ln1039_178_fu_32744_p1 = icmp_ln1039_204_fu_32738_p2;
[2025-10-13 21:24:25,286]       |                                    ^
[2025-10-13 21:24:25,286] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58402:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_205_fu_32748_p2' generates 1 bits.
[2025-10-13 21:24:25,286] 58402 | assign zext_ln1039_179_fu_32754_p1 = icmp_ln1039_205_fu_32748_p2;
[2025-10-13 21:24:25,286]       |                                    ^
[2025-10-13 21:24:25,286] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58404:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_19_fu_29360_p2' generates 1 bits.
[2025-10-13 21:24:25,286] 58404 | assign zext_ln1039_17_fu_29366_p1 = icmp_ln1039_19_fu_29360_p2;
[2025-10-13 21:24:25,286]       |                                   ^
[2025-10-13 21:24:25,286] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58406:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_206_fu_32758_p2' generates 1 bits.
[2025-10-13 21:24:25,286] 58406 | assign zext_ln1039_180_fu_32764_p1 = icmp_ln1039_206_fu_32758_p2;
[2025-10-13 21:24:25,286]       |                                    ^
[2025-10-13 21:24:25,286] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58408:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_207_fu_32768_p2' generates 1 bits.
[2025-10-13 21:24:25,286] 58408 | assign zext_ln1039_181_fu_32774_p1 = icmp_ln1039_207_fu_32768_p2;
[2025-10-13 21:24:25,286]       |                                    ^
[2025-10-13 21:24:25,286] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58410:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_210_fu_32922_p2' generates 1 bits.
[2025-10-13 21:24:25,286] 58410 | assign zext_ln1039_182_fu_32928_p1 = icmp_ln1039_210_fu_32922_p2;
[2025-10-13 21:24:25,286]       |                                    ^
[2025-10-13 21:24:25,286] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58412:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_211_fu_32932_p2' generates 1 bits.
[2025-10-13 21:24:25,286] 58412 | assign zext_ln1039_183_fu_32938_p1 = icmp_ln1039_211_fu_32932_p2;
[2025-10-13 21:24:25,286]       |                                    ^
[2025-10-13 21:24:25,286] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58414:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_212_fu_32942_p2' generates 1 bits.
[2025-10-13 21:24:25,286] 58414 | assign zext_ln1039_184_fu_32948_p1 = icmp_ln1039_212_fu_32942_p2;
[2025-10-13 21:24:25,286]       |                                    ^
[2025-10-13 21:24:25,286] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58416:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_213_fu_32952_p2' generates 1 bits.
[2025-10-13 21:24:25,286] 58416 | assign zext_ln1039_185_fu_32958_p1 = icmp_ln1039_213_fu_32952_p2;
[2025-10-13 21:24:25,286]       |                                    ^
[2025-10-13 21:24:25,286] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58418:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_214_fu_32962_p2' generates 1 bits.
[2025-10-13 21:24:25,286] 58418 | assign zext_ln1039_186_fu_32968_p1 = icmp_ln1039_214_fu_32962_p2;
[2025-10-13 21:24:25,286]       |                                    ^
[2025-10-13 21:24:25,286] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58420:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_215_fu_32972_p2' generates 1 bits.
[2025-10-13 21:24:25,286] 58420 | assign zext_ln1039_187_fu_32978_p1 = icmp_ln1039_215_fu_32972_p2;
[2025-10-13 21:24:25,286]       |                                    ^
[2025-10-13 21:24:25,286] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58422:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_216_fu_32982_p2' generates 1 bits.
[2025-10-13 21:24:25,286] 58422 | assign zext_ln1039_188_fu_32988_p1 = icmp_ln1039_216_fu_32982_p2;
[2025-10-13 21:24:25,286]       |                                    ^
[2025-10-13 21:24:25,286] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58424:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_217_fu_32992_p2' generates 1 bits.
[2025-10-13 21:24:25,286] 58424 | assign zext_ln1039_189_fu_32998_p1 = icmp_ln1039_217_fu_32992_p2;
[2025-10-13 21:24:25,286]       |                                    ^
[2025-10-13 21:24:25,286] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58426:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_20_fu_29370_p2' generates 1 bits.
[2025-10-13 21:24:25,286] 58426 | assign zext_ln1039_18_fu_29376_p1 = icmp_ln1039_20_fu_29370_p2;
[2025-10-13 21:24:25,286]       |                                   ^
[2025-10-13 21:24:25,286] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58428:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_218_fu_33002_p2' generates 1 bits.
[2025-10-13 21:24:25,286] 58428 | assign zext_ln1039_190_fu_33008_p1 = icmp_ln1039_218_fu_33002_p2;
[2025-10-13 21:24:25,286]       |                                    ^
[2025-10-13 21:24:25,286] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58430:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_219_fu_33012_p2' generates 1 bits.
[2025-10-13 21:24:25,286] 58430 | assign zext_ln1039_191_fu_33018_p1 = icmp_ln1039_219_fu_33012_p2;
[2025-10-13 21:24:25,286]       |                                    ^
[2025-10-13 21:24:25,286] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58432:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_220_fu_33022_p2' generates 1 bits.
[2025-10-13 21:24:25,286] 58432 | assign zext_ln1039_192_fu_33028_p1 = icmp_ln1039_220_fu_33022_p2;
[2025-10-13 21:24:25,286]       |                                    ^
[2025-10-13 21:24:25,286] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58434:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_221_fu_33032_p2' generates 1 bits.
[2025-10-13 21:24:25,286] 58434 | assign zext_ln1039_193_fu_33038_p1 = icmp_ln1039_221_fu_33032_p2;
[2025-10-13 21:24:25,286]       |                                    ^
[2025-10-13 21:24:25,286] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58436:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_222_fu_33042_p2' generates 1 bits.
[2025-10-13 21:24:25,286] 58436 | assign zext_ln1039_194_fu_33048_p1 = icmp_ln1039_222_fu_33042_p2;
[2025-10-13 21:24:25,286]       |                                    ^
[2025-10-13 21:24:25,286] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58438:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_225_fu_33196_p2' generates 1 bits.
[2025-10-13 21:24:25,286] 58438 | assign zext_ln1039_195_fu_33202_p1 = icmp_ln1039_225_fu_33196_p2;
[2025-10-13 21:24:25,286]       |                                    ^
[2025-10-13 21:24:25,286] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58440:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_226_fu_33206_p2' generates 1 bits.
[2025-10-13 21:24:25,286] 58440 | assign zext_ln1039_196_fu_33212_p1 = icmp_ln1039_226_fu_33206_p2;
[2025-10-13 21:24:25,286]       |                                    ^
[2025-10-13 21:24:25,286] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58442:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_227_fu_33216_p2' generates 1 bits.
[2025-10-13 21:24:25,286] 58442 | assign zext_ln1039_197_fu_33222_p1 = icmp_ln1039_227_fu_33216_p2;
[2025-10-13 21:24:25,286]       |                                    ^
[2025-10-13 21:24:25,286] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58444:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_228_fu_33226_p2' generates 1 bits.
[2025-10-13 21:24:25,286] 58444 | assign zext_ln1039_198_fu_33232_p1 = icmp_ln1039_228_fu_33226_p2;
[2025-10-13 21:24:25,286]       |                                    ^
[2025-10-13 21:24:25,286] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58446:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_229_fu_33236_p2' generates 1 bits.
[2025-10-13 21:24:25,286] 58446 | assign zext_ln1039_199_fu_33242_p1 = icmp_ln1039_229_fu_33236_p2;
[2025-10-13 21:24:25,286]       |                                    ^
[2025-10-13 21:24:25,286] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58448:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_21_fu_29380_p2' generates 1 bits.
[2025-10-13 21:24:25,286] 58448 | assign zext_ln1039_19_fu_29386_p1 = icmp_ln1039_21_fu_29380_p2;
[2025-10-13 21:24:25,286]       |                                   ^
[2025-10-13 21:24:25,286] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58450:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_1_fu_29056_p2' generates 1 bits.
[2025-10-13 21:24:25,286] 58450 | assign zext_ln1039_1_fu_29062_p1 = icmp_ln1039_1_fu_29056_p2;
[2025-10-13 21:24:25,286]       |                                  ^
[2025-10-13 21:24:25,286] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58452:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_230_fu_33246_p2' generates 1 bits.
[2025-10-13 21:24:25,286] 58452 | assign zext_ln1039_200_fu_33252_p1 = icmp_ln1039_230_fu_33246_p2;
[2025-10-13 21:24:25,286]       |                                    ^
[2025-10-13 21:24:25,286] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58454:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_231_fu_33256_p2' generates 1 bits.
[2025-10-13 21:24:25,286] 58454 | assign zext_ln1039_201_fu_33262_p1 = icmp_ln1039_231_fu_33256_p2;
[2025-10-13 21:24:25,286]       |                                    ^
[2025-10-13 21:24:25,286] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58456:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_232_fu_33266_p2' generates 1 bits.
[2025-10-13 21:24:25,286] 58456 | assign zext_ln1039_202_fu_33272_p1 = icmp_ln1039_232_fu_33266_p2;
[2025-10-13 21:24:25,286]       |                                    ^
[2025-10-13 21:24:25,286] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58458:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_233_fu_33276_p2' generates 1 bits.
[2025-10-13 21:24:25,286] 58458 | assign zext_ln1039_203_fu_33282_p1 = icmp_ln1039_233_fu_33276_p2;
[2025-10-13 21:24:25,286]       |                                    ^
[2025-10-13 21:24:25,287] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58460:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_234_fu_33286_p2' generates 1 bits.
[2025-10-13 21:24:25,287] 58460 | assign zext_ln1039_204_fu_33292_p1 = icmp_ln1039_234_fu_33286_p2;
[2025-10-13 21:24:25,287]       |                                    ^
[2025-10-13 21:24:25,287] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58462:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_235_fu_33296_p2' generates 1 bits.
[2025-10-13 21:24:25,287] 58462 | assign zext_ln1039_205_fu_33302_p1 = icmp_ln1039_235_fu_33296_p2;
[2025-10-13 21:24:25,287]       |                                    ^
[2025-10-13 21:24:25,287] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58464:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_236_fu_33306_p2' generates 1 bits.
[2025-10-13 21:24:25,287] 58464 | assign zext_ln1039_206_fu_33312_p1 = icmp_ln1039_236_fu_33306_p2;
[2025-10-13 21:24:25,287]       |                                    ^
[2025-10-13 21:24:25,287] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58466:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_237_fu_33316_p2' generates 1 bits.
[2025-10-13 21:24:25,287] 58466 | assign zext_ln1039_207_fu_33322_p1 = icmp_ln1039_237_fu_33316_p2;
[2025-10-13 21:24:25,287]       |                                    ^
[2025-10-13 21:24:25,287] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58468:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_240_fu_33470_p2' generates 1 bits.
[2025-10-13 21:24:25,287] 58468 | assign zext_ln1039_208_fu_33476_p1 = icmp_ln1039_240_fu_33470_p2;
[2025-10-13 21:24:25,287]       |                                    ^
[2025-10-13 21:24:25,287] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58470:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_241_fu_33480_p2' generates 1 bits.
[2025-10-13 21:24:25,287] 58470 | assign zext_ln1039_209_fu_33486_p1 = icmp_ln1039_241_fu_33480_p2;
[2025-10-13 21:24:25,287]       |                                    ^
[2025-10-13 21:24:25,287] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58472:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_22_fu_29390_p2' generates 1 bits.
[2025-10-13 21:24:25,287] 58472 | assign zext_ln1039_20_fu_29396_p1 = icmp_ln1039_22_fu_29390_p2;
[2025-10-13 21:24:25,287]       |                                   ^
[2025-10-13 21:24:25,287] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58474:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_242_fu_33490_p2' generates 1 bits.
[2025-10-13 21:24:25,287] 58474 | assign zext_ln1039_210_fu_33496_p1 = icmp_ln1039_242_fu_33490_p2;
[2025-10-13 21:24:25,287]       |                                    ^
[2025-10-13 21:24:25,287] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58476:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_243_fu_33500_p2' generates 1 bits.
[2025-10-13 21:24:25,287] 58476 | assign zext_ln1039_211_fu_33506_p1 = icmp_ln1039_243_fu_33500_p2;
[2025-10-13 21:24:25,287]       |                                    ^
[2025-10-13 21:24:25,287] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58478:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_244_fu_33510_p2' generates 1 bits.
[2025-10-13 21:24:25,287] 58478 | assign zext_ln1039_212_fu_33516_p1 = icmp_ln1039_244_fu_33510_p2;
[2025-10-13 21:24:25,287]       |                                    ^
[2025-10-13 21:24:25,287] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58480:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_245_fu_33520_p2' generates 1 bits.
[2025-10-13 21:24:25,287] 58480 | assign zext_ln1039_213_fu_33526_p1 = icmp_ln1039_245_fu_33520_p2;
[2025-10-13 21:24:25,287]       |                                    ^
[2025-10-13 21:24:25,287] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58482:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_254_fu_33540_p2' generates 1 bits.
[2025-10-13 21:24:25,287] 58482 | assign zext_ln1039_214_fu_33546_p1 = icmp_ln1039_254_fu_33540_p2;
[2025-10-13 21:24:25,287]       |                                    ^
[2025-10-13 21:24:25,287] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58484:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_247_fu_33550_p2' generates 1 bits.
[2025-10-13 21:24:25,287] 58484 | assign zext_ln1039_215_fu_33556_p1 = icmp_ln1039_247_fu_33550_p2;
[2025-10-13 21:24:25,287]       |                                    ^
[2025-10-13 21:24:25,287] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58486:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_248_fu_33560_p2' generates 1 bits.
[2025-10-13 21:24:25,287] 58486 | assign zext_ln1039_216_fu_33566_p1 = icmp_ln1039_248_fu_33560_p2;
[2025-10-13 21:24:25,287]       |                                    ^
[2025-10-13 21:24:25,287] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58488:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_249_fu_33570_p2' generates 1 bits.
[2025-10-13 21:24:25,287] 58488 | assign zext_ln1039_217_fu_33576_p1 = icmp_ln1039_249_fu_33570_p2;
[2025-10-13 21:24:25,287]       |                                    ^
[2025-10-13 21:24:25,287] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58490:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_250_fu_33580_p2' generates 1 bits.
[2025-10-13 21:24:25,287] 58490 | assign zext_ln1039_218_fu_33586_p1 = icmp_ln1039_250_fu_33580_p2;
[2025-10-13 21:24:25,287]       |                                    ^
[2025-10-13 21:24:25,287] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58492:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_251_fu_33590_p2' generates 1 bits.
[2025-10-13 21:24:25,287] 58492 | assign zext_ln1039_219_fu_33596_p1 = icmp_ln1039_251_fu_33590_p2;
[2025-10-13 21:24:25,287]       |                                    ^
[2025-10-13 21:24:25,287] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58494:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_23_fu_29400_p2' generates 1 bits.
[2025-10-13 21:24:25,287] 58494 | assign zext_ln1039_21_fu_29406_p1 = icmp_ln1039_23_fu_29400_p2;
[2025-10-13 21:24:25,287]       |                                   ^
[2025-10-13 21:24:25,287] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58496:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_252_fu_33600_p2' generates 1 bits.
[2025-10-13 21:24:25,287] 58496 | assign zext_ln1039_220_fu_33606_p1 = icmp_ln1039_252_fu_33600_p2;
[2025-10-13 21:24:25,287]       |                                    ^
[2025-10-13 21:24:25,287] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58498:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_255_fu_33754_p2' generates 1 bits.
[2025-10-13 21:24:25,287] 58498 | assign zext_ln1039_221_fu_33760_p1 = icmp_ln1039_255_fu_33754_p2;
[2025-10-13 21:24:25,287]       |                                    ^
[2025-10-13 21:24:25,287] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58500:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_256_fu_33764_p2' generates 1 bits.
[2025-10-13 21:24:25,287] 58500 | assign zext_ln1039_222_fu_33770_p1 = icmp_ln1039_256_fu_33764_p2;
[2025-10-13 21:24:25,287]       |                                    ^
[2025-10-13 21:24:25,287] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58502:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_257_fu_33774_p2' generates 1 bits.
[2025-10-13 21:24:25,287] 58502 | assign zext_ln1039_223_fu_33780_p1 = icmp_ln1039_257_fu_33774_p2;
[2025-10-13 21:24:25,287]       |                                    ^
[2025-10-13 21:24:25,287] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58504:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_258_fu_33784_p2' generates 1 bits.
[2025-10-13 21:24:25,287] 58504 | assign zext_ln1039_224_fu_33790_p1 = icmp_ln1039_258_fu_33784_p2;
[2025-10-13 21:24:25,287]       |                                    ^
[2025-10-13 21:24:25,287] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58506:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_259_fu_33794_p2' generates 1 bits.
[2025-10-13 21:24:25,287] 58506 | assign zext_ln1039_225_fu_33800_p1 = icmp_ln1039_259_fu_33794_p2;
[2025-10-13 21:24:25,287]       |                                    ^
[2025-10-13 21:24:25,287] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58508:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_260_fu_33804_p2' generates 1 bits.
[2025-10-13 21:24:25,287] 58508 | assign zext_ln1039_226_fu_33810_p1 = icmp_ln1039_260_fu_33804_p2;
[2025-10-13 21:24:25,287]       |                                    ^
[2025-10-13 21:24:25,287] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58510:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_261_fu_33814_p2' generates 1 bits.
[2025-10-13 21:24:25,287] 58510 | assign zext_ln1039_227_fu_33820_p1 = icmp_ln1039_261_fu_33814_p2;
[2025-10-13 21:24:25,287]       |                                    ^
[2025-10-13 21:24:25,287] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58512:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_262_fu_33824_p2' generates 1 bits.
[2025-10-13 21:24:25,287] 58512 | assign zext_ln1039_228_fu_33830_p1 = icmp_ln1039_262_fu_33824_p2;
[2025-10-13 21:24:25,287]       |                                    ^
[2025-10-13 21:24:25,287] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58514:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_263_fu_33834_p2' generates 1 bits.
[2025-10-13 21:24:25,287] 58514 | assign zext_ln1039_229_fu_33840_p1 = icmp_ln1039_263_fu_33834_p2;
[2025-10-13 21:24:25,287]       |                                    ^
[2025-10-13 21:24:25,287] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58516:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_24_fu_29410_p2' generates 1 bits.
[2025-10-13 21:24:25,287] 58516 | assign zext_ln1039_22_fu_29416_p1 = icmp_ln1039_24_fu_29410_p2;
[2025-10-13 21:24:25,287]       |                                   ^
[2025-10-13 21:24:25,287] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58518:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_264_fu_33844_p2' generates 1 bits.
[2025-10-13 21:24:25,287] 58518 | assign zext_ln1039_230_fu_33850_p1 = icmp_ln1039_264_fu_33844_p2;
[2025-10-13 21:24:25,287]       |                                    ^
[2025-10-13 21:24:25,287] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58520:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_265_fu_33854_p2' generates 1 bits.
[2025-10-13 21:24:25,287] 58520 | assign zext_ln1039_231_fu_33860_p1 = icmp_ln1039_265_fu_33854_p2;
[2025-10-13 21:24:25,287]       |                                    ^
[2025-10-13 21:24:25,287] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58522:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_266_fu_33864_p2' generates 1 bits.
[2025-10-13 21:24:25,287] 58522 | assign zext_ln1039_232_fu_33870_p1 = icmp_ln1039_266_fu_33864_p2;
[2025-10-13 21:24:25,287]       |                                    ^
[2025-10-13 21:24:25,287] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58524:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_267_fu_33874_p2' generates 1 bits.
[2025-10-13 21:24:25,287] 58524 | assign zext_ln1039_233_fu_33880_p1 = icmp_ln1039_267_fu_33874_p2;
[2025-10-13 21:24:25,287]       |                                    ^
[2025-10-13 21:24:25,287] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58526:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_270_fu_34028_p2' generates 1 bits.
[2025-10-13 21:24:25,287] 58526 | assign zext_ln1039_234_fu_34034_p1 = icmp_ln1039_270_fu_34028_p2;
[2025-10-13 21:24:25,287]       |                                    ^
[2025-10-13 21:24:25,287] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58528:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_271_fu_34038_p2' generates 1 bits.
[2025-10-13 21:24:25,287] 58528 | assign zext_ln1039_235_fu_34044_p1 = icmp_ln1039_271_fu_34038_p2;
[2025-10-13 21:24:25,287]       |                                    ^
[2025-10-13 21:24:25,287] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58530:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_272_fu_34048_p2' generates 1 bits.
[2025-10-13 21:24:25,287] 58530 | assign zext_ln1039_236_fu_34054_p1 = icmp_ln1039_272_fu_34048_p2;
[2025-10-13 21:24:25,287]       |                                    ^
[2025-10-13 21:24:25,287] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58532:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_273_fu_34058_p2' generates 1 bits.
[2025-10-13 21:24:25,287] 58532 | assign zext_ln1039_237_fu_34064_p1 = icmp_ln1039_273_fu_34058_p2;
[2025-10-13 21:24:25,287]       |                                    ^
[2025-10-13 21:24:25,288] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58534:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_274_fu_34068_p2' generates 1 bits.
[2025-10-13 21:24:25,288] 58534 | assign zext_ln1039_238_fu_34074_p1 = icmp_ln1039_274_fu_34068_p2;
[2025-10-13 21:24:25,288]       |                                    ^
[2025-10-13 21:24:25,288] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58536:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_275_fu_34078_p2' generates 1 bits.
[2025-10-13 21:24:25,288] 58536 | assign zext_ln1039_239_fu_34084_p1 = icmp_ln1039_275_fu_34078_p2;
[2025-10-13 21:24:25,288]       |                                    ^
[2025-10-13 21:24:25,288] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58538:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_25_fu_29420_p2' generates 1 bits.
[2025-10-13 21:24:25,288] 58538 | assign zext_ln1039_23_fu_29426_p1 = icmp_ln1039_25_fu_29420_p2;
[2025-10-13 21:24:25,288]       |                                   ^
[2025-10-13 21:24:25,288] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58540:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_276_fu_34088_p2' generates 1 bits.
[2025-10-13 21:24:25,288] 58540 | assign zext_ln1039_240_fu_34094_p1 = icmp_ln1039_276_fu_34088_p2;
[2025-10-13 21:24:25,288]       |                                    ^
[2025-10-13 21:24:25,288] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58542:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_277_fu_34098_p2' generates 1 bits.
[2025-10-13 21:24:25,288] 58542 | assign zext_ln1039_241_fu_34104_p1 = icmp_ln1039_277_fu_34098_p2;
[2025-10-13 21:24:25,288]       |                                    ^
[2025-10-13 21:24:25,288] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58544:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_278_fu_34108_p2' generates 1 bits.
[2025-10-13 21:24:25,288] 58544 | assign zext_ln1039_242_fu_34114_p1 = icmp_ln1039_278_fu_34108_p2;
[2025-10-13 21:24:25,288]       |                                    ^
[2025-10-13 21:24:25,288] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58546:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_279_fu_34118_p2' generates 1 bits.
[2025-10-13 21:24:25,288] 58546 | assign zext_ln1039_243_fu_34124_p1 = icmp_ln1039_279_fu_34118_p2;
[2025-10-13 21:24:25,288]       |                                    ^
[2025-10-13 21:24:25,288] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58548:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_280_fu_34128_p2' generates 1 bits.
[2025-10-13 21:24:25,288] 58548 | assign zext_ln1039_244_fu_34134_p1 = icmp_ln1039_280_fu_34128_p2;
[2025-10-13 21:24:25,288]       |                                    ^
[2025-10-13 21:24:25,288] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58550:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_281_fu_34138_p2' generates 1 bits.
[2025-10-13 21:24:25,288] 58550 | assign zext_ln1039_245_fu_34144_p1 = icmp_ln1039_281_fu_34138_p2;
[2025-10-13 21:24:25,288]       |                                    ^
[2025-10-13 21:24:25,288] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58552:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_282_fu_34148_p2' generates 1 bits.
[2025-10-13 21:24:25,288] 58552 | assign zext_ln1039_246_fu_34154_p1 = icmp_ln1039_282_fu_34148_p2;
[2025-10-13 21:24:25,288]       |                                    ^
[2025-10-13 21:24:25,288] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58554:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_285_fu_34302_p2' generates 1 bits.
[2025-10-13 21:24:25,288] 58554 | assign zext_ln1039_247_fu_34308_p1 = icmp_ln1039_285_fu_34302_p2;
[2025-10-13 21:24:25,288]       |                                    ^
[2025-10-13 21:24:25,288] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58556:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_286_fu_34312_p2' generates 1 bits.
[2025-10-13 21:24:25,288] 58556 | assign zext_ln1039_248_fu_34318_p1 = icmp_ln1039_286_fu_34312_p2;
[2025-10-13 21:24:25,288]       |                                    ^
[2025-10-13 21:24:25,288] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58558:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_287_fu_34322_p2' generates 1 bits.
[2025-10-13 21:24:25,288] 58558 | assign zext_ln1039_249_fu_34328_p1 = icmp_ln1039_287_fu_34322_p2;
[2025-10-13 21:24:25,288]       |                                    ^
[2025-10-13 21:24:25,288] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58560:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_26_fu_29430_p2' generates 1 bits.
[2025-10-13 21:24:25,288] 58560 | assign zext_ln1039_24_fu_29436_p1 = icmp_ln1039_26_fu_29430_p2;
[2025-10-13 21:24:25,288]       |                                   ^
[2025-10-13 21:24:25,288] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58562:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_288_fu_34332_p2' generates 1 bits.
[2025-10-13 21:24:25,288] 58562 | assign zext_ln1039_250_fu_34338_p1 = icmp_ln1039_288_fu_34332_p2;
[2025-10-13 21:24:25,288]       |                                    ^
[2025-10-13 21:24:25,288] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58564:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_289_fu_34342_p2' generates 1 bits.
[2025-10-13 21:24:25,288] 58564 | assign zext_ln1039_251_fu_34348_p1 = icmp_ln1039_289_fu_34342_p2;
[2025-10-13 21:24:25,288]       |                                    ^
[2025-10-13 21:24:25,288] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58566:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_290_fu_34352_p2' generates 1 bits.
[2025-10-13 21:24:25,288] 58566 | assign zext_ln1039_252_fu_34358_p1 = icmp_ln1039_290_fu_34352_p2;
[2025-10-13 21:24:25,288]       |                                    ^
[2025-10-13 21:24:25,288] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58568:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_291_fu_34362_p2' generates 1 bits.
[2025-10-13 21:24:25,288] 58568 | assign zext_ln1039_253_fu_34368_p1 = icmp_ln1039_291_fu_34362_p2;
[2025-10-13 21:24:25,288]       |                                    ^
[2025-10-13 21:24:25,288] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58570:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_292_fu_34372_p2' generates 1 bits.
[2025-10-13 21:24:25,288] 58570 | assign zext_ln1039_254_fu_34378_p1 = icmp_ln1039_292_fu_34372_p2;
[2025-10-13 21:24:25,288]       |                                    ^
[2025-10-13 21:24:25,288] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58572:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_293_fu_34382_p2' generates 1 bits.
[2025-10-13 21:24:25,288] 58572 | assign zext_ln1039_255_fu_34388_p1 = icmp_ln1039_293_fu_34382_p2;
[2025-10-13 21:24:25,288]       |                                    ^
[2025-10-13 21:24:25,288] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58574:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_294_fu_34392_p2' generates 1 bits.
[2025-10-13 21:24:25,288] 58574 | assign zext_ln1039_256_fu_34398_p1 = icmp_ln1039_294_fu_34392_p2;
[2025-10-13 21:24:25,288]       |                                    ^
[2025-10-13 21:24:25,288] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58576:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_295_fu_34402_p2' generates 1 bits.
[2025-10-13 21:24:25,288] 58576 | assign zext_ln1039_257_fu_34408_p1 = icmp_ln1039_295_fu_34402_p2;
[2025-10-13 21:24:25,288]       |                                    ^
[2025-10-13 21:24:25,288] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58578:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_296_fu_34412_p2' generates 1 bits.
[2025-10-13 21:24:25,288] 58578 | assign zext_ln1039_258_fu_34418_p1 = icmp_ln1039_296_fu_34412_p2;
[2025-10-13 21:24:25,288]       |                                    ^
[2025-10-13 21:24:25,288] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58580:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_297_fu_34422_p2' generates 1 bits.
[2025-10-13 21:24:25,288] 58580 | assign zext_ln1039_259_fu_34428_p1 = icmp_ln1039_297_fu_34422_p2;
[2025-10-13 21:24:25,288]       |                                    ^
[2025-10-13 21:24:25,288] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58582:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_27_fu_29440_p2' generates 1 bits.
[2025-10-13 21:24:25,288] 58582 | assign zext_ln1039_25_fu_29446_p1 = icmp_ln1039_27_fu_29440_p2;
[2025-10-13 21:24:25,288]       |                                   ^
[2025-10-13 21:24:25,288] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58584:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_300_fu_34576_p2' generates 1 bits.
[2025-10-13 21:24:25,288] 58584 | assign zext_ln1039_260_fu_34582_p1 = icmp_ln1039_300_fu_34576_p2;
[2025-10-13 21:24:25,288]       |                                    ^
[2025-10-13 21:24:25,288] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58586:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_301_fu_34586_p2' generates 1 bits.
[2025-10-13 21:24:25,288] 58586 | assign zext_ln1039_261_fu_34592_p1 = icmp_ln1039_301_fu_34586_p2;
[2025-10-13 21:24:25,288]       |                                    ^
[2025-10-13 21:24:25,288] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58588:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_302_fu_34596_p2' generates 1 bits.
[2025-10-13 21:24:25,288] 58588 | assign zext_ln1039_262_fu_34602_p1 = icmp_ln1039_302_fu_34596_p2;
[2025-10-13 21:24:25,288]       |                                    ^
[2025-10-13 21:24:25,288] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58590:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_303_fu_34606_p2' generates 1 bits.
[2025-10-13 21:24:25,288] 58590 | assign zext_ln1039_263_fu_34612_p1 = icmp_ln1039_303_fu_34606_p2;
[2025-10-13 21:24:25,288]       |                                    ^
[2025-10-13 21:24:25,288] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58592:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_304_fu_34616_p2' generates 1 bits.
[2025-10-13 21:24:25,288] 58592 | assign zext_ln1039_264_fu_34622_p1 = icmp_ln1039_304_fu_34616_p2;
[2025-10-13 21:24:25,288]       |                                    ^
[2025-10-13 21:24:25,288] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58594:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_305_fu_34626_p2' generates 1 bits.
[2025-10-13 21:24:25,288] 58594 | assign zext_ln1039_265_fu_34632_p1 = icmp_ln1039_305_fu_34626_p2;
[2025-10-13 21:24:25,288]       |                                    ^
[2025-10-13 21:24:25,288] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58596:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_306_fu_34636_p2' generates 1 bits.
[2025-10-13 21:24:25,288] 58596 | assign zext_ln1039_266_fu_34642_p1 = icmp_ln1039_306_fu_34636_p2;
[2025-10-13 21:24:25,288]       |                                    ^
[2025-10-13 21:24:25,288] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58598:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_307_fu_34646_p2' generates 1 bits.
[2025-10-13 21:24:25,288] 58598 | assign zext_ln1039_267_fu_34652_p1 = icmp_ln1039_307_fu_34646_p2;
[2025-10-13 21:24:25,288]       |                                    ^
[2025-10-13 21:24:25,288] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58600:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_308_fu_34656_p2' generates 1 bits.
[2025-10-13 21:24:25,288] 58600 | assign zext_ln1039_268_fu_34662_p1 = icmp_ln1039_308_fu_34656_p2;
[2025-10-13 21:24:25,288]       |                                    ^
[2025-10-13 21:24:25,288] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58602:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_309_fu_34666_p2' generates 1 bits.
[2025-10-13 21:24:25,288] 58602 | assign zext_ln1039_269_fu_34672_p1 = icmp_ln1039_309_fu_34666_p2;
[2025-10-13 21:24:25,288]       |                                    ^
[2025-10-13 21:24:25,289] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58604:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_30_fu_29594_p2' generates 1 bits.
[2025-10-13 21:24:25,289] 58604 | assign zext_ln1039_26_fu_29600_p1 = icmp_ln1039_30_fu_29594_p2;
[2025-10-13 21:24:25,289]       |                                   ^
[2025-10-13 21:24:25,289] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58606:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_310_fu_34676_p2' generates 1 bits.
[2025-10-13 21:24:25,289] 58606 | assign zext_ln1039_270_fu_34682_p1 = icmp_ln1039_310_fu_34676_p2;
[2025-10-13 21:24:25,289]       |                                    ^
[2025-10-13 21:24:25,289] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58608:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_311_fu_34686_p2' generates 1 bits.
[2025-10-13 21:24:25,289] 58608 | assign zext_ln1039_271_fu_34692_p1 = icmp_ln1039_311_fu_34686_p2;
[2025-10-13 21:24:25,289]       |                                    ^
[2025-10-13 21:24:25,289] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58610:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_312_fu_34696_p2' generates 1 bits.
[2025-10-13 21:24:25,289] 58610 | assign zext_ln1039_272_fu_34702_p1 = icmp_ln1039_312_fu_34696_p2;
[2025-10-13 21:24:25,289]       |                                    ^
[2025-10-13 21:24:25,289] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58612:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_315_fu_34850_p2' generates 1 bits.
[2025-10-13 21:24:25,289] 58612 | assign zext_ln1039_273_fu_34856_p1 = icmp_ln1039_315_fu_34850_p2;
[2025-10-13 21:24:25,289]       |                                    ^
[2025-10-13 21:24:25,289] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58614:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_316_fu_34860_p2' generates 1 bits.
[2025-10-13 21:24:25,289] 58614 | assign zext_ln1039_274_fu_34866_p1 = icmp_ln1039_316_fu_34860_p2;
[2025-10-13 21:24:25,289]       |                                    ^
[2025-10-13 21:24:25,289] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58616:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_317_fu_34870_p2' generates 1 bits.
[2025-10-13 21:24:25,289] 58616 | assign zext_ln1039_275_fu_34876_p1 = icmp_ln1039_317_fu_34870_p2;
[2025-10-13 21:24:25,289]       |                                    ^
[2025-10-13 21:24:25,289] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58618:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_318_fu_34880_p2' generates 1 bits.
[2025-10-13 21:24:25,289] 58618 | assign zext_ln1039_276_fu_34886_p1 = icmp_ln1039_318_fu_34880_p2;
[2025-10-13 21:24:25,289]       |                                    ^
[2025-10-13 21:24:25,289] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58620:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_319_fu_34890_p2' generates 1 bits.
[2025-10-13 21:24:25,289] 58620 | assign zext_ln1039_277_fu_34896_p1 = icmp_ln1039_319_fu_34890_p2;
[2025-10-13 21:24:25,289]       |                                    ^
[2025-10-13 21:24:25,289] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58622:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_320_fu_34900_p2' generates 1 bits.
[2025-10-13 21:24:25,289] 58622 | assign zext_ln1039_278_fu_34906_p1 = icmp_ln1039_320_fu_34900_p2;
[2025-10-13 21:24:25,289]       |                                    ^
[2025-10-13 21:24:25,289] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58624:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_321_fu_34910_p2' generates 1 bits.
[2025-10-13 21:24:25,289] 58624 | assign zext_ln1039_279_fu_34916_p1 = icmp_ln1039_321_fu_34910_p2;
[2025-10-13 21:24:25,289]       |                                    ^
[2025-10-13 21:24:25,289] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58626:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_31_fu_29604_p2' generates 1 bits.
[2025-10-13 21:24:25,289] 58626 | assign zext_ln1039_27_fu_29610_p1 = icmp_ln1039_31_fu_29604_p2;
[2025-10-13 21:24:25,289]       |                                   ^
[2025-10-13 21:24:25,289] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58628:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_322_fu_34920_p2' generates 1 bits.
[2025-10-13 21:24:25,289] 58628 | assign zext_ln1039_280_fu_34926_p1 = icmp_ln1039_322_fu_34920_p2;
[2025-10-13 21:24:25,289]       |                                    ^
[2025-10-13 21:24:25,289] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58630:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_323_fu_34930_p2' generates 1 bits.
[2025-10-13 21:24:25,289] 58630 | assign zext_ln1039_281_fu_34936_p1 = icmp_ln1039_323_fu_34930_p2;
[2025-10-13 21:24:25,289]       |                                    ^
[2025-10-13 21:24:25,289] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58632:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_324_fu_34940_p2' generates 1 bits.
[2025-10-13 21:24:25,289] 58632 | assign zext_ln1039_282_fu_34946_p1 = icmp_ln1039_324_fu_34940_p2;
[2025-10-13 21:24:25,289]       |                                    ^
[2025-10-13 21:24:25,289] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58634:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_325_fu_34950_p2' generates 1 bits.
[2025-10-13 21:24:25,289] 58634 | assign zext_ln1039_283_fu_34956_p1 = icmp_ln1039_325_fu_34950_p2;
[2025-10-13 21:24:25,289]       |                                    ^
[2025-10-13 21:24:25,289] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58636:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_326_fu_34960_p2' generates 1 bits.
[2025-10-13 21:24:25,289] 58636 | assign zext_ln1039_284_fu_34966_p1 = icmp_ln1039_326_fu_34960_p2;
[2025-10-13 21:24:25,289]       |                                    ^
[2025-10-13 21:24:25,289] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58638:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_327_fu_34970_p2' generates 1 bits.
[2025-10-13 21:24:25,289] 58638 | assign zext_ln1039_285_fu_34976_p1 = icmp_ln1039_327_fu_34970_p2;
[2025-10-13 21:24:25,289]       |                                    ^
[2025-10-13 21:24:25,289] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58640:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_330_fu_35124_p2' generates 1 bits.
[2025-10-13 21:24:25,289] 58640 | assign zext_ln1039_286_fu_35130_p1 = icmp_ln1039_330_fu_35124_p2;
[2025-10-13 21:24:25,289]       |                                    ^
[2025-10-13 21:24:25,289] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58642:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_331_fu_35134_p2' generates 1 bits.
[2025-10-13 21:24:25,289] 58642 | assign zext_ln1039_287_fu_35140_p1 = icmp_ln1039_331_fu_35134_p2;
[2025-10-13 21:24:25,289]       |                                    ^
[2025-10-13 21:24:25,289] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58644:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_332_fu_35144_p2' generates 1 bits.
[2025-10-13 21:24:25,289] 58644 | assign zext_ln1039_288_fu_35150_p1 = icmp_ln1039_332_fu_35144_p2;
[2025-10-13 21:24:25,289]       |                                    ^
[2025-10-13 21:24:25,289] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58646:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_333_fu_35154_p2' generates 1 bits.
[2025-10-13 21:24:25,289] 58646 | assign zext_ln1039_289_fu_35160_p1 = icmp_ln1039_333_fu_35154_p2;
[2025-10-13 21:24:25,289]       |                                    ^
[2025-10-13 21:24:25,289] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58648:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_32_fu_29614_p2' generates 1 bits.
[2025-10-13 21:24:25,289] 58648 | assign zext_ln1039_28_fu_29620_p1 = icmp_ln1039_32_fu_29614_p2;
[2025-10-13 21:24:25,289]       |                                   ^
[2025-10-13 21:24:25,289] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58650:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_334_fu_35164_p2' generates 1 bits.
[2025-10-13 21:24:25,289] 58650 | assign zext_ln1039_290_fu_35170_p1 = icmp_ln1039_334_fu_35164_p2;
[2025-10-13 21:24:25,289]       |                                    ^
[2025-10-13 21:24:25,289] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58652:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_335_fu_35174_p2' generates 1 bits.
[2025-10-13 21:24:25,289] 58652 | assign zext_ln1039_291_fu_35180_p1 = icmp_ln1039_335_fu_35174_p2;
[2025-10-13 21:24:25,289]       |                                    ^
[2025-10-13 21:24:25,289] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58654:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_336_fu_35184_p2' generates 1 bits.
[2025-10-13 21:24:25,289] 58654 | assign zext_ln1039_292_fu_35190_p1 = icmp_ln1039_336_fu_35184_p2;
[2025-10-13 21:24:25,289]       |                                    ^
[2025-10-13 21:24:25,289] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58656:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_337_fu_35194_p2' generates 1 bits.
[2025-10-13 21:24:25,289] 58656 | assign zext_ln1039_293_fu_35200_p1 = icmp_ln1039_337_fu_35194_p2;
[2025-10-13 21:24:25,289]       |                                    ^
[2025-10-13 21:24:25,289] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58658:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_338_fu_35204_p2' generates 1 bits.
[2025-10-13 21:24:25,289] 58658 | assign zext_ln1039_294_fu_35210_p1 = icmp_ln1039_338_fu_35204_p2;
[2025-10-13 21:24:25,289]       |                                    ^
[2025-10-13 21:24:25,289] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58660:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_339_fu_35214_p2' generates 1 bits.
[2025-10-13 21:24:25,289] 58660 | assign zext_ln1039_295_fu_35220_p1 = icmp_ln1039_339_fu_35214_p2;
[2025-10-13 21:24:25,289]       |                                    ^
[2025-10-13 21:24:25,289] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58662:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_340_fu_35224_p2' generates 1 bits.
[2025-10-13 21:24:25,289] 58662 | assign zext_ln1039_296_fu_35230_p1 = icmp_ln1039_340_fu_35224_p2;
[2025-10-13 21:24:25,289]       |                                    ^
[2025-10-13 21:24:25,289] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58664:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_341_fu_35234_p2' generates 1 bits.
[2025-10-13 21:24:25,289] 58664 | assign zext_ln1039_297_fu_35240_p1 = icmp_ln1039_341_fu_35234_p2;
[2025-10-13 21:24:25,289]       |                                    ^
[2025-10-13 21:24:25,289] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58666:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_342_fu_35244_p2' generates 1 bits.
[2025-10-13 21:24:25,289] 58666 | assign zext_ln1039_298_fu_35250_p1 = icmp_ln1039_342_fu_35244_p2;
[2025-10-13 21:24:25,289]       |                                    ^
[2025-10-13 21:24:25,289] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58668:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_345_fu_35398_p2' generates 1 bits.
[2025-10-13 21:24:25,289] 58668 | assign zext_ln1039_299_fu_35404_p1 = icmp_ln1039_345_fu_35398_p2;
[2025-10-13 21:24:25,289]       |                                    ^
[2025-10-13 21:24:25,289] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58670:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_33_fu_29624_p2' generates 1 bits.
[2025-10-13 21:24:25,289] 58670 | assign zext_ln1039_29_fu_29630_p1 = icmp_ln1039_33_fu_29624_p2;
[2025-10-13 21:24:25,289]       |                                   ^
[2025-10-13 21:24:25,289] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58672:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_2_fu_29066_p2' generates 1 bits.
[2025-10-13 21:24:25,289] 58672 | assign zext_ln1039_2_fu_29072_p1 = icmp_ln1039_2_fu_29066_p2;
[2025-10-13 21:24:25,289]       |                                  ^
[2025-10-13 21:24:25,289] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58674:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_346_fu_35408_p2' generates 1 bits.
[2025-10-13 21:24:25,289] 58674 | assign zext_ln1039_300_fu_35414_p1 = icmp_ln1039_346_fu_35408_p2;
[2025-10-13 21:24:25,289]       |                                    ^
[2025-10-13 21:24:25,289] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58676:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_347_fu_35418_p2' generates 1 bits.
[2025-10-13 21:24:25,290] 58676 | assign zext_ln1039_301_fu_35424_p1 = icmp_ln1039_347_fu_35418_p2;
[2025-10-13 21:24:25,290]       |                                    ^
[2025-10-13 21:24:25,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58678:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_348_fu_35428_p2' generates 1 bits.
[2025-10-13 21:24:25,290] 58678 | assign zext_ln1039_302_fu_35434_p1 = icmp_ln1039_348_fu_35428_p2;
[2025-10-13 21:24:25,290]       |                                    ^
[2025-10-13 21:24:25,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58680:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_349_fu_35438_p2' generates 1 bits.
[2025-10-13 21:24:25,290] 58680 | assign zext_ln1039_303_fu_35444_p1 = icmp_ln1039_349_fu_35438_p2;
[2025-10-13 21:24:25,290]       |                                    ^
[2025-10-13 21:24:25,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58682:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_350_fu_35448_p2' generates 1 bits.
[2025-10-13 21:24:25,290] 58682 | assign zext_ln1039_304_fu_35454_p1 = icmp_ln1039_350_fu_35448_p2;
[2025-10-13 21:24:25,290]       |                                    ^
[2025-10-13 21:24:25,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58684:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_351_fu_35458_p2' generates 1 bits.
[2025-10-13 21:24:25,290] 58684 | assign zext_ln1039_305_fu_35464_p1 = icmp_ln1039_351_fu_35458_p2;
[2025-10-13 21:24:25,290]       |                                    ^
[2025-10-13 21:24:25,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58686:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_352_fu_35468_p2' generates 1 bits.
[2025-10-13 21:24:25,290] 58686 | assign zext_ln1039_306_fu_35474_p1 = icmp_ln1039_352_fu_35468_p2;
[2025-10-13 21:24:25,290]       |                                    ^
[2025-10-13 21:24:25,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58688:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_353_fu_35478_p2' generates 1 bits.
[2025-10-13 21:24:25,290] 58688 | assign zext_ln1039_307_fu_35484_p1 = icmp_ln1039_353_fu_35478_p2;
[2025-10-13 21:24:25,290]       |                                    ^
[2025-10-13 21:24:25,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58690:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_354_fu_35488_p2' generates 1 bits.
[2025-10-13 21:24:25,290] 58690 | assign zext_ln1039_308_fu_35494_p1 = icmp_ln1039_354_fu_35488_p2;
[2025-10-13 21:24:25,290]       |                                    ^
[2025-10-13 21:24:25,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58692:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_355_fu_35498_p2' generates 1 bits.
[2025-10-13 21:24:25,290] 58692 | assign zext_ln1039_309_fu_35504_p1 = icmp_ln1039_355_fu_35498_p2;
[2025-10-13 21:24:25,290]       |                                    ^
[2025-10-13 21:24:25,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58694:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_34_fu_29634_p2' generates 1 bits.
[2025-10-13 21:24:25,290] 58694 | assign zext_ln1039_30_fu_29640_p1 = icmp_ln1039_34_fu_29634_p2;
[2025-10-13 21:24:25,290]       |                                   ^
[2025-10-13 21:24:25,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58696:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_356_fu_35508_p2' generates 1 bits.
[2025-10-13 21:24:25,290] 58696 | assign zext_ln1039_310_fu_35514_p1 = icmp_ln1039_356_fu_35508_p2;
[2025-10-13 21:24:25,290]       |                                    ^
[2025-10-13 21:24:25,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58698:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_357_fu_35518_p2' generates 1 bits.
[2025-10-13 21:24:25,290] 58698 | assign zext_ln1039_311_fu_35524_p1 = icmp_ln1039_357_fu_35518_p2;
[2025-10-13 21:24:25,290]       |                                    ^
[2025-10-13 21:24:25,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58700:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_360_fu_35672_p2' generates 1 bits.
[2025-10-13 21:24:25,290] 58700 | assign zext_ln1039_312_fu_35678_p1 = icmp_ln1039_360_fu_35672_p2;
[2025-10-13 21:24:25,290]       |                                    ^
[2025-10-13 21:24:25,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58702:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_361_fu_35682_p2' generates 1 bits.
[2025-10-13 21:24:25,290] 58702 | assign zext_ln1039_313_fu_35688_p1 = icmp_ln1039_361_fu_35682_p2;
[2025-10-13 21:24:25,290]       |                                    ^
[2025-10-13 21:24:25,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58704:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_362_fu_35692_p2' generates 1 bits.
[2025-10-13 21:24:25,290] 58704 | assign zext_ln1039_314_fu_35698_p1 = icmp_ln1039_362_fu_35692_p2;
[2025-10-13 21:24:25,290]       |                                    ^
[2025-10-13 21:24:25,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58706:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_363_fu_35702_p2' generates 1 bits.
[2025-10-13 21:24:25,290] 58706 | assign zext_ln1039_315_fu_35708_p1 = icmp_ln1039_363_fu_35702_p2;
[2025-10-13 21:24:25,290]       |                                    ^
[2025-10-13 21:24:25,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58708:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_364_fu_35712_p2' generates 1 bits.
[2025-10-13 21:24:25,290] 58708 | assign zext_ln1039_316_fu_35718_p1 = icmp_ln1039_364_fu_35712_p2;
[2025-10-13 21:24:25,290]       |                                    ^
[2025-10-13 21:24:25,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58710:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_365_fu_35722_p2' generates 1 bits.
[2025-10-13 21:24:25,290] 58710 | assign zext_ln1039_317_fu_35728_p1 = icmp_ln1039_365_fu_35722_p2;
[2025-10-13 21:24:25,290]       |                                    ^
[2025-10-13 21:24:25,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58712:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_366_fu_35732_p2' generates 1 bits.
[2025-10-13 21:24:25,290] 58712 | assign zext_ln1039_318_fu_35738_p1 = icmp_ln1039_366_fu_35732_p2;
[2025-10-13 21:24:25,290]       |                                    ^
[2025-10-13 21:24:25,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58714:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_367_fu_35742_p2' generates 1 bits.
[2025-10-13 21:24:25,290] 58714 | assign zext_ln1039_319_fu_35748_p1 = icmp_ln1039_367_fu_35742_p2;
[2025-10-13 21:24:25,290]       |                                    ^
[2025-10-13 21:24:25,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58716:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_35_fu_29644_p2' generates 1 bits.
[2025-10-13 21:24:25,290] 58716 | assign zext_ln1039_31_fu_29650_p1 = icmp_ln1039_35_fu_29644_p2;
[2025-10-13 21:24:25,290]       |                                   ^
[2025-10-13 21:24:25,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58718:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_368_fu_35752_p2' generates 1 bits.
[2025-10-13 21:24:25,290] 58718 | assign zext_ln1039_320_fu_35758_p1 = icmp_ln1039_368_fu_35752_p2;
[2025-10-13 21:24:25,290]       |                                    ^
[2025-10-13 21:24:25,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58720:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_369_fu_35762_p2' generates 1 bits.
[2025-10-13 21:24:25,290] 58720 | assign zext_ln1039_321_fu_35768_p1 = icmp_ln1039_369_fu_35762_p2;
[2025-10-13 21:24:25,290]       |                                    ^
[2025-10-13 21:24:25,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58722:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_370_fu_35772_p2' generates 1 bits.
[2025-10-13 21:24:25,290] 58722 | assign zext_ln1039_322_fu_35778_p1 = icmp_ln1039_370_fu_35772_p2;
[2025-10-13 21:24:25,290]       |                                    ^
[2025-10-13 21:24:25,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58724:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_371_fu_35782_p2' generates 1 bits.
[2025-10-13 21:24:25,290] 58724 | assign zext_ln1039_323_fu_35788_p1 = icmp_ln1039_371_fu_35782_p2;
[2025-10-13 21:24:25,290]       |                                    ^
[2025-10-13 21:24:25,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58726:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_372_fu_35792_p2' generates 1 bits.
[2025-10-13 21:24:25,290] 58726 | assign zext_ln1039_324_fu_35798_p1 = icmp_ln1039_372_fu_35792_p2;
[2025-10-13 21:24:25,290]       |                                    ^
[2025-10-13 21:24:25,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58728:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_375_fu_35946_p2' generates 1 bits.
[2025-10-13 21:24:25,290] 58728 | assign zext_ln1039_325_fu_35952_p1 = icmp_ln1039_375_fu_35946_p2;
[2025-10-13 21:24:25,290]       |                                    ^
[2025-10-13 21:24:25,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58730:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_376_fu_35956_p2' generates 1 bits.
[2025-10-13 21:24:25,290] 58730 | assign zext_ln1039_326_fu_35962_p1 = icmp_ln1039_376_fu_35956_p2;
[2025-10-13 21:24:25,290]       |                                    ^
[2025-10-13 21:24:25,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58732:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_377_fu_35966_p2' generates 1 bits.
[2025-10-13 21:24:25,290] 58732 | assign zext_ln1039_327_fu_35972_p1 = icmp_ln1039_377_fu_35966_p2;
[2025-10-13 21:24:25,290]       |                                    ^
[2025-10-13 21:24:25,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58734:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_382_fu_35986_p2' generates 1 bits.
[2025-10-13 21:24:25,290] 58734 | assign zext_ln1039_328_fu_35992_p1 = icmp_ln1039_382_fu_35986_p2;
[2025-10-13 21:24:25,290]       |                                    ^
[2025-10-13 21:24:25,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58736:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_379_fu_35996_p2' generates 1 bits.
[2025-10-13 21:24:25,290] 58736 | assign zext_ln1039_329_fu_36002_p1 = icmp_ln1039_379_fu_35996_p2;
[2025-10-13 21:24:25,290]       |                                    ^
[2025-10-13 21:24:25,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58738:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_36_fu_29654_p2' generates 1 bits.
[2025-10-13 21:24:25,290] 58738 | assign zext_ln1039_32_fu_29660_p1 = icmp_ln1039_36_fu_29654_p2;
[2025-10-13 21:24:25,290]       |                                   ^
[2025-10-13 21:24:25,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58740:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_380_fu_36006_p2' generates 1 bits.
[2025-10-13 21:24:25,290] 58740 | assign zext_ln1039_330_fu_36012_p1 = icmp_ln1039_380_fu_36006_p2;
[2025-10-13 21:24:25,290]       |                                    ^
[2025-10-13 21:24:25,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58742:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_381_fu_36016_p2' generates 1 bits.
[2025-10-13 21:24:25,291] 58742 | assign zext_ln1039_331_fu_36022_p1 = icmp_ln1039_381_fu_36016_p2;
[2025-10-13 21:24:25,291]       |                                    ^
[2025-10-13 21:24:25,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58744:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_389_fu_36036_p2' generates 1 bits.
[2025-10-13 21:24:25,291] 58744 | assign zext_ln1039_332_fu_36042_p1 = icmp_ln1039_389_fu_36036_p2;
[2025-10-13 21:24:25,291]       |                                    ^
[2025-10-13 21:24:25,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58746:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_383_fu_36046_p2' generates 1 bits.
[2025-10-13 21:24:25,291] 58746 | assign zext_ln1039_333_fu_36052_p1 = icmp_ln1039_383_fu_36046_p2;
[2025-10-13 21:24:25,291]       |                                    ^
[2025-10-13 21:24:25,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58748:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_384_fu_36056_p2' generates 1 bits.
[2025-10-13 21:24:25,291] 58748 | assign zext_ln1039_334_fu_36062_p1 = icmp_ln1039_384_fu_36056_p2;
[2025-10-13 21:24:25,291]       |                                    ^
[2025-10-13 21:24:25,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58750:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_385_fu_36066_p2' generates 1 bits.
[2025-10-13 21:24:25,291] 58750 | assign zext_ln1039_335_fu_36072_p1 = icmp_ln1039_385_fu_36066_p2;
[2025-10-13 21:24:25,291]       |                                    ^
[2025-10-13 21:24:25,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58752:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_386_fu_36076_p2' generates 1 bits.
[2025-10-13 21:24:25,291] 58752 | assign zext_ln1039_336_fu_36082_p1 = icmp_ln1039_386_fu_36076_p2;
[2025-10-13 21:24:25,291]       |                                    ^
[2025-10-13 21:24:25,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58754:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_387_fu_36086_p2' generates 1 bits.
[2025-10-13 21:24:25,291] 58754 | assign zext_ln1039_337_fu_36092_p1 = icmp_ln1039_387_fu_36086_p2;
[2025-10-13 21:24:25,291]       |                                    ^
[2025-10-13 21:24:25,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58756:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_390_fu_36240_p2' generates 1 bits.
[2025-10-13 21:24:25,291] 58756 | assign zext_ln1039_338_fu_36246_p1 = icmp_ln1039_390_fu_36240_p2;
[2025-10-13 21:24:25,291]       |                                    ^
[2025-10-13 21:24:25,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58758:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_391_fu_36250_p2' generates 1 bits.
[2025-10-13 21:24:25,291] 58758 | assign zext_ln1039_339_fu_36256_p1 = icmp_ln1039_391_fu_36250_p2;
[2025-10-13 21:24:25,291]       |                                    ^
[2025-10-13 21:24:25,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58760:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_37_fu_29664_p2' generates 1 bits.
[2025-10-13 21:24:25,291] 58760 | assign zext_ln1039_33_fu_29670_p1 = icmp_ln1039_37_fu_29664_p2;
[2025-10-13 21:24:25,291]       |                                   ^
[2025-10-13 21:24:25,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58762:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_392_fu_36260_p2' generates 1 bits.
[2025-10-13 21:24:25,291] 58762 | assign zext_ln1039_340_fu_36266_p1 = icmp_ln1039_392_fu_36260_p2;
[2025-10-13 21:24:25,291]       |                                    ^
[2025-10-13 21:24:25,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58764:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_393_fu_36270_p2' generates 1 bits.
[2025-10-13 21:24:25,291] 58764 | assign zext_ln1039_341_fu_36276_p1 = icmp_ln1039_393_fu_36270_p2;
[2025-10-13 21:24:25,291]       |                                    ^
[2025-10-13 21:24:25,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58766:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_394_fu_36280_p2' generates 1 bits.
[2025-10-13 21:24:25,291] 58766 | assign zext_ln1039_342_fu_36286_p1 = icmp_ln1039_394_fu_36280_p2;
[2025-10-13 21:24:25,291]       |                                    ^
[2025-10-13 21:24:25,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58768:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_395_fu_36290_p2' generates 1 bits.
[2025-10-13 21:24:25,291] 58768 | assign zext_ln1039_343_fu_36296_p1 = icmp_ln1039_395_fu_36290_p2;
[2025-10-13 21:24:25,291]       |                                    ^
[2025-10-13 21:24:25,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58770:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_396_fu_36300_p2' generates 1 bits.
[2025-10-13 21:24:25,291] 58770 | assign zext_ln1039_344_fu_36306_p1 = icmp_ln1039_396_fu_36300_p2;
[2025-10-13 21:24:25,291]       |                                    ^
[2025-10-13 21:24:25,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58772:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_397_fu_36310_p2' generates 1 bits.
[2025-10-13 21:24:25,291] 58772 | assign zext_ln1039_345_fu_36316_p1 = icmp_ln1039_397_fu_36310_p2;
[2025-10-13 21:24:25,291]       |                                    ^
[2025-10-13 21:24:25,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58774:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_398_fu_36320_p2' generates 1 bits.
[2025-10-13 21:24:25,291] 58774 | assign zext_ln1039_346_fu_36326_p1 = icmp_ln1039_398_fu_36320_p2;
[2025-10-13 21:24:25,291]       |                                    ^
[2025-10-13 21:24:25,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58776:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_399_fu_36330_p2' generates 1 bits.
[2025-10-13 21:24:25,291] 58776 | assign zext_ln1039_347_fu_36336_p1 = icmp_ln1039_399_fu_36330_p2;
[2025-10-13 21:24:25,291]       |                                    ^
[2025-10-13 21:24:25,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58778:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_400_fu_36340_p2' generates 1 bits.
[2025-10-13 21:24:25,291] 58778 | assign zext_ln1039_348_fu_36346_p1 = icmp_ln1039_400_fu_36340_p2;
[2025-10-13 21:24:25,291]       |                                    ^
[2025-10-13 21:24:25,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58780:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_401_fu_36350_p2' generates 1 bits.
[2025-10-13 21:24:25,291] 58780 | assign zext_ln1039_349_fu_36356_p1 = icmp_ln1039_401_fu_36350_p2;
[2025-10-13 21:24:25,291]       |                                    ^
[2025-10-13 21:24:25,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58782:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_38_fu_29674_p2' generates 1 bits.
[2025-10-13 21:24:25,291] 58782 | assign zext_ln1039_34_fu_29680_p1 = icmp_ln1039_38_fu_29674_p2;
[2025-10-13 21:24:25,291]       |                                   ^
[2025-10-13 21:24:25,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58784:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_402_fu_36360_p2' generates 1 bits.
[2025-10-13 21:24:25,291] 58784 | assign zext_ln1039_350_fu_36366_p1 = icmp_ln1039_402_fu_36360_p2;
[2025-10-13 21:24:25,291]       |                                    ^
[2025-10-13 21:24:25,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58786:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_405_fu_36514_p2' generates 1 bits.
[2025-10-13 21:24:25,291] 58786 | assign zext_ln1039_351_fu_36520_p1 = icmp_ln1039_405_fu_36514_p2;
[2025-10-13 21:24:25,291]       |                                    ^
[2025-10-13 21:24:25,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58788:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_406_fu_36524_p2' generates 1 bits.
[2025-10-13 21:24:25,291] 58788 | assign zext_ln1039_352_fu_36530_p1 = icmp_ln1039_406_fu_36524_p2;
[2025-10-13 21:24:25,291]       |                                    ^
[2025-10-13 21:24:25,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58790:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_419_fu_36544_p2' generates 1 bits.
[2025-10-13 21:24:25,291] 58790 | assign zext_ln1039_353_fu_36550_p1 = icmp_ln1039_419_fu_36544_p2;
[2025-10-13 21:24:25,291]       |                                    ^
[2025-10-13 21:24:25,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58792:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_408_fu_36554_p2' generates 1 bits.
[2025-10-13 21:24:25,291] 58792 | assign zext_ln1039_354_fu_36560_p1 = icmp_ln1039_408_fu_36554_p2;
[2025-10-13 21:24:25,291]       |                                    ^
[2025-10-13 21:24:25,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58794:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_409_fu_36564_p2' generates 1 bits.
[2025-10-13 21:24:25,291] 58794 | assign zext_ln1039_355_fu_36570_p1 = icmp_ln1039_409_fu_36564_p2;
[2025-10-13 21:24:25,291]       |                                    ^
[2025-10-13 21:24:25,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58796:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_410_fu_36574_p2' generates 1 bits.
[2025-10-13 21:24:25,291] 58796 | assign zext_ln1039_356_fu_36580_p1 = icmp_ln1039_410_fu_36574_p2;
[2025-10-13 21:24:25,291]       |                                    ^
[2025-10-13 21:24:25,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58798:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_411_fu_36584_p2' generates 1 bits.
[2025-10-13 21:24:25,291] 58798 | assign zext_ln1039_357_fu_36590_p1 = icmp_ln1039_411_fu_36584_p2;
[2025-10-13 21:24:25,291]       |                                    ^
[2025-10-13 21:24:25,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58800:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_412_fu_36594_p2' generates 1 bits.
[2025-10-13 21:24:25,291] 58800 | assign zext_ln1039_358_fu_36600_p1 = icmp_ln1039_412_fu_36594_p2;
[2025-10-13 21:24:25,291]       |                                    ^
[2025-10-13 21:24:25,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58802:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_413_fu_36604_p2' generates 1 bits.
[2025-10-13 21:24:25,291] 58802 | assign zext_ln1039_359_fu_36610_p1 = icmp_ln1039_413_fu_36604_p2;
[2025-10-13 21:24:25,291]       |                                    ^
[2025-10-13 21:24:25,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58804:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_39_fu_29684_p2' generates 1 bits.
[2025-10-13 21:24:25,291] 58804 | assign zext_ln1039_35_fu_29690_p1 = icmp_ln1039_39_fu_29684_p2;
[2025-10-13 21:24:25,291]       |                                   ^
[2025-10-13 21:24:25,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58806:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_414_fu_36614_p2' generates 1 bits.
[2025-10-13 21:24:25,291] 58806 | assign zext_ln1039_360_fu_36620_p1 = icmp_ln1039_414_fu_36614_p2;
[2025-10-13 21:24:25,291]       |                                    ^
[2025-10-13 21:24:25,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58808:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_415_fu_36624_p2' generates 1 bits.
[2025-10-13 21:24:25,291] 58808 | assign zext_ln1039_361_fu_36630_p1 = icmp_ln1039_415_fu_36624_p2;
[2025-10-13 21:24:25,291]       |                                    ^
[2025-10-13 21:24:25,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58810:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_416_fu_36634_p2' generates 1 bits.
[2025-10-13 21:24:25,291] 58810 | assign zext_ln1039_362_fu_36640_p1 = icmp_ln1039_416_fu_36634_p2;
[2025-10-13 21:24:25,291]       |                                    ^
[2025-10-13 21:24:25,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58812:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_417_fu_36644_p2' generates 1 bits.
[2025-10-13 21:24:25,291] 58812 | assign zext_ln1039_363_fu_36650_p1 = icmp_ln1039_417_fu_36644_p2;
[2025-10-13 21:24:25,291]       |                                    ^
[2025-10-13 21:24:25,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58814:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_420_fu_36798_p2' generates 1 bits.
[2025-10-13 21:24:25,292] 58814 | assign zext_ln1039_364_fu_36804_p1 = icmp_ln1039_420_fu_36798_p2;
[2025-10-13 21:24:25,292]       |                                    ^
[2025-10-13 21:24:25,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58816:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_421_fu_36808_p2' generates 1 bits.
[2025-10-13 21:24:25,292] 58816 | assign zext_ln1039_365_fu_36814_p1 = icmp_ln1039_421_fu_36808_p2;
[2025-10-13 21:24:25,292]       |                                    ^
[2025-10-13 21:24:25,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58818:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_422_fu_36818_p2' generates 1 bits.
[2025-10-13 21:24:25,292] 58818 | assign zext_ln1039_366_fu_36824_p1 = icmp_ln1039_422_fu_36818_p2;
[2025-10-13 21:24:25,292]       |                                    ^
[2025-10-13 21:24:25,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58820:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_423_fu_36828_p2' generates 1 bits.
[2025-10-13 21:24:25,292] 58820 | assign zext_ln1039_367_fu_36834_p1 = icmp_ln1039_423_fu_36828_p2;
[2025-10-13 21:24:25,292]       |                                    ^
[2025-10-13 21:24:25,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58822:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_424_fu_36838_p2' generates 1 bits.
[2025-10-13 21:24:25,292] 58822 | assign zext_ln1039_368_fu_36844_p1 = icmp_ln1039_424_fu_36838_p2;
[2025-10-13 21:24:25,292]       |                                    ^
[2025-10-13 21:24:25,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58824:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_425_fu_36848_p2' generates 1 bits.
[2025-10-13 21:24:25,292] 58824 | assign zext_ln1039_369_fu_36854_p1 = icmp_ln1039_425_fu_36848_p2;
[2025-10-13 21:24:25,292]       |                                    ^
[2025-10-13 21:24:25,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58826:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_40_fu_29694_p2' generates 1 bits.
[2025-10-13 21:24:25,292] 58826 | assign zext_ln1039_36_fu_29700_p1 = icmp_ln1039_40_fu_29694_p2;
[2025-10-13 21:24:25,292]       |                                   ^
[2025-10-13 21:24:25,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58828:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_426_fu_36858_p2' generates 1 bits.
[2025-10-13 21:24:25,292] 58828 | assign zext_ln1039_370_fu_36864_p1 = icmp_ln1039_426_fu_36858_p2;
[2025-10-13 21:24:25,292]       |                                    ^
[2025-10-13 21:24:25,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58830:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_427_fu_36868_p2' generates 1 bits.
[2025-10-13 21:24:25,292] 58830 | assign zext_ln1039_371_fu_36874_p1 = icmp_ln1039_427_fu_36868_p2;
[2025-10-13 21:24:25,292]       |                                    ^
[2025-10-13 21:24:25,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58832:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_428_fu_36878_p2' generates 1 bits.
[2025-10-13 21:24:25,292] 58832 | assign zext_ln1039_372_fu_36884_p1 = icmp_ln1039_428_fu_36878_p2;
[2025-10-13 21:24:25,292]       |                                    ^
[2025-10-13 21:24:25,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58834:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_429_fu_36888_p2' generates 1 bits.
[2025-10-13 21:24:25,292] 58834 | assign zext_ln1039_373_fu_36894_p1 = icmp_ln1039_429_fu_36888_p2;
[2025-10-13 21:24:25,292]       |                                    ^
[2025-10-13 21:24:25,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58836:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_430_fu_36898_p2' generates 1 bits.
[2025-10-13 21:24:25,292] 58836 | assign zext_ln1039_374_fu_36904_p1 = icmp_ln1039_430_fu_36898_p2;
[2025-10-13 21:24:25,292]       |                                    ^
[2025-10-13 21:24:25,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58838:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_431_fu_36908_p2' generates 1 bits.
[2025-10-13 21:24:25,292] 58838 | assign zext_ln1039_375_fu_36914_p1 = icmp_ln1039_431_fu_36908_p2;
[2025-10-13 21:24:25,292]       |                                    ^
[2025-10-13 21:24:25,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58840:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_432_fu_36918_p2' generates 1 bits.
[2025-10-13 21:24:25,292] 58840 | assign zext_ln1039_376_fu_36924_p1 = icmp_ln1039_432_fu_36918_p2;
[2025-10-13 21:24:25,292]       |                                    ^
[2025-10-13 21:24:25,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58842:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_435_fu_37072_p2' generates 1 bits.
[2025-10-13 21:24:25,292] 58842 | assign zext_ln1039_377_fu_37078_p1 = icmp_ln1039_435_fu_37072_p2;
[2025-10-13 21:24:25,292]       |                                    ^
[2025-10-13 21:24:25,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58844:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_436_fu_37082_p2' generates 1 bits.
[2025-10-13 21:24:25,292] 58844 | assign zext_ln1039_378_fu_37088_p1 = icmp_ln1039_436_fu_37082_p2;
[2025-10-13 21:24:25,292]       |                                    ^
[2025-10-13 21:24:25,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58846:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_437_fu_37092_p2' generates 1 bits.
[2025-10-13 21:24:25,292] 58846 | assign zext_ln1039_379_fu_37098_p1 = icmp_ln1039_437_fu_37092_p2;
[2025-10-13 21:24:25,292]       |                                    ^
[2025-10-13 21:24:25,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58848:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_41_fu_29704_p2' generates 1 bits.
[2025-10-13 21:24:25,292] 58848 | assign zext_ln1039_37_fu_29710_p1 = icmp_ln1039_41_fu_29704_p2;
[2025-10-13 21:24:25,292]       |                                   ^
[2025-10-13 21:24:25,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58850:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_438_fu_37102_p2' generates 1 bits.
[2025-10-13 21:24:25,292] 58850 | assign zext_ln1039_380_fu_37108_p1 = icmp_ln1039_438_fu_37102_p2;
[2025-10-13 21:24:25,292]       |                                    ^
[2025-10-13 21:24:25,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58852:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_439_fu_37112_p2' generates 1 bits.
[2025-10-13 21:24:25,292] 58852 | assign zext_ln1039_381_fu_37118_p1 = icmp_ln1039_439_fu_37112_p2;
[2025-10-13 21:24:25,292]       |                                    ^
[2025-10-13 21:24:25,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58854:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_440_fu_37122_p2' generates 1 bits.
[2025-10-13 21:24:25,292] 58854 | assign zext_ln1039_382_fu_37128_p1 = icmp_ln1039_440_fu_37122_p2;
[2025-10-13 21:24:25,292]       |                                    ^
[2025-10-13 21:24:25,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58856:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_441_fu_37132_p2' generates 1 bits.
[2025-10-13 21:24:25,292] 58856 | assign zext_ln1039_383_fu_37138_p1 = icmp_ln1039_441_fu_37132_p2;
[2025-10-13 21:24:25,292]       |                                    ^
[2025-10-13 21:24:25,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58858:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_442_fu_37142_p2' generates 1 bits.
[2025-10-13 21:24:25,292] 58858 | assign zext_ln1039_384_fu_37148_p1 = icmp_ln1039_442_fu_37142_p2;
[2025-10-13 21:24:25,292]       |                                    ^
[2025-10-13 21:24:25,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58860:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_443_fu_37152_p2' generates 1 bits.
[2025-10-13 21:24:25,292] 58860 | assign zext_ln1039_385_fu_37158_p1 = icmp_ln1039_443_fu_37152_p2;
[2025-10-13 21:24:25,292]       |                                    ^
[2025-10-13 21:24:25,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58862:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_444_fu_37162_p2' generates 1 bits.
[2025-10-13 21:24:25,292] 58862 | assign zext_ln1039_386_fu_37168_p1 = icmp_ln1039_444_fu_37162_p2;
[2025-10-13 21:24:25,292]       |                                    ^
[2025-10-13 21:24:25,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58864:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_445_fu_37172_p2' generates 1 bits.
[2025-10-13 21:24:25,292] 58864 | assign zext_ln1039_387_fu_37178_p1 = icmp_ln1039_445_fu_37172_p2;
[2025-10-13 21:24:25,292]       |                                    ^
[2025-10-13 21:24:25,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58866:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_446_fu_37182_p2' generates 1 bits.
[2025-10-13 21:24:25,292] 58866 | assign zext_ln1039_388_fu_37188_p1 = icmp_ln1039_446_fu_37182_p2;
[2025-10-13 21:24:25,292]       |                                    ^
[2025-10-13 21:24:25,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58868:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_447_fu_37192_p2' generates 1 bits.
[2025-10-13 21:24:25,292] 58868 | assign zext_ln1039_389_fu_37198_p1 = icmp_ln1039_447_fu_37192_p2;
[2025-10-13 21:24:25,292]       |                                    ^
[2025-10-13 21:24:25,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58870:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_42_fu_29714_p2' generates 1 bits.
[2025-10-13 21:24:25,292] 58870 | assign zext_ln1039_38_fu_29720_p1 = icmp_ln1039_42_fu_29714_p2;
[2025-10-13 21:24:25,292]       |                                   ^
[2025-10-13 21:24:25,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58872:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_450_fu_37356_p2' generates 1 bits.
[2025-10-13 21:24:25,292] 58872 | assign zext_ln1039_390_fu_37362_p1 = icmp_ln1039_450_fu_37356_p2;
[2025-10-13 21:24:25,292]       |                                    ^
[2025-10-13 21:24:25,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58874:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_451_fu_37366_p2' generates 1 bits.
[2025-10-13 21:24:25,292] 58874 | assign zext_ln1039_391_fu_37372_p1 = icmp_ln1039_451_fu_37366_p2;
[2025-10-13 21:24:25,292]       |                                    ^
[2025-10-13 21:24:25,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58876:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_452_fu_37376_p2' generates 1 bits.
[2025-10-13 21:24:25,292] 58876 | assign zext_ln1039_392_fu_37382_p1 = icmp_ln1039_452_fu_37376_p2;
[2025-10-13 21:24:25,292]       |                                    ^
[2025-10-13 21:24:25,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58878:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_453_fu_37386_p2' generates 1 bits.
[2025-10-13 21:24:25,292] 58878 | assign zext_ln1039_393_fu_37392_p1 = icmp_ln1039_453_fu_37386_p2;
[2025-10-13 21:24:25,292]       |                                    ^
[2025-10-13 21:24:25,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58880:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_454_fu_37396_p2' generates 1 bits.
[2025-10-13 21:24:25,292] 58880 | assign zext_ln1039_394_fu_37402_p1 = icmp_ln1039_454_fu_37396_p2;
[2025-10-13 21:24:25,292]       |                                    ^
[2025-10-13 21:24:25,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58882:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_455_fu_37406_p2' generates 1 bits.
[2025-10-13 21:24:25,292] 58882 | assign zext_ln1039_395_fu_37412_p1 = icmp_ln1039_455_fu_37406_p2;
[2025-10-13 21:24:25,292]       |                                    ^
[2025-10-13 21:24:25,293] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58884:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_456_fu_37416_p2' generates 1 bits.
[2025-10-13 21:24:25,293] 58884 | assign zext_ln1039_396_fu_37422_p1 = icmp_ln1039_456_fu_37416_p2;
[2025-10-13 21:24:25,293]       |                                    ^
[2025-10-13 21:24:25,293] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58886:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_457_fu_37426_p2' generates 1 bits.
[2025-10-13 21:24:25,293] 58886 | assign zext_ln1039_397_fu_37432_p1 = icmp_ln1039_457_fu_37426_p2;
[2025-10-13 21:24:25,293]       |                                    ^
[2025-10-13 21:24:25,293] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58888:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_458_fu_37436_p2' generates 1 bits.
[2025-10-13 21:24:25,293] 58888 | assign zext_ln1039_398_fu_37442_p1 = icmp_ln1039_458_fu_37436_p2;
[2025-10-13 21:24:25,293]       |                                    ^
[2025-10-13 21:24:25,293] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58890:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_459_fu_37446_p2' generates 1 bits.
[2025-10-13 21:24:25,293] 58890 | assign zext_ln1039_399_fu_37452_p1 = icmp_ln1039_459_fu_37446_p2;
[2025-10-13 21:24:25,293]       |                                    ^
[2025-10-13 21:24:25,293] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58892:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_45_fu_29878_p2' generates 1 bits.
[2025-10-13 21:24:25,293] 58892 | assign zext_ln1039_39_fu_29884_p1 = icmp_ln1039_45_fu_29878_p2;
[2025-10-13 21:24:25,293]       |                                   ^
[2025-10-13 21:24:25,293] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58894:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_3_fu_29076_p2' generates 1 bits.
[2025-10-13 21:24:25,293] 58894 | assign zext_ln1039_3_fu_29082_p1 = icmp_ln1039_3_fu_29076_p2;
[2025-10-13 21:24:25,293]       |                                  ^
[2025-10-13 21:24:25,293] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58896:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_460_fu_37456_p2' generates 1 bits.
[2025-10-13 21:24:25,293] 58896 | assign zext_ln1039_400_fu_37462_p1 = icmp_ln1039_460_fu_37456_p2;
[2025-10-13 21:24:25,293]       |                                    ^
[2025-10-13 21:24:25,293] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58898:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_461_fu_37466_p2' generates 1 bits.
[2025-10-13 21:24:25,293] 58898 | assign zext_ln1039_401_fu_37472_p1 = icmp_ln1039_461_fu_37466_p2;
[2025-10-13 21:24:25,293]       |                                    ^
[2025-10-13 21:24:25,293] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58900:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_462_fu_37476_p2' generates 1 bits.
[2025-10-13 21:24:25,293] 58900 | assign zext_ln1039_402_fu_37482_p1 = icmp_ln1039_462_fu_37476_p2;
[2025-10-13 21:24:25,293]       |                                    ^
[2025-10-13 21:24:25,293] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58902:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_465_fu_37630_p2' generates 1 bits.
[2025-10-13 21:24:25,293] 58902 | assign zext_ln1039_403_fu_37636_p1 = icmp_ln1039_465_fu_37630_p2;
[2025-10-13 21:24:25,293]       |                                    ^
[2025-10-13 21:24:25,293] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58904:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_466_fu_37640_p2' generates 1 bits.
[2025-10-13 21:24:25,293] 58904 | assign zext_ln1039_404_fu_37646_p1 = icmp_ln1039_466_fu_37640_p2;
[2025-10-13 21:24:25,293]       |                                    ^
[2025-10-13 21:24:25,293] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58906:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_467_fu_37650_p2' generates 1 bits.
[2025-10-13 21:24:25,293] 58906 | assign zext_ln1039_405_fu_37656_p1 = icmp_ln1039_467_fu_37650_p2;
[2025-10-13 21:24:25,293]       |                                    ^
[2025-10-13 21:24:25,293] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58908:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_468_fu_37660_p2' generates 1 bits.
[2025-10-13 21:24:25,293] 58908 | assign zext_ln1039_406_fu_37666_p1 = icmp_ln1039_468_fu_37660_p2;
[2025-10-13 21:24:25,293]       |                                    ^
[2025-10-13 21:24:25,293] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58910:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_469_fu_37670_p2' generates 1 bits.
[2025-10-13 21:24:25,293] 58910 | assign zext_ln1039_407_fu_37676_p1 = icmp_ln1039_469_fu_37670_p2;
[2025-10-13 21:24:25,293]       |                                    ^
[2025-10-13 21:24:25,293] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58912:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_470_fu_37680_p2' generates 1 bits.
[2025-10-13 21:24:25,293] 58912 | assign zext_ln1039_408_fu_37686_p1 = icmp_ln1039_470_fu_37680_p2;
[2025-10-13 21:24:25,293]       |                                    ^
[2025-10-13 21:24:25,293] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58914:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_471_fu_37690_p2' generates 1 bits.
[2025-10-13 21:24:25,293] 58914 | assign zext_ln1039_409_fu_37696_p1 = icmp_ln1039_471_fu_37690_p2;
[2025-10-13 21:24:25,293]       |                                    ^
[2025-10-13 21:24:25,293] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58916:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_46_fu_29888_p2' generates 1 bits.
[2025-10-13 21:24:25,293] 58916 | assign zext_ln1039_40_fu_29894_p1 = icmp_ln1039_46_fu_29888_p2;
[2025-10-13 21:24:25,293]       |                                   ^
[2025-10-13 21:24:25,293] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58918:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_472_fu_37700_p2' generates 1 bits.
[2025-10-13 21:24:25,293] 58918 | assign zext_ln1039_410_fu_37706_p1 = icmp_ln1039_472_fu_37700_p2;
[2025-10-13 21:24:25,293]       |                                    ^
[2025-10-13 21:24:25,293] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58920:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_473_fu_37710_p2' generates 1 bits.
[2025-10-13 21:24:25,293] 58920 | assign zext_ln1039_411_fu_37716_p1 = icmp_ln1039_473_fu_37710_p2;
[2025-10-13 21:24:25,293]       |                                    ^
[2025-10-13 21:24:25,293] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58922:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_474_fu_37720_p2' generates 1 bits.
[2025-10-13 21:24:25,293] 58922 | assign zext_ln1039_412_fu_37726_p1 = icmp_ln1039_474_fu_37720_p2;
[2025-10-13 21:24:25,293]       |                                    ^
[2025-10-13 21:24:25,293] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58924:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_475_fu_37730_p2' generates 1 bits.
[2025-10-13 21:24:25,293] 58924 | assign zext_ln1039_413_fu_37736_p1 = icmp_ln1039_475_fu_37730_p2;
[2025-10-13 21:24:25,293]       |                                    ^
[2025-10-13 21:24:25,293] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58926:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_476_fu_37740_p2' generates 1 bits.
[2025-10-13 21:24:25,293] 58926 | assign zext_ln1039_414_fu_37746_p1 = icmp_ln1039_476_fu_37740_p2;
[2025-10-13 21:24:25,293]       |                                    ^
[2025-10-13 21:24:25,293] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58928:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_477_fu_37750_p2' generates 1 bits.
[2025-10-13 21:24:25,293] 58928 | assign zext_ln1039_415_fu_37756_p1 = icmp_ln1039_477_fu_37750_p2;
[2025-10-13 21:24:25,293]       |                                    ^
[2025-10-13 21:24:25,293] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58930:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_480_fu_37904_p2' generates 1 bits.
[2025-10-13 21:24:25,293] 58930 | assign zext_ln1039_416_fu_37910_p1 = icmp_ln1039_480_fu_37904_p2;
[2025-10-13 21:24:25,293]       |                                    ^
[2025-10-13 21:24:25,293] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58932:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_481_fu_37914_p2' generates 1 bits.
[2025-10-13 21:24:25,293] 58932 | assign zext_ln1039_417_fu_37920_p1 = icmp_ln1039_481_fu_37914_p2;
[2025-10-13 21:24:25,293]       |                                    ^
[2025-10-13 21:24:25,293] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58934:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_482_fu_37924_p2' generates 1 bits.
[2025-10-13 21:24:25,293] 58934 | assign zext_ln1039_418_fu_37930_p1 = icmp_ln1039_482_fu_37924_p2;
[2025-10-13 21:24:25,293]       |                                    ^
[2025-10-13 21:24:25,293] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58936:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_483_fu_37934_p2' generates 1 bits.
[2025-10-13 21:24:25,293] 58936 | assign zext_ln1039_419_fu_37940_p1 = icmp_ln1039_483_fu_37934_p2;
[2025-10-13 21:24:25,293]       |                                    ^
[2025-10-13 21:24:25,293] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58938:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_47_fu_29898_p2' generates 1 bits.
[2025-10-13 21:24:25,293] 58938 | assign zext_ln1039_41_fu_29904_p1 = icmp_ln1039_47_fu_29898_p2;
[2025-10-13 21:24:25,293]       |                                   ^
[2025-10-13 21:24:25,293] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58940:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_484_fu_37944_p2' generates 1 bits.
[2025-10-13 21:24:25,293] 58940 | assign zext_ln1039_420_fu_37950_p1 = icmp_ln1039_484_fu_37944_p2;
[2025-10-13 21:24:25,293]       |                                    ^
[2025-10-13 21:24:25,293] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58942:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_485_fu_37954_p2' generates 1 bits.
[2025-10-13 21:24:25,293] 58942 | assign zext_ln1039_421_fu_37960_p1 = icmp_ln1039_485_fu_37954_p2;
[2025-10-13 21:24:25,293]       |                                    ^
[2025-10-13 21:24:25,293] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58944:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_486_fu_37964_p2' generates 1 bits.
[2025-10-13 21:24:25,293] 58944 | assign zext_ln1039_422_fu_37970_p1 = icmp_ln1039_486_fu_37964_p2;
[2025-10-13 21:24:25,293]       |                                    ^
[2025-10-13 21:24:25,293] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58946:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_487_fu_37974_p2' generates 1 bits.
[2025-10-13 21:24:25,293] 58946 | assign zext_ln1039_423_fu_37980_p1 = icmp_ln1039_487_fu_37974_p2;
[2025-10-13 21:24:25,293]       |                                    ^
[2025-10-13 21:24:25,293] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58948:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_488_fu_37984_p2' generates 1 bits.
[2025-10-13 21:24:25,293] 58948 | assign zext_ln1039_424_fu_37990_p1 = icmp_ln1039_488_fu_37984_p2;
[2025-10-13 21:24:25,293]       |                                    ^
[2025-10-13 21:24:25,293] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58950:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_489_fu_37994_p2' generates 1 bits.
[2025-10-13 21:24:25,293] 58950 | assign zext_ln1039_425_fu_38000_p1 = icmp_ln1039_489_fu_37994_p2;
[2025-10-13 21:24:25,293]       |                                    ^
[2025-10-13 21:24:25,294] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58952:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_490_fu_38004_p2' generates 1 bits.
[2025-10-13 21:24:25,294] 58952 | assign zext_ln1039_426_fu_38010_p1 = icmp_ln1039_490_fu_38004_p2;
[2025-10-13 21:24:25,294]       |                                    ^
[2025-10-13 21:24:25,294] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58954:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_491_fu_38014_p2' generates 1 bits.
[2025-10-13 21:24:25,294] 58954 | assign zext_ln1039_427_fu_38020_p1 = icmp_ln1039_491_fu_38014_p2;
[2025-10-13 21:24:25,294]       |                                    ^
[2025-10-13 21:24:25,294] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58956:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_492_fu_38024_p2' generates 1 bits.
[2025-10-13 21:24:25,294] 58956 | assign zext_ln1039_428_fu_38030_p1 = icmp_ln1039_492_fu_38024_p2;
[2025-10-13 21:24:25,294]       |                                    ^
[2025-10-13 21:24:25,294] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58958:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_495_fu_38178_p2' generates 1 bits.
[2025-10-13 21:24:25,294] 58958 | assign zext_ln1039_429_fu_38184_p1 = icmp_ln1039_495_fu_38178_p2;
[2025-10-13 21:24:25,294]       |                                    ^
[2025-10-13 21:24:25,294] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58960:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_48_fu_29908_p2' generates 1 bits.
[2025-10-13 21:24:25,294] 58960 | assign zext_ln1039_42_fu_29914_p1 = icmp_ln1039_48_fu_29908_p2;
[2025-10-13 21:24:25,294]       |                                   ^
[2025-10-13 21:24:25,294] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58962:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_496_fu_38188_p2' generates 1 bits.
[2025-10-13 21:24:25,294] 58962 | assign zext_ln1039_430_fu_38194_p1 = icmp_ln1039_496_fu_38188_p2;
[2025-10-13 21:24:25,294]       |                                    ^
[2025-10-13 21:24:25,294] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58964:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_497_fu_38198_p2' generates 1 bits.
[2025-10-13 21:24:25,294] 58964 | assign zext_ln1039_431_fu_38204_p1 = icmp_ln1039_497_fu_38198_p2;
[2025-10-13 21:24:25,294]       |                                    ^
[2025-10-13 21:24:25,294] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58966:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_498_fu_38208_p2' generates 1 bits.
[2025-10-13 21:24:25,294] 58966 | assign zext_ln1039_432_fu_38214_p1 = icmp_ln1039_498_fu_38208_p2;
[2025-10-13 21:24:25,294]       |                                    ^
[2025-10-13 21:24:25,294] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58968:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_499_fu_38218_p2' generates 1 bits.
[2025-10-13 21:24:25,294] 58968 | assign zext_ln1039_433_fu_38224_p1 = icmp_ln1039_499_fu_38218_p2;
[2025-10-13 21:24:25,294]       |                                    ^
[2025-10-13 21:24:25,294] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58970:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_500_fu_38228_p2' generates 1 bits.
[2025-10-13 21:24:25,294] 58970 | assign zext_ln1039_434_fu_38234_p1 = icmp_ln1039_500_fu_38228_p2;
[2025-10-13 21:24:25,294]       |                                    ^
[2025-10-13 21:24:25,294] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58972:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_501_fu_38238_p2' generates 1 bits.
[2025-10-13 21:24:25,294] 58972 | assign zext_ln1039_435_fu_38244_p1 = icmp_ln1039_501_fu_38238_p2;
[2025-10-13 21:24:25,294]       |                                    ^
[2025-10-13 21:24:25,294] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58974:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_502_fu_38248_p2' generates 1 bits.
[2025-10-13 21:24:25,294] 58974 | assign zext_ln1039_436_fu_38254_p1 = icmp_ln1039_502_fu_38248_p2;
[2025-10-13 21:24:25,294]       |                                    ^
[2025-10-13 21:24:25,294] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58976:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_503_fu_38258_p2' generates 1 bits.
[2025-10-13 21:24:25,294] 58976 | assign zext_ln1039_437_fu_38264_p1 = icmp_ln1039_503_fu_38258_p2;
[2025-10-13 21:24:25,294]       |                                    ^
[2025-10-13 21:24:25,294] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58978:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_504_fu_38268_p2' generates 1 bits.
[2025-10-13 21:24:25,294] 58978 | assign zext_ln1039_438_fu_38274_p1 = icmp_ln1039_504_fu_38268_p2;
[2025-10-13 21:24:25,294]       |                                    ^
[2025-10-13 21:24:25,294] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58980:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_505_fu_38278_p2' generates 1 bits.
[2025-10-13 21:24:25,294] 58980 | assign zext_ln1039_439_fu_38284_p1 = icmp_ln1039_505_fu_38278_p2;
[2025-10-13 21:24:25,294]       |                                    ^
[2025-10-13 21:24:25,294] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58982:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_49_fu_29918_p2' generates 1 bits.
[2025-10-13 21:24:25,294] 58982 | assign zext_ln1039_43_fu_29924_p1 = icmp_ln1039_49_fu_29918_p2;
[2025-10-13 21:24:25,294]       |                                   ^
[2025-10-13 21:24:25,294] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58984:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_506_fu_38288_p2' generates 1 bits.
[2025-10-13 21:24:25,294] 58984 | assign zext_ln1039_440_fu_38294_p1 = icmp_ln1039_506_fu_38288_p2;
[2025-10-13 21:24:25,294]       |                                    ^
[2025-10-13 21:24:25,294] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58986:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_507_fu_38298_p2' generates 1 bits.
[2025-10-13 21:24:25,294] 58986 | assign zext_ln1039_441_fu_38304_p1 = icmp_ln1039_507_fu_38298_p2;
[2025-10-13 21:24:25,294]       |                                    ^
[2025-10-13 21:24:25,294] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58988:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_510_fu_38452_p2' generates 1 bits.
[2025-10-13 21:24:25,294] 58988 | assign zext_ln1039_442_fu_38458_p1 = icmp_ln1039_510_fu_38452_p2;
[2025-10-13 21:24:25,294]       |                                    ^
[2025-10-13 21:24:25,294] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58990:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_511_fu_38462_p2' generates 1 bits.
[2025-10-13 21:24:25,294] 58990 | assign zext_ln1039_443_fu_38468_p1 = icmp_ln1039_511_fu_38462_p2;
[2025-10-13 21:24:25,294]       |                                    ^
[2025-10-13 21:24:25,294] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58992:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_512_fu_38472_p2' generates 1 bits.
[2025-10-13 21:24:25,294] 58992 | assign zext_ln1039_444_fu_38478_p1 = icmp_ln1039_512_fu_38472_p2;
[2025-10-13 21:24:25,294]       |                                    ^
[2025-10-13 21:24:25,294] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58994:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_513_fu_38482_p2' generates 1 bits.
[2025-10-13 21:24:25,294] 58994 | assign zext_ln1039_445_fu_38488_p1 = icmp_ln1039_513_fu_38482_p2;
[2025-10-13 21:24:25,294]       |                                    ^
[2025-10-13 21:24:25,294] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58996:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_514_fu_38492_p2' generates 1 bits.
[2025-10-13 21:24:25,294] 58996 | assign zext_ln1039_446_fu_38498_p1 = icmp_ln1039_514_fu_38492_p2;
[2025-10-13 21:24:25,294]       |                                    ^
[2025-10-13 21:24:25,294] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:58998:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_515_fu_38502_p2' generates 1 bits.
[2025-10-13 21:24:25,294] 58998 | assign zext_ln1039_447_fu_38508_p1 = icmp_ln1039_515_fu_38502_p2;
[2025-10-13 21:24:25,294]       |                                    ^
[2025-10-13 21:24:25,294] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59000:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_516_fu_38512_p2' generates 1 bits.
[2025-10-13 21:24:25,294] 59000 | assign zext_ln1039_448_fu_38518_p1 = icmp_ln1039_516_fu_38512_p2;
[2025-10-13 21:24:25,294]       |                                    ^
[2025-10-13 21:24:25,294] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59002:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_517_fu_38522_p2' generates 1 bits.
[2025-10-13 21:24:25,294] 59002 | assign zext_ln1039_449_fu_38528_p1 = icmp_ln1039_517_fu_38522_p2;
[2025-10-13 21:24:25,294]       |                                    ^
[2025-10-13 21:24:25,294] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59004:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_50_fu_29928_p2' generates 1 bits.
[2025-10-13 21:24:25,294] 59004 | assign zext_ln1039_44_fu_29934_p1 = icmp_ln1039_50_fu_29928_p2;
[2025-10-13 21:24:25,294]       |                                   ^
[2025-10-13 21:24:25,294] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59006:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_518_fu_38532_p2' generates 1 bits.
[2025-10-13 21:24:25,294] 59006 | assign zext_ln1039_450_fu_38538_p1 = icmp_ln1039_518_fu_38532_p2;
[2025-10-13 21:24:25,294]       |                                    ^
[2025-10-13 21:24:25,294] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59008:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_519_fu_38542_p2' generates 1 bits.
[2025-10-13 21:24:25,294] 59008 | assign zext_ln1039_451_fu_38548_p1 = icmp_ln1039_519_fu_38542_p2;
[2025-10-13 21:24:25,294]       |                                    ^
[2025-10-13 21:24:25,294] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59010:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_520_fu_38552_p2' generates 1 bits.
[2025-10-13 21:24:25,294] 59010 | assign zext_ln1039_452_fu_38558_p1 = icmp_ln1039_520_fu_38552_p2;
[2025-10-13 21:24:25,294]       |                                    ^
[2025-10-13 21:24:25,294] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59012:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_521_fu_38562_p2' generates 1 bits.
[2025-10-13 21:24:25,294] 59012 | assign zext_ln1039_453_fu_38568_p1 = icmp_ln1039_521_fu_38562_p2;
[2025-10-13 21:24:25,294]       |                                    ^
[2025-10-13 21:24:25,294] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59014:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_522_fu_38572_p2' generates 1 bits.
[2025-10-13 21:24:25,294] 59014 | assign zext_ln1039_454_fu_38578_p1 = icmp_ln1039_522_fu_38572_p2;
[2025-10-13 21:24:25,294]       |                                    ^
[2025-10-13 21:24:25,294] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59016:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_525_fu_38726_p2' generates 1 bits.
[2025-10-13 21:24:25,294] 59016 | assign zext_ln1039_455_fu_38732_p1 = icmp_ln1039_525_fu_38726_p2;
[2025-10-13 21:24:25,294]       |                                    ^
[2025-10-13 21:24:25,294] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59018:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_527_fu_38746_p2' generates 1 bits.
[2025-10-13 21:24:25,294] 59018 | assign zext_ln1039_456_fu_38752_p1 = icmp_ln1039_527_fu_38746_p2;
[2025-10-13 21:24:25,294]       |                                    ^
[2025-10-13 21:24:25,294] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59020:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_539_fu_38766_p2' generates 1 bits.
[2025-10-13 21:24:25,294] 59020 | assign zext_ln1039_457_fu_38772_p1 = icmp_ln1039_539_fu_38766_p2;
[2025-10-13 21:24:25,294]       |                                    ^
[2025-10-13 21:24:25,294] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59022:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_528_fu_38776_p2' generates 1 bits.
[2025-10-13 21:24:25,294] 59022 | assign zext_ln1039_458_fu_38782_p1 = icmp_ln1039_528_fu_38776_p2;
[2025-10-13 21:24:25,295]       |                                    ^
[2025-10-13 21:24:25,295] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59024:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_529_fu_38786_p2' generates 1 bits.
[2025-10-13 21:24:25,295] 59024 | assign zext_ln1039_459_fu_38792_p1 = icmp_ln1039_529_fu_38786_p2;
[2025-10-13 21:24:25,295]       |                                    ^
[2025-10-13 21:24:25,295] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59026:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_51_fu_29938_p2' generates 1 bits.
[2025-10-13 21:24:25,295] 59026 | assign zext_ln1039_45_fu_29944_p1 = icmp_ln1039_51_fu_29938_p2;
[2025-10-13 21:24:25,295]       |                                   ^
[2025-10-13 21:24:25,295] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59028:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_530_fu_38796_p2' generates 1 bits.
[2025-10-13 21:24:25,295] 59028 | assign zext_ln1039_460_fu_38802_p1 = icmp_ln1039_530_fu_38796_p2;
[2025-10-13 21:24:25,295]       |                                    ^
[2025-10-13 21:24:25,295] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59030:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_531_fu_38806_p2' generates 1 bits.
[2025-10-13 21:24:25,295] 59030 | assign zext_ln1039_461_fu_38812_p1 = icmp_ln1039_531_fu_38806_p2;
[2025-10-13 21:24:25,295]       |                                    ^
[2025-10-13 21:24:25,295] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59032:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_532_fu_38816_p2' generates 1 bits.
[2025-10-13 21:24:25,295] 59032 | assign zext_ln1039_462_fu_38822_p1 = icmp_ln1039_532_fu_38816_p2;
[2025-10-13 21:24:25,295]       |                                    ^
[2025-10-13 21:24:25,295] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59034:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_533_fu_38826_p2' generates 1 bits.
[2025-10-13 21:24:25,295] 59034 | assign zext_ln1039_463_fu_38832_p1 = icmp_ln1039_533_fu_38826_p2;
[2025-10-13 21:24:25,295]       |                                    ^
[2025-10-13 21:24:25,295] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59036:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_534_fu_38836_p2' generates 1 bits.
[2025-10-13 21:24:25,295] 59036 | assign zext_ln1039_464_fu_38842_p1 = icmp_ln1039_534_fu_38836_p2;
[2025-10-13 21:24:25,295]       |                                    ^
[2025-10-13 21:24:25,295] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59038:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_535_fu_38846_p2' generates 1 bits.
[2025-10-13 21:24:25,295] 59038 | assign zext_ln1039_465_fu_38852_p1 = icmp_ln1039_535_fu_38846_p2;
[2025-10-13 21:24:25,295]       |                                    ^
[2025-10-13 21:24:25,295] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59040:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_536_fu_38856_p2' generates 1 bits.
[2025-10-13 21:24:25,295] 59040 | assign zext_ln1039_466_fu_38862_p1 = icmp_ln1039_536_fu_38856_p2;
[2025-10-13 21:24:25,295]       |                                    ^
[2025-10-13 21:24:25,295] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59042:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_537_fu_38866_p2' generates 1 bits.
[2025-10-13 21:24:25,295] 59042 | assign zext_ln1039_467_fu_38872_p1 = icmp_ln1039_537_fu_38866_p2;
[2025-10-13 21:24:25,295]       |                                    ^
[2025-10-13 21:24:25,295] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59044:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_540_fu_39020_p2' generates 1 bits.
[2025-10-13 21:24:25,295] 59044 | assign zext_ln1039_468_fu_39026_p1 = icmp_ln1039_540_fu_39020_p2;
[2025-10-13 21:24:25,295]       |                                    ^
[2025-10-13 21:24:25,295] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59046:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_541_fu_39030_p2' generates 1 bits.
[2025-10-13 21:24:25,295] 59046 | assign zext_ln1039_469_fu_39036_p1 = icmp_ln1039_541_fu_39030_p2;
[2025-10-13 21:24:25,295]       |                                    ^
[2025-10-13 21:24:25,295] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59048:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_52_fu_29948_p2' generates 1 bits.
[2025-10-13 21:24:25,295] 59048 | assign zext_ln1039_46_fu_29954_p1 = icmp_ln1039_52_fu_29948_p2;
[2025-10-13 21:24:25,295]       |                                   ^
[2025-10-13 21:24:25,295] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59050:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_542_fu_39040_p2' generates 1 bits.
[2025-10-13 21:24:25,295] 59050 | assign zext_ln1039_470_fu_39046_p1 = icmp_ln1039_542_fu_39040_p2;
[2025-10-13 21:24:25,295]       |                                    ^
[2025-10-13 21:24:25,295] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59052:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_543_fu_39050_p2' generates 1 bits.
[2025-10-13 21:24:25,295] 59052 | assign zext_ln1039_471_fu_39056_p1 = icmp_ln1039_543_fu_39050_p2;
[2025-10-13 21:24:25,295]       |                                    ^
[2025-10-13 21:24:25,295] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59054:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_544_fu_39060_p2' generates 1 bits.
[2025-10-13 21:24:25,295] 59054 | assign zext_ln1039_472_fu_39066_p1 = icmp_ln1039_544_fu_39060_p2;
[2025-10-13 21:24:25,295]       |                                    ^
[2025-10-13 21:24:25,295] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59056:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_545_fu_39070_p2' generates 1 bits.
[2025-10-13 21:24:25,295] 59056 | assign zext_ln1039_473_fu_39076_p1 = icmp_ln1039_545_fu_39070_p2;
[2025-10-13 21:24:25,295]       |                                    ^
[2025-10-13 21:24:25,295] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59058:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_546_fu_39080_p2' generates 1 bits.
[2025-10-13 21:24:25,295] 59058 | assign zext_ln1039_474_fu_39086_p1 = icmp_ln1039_546_fu_39080_p2;
[2025-10-13 21:24:25,295]       |                                    ^
[2025-10-13 21:24:25,295] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59060:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_547_fu_39090_p2' generates 1 bits.
[2025-10-13 21:24:25,295] 59060 | assign zext_ln1039_475_fu_39096_p1 = icmp_ln1039_547_fu_39090_p2;
[2025-10-13 21:24:25,295]       |                                    ^
[2025-10-13 21:24:25,295] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59062:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_548_fu_39100_p2' generates 1 bits.
[2025-10-13 21:24:25,295] 59062 | assign zext_ln1039_476_fu_39106_p1 = icmp_ln1039_548_fu_39100_p2;
[2025-10-13 21:24:25,295]       |                                    ^
[2025-10-13 21:24:25,295] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59064:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_549_fu_39110_p2' generates 1 bits.
[2025-10-13 21:24:25,295] 59064 | assign zext_ln1039_477_fu_39116_p1 = icmp_ln1039_549_fu_39110_p2;
[2025-10-13 21:24:25,295]       |                                    ^
[2025-10-13 21:24:25,295] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59066:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_550_fu_39120_p2' generates 1 bits.
[2025-10-13 21:24:25,295] 59066 | assign zext_ln1039_478_fu_39126_p1 = icmp_ln1039_550_fu_39120_p2;
[2025-10-13 21:24:25,295]       |                                    ^
[2025-10-13 21:24:25,295] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59068:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_551_fu_39130_p2' generates 1 bits.
[2025-10-13 21:24:25,295] 59068 | assign zext_ln1039_479_fu_39136_p1 = icmp_ln1039_551_fu_39130_p2;
[2025-10-13 21:24:25,295]       |                                    ^
[2025-10-13 21:24:25,295] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59070:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_53_fu_29958_p2' generates 1 bits.
[2025-10-13 21:24:25,295] 59070 | assign zext_ln1039_47_fu_29964_p1 = icmp_ln1039_53_fu_29958_p2;
[2025-10-13 21:24:25,295]       |                                   ^
[2025-10-13 21:24:25,295] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59072:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_554_fu_39150_p2' generates 1 bits.
[2025-10-13 21:24:25,295] 59072 | assign zext_ln1039_480_fu_39156_p1 = icmp_ln1039_554_fu_39150_p2;
[2025-10-13 21:24:25,295]       |                                    ^
[2025-10-13 21:24:25,295] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59074:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_555_fu_39304_p2' generates 1 bits.
[2025-10-13 21:24:25,295] 59074 | assign zext_ln1039_481_fu_39310_p1 = icmp_ln1039_555_fu_39304_p2;
[2025-10-13 21:24:25,295]       |                                    ^
[2025-10-13 21:24:25,295] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59076:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_556_fu_39314_p2' generates 1 bits.
[2025-10-13 21:24:25,295] 59076 | assign zext_ln1039_482_fu_39320_p1 = icmp_ln1039_556_fu_39314_p2;
[2025-10-13 21:24:25,295]       |                                    ^
[2025-10-13 21:24:25,295] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59078:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_557_fu_39324_p2' generates 1 bits.
[2025-10-13 21:24:25,295] 59078 | assign zext_ln1039_483_fu_39330_p1 = icmp_ln1039_557_fu_39324_p2;
[2025-10-13 21:24:25,295]       |                                    ^
[2025-10-13 21:24:25,295] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59080:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_558_fu_39334_p2' generates 1 bits.
[2025-10-13 21:24:25,295] 59080 | assign zext_ln1039_484_fu_39340_p1 = icmp_ln1039_558_fu_39334_p2;
[2025-10-13 21:24:25,295]       |                                    ^
[2025-10-13 21:24:25,295] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59082:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_559_fu_39344_p2' generates 1 bits.
[2025-10-13 21:24:25,295] 59082 | assign zext_ln1039_485_fu_39350_p1 = icmp_ln1039_559_fu_39344_p2;
[2025-10-13 21:24:25,295]       |                                    ^
[2025-10-13 21:24:25,295] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59084:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_560_fu_39354_p2' generates 1 bits.
[2025-10-13 21:24:25,295] 59084 | assign zext_ln1039_486_fu_39360_p1 = icmp_ln1039_560_fu_39354_p2;
[2025-10-13 21:24:25,295]       |                                    ^
[2025-10-13 21:24:25,295] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59086:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_561_fu_39364_p2' generates 1 bits.
[2025-10-13 21:24:25,295] 59086 | assign zext_ln1039_487_fu_39370_p1 = icmp_ln1039_561_fu_39364_p2;
[2025-10-13 21:24:25,295]       |                                    ^
[2025-10-13 21:24:25,295] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59088:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_562_fu_39374_p2' generates 1 bits.
[2025-10-13 21:24:25,295] 59088 | assign zext_ln1039_488_fu_39380_p1 = icmp_ln1039_562_fu_39374_p2;
[2025-10-13 21:24:25,295]       |                                    ^
[2025-10-13 21:24:25,295] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59090:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_563_fu_39384_p2' generates 1 bits.
[2025-10-13 21:24:25,295] 59090 | assign zext_ln1039_489_fu_39390_p1 = icmp_ln1039_563_fu_39384_p2;
[2025-10-13 21:24:25,295]       |                                    ^
[2025-10-13 21:24:25,295] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59092:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_54_fu_29968_p2' generates 1 bits.
[2025-10-13 21:24:25,295] 59092 | assign zext_ln1039_48_fu_29974_p1 = icmp_ln1039_54_fu_29968_p2;
[2025-10-13 21:24:25,295]       |                                   ^
[2025-10-13 21:24:25,295] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59094:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_564_fu_39394_p2' generates 1 bits.
[2025-10-13 21:24:25,295] 59094 | assign zext_ln1039_490_fu_39400_p1 = icmp_ln1039_564_fu_39394_p2;
[2025-10-13 21:24:25,296]       |                                    ^
[2025-10-13 21:24:25,296] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59096:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_565_fu_39404_p2' generates 1 bits.
[2025-10-13 21:24:25,296] 59096 | assign zext_ln1039_491_fu_39410_p1 = icmp_ln1039_565_fu_39404_p2;
[2025-10-13 21:24:25,296]       |                                    ^
[2025-10-13 21:24:25,296] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59098:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_566_fu_39414_p2' generates 1 bits.
[2025-10-13 21:24:25,296] 59098 | assign zext_ln1039_492_fu_39420_p1 = icmp_ln1039_566_fu_39414_p2;
[2025-10-13 21:24:25,296]       |                                    ^
[2025-10-13 21:24:25,296] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59100:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_567_fu_39424_p2' generates 1 bits.
[2025-10-13 21:24:25,296] 59100 | assign zext_ln1039_493_fu_39430_p1 = icmp_ln1039_567_fu_39424_p2;
[2025-10-13 21:24:25,296]       |                                    ^
[2025-10-13 21:24:25,296] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59102:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_570_fu_39578_p2' generates 1 bits.
[2025-10-13 21:24:25,296] 59102 | assign zext_ln1039_494_fu_39584_p1 = icmp_ln1039_570_fu_39578_p2;
[2025-10-13 21:24:25,296]       |                                    ^
[2025-10-13 21:24:25,296] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59104:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_571_fu_39588_p2' generates 1 bits.
[2025-10-13 21:24:25,296] 59104 | assign zext_ln1039_495_fu_39594_p1 = icmp_ln1039_571_fu_39588_p2;
[2025-10-13 21:24:25,296]       |                                    ^
[2025-10-13 21:24:25,296] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59106:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_572_fu_39598_p2' generates 1 bits.
[2025-10-13 21:24:25,296] 59106 | assign zext_ln1039_496_fu_39604_p1 = icmp_ln1039_572_fu_39598_p2;
[2025-10-13 21:24:25,296]       |                                    ^
[2025-10-13 21:24:25,296] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59108:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_573_fu_39608_p2' generates 1 bits.
[2025-10-13 21:24:25,296] 59108 | assign zext_ln1039_497_fu_39614_p1 = icmp_ln1039_573_fu_39608_p2;
[2025-10-13 21:24:25,296]       |                                    ^
[2025-10-13 21:24:25,296] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59110:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_574_fu_39618_p2' generates 1 bits.
[2025-10-13 21:24:25,296] 59110 | assign zext_ln1039_498_fu_39624_p1 = icmp_ln1039_574_fu_39618_p2;
[2025-10-13 21:24:25,296]       |                                    ^
[2025-10-13 21:24:25,296] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59112:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_575_fu_39628_p2' generates 1 bits.
[2025-10-13 21:24:25,296] 59112 | assign zext_ln1039_499_fu_39634_p1 = icmp_ln1039_575_fu_39628_p2;
[2025-10-13 21:24:25,296]       |                                    ^
[2025-10-13 21:24:25,296] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59114:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_55_fu_29978_p2' generates 1 bits.
[2025-10-13 21:24:25,296] 59114 | assign zext_ln1039_49_fu_29984_p1 = icmp_ln1039_55_fu_29978_p2;
[2025-10-13 21:24:25,296]       |                                   ^
[2025-10-13 21:24:25,296] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59116:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_4_fu_29086_p2' generates 1 bits.
[2025-10-13 21:24:25,296] 59116 | assign zext_ln1039_4_fu_29092_p1 = icmp_ln1039_4_fu_29086_p2;
[2025-10-13 21:24:25,296]       |                                  ^
[2025-10-13 21:24:25,296] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59118:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_576_fu_39638_p2' generates 1 bits.
[2025-10-13 21:24:25,296] 59118 | assign zext_ln1039_500_fu_39644_p1 = icmp_ln1039_576_fu_39638_p2;
[2025-10-13 21:24:25,296]       |                                    ^
[2025-10-13 21:24:25,296] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59120:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_577_fu_39648_p2' generates 1 bits.
[2025-10-13 21:24:25,296] 59120 | assign zext_ln1039_501_fu_39654_p1 = icmp_ln1039_577_fu_39648_p2;
[2025-10-13 21:24:25,296]       |                                    ^
[2025-10-13 21:24:25,296] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59122:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_578_fu_39658_p2' generates 1 bits.
[2025-10-13 21:24:25,296] 59122 | assign zext_ln1039_502_fu_39664_p1 = icmp_ln1039_578_fu_39658_p2;
[2025-10-13 21:24:25,296]       |                                    ^
[2025-10-13 21:24:25,296] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59124:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_579_fu_39668_p2' generates 1 bits.
[2025-10-13 21:24:25,296] 59124 | assign zext_ln1039_503_fu_39674_p1 = icmp_ln1039_579_fu_39668_p2;
[2025-10-13 21:24:25,296]       |                                    ^
[2025-10-13 21:24:25,296] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59126:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_580_fu_39678_p2' generates 1 bits.
[2025-10-13 21:24:25,296] 59126 | assign zext_ln1039_504_fu_39684_p1 = icmp_ln1039_580_fu_39678_p2;
[2025-10-13 21:24:25,296]       |                                    ^
[2025-10-13 21:24:25,296] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59128:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_581_fu_39688_p2' generates 1 bits.
[2025-10-13 21:24:25,296] 59128 | assign zext_ln1039_505_fu_39694_p1 = icmp_ln1039_581_fu_39688_p2;
[2025-10-13 21:24:25,296]       |                                    ^
[2025-10-13 21:24:25,296] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59130:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_582_fu_39698_p2' generates 1 bits.
[2025-10-13 21:24:25,296] 59130 | assign zext_ln1039_506_fu_39704_p1 = icmp_ln1039_582_fu_39698_p2;
[2025-10-13 21:24:25,296]       |                                    ^
[2025-10-13 21:24:25,296] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59132:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_585_fu_39852_p2' generates 1 bits.
[2025-10-13 21:24:25,296] 59132 | assign zext_ln1039_507_fu_39858_p1 = icmp_ln1039_585_fu_39852_p2;
[2025-10-13 21:24:25,296]       |                                    ^
[2025-10-13 21:24:25,296] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59134:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_586_fu_39862_p2' generates 1 bits.
[2025-10-13 21:24:25,296] 59134 | assign zext_ln1039_508_fu_39868_p1 = icmp_ln1039_586_fu_39862_p2;
[2025-10-13 21:24:25,296]       |                                    ^
[2025-10-13 21:24:25,296] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59136:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_587_fu_39872_p2' generates 1 bits.
[2025-10-13 21:24:25,296] 59136 | assign zext_ln1039_509_fu_39878_p1 = icmp_ln1039_587_fu_39872_p2;
[2025-10-13 21:24:25,296]       |                                    ^
[2025-10-13 21:24:25,296] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59138:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_56_fu_29988_p2' generates 1 bits.
[2025-10-13 21:24:25,296] 59138 | assign zext_ln1039_50_fu_29994_p1 = icmp_ln1039_56_fu_29988_p2;
[2025-10-13 21:24:25,296]       |                                   ^
[2025-10-13 21:24:25,296] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59140:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_588_fu_39882_p2' generates 1 bits.
[2025-10-13 21:24:25,296] 59140 | assign zext_ln1039_510_fu_39888_p1 = icmp_ln1039_588_fu_39882_p2;
[2025-10-13 21:24:25,296]       |                                    ^
[2025-10-13 21:24:25,296] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59142:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_589_fu_39892_p2' generates 1 bits.
[2025-10-13 21:24:25,296] 59142 | assign zext_ln1039_511_fu_39898_p1 = icmp_ln1039_589_fu_39892_p2;
[2025-10-13 21:24:25,296]       |                                    ^
[2025-10-13 21:24:25,296] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59144:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_590_fu_39902_p2' generates 1 bits.
[2025-10-13 21:24:25,296] 59144 | assign zext_ln1039_512_fu_39908_p1 = icmp_ln1039_590_fu_39902_p2;
[2025-10-13 21:24:25,296]       |                                    ^
[2025-10-13 21:24:25,296] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59146:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_591_fu_39912_p2' generates 1 bits.
[2025-10-13 21:24:25,296] 59146 | assign zext_ln1039_513_fu_39918_p1 = icmp_ln1039_591_fu_39912_p2;
[2025-10-13 21:24:25,296]       |                                    ^
[2025-10-13 21:24:25,296] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59148:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_599_fu_39932_p2' generates 1 bits.
[2025-10-13 21:24:25,296] 59148 | assign zext_ln1039_514_fu_39938_p1 = icmp_ln1039_599_fu_39932_p2;
[2025-10-13 21:24:25,296]       |                                    ^
[2025-10-13 21:24:25,296] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59150:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_593_fu_39942_p2' generates 1 bits.
[2025-10-13 21:24:25,296] 59150 | assign zext_ln1039_515_fu_39948_p1 = icmp_ln1039_593_fu_39942_p2;
[2025-10-13 21:24:25,296]       |                                    ^
[2025-10-13 21:24:25,296] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59152:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_594_fu_39952_p2' generates 1 bits.
[2025-10-13 21:24:25,296] 59152 | assign zext_ln1039_516_fu_39958_p1 = icmp_ln1039_594_fu_39952_p2;
[2025-10-13 21:24:25,296]       |                                    ^
[2025-10-13 21:24:25,296] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59154:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_595_fu_39962_p2' generates 1 bits.
[2025-10-13 21:24:25,296] 59154 | assign zext_ln1039_517_fu_39968_p1 = icmp_ln1039_595_fu_39962_p2;
[2025-10-13 21:24:25,296]       |                                    ^
[2025-10-13 21:24:25,296] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59156:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_596_fu_39972_p2' generates 1 bits.
[2025-10-13 21:24:25,296] 59156 | assign zext_ln1039_518_fu_39978_p1 = icmp_ln1039_596_fu_39972_p2;
[2025-10-13 21:24:25,296]       |                                    ^
[2025-10-13 21:24:25,296] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59158:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_597_fu_39982_p2' generates 1 bits.
[2025-10-13 21:24:25,296] 59158 | assign zext_ln1039_519_fu_39988_p1 = icmp_ln1039_597_fu_39982_p2;
[2025-10-13 21:24:25,296]       |                                    ^
[2025-10-13 21:24:25,296] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59160:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_57_fu_29998_p2' generates 1 bits.
[2025-10-13 21:24:25,296] 59160 | assign zext_ln1039_51_fu_30004_p1 = icmp_ln1039_57_fu_29998_p2;
[2025-10-13 21:24:25,296]       |                                   ^
[2025-10-13 21:24:25,296] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59162:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_600_fu_40136_p2' generates 1 bits.
[2025-10-13 21:24:25,296] 59162 | assign zext_ln1039_520_fu_40142_p1 = icmp_ln1039_600_fu_40136_p2;
[2025-10-13 21:24:25,296]       |                                    ^
[2025-10-13 21:24:25,296] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59164:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_601_fu_40146_p2' generates 1 bits.
[2025-10-13 21:24:25,297] 59164 | assign zext_ln1039_521_fu_40152_p1 = icmp_ln1039_601_fu_40146_p2;
[2025-10-13 21:24:25,297]       |                                    ^
[2025-10-13 21:24:25,297] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59166:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_602_fu_40156_p2' generates 1 bits.
[2025-10-13 21:24:25,297] 59166 | assign zext_ln1039_522_fu_40162_p1 = icmp_ln1039_602_fu_40156_p2;
[2025-10-13 21:24:25,297]       |                                    ^
[2025-10-13 21:24:25,297] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59168:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_603_fu_40166_p2' generates 1 bits.
[2025-10-13 21:24:25,297] 59168 | assign zext_ln1039_523_fu_40172_p1 = icmp_ln1039_603_fu_40166_p2;
[2025-10-13 21:24:25,297]       |                                    ^
[2025-10-13 21:24:25,297] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59170:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_604_fu_40176_p2' generates 1 bits.
[2025-10-13 21:24:25,297] 59170 | assign zext_ln1039_524_fu_40182_p1 = icmp_ln1039_604_fu_40176_p2;
[2025-10-13 21:24:25,297]       |                                    ^
[2025-10-13 21:24:25,297] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59172:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_605_fu_40186_p2' generates 1 bits.
[2025-10-13 21:24:25,297] 59172 | assign zext_ln1039_525_fu_40192_p1 = icmp_ln1039_605_fu_40186_p2;
[2025-10-13 21:24:25,297]       |                                    ^
[2025-10-13 21:24:25,297] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59174:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_606_fu_40196_p2' generates 1 bits.
[2025-10-13 21:24:25,297] 59174 | assign zext_ln1039_526_fu_40202_p1 = icmp_ln1039_606_fu_40196_p2;
[2025-10-13 21:24:25,297]       |                                    ^
[2025-10-13 21:24:25,297] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59176:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_607_fu_40206_p2' generates 1 bits.
[2025-10-13 21:24:25,297] 59176 | assign zext_ln1039_527_fu_40212_p1 = icmp_ln1039_607_fu_40206_p2;
[2025-10-13 21:24:25,297]       |                                    ^
[2025-10-13 21:24:25,297] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59178:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_608_fu_40216_p2' generates 1 bits.
[2025-10-13 21:24:25,297] 59178 | assign zext_ln1039_528_fu_40222_p1 = icmp_ln1039_608_fu_40216_p2;
[2025-10-13 21:24:25,297]       |                                    ^
[2025-10-13 21:24:25,297] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59180:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_609_fu_40226_p2' generates 1 bits.
[2025-10-13 21:24:25,297] 59180 | assign zext_ln1039_529_fu_40232_p1 = icmp_ln1039_609_fu_40226_p2;
[2025-10-13 21:24:25,297]       |                                    ^
[2025-10-13 21:24:25,297] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59182:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_60_fu_30152_p2' generates 1 bits.
[2025-10-13 21:24:25,297] 59182 | assign zext_ln1039_52_fu_30158_p1 = icmp_ln1039_60_fu_30152_p2;
[2025-10-13 21:24:25,297]       |                                   ^
[2025-10-13 21:24:25,297] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59184:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_610_fu_40236_p2' generates 1 bits.
[2025-10-13 21:24:25,297] 59184 | assign zext_ln1039_530_fu_40242_p1 = icmp_ln1039_610_fu_40236_p2;
[2025-10-13 21:24:25,297]       |                                    ^
[2025-10-13 21:24:25,297] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59186:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_611_fu_40246_p2' generates 1 bits.
[2025-10-13 21:24:25,297] 59186 | assign zext_ln1039_531_fu_40252_p1 = icmp_ln1039_611_fu_40246_p2;
[2025-10-13 21:24:25,297]       |                                    ^
[2025-10-13 21:24:25,297] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59188:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_612_fu_40256_p2' generates 1 bits.
[2025-10-13 21:24:25,297] 59188 | assign zext_ln1039_532_fu_40262_p1 = icmp_ln1039_612_fu_40256_p2;
[2025-10-13 21:24:25,297]       |                                    ^
[2025-10-13 21:24:25,297] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59190:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_615_fu_40410_p2' generates 1 bits.
[2025-10-13 21:24:25,297] 59190 | assign zext_ln1039_533_fu_40416_p1 = icmp_ln1039_615_fu_40410_p2;
[2025-10-13 21:24:25,297]       |                                    ^
[2025-10-13 21:24:25,297] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59192:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_616_fu_40420_p2' generates 1 bits.
[2025-10-13 21:24:25,297] 59192 | assign zext_ln1039_534_fu_40426_p1 = icmp_ln1039_616_fu_40420_p2;
[2025-10-13 21:24:25,297]       |                                    ^
[2025-10-13 21:24:25,297] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59194:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_617_fu_40430_p2' generates 1 bits.
[2025-10-13 21:24:25,297] 59194 | assign zext_ln1039_535_fu_40436_p1 = icmp_ln1039_617_fu_40430_p2;
[2025-10-13 21:24:25,297]       |                                    ^
[2025-10-13 21:24:25,297] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59196:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_618_fu_40440_p2' generates 1 bits.
[2025-10-13 21:24:25,297] 59196 | assign zext_ln1039_536_fu_40446_p1 = icmp_ln1039_618_fu_40440_p2;
[2025-10-13 21:24:25,297]       |                                    ^
[2025-10-13 21:24:25,297] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59198:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_619_fu_40450_p2' generates 1 bits.
[2025-10-13 21:24:25,297] 59198 | assign zext_ln1039_537_fu_40456_p1 = icmp_ln1039_619_fu_40450_p2;
[2025-10-13 21:24:25,297]       |                                    ^
[2025-10-13 21:24:25,297] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59200:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_620_fu_40460_p2' generates 1 bits.
[2025-10-13 21:24:25,297] 59200 | assign zext_ln1039_538_fu_40466_p1 = icmp_ln1039_620_fu_40460_p2;
[2025-10-13 21:24:25,297]       |                                    ^
[2025-10-13 21:24:25,297] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59202:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_621_fu_40470_p2' generates 1 bits.
[2025-10-13 21:24:25,297] 59202 | assign zext_ln1039_539_fu_40476_p1 = icmp_ln1039_621_fu_40470_p2;
[2025-10-13 21:24:25,297]       |                                    ^
[2025-10-13 21:24:25,297] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59204:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_61_fu_30162_p2' generates 1 bits.
[2025-10-13 21:24:25,297] 59204 | assign zext_ln1039_53_fu_30168_p1 = icmp_ln1039_61_fu_30162_p2;
[2025-10-13 21:24:25,297]       |                                   ^
[2025-10-13 21:24:25,297] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59206:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_622_fu_40480_p2' generates 1 bits.
[2025-10-13 21:24:25,297] 59206 | assign zext_ln1039_540_fu_40486_p1 = icmp_ln1039_622_fu_40480_p2;
[2025-10-13 21:24:25,297]       |                                    ^
[2025-10-13 21:24:25,297] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59208:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_623_fu_40490_p2' generates 1 bits.
[2025-10-13 21:24:25,297] 59208 | assign zext_ln1039_541_fu_40496_p1 = icmp_ln1039_623_fu_40490_p2;
[2025-10-13 21:24:25,297]       |                                    ^
[2025-10-13 21:24:25,297] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59210:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_624_fu_40500_p2' generates 1 bits.
[2025-10-13 21:24:25,297] 59210 | assign zext_ln1039_542_fu_40506_p1 = icmp_ln1039_624_fu_40500_p2;
[2025-10-13 21:24:25,297]       |                                    ^
[2025-10-13 21:24:25,297] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59212:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_625_fu_40510_p2' generates 1 bits.
[2025-10-13 21:24:25,297] 59212 | assign zext_ln1039_543_fu_40516_p1 = icmp_ln1039_625_fu_40510_p2;
[2025-10-13 21:24:25,297]       |                                    ^
[2025-10-13 21:24:25,297] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59214:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_626_fu_40520_p2' generates 1 bits.
[2025-10-13 21:24:25,297] 59214 | assign zext_ln1039_544_fu_40526_p1 = icmp_ln1039_626_fu_40520_p2;
[2025-10-13 21:24:25,297]       |                                    ^
[2025-10-13 21:24:25,297] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59216:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_627_fu_40530_p2' generates 1 bits.
[2025-10-13 21:24:25,297] 59216 | assign zext_ln1039_545_fu_40536_p1 = icmp_ln1039_627_fu_40530_p2;
[2025-10-13 21:24:25,297]       |                                    ^
[2025-10-13 21:24:25,297] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59218:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_630_fu_40684_p2' generates 1 bits.
[2025-10-13 21:24:25,297] 59218 | assign zext_ln1039_546_fu_40690_p1 = icmp_ln1039_630_fu_40684_p2;
[2025-10-13 21:24:25,297]       |                                    ^
[2025-10-13 21:24:25,297] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59220:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_631_fu_40694_p2' generates 1 bits.
[2025-10-13 21:24:25,297] 59220 | assign zext_ln1039_547_fu_40700_p1 = icmp_ln1039_631_fu_40694_p2;
[2025-10-13 21:24:25,297]       |                                    ^
[2025-10-13 21:24:25,297] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59222:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_632_fu_40704_p2' generates 1 bits.
[2025-10-13 21:24:25,297] 59222 | assign zext_ln1039_548_fu_40710_p1 = icmp_ln1039_632_fu_40704_p2;
[2025-10-13 21:24:25,297]       |                                    ^
[2025-10-13 21:24:25,297] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59224:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_633_fu_40714_p2' generates 1 bits.
[2025-10-13 21:24:25,297] 59224 | assign zext_ln1039_549_fu_40720_p1 = icmp_ln1039_633_fu_40714_p2;
[2025-10-13 21:24:25,297]       |                                    ^
[2025-10-13 21:24:25,297] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59226:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_62_fu_30172_p2' generates 1 bits.
[2025-10-13 21:24:25,297] 59226 | assign zext_ln1039_54_fu_30178_p1 = icmp_ln1039_62_fu_30172_p2;
[2025-10-13 21:24:25,297]       |                                   ^
[2025-10-13 21:24:25,297] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59228:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_634_fu_40724_p2' generates 1 bits.
[2025-10-13 21:24:25,297] 59228 | assign zext_ln1039_550_fu_40730_p1 = icmp_ln1039_634_fu_40724_p2;
[2025-10-13 21:24:25,297]       |                                    ^
[2025-10-13 21:24:25,297] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59230:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_635_fu_40734_p2' generates 1 bits.
[2025-10-13 21:24:25,297] 59230 | assign zext_ln1039_551_fu_40740_p1 = icmp_ln1039_635_fu_40734_p2;
[2025-10-13 21:24:25,297]       |                                    ^
[2025-10-13 21:24:25,297] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59232:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_636_fu_40744_p2' generates 1 bits.
[2025-10-13 21:24:25,297] 59232 | assign zext_ln1039_552_fu_40750_p1 = icmp_ln1039_636_fu_40744_p2;
[2025-10-13 21:24:25,297]       |                                    ^
[2025-10-13 21:24:25,297] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59234:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_637_fu_40754_p2' generates 1 bits.
[2025-10-13 21:24:25,297] 59234 | assign zext_ln1039_553_fu_40760_p1 = icmp_ln1039_637_fu_40754_p2;
[2025-10-13 21:24:25,297]       |                                    ^
[2025-10-13 21:24:25,297] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59236:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_638_fu_40764_p2' generates 1 bits.
[2025-10-13 21:24:25,297] 59236 | assign zext_ln1039_554_fu_40770_p1 = icmp_ln1039_638_fu_40764_p2;
[2025-10-13 21:24:25,297]       |                                    ^
[2025-10-13 21:24:25,297] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59238:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_639_fu_40774_p2' generates 1 bits.
[2025-10-13 21:24:25,297] 59238 | assign zext_ln1039_555_fu_40780_p1 = icmp_ln1039_639_fu_40774_p2;
[2025-10-13 21:24:25,298]       |                                    ^
[2025-10-13 21:24:25,298] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59240:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_640_fu_40784_p2' generates 1 bits.
[2025-10-13 21:24:25,298] 59240 | assign zext_ln1039_556_fu_40790_p1 = icmp_ln1039_640_fu_40784_p2;
[2025-10-13 21:24:25,298]       |                                    ^
[2025-10-13 21:24:25,298] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59242:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_641_fu_40794_p2' generates 1 bits.
[2025-10-13 21:24:25,298] 59242 | assign zext_ln1039_557_fu_40800_p1 = icmp_ln1039_641_fu_40794_p2;
[2025-10-13 21:24:25,298]       |                                    ^
[2025-10-13 21:24:25,298] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59244:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_642_fu_40804_p2' generates 1 bits.
[2025-10-13 21:24:25,298] 59244 | assign zext_ln1039_558_fu_40810_p1 = icmp_ln1039_642_fu_40804_p2;
[2025-10-13 21:24:25,298]       |                                    ^
[2025-10-13 21:24:25,298] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59246:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_645_fu_40958_p2' generates 1 bits.
[2025-10-13 21:24:25,298] 59246 | assign zext_ln1039_559_fu_40964_p1 = icmp_ln1039_645_fu_40958_p2;
[2025-10-13 21:24:25,298]       |                                    ^
[2025-10-13 21:24:25,298] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59248:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_63_fu_30182_p2' generates 1 bits.
[2025-10-13 21:24:25,298] 59248 | assign zext_ln1039_55_fu_30188_p1 = icmp_ln1039_63_fu_30182_p2;
[2025-10-13 21:24:25,298]       |                                   ^
[2025-10-13 21:24:25,298] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59250:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_646_fu_40968_p2' generates 1 bits.
[2025-10-13 21:24:25,298] 59250 | assign zext_ln1039_560_fu_40974_p1 = icmp_ln1039_646_fu_40968_p2;
[2025-10-13 21:24:25,298]       |                                    ^
[2025-10-13 21:24:25,298] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59252:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_647_fu_40978_p2' generates 1 bits.
[2025-10-13 21:24:25,298] 59252 | assign zext_ln1039_561_fu_40984_p1 = icmp_ln1039_647_fu_40978_p2;
[2025-10-13 21:24:25,298]       |                                    ^
[2025-10-13 21:24:25,298] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59254:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_648_fu_40988_p2' generates 1 bits.
[2025-10-13 21:24:25,298] 59254 | assign zext_ln1039_562_fu_40994_p1 = icmp_ln1039_648_fu_40988_p2;
[2025-10-13 21:24:25,298]       |                                    ^
[2025-10-13 21:24:25,298] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59256:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_649_fu_40998_p2' generates 1 bits.
[2025-10-13 21:24:25,298] 59256 | assign zext_ln1039_563_fu_41004_p1 = icmp_ln1039_649_fu_40998_p2;
[2025-10-13 21:24:25,298]       |                                    ^
[2025-10-13 21:24:25,298] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59258:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_650_fu_41008_p2' generates 1 bits.
[2025-10-13 21:24:25,298] 59258 | assign zext_ln1039_564_fu_41014_p1 = icmp_ln1039_650_fu_41008_p2;
[2025-10-13 21:24:25,298]       |                                    ^
[2025-10-13 21:24:25,298] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59260:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_651_fu_41018_p2' generates 1 bits.
[2025-10-13 21:24:25,298] 59260 | assign zext_ln1039_565_fu_41024_p1 = icmp_ln1039_651_fu_41018_p2;
[2025-10-13 21:24:25,298]       |                                    ^
[2025-10-13 21:24:25,298] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59262:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_652_fu_41028_p2' generates 1 bits.
[2025-10-13 21:24:25,298] 59262 | assign zext_ln1039_566_fu_41034_p1 = icmp_ln1039_652_fu_41028_p2;
[2025-10-13 21:24:25,298]       |                                    ^
[2025-10-13 21:24:25,298] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59264:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_653_fu_41038_p2' generates 1 bits.
[2025-10-13 21:24:25,298] 59264 | assign zext_ln1039_567_fu_41044_p1 = icmp_ln1039_653_fu_41038_p2;
[2025-10-13 21:24:25,298]       |                                    ^
[2025-10-13 21:24:25,298] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59266:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_654_fu_41048_p2' generates 1 bits.
[2025-10-13 21:24:25,298] 59266 | assign zext_ln1039_568_fu_41054_p1 = icmp_ln1039_654_fu_41048_p2;
[2025-10-13 21:24:25,298]       |                                    ^
[2025-10-13 21:24:25,298] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59268:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_659_fu_41068_p2' generates 1 bits.
[2025-10-13 21:24:25,298] 59268 | assign zext_ln1039_569_fu_41074_p1 = icmp_ln1039_659_fu_41068_p2;
[2025-10-13 21:24:25,298]       |                                    ^
[2025-10-13 21:24:25,298] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59270:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_64_fu_30192_p2' generates 1 bits.
[2025-10-13 21:24:25,298] 59270 | assign zext_ln1039_56_fu_30198_p1 = icmp_ln1039_64_fu_30192_p2;
[2025-10-13 21:24:25,298]       |                                   ^
[2025-10-13 21:24:25,298] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59272:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_656_fu_41078_p2' generates 1 bits.
[2025-10-13 21:24:25,298] 59272 | assign zext_ln1039_570_fu_41084_p1 = icmp_ln1039_656_fu_41078_p2;
[2025-10-13 21:24:25,298]       |                                    ^
[2025-10-13 21:24:25,298] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59274:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_657_fu_41088_p2' generates 1 bits.
[2025-10-13 21:24:25,298] 59274 | assign zext_ln1039_571_fu_41094_p1 = icmp_ln1039_657_fu_41088_p2;
[2025-10-13 21:24:25,298]       |                                    ^
[2025-10-13 21:24:25,298] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59276:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_660_fu_41242_p2' generates 1 bits.
[2025-10-13 21:24:25,298] 59276 | assign zext_ln1039_572_fu_41248_p1 = icmp_ln1039_660_fu_41242_p2;
[2025-10-13 21:24:25,298]       |                                    ^
[2025-10-13 21:24:25,298] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59278:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_661_fu_41252_p2' generates 1 bits.
[2025-10-13 21:24:25,298] 59278 | assign zext_ln1039_573_fu_41258_p1 = icmp_ln1039_661_fu_41252_p2;
[2025-10-13 21:24:25,298]       |                                    ^
[2025-10-13 21:24:25,298] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59280:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_662_fu_41262_p2' generates 1 bits.
[2025-10-13 21:24:25,298] 59280 | assign zext_ln1039_574_fu_41268_p1 = icmp_ln1039_662_fu_41262_p2;
[2025-10-13 21:24:25,298]       |                                    ^
[2025-10-13 21:24:25,298] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59282:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_663_fu_41272_p2' generates 1 bits.
[2025-10-13 21:24:25,298] 59282 | assign zext_ln1039_575_fu_41278_p1 = icmp_ln1039_663_fu_41272_p2;
[2025-10-13 21:24:25,298]       |                                    ^
[2025-10-13 21:24:25,298] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59284:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_664_fu_41282_p2' generates 1 bits.
[2025-10-13 21:24:25,298] 59284 | assign zext_ln1039_576_fu_41288_p1 = icmp_ln1039_664_fu_41282_p2;
[2025-10-13 21:24:25,298]       |                                    ^
[2025-10-13 21:24:25,298] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59286:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_665_fu_41292_p2' generates 1 bits.
[2025-10-13 21:24:25,298] 59286 | assign zext_ln1039_577_fu_41298_p1 = icmp_ln1039_665_fu_41292_p2;
[2025-10-13 21:24:25,298]       |                                    ^
[2025-10-13 21:24:25,298] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59288:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_666_fu_41302_p2' generates 1 bits.
[2025-10-13 21:24:25,298] 59288 | assign zext_ln1039_578_fu_41308_p1 = icmp_ln1039_666_fu_41302_p2;
[2025-10-13 21:24:25,298]       |                                    ^
[2025-10-13 21:24:25,298] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59290:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_667_fu_41312_p2' generates 1 bits.
[2025-10-13 21:24:25,298] 59290 | assign zext_ln1039_579_fu_41318_p1 = icmp_ln1039_667_fu_41312_p2;
[2025-10-13 21:24:25,298]       |                                    ^
[2025-10-13 21:24:25,298] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59292:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_65_fu_30202_p2' generates 1 bits.
[2025-10-13 21:24:25,298] 59292 | assign zext_ln1039_57_fu_30208_p1 = icmp_ln1039_65_fu_30202_p2;
[2025-10-13 21:24:25,298]       |                                   ^
[2025-10-13 21:24:25,298] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59294:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_668_fu_41322_p2' generates 1 bits.
[2025-10-13 21:24:25,298] 59294 | assign zext_ln1039_580_fu_41328_p1 = icmp_ln1039_668_fu_41322_p2;
[2025-10-13 21:24:25,298]       |                                    ^
[2025-10-13 21:24:25,298] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59296:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_669_fu_41332_p2' generates 1 bits.
[2025-10-13 21:24:25,298] 59296 | assign zext_ln1039_581_fu_41338_p1 = icmp_ln1039_669_fu_41332_p2;
[2025-10-13 21:24:25,298]       |                                    ^
[2025-10-13 21:24:25,298] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59298:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_670_fu_41342_p2' generates 1 bits.
[2025-10-13 21:24:25,298] 59298 | assign zext_ln1039_582_fu_41348_p1 = icmp_ln1039_670_fu_41342_p2;
[2025-10-13 21:24:25,298]       |                                    ^
[2025-10-13 21:24:25,298] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59300:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_671_fu_41352_p2' generates 1 bits.
[2025-10-13 21:24:25,298] 59300 | assign zext_ln1039_583_fu_41358_p1 = icmp_ln1039_671_fu_41352_p2;
[2025-10-13 21:24:25,298]       |                                    ^
[2025-10-13 21:24:25,298] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59302:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_674_fu_41372_p2' generates 1 bits.
[2025-10-13 21:24:25,298] 59302 | assign zext_ln1039_584_fu_41378_p1 = icmp_ln1039_674_fu_41372_p2;
[2025-10-13 21:24:25,298]       |                                    ^
[2025-10-13 21:24:25,298] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59304:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_675_fu_41526_p2' generates 1 bits.
[2025-10-13 21:24:25,298] 59304 | assign zext_ln1039_585_fu_41532_p1 = icmp_ln1039_675_fu_41526_p2;
[2025-10-13 21:24:25,298]       |                                    ^
[2025-10-13 21:24:25,298] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59306:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_676_fu_41536_p2' generates 1 bits.
[2025-10-13 21:24:25,298] 59306 | assign zext_ln1039_586_fu_41542_p1 = icmp_ln1039_676_fu_41536_p2;
[2025-10-13 21:24:25,298]       |                                    ^
[2025-10-13 21:24:25,298] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59308:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_677_fu_41546_p2' generates 1 bits.
[2025-10-13 21:24:25,298] 59308 | assign zext_ln1039_587_fu_41552_p1 = icmp_ln1039_677_fu_41546_p2;
[2025-10-13 21:24:25,298]       |                                    ^
[2025-10-13 21:24:25,298] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59310:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_678_fu_41556_p2' generates 1 bits.
[2025-10-13 21:24:25,298] 59310 | assign zext_ln1039_588_fu_41562_p1 = icmp_ln1039_678_fu_41556_p2;
[2025-10-13 21:24:25,298]       |                                    ^
[2025-10-13 21:24:25,298] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59312:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_679_fu_41566_p2' generates 1 bits.
[2025-10-13 21:24:25,298] 59312 | assign zext_ln1039_589_fu_41572_p1 = icmp_ln1039_679_fu_41566_p2;
[2025-10-13 21:24:25,298]       |                                    ^
[2025-10-13 21:24:25,299] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59314:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_66_fu_30212_p2' generates 1 bits.
[2025-10-13 21:24:25,299] 59314 | assign zext_ln1039_58_fu_30218_p1 = icmp_ln1039_66_fu_30212_p2;
[2025-10-13 21:24:25,299]       |                                   ^
[2025-10-13 21:24:25,299] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59316:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_680_fu_41576_p2' generates 1 bits.
[2025-10-13 21:24:25,299] 59316 | assign zext_ln1039_590_fu_41582_p1 = icmp_ln1039_680_fu_41576_p2;
[2025-10-13 21:24:25,299]       |                                    ^
[2025-10-13 21:24:25,299] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59318:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_689_fu_41596_p2' generates 1 bits.
[2025-10-13 21:24:25,299] 59318 | assign zext_ln1039_591_fu_41602_p1 = icmp_ln1039_689_fu_41596_p2;
[2025-10-13 21:24:25,299]       |                                    ^
[2025-10-13 21:24:25,299] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59320:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_682_fu_41606_p2' generates 1 bits.
[2025-10-13 21:24:25,299] 59320 | assign zext_ln1039_592_fu_41612_p1 = icmp_ln1039_682_fu_41606_p2;
[2025-10-13 21:24:25,299]       |                                    ^
[2025-10-13 21:24:25,299] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59322:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_683_fu_41616_p2' generates 1 bits.
[2025-10-13 21:24:25,299] 59322 | assign zext_ln1039_593_fu_41622_p1 = icmp_ln1039_683_fu_41616_p2;
[2025-10-13 21:24:25,299]       |                                    ^
[2025-10-13 21:24:25,299] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59324:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_684_fu_41626_p2' generates 1 bits.
[2025-10-13 21:24:25,299] 59324 | assign zext_ln1039_594_fu_41632_p1 = icmp_ln1039_684_fu_41626_p2;
[2025-10-13 21:24:25,299]       |                                    ^
[2025-10-13 21:24:25,299] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59326:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_685_fu_41636_p2' generates 1 bits.
[2025-10-13 21:24:25,299] 59326 | assign zext_ln1039_595_fu_41642_p1 = icmp_ln1039_685_fu_41636_p2;
[2025-10-13 21:24:25,299]       |                                    ^
[2025-10-13 21:24:25,299] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59328:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_686_fu_41646_p2' generates 1 bits.
[2025-10-13 21:24:25,299] 59328 | assign zext_ln1039_596_fu_41652_p1 = icmp_ln1039_686_fu_41646_p2;
[2025-10-13 21:24:25,299]       |                                    ^
[2025-10-13 21:24:25,299] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59330:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_687_fu_41656_p2' generates 1 bits.
[2025-10-13 21:24:25,299] 59330 | assign zext_ln1039_597_fu_41662_p1 = icmp_ln1039_687_fu_41656_p2;
[2025-10-13 21:24:25,299]       |                                    ^
[2025-10-13 21:24:25,299] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59332:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_690_fu_41810_p2' generates 1 bits.
[2025-10-13 21:24:25,299] 59332 | assign zext_ln1039_598_fu_41816_p1 = icmp_ln1039_690_fu_41810_p2;
[2025-10-13 21:24:25,299]       |                                    ^
[2025-10-13 21:24:25,299] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59334:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_691_fu_41820_p2' generates 1 bits.
[2025-10-13 21:24:25,299] 59334 | assign zext_ln1039_599_fu_41826_p1 = icmp_ln1039_691_fu_41820_p2;
[2025-10-13 21:24:25,299]       |                                    ^
[2025-10-13 21:24:25,299] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59336:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_67_fu_30222_p2' generates 1 bits.
[2025-10-13 21:24:25,299] 59336 | assign zext_ln1039_59_fu_30228_p1 = icmp_ln1039_67_fu_30222_p2;
[2025-10-13 21:24:25,299]       |                                   ^
[2025-10-13 21:24:25,299] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59338:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_5_fu_29096_p2' generates 1 bits.
[2025-10-13 21:24:25,299] 59338 | assign zext_ln1039_5_fu_29102_p1 = icmp_ln1039_5_fu_29096_p2;
[2025-10-13 21:24:25,299]       |                                  ^
[2025-10-13 21:24:25,299] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59340:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_692_fu_41830_p2' generates 1 bits.
[2025-10-13 21:24:25,299] 59340 | assign zext_ln1039_600_fu_41836_p1 = icmp_ln1039_692_fu_41830_p2;
[2025-10-13 21:24:25,299]       |                                    ^
[2025-10-13 21:24:25,299] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59342:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_693_fu_41840_p2' generates 1 bits.
[2025-10-13 21:24:25,299] 59342 | assign zext_ln1039_601_fu_41846_p1 = icmp_ln1039_693_fu_41840_p2;
[2025-10-13 21:24:25,299]       |                                    ^
[2025-10-13 21:24:25,299] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59344:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_694_fu_41850_p2' generates 1 bits.
[2025-10-13 21:24:25,299] 59344 | assign zext_ln1039_602_fu_41856_p1 = icmp_ln1039_694_fu_41850_p2;
[2025-10-13 21:24:25,299]       |                                    ^
[2025-10-13 21:24:25,299] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59346:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_695_fu_41860_p2' generates 1 bits.
[2025-10-13 21:24:25,299] 59346 | assign zext_ln1039_603_fu_41866_p1 = icmp_ln1039_695_fu_41860_p2;
[2025-10-13 21:24:25,299]       |                                    ^
[2025-10-13 21:24:25,299] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59348:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_696_fu_41870_p2' generates 1 bits.
[2025-10-13 21:24:25,299] 59348 | assign zext_ln1039_604_fu_41876_p1 = icmp_ln1039_696_fu_41870_p2;
[2025-10-13 21:24:25,299]       |                                    ^
[2025-10-13 21:24:25,299] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59350:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_697_fu_41880_p2' generates 1 bits.
[2025-10-13 21:24:25,299] 59350 | assign zext_ln1039_605_fu_41886_p1 = icmp_ln1039_697_fu_41880_p2;
[2025-10-13 21:24:25,299]       |                                    ^
[2025-10-13 21:24:25,299] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59352:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_698_fu_41890_p2' generates 1 bits.
[2025-10-13 21:24:25,299] 59352 | assign zext_ln1039_606_fu_41896_p1 = icmp_ln1039_698_fu_41890_p2;
[2025-10-13 21:24:25,299]       |                                    ^
[2025-10-13 21:24:25,299] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59354:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_699_fu_41900_p2' generates 1 bits.
[2025-10-13 21:24:25,299] 59354 | assign zext_ln1039_607_fu_41906_p1 = icmp_ln1039_699_fu_41900_p2;
[2025-10-13 21:24:25,299]       |                                    ^
[2025-10-13 21:24:25,299] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59356:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_700_fu_41910_p2' generates 1 bits.
[2025-10-13 21:24:25,299] 59356 | assign zext_ln1039_608_fu_41916_p1 = icmp_ln1039_700_fu_41910_p2;
[2025-10-13 21:24:25,299]       |                                    ^
[2025-10-13 21:24:25,299] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59358:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_701_fu_41920_p2' generates 1 bits.
[2025-10-13 21:24:25,299] 59358 | assign zext_ln1039_609_fu_41926_p1 = icmp_ln1039_701_fu_41920_p2;
[2025-10-13 21:24:25,299]       |                                    ^
[2025-10-13 21:24:25,299] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59360:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_68_fu_30232_p2' generates 1 bits.
[2025-10-13 21:24:25,299] 59360 | assign zext_ln1039_60_fu_30238_p1 = icmp_ln1039_68_fu_30232_p2;
[2025-10-13 21:24:25,299]       |                                   ^
[2025-10-13 21:24:25,299] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59362:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_702_fu_41930_p2' generates 1 bits.
[2025-10-13 21:24:25,299] 59362 | assign zext_ln1039_610_fu_41936_p1 = icmp_ln1039_702_fu_41930_p2;
[2025-10-13 21:24:25,299]       |                                    ^
[2025-10-13 21:24:25,299] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59364:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_705_fu_42084_p2' generates 1 bits.
[2025-10-13 21:24:25,299] 59364 | assign zext_ln1039_611_fu_42090_p1 = icmp_ln1039_705_fu_42084_p2;
[2025-10-13 21:24:25,299]       |                                    ^
[2025-10-13 21:24:25,299] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59366:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_706_fu_42094_p2' generates 1 bits.
[2025-10-13 21:24:25,299] 59366 | assign zext_ln1039_612_fu_42100_p1 = icmp_ln1039_706_fu_42094_p2;
[2025-10-13 21:24:25,299]       |                                    ^
[2025-10-13 21:24:25,299] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59368:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_707_fu_42104_p2' generates 1 bits.
[2025-10-13 21:24:25,299] 59368 | assign zext_ln1039_613_fu_42110_p1 = icmp_ln1039_707_fu_42104_p2;
[2025-10-13 21:24:25,299]       |                                    ^
[2025-10-13 21:24:25,299] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59370:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_708_fu_42114_p2' generates 1 bits.
[2025-10-13 21:24:25,299] 59370 | assign zext_ln1039_614_fu_42120_p1 = icmp_ln1039_708_fu_42114_p2;
[2025-10-13 21:24:25,299]       |                                    ^
[2025-10-13 21:24:25,299] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59372:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_709_fu_42124_p2' generates 1 bits.
[2025-10-13 21:24:25,299] 59372 | assign zext_ln1039_615_fu_42130_p1 = icmp_ln1039_709_fu_42124_p2;
[2025-10-13 21:24:25,299]       |                                    ^
[2025-10-13 21:24:25,299] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59374:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_710_fu_42134_p2' generates 1 bits.
[2025-10-13 21:24:25,299] 59374 | assign zext_ln1039_616_fu_42140_p1 = icmp_ln1039_710_fu_42134_p2;
[2025-10-13 21:24:25,299]       |                                    ^
[2025-10-13 21:24:25,299] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59376:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_711_fu_42144_p2' generates 1 bits.
[2025-10-13 21:24:25,299] 59376 | assign zext_ln1039_617_fu_42150_p1 = icmp_ln1039_711_fu_42144_p2;
[2025-10-13 21:24:25,299]       |                                    ^
[2025-10-13 21:24:25,299] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59378:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_712_fu_42154_p2' generates 1 bits.
[2025-10-13 21:24:25,299] 59378 | assign zext_ln1039_618_fu_42160_p1 = icmp_ln1039_712_fu_42154_p2;
[2025-10-13 21:24:25,299]       |                                    ^
[2025-10-13 21:24:25,299] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59380:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_713_fu_42164_p2' generates 1 bits.
[2025-10-13 21:24:25,299] 59380 | assign zext_ln1039_619_fu_42170_p1 = icmp_ln1039_713_fu_42164_p2;
[2025-10-13 21:24:25,299]       |                                    ^
[2025-10-13 21:24:25,299] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59382:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_69_fu_30242_p2' generates 1 bits.
[2025-10-13 21:24:25,299] 59382 | assign zext_ln1039_61_fu_30248_p1 = icmp_ln1039_69_fu_30242_p2;
[2025-10-13 21:24:25,299]       |                                   ^
[2025-10-13 21:24:25,299] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59384:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_714_fu_42174_p2' generates 1 bits.
[2025-10-13 21:24:25,299] 59384 | assign zext_ln1039_620_fu_42180_p1 = icmp_ln1039_714_fu_42174_p2;
[2025-10-13 21:24:25,299]       |                                    ^
[2025-10-13 21:24:25,299] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59386:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_715_fu_42184_p2' generates 1 bits.
[2025-10-13 21:24:25,299] 59386 | assign zext_ln1039_621_fu_42190_p1 = icmp_ln1039_715_fu_42184_p2;
[2025-10-13 21:24:25,299]       |                                    ^
[2025-10-13 21:24:25,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59388:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_716_fu_42194_p2' generates 1 bits.
[2025-10-13 21:24:25,300] 59388 | assign zext_ln1039_622_fu_42200_p1 = icmp_ln1039_716_fu_42194_p2;
[2025-10-13 21:24:25,300]       |                                    ^
[2025-10-13 21:24:25,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59390:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_717_fu_42204_p2' generates 1 bits.
[2025-10-13 21:24:25,300] 59390 | assign zext_ln1039_623_fu_42210_p1 = icmp_ln1039_717_fu_42204_p2;
[2025-10-13 21:24:25,300]       |                                    ^
[2025-10-13 21:24:25,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59392:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_720_fu_42358_p2' generates 1 bits.
[2025-10-13 21:24:25,300] 59392 | assign zext_ln1039_624_fu_42364_p1 = icmp_ln1039_720_fu_42358_p2;
[2025-10-13 21:24:25,300]       |                                    ^
[2025-10-13 21:24:25,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59394:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_721_fu_42368_p2' generates 1 bits.
[2025-10-13 21:24:25,300] 59394 | assign zext_ln1039_625_fu_42374_p1 = icmp_ln1039_721_fu_42368_p2;
[2025-10-13 21:24:25,300]       |                                    ^
[2025-10-13 21:24:25,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59396:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_722_fu_42378_p2' generates 1 bits.
[2025-10-13 21:24:25,300] 59396 | assign zext_ln1039_626_fu_42384_p1 = icmp_ln1039_722_fu_42378_p2;
[2025-10-13 21:24:25,300]       |                                    ^
[2025-10-13 21:24:25,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59398:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_723_fu_42388_p2' generates 1 bits.
[2025-10-13 21:24:25,300] 59398 | assign zext_ln1039_627_fu_42394_p1 = icmp_ln1039_723_fu_42388_p2;
[2025-10-13 21:24:25,300]       |                                    ^
[2025-10-13 21:24:25,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59400:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_724_fu_42398_p2' generates 1 bits.
[2025-10-13 21:24:25,300] 59400 | assign zext_ln1039_628_fu_42404_p1 = icmp_ln1039_724_fu_42398_p2;
[2025-10-13 21:24:25,300]       |                                    ^
[2025-10-13 21:24:25,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59402:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_725_fu_42408_p2' generates 1 bits.
[2025-10-13 21:24:25,300] 59402 | assign zext_ln1039_629_fu_42414_p1 = icmp_ln1039_725_fu_42408_p2;
[2025-10-13 21:24:25,300]       |                                    ^
[2025-10-13 21:24:25,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59404:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_70_fu_30252_p2' generates 1 bits.
[2025-10-13 21:24:25,300] 59404 | assign zext_ln1039_62_fu_30258_p1 = icmp_ln1039_70_fu_30252_p2;
[2025-10-13 21:24:25,300]       |                                   ^
[2025-10-13 21:24:25,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59406:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_726_fu_42418_p2' generates 1 bits.
[2025-10-13 21:24:25,300] 59406 | assign zext_ln1039_630_fu_42424_p1 = icmp_ln1039_726_fu_42418_p2;
[2025-10-13 21:24:25,300]       |                                    ^
[2025-10-13 21:24:25,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59408:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_727_fu_42428_p2' generates 1 bits.
[2025-10-13 21:24:25,300] 59408 | assign zext_ln1039_631_fu_42434_p1 = icmp_ln1039_727_fu_42428_p2;
[2025-10-13 21:24:25,300]       |                                    ^
[2025-10-13 21:24:25,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59410:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_728_fu_42438_p2' generates 1 bits.
[2025-10-13 21:24:25,300] 59410 | assign zext_ln1039_632_fu_42444_p1 = icmp_ln1039_728_fu_42438_p2;
[2025-10-13 21:24:25,300]       |                                    ^
[2025-10-13 21:24:25,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59412:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_729_fu_42448_p2' generates 1 bits.
[2025-10-13 21:24:25,300] 59412 | assign zext_ln1039_633_fu_42454_p1 = icmp_ln1039_729_fu_42448_p2;
[2025-10-13 21:24:25,300]       |                                    ^
[2025-10-13 21:24:25,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59414:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_730_fu_42458_p2' generates 1 bits.
[2025-10-13 21:24:25,300] 59414 | assign zext_ln1039_634_fu_42464_p1 = icmp_ln1039_730_fu_42458_p2;
[2025-10-13 21:24:25,300]       |                                    ^
[2025-10-13 21:24:25,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59416:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_731_fu_42468_p2' generates 1 bits.
[2025-10-13 21:24:25,300] 59416 | assign zext_ln1039_635_fu_42474_p1 = icmp_ln1039_731_fu_42468_p2;
[2025-10-13 21:24:25,300]       |                                    ^
[2025-10-13 21:24:25,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59418:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_732_fu_42478_p2' generates 1 bits.
[2025-10-13 21:24:25,300] 59418 | assign zext_ln1039_636_fu_42484_p1 = icmp_ln1039_732_fu_42478_p2;
[2025-10-13 21:24:25,300]       |                                    ^
[2025-10-13 21:24:25,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59420:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_735_fu_42632_p2' generates 1 bits.
[2025-10-13 21:24:25,300] 59420 | assign zext_ln1039_637_fu_42638_p1 = icmp_ln1039_735_fu_42632_p2;
[2025-10-13 21:24:25,300]       |                                    ^
[2025-10-13 21:24:25,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59422:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_736_fu_42642_p2' generates 1 bits.
[2025-10-13 21:24:25,300] 59422 | assign zext_ln1039_638_fu_42648_p1 = icmp_ln1039_736_fu_42642_p2;
[2025-10-13 21:24:25,300]       |                                    ^
[2025-10-13 21:24:25,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59424:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_737_fu_42652_p2' generates 1 bits.
[2025-10-13 21:24:25,300] 59424 | assign zext_ln1039_639_fu_42658_p1 = icmp_ln1039_737_fu_42652_p2;
[2025-10-13 21:24:25,300]       |                                    ^
[2025-10-13 21:24:25,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59426:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_71_fu_30262_p2' generates 1 bits.
[2025-10-13 21:24:25,300] 59426 | assign zext_ln1039_63_fu_30268_p1 = icmp_ln1039_71_fu_30262_p2;
[2025-10-13 21:24:25,300]       |                                   ^
[2025-10-13 21:24:25,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59428:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_738_fu_42662_p2' generates 1 bits.
[2025-10-13 21:24:25,300] 59428 | assign zext_ln1039_640_fu_42668_p1 = icmp_ln1039_738_fu_42662_p2;
[2025-10-13 21:24:25,300]       |                                    ^
[2025-10-13 21:24:25,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59430:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_739_fu_42672_p2' generates 1 bits.
[2025-10-13 21:24:25,300] 59430 | assign zext_ln1039_641_fu_42678_p1 = icmp_ln1039_739_fu_42672_p2;
[2025-10-13 21:24:25,300]       |                                    ^
[2025-10-13 21:24:25,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59432:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_740_fu_42682_p2' generates 1 bits.
[2025-10-13 21:24:25,300] 59432 | assign zext_ln1039_642_fu_42688_p1 = icmp_ln1039_740_fu_42682_p2;
[2025-10-13 21:24:25,300]       |                                    ^
[2025-10-13 21:24:25,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59434:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_741_fu_42692_p2' generates 1 bits.
[2025-10-13 21:24:25,300] 59434 | assign zext_ln1039_643_fu_42698_p1 = icmp_ln1039_741_fu_42692_p2;
[2025-10-13 21:24:25,300]       |                                    ^
[2025-10-13 21:24:25,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59436:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_742_fu_42702_p2' generates 1 bits.
[2025-10-13 21:24:25,300] 59436 | assign zext_ln1039_644_fu_42708_p1 = icmp_ln1039_742_fu_42702_p2;
[2025-10-13 21:24:25,300]       |                                    ^
[2025-10-13 21:24:25,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59438:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_743_fu_42712_p2' generates 1 bits.
[2025-10-13 21:24:25,300] 59438 | assign zext_ln1039_645_fu_42718_p1 = icmp_ln1039_743_fu_42712_p2;
[2025-10-13 21:24:25,300]       |                                    ^
[2025-10-13 21:24:25,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59440:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_744_fu_42722_p2' generates 1 bits.
[2025-10-13 21:24:25,300] 59440 | assign zext_ln1039_646_fu_42728_p1 = icmp_ln1039_744_fu_42722_p2;
[2025-10-13 21:24:25,300]       |                                    ^
[2025-10-13 21:24:25,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59442:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_745_fu_42732_p2' generates 1 bits.
[2025-10-13 21:24:25,300] 59442 | assign zext_ln1039_647_fu_42738_p1 = icmp_ln1039_745_fu_42732_p2;
[2025-10-13 21:24:25,300]       |                                    ^
[2025-10-13 21:24:25,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59444:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_746_fu_42742_p2' generates 1 bits.
[2025-10-13 21:24:25,300] 59444 | assign zext_ln1039_648_fu_42748_p1 = icmp_ln1039_746_fu_42742_p2;
[2025-10-13 21:24:25,300]       |                                    ^
[2025-10-13 21:24:25,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59446:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_747_fu_42752_p2' generates 1 bits.
[2025-10-13 21:24:25,300] 59446 | assign zext_ln1039_649_fu_42758_p1 = icmp_ln1039_747_fu_42752_p2;
[2025-10-13 21:24:25,300]       |                                    ^
[2025-10-13 21:24:25,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59448:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_72_fu_30272_p2' generates 1 bits.
[2025-10-13 21:24:25,300] 59448 | assign zext_ln1039_64_fu_30278_p1 = icmp_ln1039_72_fu_30272_p2;
[2025-10-13 21:24:25,300]       |                                   ^
[2025-10-13 21:24:25,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59450:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_750_fu_42906_p2' generates 1 bits.
[2025-10-13 21:24:25,300] 59450 | assign zext_ln1039_650_fu_42912_p1 = icmp_ln1039_750_fu_42906_p2;
[2025-10-13 21:24:25,300]       |                                    ^
[2025-10-13 21:24:25,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59452:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_751_fu_42916_p2' generates 1 bits.
[2025-10-13 21:24:25,300] 59452 | assign zext_ln1039_651_fu_42922_p1 = icmp_ln1039_751_fu_42916_p2;
[2025-10-13 21:24:25,300]       |                                    ^
[2025-10-13 21:24:25,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59454:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_752_fu_42926_p2' generates 1 bits.
[2025-10-13 21:24:25,300] 59454 | assign zext_ln1039_652_fu_42932_p1 = icmp_ln1039_752_fu_42926_p2;
[2025-10-13 21:24:25,300]       |                                    ^
[2025-10-13 21:24:25,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59456:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_753_fu_42936_p2' generates 1 bits.
[2025-10-13 21:24:25,300] 59456 | assign zext_ln1039_653_fu_42942_p1 = icmp_ln1039_753_fu_42936_p2;
[2025-10-13 21:24:25,300]       |                                    ^
[2025-10-13 21:24:25,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59458:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_754_fu_42946_p2' generates 1 bits.
[2025-10-13 21:24:25,300] 59458 | assign zext_ln1039_654_fu_42952_p1 = icmp_ln1039_754_fu_42946_p2;
[2025-10-13 21:24:25,300]       |                                    ^
[2025-10-13 21:24:25,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59460:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_755_fu_42956_p2' generates 1 bits.
[2025-10-13 21:24:25,300] 59460 | assign zext_ln1039_655_fu_42962_p1 = icmp_ln1039_755_fu_42956_p2;
[2025-10-13 21:24:25,301]       |                                    ^
[2025-10-13 21:24:25,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59462:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_756_fu_42966_p2' generates 1 bits.
[2025-10-13 21:24:25,301] 59462 | assign zext_ln1039_656_fu_42972_p1 = icmp_ln1039_756_fu_42966_p2;
[2025-10-13 21:24:25,301]       |                                    ^
[2025-10-13 21:24:25,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59464:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_757_fu_42976_p2' generates 1 bits.
[2025-10-13 21:24:25,301] 59464 | assign zext_ln1039_657_fu_42982_p1 = icmp_ln1039_757_fu_42976_p2;
[2025-10-13 21:24:25,301]       |                                    ^
[2025-10-13 21:24:25,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59466:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_758_fu_42986_p2' generates 1 bits.
[2025-10-13 21:24:25,301] 59466 | assign zext_ln1039_658_fu_42992_p1 = icmp_ln1039_758_fu_42986_p2;
[2025-10-13 21:24:25,301]       |                                    ^
[2025-10-13 21:24:25,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59468:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_759_fu_42996_p2' generates 1 bits.
[2025-10-13 21:24:25,301] 59468 | assign zext_ln1039_659_fu_43002_p1 = icmp_ln1039_759_fu_42996_p2;
[2025-10-13 21:24:25,301]       |                                    ^
[2025-10-13 21:24:25,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59470:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_75_fu_30426_p2' generates 1 bits.
[2025-10-13 21:24:25,301] 59470 | assign zext_ln1039_65_fu_30432_p1 = icmp_ln1039_75_fu_30426_p2;
[2025-10-13 21:24:25,301]       |                                   ^
[2025-10-13 21:24:25,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59472:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_760_fu_43006_p2' generates 1 bits.
[2025-10-13 21:24:25,301] 59472 | assign zext_ln1039_660_fu_43012_p1 = icmp_ln1039_760_fu_43006_p2;
[2025-10-13 21:24:25,301]       |                                    ^
[2025-10-13 21:24:25,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59474:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_761_fu_43016_p2' generates 1 bits.
[2025-10-13 21:24:25,301] 59474 | assign zext_ln1039_661_fu_43022_p1 = icmp_ln1039_761_fu_43016_p2;
[2025-10-13 21:24:25,301]       |                                    ^
[2025-10-13 21:24:25,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59476:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_762_fu_43026_p2' generates 1 bits.
[2025-10-13 21:24:25,301] 59476 | assign zext_ln1039_662_fu_43032_p1 = icmp_ln1039_762_fu_43026_p2;
[2025-10-13 21:24:25,301]       |                                    ^
[2025-10-13 21:24:25,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59478:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_765_fu_43180_p2' generates 1 bits.
[2025-10-13 21:24:25,301] 59478 | assign zext_ln1039_663_fu_43186_p1 = icmp_ln1039_765_fu_43180_p2;
[2025-10-13 21:24:25,301]       |                                    ^
[2025-10-13 21:24:25,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59480:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_766_fu_43190_p2' generates 1 bits.
[2025-10-13 21:24:25,301] 59480 | assign zext_ln1039_664_fu_43196_p1 = icmp_ln1039_766_fu_43190_p2;
[2025-10-13 21:24:25,301]       |                                    ^
[2025-10-13 21:24:25,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59482:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_767_fu_43200_p2' generates 1 bits.
[2025-10-13 21:24:25,301] 59482 | assign zext_ln1039_665_fu_43206_p1 = icmp_ln1039_767_fu_43200_p2;
[2025-10-13 21:24:25,301]       |                                    ^
[2025-10-13 21:24:25,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59484:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_768_fu_43210_p2' generates 1 bits.
[2025-10-13 21:24:25,301] 59484 | assign zext_ln1039_666_fu_43216_p1 = icmp_ln1039_768_fu_43210_p2;
[2025-10-13 21:24:25,301]       |                                    ^
[2025-10-13 21:24:25,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59486:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_769_fu_43220_p2' generates 1 bits.
[2025-10-13 21:24:25,301] 59486 | assign zext_ln1039_667_fu_43226_p1 = icmp_ln1039_769_fu_43220_p2;
[2025-10-13 21:24:25,301]       |                                    ^
[2025-10-13 21:24:25,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59488:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_770_fu_43230_p2' generates 1 bits.
[2025-10-13 21:24:25,301] 59488 | assign zext_ln1039_668_fu_43236_p1 = icmp_ln1039_770_fu_43230_p2;
[2025-10-13 21:24:25,301]       |                                    ^
[2025-10-13 21:24:25,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59490:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_771_fu_43240_p2' generates 1 bits.
[2025-10-13 21:24:25,301] 59490 | assign zext_ln1039_669_fu_43246_p1 = icmp_ln1039_771_fu_43240_p2;
[2025-10-13 21:24:25,301]       |                                    ^
[2025-10-13 21:24:25,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59492:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_76_fu_30436_p2' generates 1 bits.
[2025-10-13 21:24:25,301] 59492 | assign zext_ln1039_66_fu_30442_p1 = icmp_ln1039_76_fu_30436_p2;
[2025-10-13 21:24:25,301]       |                                   ^
[2025-10-13 21:24:25,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59494:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_772_fu_43250_p2' generates 1 bits.
[2025-10-13 21:24:25,301] 59494 | assign zext_ln1039_670_fu_43256_p1 = icmp_ln1039_772_fu_43250_p2;
[2025-10-13 21:24:25,301]       |                                    ^
[2025-10-13 21:24:25,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59496:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_773_fu_43260_p2' generates 1 bits.
[2025-10-13 21:24:25,301] 59496 | assign zext_ln1039_671_fu_43266_p1 = icmp_ln1039_773_fu_43260_p2;
[2025-10-13 21:24:25,301]       |                                    ^
[2025-10-13 21:24:25,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59498:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_774_fu_43270_p2' generates 1 bits.
[2025-10-13 21:24:25,301] 59498 | assign zext_ln1039_672_fu_43276_p1 = icmp_ln1039_774_fu_43270_p2;
[2025-10-13 21:24:25,301]       |                                    ^
[2025-10-13 21:24:25,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59500:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_775_fu_43280_p2' generates 1 bits.
[2025-10-13 21:24:25,301] 59500 | assign zext_ln1039_673_fu_43286_p1 = icmp_ln1039_775_fu_43280_p2;
[2025-10-13 21:24:25,301]       |                                    ^
[2025-10-13 21:24:25,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59502:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_776_fu_43290_p2' generates 1 bits.
[2025-10-13 21:24:25,301] 59502 | assign zext_ln1039_674_fu_43296_p1 = icmp_ln1039_776_fu_43290_p2;
[2025-10-13 21:24:25,301]       |                                    ^
[2025-10-13 21:24:25,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59504:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_777_fu_43300_p2' generates 1 bits.
[2025-10-13 21:24:25,301] 59504 | assign zext_ln1039_675_fu_43306_p1 = icmp_ln1039_777_fu_43300_p2;
[2025-10-13 21:24:25,301]       |                                    ^
[2025-10-13 21:24:25,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59506:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_780_fu_43454_p2' generates 1 bits.
[2025-10-13 21:24:25,301] 59506 | assign zext_ln1039_676_fu_43460_p1 = icmp_ln1039_780_fu_43454_p2;
[2025-10-13 21:24:25,301]       |                                    ^
[2025-10-13 21:24:25,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59508:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_781_fu_43464_p2' generates 1 bits.
[2025-10-13 21:24:25,301] 59508 | assign zext_ln1039_677_fu_43470_p1 = icmp_ln1039_781_fu_43464_p2;
[2025-10-13 21:24:25,301]       |                                    ^
[2025-10-13 21:24:25,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59510:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_782_fu_43474_p2' generates 1 bits.
[2025-10-13 21:24:25,301] 59510 | assign zext_ln1039_678_fu_43480_p1 = icmp_ln1039_782_fu_43474_p2;
[2025-10-13 21:24:25,301]       |                                    ^
[2025-10-13 21:24:25,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59512:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_783_fu_43484_p2' generates 1 bits.
[2025-10-13 21:24:25,301] 59512 | assign zext_ln1039_679_fu_43490_p1 = icmp_ln1039_783_fu_43484_p2;
[2025-10-13 21:24:25,301]       |                                    ^
[2025-10-13 21:24:25,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59514:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_77_fu_30446_p2' generates 1 bits.
[2025-10-13 21:24:25,301] 59514 | assign zext_ln1039_67_fu_30452_p1 = icmp_ln1039_77_fu_30446_p2;
[2025-10-13 21:24:25,301]       |                                   ^
[2025-10-13 21:24:25,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59516:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_794_fu_43504_p2' generates 1 bits.
[2025-10-13 21:24:25,301] 59516 | assign zext_ln1039_680_fu_43510_p1 = icmp_ln1039_794_fu_43504_p2;
[2025-10-13 21:24:25,301]       |                                    ^
[2025-10-13 21:24:25,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59518:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_785_fu_43514_p2' generates 1 bits.
[2025-10-13 21:24:25,301] 59518 | assign zext_ln1039_681_fu_43520_p1 = icmp_ln1039_785_fu_43514_p2;
[2025-10-13 21:24:25,301]       |                                    ^
[2025-10-13 21:24:25,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59520:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_786_fu_43524_p2' generates 1 bits.
[2025-10-13 21:24:25,301] 59520 | assign zext_ln1039_682_fu_43530_p1 = icmp_ln1039_786_fu_43524_p2;
[2025-10-13 21:24:25,301]       |                                    ^
[2025-10-13 21:24:25,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59522:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_787_fu_43534_p2' generates 1 bits.
[2025-10-13 21:24:25,301] 59522 | assign zext_ln1039_683_fu_43540_p1 = icmp_ln1039_787_fu_43534_p2;
[2025-10-13 21:24:25,301]       |                                    ^
[2025-10-13 21:24:25,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59524:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_788_fu_43544_p2' generates 1 bits.
[2025-10-13 21:24:25,301] 59524 | assign zext_ln1039_684_fu_43550_p1 = icmp_ln1039_788_fu_43544_p2;
[2025-10-13 21:24:25,301]       |                                    ^
[2025-10-13 21:24:25,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59526:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_789_fu_43554_p2' generates 1 bits.
[2025-10-13 21:24:25,301] 59526 | assign zext_ln1039_685_fu_43560_p1 = icmp_ln1039_789_fu_43554_p2;
[2025-10-13 21:24:25,301]       |                                    ^
[2025-10-13 21:24:25,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59528:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_790_fu_43564_p2' generates 1 bits.
[2025-10-13 21:24:25,301] 59528 | assign zext_ln1039_686_fu_43570_p1 = icmp_ln1039_790_fu_43564_p2;
[2025-10-13 21:24:25,301]       |                                    ^
[2025-10-13 21:24:25,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59530:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_791_fu_43574_p2' generates 1 bits.
[2025-10-13 21:24:25,301] 59530 | assign zext_ln1039_687_fu_43580_p1 = icmp_ln1039_791_fu_43574_p2;
[2025-10-13 21:24:25,301]       |                                    ^
[2025-10-13 21:24:25,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59532:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_792_fu_43584_p2' generates 1 bits.
[2025-10-13 21:24:25,301] 59532 | assign zext_ln1039_688_fu_43590_p1 = icmp_ln1039_792_fu_43584_p2;
[2025-10-13 21:24:25,301]       |                                    ^
[2025-10-13 21:24:25,302] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59534:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_795_fu_43738_p2' generates 1 bits.
[2025-10-13 21:24:25,302] 59534 | assign zext_ln1039_689_fu_43744_p1 = icmp_ln1039_795_fu_43738_p2;
[2025-10-13 21:24:25,302]       |                                    ^
[2025-10-13 21:24:25,302] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59536:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_78_fu_30456_p2' generates 1 bits.
[2025-10-13 21:24:25,302] 59536 | assign zext_ln1039_68_fu_30462_p1 = icmp_ln1039_78_fu_30456_p2;
[2025-10-13 21:24:25,302]       |                                   ^
[2025-10-13 21:24:25,302] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59538:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_796_fu_43748_p2' generates 1 bits.
[2025-10-13 21:24:25,302] 59538 | assign zext_ln1039_690_fu_43754_p1 = icmp_ln1039_796_fu_43748_p2;
[2025-10-13 21:24:25,302]       |                                    ^
[2025-10-13 21:24:25,302] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59540:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_797_fu_43758_p2' generates 1 bits.
[2025-10-13 21:24:25,302] 59540 | assign zext_ln1039_691_fu_43764_p1 = icmp_ln1039_797_fu_43758_p2;
[2025-10-13 21:24:25,302]       |                                    ^
[2025-10-13 21:24:25,302] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59542:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_798_fu_43768_p2' generates 1 bits.
[2025-10-13 21:24:25,302] 59542 | assign zext_ln1039_692_fu_43774_p1 = icmp_ln1039_798_fu_43768_p2;
[2025-10-13 21:24:25,302]       |                                    ^
[2025-10-13 21:24:25,302] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59544:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_799_fu_43778_p2' generates 1 bits.
[2025-10-13 21:24:25,302] 59544 | assign zext_ln1039_693_fu_43784_p1 = icmp_ln1039_799_fu_43778_p2;
[2025-10-13 21:24:25,302]       |                                    ^
[2025-10-13 21:24:25,302] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59546:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_800_fu_43788_p2' generates 1 bits.
[2025-10-13 21:24:25,302] 59546 | assign zext_ln1039_694_fu_43794_p1 = icmp_ln1039_800_fu_43788_p2;
[2025-10-13 21:24:25,302]       |                                    ^
[2025-10-13 21:24:25,302] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59548:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_801_fu_43798_p2' generates 1 bits.
[2025-10-13 21:24:25,302] 59548 | assign zext_ln1039_695_fu_43804_p1 = icmp_ln1039_801_fu_43798_p2;
[2025-10-13 21:24:25,302]       |                                    ^
[2025-10-13 21:24:25,302] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59550:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_802_fu_43808_p2' generates 1 bits.
[2025-10-13 21:24:25,302] 59550 | assign zext_ln1039_696_fu_43814_p1 = icmp_ln1039_802_fu_43808_p2;
[2025-10-13 21:24:25,302]       |                                    ^
[2025-10-13 21:24:25,302] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59552:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_803_fu_43818_p2' generates 1 bits.
[2025-10-13 21:24:25,302] 59552 | assign zext_ln1039_697_fu_43824_p1 = icmp_ln1039_803_fu_43818_p2;
[2025-10-13 21:24:25,302]       |                                    ^
[2025-10-13 21:24:25,302] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59554:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_804_fu_43828_p2' generates 1 bits.
[2025-10-13 21:24:25,302] 59554 | assign zext_ln1039_698_fu_43834_p1 = icmp_ln1039_804_fu_43828_p2;
[2025-10-13 21:24:25,302]       |                                    ^
[2025-10-13 21:24:25,302] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59556:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_805_fu_43838_p2' generates 1 bits.
[2025-10-13 21:24:25,302] 59556 | assign zext_ln1039_699_fu_43844_p1 = icmp_ln1039_805_fu_43838_p2;
[2025-10-13 21:24:25,302]       |                                    ^
[2025-10-13 21:24:25,302] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59558:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_79_fu_30466_p2' generates 1 bits.
[2025-10-13 21:24:25,302] 59558 | assign zext_ln1039_69_fu_30472_p1 = icmp_ln1039_79_fu_30466_p2;
[2025-10-13 21:24:25,302]       |                                   ^
[2025-10-13 21:24:25,302] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59560:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_6_fu_29106_p2' generates 1 bits.
[2025-10-13 21:24:25,302] 59560 | assign zext_ln1039_6_fu_29112_p1 = icmp_ln1039_6_fu_29106_p2;
[2025-10-13 21:24:25,302]       |                                  ^
[2025-10-13 21:24:25,302] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59562:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_806_fu_43848_p2' generates 1 bits.
[2025-10-13 21:24:25,302] 59562 | assign zext_ln1039_700_fu_43854_p1 = icmp_ln1039_806_fu_43848_p2;
[2025-10-13 21:24:25,302]       |                                    ^
[2025-10-13 21:24:25,302] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59564:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_807_fu_43858_p2' generates 1 bits.
[2025-10-13 21:24:25,302] 59564 | assign zext_ln1039_701_fu_43864_p1 = icmp_ln1039_807_fu_43858_p2;
[2025-10-13 21:24:25,302]       |                                    ^
[2025-10-13 21:24:25,302] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59566:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_810_fu_44012_p2' generates 1 bits.
[2025-10-13 21:24:25,302] 59566 | assign zext_ln1039_702_fu_44018_p1 = icmp_ln1039_810_fu_44012_p2;
[2025-10-13 21:24:25,302]       |                                    ^
[2025-10-13 21:24:25,302] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59568:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_811_fu_44022_p2' generates 1 bits.
[2025-10-13 21:24:25,302] 59568 | assign zext_ln1039_703_fu_44028_p1 = icmp_ln1039_811_fu_44022_p2;
[2025-10-13 21:24:25,302]       |                                    ^
[2025-10-13 21:24:25,302] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59570:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_812_fu_44032_p2' generates 1 bits.
[2025-10-13 21:24:25,302] 59570 | assign zext_ln1039_704_fu_44038_p1 = icmp_ln1039_812_fu_44032_p2;
[2025-10-13 21:24:25,302]       |                                    ^
[2025-10-13 21:24:25,302] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59572:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_813_fu_44042_p2' generates 1 bits.
[2025-10-13 21:24:25,302] 59572 | assign zext_ln1039_705_fu_44048_p1 = icmp_ln1039_813_fu_44042_p2;
[2025-10-13 21:24:25,302]       |                                    ^
[2025-10-13 21:24:25,302] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59574:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_814_fu_44052_p2' generates 1 bits.
[2025-10-13 21:24:25,302] 59574 | assign zext_ln1039_706_fu_44058_p1 = icmp_ln1039_814_fu_44052_p2;
[2025-10-13 21:24:25,302]       |                                    ^
[2025-10-13 21:24:25,302] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59576:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_815_fu_44062_p2' generates 1 bits.
[2025-10-13 21:24:25,302] 59576 | assign zext_ln1039_707_fu_44068_p1 = icmp_ln1039_815_fu_44062_p2;
[2025-10-13 21:24:25,302]       |                                    ^
[2025-10-13 21:24:25,302] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59578:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_816_fu_44072_p2' generates 1 bits.
[2025-10-13 21:24:25,302] 59578 | assign zext_ln1039_708_fu_44078_p1 = icmp_ln1039_816_fu_44072_p2;
[2025-10-13 21:24:25,302]       |                                    ^
[2025-10-13 21:24:25,302] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59580:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_817_fu_44082_p2' generates 1 bits.
[2025-10-13 21:24:25,302] 59580 | assign zext_ln1039_709_fu_44088_p1 = icmp_ln1039_817_fu_44082_p2;
[2025-10-13 21:24:25,302]       |                                    ^
[2025-10-13 21:24:25,302] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59582:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_89_fu_30486_p2' generates 1 bits.
[2025-10-13 21:24:25,302] 59582 | assign zext_ln1039_70_fu_30492_p1 = icmp_ln1039_89_fu_30486_p2;
[2025-10-13 21:24:25,302]       |                                   ^
[2025-10-13 21:24:25,302] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59584:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_818_fu_44092_p2' generates 1 bits.
[2025-10-13 21:24:25,302] 59584 | assign zext_ln1039_710_fu_44098_p1 = icmp_ln1039_818_fu_44092_p2;
[2025-10-13 21:24:25,302]       |                                    ^
[2025-10-13 21:24:25,302] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59586:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_819_fu_44102_p2' generates 1 bits.
[2025-10-13 21:24:25,302] 59586 | assign zext_ln1039_711_fu_44108_p1 = icmp_ln1039_819_fu_44102_p2;
[2025-10-13 21:24:25,302]       |                                    ^
[2025-10-13 21:24:25,302] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59588:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_820_fu_44112_p2' generates 1 bits.
[2025-10-13 21:24:25,302] 59588 | assign zext_ln1039_712_fu_44118_p1 = icmp_ln1039_820_fu_44112_p2;
[2025-10-13 21:24:25,302]       |                                    ^
[2025-10-13 21:24:25,302] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59590:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_821_fu_44122_p2' generates 1 bits.
[2025-10-13 21:24:25,302] 59590 | assign zext_ln1039_713_fu_44128_p1 = icmp_ln1039_821_fu_44122_p2;
[2025-10-13 21:24:25,302]       |                                    ^
[2025-10-13 21:24:25,302] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59592:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_822_fu_44132_p2' generates 1 bits.
[2025-10-13 21:24:25,302] 59592 | assign zext_ln1039_714_fu_44138_p1 = icmp_ln1039_822_fu_44132_p2;
[2025-10-13 21:24:25,302]       |                                    ^
[2025-10-13 21:24:25,302] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59594:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_825_fu_44286_p2' generates 1 bits.
[2025-10-13 21:24:25,302] 59594 | assign zext_ln1039_715_fu_44292_p1 = icmp_ln1039_825_fu_44286_p2;
[2025-10-13 21:24:25,302]       |                                    ^
[2025-10-13 21:24:25,302] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59596:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_826_fu_44296_p2' generates 1 bits.
[2025-10-13 21:24:25,302] 59596 | assign zext_ln1039_716_fu_44302_p1 = icmp_ln1039_826_fu_44296_p2;
[2025-10-13 21:24:25,302]       |                                    ^
[2025-10-13 21:24:25,302] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59598:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_827_fu_44306_p2' generates 1 bits.
[2025-10-13 21:24:25,302] 59598 | assign zext_ln1039_717_fu_44312_p1 = icmp_ln1039_827_fu_44306_p2;
[2025-10-13 21:24:25,302]       |                                    ^
[2025-10-13 21:24:25,302] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59600:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_828_fu_44316_p2' generates 1 bits.
[2025-10-13 21:24:25,302] 59600 | assign zext_ln1039_718_fu_44322_p1 = icmp_ln1039_828_fu_44316_p2;
[2025-10-13 21:24:25,302]       |                                    ^
[2025-10-13 21:24:25,302] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59602:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_829_fu_44326_p2' generates 1 bits.
[2025-10-13 21:24:25,302] 59602 | assign zext_ln1039_719_fu_44332_p1 = icmp_ln1039_829_fu_44326_p2;
[2025-10-13 21:24:25,302]       |                                    ^
[2025-10-13 21:24:25,302] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59604:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_81_fu_30496_p2' generates 1 bits.
[2025-10-13 21:24:25,302] 59604 | assign zext_ln1039_71_fu_30502_p1 = icmp_ln1039_81_fu_30496_p2;
[2025-10-13 21:24:25,302]       |                                   ^
[2025-10-13 21:24:25,303] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59606:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_830_fu_44336_p2' generates 1 bits.
[2025-10-13 21:24:25,303] 59606 | assign zext_ln1039_720_fu_44342_p1 = icmp_ln1039_830_fu_44336_p2;
[2025-10-13 21:24:25,303]       |                                    ^
[2025-10-13 21:24:25,303] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59608:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_831_fu_44346_p2' generates 1 bits.
[2025-10-13 21:24:25,303] 59608 | assign zext_ln1039_721_fu_44352_p1 = icmp_ln1039_831_fu_44346_p2;
[2025-10-13 21:24:25,303]       |                                    ^
[2025-10-13 21:24:25,303] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59610:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_832_fu_44356_p2' generates 1 bits.
[2025-10-13 21:24:25,303] 59610 | assign zext_ln1039_722_fu_44362_p1 = icmp_ln1039_832_fu_44356_p2;
[2025-10-13 21:24:25,303]       |                                    ^
[2025-10-13 21:24:25,303] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59612:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_833_fu_44366_p2' generates 1 bits.
[2025-10-13 21:24:25,303] 59612 | assign zext_ln1039_723_fu_44372_p1 = icmp_ln1039_833_fu_44366_p2;
[2025-10-13 21:24:25,303]       |                                    ^
[2025-10-13 21:24:25,303] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59614:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_834_fu_44376_p2' generates 1 bits.
[2025-10-13 21:24:25,303] 59614 | assign zext_ln1039_724_fu_44382_p1 = icmp_ln1039_834_fu_44376_p2;
[2025-10-13 21:24:25,303]       |                                    ^
[2025-10-13 21:24:25,303] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59616:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_835_fu_44386_p2' generates 1 bits.
[2025-10-13 21:24:25,303] 59616 | assign zext_ln1039_725_fu_44392_p1 = icmp_ln1039_835_fu_44386_p2;
[2025-10-13 21:24:25,303]       |                                    ^
[2025-10-13 21:24:25,303] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59618:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_836_fu_44396_p2' generates 1 bits.
[2025-10-13 21:24:25,303] 59618 | assign zext_ln1039_726_fu_44402_p1 = icmp_ln1039_836_fu_44396_p2;
[2025-10-13 21:24:25,303]       |                                    ^
[2025-10-13 21:24:25,303] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59620:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_837_fu_44406_p2' generates 1 bits.
[2025-10-13 21:24:25,303] 59620 | assign zext_ln1039_727_fu_44412_p1 = icmp_ln1039_837_fu_44406_p2;
[2025-10-13 21:24:25,303]       |                                    ^
[2025-10-13 21:24:25,303] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59622:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_840_fu_44560_p2' generates 1 bits.
[2025-10-13 21:24:25,303] 59622 | assign zext_ln1039_728_fu_44566_p1 = icmp_ln1039_840_fu_44560_p2;
[2025-10-13 21:24:25,303]       |                                    ^
[2025-10-13 21:24:25,303] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59624:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_841_fu_44570_p2' generates 1 bits.
[2025-10-13 21:24:25,303] 59624 | assign zext_ln1039_729_fu_44576_p1 = icmp_ln1039_841_fu_44570_p2;
[2025-10-13 21:24:25,303]       |                                    ^
[2025-10-13 21:24:25,303] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59626:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_82_fu_30506_p2' generates 1 bits.
[2025-10-13 21:24:25,303] 59626 | assign zext_ln1039_72_fu_30512_p1 = icmp_ln1039_82_fu_30506_p2;
[2025-10-13 21:24:25,303]       |                                   ^
[2025-10-13 21:24:25,303] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59628:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_842_fu_44580_p2' generates 1 bits.
[2025-10-13 21:24:25,303] 59628 | assign zext_ln1039_730_fu_44586_p1 = icmp_ln1039_842_fu_44580_p2;
[2025-10-13 21:24:25,303]       |                                    ^
[2025-10-13 21:24:25,303] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59630:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_843_fu_44590_p2' generates 1 bits.
[2025-10-13 21:24:25,303] 59630 | assign zext_ln1039_731_fu_44596_p1 = icmp_ln1039_843_fu_44590_p2;
[2025-10-13 21:24:25,303]       |                                    ^
[2025-10-13 21:24:25,303] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59632:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_844_fu_44600_p2' generates 1 bits.
[2025-10-13 21:24:25,303] 59632 | assign zext_ln1039_732_fu_44606_p1 = icmp_ln1039_844_fu_44600_p2;
[2025-10-13 21:24:25,303]       |                                    ^
[2025-10-13 21:24:25,303] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59634:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_845_fu_44610_p2' generates 1 bits.
[2025-10-13 21:24:25,303] 59634 | assign zext_ln1039_733_fu_44616_p1 = icmp_ln1039_845_fu_44610_p2;
[2025-10-13 21:24:25,303]       |                                    ^
[2025-10-13 21:24:25,303] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59636:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_846_fu_44620_p2' generates 1 bits.
[2025-10-13 21:24:25,303] 59636 | assign zext_ln1039_734_fu_44626_p1 = icmp_ln1039_846_fu_44620_p2;
[2025-10-13 21:24:25,303]       |                                    ^
[2025-10-13 21:24:25,303] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59638:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_847_fu_44630_p2' generates 1 bits.
[2025-10-13 21:24:25,303] 59638 | assign zext_ln1039_735_fu_44636_p1 = icmp_ln1039_847_fu_44630_p2;
[2025-10-13 21:24:25,303]       |                                    ^
[2025-10-13 21:24:25,303] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59640:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_848_fu_44640_p2' generates 1 bits.
[2025-10-13 21:24:25,303] 59640 | assign zext_ln1039_736_fu_44646_p1 = icmp_ln1039_848_fu_44640_p2;
[2025-10-13 21:24:25,303]       |                                    ^
[2025-10-13 21:24:25,303] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59642:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_849_fu_44650_p2' generates 1 bits.
[2025-10-13 21:24:25,303] 59642 | assign zext_ln1039_737_fu_44656_p1 = icmp_ln1039_849_fu_44650_p2;
[2025-10-13 21:24:25,303]       |                                    ^
[2025-10-13 21:24:25,303] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59644:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_850_fu_44660_p2' generates 1 bits.
[2025-10-13 21:24:25,303] 59644 | assign zext_ln1039_738_fu_44666_p1 = icmp_ln1039_850_fu_44660_p2;
[2025-10-13 21:24:25,303]       |                                    ^
[2025-10-13 21:24:25,303] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59646:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_851_fu_44670_p2' generates 1 bits.
[2025-10-13 21:24:25,303] 59646 | assign zext_ln1039_739_fu_44676_p1 = icmp_ln1039_851_fu_44670_p2;
[2025-10-13 21:24:25,303]       |                                    ^
[2025-10-13 21:24:25,303] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59648:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_83_fu_30516_p2' generates 1 bits.
[2025-10-13 21:24:25,303] 59648 | assign zext_ln1039_73_fu_30522_p1 = icmp_ln1039_83_fu_30516_p2;
[2025-10-13 21:24:25,303]       |                                   ^
[2025-10-13 21:24:25,303] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59650:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_852_fu_44680_p2' generates 1 bits.
[2025-10-13 21:24:25,303] 59650 | assign zext_ln1039_740_fu_44686_p1 = icmp_ln1039_852_fu_44680_p2;
[2025-10-13 21:24:25,303]       |                                    ^
[2025-10-13 21:24:25,303] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59652:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_855_fu_44834_p2' generates 1 bits.
[2025-10-13 21:24:25,303] 59652 | assign zext_ln1039_741_fu_44840_p1 = icmp_ln1039_855_fu_44834_p2;
[2025-10-13 21:24:25,303]       |                                    ^
[2025-10-13 21:24:25,303] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59654:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_856_fu_44844_p2' generates 1 bits.
[2025-10-13 21:24:25,303] 59654 | assign zext_ln1039_742_fu_44850_p1 = icmp_ln1039_856_fu_44844_p2;
[2025-10-13 21:24:25,303]       |                                    ^
[2025-10-13 21:24:25,303] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59656:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_857_fu_44854_p2' generates 1 bits.
[2025-10-13 21:24:25,303] 59656 | assign zext_ln1039_743_fu_44860_p1 = icmp_ln1039_857_fu_44854_p2;
[2025-10-13 21:24:25,303]       |                                    ^
[2025-10-13 21:24:25,303] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59658:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_858_fu_44864_p2' generates 1 bits.
[2025-10-13 21:24:25,303] 59658 | assign zext_ln1039_744_fu_44870_p1 = icmp_ln1039_858_fu_44864_p2;
[2025-10-13 21:24:25,303]       |                                    ^
[2025-10-13 21:24:25,303] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59660:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_859_fu_44874_p2' generates 1 bits.
[2025-10-13 21:24:25,303] 59660 | assign zext_ln1039_745_fu_44880_p1 = icmp_ln1039_859_fu_44874_p2;
[2025-10-13 21:24:25,303]       |                                    ^
[2025-10-13 21:24:25,303] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59662:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_860_fu_44884_p2' generates 1 bits.
[2025-10-13 21:24:25,303] 59662 | assign zext_ln1039_746_fu_44890_p1 = icmp_ln1039_860_fu_44884_p2;
[2025-10-13 21:24:25,303]       |                                    ^
[2025-10-13 21:24:25,303] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59664:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_861_fu_44894_p2' generates 1 bits.
[2025-10-13 21:24:25,303] 59664 | assign zext_ln1039_747_fu_44900_p1 = icmp_ln1039_861_fu_44894_p2;
[2025-10-13 21:24:25,303]       |                                    ^
[2025-10-13 21:24:25,303] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59666:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_862_fu_44904_p2' generates 1 bits.
[2025-10-13 21:24:25,303] 59666 | assign zext_ln1039_748_fu_44910_p1 = icmp_ln1039_862_fu_44904_p2;
[2025-10-13 21:24:25,303]       |                                    ^
[2025-10-13 21:24:25,303] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59668:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_863_fu_44914_p2' generates 1 bits.
[2025-10-13 21:24:25,303] 59668 | assign zext_ln1039_749_fu_44920_p1 = icmp_ln1039_863_fu_44914_p2;
[2025-10-13 21:24:25,303]       |                                    ^
[2025-10-13 21:24:25,303] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59670:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_84_fu_30526_p2' generates 1 bits.
[2025-10-13 21:24:25,303] 59670 | assign zext_ln1039_74_fu_30532_p1 = icmp_ln1039_84_fu_30526_p2;
[2025-10-13 21:24:25,303]       |                                   ^
[2025-10-13 21:24:25,303] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59672:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_864_fu_44924_p2' generates 1 bits.
[2025-10-13 21:24:25,303] 59672 | assign zext_ln1039_750_fu_44930_p1 = icmp_ln1039_864_fu_44924_p2;
[2025-10-13 21:24:25,303]       |                                    ^
[2025-10-13 21:24:25,303] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59674:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_865_fu_44934_p2' generates 1 bits.
[2025-10-13 21:24:25,303] 59674 | assign zext_ln1039_751_fu_44940_p1 = icmp_ln1039_865_fu_44934_p2;
[2025-10-13 21:24:25,303]       |                                    ^
[2025-10-13 21:24:25,303] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59676:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_866_fu_44944_p2' generates 1 bits.
[2025-10-13 21:24:25,303] 59676 | assign zext_ln1039_752_fu_44950_p1 = icmp_ln1039_866_fu_44944_p2;
[2025-10-13 21:24:25,303]       |                                    ^
[2025-10-13 21:24:25,304] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59678:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_867_fu_44954_p2' generates 1 bits.
[2025-10-13 21:24:25,304] 59678 | assign zext_ln1039_753_fu_44960_p1 = icmp_ln1039_867_fu_44954_p2;
[2025-10-13 21:24:25,304]       |                                    ^
[2025-10-13 21:24:25,304] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59680:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_870_fu_45108_p2' generates 1 bits.
[2025-10-13 21:24:25,304] 59680 | assign zext_ln1039_754_fu_45114_p1 = icmp_ln1039_870_fu_45108_p2;
[2025-10-13 21:24:25,304]       |                                    ^
[2025-10-13 21:24:25,304] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59682:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_871_fu_45118_p2' generates 1 bits.
[2025-10-13 21:24:25,304] 59682 | assign zext_ln1039_755_fu_45124_p1 = icmp_ln1039_871_fu_45118_p2;
[2025-10-13 21:24:25,304]       |                                    ^
[2025-10-13 21:24:25,304] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59684:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_872_fu_45128_p2' generates 1 bits.
[2025-10-13 21:24:25,304] 59684 | assign zext_ln1039_756_fu_45134_p1 = icmp_ln1039_872_fu_45128_p2;
[2025-10-13 21:24:25,304]       |                                    ^
[2025-10-13 21:24:25,304] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59686:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_873_fu_45138_p2' generates 1 bits.
[2025-10-13 21:24:25,304] 59686 | assign zext_ln1039_757_fu_45144_p1 = icmp_ln1039_873_fu_45138_p2;
[2025-10-13 21:24:25,304]       |                                    ^
[2025-10-13 21:24:25,304] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59688:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_874_fu_45148_p2' generates 1 bits.
[2025-10-13 21:24:25,304] 59688 | assign zext_ln1039_758_fu_45154_p1 = icmp_ln1039_874_fu_45148_p2;
[2025-10-13 21:24:25,304]       |                                    ^
[2025-10-13 21:24:25,304] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59690:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_875_fu_45158_p2' generates 1 bits.
[2025-10-13 21:24:25,304] 59690 | assign zext_ln1039_759_fu_45164_p1 = icmp_ln1039_875_fu_45158_p2;
[2025-10-13 21:24:25,304]       |                                    ^
[2025-10-13 21:24:25,304] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59692:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_85_fu_30536_p2' generates 1 bits.
[2025-10-13 21:24:25,304] 59692 | assign zext_ln1039_75_fu_30542_p1 = icmp_ln1039_85_fu_30536_p2;
[2025-10-13 21:24:25,304]       |                                   ^
[2025-10-13 21:24:25,304] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59694:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_876_fu_45168_p2' generates 1 bits.
[2025-10-13 21:24:25,304] 59694 | assign zext_ln1039_760_fu_45174_p1 = icmp_ln1039_876_fu_45168_p2;
[2025-10-13 21:24:25,304]       |                                    ^
[2025-10-13 21:24:25,304] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59696:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_877_fu_45178_p2' generates 1 bits.
[2025-10-13 21:24:25,304] 59696 | assign zext_ln1039_761_fu_45184_p1 = icmp_ln1039_877_fu_45178_p2;
[2025-10-13 21:24:25,304]       |                                    ^
[2025-10-13 21:24:25,304] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59698:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_878_fu_45188_p2' generates 1 bits.
[2025-10-13 21:24:25,304] 59698 | assign zext_ln1039_762_fu_45194_p1 = icmp_ln1039_878_fu_45188_p2;
[2025-10-13 21:24:25,304]       |                                    ^
[2025-10-13 21:24:25,304] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59700:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_879_fu_45198_p2' generates 1 bits.
[2025-10-13 21:24:25,304] 59700 | assign zext_ln1039_763_fu_45204_p1 = icmp_ln1039_879_fu_45198_p2;
[2025-10-13 21:24:25,304]       |                                    ^
[2025-10-13 21:24:25,304] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59702:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_880_fu_45208_p2' generates 1 bits.
[2025-10-13 21:24:25,304] 59702 | assign zext_ln1039_764_fu_45214_p1 = icmp_ln1039_880_fu_45208_p2;
[2025-10-13 21:24:25,304]       |                                    ^
[2025-10-13 21:24:25,304] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59704:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_881_fu_45218_p2' generates 1 bits.
[2025-10-13 21:24:25,304] 59704 | assign zext_ln1039_765_fu_45224_p1 = icmp_ln1039_881_fu_45218_p2;
[2025-10-13 21:24:25,304]       |                                    ^
[2025-10-13 21:24:25,304] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59706:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_882_fu_45228_p2' generates 1 bits.
[2025-10-13 21:24:25,304] 59706 | assign zext_ln1039_766_fu_45234_p1 = icmp_ln1039_882_fu_45228_p2;
[2025-10-13 21:24:25,304]       |                                    ^
[2025-10-13 21:24:25,304] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59708:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_885_fu_45382_p2' generates 1 bits.
[2025-10-13 21:24:25,304] 59708 | assign zext_ln1039_767_fu_45388_p1 = icmp_ln1039_885_fu_45382_p2;
[2025-10-13 21:24:25,304]       |                                    ^
[2025-10-13 21:24:25,304] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59710:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_899_fu_45402_p2' generates 1 bits.
[2025-10-13 21:24:25,304] 59710 | assign zext_ln1039_768_fu_45408_p1 = icmp_ln1039_899_fu_45402_p2;
[2025-10-13 21:24:25,304]       |                                    ^
[2025-10-13 21:24:25,304] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59712:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_887_fu_45412_p2' generates 1 bits.
[2025-10-13 21:24:25,304] 59712 | assign zext_ln1039_769_fu_45418_p1 = icmp_ln1039_887_fu_45412_p2;
[2025-10-13 21:24:25,304]       |                                    ^
[2025-10-13 21:24:25,304] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59714:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_86_fu_30546_p2' generates 1 bits.
[2025-10-13 21:24:25,304] 59714 | assign zext_ln1039_76_fu_30552_p1 = icmp_ln1039_86_fu_30546_p2;
[2025-10-13 21:24:25,304]       |                                   ^
[2025-10-13 21:24:25,304] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59716:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_888_fu_45422_p2' generates 1 bits.
[2025-10-13 21:24:25,304] 59716 | assign zext_ln1039_770_fu_45428_p1 = icmp_ln1039_888_fu_45422_p2;
[2025-10-13 21:24:25,304]       |                                    ^
[2025-10-13 21:24:25,304] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59718:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_889_fu_45432_p2' generates 1 bits.
[2025-10-13 21:24:25,304] 59718 | assign zext_ln1039_771_fu_45438_p1 = icmp_ln1039_889_fu_45432_p2;
[2025-10-13 21:24:25,304]       |                                    ^
[2025-10-13 21:24:25,304] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59720:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_890_fu_45442_p2' generates 1 bits.
[2025-10-13 21:24:25,304] 59720 | assign zext_ln1039_772_fu_45448_p1 = icmp_ln1039_890_fu_45442_p2;
[2025-10-13 21:24:25,304]       |                                    ^
[2025-10-13 21:24:25,304] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59722:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_891_fu_45452_p2' generates 1 bits.
[2025-10-13 21:24:25,304] 59722 | assign zext_ln1039_773_fu_45458_p1 = icmp_ln1039_891_fu_45452_p2;
[2025-10-13 21:24:25,304]       |                                    ^
[2025-10-13 21:24:25,304] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59724:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_892_fu_45462_p2' generates 1 bits.
[2025-10-13 21:24:25,304] 59724 | assign zext_ln1039_774_fu_45468_p1 = icmp_ln1039_892_fu_45462_p2;
[2025-10-13 21:24:25,304]       |                                    ^
[2025-10-13 21:24:25,304] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59726:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_893_fu_45472_p2' generates 1 bits.
[2025-10-13 21:24:25,304] 59726 | assign zext_ln1039_775_fu_45478_p1 = icmp_ln1039_893_fu_45472_p2;
[2025-10-13 21:24:25,304]       |                                    ^
[2025-10-13 21:24:25,304] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59728:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_894_fu_45482_p2' generates 1 bits.
[2025-10-13 21:24:25,304] 59728 | assign zext_ln1039_776_fu_45488_p1 = icmp_ln1039_894_fu_45482_p2;
[2025-10-13 21:24:25,304]       |                                    ^
[2025-10-13 21:24:25,304] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59730:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_895_fu_45492_p2' generates 1 bits.
[2025-10-13 21:24:25,304] 59730 | assign zext_ln1039_777_fu_45498_p1 = icmp_ln1039_895_fu_45492_p2;
[2025-10-13 21:24:25,304]       |                                    ^
[2025-10-13 21:24:25,304] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59732:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_896_fu_45502_p2' generates 1 bits.
[2025-10-13 21:24:25,304] 59732 | assign zext_ln1039_778_fu_45508_p1 = icmp_ln1039_896_fu_45502_p2;
[2025-10-13 21:24:25,304]       |                                    ^
[2025-10-13 21:24:25,304] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59734:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_897_fu_45512_p2' generates 1 bits.
[2025-10-13 21:24:25,304] 59734 | assign zext_ln1039_779_fu_45518_p1 = icmp_ln1039_897_fu_45512_p2;
[2025-10-13 21:24:25,304]       |                                    ^
[2025-10-13 21:24:25,304] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59736:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_87_fu_30556_p2' generates 1 bits.
[2025-10-13 21:24:25,304] 59736 | assign zext_ln1039_77_fu_30562_p1 = icmp_ln1039_87_fu_30556_p2;
[2025-10-13 21:24:25,304]       |                                   ^
[2025-10-13 21:24:25,304] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59738:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_900_fu_45676_p2' generates 1 bits.
[2025-10-13 21:24:25,304] 59738 | assign zext_ln1039_780_fu_45682_p1 = icmp_ln1039_900_fu_45676_p2;
[2025-10-13 21:24:25,304]       |                                    ^
[2025-10-13 21:24:25,304] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59740:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_901_fu_45686_p2' generates 1 bits.
[2025-10-13 21:24:25,304] 59740 | assign zext_ln1039_781_fu_45692_p1 = icmp_ln1039_901_fu_45686_p2;
[2025-10-13 21:24:25,304]       |                                    ^
[2025-10-13 21:24:25,304] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59742:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_902_fu_45696_p2' generates 1 bits.
[2025-10-13 21:24:25,304] 59742 | assign zext_ln1039_782_fu_45702_p1 = icmp_ln1039_902_fu_45696_p2;
[2025-10-13 21:24:25,304]       |                                    ^
[2025-10-13 21:24:25,304] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59744:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_903_fu_45706_p2' generates 1 bits.
[2025-10-13 21:24:25,304] 59744 | assign zext_ln1039_783_fu_45712_p1 = icmp_ln1039_903_fu_45706_p2;
[2025-10-13 21:24:25,304]       |                                    ^
[2025-10-13 21:24:25,304] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59746:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_904_fu_45716_p2' generates 1 bits.
[2025-10-13 21:24:25,304] 59746 | assign zext_ln1039_784_fu_45722_p1 = icmp_ln1039_904_fu_45716_p2;
[2025-10-13 21:24:25,304]       |                                    ^
[2025-10-13 21:24:25,304] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59748:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_905_fu_45726_p2' generates 1 bits.
[2025-10-13 21:24:25,304] 59748 | assign zext_ln1039_785_fu_45732_p1 = icmp_ln1039_905_fu_45726_p2;
[2025-10-13 21:24:25,304]       |                                    ^
[2025-10-13 21:24:25,304] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59750:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_906_fu_45736_p2' generates 1 bits.
[2025-10-13 21:24:25,305] 59750 | assign zext_ln1039_786_fu_45742_p1 = icmp_ln1039_906_fu_45736_p2;
[2025-10-13 21:24:25,305]       |                                    ^
[2025-10-13 21:24:25,305] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59752:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_907_fu_45746_p2' generates 1 bits.
[2025-10-13 21:24:25,305] 59752 | assign zext_ln1039_787_fu_45752_p1 = icmp_ln1039_907_fu_45746_p2;
[2025-10-13 21:24:25,305]       |                                    ^
[2025-10-13 21:24:25,305] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59754:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_908_fu_45756_p2' generates 1 bits.
[2025-10-13 21:24:25,305] 59754 | assign zext_ln1039_788_fu_45762_p1 = icmp_ln1039_908_fu_45756_p2;
[2025-10-13 21:24:25,305]       |                                    ^
[2025-10-13 21:24:25,305] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59756:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_909_fu_45766_p2' generates 1 bits.
[2025-10-13 21:24:25,305] 59756 | assign zext_ln1039_789_fu_45772_p1 = icmp_ln1039_909_fu_45766_p2;
[2025-10-13 21:24:25,305]       |                                    ^
[2025-10-13 21:24:25,305] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59758:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_90_fu_30710_p2' generates 1 bits.
[2025-10-13 21:24:25,305] 59758 | assign zext_ln1039_78_fu_30716_p1 = icmp_ln1039_90_fu_30710_p2;
[2025-10-13 21:24:25,305]       |                                   ^
[2025-10-13 21:24:25,305] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59760:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_910_fu_45776_p2' generates 1 bits.
[2025-10-13 21:24:25,305] 59760 | assign zext_ln1039_790_fu_45782_p1 = icmp_ln1039_910_fu_45776_p2;
[2025-10-13 21:24:25,305]       |                                    ^
[2025-10-13 21:24:25,305] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59762:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_911_fu_45786_p2' generates 1 bits.
[2025-10-13 21:24:25,305] 59762 | assign zext_ln1039_791_fu_45792_p1 = icmp_ln1039_911_fu_45786_p2;
[2025-10-13 21:24:25,305]       |                                    ^
[2025-10-13 21:24:25,305] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59764:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_912_fu_45796_p2' generates 1 bits.
[2025-10-13 21:24:25,305] 59764 | assign zext_ln1039_792_fu_45802_p1 = icmp_ln1039_912_fu_45796_p2;
[2025-10-13 21:24:25,305]       |                                    ^
[2025-10-13 21:24:25,305] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59766:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_915_fu_45950_p2' generates 1 bits.
[2025-10-13 21:24:25,305] 59766 | assign zext_ln1039_793_fu_45956_p1 = icmp_ln1039_915_fu_45950_p2;
[2025-10-13 21:24:25,305]       |                                    ^
[2025-10-13 21:24:25,305] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59768:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_916_fu_45960_p2' generates 1 bits.
[2025-10-13 21:24:25,305] 59768 | assign zext_ln1039_794_fu_45966_p1 = icmp_ln1039_916_fu_45960_p2;
[2025-10-13 21:24:25,305]       |                                    ^
[2025-10-13 21:24:25,305] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59770:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_917_fu_45970_p2' generates 1 bits.
[2025-10-13 21:24:25,305] 59770 | assign zext_ln1039_795_fu_45976_p1 = icmp_ln1039_917_fu_45970_p2;
[2025-10-13 21:24:25,305]       |                                    ^
[2025-10-13 21:24:25,305] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59772:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_918_fu_45980_p2' generates 1 bits.
[2025-10-13 21:24:25,305] 59772 | assign zext_ln1039_796_fu_45986_p1 = icmp_ln1039_918_fu_45980_p2;
[2025-10-13 21:24:25,305]       |                                    ^
[2025-10-13 21:24:25,305] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59774:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_919_fu_45990_p2' generates 1 bits.
[2025-10-13 21:24:25,305] 59774 | assign zext_ln1039_797_fu_45996_p1 = icmp_ln1039_919_fu_45990_p2;
[2025-10-13 21:24:25,305]       |                                    ^
[2025-10-13 21:24:25,305] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59776:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_920_fu_46000_p2' generates 1 bits.
[2025-10-13 21:24:25,305] 59776 | assign zext_ln1039_798_fu_46006_p1 = icmp_ln1039_920_fu_46000_p2;
[2025-10-13 21:24:25,305]       |                                    ^
[2025-10-13 21:24:25,305] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59778:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_921_fu_46010_p2' generates 1 bits.
[2025-10-13 21:24:25,305] 59778 | assign zext_ln1039_799_fu_46016_p1 = icmp_ln1039_921_fu_46010_p2;
[2025-10-13 21:24:25,305]       |                                    ^
[2025-10-13 21:24:25,305] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59780:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_91_fu_30720_p2' generates 1 bits.
[2025-10-13 21:24:25,305] 59780 | assign zext_ln1039_79_fu_30726_p1 = icmp_ln1039_91_fu_30720_p2;
[2025-10-13 21:24:25,305]       |                                   ^
[2025-10-13 21:24:25,305] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59782:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_7_fu_29116_p2' generates 1 bits.
[2025-10-13 21:24:25,305] 59782 | assign zext_ln1039_7_fu_29122_p1 = icmp_ln1039_7_fu_29116_p2;
[2025-10-13 21:24:25,305]       |                                  ^
[2025-10-13 21:24:25,305] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59784:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_922_fu_46020_p2' generates 1 bits.
[2025-10-13 21:24:25,305] 59784 | assign zext_ln1039_800_fu_46026_p1 = icmp_ln1039_922_fu_46020_p2;
[2025-10-13 21:24:25,305]       |                                    ^
[2025-10-13 21:24:25,305] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59786:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_923_fu_46030_p2' generates 1 bits.
[2025-10-13 21:24:25,305] 59786 | assign zext_ln1039_801_fu_46036_p1 = icmp_ln1039_923_fu_46030_p2;
[2025-10-13 21:24:25,305]       |                                    ^
[2025-10-13 21:24:25,305] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59788:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_924_fu_46040_p2' generates 1 bits.
[2025-10-13 21:24:25,305] 59788 | assign zext_ln1039_802_fu_46046_p1 = icmp_ln1039_924_fu_46040_p2;
[2025-10-13 21:24:25,305]       |                                    ^
[2025-10-13 21:24:25,305] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59790:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_925_fu_46050_p2' generates 1 bits.
[2025-10-13 21:24:25,305] 59790 | assign zext_ln1039_803_fu_46056_p1 = icmp_ln1039_925_fu_46050_p2;
[2025-10-13 21:24:25,305]       |                                    ^
[2025-10-13 21:24:25,305] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59792:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_926_fu_46060_p2' generates 1 bits.
[2025-10-13 21:24:25,305] 59792 | assign zext_ln1039_804_fu_46066_p1 = icmp_ln1039_926_fu_46060_p2;
[2025-10-13 21:24:25,305]       |                                    ^
[2025-10-13 21:24:25,305] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59794:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_929_fu_46080_p2' generates 1 bits.
[2025-10-13 21:24:25,305] 59794 | assign zext_ln1039_805_fu_46086_p1 = icmp_ln1039_929_fu_46080_p2;
[2025-10-13 21:24:25,305]       |                                    ^
[2025-10-13 21:24:25,305] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59796:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_930_fu_46234_p2' generates 1 bits.
[2025-10-13 21:24:25,305] 59796 | assign zext_ln1039_806_fu_46240_p1 = icmp_ln1039_930_fu_46234_p2;
[2025-10-13 21:24:25,305]       |                                    ^
[2025-10-13 21:24:25,305] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59798:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_931_fu_46244_p2' generates 1 bits.
[2025-10-13 21:24:25,305] 59798 | assign zext_ln1039_807_fu_46250_p1 = icmp_ln1039_931_fu_46244_p2;
[2025-10-13 21:24:25,305]       |                                    ^
[2025-10-13 21:24:25,305] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59800:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_932_fu_46254_p2' generates 1 bits.
[2025-10-13 21:24:25,305] 59800 | assign zext_ln1039_808_fu_46260_p1 = icmp_ln1039_932_fu_46254_p2;
[2025-10-13 21:24:25,305]       |                                    ^
[2025-10-13 21:24:25,305] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59802:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_933_fu_46264_p2' generates 1 bits.
[2025-10-13 21:24:25,305] 59802 | assign zext_ln1039_809_fu_46270_p1 = icmp_ln1039_933_fu_46264_p2;
[2025-10-13 21:24:25,305]       |                                    ^
[2025-10-13 21:24:25,305] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59804:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_92_fu_30730_p2' generates 1 bits.
[2025-10-13 21:24:25,305] 59804 | assign zext_ln1039_80_fu_30736_p1 = icmp_ln1039_92_fu_30730_p2;
[2025-10-13 21:24:25,305]       |                                   ^
[2025-10-13 21:24:25,305] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59806:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_934_fu_46274_p2' generates 1 bits.
[2025-10-13 21:24:25,305] 59806 | assign zext_ln1039_810_fu_46280_p1 = icmp_ln1039_934_fu_46274_p2;
[2025-10-13 21:24:25,305]       |                                    ^
[2025-10-13 21:24:25,305] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59808:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_935_fu_46284_p2' generates 1 bits.
[2025-10-13 21:24:25,305] 59808 | assign zext_ln1039_811_fu_46290_p1 = icmp_ln1039_935_fu_46284_p2;
[2025-10-13 21:24:25,305]       |                                    ^
[2025-10-13 21:24:25,305] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59810:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_944_fu_46304_p2' generates 1 bits.
[2025-10-13 21:24:25,305] 59810 | assign zext_ln1039_812_fu_46310_p1 = icmp_ln1039_944_fu_46304_p2;
[2025-10-13 21:24:25,305]       |                                    ^
[2025-10-13 21:24:25,305] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59812:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_937_fu_46314_p2' generates 1 bits.
[2025-10-13 21:24:25,305] 59812 | assign zext_ln1039_813_fu_46320_p1 = icmp_ln1039_937_fu_46314_p2;
[2025-10-13 21:24:25,305]       |                                    ^
[2025-10-13 21:24:25,305] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59814:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_938_fu_46324_p2' generates 1 bits.
[2025-10-13 21:24:25,305] 59814 | assign zext_ln1039_814_fu_46330_p1 = icmp_ln1039_938_fu_46324_p2;
[2025-10-13 21:24:25,305]       |                                    ^
[2025-10-13 21:24:25,305] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59816:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_939_fu_46334_p2' generates 1 bits.
[2025-10-13 21:24:25,305] 59816 | assign zext_ln1039_815_fu_46340_p1 = icmp_ln1039_939_fu_46334_p2;
[2025-10-13 21:24:25,305]       |                                    ^
[2025-10-13 21:24:25,305] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59818:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_940_fu_46344_p2' generates 1 bits.
[2025-10-13 21:24:25,305] 59818 | assign zext_ln1039_816_fu_46350_p1 = icmp_ln1039_940_fu_46344_p2;
[2025-10-13 21:24:25,305]       |                                    ^
[2025-10-13 21:24:25,305] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59820:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_941_fu_46354_p2' generates 1 bits.
[2025-10-13 21:24:25,306] 59820 | assign zext_ln1039_817_fu_46360_p1 = icmp_ln1039_941_fu_46354_p2;
[2025-10-13 21:24:25,306]       |                                    ^
[2025-10-13 21:24:25,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59822:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_942_fu_46364_p2' generates 1 bits.
[2025-10-13 21:24:25,306] 59822 | assign zext_ln1039_818_fu_46370_p1 = icmp_ln1039_942_fu_46364_p2;
[2025-10-13 21:24:25,306]       |                                    ^
[2025-10-13 21:24:25,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59824:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_945_fu_46518_p2' generates 1 bits.
[2025-10-13 21:24:25,306] 59824 | assign zext_ln1039_819_fu_46524_p1 = icmp_ln1039_945_fu_46518_p2;
[2025-10-13 21:24:25,306]       |                                    ^
[2025-10-13 21:24:25,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59826:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_93_fu_30740_p2' generates 1 bits.
[2025-10-13 21:24:25,306] 59826 | assign zext_ln1039_81_fu_30746_p1 = icmp_ln1039_93_fu_30740_p2;
[2025-10-13 21:24:25,306]       |                                   ^
[2025-10-13 21:24:25,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59828:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_959_fu_46538_p2' generates 1 bits.
[2025-10-13 21:24:25,306] 59828 | assign zext_ln1039_820_fu_46544_p1 = icmp_ln1039_959_fu_46538_p2;
[2025-10-13 21:24:25,306]       |                                    ^
[2025-10-13 21:24:25,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59830:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_947_fu_46548_p2' generates 1 bits.
[2025-10-13 21:24:25,306] 59830 | assign zext_ln1039_821_fu_46554_p1 = icmp_ln1039_947_fu_46548_p2;
[2025-10-13 21:24:25,306]       |                                    ^
[2025-10-13 21:24:25,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59832:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_948_fu_46558_p2' generates 1 bits.
[2025-10-13 21:24:25,306] 59832 | assign zext_ln1039_822_fu_46564_p1 = icmp_ln1039_948_fu_46558_p2;
[2025-10-13 21:24:25,306]       |                                    ^
[2025-10-13 21:24:25,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59834:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_949_fu_46568_p2' generates 1 bits.
[2025-10-13 21:24:25,306] 59834 | assign zext_ln1039_823_fu_46574_p1 = icmp_ln1039_949_fu_46568_p2;
[2025-10-13 21:24:25,306]       |                                    ^
[2025-10-13 21:24:25,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59836:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_950_fu_46578_p2' generates 1 bits.
[2025-10-13 21:24:25,306] 59836 | assign zext_ln1039_824_fu_46584_p1 = icmp_ln1039_950_fu_46578_p2;
[2025-10-13 21:24:25,306]       |                                    ^
[2025-10-13 21:24:25,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59838:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_951_fu_46588_p2' generates 1 bits.
[2025-10-13 21:24:25,306] 59838 | assign zext_ln1039_825_fu_46594_p1 = icmp_ln1039_951_fu_46588_p2;
[2025-10-13 21:24:25,306]       |                                    ^
[2025-10-13 21:24:25,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59840:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_952_fu_46598_p2' generates 1 bits.
[2025-10-13 21:24:25,306] 59840 | assign zext_ln1039_826_fu_46604_p1 = icmp_ln1039_952_fu_46598_p2;
[2025-10-13 21:24:25,306]       |                                    ^
[2025-10-13 21:24:25,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59842:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_953_fu_46608_p2' generates 1 bits.
[2025-10-13 21:24:25,306] 59842 | assign zext_ln1039_827_fu_46614_p1 = icmp_ln1039_953_fu_46608_p2;
[2025-10-13 21:24:25,306]       |                                    ^
[2025-10-13 21:24:25,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59844:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_954_fu_46618_p2' generates 1 bits.
[2025-10-13 21:24:25,306] 59844 | assign zext_ln1039_828_fu_46624_p1 = icmp_ln1039_954_fu_46618_p2;
[2025-10-13 21:24:25,306]       |                                    ^
[2025-10-13 21:24:25,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59846:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_955_fu_46628_p2' generates 1 bits.
[2025-10-13 21:24:25,306] 59846 | assign zext_ln1039_829_fu_46634_p1 = icmp_ln1039_955_fu_46628_p2;
[2025-10-13 21:24:25,306]       |                                    ^
[2025-10-13 21:24:25,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59848:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_94_fu_30750_p2' generates 1 bits.
[2025-10-13 21:24:25,306] 59848 | assign zext_ln1039_82_fu_30756_p1 = icmp_ln1039_94_fu_30750_p2;
[2025-10-13 21:24:25,306]       |                                   ^
[2025-10-13 21:24:25,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59850:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_956_fu_46638_p2' generates 1 bits.
[2025-10-13 21:24:25,306] 59850 | assign zext_ln1039_830_fu_46644_p1 = icmp_ln1039_956_fu_46638_p2;
[2025-10-13 21:24:25,306]       |                                    ^
[2025-10-13 21:24:25,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59852:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_957_fu_46648_p2' generates 1 bits.
[2025-10-13 21:24:25,306] 59852 | assign zext_ln1039_831_fu_46654_p1 = icmp_ln1039_957_fu_46648_p2;
[2025-10-13 21:24:25,306]       |                                    ^
[2025-10-13 21:24:25,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59854:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_95_fu_30760_p2' generates 1 bits.
[2025-10-13 21:24:25,306] 59854 | assign zext_ln1039_83_fu_30766_p1 = icmp_ln1039_95_fu_30760_p2;
[2025-10-13 21:24:25,306]       |                                   ^
[2025-10-13 21:24:25,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59856:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_96_fu_30770_p2' generates 1 bits.
[2025-10-13 21:24:25,306] 59856 | assign zext_ln1039_84_fu_30776_p1 = icmp_ln1039_96_fu_30770_p2;
[2025-10-13 21:24:25,306]       |                                   ^
[2025-10-13 21:24:25,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59858:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_97_fu_30780_p2' generates 1 bits.
[2025-10-13 21:24:25,306] 59858 | assign zext_ln1039_85_fu_30786_p1 = icmp_ln1039_97_fu_30780_p2;
[2025-10-13 21:24:25,306]       |                                   ^
[2025-10-13 21:24:25,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59860:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_98_fu_30790_p2' generates 1 bits.
[2025-10-13 21:24:25,306] 59860 | assign zext_ln1039_86_fu_30796_p1 = icmp_ln1039_98_fu_30790_p2;
[2025-10-13 21:24:25,306]       |                                   ^
[2025-10-13 21:24:25,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59862:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_99_fu_30800_p2' generates 1 bits.
[2025-10-13 21:24:25,306] 59862 | assign zext_ln1039_87_fu_30806_p1 = icmp_ln1039_99_fu_30800_p2;
[2025-10-13 21:24:25,306]       |                                   ^
[2025-10-13 21:24:25,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59864:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_100_fu_30810_p2' generates 1 bits.
[2025-10-13 21:24:25,306] 59864 | assign zext_ln1039_88_fu_30816_p1 = icmp_ln1039_100_fu_30810_p2;
[2025-10-13 21:24:25,306]       |                                   ^
[2025-10-13 21:24:25,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59866:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_101_fu_30820_p2' generates 1 bits.
[2025-10-13 21:24:25,306] 59866 | assign zext_ln1039_89_fu_30826_p1 = icmp_ln1039_101_fu_30820_p2;
[2025-10-13 21:24:25,306]       |                                   ^
[2025-10-13 21:24:25,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59868:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_8_fu_29126_p2' generates 1 bits.
[2025-10-13 21:24:25,306] 59868 | assign zext_ln1039_8_fu_29132_p1 = icmp_ln1039_8_fu_29126_p2;
[2025-10-13 21:24:25,306]       |                                  ^
[2025-10-13 21:24:25,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59870:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_102_fu_30830_p2' generates 1 bits.
[2025-10-13 21:24:25,306] 59870 | assign zext_ln1039_90_fu_30836_p1 = icmp_ln1039_102_fu_30830_p2;
[2025-10-13 21:24:25,306]       |                                   ^
[2025-10-13 21:24:25,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59872:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_105_fu_30984_p2' generates 1 bits.
[2025-10-13 21:24:25,306] 59872 | assign zext_ln1039_91_fu_30990_p1 = icmp_ln1039_105_fu_30984_p2;
[2025-10-13 21:24:25,306]       |                                   ^
[2025-10-13 21:24:25,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59874:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_106_fu_30994_p2' generates 1 bits.
[2025-10-13 21:24:25,306] 59874 | assign zext_ln1039_92_fu_31000_p1 = icmp_ln1039_106_fu_30994_p2;
[2025-10-13 21:24:25,306]       |                                   ^
[2025-10-13 21:24:25,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59876:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_119_fu_31014_p2' generates 1 bits.
[2025-10-13 21:24:25,306] 59876 | assign zext_ln1039_93_fu_31020_p1 = icmp_ln1039_119_fu_31014_p2;
[2025-10-13 21:24:25,306]       |                                   ^
[2025-10-13 21:24:25,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59878:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_108_fu_31024_p2' generates 1 bits.
[2025-10-13 21:24:25,306] 59878 | assign zext_ln1039_94_fu_31030_p1 = icmp_ln1039_108_fu_31024_p2;
[2025-10-13 21:24:25,306]       |                                   ^
[2025-10-13 21:24:25,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59880:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_109_fu_31034_p2' generates 1 bits.
[2025-10-13 21:24:25,306] 59880 | assign zext_ln1039_95_fu_31040_p1 = icmp_ln1039_109_fu_31034_p2;
[2025-10-13 21:24:25,306]       |                                   ^
[2025-10-13 21:24:25,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59882:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_110_fu_31044_p2' generates 1 bits.
[2025-10-13 21:24:25,306] 59882 | assign zext_ln1039_96_fu_31050_p1 = icmp_ln1039_110_fu_31044_p2;
[2025-10-13 21:24:25,306]       |                                   ^
[2025-10-13 21:24:25,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59884:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_111_fu_31054_p2' generates 1 bits.
[2025-10-13 21:24:25,306] 59884 | assign zext_ln1039_97_fu_31060_p1 = icmp_ln1039_111_fu_31054_p2;
[2025-10-13 21:24:25,306]       |                                   ^
[2025-10-13 21:24:25,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59886:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_112_fu_31064_p2' generates 1 bits.
[2025-10-13 21:24:25,306] 59886 | assign zext_ln1039_98_fu_31070_p1 = icmp_ln1039_112_fu_31064_p2;
[2025-10-13 21:24:25,306]       |                                   ^
[2025-10-13 21:24:25,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59888:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_113_fu_31074_p2' generates 1 bits.
[2025-10-13 21:24:25,306] 59888 | assign zext_ln1039_99_fu_31080_p1 = icmp_ln1039_113_fu_31074_p2;
[2025-10-13 21:24:25,306]       |                                   ^
[2025-10-13 21:24:25,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59890:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_9_fu_29136_p2' generates 1 bits.
[2025-10-13 21:24:25,306] 59890 | assign zext_ln1039_9_fu_29142_p1 = icmp_ln1039_9_fu_29136_p2;
[2025-10-13 21:24:25,306]       |                                  ^
[2025-10-13 21:24:25,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59892:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_fu_29046_p2' generates 1 bits.
[2025-10-13 21:24:25,307] 59892 | assign zext_ln1039_fu_29052_p1 = icmp_ln1039_fu_29046_p2;
[2025-10-13 21:24:25,307]       |                                ^
[2025-10-13 21:24:25,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59894:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_10_reg_52908' generates 4 bits.
[2025-10-13 21:24:25,307] 59894 | assign zext_ln1494_10_fu_15720_p1 = r_V_10_reg_52908;
[2025-10-13 21:24:25,307]       |                                   ^
[2025-10-13 21:24:25,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59896:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_11_reg_52913_pp0_iter2_reg' generates 4 bits.
[2025-10-13 21:24:25,307] 59896 | assign zext_ln1494_11_fu_17521_p1 = r_V_11_reg_52913_pp0_iter2_reg;
[2025-10-13 21:24:25,307]       |                                   ^
[2025-10-13 21:24:25,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59898:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_12_reg_52918' generates 4 bits.
[2025-10-13 21:24:25,307] 59898 | assign zext_ln1494_12_fu_15726_p1 = r_V_12_reg_52918;
[2025-10-13 21:24:25,307]       |                                   ^
[2025-10-13 21:24:25,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59900:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_13_reg_52923_pp0_iter1_reg' generates 4 bits.
[2025-10-13 21:24:25,307] 59900 | assign zext_ln1494_13_fu_16722_p1 = r_V_13_reg_52923_pp0_iter1_reg;
[2025-10-13 21:24:25,307]       |                                   ^
[2025-10-13 21:24:25,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59902:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_14_reg_52928_pp0_iter2_reg' generates 4 bits.
[2025-10-13 21:24:25,307] 59902 | assign zext_ln1494_14_fu_17537_p1 = r_V_14_reg_52928_pp0_iter2_reg;
[2025-10-13 21:24:25,307]       |                                   ^
[2025-10-13 21:24:25,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59904:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_15_reg_52933' generates 4 bits.
[2025-10-13 21:24:25,307] 59904 | assign zext_ln1494_15_fu_15732_p1 = r_V_15_reg_52933;
[2025-10-13 21:24:25,307]       |                                   ^
[2025-10-13 21:24:25,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59906:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_1_reg_52863' generates 4 bits.
[2025-10-13 21:24:25,307] 59906 | assign zext_ln1494_1_fu_15708_p1 = r_V_1_reg_52863;
[2025-10-13 21:24:25,307]       |                                  ^
[2025-10-13 21:24:25,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59908:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_2_reg_52868_pp0_iter2_reg' generates 4 bits.
[2025-10-13 21:24:25,307] 59908 | assign zext_ln1494_2_fu_17457_p1 = r_V_2_reg_52868_pp0_iter2_reg;
[2025-10-13 21:24:25,307]       |                                  ^
[2025-10-13 21:24:25,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59910:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_3_reg_52873_pp0_iter1_reg' generates 4 bits.
[2025-10-13 21:24:25,307] 59910 | assign zext_ln1494_3_fu_16710_p1 = r_V_3_reg_52873_pp0_iter1_reg;
[2025-10-13 21:24:25,307]       |                                  ^
[2025-10-13 21:24:25,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59912:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_4_reg_52878_pp0_iter3_reg' generates 4 bits.
[2025-10-13 21:24:25,307] 59912 | assign zext_ln1494_4_fu_22368_p1 = r_V_4_reg_52878_pp0_iter3_reg;
[2025-10-13 21:24:25,307]       |                                  ^
[2025-10-13 21:24:25,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59914:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_5_reg_52883_pp0_iter2_reg' generates 4 bits.
[2025-10-13 21:24:25,307] 59914 | assign zext_ln1494_5_fu_17473_p1 = r_V_5_reg_52883_pp0_iter2_reg;
[2025-10-13 21:24:25,307]       |                                  ^
[2025-10-13 21:24:25,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59916:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_6_reg_52888_pp0_iter1_reg' generates 4 bits.
[2025-10-13 21:24:25,307] 59916 | assign zext_ln1494_6_fu_16716_p1 = r_V_6_reg_52888_pp0_iter1_reg;
[2025-10-13 21:24:25,307]       |                                  ^
[2025-10-13 21:24:25,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59918:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_7_reg_52893_pp0_iter2_reg' generates 4 bits.
[2025-10-13 21:24:25,307] 59918 | assign zext_ln1494_7_fu_17489_p1 = r_V_7_reg_52893_pp0_iter2_reg;
[2025-10-13 21:24:25,307]       |                                  ^
[2025-10-13 21:24:25,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59920:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_8_reg_52898' generates 4 bits.
[2025-10-13 21:24:25,307] 59920 | assign zext_ln1494_8_fu_15714_p1 = r_V_8_reg_52898;
[2025-10-13 21:24:25,307]       |                                  ^
[2025-10-13 21:24:25,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59922:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_9_reg_52903_pp0_iter2_reg' generates 4 bits.
[2025-10-13 21:24:25,307] 59922 | assign zext_ln1494_9_fu_17505_p1 = r_V_9_reg_52903_pp0_iter2_reg;
[2025-10-13 21:24:25,307]       |                                  ^
[2025-10-13 21:24:25,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59924:32: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_reg_52858' generates 4 bits.
[2025-10-13 21:24:25,307] 59924 | assign zext_ln1494_fu_15702_p1 = r_V_reg_52858;
[2025-10-13 21:24:25,307]       |                                ^
[2025-10-13 21:24:25,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59926:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_20_fu_31806_p2' generates 1 bits.
[2025-10-13 21:24:25,307] 59926 | assign zext_ln215_10_fu_31812_p1 = result_V_20_fu_31806_p2;
[2025-10-13 21:24:25,307]       |                                  ^
[2025-10-13 21:24:25,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59928:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_22_fu_32090_p2' generates 1 bits.
[2025-10-13 21:24:25,307] 59928 | assign zext_ln215_11_fu_32096_p1 = result_V_22_fu_32090_p2;
[2025-10-13 21:24:25,307]       |                                  ^
[2025-10-13 21:24:25,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59930:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_24_fu_32364_p2' generates 1 bits.
[2025-10-13 21:24:25,307] 59930 | assign zext_ln215_12_fu_32370_p1 = result_V_24_fu_32364_p2;
[2025-10-13 21:24:25,307]       |                                  ^
[2025-10-13 21:24:25,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59932:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_26_fu_32638_p2' generates 1 bits.
[2025-10-13 21:24:25,307] 59932 | assign zext_ln215_13_fu_32644_p1 = result_V_26_fu_32638_p2;
[2025-10-13 21:24:25,307]       |                                  ^
[2025-10-13 21:24:25,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59934:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_28_fu_32912_p2' generates 1 bits.
[2025-10-13 21:24:25,307] 59934 | assign zext_ln215_14_fu_32918_p1 = result_V_28_fu_32912_p2;
[2025-10-13 21:24:25,307]       |                                  ^
[2025-10-13 21:24:25,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59936:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_30_fu_33186_p2' generates 1 bits.
[2025-10-13 21:24:25,307] 59936 | assign zext_ln215_15_fu_33192_p1 = result_V_30_fu_33186_p2;
[2025-10-13 21:24:25,307]       |                                  ^
[2025-10-13 21:24:25,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59938:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_32_fu_33460_p2' generates 1 bits.
[2025-10-13 21:24:25,307] 59938 | assign zext_ln215_16_fu_33466_p1 = result_V_32_fu_33460_p2;
[2025-10-13 21:24:25,307]       |                                  ^
[2025-10-13 21:24:25,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59940:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_34_fu_33744_p2' generates 1 bits.
[2025-10-13 21:24:25,307] 59940 | assign zext_ln215_17_fu_33750_p1 = result_V_34_fu_33744_p2;
[2025-10-13 21:24:25,307]       |                                  ^
[2025-10-13 21:24:25,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59942:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_36_fu_34018_p2' generates 1 bits.
[2025-10-13 21:24:25,307] 59942 | assign zext_ln215_18_fu_34024_p1 = result_V_36_fu_34018_p2;
[2025-10-13 21:24:25,307]       |                                  ^
[2025-10-13 21:24:25,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59944:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_38_fu_34292_p2' generates 1 bits.
[2025-10-13 21:24:25,307] 59944 | assign zext_ln215_19_fu_34298_p1 = result_V_38_fu_34292_p2;
[2025-10-13 21:24:25,307]       |                                  ^
[2025-10-13 21:24:25,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59946:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_2_fu_29310_p2' generates 1 bits.
[2025-10-13 21:24:25,307] 59946 | assign zext_ln215_1_fu_29316_p1 = result_V_2_fu_29310_p2;
[2025-10-13 21:24:25,307]       |                                 ^
[2025-10-13 21:24:25,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59948:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_40_fu_34566_p2' generates 1 bits.
[2025-10-13 21:24:25,307] 59948 | assign zext_ln215_20_fu_34572_p1 = result_V_40_fu_34566_p2;
[2025-10-13 21:24:25,307]       |                                  ^
[2025-10-13 21:24:25,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59950:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_42_fu_34840_p2' generates 1 bits.
[2025-10-13 21:24:25,307] 59950 | assign zext_ln215_21_fu_34846_p1 = result_V_42_fu_34840_p2;
[2025-10-13 21:24:25,307]       |                                  ^
[2025-10-13 21:24:25,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59952:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_44_fu_35114_p2' generates 1 bits.
[2025-10-13 21:24:25,307] 59952 | assign zext_ln215_22_fu_35120_p1 = result_V_44_fu_35114_p2;
[2025-10-13 21:24:25,307]       |                                  ^
[2025-10-13 21:24:25,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59954:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_46_fu_35388_p2' generates 1 bits.
[2025-10-13 21:24:25,307] 59954 | assign zext_ln215_23_fu_35394_p1 = result_V_46_fu_35388_p2;
[2025-10-13 21:24:25,307]       |                                  ^
[2025-10-13 21:24:25,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59956:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_48_fu_35662_p2' generates 1 bits.
[2025-10-13 21:24:25,307] 59956 | assign zext_ln215_24_fu_35668_p1 = result_V_48_fu_35662_p2;
[2025-10-13 21:24:25,307]       |                                  ^
[2025-10-13 21:24:25,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59958:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_50_fu_35936_p2' generates 1 bits.
[2025-10-13 21:24:25,307] 59958 | assign zext_ln215_25_fu_35942_p1 = result_V_50_fu_35936_p2;
[2025-10-13 21:24:25,307]       |                                  ^
[2025-10-13 21:24:25,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59960:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_52_fu_36230_p2' generates 1 bits.
[2025-10-13 21:24:25,307] 59960 | assign zext_ln215_26_fu_36236_p1 = result_V_52_fu_36230_p2;
[2025-10-13 21:24:25,308]       |                                  ^
[2025-10-13 21:24:25,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59962:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_54_fu_36504_p2' generates 1 bits.
[2025-10-13 21:24:25,308] 59962 | assign zext_ln215_27_fu_36510_p1 = result_V_54_fu_36504_p2;
[2025-10-13 21:24:25,308]       |                                  ^
[2025-10-13 21:24:25,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59964:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_56_fu_36788_p2' generates 1 bits.
[2025-10-13 21:24:25,308] 59964 | assign zext_ln215_28_fu_36794_p1 = result_V_56_fu_36788_p2;
[2025-10-13 21:24:25,308]       |                                  ^
[2025-10-13 21:24:25,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59966:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_58_fu_37062_p2' generates 1 bits.
[2025-10-13 21:24:25,308] 59966 | assign zext_ln215_29_fu_37068_p1 = result_V_58_fu_37062_p2;
[2025-10-13 21:24:25,308]       |                                  ^
[2025-10-13 21:24:25,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59968:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_4_fu_29584_p2' generates 1 bits.
[2025-10-13 21:24:25,308] 59968 | assign zext_ln215_2_fu_29590_p1 = result_V_4_fu_29584_p2;
[2025-10-13 21:24:25,308]       |                                 ^
[2025-10-13 21:24:25,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59970:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_60_fu_37346_p2' generates 1 bits.
[2025-10-13 21:24:25,308] 59970 | assign zext_ln215_30_fu_37352_p1 = result_V_60_fu_37346_p2;
[2025-10-13 21:24:25,308]       |                                  ^
[2025-10-13 21:24:25,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59972:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_62_fu_37620_p2' generates 1 bits.
[2025-10-13 21:24:25,308] 59972 | assign zext_ln215_31_fu_37626_p1 = result_V_62_fu_37620_p2;
[2025-10-13 21:24:25,308]       |                                  ^
[2025-10-13 21:24:25,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59974:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_64_fu_37894_p2' generates 1 bits.
[2025-10-13 21:24:25,308] 59974 | assign zext_ln215_32_fu_37900_p1 = result_V_64_fu_37894_p2;
[2025-10-13 21:24:25,308]       |                                  ^
[2025-10-13 21:24:25,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59976:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_66_fu_38168_p2' generates 1 bits.
[2025-10-13 21:24:25,308] 59976 | assign zext_ln215_33_fu_38174_p1 = result_V_66_fu_38168_p2;
[2025-10-13 21:24:25,308]       |                                  ^
[2025-10-13 21:24:25,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59978:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_68_fu_38442_p2' generates 1 bits.
[2025-10-13 21:24:25,308] 59978 | assign zext_ln215_34_fu_38448_p1 = result_V_68_fu_38442_p2;
[2025-10-13 21:24:25,308]       |                                  ^
[2025-10-13 21:24:25,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59980:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_70_fu_38716_p2' generates 1 bits.
[2025-10-13 21:24:25,308] 59980 | assign zext_ln215_35_fu_38722_p1 = result_V_70_fu_38716_p2;
[2025-10-13 21:24:25,308]       |                                  ^
[2025-10-13 21:24:25,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59982:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_72_fu_39010_p2' generates 1 bits.
[2025-10-13 21:24:25,308] 59982 | assign zext_ln215_36_fu_39016_p1 = result_V_72_fu_39010_p2;
[2025-10-13 21:24:25,308]       |                                  ^
[2025-10-13 21:24:25,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59984:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_74_fu_39294_p2' generates 1 bits.
[2025-10-13 21:24:25,308] 59984 | assign zext_ln215_37_fu_39300_p1 = result_V_74_fu_39294_p2;
[2025-10-13 21:24:25,308]       |                                  ^
[2025-10-13 21:24:25,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59986:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_76_fu_39568_p2' generates 1 bits.
[2025-10-13 21:24:25,308] 59986 | assign zext_ln215_38_fu_39574_p1 = result_V_76_fu_39568_p2;
[2025-10-13 21:24:25,308]       |                                  ^
[2025-10-13 21:24:25,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59988:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_78_fu_39842_p2' generates 1 bits.
[2025-10-13 21:24:25,308] 59988 | assign zext_ln215_39_fu_39848_p1 = result_V_78_fu_39842_p2;
[2025-10-13 21:24:25,308]       |                                  ^
[2025-10-13 21:24:25,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59990:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_6_fu_29868_p2' generates 1 bits.
[2025-10-13 21:24:25,308] 59990 | assign zext_ln215_3_fu_29874_p1 = result_V_6_fu_29868_p2;
[2025-10-13 21:24:25,308]       |                                 ^
[2025-10-13 21:24:25,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59992:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_80_fu_40126_p2' generates 1 bits.
[2025-10-13 21:24:25,308] 59992 | assign zext_ln215_40_fu_40132_p1 = result_V_80_fu_40126_p2;
[2025-10-13 21:24:25,308]       |                                  ^
[2025-10-13 21:24:25,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59994:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_82_fu_40400_p2' generates 1 bits.
[2025-10-13 21:24:25,308] 59994 | assign zext_ln215_41_fu_40406_p1 = result_V_82_fu_40400_p2;
[2025-10-13 21:24:25,308]       |                                  ^
[2025-10-13 21:24:25,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59996:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_84_fu_40674_p2' generates 1 bits.
[2025-10-13 21:24:25,308] 59996 | assign zext_ln215_42_fu_40680_p1 = result_V_84_fu_40674_p2;
[2025-10-13 21:24:25,308]       |                                  ^
[2025-10-13 21:24:25,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:59998:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_86_fu_40948_p2' generates 1 bits.
[2025-10-13 21:24:25,308] 59998 | assign zext_ln215_43_fu_40954_p1 = result_V_86_fu_40948_p2;
[2025-10-13 21:24:25,308]       |                                  ^
[2025-10-13 21:24:25,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60000:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_88_fu_41232_p2' generates 1 bits.
[2025-10-13 21:24:25,308] 60000 | assign zext_ln215_44_fu_41238_p1 = result_V_88_fu_41232_p2;
[2025-10-13 21:24:25,308]       |                                  ^
[2025-10-13 21:24:25,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60002:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_90_fu_41516_p2' generates 1 bits.
[2025-10-13 21:24:25,308] 60002 | assign zext_ln215_45_fu_41522_p1 = result_V_90_fu_41516_p2;
[2025-10-13 21:24:25,308]       |                                  ^
[2025-10-13 21:24:25,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60004:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_92_fu_41800_p2' generates 1 bits.
[2025-10-13 21:24:25,308] 60004 | assign zext_ln215_46_fu_41806_p1 = result_V_92_fu_41800_p2;
[2025-10-13 21:24:25,308]       |                                  ^
[2025-10-13 21:24:25,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60006:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_94_fu_42074_p2' generates 1 bits.
[2025-10-13 21:24:25,308] 60006 | assign zext_ln215_47_fu_42080_p1 = result_V_94_fu_42074_p2;
[2025-10-13 21:24:25,308]       |                                  ^
[2025-10-13 21:24:25,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60008:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_96_fu_42348_p2' generates 1 bits.
[2025-10-13 21:24:25,308] 60008 | assign zext_ln215_48_fu_42354_p1 = result_V_96_fu_42348_p2;
[2025-10-13 21:24:25,308]       |                                  ^
[2025-10-13 21:24:25,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60010:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_98_fu_42622_p2' generates 1 bits.
[2025-10-13 21:24:25,308] 60010 | assign zext_ln215_49_fu_42628_p1 = result_V_98_fu_42622_p2;
[2025-10-13 21:24:25,308]       |                                  ^
[2025-10-13 21:24:25,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60012:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_8_fu_30142_p2' generates 1 bits.
[2025-10-13 21:24:25,308] 60012 | assign zext_ln215_4_fu_30148_p1 = result_V_8_fu_30142_p2;
[2025-10-13 21:24:25,308]       |                                 ^
[2025-10-13 21:24:25,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60014:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_100_fu_42896_p2' generates 1 bits.
[2025-10-13 21:24:25,308] 60014 | assign zext_ln215_50_fu_42902_p1 = result_V_100_fu_42896_p2;
[2025-10-13 21:24:25,308]       |                                  ^
[2025-10-13 21:24:25,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60016:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_102_fu_43170_p2' generates 1 bits.
[2025-10-13 21:24:25,308] 60016 | assign zext_ln215_51_fu_43176_p1 = result_V_102_fu_43170_p2;
[2025-10-13 21:24:25,308]       |                                  ^
[2025-10-13 21:24:25,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60018:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_104_fu_43444_p2' generates 1 bits.
[2025-10-13 21:24:25,308] 60018 | assign zext_ln215_52_fu_43450_p1 = result_V_104_fu_43444_p2;
[2025-10-13 21:24:25,308]       |                                  ^
[2025-10-13 21:24:25,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60020:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_106_fu_43728_p2' generates 1 bits.
[2025-10-13 21:24:25,308] 60020 | assign zext_ln215_53_fu_43734_p1 = result_V_106_fu_43728_p2;
[2025-10-13 21:24:25,308]       |                                  ^
[2025-10-13 21:24:25,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60022:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_108_fu_44002_p2' generates 1 bits.
[2025-10-13 21:24:25,308] 60022 | assign zext_ln215_54_fu_44008_p1 = result_V_108_fu_44002_p2;
[2025-10-13 21:24:25,308]       |                                  ^
[2025-10-13 21:24:25,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60024:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_110_fu_44276_p2' generates 1 bits.
[2025-10-13 21:24:25,308] 60024 | assign zext_ln215_55_fu_44282_p1 = result_V_110_fu_44276_p2;
[2025-10-13 21:24:25,308]       |                                  ^
[2025-10-13 21:24:25,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60026:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_112_fu_44550_p2' generates 1 bits.
[2025-10-13 21:24:25,308] 60026 | assign zext_ln215_56_fu_44556_p1 = result_V_112_fu_44550_p2;
[2025-10-13 21:24:25,308]       |                                  ^
[2025-10-13 21:24:25,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60028:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_114_fu_44824_p2' generates 1 bits.
[2025-10-13 21:24:25,308] 60028 | assign zext_ln215_57_fu_44830_p1 = result_V_114_fu_44824_p2;
[2025-10-13 21:24:25,308]       |                                  ^
[2025-10-13 21:24:25,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60030:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_116_fu_45098_p2' generates 1 bits.
[2025-10-13 21:24:25,308] 60030 | assign zext_ln215_58_fu_45104_p1 = result_V_116_fu_45098_p2;
[2025-10-13 21:24:25,308]       |                                  ^
[2025-10-13 21:24:25,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60032:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_118_fu_45372_p2' generates 1 bits.
[2025-10-13 21:24:25,308] 60032 | assign zext_ln215_59_fu_45378_p1 = result_V_118_fu_45372_p2;
[2025-10-13 21:24:25,309]       |                                  ^
[2025-10-13 21:24:25,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60034:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_10_fu_30416_p2' generates 1 bits.
[2025-10-13 21:24:25,309] 60034 | assign zext_ln215_5_fu_30422_p1 = result_V_10_fu_30416_p2;
[2025-10-13 21:24:25,309]       |                                 ^
[2025-10-13 21:24:25,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60036:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_120_fu_45666_p2' generates 1 bits.
[2025-10-13 21:24:25,309] 60036 | assign zext_ln215_60_fu_45672_p1 = result_V_120_fu_45666_p2;
[2025-10-13 21:24:25,309]       |                                  ^
[2025-10-13 21:24:25,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60038:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_122_fu_45940_p2' generates 1 bits.
[2025-10-13 21:24:25,309] 60038 | assign zext_ln215_61_fu_45946_p1 = result_V_122_fu_45940_p2;
[2025-10-13 21:24:25,309]       |                                  ^
[2025-10-13 21:24:25,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60040:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_124_fu_46224_p2' generates 1 bits.
[2025-10-13 21:24:25,309] 60040 | assign zext_ln215_62_fu_46230_p1 = result_V_124_fu_46224_p2;
[2025-10-13 21:24:25,309]       |                                  ^
[2025-10-13 21:24:25,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60042:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_126_fu_46508_p2' generates 1 bits.
[2025-10-13 21:24:25,309] 60042 | assign zext_ln215_63_fu_46514_p1 = result_V_126_fu_46508_p2;
[2025-10-13 21:24:25,309]       |                                  ^
[2025-10-13 21:24:25,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60044:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_12_fu_30700_p2' generates 1 bits.
[2025-10-13 21:24:25,309] 60044 | assign zext_ln215_6_fu_30706_p1 = result_V_12_fu_30700_p2;
[2025-10-13 21:24:25,309]       |                                 ^
[2025-10-13 21:24:25,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60046:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_14_fu_30974_p2' generates 1 bits.
[2025-10-13 21:24:25,309] 60046 | assign zext_ln215_7_fu_30980_p1 = result_V_14_fu_30974_p2;
[2025-10-13 21:24:25,309]       |                                 ^
[2025-10-13 21:24:25,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60048:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_16_fu_31258_p2' generates 1 bits.
[2025-10-13 21:24:25,309] 60048 | assign zext_ln215_8_fu_31264_p1 = result_V_16_fu_31258_p2;
[2025-10-13 21:24:25,309]       |                                 ^
[2025-10-13 21:24:25,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60050:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_18_fu_31532_p2' generates 1 bits.
[2025-10-13 21:24:25,309] 60050 | assign zext_ln215_9_fu_31538_p1 = result_V_18_fu_31532_p2;
[2025-10-13 21:24:25,309]       |                                 ^
[2025-10-13 21:24:25,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60052:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_fu_29036_p2' generates 1 bits.
[2025-10-13 21:24:25,309] 60052 | assign zext_ln215_fu_29042_p1 = result_V_fu_29036_p2;
[2025-10-13 21:24:25,309]       |                               ^
[2025-10-13 21:24:25,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60054:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1151_fu_31688_p2' generates 2 bits.
[2025-10-13 21:24:25,309] 60054 | assign zext_ln840_100_fu_31694_p1 = add_ln840_1151_fu_31688_p2;
[2025-10-13 21:24:25,309]       |                                   ^
[2025-10-13 21:24:25,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60056:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1152_fu_31698_p2' generates 2 bits.
[2025-10-13 21:24:25,309] 60056 | assign zext_ln840_101_fu_31704_p1 = add_ln840_1152_fu_31698_p2;
[2025-10-13 21:24:25,309]       |                                   ^
[2025-10-13 21:24:25,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60058:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1153_fu_31708_p2' generates 2 bits.
[2025-10-13 21:24:25,309] 60058 | assign zext_ln840_102_fu_31714_p1 = add_ln840_1153_fu_31708_p2;
[2025-10-13 21:24:25,309]       |                                   ^
[2025-10-13 21:24:25,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60060:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1155_fu_31724_p2' generates 3 bits.
[2025-10-13 21:24:25,309] 60060 | assign zext_ln840_103_fu_31730_p1 = add_ln840_1155_fu_31724_p2;
[2025-10-13 21:24:25,309]       |                                   ^
[2025-10-13 21:24:25,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60062:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1156_fu_31734_p2' generates 2 bits.
[2025-10-13 21:24:25,309] 60062 | assign zext_ln840_104_fu_31740_p1 = add_ln840_1156_fu_31734_p2;
[2025-10-13 21:24:25,309]       |                                   ^
[2025-10-13 21:24:25,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60064:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1157_fu_31744_p2' generates 2 bits.
[2025-10-13 21:24:25,309] 60064 | assign zext_ln840_105_fu_31750_p1 = add_ln840_1157_fu_31744_p2;
[2025-10-13 21:24:25,309]       |                                   ^
[2025-10-13 21:24:25,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60066:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1158_fu_31754_p2' generates 3 bits.
[2025-10-13 21:24:25,309] 60066 | assign zext_ln840_106_fu_31760_p1 = add_ln840_1158_fu_31754_p2;
[2025-10-13 21:24:25,309]       |                                   ^
[2025-10-13 21:24:25,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60068:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1159_fu_31764_p2' generates 2 bits.
[2025-10-13 21:24:25,309] 60068 | assign zext_ln840_107_fu_31770_p1 = add_ln840_1159_fu_31764_p2;
[2025-10-13 21:24:25,309]       |                                   ^
[2025-10-13 21:24:25,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60070:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1160_fu_31774_p2' generates 2 bits.
[2025-10-13 21:24:25,309] 60070 | assign zext_ln840_108_fu_31780_p1 = add_ln840_1160_fu_31774_p2;
[2025-10-13 21:24:25,309]       |                                   ^
[2025-10-13 21:24:25,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60072:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1161_fu_31784_p2' generates 3 bits.
[2025-10-13 21:24:25,309] 60072 | assign zext_ln840_109_fu_31790_p1 = add_ln840_1161_fu_31784_p2;
[2025-10-13 21:24:25,309]       |                                   ^
[2025-10-13 21:24:25,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60074:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1035_fu_29288_p2' generates 3 bits.
[2025-10-13 21:24:25,309] 60074 | assign zext_ln840_10_fu_29294_p1 = add_ln840_1035_fu_29288_p2;
[2025-10-13 21:24:25,309]       |                                  ^
[2025-10-13 21:24:25,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60076:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_163_fu_31946_p2' generates 1 bits.
[2025-10-13 21:24:25,309] 60076 | assign zext_ln840_110_fu_31952_p1 = icmp_ln1039_163_fu_31946_p2;
[2025-10-13 21:24:25,309]       |                                   ^
[2025-10-13 21:24:25,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60078:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1165_fu_31962_p2' generates 2 bits.
[2025-10-13 21:24:25,309] 60078 | assign zext_ln840_111_fu_31968_p1 = add_ln840_1165_fu_31962_p2;
[2025-10-13 21:24:25,309]       |                                   ^
[2025-10-13 21:24:25,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60080:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1166_fu_31972_p2' generates 2 bits.
[2025-10-13 21:24:25,309] 60080 | assign zext_ln840_112_fu_31978_p1 = add_ln840_1166_fu_31972_p2;
[2025-10-13 21:24:25,309]       |                                   ^
[2025-10-13 21:24:25,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60082:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1167_fu_31982_p2' generates 2 bits.
[2025-10-13 21:24:25,309] 60082 | assign zext_ln840_113_fu_31988_p1 = add_ln840_1167_fu_31982_p2;
[2025-10-13 21:24:25,309]       |                                   ^
[2025-10-13 21:24:25,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60084:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1169_fu_31998_p2' generates 3 bits.
[2025-10-13 21:24:25,309] 60084 | assign zext_ln840_114_fu_32004_p1 = add_ln840_1169_fu_31998_p2;
[2025-10-13 21:24:25,309]       |                                   ^
[2025-10-13 21:24:25,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60086:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1170_fu_32008_p2' generates 2 bits.
[2025-10-13 21:24:25,309] 60086 | assign zext_ln840_115_fu_32014_p1 = add_ln840_1170_fu_32008_p2;
[2025-10-13 21:24:25,309]       |                                   ^
[2025-10-13 21:24:25,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60088:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1171_fu_32018_p2' generates 2 bits.
[2025-10-13 21:24:25,309] 60088 | assign zext_ln840_116_fu_32024_p1 = add_ln840_1171_fu_32018_p2;
[2025-10-13 21:24:25,309]       |                                   ^
[2025-10-13 21:24:25,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60090:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1172_fu_32028_p2' generates 3 bits.
[2025-10-13 21:24:25,309] 60090 | assign zext_ln840_117_fu_32034_p1 = add_ln840_1172_fu_32028_p2;
[2025-10-13 21:24:25,309]       |                                   ^
[2025-10-13 21:24:25,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60092:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1173_fu_32038_p2' generates 2 bits.
[2025-10-13 21:24:25,309] 60092 | assign zext_ln840_118_fu_32044_p1 = add_ln840_1173_fu_32038_p2;
[2025-10-13 21:24:25,309]       |                                   ^
[2025-10-13 21:24:25,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60094:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1174_fu_32048_p2' generates 2 bits.
[2025-10-13 21:24:25,309] 60094 | assign zext_ln840_119_fu_32054_p1 = add_ln840_1174_fu_32048_p2;
[2025-10-13 21:24:25,309]       |                                   ^
[2025-10-13 21:24:25,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60096:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_28_fu_29450_p2' generates 1 bits.
[2025-10-13 21:24:25,309] 60096 | assign zext_ln840_11_fu_29456_p1 = icmp_ln1039_28_fu_29450_p2;
[2025-10-13 21:24:25,309]       |                                  ^
[2025-10-13 21:24:25,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60098:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1175_fu_32058_p2' generates 3 bits.
[2025-10-13 21:24:25,309] 60098 | assign zext_ln840_120_fu_32064_p1 = add_ln840_1175_fu_32058_p2;
[2025-10-13 21:24:25,309]       |                                   ^
[2025-10-13 21:24:25,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60100:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_178_fu_32230_p2' generates 1 bits.
[2025-10-13 21:24:25,309] 60100 | assign zext_ln840_121_fu_32236_p1 = icmp_ln1039_178_fu_32230_p2;
[2025-10-13 21:24:25,309]       |                                   ^
[2025-10-13 21:24:25,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60102:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1179_fu_32246_p2' generates 2 bits.
[2025-10-13 21:24:25,309] 60102 | assign zext_ln840_122_fu_32252_p1 = add_ln840_1179_fu_32246_p2;
[2025-10-13 21:24:25,309]       |                                   ^
[2025-10-13 21:24:25,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60104:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1180_fu_32256_p2' generates 2 bits.
[2025-10-13 21:24:25,309] 60104 | assign zext_ln840_123_fu_32262_p1 = add_ln840_1180_fu_32256_p2;
[2025-10-13 21:24:25,309]       |                                   ^
[2025-10-13 21:24:25,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60106:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1181_fu_32266_p2' generates 2 bits.
[2025-10-13 21:24:25,310] 60106 | assign zext_ln840_124_fu_32272_p1 = add_ln840_1181_fu_32266_p2;
[2025-10-13 21:24:25,310]       |                                   ^
[2025-10-13 21:24:25,310] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60108:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1183_fu_32282_p2' generates 3 bits.
[2025-10-13 21:24:25,310] 60108 | assign zext_ln840_125_fu_32288_p1 = add_ln840_1183_fu_32282_p2;
[2025-10-13 21:24:25,310]       |                                   ^
[2025-10-13 21:24:25,310] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60110:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1184_fu_32292_p2' generates 2 bits.
[2025-10-13 21:24:25,310] 60110 | assign zext_ln840_126_fu_32298_p1 = add_ln840_1184_fu_32292_p2;
[2025-10-13 21:24:25,310]       |                                   ^
[2025-10-13 21:24:25,310] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60112:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1185_fu_32302_p2' generates 2 bits.
[2025-10-13 21:24:25,310] 60112 | assign zext_ln840_127_fu_32308_p1 = add_ln840_1185_fu_32302_p2;
[2025-10-13 21:24:25,310]       |                                   ^
[2025-10-13 21:24:25,310] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60114:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1186_fu_32312_p2' generates 3 bits.
[2025-10-13 21:24:25,310] 60114 | assign zext_ln840_128_fu_32318_p1 = add_ln840_1186_fu_32312_p2;
[2025-10-13 21:24:25,310]       |                                   ^
[2025-10-13 21:24:25,310] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60116:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1187_fu_32322_p2' generates 2 bits.
[2025-10-13 21:24:25,310] 60116 | assign zext_ln840_129_fu_32328_p1 = add_ln840_1187_fu_32322_p2;
[2025-10-13 21:24:25,310]       |                                   ^
[2025-10-13 21:24:25,310] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60118:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1039_fu_29466_p2' generates 2 bits.
[2025-10-13 21:24:25,310] 60118 | assign zext_ln840_12_fu_29472_p1 = add_ln840_1039_fu_29466_p2;
[2025-10-13 21:24:25,310]       |                                  ^
[2025-10-13 21:24:25,310] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60120:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1188_fu_32332_p2' generates 2 bits.
[2025-10-13 21:24:25,310] 60120 | assign zext_ln840_130_fu_32338_p1 = add_ln840_1188_fu_32332_p2;
[2025-10-13 21:24:25,310]       |                                   ^
[2025-10-13 21:24:25,310] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60122:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1189_fu_32342_p2' generates 3 bits.
[2025-10-13 21:24:25,310] 60122 | assign zext_ln840_131_fu_32348_p1 = add_ln840_1189_fu_32342_p2;
[2025-10-13 21:24:25,310]       |                                   ^
[2025-10-13 21:24:25,310] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60124:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_193_fu_32504_p2' generates 1 bits.
[2025-10-13 21:24:25,310] 60124 | assign zext_ln840_132_fu_32510_p1 = icmp_ln1039_193_fu_32504_p2;
[2025-10-13 21:24:25,310]       |                                   ^
[2025-10-13 21:24:25,310] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60126:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1193_fu_32520_p2' generates 2 bits.
[2025-10-13 21:24:25,310] 60126 | assign zext_ln840_133_fu_32526_p1 = add_ln840_1193_fu_32520_p2;
[2025-10-13 21:24:25,310]       |                                   ^
[2025-10-13 21:24:25,310] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60128:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1194_fu_32530_p2' generates 2 bits.
[2025-10-13 21:24:25,310] 60128 | assign zext_ln840_134_fu_32536_p1 = add_ln840_1194_fu_32530_p2;
[2025-10-13 21:24:25,310]       |                                   ^
[2025-10-13 21:24:25,310] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60130:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1195_fu_32540_p2' generates 2 bits.
[2025-10-13 21:24:25,310] 60130 | assign zext_ln840_135_fu_32546_p1 = add_ln840_1195_fu_32540_p2;
[2025-10-13 21:24:25,310]       |                                   ^
[2025-10-13 21:24:25,310] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60132:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1197_fu_32556_p2' generates 3 bits.
[2025-10-13 21:24:25,310] 60132 | assign zext_ln840_136_fu_32562_p1 = add_ln840_1197_fu_32556_p2;
[2025-10-13 21:24:25,310]       |                                   ^
[2025-10-13 21:24:25,310] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60134:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1198_fu_32566_p2' generates 2 bits.
[2025-10-13 21:24:25,310] 60134 | assign zext_ln840_137_fu_32572_p1 = add_ln840_1198_fu_32566_p2;
[2025-10-13 21:24:25,310]       |                                   ^
[2025-10-13 21:24:25,310] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60136:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1199_fu_32576_p2' generates 2 bits.
[2025-10-13 21:24:25,310] 60136 | assign zext_ln840_138_fu_32582_p1 = add_ln840_1199_fu_32576_p2;
[2025-10-13 21:24:25,310]       |                                   ^
[2025-10-13 21:24:25,310] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60138:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1200_fu_32586_p2' generates 3 bits.
[2025-10-13 21:24:25,310] 60138 | assign zext_ln840_139_fu_32592_p1 = add_ln840_1200_fu_32586_p2;
[2025-10-13 21:24:25,310]       |                                   ^
[2025-10-13 21:24:25,310] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60140:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1040_fu_29476_p2' generates 2 bits.
[2025-10-13 21:24:25,310] 60140 | assign zext_ln840_13_fu_29482_p1 = add_ln840_1040_fu_29476_p2;
[2025-10-13 21:24:25,310]       |                                  ^
[2025-10-13 21:24:25,310] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60142:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1201_fu_32596_p2' generates 2 bits.
[2025-10-13 21:24:25,310] 60142 | assign zext_ln840_140_fu_32602_p1 = add_ln840_1201_fu_32596_p2;
[2025-10-13 21:24:25,310]       |                                   ^
[2025-10-13 21:24:25,310] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60144:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1202_fu_32606_p2' generates 2 bits.
[2025-10-13 21:24:25,310] 60144 | assign zext_ln840_141_fu_32612_p1 = add_ln840_1202_fu_32606_p2;
[2025-10-13 21:24:25,310]       |                                   ^
[2025-10-13 21:24:25,310] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60146:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1203_fu_32616_p2' generates 3 bits.
[2025-10-13 21:24:25,310] 60146 | assign zext_ln840_142_fu_32622_p1 = add_ln840_1203_fu_32616_p2;
[2025-10-13 21:24:25,310]       |                                   ^
[2025-10-13 21:24:25,310] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60148:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_208_fu_32778_p2' generates 1 bits.
[2025-10-13 21:24:25,310] 60148 | assign zext_ln840_143_fu_32784_p1 = icmp_ln1039_208_fu_32778_p2;
[2025-10-13 21:24:25,310]       |                                   ^
[2025-10-13 21:24:25,310] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60150:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1207_fu_32794_p2' generates 2 bits.
[2025-10-13 21:24:25,310] 60150 | assign zext_ln840_144_fu_32800_p1 = add_ln840_1207_fu_32794_p2;
[2025-10-13 21:24:25,310]       |                                   ^
[2025-10-13 21:24:25,310] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60152:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1208_fu_32804_p2' generates 2 bits.
[2025-10-13 21:24:25,310] 60152 | assign zext_ln840_145_fu_32810_p1 = add_ln840_1208_fu_32804_p2;
[2025-10-13 21:24:25,310]       |                                   ^
[2025-10-13 21:24:25,310] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60154:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1209_fu_32814_p2' generates 2 bits.
[2025-10-13 21:24:25,310] 60154 | assign zext_ln840_146_fu_32820_p1 = add_ln840_1209_fu_32814_p2;
[2025-10-13 21:24:25,310]       |                                   ^
[2025-10-13 21:24:25,310] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60156:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1211_fu_32830_p2' generates 3 bits.
[2025-10-13 21:24:25,310] 60156 | assign zext_ln840_147_fu_32836_p1 = add_ln840_1211_fu_32830_p2;
[2025-10-13 21:24:25,310]       |                                   ^
[2025-10-13 21:24:25,310] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60158:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1212_fu_32840_p2' generates 2 bits.
[2025-10-13 21:24:25,310] 60158 | assign zext_ln840_148_fu_32846_p1 = add_ln840_1212_fu_32840_p2;
[2025-10-13 21:24:25,310]       |                                   ^
[2025-10-13 21:24:25,310] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60160:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1213_fu_32850_p2' generates 2 bits.
[2025-10-13 21:24:25,310] 60160 | assign zext_ln840_149_fu_32856_p1 = add_ln840_1213_fu_32850_p2;
[2025-10-13 21:24:25,310]       |                                   ^
[2025-10-13 21:24:25,310] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60162:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1041_fu_29486_p2' generates 2 bits.
[2025-10-13 21:24:25,310] 60162 | assign zext_ln840_14_fu_29492_p1 = add_ln840_1041_fu_29486_p2;
[2025-10-13 21:24:25,310]       |                                  ^
[2025-10-13 21:24:25,310] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60164:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1214_fu_32860_p2' generates 3 bits.
[2025-10-13 21:24:25,310] 60164 | assign zext_ln840_150_fu_32866_p1 = add_ln840_1214_fu_32860_p2;
[2025-10-13 21:24:25,310]       |                                   ^
[2025-10-13 21:24:25,310] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60166:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1215_fu_32870_p2' generates 2 bits.
[2025-10-13 21:24:25,310] 60166 | assign zext_ln840_151_fu_32876_p1 = add_ln840_1215_fu_32870_p2;
[2025-10-13 21:24:25,310]       |                                   ^
[2025-10-13 21:24:25,310] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60168:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1216_fu_32880_p2' generates 2 bits.
[2025-10-13 21:24:25,310] 60168 | assign zext_ln840_152_fu_32886_p1 = add_ln840_1216_fu_32880_p2;
[2025-10-13 21:24:25,310]       |                                   ^
[2025-10-13 21:24:25,310] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60170:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1217_fu_32890_p2' generates 3 bits.
[2025-10-13 21:24:25,310] 60170 | assign zext_ln840_153_fu_32896_p1 = add_ln840_1217_fu_32890_p2;
[2025-10-13 21:24:25,310]       |                                   ^
[2025-10-13 21:24:25,310] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60172:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_223_fu_33052_p2' generates 1 bits.
[2025-10-13 21:24:25,310] 60172 | assign zext_ln840_154_fu_33058_p1 = icmp_ln1039_223_fu_33052_p2;
[2025-10-13 21:24:25,310]       |                                   ^
[2025-10-13 21:24:25,310] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60174:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1221_fu_33068_p2' generates 2 bits.
[2025-10-13 21:24:25,310] 60174 | assign zext_ln840_155_fu_33074_p1 = add_ln840_1221_fu_33068_p2;
[2025-10-13 21:24:25,310]       |                                   ^
[2025-10-13 21:24:25,310] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60176:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1222_fu_33078_p2' generates 2 bits.
[2025-10-13 21:24:25,310] 60176 | assign zext_ln840_156_fu_33084_p1 = add_ln840_1222_fu_33078_p2;
[2025-10-13 21:24:25,310]       |                                   ^
[2025-10-13 21:24:25,310] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60178:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1223_fu_33088_p2' generates 2 bits.
[2025-10-13 21:24:25,310] 60178 | assign zext_ln840_157_fu_33094_p1 = add_ln840_1223_fu_33088_p2;
[2025-10-13 21:24:25,310]       |                                   ^
[2025-10-13 21:24:25,310] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60180:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1225_fu_33104_p2' generates 3 bits.
[2025-10-13 21:24:25,311] 60180 | assign zext_ln840_158_fu_33110_p1 = add_ln840_1225_fu_33104_p2;
[2025-10-13 21:24:25,311]       |                                   ^
[2025-10-13 21:24:25,311] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60182:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1226_fu_33114_p2' generates 2 bits.
[2025-10-13 21:24:25,311] 60182 | assign zext_ln840_159_fu_33120_p1 = add_ln840_1226_fu_33114_p2;
[2025-10-13 21:24:25,311]       |                                   ^
[2025-10-13 21:24:25,311] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60184:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1043_fu_29502_p2' generates 3 bits.
[2025-10-13 21:24:25,311] 60184 | assign zext_ln840_15_fu_29508_p1 = add_ln840_1043_fu_29502_p2;
[2025-10-13 21:24:25,311]       |                                  ^
[2025-10-13 21:24:25,311] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60186:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1227_fu_33124_p2' generates 2 bits.
[2025-10-13 21:24:25,311] 60186 | assign zext_ln840_160_fu_33130_p1 = add_ln840_1227_fu_33124_p2;
[2025-10-13 21:24:25,311]       |                                   ^
[2025-10-13 21:24:25,311] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60188:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1228_fu_33134_p2' generates 3 bits.
[2025-10-13 21:24:25,311] 60188 | assign zext_ln840_161_fu_33140_p1 = add_ln840_1228_fu_33134_p2;
[2025-10-13 21:24:25,311]       |                                   ^
[2025-10-13 21:24:25,311] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60190:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1229_fu_33144_p2' generates 2 bits.
[2025-10-13 21:24:25,311] 60190 | assign zext_ln840_162_fu_33150_p1 = add_ln840_1229_fu_33144_p2;
[2025-10-13 21:24:25,311]       |                                   ^
[2025-10-13 21:24:25,311] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60192:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1230_fu_33154_p2' generates 2 bits.
[2025-10-13 21:24:25,311] 60192 | assign zext_ln840_163_fu_33160_p1 = add_ln840_1230_fu_33154_p2;
[2025-10-13 21:24:25,311]       |                                   ^
[2025-10-13 21:24:25,311] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60194:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1231_fu_33164_p2' generates 3 bits.
[2025-10-13 21:24:25,311] 60194 | assign zext_ln840_164_fu_33170_p1 = add_ln840_1231_fu_33164_p2;
[2025-10-13 21:24:25,311]       |                                   ^
[2025-10-13 21:24:25,311] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60196:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_238_fu_33326_p2' generates 1 bits.
[2025-10-13 21:24:25,311] 60196 | assign zext_ln840_165_fu_33332_p1 = icmp_ln1039_238_fu_33326_p2;
[2025-10-13 21:24:25,311]       |                                   ^
[2025-10-13 21:24:25,311] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60198:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1235_fu_33342_p2' generates 2 bits.
[2025-10-13 21:24:25,311] 60198 | assign zext_ln840_166_fu_33348_p1 = add_ln840_1235_fu_33342_p2;
[2025-10-13 21:24:25,311]       |                                   ^
[2025-10-13 21:24:25,311] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60200:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1236_fu_33352_p2' generates 2 bits.
[2025-10-13 21:24:25,311] 60200 | assign zext_ln840_167_fu_33358_p1 = add_ln840_1236_fu_33352_p2;
[2025-10-13 21:24:25,311]       |                                   ^
[2025-10-13 21:24:25,311] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60202:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1237_fu_33362_p2' generates 2 bits.
[2025-10-13 21:24:25,311] 60202 | assign zext_ln840_168_fu_33368_p1 = add_ln840_1237_fu_33362_p2;
[2025-10-13 21:24:25,311]       |                                   ^
[2025-10-13 21:24:25,311] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60204:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1239_fu_33378_p2' generates 3 bits.
[2025-10-13 21:24:25,311] 60204 | assign zext_ln840_169_fu_33384_p1 = add_ln840_1239_fu_33378_p2;
[2025-10-13 21:24:25,311]       |                                   ^
[2025-10-13 21:24:25,311] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60206:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1044_fu_29512_p2' generates 2 bits.
[2025-10-13 21:24:25,311] 60206 | assign zext_ln840_16_fu_29518_p1 = add_ln840_1044_fu_29512_p2;
[2025-10-13 21:24:25,311]       |                                  ^
[2025-10-13 21:24:25,311] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60208:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1240_fu_33388_p2' generates 2 bits.
[2025-10-13 21:24:25,311] 60208 | assign zext_ln840_170_fu_33394_p1 = add_ln840_1240_fu_33388_p2;
[2025-10-13 21:24:25,311]       |                                   ^
[2025-10-13 21:24:25,311] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60210:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1241_fu_33398_p2' generates 2 bits.
[2025-10-13 21:24:25,311] 60210 | assign zext_ln840_171_fu_33404_p1 = add_ln840_1241_fu_33398_p2;
[2025-10-13 21:24:25,311]       |                                   ^
[2025-10-13 21:24:25,311] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60212:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1242_fu_33408_p2' generates 3 bits.
[2025-10-13 21:24:25,311] 60212 | assign zext_ln840_172_fu_33414_p1 = add_ln840_1242_fu_33408_p2;
[2025-10-13 21:24:25,311]       |                                   ^
[2025-10-13 21:24:25,311] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60214:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1243_fu_33418_p2' generates 2 bits.
[2025-10-13 21:24:25,311] 60214 | assign zext_ln840_173_fu_33424_p1 = add_ln840_1243_fu_33418_p2;
[2025-10-13 21:24:25,311]       |                                   ^
[2025-10-13 21:24:25,311] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60216:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1244_fu_33428_p2' generates 2 bits.
[2025-10-13 21:24:25,311] 60216 | assign zext_ln840_174_fu_33434_p1 = add_ln840_1244_fu_33428_p2;
[2025-10-13 21:24:25,311]       |                                   ^
[2025-10-13 21:24:25,311] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60218:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1245_fu_33438_p2' generates 3 bits.
[2025-10-13 21:24:25,311] 60218 | assign zext_ln840_175_fu_33444_p1 = add_ln840_1245_fu_33438_p2;
[2025-10-13 21:24:25,311]       |                                   ^
[2025-10-13 21:24:25,311] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60220:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_253_fu_33610_p2' generates 1 bits.
[2025-10-13 21:24:25,311] 60220 | assign zext_ln840_176_fu_33616_p1 = icmp_ln1039_253_fu_33610_p2;
[2025-10-13 21:24:25,311]       |                                   ^
[2025-10-13 21:24:25,311] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60222:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1249_fu_33626_p2' generates 2 bits.
[2025-10-13 21:24:25,311] 60222 | assign zext_ln840_177_fu_33632_p1 = add_ln840_1249_fu_33626_p2;
[2025-10-13 21:24:25,311]       |                                   ^
[2025-10-13 21:24:25,311] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60224:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1250_fu_33636_p2' generates 2 bits.
[2025-10-13 21:24:25,311] 60224 | assign zext_ln840_178_fu_33642_p1 = add_ln840_1250_fu_33636_p2;
[2025-10-13 21:24:25,311]       |                                   ^
[2025-10-13 21:24:25,311] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60226:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1251_fu_33646_p2' generates 2 bits.
[2025-10-13 21:24:25,311] 60226 | assign zext_ln840_179_fu_33652_p1 = add_ln840_1251_fu_33646_p2;
[2025-10-13 21:24:25,311]       |                                   ^
[2025-10-13 21:24:25,311] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60228:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1045_fu_29522_p2' generates 2 bits.
[2025-10-13 21:24:25,311] 60228 | assign zext_ln840_17_fu_29528_p1 = add_ln840_1045_fu_29522_p2;
[2025-10-13 21:24:25,311]       |                                  ^
[2025-10-13 21:24:25,311] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60230:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1253_fu_33662_p2' generates 3 bits.
[2025-10-13 21:24:25,311] 60230 | assign zext_ln840_180_fu_33668_p1 = add_ln840_1253_fu_33662_p2;
[2025-10-13 21:24:25,311]       |                                   ^
[2025-10-13 21:24:25,311] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60232:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1254_fu_33672_p2' generates 2 bits.
[2025-10-13 21:24:25,311] 60232 | assign zext_ln840_181_fu_33678_p1 = add_ln840_1254_fu_33672_p2;
[2025-10-13 21:24:25,311]       |                                   ^
[2025-10-13 21:24:25,311] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60234:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1255_fu_33682_p2' generates 2 bits.
[2025-10-13 21:24:25,311] 60234 | assign zext_ln840_182_fu_33688_p1 = add_ln840_1255_fu_33682_p2;
[2025-10-13 21:24:25,311]       |                                   ^
[2025-10-13 21:24:25,311] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60236:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1256_fu_33692_p2' generates 3 bits.
[2025-10-13 21:24:25,311] 60236 | assign zext_ln840_183_fu_33698_p1 = add_ln840_1256_fu_33692_p2;
[2025-10-13 21:24:25,311]       |                                   ^
[2025-10-13 21:24:25,311] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60238:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1257_fu_33702_p2' generates 2 bits.
[2025-10-13 21:24:25,311] 60238 | assign zext_ln840_184_fu_33708_p1 = add_ln840_1257_fu_33702_p2;
[2025-10-13 21:24:25,311]       |                                   ^
[2025-10-13 21:24:25,311] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60240:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1258_fu_33712_p2' generates 2 bits.
[2025-10-13 21:24:25,311] 60240 | assign zext_ln840_185_fu_33718_p1 = add_ln840_1258_fu_33712_p2;
[2025-10-13 21:24:25,311]       |                                   ^
[2025-10-13 21:24:25,311] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60242:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1259_fu_33722_p2' generates 3 bits.
[2025-10-13 21:24:25,311] 60242 | assign zext_ln840_186_fu_33728_p1 = add_ln840_1259_fu_33722_p2;
[2025-10-13 21:24:25,311]       |                                   ^
[2025-10-13 21:24:25,311] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60244:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_268_fu_33884_p2' generates 1 bits.
[2025-10-13 21:24:25,311] 60244 | assign zext_ln840_187_fu_33890_p1 = icmp_ln1039_268_fu_33884_p2;
[2025-10-13 21:24:25,312]       |                                   ^
[2025-10-13 21:24:25,312] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60246:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1263_fu_33900_p2' generates 2 bits.
[2025-10-13 21:24:25,312] 60246 | assign zext_ln840_188_fu_33906_p1 = add_ln840_1263_fu_33900_p2;
[2025-10-13 21:24:25,312]       |                                   ^
[2025-10-13 21:24:25,312] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60248:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1264_fu_33910_p2' generates 2 bits.
[2025-10-13 21:24:25,312] 60248 | assign zext_ln840_189_fu_33916_p1 = add_ln840_1264_fu_33910_p2;
[2025-10-13 21:24:25,312]       |                                   ^
[2025-10-13 21:24:25,312] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60250:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1046_fu_29532_p2' generates 3 bits.
[2025-10-13 21:24:25,312] 60250 | assign zext_ln840_18_fu_29538_p1 = add_ln840_1046_fu_29532_p2;
[2025-10-13 21:24:25,312]       |                                  ^
[2025-10-13 21:24:25,312] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60252:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1265_fu_33920_p2' generates 2 bits.
[2025-10-13 21:24:25,312] 60252 | assign zext_ln840_190_fu_33926_p1 = add_ln840_1265_fu_33920_p2;
[2025-10-13 21:24:25,312]       |                                   ^
[2025-10-13 21:24:25,312] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60254:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1267_fu_33936_p2' generates 3 bits.
[2025-10-13 21:24:25,312] 60254 | assign zext_ln840_191_fu_33942_p1 = add_ln840_1267_fu_33936_p2;
[2025-10-13 21:24:25,312]       |                                   ^
[2025-10-13 21:24:25,312] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60256:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1268_fu_33946_p2' generates 2 bits.
[2025-10-13 21:24:25,312] 60256 | assign zext_ln840_192_fu_33952_p1 = add_ln840_1268_fu_33946_p2;
[2025-10-13 21:24:25,312]       |                                   ^
[2025-10-13 21:24:25,312] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60258:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1269_fu_33956_p2' generates 2 bits.
[2025-10-13 21:24:25,312] 60258 | assign zext_ln840_193_fu_33962_p1 = add_ln840_1269_fu_33956_p2;
[2025-10-13 21:24:25,312]       |                                   ^
[2025-10-13 21:24:25,312] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60260:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1270_fu_33966_p2' generates 3 bits.
[2025-10-13 21:24:25,312] 60260 | assign zext_ln840_194_fu_33972_p1 = add_ln840_1270_fu_33966_p2;
[2025-10-13 21:24:25,312]       |                                   ^
[2025-10-13 21:24:25,312] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60262:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1271_fu_33976_p2' generates 2 bits.
[2025-10-13 21:24:25,312] 60262 | assign zext_ln840_195_fu_33982_p1 = add_ln840_1271_fu_33976_p2;
[2025-10-13 21:24:25,312]       |                                   ^
[2025-10-13 21:24:25,312] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60264:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1272_fu_33986_p2' generates 2 bits.
[2025-10-13 21:24:25,312] 60264 | assign zext_ln840_196_fu_33992_p1 = add_ln840_1272_fu_33986_p2;
[2025-10-13 21:24:25,312]       |                                   ^
[2025-10-13 21:24:25,312] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60266:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1273_fu_33996_p2' generates 3 bits.
[2025-10-13 21:24:25,312] 60266 | assign zext_ln840_197_fu_34002_p1 = add_ln840_1273_fu_33996_p2;
[2025-10-13 21:24:25,312]       |                                   ^
[2025-10-13 21:24:25,312] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60268:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_283_fu_34158_p2' generates 1 bits.
[2025-10-13 21:24:25,312] 60268 | assign zext_ln840_198_fu_34164_p1 = icmp_ln1039_283_fu_34158_p2;
[2025-10-13 21:24:25,312]       |                                   ^
[2025-10-13 21:24:25,312] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60270:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1277_fu_34174_p2' generates 2 bits.
[2025-10-13 21:24:25,312] 60270 | assign zext_ln840_199_fu_34180_p1 = add_ln840_1277_fu_34174_p2;
[2025-10-13 21:24:25,312]       |                                   ^
[2025-10-13 21:24:25,312] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60272:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1047_fu_29542_p2' generates 2 bits.
[2025-10-13 21:24:25,312] 60272 | assign zext_ln840_19_fu_29548_p1 = add_ln840_1047_fu_29542_p2;
[2025-10-13 21:24:25,312]       |                                  ^
[2025-10-13 21:24:25,312] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60274:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1025_fu_29192_p2' generates 2 bits.
[2025-10-13 21:24:25,312] 60274 | assign zext_ln840_1_fu_29198_p1 = add_ln840_1025_fu_29192_p2;
[2025-10-13 21:24:25,312]       |                                 ^
[2025-10-13 21:24:25,312] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60276:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1278_fu_34184_p2' generates 2 bits.
[2025-10-13 21:24:25,312] 60276 | assign zext_ln840_200_fu_34190_p1 = add_ln840_1278_fu_34184_p2;
[2025-10-13 21:24:25,312]       |                                   ^
[2025-10-13 21:24:25,312] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60278:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1279_fu_34194_p2' generates 2 bits.
[2025-10-13 21:24:25,312] 60278 | assign zext_ln840_201_fu_34200_p1 = add_ln840_1279_fu_34194_p2;
[2025-10-13 21:24:25,312]       |                                   ^
[2025-10-13 21:24:25,312] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60280:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1281_fu_34210_p2' generates 3 bits.
[2025-10-13 21:24:25,312] 60280 | assign zext_ln840_202_fu_34216_p1 = add_ln840_1281_fu_34210_p2;
[2025-10-13 21:24:25,312]       |                                   ^
[2025-10-13 21:24:25,312] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60282:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1282_fu_34220_p2' generates 2 bits.
[2025-10-13 21:24:25,312] 60282 | assign zext_ln840_203_fu_34226_p1 = add_ln840_1282_fu_34220_p2;
[2025-10-13 21:24:25,312]       |                                   ^
[2025-10-13 21:24:25,312] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60284:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1283_fu_34230_p2' generates 2 bits.
[2025-10-13 21:24:25,312] 60284 | assign zext_ln840_204_fu_34236_p1 = add_ln840_1283_fu_34230_p2;
[2025-10-13 21:24:25,312]       |                                   ^
[2025-10-13 21:24:25,312] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60286:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1284_fu_34240_p2' generates 3 bits.
[2025-10-13 21:24:25,312] 60286 | assign zext_ln840_205_fu_34246_p1 = add_ln840_1284_fu_34240_p2;
[2025-10-13 21:24:25,312]       |                                   ^
[2025-10-13 21:24:25,312] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60288:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1285_fu_34250_p2' generates 2 bits.
[2025-10-13 21:24:25,312] 60288 | assign zext_ln840_206_fu_34256_p1 = add_ln840_1285_fu_34250_p2;
[2025-10-13 21:24:25,312]       |                                   ^
[2025-10-13 21:24:25,312] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60290:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1286_fu_34260_p2' generates 2 bits.
[2025-10-13 21:24:25,312] 60290 | assign zext_ln840_207_fu_34266_p1 = add_ln840_1286_fu_34260_p2;
[2025-10-13 21:24:25,312]       |                                   ^
[2025-10-13 21:24:25,312] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60292:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1287_fu_34270_p2' generates 3 bits.
[2025-10-13 21:24:25,312] 60292 | assign zext_ln840_208_fu_34276_p1 = add_ln840_1287_fu_34270_p2;
[2025-10-13 21:24:25,312]       |                                   ^
[2025-10-13 21:24:25,312] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60294:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_298_fu_34432_p2' generates 1 bits.
[2025-10-13 21:24:25,312] 60294 | assign zext_ln840_209_fu_34438_p1 = icmp_ln1039_298_fu_34432_p2;
[2025-10-13 21:24:25,312]       |                                   ^
[2025-10-13 21:24:25,312] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60296:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1048_fu_29552_p2' generates 2 bits.
[2025-10-13 21:24:25,312] 60296 | assign zext_ln840_20_fu_29558_p1 = add_ln840_1048_fu_29552_p2;
[2025-10-13 21:24:25,312]       |                                  ^
[2025-10-13 21:24:25,312] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60298:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1291_fu_34448_p2' generates 2 bits.
[2025-10-13 21:24:25,312] 60298 | assign zext_ln840_210_fu_34454_p1 = add_ln840_1291_fu_34448_p2;
[2025-10-13 21:24:25,312]       |                                   ^
[2025-10-13 21:24:25,312] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60300:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1292_fu_34458_p2' generates 2 bits.
[2025-10-13 21:24:25,312] 60300 | assign zext_ln840_211_fu_34464_p1 = add_ln840_1292_fu_34458_p2;
[2025-10-13 21:24:25,312]       |                                   ^
[2025-10-13 21:24:25,312] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60302:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1293_fu_34468_p2' generates 2 bits.
[2025-10-13 21:24:25,312] 60302 | assign zext_ln840_212_fu_34474_p1 = add_ln840_1293_fu_34468_p2;
[2025-10-13 21:24:25,312]       |                                   ^
[2025-10-13 21:24:25,312] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60304:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1295_fu_34484_p2' generates 3 bits.
[2025-10-13 21:24:25,312] 60304 | assign zext_ln840_213_fu_34490_p1 = add_ln840_1295_fu_34484_p2;
[2025-10-13 21:24:25,312]       |                                   ^
[2025-10-13 21:24:25,312] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60306:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1296_fu_34494_p2' generates 2 bits.
[2025-10-13 21:24:25,312] 60306 | assign zext_ln840_214_fu_34500_p1 = add_ln840_1296_fu_34494_p2;
[2025-10-13 21:24:25,312]       |                                   ^
[2025-10-13 21:24:25,312] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60308:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1297_fu_34504_p2' generates 2 bits.
[2025-10-13 21:24:25,312] 60308 | assign zext_ln840_215_fu_34510_p1 = add_ln840_1297_fu_34504_p2;
[2025-10-13 21:24:25,312]       |                                   ^
[2025-10-13 21:24:25,312] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60310:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1298_fu_34514_p2' generates 3 bits.
[2025-10-13 21:24:25,312] 60310 | assign zext_ln840_216_fu_34520_p1 = add_ln840_1298_fu_34514_p2;
[2025-10-13 21:24:25,312]       |                                   ^
[2025-10-13 21:24:25,312] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60312:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1299_fu_34524_p2' generates 2 bits.
[2025-10-13 21:24:25,312] 60312 | assign zext_ln840_217_fu_34530_p1 = add_ln840_1299_fu_34524_p2;
[2025-10-13 21:24:25,312]       |                                   ^
[2025-10-13 21:24:25,312] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60314:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1300_fu_34534_p2' generates 2 bits.
[2025-10-13 21:24:25,312] 60314 | assign zext_ln840_218_fu_34540_p1 = add_ln840_1300_fu_34534_p2;
[2025-10-13 21:24:25,312]       |                                   ^
[2025-10-13 21:24:25,313] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60316:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1301_fu_34544_p2' generates 3 bits.
[2025-10-13 21:24:25,313] 60316 | assign zext_ln840_219_fu_34550_p1 = add_ln840_1301_fu_34544_p2;
[2025-10-13 21:24:25,313]       |                                   ^
[2025-10-13 21:24:25,313] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60318:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1049_fu_29562_p2' generates 3 bits.
[2025-10-13 21:24:25,313] 60318 | assign zext_ln840_21_fu_29568_p1 = add_ln840_1049_fu_29562_p2;
[2025-10-13 21:24:25,313]       |                                  ^
[2025-10-13 21:24:25,313] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60320:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_313_fu_34706_p2' generates 1 bits.
[2025-10-13 21:24:25,313] 60320 | assign zext_ln840_220_fu_34712_p1 = icmp_ln1039_313_fu_34706_p2;
[2025-10-13 21:24:25,313]       |                                   ^
[2025-10-13 21:24:25,313] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60322:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1305_fu_34722_p2' generates 2 bits.
[2025-10-13 21:24:25,313] 60322 | assign zext_ln840_221_fu_34728_p1 = add_ln840_1305_fu_34722_p2;
[2025-10-13 21:24:25,313]       |                                   ^
[2025-10-13 21:24:25,313] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60324:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1306_fu_34732_p2' generates 2 bits.
[2025-10-13 21:24:25,313] 60324 | assign zext_ln840_222_fu_34738_p1 = add_ln840_1306_fu_34732_p2;
[2025-10-13 21:24:25,313]       |                                   ^
[2025-10-13 21:24:25,313] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60326:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1307_fu_34742_p2' generates 2 bits.
[2025-10-13 21:24:25,313] 60326 | assign zext_ln840_223_fu_34748_p1 = add_ln840_1307_fu_34742_p2;
[2025-10-13 21:24:25,313]       |                                   ^
[2025-10-13 21:24:25,313] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60328:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1309_fu_34758_p2' generates 3 bits.
[2025-10-13 21:24:25,313] 60328 | assign zext_ln840_224_fu_34764_p1 = add_ln840_1309_fu_34758_p2;
[2025-10-13 21:24:25,313]       |                                   ^
[2025-10-13 21:24:25,313] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60330:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1310_fu_34768_p2' generates 2 bits.
[2025-10-13 21:24:25,313] 60330 | assign zext_ln840_225_fu_34774_p1 = add_ln840_1310_fu_34768_p2;
[2025-10-13 21:24:25,313]       |                                   ^
[2025-10-13 21:24:25,313] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60332:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1311_fu_34778_p2' generates 2 bits.
[2025-10-13 21:24:25,313] 60332 | assign zext_ln840_226_fu_34784_p1 = add_ln840_1311_fu_34778_p2;
[2025-10-13 21:24:25,313]       |                                   ^
[2025-10-13 21:24:25,313] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60334:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1312_fu_34788_p2' generates 3 bits.
[2025-10-13 21:24:25,313] 60334 | assign zext_ln840_227_fu_34794_p1 = add_ln840_1312_fu_34788_p2;
[2025-10-13 21:24:25,313]       |                                   ^
[2025-10-13 21:24:25,313] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60336:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1313_fu_34798_p2' generates 2 bits.
[2025-10-13 21:24:25,313] 60336 | assign zext_ln840_228_fu_34804_p1 = add_ln840_1313_fu_34798_p2;
[2025-10-13 21:24:25,313]       |                                   ^
[2025-10-13 21:24:25,313] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60338:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1314_fu_34808_p2' generates 2 bits.
[2025-10-13 21:24:25,313] 60338 | assign zext_ln840_229_fu_34814_p1 = add_ln840_1314_fu_34808_p2;
[2025-10-13 21:24:25,313]       |                                   ^
[2025-10-13 21:24:25,313] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60340:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_43_fu_29724_p2' generates 1 bits.
[2025-10-13 21:24:25,313] 60340 | assign zext_ln840_22_fu_29730_p1 = icmp_ln1039_43_fu_29724_p2;
[2025-10-13 21:24:25,313]       |                                  ^
[2025-10-13 21:24:25,313] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60342:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1315_fu_34818_p2' generates 3 bits.
[2025-10-13 21:24:25,313] 60342 | assign zext_ln840_230_fu_34824_p1 = add_ln840_1315_fu_34818_p2;
[2025-10-13 21:24:25,313]       |                                   ^
[2025-10-13 21:24:25,313] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60344:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_328_fu_34980_p2' generates 1 bits.
[2025-10-13 21:24:25,313] 60344 | assign zext_ln840_231_fu_34986_p1 = icmp_ln1039_328_fu_34980_p2;
[2025-10-13 21:24:25,313]       |                                   ^
[2025-10-13 21:24:25,313] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60346:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1319_fu_34996_p2' generates 2 bits.
[2025-10-13 21:24:25,313] 60346 | assign zext_ln840_232_fu_35002_p1 = add_ln840_1319_fu_34996_p2;
[2025-10-13 21:24:25,313]       |                                   ^
[2025-10-13 21:24:25,313] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60348:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1320_fu_35006_p2' generates 2 bits.
[2025-10-13 21:24:25,313] 60348 | assign zext_ln840_233_fu_35012_p1 = add_ln840_1320_fu_35006_p2;
[2025-10-13 21:24:25,313]       |                                   ^
[2025-10-13 21:24:25,313] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60350:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1321_fu_35016_p2' generates 2 bits.
[2025-10-13 21:24:25,313] 60350 | assign zext_ln840_234_fu_35022_p1 = add_ln840_1321_fu_35016_p2;
[2025-10-13 21:24:25,313]       |                                   ^
[2025-10-13 21:24:25,313] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60352:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1323_fu_35032_p2' generates 3 bits.
[2025-10-13 21:24:25,313] 60352 | assign zext_ln840_235_fu_35038_p1 = add_ln840_1323_fu_35032_p2;
[2025-10-13 21:24:25,313]       |                                   ^
[2025-10-13 21:24:25,313] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60354:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1324_fu_35042_p2' generates 2 bits.
[2025-10-13 21:24:25,313] 60354 | assign zext_ln840_236_fu_35048_p1 = add_ln840_1324_fu_35042_p2;
[2025-10-13 21:24:25,313]       |                                   ^
[2025-10-13 21:24:25,313] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60356:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1325_fu_35052_p2' generates 2 bits.
[2025-10-13 21:24:25,313] 60356 | assign zext_ln840_237_fu_35058_p1 = add_ln840_1325_fu_35052_p2;
[2025-10-13 21:24:25,313]       |                                   ^
[2025-10-13 21:24:25,313] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60358:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1326_fu_35062_p2' generates 3 bits.
[2025-10-13 21:24:25,313] 60358 | assign zext_ln840_238_fu_35068_p1 = add_ln840_1326_fu_35062_p2;
[2025-10-13 21:24:25,313]       |                                   ^
[2025-10-13 21:24:25,313] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60360:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1327_fu_35072_p2' generates 2 bits.
[2025-10-13 21:24:25,313] 60360 | assign zext_ln840_239_fu_35078_p1 = add_ln840_1327_fu_35072_p2;
[2025-10-13 21:24:25,313]       |                                   ^
[2025-10-13 21:24:25,313] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60362:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1053_fu_29740_p2' generates 2 bits.
[2025-10-13 21:24:25,313] 60362 | assign zext_ln840_23_fu_29746_p1 = add_ln840_1053_fu_29740_p2;
[2025-10-13 21:24:25,313]       |                                  ^
[2025-10-13 21:24:25,313] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60364:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1328_fu_35082_p2' generates 2 bits.
[2025-10-13 21:24:25,313] 60364 | assign zext_ln840_240_fu_35088_p1 = add_ln840_1328_fu_35082_p2;
[2025-10-13 21:24:25,313]       |                                   ^
[2025-10-13 21:24:25,313] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60366:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1329_fu_35092_p2' generates 3 bits.
[2025-10-13 21:24:25,313] 60366 | assign zext_ln840_241_fu_35098_p1 = add_ln840_1329_fu_35092_p2;
[2025-10-13 21:24:25,313]       |                                   ^
[2025-10-13 21:24:25,313] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60368:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_343_fu_35254_p2' generates 1 bits.
[2025-10-13 21:24:25,313] 60368 | assign zext_ln840_242_fu_35260_p1 = icmp_ln1039_343_fu_35254_p2;
[2025-10-13 21:24:25,313]       |                                   ^
[2025-10-13 21:24:25,313] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60370:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1333_fu_35270_p2' generates 2 bits.
[2025-10-13 21:24:25,313] 60370 | assign zext_ln840_243_fu_35276_p1 = add_ln840_1333_fu_35270_p2;
[2025-10-13 21:24:25,313]       |                                   ^
[2025-10-13 21:24:25,313] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60372:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1334_fu_35280_p2' generates 2 bits.
[2025-10-13 21:24:25,313] 60372 | assign zext_ln840_244_fu_35286_p1 = add_ln840_1334_fu_35280_p2;
[2025-10-13 21:24:25,313]       |                                   ^
[2025-10-13 21:24:25,313] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60374:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1335_fu_35290_p2' generates 2 bits.
[2025-10-13 21:24:25,313] 60374 | assign zext_ln840_245_fu_35296_p1 = add_ln840_1335_fu_35290_p2;
[2025-10-13 21:24:25,313]       |                                   ^
[2025-10-13 21:24:25,313] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60376:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1337_fu_35306_p2' generates 3 bits.
[2025-10-13 21:24:25,313] 60376 | assign zext_ln840_246_fu_35312_p1 = add_ln840_1337_fu_35306_p2;
[2025-10-13 21:24:25,313]       |                                   ^
[2025-10-13 21:24:25,313] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60378:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1338_fu_35316_p2' generates 2 bits.
[2025-10-13 21:24:25,313] 60378 | assign zext_ln840_247_fu_35322_p1 = add_ln840_1338_fu_35316_p2;
[2025-10-13 21:24:25,313]       |                                   ^
[2025-10-13 21:24:25,313] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60380:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1339_fu_35326_p2' generates 2 bits.
[2025-10-13 21:24:25,313] 60380 | assign zext_ln840_248_fu_35332_p1 = add_ln840_1339_fu_35326_p2;
[2025-10-13 21:24:25,313]       |                                   ^
[2025-10-13 21:24:25,313] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60382:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1340_fu_35336_p2' generates 3 bits.
[2025-10-13 21:24:25,313] 60382 | assign zext_ln840_249_fu_35342_p1 = add_ln840_1340_fu_35336_p2;
[2025-10-13 21:24:25,313]       |                                   ^
[2025-10-13 21:24:25,313] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60384:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1054_fu_29750_p2' generates 2 bits.
[2025-10-13 21:24:25,313] 60384 | assign zext_ln840_24_fu_29756_p1 = add_ln840_1054_fu_29750_p2;
[2025-10-13 21:24:25,313]       |                                  ^
[2025-10-13 21:24:25,313] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60386:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1341_fu_35346_p2' generates 2 bits.
[2025-10-13 21:24:25,313] 60386 | assign zext_ln840_250_fu_35352_p1 = add_ln840_1341_fu_35346_p2;
[2025-10-13 21:24:25,313]       |                                   ^
[2025-10-13 21:24:25,313] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60388:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1342_fu_35356_p2' generates 2 bits.
[2025-10-13 21:24:25,314] 60388 | assign zext_ln840_251_fu_35362_p1 = add_ln840_1342_fu_35356_p2;
[2025-10-13 21:24:25,314]       |                                   ^
[2025-10-13 21:24:25,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60390:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1343_fu_35366_p2' generates 3 bits.
[2025-10-13 21:24:25,314] 60390 | assign zext_ln840_252_fu_35372_p1 = add_ln840_1343_fu_35366_p2;
[2025-10-13 21:24:25,314]       |                                   ^
[2025-10-13 21:24:25,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60392:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_358_fu_35528_p2' generates 1 bits.
[2025-10-13 21:24:25,314] 60392 | assign zext_ln840_253_fu_35534_p1 = icmp_ln1039_358_fu_35528_p2;
[2025-10-13 21:24:25,314]       |                                   ^
[2025-10-13 21:24:25,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60394:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1347_fu_35544_p2' generates 2 bits.
[2025-10-13 21:24:25,314] 60394 | assign zext_ln840_254_fu_35550_p1 = add_ln840_1347_fu_35544_p2;
[2025-10-13 21:24:25,314]       |                                   ^
[2025-10-13 21:24:25,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60396:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1348_fu_35554_p2' generates 2 bits.
[2025-10-13 21:24:25,314] 60396 | assign zext_ln840_255_fu_35560_p1 = add_ln840_1348_fu_35554_p2;
[2025-10-13 21:24:25,314]       |                                   ^
[2025-10-13 21:24:25,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60398:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1349_fu_35564_p2' generates 2 bits.
[2025-10-13 21:24:25,314] 60398 | assign zext_ln840_256_fu_35570_p1 = add_ln840_1349_fu_35564_p2;
[2025-10-13 21:24:25,314]       |                                   ^
[2025-10-13 21:24:25,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60400:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1351_fu_35580_p2' generates 3 bits.
[2025-10-13 21:24:25,314] 60400 | assign zext_ln840_257_fu_35586_p1 = add_ln840_1351_fu_35580_p2;
[2025-10-13 21:24:25,314]       |                                   ^
[2025-10-13 21:24:25,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60402:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1352_fu_35590_p2' generates 2 bits.
[2025-10-13 21:24:25,314] 60402 | assign zext_ln840_258_fu_35596_p1 = add_ln840_1352_fu_35590_p2;
[2025-10-13 21:24:25,314]       |                                   ^
[2025-10-13 21:24:25,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60404:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1353_fu_35600_p2' generates 2 bits.
[2025-10-13 21:24:25,314] 60404 | assign zext_ln840_259_fu_35606_p1 = add_ln840_1353_fu_35600_p2;
[2025-10-13 21:24:25,314]       |                                   ^
[2025-10-13 21:24:25,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60406:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1055_fu_29760_p2' generates 2 bits.
[2025-10-13 21:24:25,314] 60406 | assign zext_ln840_25_fu_29766_p1 = add_ln840_1055_fu_29760_p2;
[2025-10-13 21:24:25,314]       |                                  ^
[2025-10-13 21:24:25,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60408:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1354_fu_35610_p2' generates 3 bits.
[2025-10-13 21:24:25,314] 60408 | assign zext_ln840_260_fu_35616_p1 = add_ln840_1354_fu_35610_p2;
[2025-10-13 21:24:25,314]       |                                   ^
[2025-10-13 21:24:25,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60410:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1355_fu_35620_p2' generates 2 bits.
[2025-10-13 21:24:25,314] 60410 | assign zext_ln840_261_fu_35626_p1 = add_ln840_1355_fu_35620_p2;
[2025-10-13 21:24:25,314]       |                                   ^
[2025-10-13 21:24:25,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60412:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1356_fu_35630_p2' generates 2 bits.
[2025-10-13 21:24:25,314] 60412 | assign zext_ln840_262_fu_35636_p1 = add_ln840_1356_fu_35630_p2;
[2025-10-13 21:24:25,314]       |                                   ^
[2025-10-13 21:24:25,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60414:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1357_fu_35640_p2' generates 3 bits.
[2025-10-13 21:24:25,314] 60414 | assign zext_ln840_263_fu_35646_p1 = add_ln840_1357_fu_35640_p2;
[2025-10-13 21:24:25,314]       |                                   ^
[2025-10-13 21:24:25,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60416:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_373_fu_35802_p2' generates 1 bits.
[2025-10-13 21:24:25,314] 60416 | assign zext_ln840_264_fu_35808_p1 = icmp_ln1039_373_fu_35802_p2;
[2025-10-13 21:24:25,314]       |                                   ^
[2025-10-13 21:24:25,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60418:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1361_fu_35818_p2' generates 2 bits.
[2025-10-13 21:24:25,314] 60418 | assign zext_ln840_265_fu_35824_p1 = add_ln840_1361_fu_35818_p2;
[2025-10-13 21:24:25,314]       |                                   ^
[2025-10-13 21:24:25,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60420:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1362_fu_35828_p2' generates 2 bits.
[2025-10-13 21:24:25,314] 60420 | assign zext_ln840_266_fu_35834_p1 = add_ln840_1362_fu_35828_p2;
[2025-10-13 21:24:25,314]       |                                   ^
[2025-10-13 21:24:25,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60422:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1363_fu_35838_p2' generates 2 bits.
[2025-10-13 21:24:25,314] 60422 | assign zext_ln840_267_fu_35844_p1 = add_ln840_1363_fu_35838_p2;
[2025-10-13 21:24:25,314]       |                                   ^
[2025-10-13 21:24:25,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60424:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1365_fu_35854_p2' generates 3 bits.
[2025-10-13 21:24:25,314] 60424 | assign zext_ln840_268_fu_35860_p1 = add_ln840_1365_fu_35854_p2;
[2025-10-13 21:24:25,314]       |                                   ^
[2025-10-13 21:24:25,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60426:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1366_fu_35864_p2' generates 2 bits.
[2025-10-13 21:24:25,314] 60426 | assign zext_ln840_269_fu_35870_p1 = add_ln840_1366_fu_35864_p2;
[2025-10-13 21:24:25,314]       |                                   ^
[2025-10-13 21:24:25,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60428:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1057_fu_29776_p2' generates 3 bits.
[2025-10-13 21:24:25,314] 60428 | assign zext_ln840_26_fu_29782_p1 = add_ln840_1057_fu_29776_p2;
[2025-10-13 21:24:25,314]       |                                  ^
[2025-10-13 21:24:25,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60430:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1367_fu_35874_p2' generates 2 bits.
[2025-10-13 21:24:25,314] 60430 | assign zext_ln840_270_fu_35880_p1 = add_ln840_1367_fu_35874_p2;
[2025-10-13 21:24:25,314]       |                                   ^
[2025-10-13 21:24:25,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60432:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1368_fu_35884_p2' generates 3 bits.
[2025-10-13 21:24:25,314] 60432 | assign zext_ln840_271_fu_35890_p1 = add_ln840_1368_fu_35884_p2;
[2025-10-13 21:24:25,314]       |                                   ^
[2025-10-13 21:24:25,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60434:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1369_fu_35894_p2' generates 2 bits.
[2025-10-13 21:24:25,314] 60434 | assign zext_ln840_272_fu_35900_p1 = add_ln840_1369_fu_35894_p2;
[2025-10-13 21:24:25,314]       |                                   ^
[2025-10-13 21:24:25,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60436:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1370_fu_35904_p2' generates 2 bits.
[2025-10-13 21:24:25,314] 60436 | assign zext_ln840_273_fu_35910_p1 = add_ln840_1370_fu_35904_p2;
[2025-10-13 21:24:25,314]       |                                   ^
[2025-10-13 21:24:25,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60438:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1371_fu_35914_p2' generates 3 bits.
[2025-10-13 21:24:25,314] 60438 | assign zext_ln840_274_fu_35920_p1 = add_ln840_1371_fu_35914_p2;
[2025-10-13 21:24:25,314]       |                                   ^
[2025-10-13 21:24:25,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60440:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_388_fu_36096_p2' generates 1 bits.
[2025-10-13 21:24:25,314] 60440 | assign zext_ln840_275_fu_36102_p1 = icmp_ln1039_388_fu_36096_p2;
[2025-10-13 21:24:25,314]       |                                   ^
[2025-10-13 21:24:25,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60442:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1375_fu_36112_p2' generates 2 bits.
[2025-10-13 21:24:25,314] 60442 | assign zext_ln840_276_fu_36118_p1 = add_ln840_1375_fu_36112_p2;
[2025-10-13 21:24:25,314]       |                                   ^
[2025-10-13 21:24:25,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60444:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1376_fu_36122_p2' generates 2 bits.
[2025-10-13 21:24:25,314] 60444 | assign zext_ln840_277_fu_36128_p1 = add_ln840_1376_fu_36122_p2;
[2025-10-13 21:24:25,314]       |                                   ^
[2025-10-13 21:24:25,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60446:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1377_fu_36132_p2' generates 2 bits.
[2025-10-13 21:24:25,314] 60446 | assign zext_ln840_278_fu_36138_p1 = add_ln840_1377_fu_36132_p2;
[2025-10-13 21:24:25,314]       |                                   ^
[2025-10-13 21:24:25,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60448:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1379_fu_36148_p2' generates 3 bits.
[2025-10-13 21:24:25,314] 60448 | assign zext_ln840_279_fu_36154_p1 = add_ln840_1379_fu_36148_p2;
[2025-10-13 21:24:25,314]       |                                   ^
[2025-10-13 21:24:25,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60450:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1058_fu_29786_p2' generates 2 bits.
[2025-10-13 21:24:25,314] 60450 | assign zext_ln840_27_fu_29792_p1 = add_ln840_1058_fu_29786_p2;
[2025-10-13 21:24:25,314]       |                                  ^
[2025-10-13 21:24:25,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60452:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1380_fu_36158_p2' generates 2 bits.
[2025-10-13 21:24:25,314] 60452 | assign zext_ln840_280_fu_36164_p1 = add_ln840_1380_fu_36158_p2;
[2025-10-13 21:24:25,314]       |                                   ^
[2025-10-13 21:24:25,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60454:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1381_fu_36168_p2' generates 2 bits.
[2025-10-13 21:24:25,314] 60454 | assign zext_ln840_281_fu_36174_p1 = add_ln840_1381_fu_36168_p2;
[2025-10-13 21:24:25,314]       |                                   ^
[2025-10-13 21:24:25,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60456:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1382_fu_36178_p2' generates 3 bits.
[2025-10-13 21:24:25,314] 60456 | assign zext_ln840_282_fu_36184_p1 = add_ln840_1382_fu_36178_p2;
[2025-10-13 21:24:25,314]       |                                   ^
[2025-10-13 21:24:25,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60458:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1383_fu_36188_p2' generates 2 bits.
[2025-10-13 21:24:25,315] 60458 | assign zext_ln840_283_fu_36194_p1 = add_ln840_1383_fu_36188_p2;
[2025-10-13 21:24:25,315]       |                                   ^
[2025-10-13 21:24:25,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60460:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1384_fu_36198_p2' generates 2 bits.
[2025-10-13 21:24:25,315] 60460 | assign zext_ln840_284_fu_36204_p1 = add_ln840_1384_fu_36198_p2;
[2025-10-13 21:24:25,315]       |                                   ^
[2025-10-13 21:24:25,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60462:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1385_fu_36208_p2' generates 3 bits.
[2025-10-13 21:24:25,315] 60462 | assign zext_ln840_285_fu_36214_p1 = add_ln840_1385_fu_36208_p2;
[2025-10-13 21:24:25,315]       |                                   ^
[2025-10-13 21:24:25,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60464:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_403_fu_36370_p2' generates 1 bits.
[2025-10-13 21:24:25,315] 60464 | assign zext_ln840_286_fu_36376_p1 = icmp_ln1039_403_fu_36370_p2;
[2025-10-13 21:24:25,315]       |                                   ^
[2025-10-13 21:24:25,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60466:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1389_fu_36386_p2' generates 2 bits.
[2025-10-13 21:24:25,315] 60466 | assign zext_ln840_287_fu_36392_p1 = add_ln840_1389_fu_36386_p2;
[2025-10-13 21:24:25,315]       |                                   ^
[2025-10-13 21:24:25,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60468:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1390_fu_36396_p2' generates 2 bits.
[2025-10-13 21:24:25,315] 60468 | assign zext_ln840_288_fu_36402_p1 = add_ln840_1390_fu_36396_p2;
[2025-10-13 21:24:25,315]       |                                   ^
[2025-10-13 21:24:25,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60470:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1391_fu_36406_p2' generates 2 bits.
[2025-10-13 21:24:25,315] 60470 | assign zext_ln840_289_fu_36412_p1 = add_ln840_1391_fu_36406_p2;
[2025-10-13 21:24:25,315]       |                                   ^
[2025-10-13 21:24:25,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60472:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1059_fu_29796_p2' generates 2 bits.
[2025-10-13 21:24:25,315] 60472 | assign zext_ln840_28_fu_29802_p1 = add_ln840_1059_fu_29796_p2;
[2025-10-13 21:24:25,315]       |                                  ^
[2025-10-13 21:24:25,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60474:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1393_fu_36422_p2' generates 3 bits.
[2025-10-13 21:24:25,315] 60474 | assign zext_ln840_290_fu_36428_p1 = add_ln840_1393_fu_36422_p2;
[2025-10-13 21:24:25,315]       |                                   ^
[2025-10-13 21:24:25,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60476:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1394_fu_36432_p2' generates 2 bits.
[2025-10-13 21:24:25,315] 60476 | assign zext_ln840_291_fu_36438_p1 = add_ln840_1394_fu_36432_p2;
[2025-10-13 21:24:25,315]       |                                   ^
[2025-10-13 21:24:25,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60478:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1395_fu_36442_p2' generates 2 bits.
[2025-10-13 21:24:25,315] 60478 | assign zext_ln840_292_fu_36448_p1 = add_ln840_1395_fu_36442_p2;
[2025-10-13 21:24:25,315]       |                                   ^
[2025-10-13 21:24:25,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60480:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1396_fu_36452_p2' generates 3 bits.
[2025-10-13 21:24:25,315] 60480 | assign zext_ln840_293_fu_36458_p1 = add_ln840_1396_fu_36452_p2;
[2025-10-13 21:24:25,315]       |                                   ^
[2025-10-13 21:24:25,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60482:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1397_fu_36462_p2' generates 2 bits.
[2025-10-13 21:24:25,315] 60482 | assign zext_ln840_294_fu_36468_p1 = add_ln840_1397_fu_36462_p2;
[2025-10-13 21:24:25,315]       |                                   ^
[2025-10-13 21:24:25,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60484:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1398_fu_36472_p2' generates 2 bits.
[2025-10-13 21:24:25,315] 60484 | assign zext_ln840_295_fu_36478_p1 = add_ln840_1398_fu_36472_p2;
[2025-10-13 21:24:25,315]       |                                   ^
[2025-10-13 21:24:25,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60486:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1399_fu_36482_p2' generates 3 bits.
[2025-10-13 21:24:25,315] 60486 | assign zext_ln840_296_fu_36488_p1 = add_ln840_1399_fu_36482_p2;
[2025-10-13 21:24:25,315]       |                                   ^
[2025-10-13 21:24:25,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60488:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_418_fu_36654_p2' generates 1 bits.
[2025-10-13 21:24:25,315] 60488 | assign zext_ln840_297_fu_36660_p1 = icmp_ln1039_418_fu_36654_p2;
[2025-10-13 21:24:25,315]       |                                   ^
[2025-10-13 21:24:25,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60490:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1403_fu_36670_p2' generates 2 bits.
[2025-10-13 21:24:25,315] 60490 | assign zext_ln840_298_fu_36676_p1 = add_ln840_1403_fu_36670_p2;
[2025-10-13 21:24:25,315]       |                                   ^
[2025-10-13 21:24:25,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60492:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1404_fu_36680_p2' generates 2 bits.
[2025-10-13 21:24:25,315] 60492 | assign zext_ln840_299_fu_36686_p1 = add_ln840_1404_fu_36680_p2;
[2025-10-13 21:24:25,315]       |                                   ^
[2025-10-13 21:24:25,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60494:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1060_fu_29806_p2' generates 3 bits.
[2025-10-13 21:24:25,315] 60494 | assign zext_ln840_29_fu_29812_p1 = add_ln840_1060_fu_29806_p2;
[2025-10-13 21:24:25,315]       |                                  ^
[2025-10-13 21:24:25,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60496:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1026_fu_29202_p2' generates 2 bits.
[2025-10-13 21:24:25,315] 60496 | assign zext_ln840_2_fu_29208_p1 = add_ln840_1026_fu_29202_p2;
[2025-10-13 21:24:25,315]       |                                 ^
[2025-10-13 21:24:25,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60498:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1405_fu_36690_p2' generates 2 bits.
[2025-10-13 21:24:25,315] 60498 | assign zext_ln840_300_fu_36696_p1 = add_ln840_1405_fu_36690_p2;
[2025-10-13 21:24:25,315]       |                                   ^
[2025-10-13 21:24:25,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60500:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1407_fu_36706_p2' generates 3 bits.
[2025-10-13 21:24:25,315] 60500 | assign zext_ln840_301_fu_36712_p1 = add_ln840_1407_fu_36706_p2;
[2025-10-13 21:24:25,315]       |                                   ^
[2025-10-13 21:24:25,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60502:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1408_fu_36716_p2' generates 2 bits.
[2025-10-13 21:24:25,315] 60502 | assign zext_ln840_302_fu_36722_p1 = add_ln840_1408_fu_36716_p2;
[2025-10-13 21:24:25,315]       |                                   ^
[2025-10-13 21:24:25,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60504:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1409_fu_36726_p2' generates 2 bits.
[2025-10-13 21:24:25,315] 60504 | assign zext_ln840_303_fu_36732_p1 = add_ln840_1409_fu_36726_p2;
[2025-10-13 21:24:25,315]       |                                   ^
[2025-10-13 21:24:25,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60506:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1410_fu_36736_p2' generates 3 bits.
[2025-10-13 21:24:25,315] 60506 | assign zext_ln840_304_fu_36742_p1 = add_ln840_1410_fu_36736_p2;
[2025-10-13 21:24:25,315]       |                                   ^
[2025-10-13 21:24:25,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60508:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1411_fu_36746_p2' generates 2 bits.
[2025-10-13 21:24:25,315] 60508 | assign zext_ln840_305_fu_36752_p1 = add_ln840_1411_fu_36746_p2;
[2025-10-13 21:24:25,315]       |                                   ^
[2025-10-13 21:24:25,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60510:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1412_fu_36756_p2' generates 2 bits.
[2025-10-13 21:24:25,315] 60510 | assign zext_ln840_306_fu_36762_p1 = add_ln840_1412_fu_36756_p2;
[2025-10-13 21:24:25,315]       |                                   ^
[2025-10-13 21:24:25,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60512:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1413_fu_36766_p2' generates 3 bits.
[2025-10-13 21:24:25,315] 60512 | assign zext_ln840_307_fu_36772_p1 = add_ln840_1413_fu_36766_p2;
[2025-10-13 21:24:25,315]       |                                   ^
[2025-10-13 21:24:25,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60514:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_433_fu_36928_p2' generates 1 bits.
[2025-10-13 21:24:25,315] 60514 | assign zext_ln840_308_fu_36934_p1 = icmp_ln1039_433_fu_36928_p2;
[2025-10-13 21:24:25,315]       |                                   ^
[2025-10-13 21:24:25,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60516:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1417_fu_36944_p2' generates 2 bits.
[2025-10-13 21:24:25,315] 60516 | assign zext_ln840_309_fu_36950_p1 = add_ln840_1417_fu_36944_p2;
[2025-10-13 21:24:25,315]       |                                   ^
[2025-10-13 21:24:25,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60518:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1061_fu_29816_p2' generates 2 bits.
[2025-10-13 21:24:25,315] 60518 | assign zext_ln840_30_fu_29822_p1 = add_ln840_1061_fu_29816_p2;
[2025-10-13 21:24:25,315]       |                                  ^
[2025-10-13 21:24:25,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60520:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1418_fu_36954_p2' generates 2 bits.
[2025-10-13 21:24:25,315] 60520 | assign zext_ln840_310_fu_36960_p1 = add_ln840_1418_fu_36954_p2;
[2025-10-13 21:24:25,315]       |                                   ^
[2025-10-13 21:24:25,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60522:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1419_fu_36964_p2' generates 2 bits.
[2025-10-13 21:24:25,315] 60522 | assign zext_ln840_311_fu_36970_p1 = add_ln840_1419_fu_36964_p2;
[2025-10-13 21:24:25,315]       |                                   ^
[2025-10-13 21:24:25,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60524:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1421_fu_36980_p2' generates 3 bits.
[2025-10-13 21:24:25,315] 60524 | assign zext_ln840_312_fu_36986_p1 = add_ln840_1421_fu_36980_p2;
[2025-10-13 21:24:25,315]       |                                   ^
[2025-10-13 21:24:25,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60526:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1422_fu_36990_p2' generates 2 bits.
[2025-10-13 21:24:25,315] 60526 | assign zext_ln840_313_fu_36996_p1 = add_ln840_1422_fu_36990_p2;
[2025-10-13 21:24:25,316]       |                                   ^
[2025-10-13 21:24:25,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60528:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1423_fu_37000_p2' generates 2 bits.
[2025-10-13 21:24:25,316] 60528 | assign zext_ln840_314_fu_37006_p1 = add_ln840_1423_fu_37000_p2;
[2025-10-13 21:24:25,316]       |                                   ^
[2025-10-13 21:24:25,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60530:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1424_fu_37010_p2' generates 3 bits.
[2025-10-13 21:24:25,316] 60530 | assign zext_ln840_315_fu_37016_p1 = add_ln840_1424_fu_37010_p2;
[2025-10-13 21:24:25,316]       |                                   ^
[2025-10-13 21:24:25,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60532:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1425_fu_37020_p2' generates 2 bits.
[2025-10-13 21:24:25,316] 60532 | assign zext_ln840_316_fu_37026_p1 = add_ln840_1425_fu_37020_p2;
[2025-10-13 21:24:25,316]       |                                   ^
[2025-10-13 21:24:25,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60534:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1426_fu_37030_p2' generates 2 bits.
[2025-10-13 21:24:25,316] 60534 | assign zext_ln840_317_fu_37036_p1 = add_ln840_1426_fu_37030_p2;
[2025-10-13 21:24:25,316]       |                                   ^
[2025-10-13 21:24:25,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60536:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1427_fu_37040_p2' generates 3 bits.
[2025-10-13 21:24:25,316] 60536 | assign zext_ln840_318_fu_37046_p1 = add_ln840_1427_fu_37040_p2;
[2025-10-13 21:24:25,316]       |                                   ^
[2025-10-13 21:24:25,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60538:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_448_fu_37202_p2' generates 1 bits.
[2025-10-13 21:24:25,316] 60538 | assign zext_ln840_319_fu_37208_p1 = icmp_ln1039_448_fu_37202_p2;
[2025-10-13 21:24:25,316]       |                                   ^
[2025-10-13 21:24:25,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60540:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1062_fu_29826_p2' generates 2 bits.
[2025-10-13 21:24:25,316] 60540 | assign zext_ln840_31_fu_29832_p1 = add_ln840_1062_fu_29826_p2;
[2025-10-13 21:24:25,316]       |                                  ^
[2025-10-13 21:24:25,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60542:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1431_fu_37218_p2' generates 2 bits.
[2025-10-13 21:24:25,316] 60542 | assign zext_ln840_320_fu_37224_p1 = add_ln840_1431_fu_37218_p2;
[2025-10-13 21:24:25,316]       |                                   ^
[2025-10-13 21:24:25,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60544:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1432_fu_37228_p2' generates 2 bits.
[2025-10-13 21:24:25,316] 60544 | assign zext_ln840_321_fu_37234_p1 = add_ln840_1432_fu_37228_p2;
[2025-10-13 21:24:25,316]       |                                   ^
[2025-10-13 21:24:25,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60546:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1433_fu_37238_p2' generates 2 bits.
[2025-10-13 21:24:25,316] 60546 | assign zext_ln840_322_fu_37244_p1 = add_ln840_1433_fu_37238_p2;
[2025-10-13 21:24:25,316]       |                                   ^
[2025-10-13 21:24:25,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60548:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1435_fu_37254_p2' generates 3 bits.
[2025-10-13 21:24:25,316] 60548 | assign zext_ln840_323_fu_37260_p1 = add_ln840_1435_fu_37254_p2;
[2025-10-13 21:24:25,316]       |                                   ^
[2025-10-13 21:24:25,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60550:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1436_fu_37264_p2' generates 2 bits.
[2025-10-13 21:24:25,316] 60550 | assign zext_ln840_324_fu_37270_p1 = add_ln840_1436_fu_37264_p2;
[2025-10-13 21:24:25,316]       |                                   ^
[2025-10-13 21:24:25,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60552:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1437_fu_37274_p2' generates 2 bits.
[2025-10-13 21:24:25,316] 60552 | assign zext_ln840_325_fu_37280_p1 = add_ln840_1437_fu_37274_p2;
[2025-10-13 21:24:25,316]       |                                   ^
[2025-10-13 21:24:25,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60554:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1438_fu_37284_p2' generates 3 bits.
[2025-10-13 21:24:25,316] 60554 | assign zext_ln840_326_fu_37290_p1 = add_ln840_1438_fu_37284_p2;
[2025-10-13 21:24:25,316]       |                                   ^
[2025-10-13 21:24:25,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60556:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1439_fu_37294_p2' generates 2 bits.
[2025-10-13 21:24:25,316] 60556 | assign zext_ln840_327_fu_37300_p1 = add_ln840_1439_fu_37294_p2;
[2025-10-13 21:24:25,316]       |                                   ^
[2025-10-13 21:24:25,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60558:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1440_fu_37304_p2' generates 2 bits.
[2025-10-13 21:24:25,316] 60558 | assign zext_ln840_328_fu_37310_p1 = add_ln840_1440_fu_37304_p2;
[2025-10-13 21:24:25,316]       |                                   ^
[2025-10-13 21:24:25,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60560:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1441_fu_37314_p2' generates 3 bits.
[2025-10-13 21:24:25,316] 60560 | assign zext_ln840_329_fu_37320_p1 = add_ln840_1441_fu_37314_p2;
[2025-10-13 21:24:25,316]       |                                   ^
[2025-10-13 21:24:25,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60562:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1063_fu_29836_p2' generates 3 bits.
[2025-10-13 21:24:25,316] 60562 | assign zext_ln840_32_fu_29842_p1 = add_ln840_1063_fu_29836_p2;
[2025-10-13 21:24:25,316]       |                                  ^
[2025-10-13 21:24:25,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60564:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_463_fu_37486_p2' generates 1 bits.
[2025-10-13 21:24:25,316] 60564 | assign zext_ln840_330_fu_37492_p1 = icmp_ln1039_463_fu_37486_p2;
[2025-10-13 21:24:25,316]       |                                   ^
[2025-10-13 21:24:25,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60566:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1445_fu_37502_p2' generates 2 bits.
[2025-10-13 21:24:25,316] 60566 | assign zext_ln840_331_fu_37508_p1 = add_ln840_1445_fu_37502_p2;
[2025-10-13 21:24:25,316]       |                                   ^
[2025-10-13 21:24:25,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60568:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1446_fu_37512_p2' generates 2 bits.
[2025-10-13 21:24:25,316] 60568 | assign zext_ln840_332_fu_37518_p1 = add_ln840_1446_fu_37512_p2;
[2025-10-13 21:24:25,316]       |                                   ^
[2025-10-13 21:24:25,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60570:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1447_fu_37522_p2' generates 2 bits.
[2025-10-13 21:24:25,316] 60570 | assign zext_ln840_333_fu_37528_p1 = add_ln840_1447_fu_37522_p2;
[2025-10-13 21:24:25,316]       |                                   ^
[2025-10-13 21:24:25,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60572:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1449_fu_37538_p2' generates 3 bits.
[2025-10-13 21:24:25,316] 60572 | assign zext_ln840_334_fu_37544_p1 = add_ln840_1449_fu_37538_p2;
[2025-10-13 21:24:25,316]       |                                   ^
[2025-10-13 21:24:25,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60574:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1450_fu_37548_p2' generates 2 bits.
[2025-10-13 21:24:25,316] 60574 | assign zext_ln840_335_fu_37554_p1 = add_ln840_1450_fu_37548_p2;
[2025-10-13 21:24:25,316]       |                                   ^
[2025-10-13 21:24:25,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60576:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1451_fu_37558_p2' generates 2 bits.
[2025-10-13 21:24:25,316] 60576 | assign zext_ln840_336_fu_37564_p1 = add_ln840_1451_fu_37558_p2;
[2025-10-13 21:24:25,316]       |                                   ^
[2025-10-13 21:24:25,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60578:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1452_fu_37568_p2' generates 3 bits.
[2025-10-13 21:24:25,316] 60578 | assign zext_ln840_337_fu_37574_p1 = add_ln840_1452_fu_37568_p2;
[2025-10-13 21:24:25,316]       |                                   ^
[2025-10-13 21:24:25,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60580:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1453_fu_37578_p2' generates 2 bits.
[2025-10-13 21:24:25,316] 60580 | assign zext_ln840_338_fu_37584_p1 = add_ln840_1453_fu_37578_p2;
[2025-10-13 21:24:25,316]       |                                   ^
[2025-10-13 21:24:25,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60582:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1454_fu_37588_p2' generates 2 bits.
[2025-10-13 21:24:25,316] 60582 | assign zext_ln840_339_fu_37594_p1 = add_ln840_1454_fu_37588_p2;
[2025-10-13 21:24:25,316]       |                                   ^
[2025-10-13 21:24:25,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60584:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_58_fu_30008_p2' generates 1 bits.
[2025-10-13 21:24:25,316] 60584 | assign zext_ln840_33_fu_30014_p1 = icmp_ln1039_58_fu_30008_p2;
[2025-10-13 21:24:25,316]       |                                  ^
[2025-10-13 21:24:25,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60586:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1455_fu_37598_p2' generates 3 bits.
[2025-10-13 21:24:25,316] 60586 | assign zext_ln840_340_fu_37604_p1 = add_ln840_1455_fu_37598_p2;
[2025-10-13 21:24:25,316]       |                                   ^
[2025-10-13 21:24:25,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60588:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_478_fu_37760_p2' generates 1 bits.
[2025-10-13 21:24:25,316] 60588 | assign zext_ln840_341_fu_37766_p1 = icmp_ln1039_478_fu_37760_p2;
[2025-10-13 21:24:25,316]       |                                   ^
[2025-10-13 21:24:25,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60590:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1459_fu_37776_p2' generates 2 bits.
[2025-10-13 21:24:25,316] 60590 | assign zext_ln840_342_fu_37782_p1 = add_ln840_1459_fu_37776_p2;
[2025-10-13 21:24:25,316]       |                                   ^
[2025-10-13 21:24:25,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60592:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1460_fu_37786_p2' generates 2 bits.
[2025-10-13 21:24:25,316] 60592 | assign zext_ln840_343_fu_37792_p1 = add_ln840_1460_fu_37786_p2;
[2025-10-13 21:24:25,316]       |                                   ^
[2025-10-13 21:24:25,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60594:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1461_fu_37796_p2' generates 2 bits.
[2025-10-13 21:24:25,316] 60594 | assign zext_ln840_344_fu_37802_p1 = add_ln840_1461_fu_37796_p2;
[2025-10-13 21:24:25,316]       |                                   ^
[2025-10-13 21:24:25,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60596:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1463_fu_37812_p2' generates 3 bits.
[2025-10-13 21:24:25,316] 60596 | assign zext_ln840_345_fu_37818_p1 = add_ln840_1463_fu_37812_p2;
[2025-10-13 21:24:25,316]       |                                   ^
[2025-10-13 21:24:25,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60598:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1464_fu_37822_p2' generates 2 bits.
[2025-10-13 21:24:25,316] 60598 | assign zext_ln840_346_fu_37828_p1 = add_ln840_1464_fu_37822_p2;
[2025-10-13 21:24:25,316]       |                                   ^
[2025-10-13 21:24:25,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60600:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1465_fu_37832_p2' generates 2 bits.
[2025-10-13 21:24:25,316] 60600 | assign zext_ln840_347_fu_37838_p1 = add_ln840_1465_fu_37832_p2;
[2025-10-13 21:24:25,316]       |                                   ^
[2025-10-13 21:24:25,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60602:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1466_fu_37842_p2' generates 3 bits.
[2025-10-13 21:24:25,317] 60602 | assign zext_ln840_348_fu_37848_p1 = add_ln840_1466_fu_37842_p2;
[2025-10-13 21:24:25,317]       |                                   ^
[2025-10-13 21:24:25,317] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60604:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1467_fu_37852_p2' generates 2 bits.
[2025-10-13 21:24:25,317] 60604 | assign zext_ln840_349_fu_37858_p1 = add_ln840_1467_fu_37852_p2;
[2025-10-13 21:24:25,317]       |                                   ^
[2025-10-13 21:24:25,317] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60606:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1067_fu_30024_p2' generates 2 bits.
[2025-10-13 21:24:25,317] 60606 | assign zext_ln840_34_fu_30030_p1 = add_ln840_1067_fu_30024_p2;
[2025-10-13 21:24:25,317]       |                                  ^
[2025-10-13 21:24:25,317] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60608:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1468_fu_37862_p2' generates 2 bits.
[2025-10-13 21:24:25,317] 60608 | assign zext_ln840_350_fu_37868_p1 = add_ln840_1468_fu_37862_p2;
[2025-10-13 21:24:25,317]       |                                   ^
[2025-10-13 21:24:25,317] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60610:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1469_fu_37872_p2' generates 3 bits.
[2025-10-13 21:24:25,317] 60610 | assign zext_ln840_351_fu_37878_p1 = add_ln840_1469_fu_37872_p2;
[2025-10-13 21:24:25,317]       |                                   ^
[2025-10-13 21:24:25,317] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60612:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_493_fu_38034_p2' generates 1 bits.
[2025-10-13 21:24:25,317] 60612 | assign zext_ln840_352_fu_38040_p1 = icmp_ln1039_493_fu_38034_p2;
[2025-10-13 21:24:25,317]       |                                   ^
[2025-10-13 21:24:25,317] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60614:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1473_fu_38050_p2' generates 2 bits.
[2025-10-13 21:24:25,317] 60614 | assign zext_ln840_353_fu_38056_p1 = add_ln840_1473_fu_38050_p2;
[2025-10-13 21:24:25,317]       |                                   ^
[2025-10-13 21:24:25,317] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60616:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1474_fu_38060_p2' generates 2 bits.
[2025-10-13 21:24:25,317] 60616 | assign zext_ln840_354_fu_38066_p1 = add_ln840_1474_fu_38060_p2;
[2025-10-13 21:24:25,317]       |                                   ^
[2025-10-13 21:24:25,317] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60618:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1475_fu_38070_p2' generates 2 bits.
[2025-10-13 21:24:25,317] 60618 | assign zext_ln840_355_fu_38076_p1 = add_ln840_1475_fu_38070_p2;
[2025-10-13 21:24:25,317]       |                                   ^
[2025-10-13 21:24:25,317] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60620:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1477_fu_38086_p2' generates 3 bits.
[2025-10-13 21:24:25,317] 60620 | assign zext_ln840_356_fu_38092_p1 = add_ln840_1477_fu_38086_p2;
[2025-10-13 21:24:25,317]       |                                   ^
[2025-10-13 21:24:25,317] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60622:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1478_fu_38096_p2' generates 2 bits.
[2025-10-13 21:24:25,317] 60622 | assign zext_ln840_357_fu_38102_p1 = add_ln840_1478_fu_38096_p2;
[2025-10-13 21:24:25,317]       |                                   ^
[2025-10-13 21:24:25,317] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60624:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1479_fu_38106_p2' generates 2 bits.
[2025-10-13 21:24:25,317] 60624 | assign zext_ln840_358_fu_38112_p1 = add_ln840_1479_fu_38106_p2;
[2025-10-13 21:24:25,317]       |                                   ^
[2025-10-13 21:24:25,317] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60626:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1480_fu_38116_p2' generates 3 bits.
[2025-10-13 21:24:25,317] 60626 | assign zext_ln840_359_fu_38122_p1 = add_ln840_1480_fu_38116_p2;
[2025-10-13 21:24:25,317]       |                                   ^
[2025-10-13 21:24:25,317] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60628:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1068_fu_30034_p2' generates 2 bits.
[2025-10-13 21:24:25,317] 60628 | assign zext_ln840_35_fu_30040_p1 = add_ln840_1068_fu_30034_p2;
[2025-10-13 21:24:25,317]       |                                  ^
[2025-10-13 21:24:25,317] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60630:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1481_fu_38126_p2' generates 2 bits.
[2025-10-13 21:24:25,317] 60630 | assign zext_ln840_360_fu_38132_p1 = add_ln840_1481_fu_38126_p2;
[2025-10-13 21:24:25,317]       |                                   ^
[2025-10-13 21:24:25,317] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60632:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1482_fu_38136_p2' generates 2 bits.
[2025-10-13 21:24:25,317] 60632 | assign zext_ln840_361_fu_38142_p1 = add_ln840_1482_fu_38136_p2;
[2025-10-13 21:24:25,317]       |                                   ^
[2025-10-13 21:24:25,317] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60634:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1483_fu_38146_p2' generates 3 bits.
[2025-10-13 21:24:25,317] 60634 | assign zext_ln840_362_fu_38152_p1 = add_ln840_1483_fu_38146_p2;
[2025-10-13 21:24:25,317]       |                                   ^
[2025-10-13 21:24:25,317] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60636:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_508_fu_38308_p2' generates 1 bits.
[2025-10-13 21:24:25,317] 60636 | assign zext_ln840_363_fu_38314_p1 = icmp_ln1039_508_fu_38308_p2;
[2025-10-13 21:24:25,317]       |                                   ^
[2025-10-13 21:24:25,317] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60638:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1487_fu_38324_p2' generates 2 bits.
[2025-10-13 21:24:25,317] 60638 | assign zext_ln840_364_fu_38330_p1 = add_ln840_1487_fu_38324_p2;
[2025-10-13 21:24:25,317]       |                                   ^
[2025-10-13 21:24:25,317] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60640:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1488_fu_38334_p2' generates 2 bits.
[2025-10-13 21:24:25,317] 60640 | assign zext_ln840_365_fu_38340_p1 = add_ln840_1488_fu_38334_p2;
[2025-10-13 21:24:25,317]       |                                   ^
[2025-10-13 21:24:25,317] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60642:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1489_fu_38344_p2' generates 2 bits.
[2025-10-13 21:24:25,317] 60642 | assign zext_ln840_366_fu_38350_p1 = add_ln840_1489_fu_38344_p2;
[2025-10-13 21:24:25,317]       |                                   ^
[2025-10-13 21:24:25,317] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60644:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1491_fu_38360_p2' generates 3 bits.
[2025-10-13 21:24:25,317] 60644 | assign zext_ln840_367_fu_38366_p1 = add_ln840_1491_fu_38360_p2;
[2025-10-13 21:24:25,317]       |                                   ^
[2025-10-13 21:24:25,317] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60646:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1492_fu_38370_p2' generates 2 bits.
[2025-10-13 21:24:25,317] 60646 | assign zext_ln840_368_fu_38376_p1 = add_ln840_1492_fu_38370_p2;
[2025-10-13 21:24:25,317]       |                                   ^
[2025-10-13 21:24:25,317] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60648:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1493_fu_38380_p2' generates 2 bits.
[2025-10-13 21:24:25,317] 60648 | assign zext_ln840_369_fu_38386_p1 = add_ln840_1493_fu_38380_p2;
[2025-10-13 21:24:25,317]       |                                   ^
[2025-10-13 21:24:25,317] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60650:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1069_fu_30044_p2' generates 2 bits.
[2025-10-13 21:24:25,317] 60650 | assign zext_ln840_36_fu_30050_p1 = add_ln840_1069_fu_30044_p2;
[2025-10-13 21:24:25,317]       |                                  ^
[2025-10-13 21:24:25,317] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60652:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1494_fu_38390_p2' generates 3 bits.
[2025-10-13 21:24:25,317] 60652 | assign zext_ln840_370_fu_38396_p1 = add_ln840_1494_fu_38390_p2;
[2025-10-13 21:24:25,317]       |                                   ^
[2025-10-13 21:24:25,317] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60654:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1495_fu_38400_p2' generates 2 bits.
[2025-10-13 21:24:25,317] 60654 | assign zext_ln840_371_fu_38406_p1 = add_ln840_1495_fu_38400_p2;
[2025-10-13 21:24:25,317]       |                                   ^
[2025-10-13 21:24:25,317] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60656:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1496_fu_38410_p2' generates 2 bits.
[2025-10-13 21:24:25,317] 60656 | assign zext_ln840_372_fu_38416_p1 = add_ln840_1496_fu_38410_p2;
[2025-10-13 21:24:25,317]       |                                   ^
[2025-10-13 21:24:25,317] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60658:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1497_fu_38420_p2' generates 3 bits.
[2025-10-13 21:24:25,317] 60658 | assign zext_ln840_373_fu_38426_p1 = add_ln840_1497_fu_38420_p2;
[2025-10-13 21:24:25,317]       |                                   ^
[2025-10-13 21:24:25,317] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60660:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_523_fu_38582_p2' generates 1 bits.
[2025-10-13 21:24:25,317] 60660 | assign zext_ln840_374_fu_38588_p1 = icmp_ln1039_523_fu_38582_p2;
[2025-10-13 21:24:25,317]       |                                   ^
[2025-10-13 21:24:25,317] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60662:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1501_fu_38598_p2' generates 2 bits.
[2025-10-13 21:24:25,318] 60662 | assign zext_ln840_375_fu_38604_p1 = add_ln840_1501_fu_38598_p2;
[2025-10-13 21:24:25,318]       |                                   ^
[2025-10-13 21:24:25,318] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60664:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1502_fu_38608_p2' generates 2 bits.
[2025-10-13 21:24:25,318] 60664 | assign zext_ln840_376_fu_38614_p1 = add_ln840_1502_fu_38608_p2;
[2025-10-13 21:24:25,318]       |                                   ^
[2025-10-13 21:24:25,318] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60666:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1503_fu_38618_p2' generates 2 bits.
[2025-10-13 21:24:25,318] 60666 | assign zext_ln840_377_fu_38624_p1 = add_ln840_1503_fu_38618_p2;
[2025-10-13 21:24:25,318]       |                                   ^
[2025-10-13 21:24:25,318] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60668:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1505_fu_38634_p2' generates 3 bits.
[2025-10-13 21:24:25,318] 60668 | assign zext_ln840_378_fu_38640_p1 = add_ln840_1505_fu_38634_p2;
[2025-10-13 21:24:25,318]       |                                   ^
[2025-10-13 21:24:25,318] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60670:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1506_fu_38644_p2' generates 2 bits.
[2025-10-13 21:24:25,318] 60670 | assign zext_ln840_379_fu_38650_p1 = add_ln840_1506_fu_38644_p2;
[2025-10-13 21:24:25,318]       |                                   ^
[2025-10-13 21:24:25,318] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60672:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1071_fu_30060_p2' generates 3 bits.
[2025-10-13 21:24:25,318] 60672 | assign zext_ln840_37_fu_30066_p1 = add_ln840_1071_fu_30060_p2;
[2025-10-13 21:24:25,318]       |                                  ^
[2025-10-13 21:24:25,318] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60674:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1507_fu_38654_p2' generates 2 bits.
[2025-10-13 21:24:25,318] 60674 | assign zext_ln840_380_fu_38660_p1 = add_ln840_1507_fu_38654_p2;
[2025-10-13 21:24:25,318]       |                                   ^
[2025-10-13 21:24:25,318] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60676:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1508_fu_38664_p2' generates 3 bits.
[2025-10-13 21:24:25,318] 60676 | assign zext_ln840_381_fu_38670_p1 = add_ln840_1508_fu_38664_p2;
[2025-10-13 21:24:25,318]       |                                   ^
[2025-10-13 21:24:25,318] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60678:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1509_fu_38674_p2' generates 2 bits.
[2025-10-13 21:24:25,318] 60678 | assign zext_ln840_382_fu_38680_p1 = add_ln840_1509_fu_38674_p2;
[2025-10-13 21:24:25,318]       |                                   ^
[2025-10-13 21:24:25,318] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60680:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1510_fu_38684_p2' generates 2 bits.
[2025-10-13 21:24:25,318] 60680 | assign zext_ln840_383_fu_38690_p1 = add_ln840_1510_fu_38684_p2;
[2025-10-13 21:24:25,318]       |                                   ^
[2025-10-13 21:24:25,318] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60682:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1511_fu_38694_p2' generates 3 bits.
[2025-10-13 21:24:25,318] 60682 | assign zext_ln840_384_fu_38700_p1 = add_ln840_1511_fu_38694_p2;
[2025-10-13 21:24:25,318]       |                                   ^
[2025-10-13 21:24:25,318] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60684:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_538_fu_38876_p2' generates 1 bits.
[2025-10-13 21:24:25,318] 60684 | assign zext_ln840_385_fu_38882_p1 = icmp_ln1039_538_fu_38876_p2;
[2025-10-13 21:24:25,318]       |                                   ^
[2025-10-13 21:24:25,318] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60686:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1515_fu_38892_p2' generates 2 bits.
[2025-10-13 21:24:25,318] 60686 | assign zext_ln840_386_fu_38898_p1 = add_ln840_1515_fu_38892_p2;
[2025-10-13 21:24:25,318]       |                                   ^
[2025-10-13 21:24:25,319] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60688:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1516_fu_38902_p2' generates 2 bits.
[2025-10-13 21:24:25,319] 60688 | assign zext_ln840_387_fu_38908_p1 = add_ln840_1516_fu_38902_p2;
[2025-10-13 21:24:25,319]       |                                   ^
[2025-10-13 21:24:25,319] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60690:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1517_fu_38912_p2' generates 2 bits.
[2025-10-13 21:24:25,319] 60690 | assign zext_ln840_388_fu_38918_p1 = add_ln840_1517_fu_38912_p2;
[2025-10-13 21:24:25,319]       |                                   ^
[2025-10-13 21:24:25,319] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60692:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1519_fu_38928_p2' generates 3 bits.
[2025-10-13 21:24:25,319] 60692 | assign zext_ln840_389_fu_38934_p1 = add_ln840_1519_fu_38928_p2;
[2025-10-13 21:24:25,319]       |                                   ^
[2025-10-13 21:24:25,319] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60694:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1072_fu_30070_p2' generates 2 bits.
[2025-10-13 21:24:25,319] 60694 | assign zext_ln840_38_fu_30076_p1 = add_ln840_1072_fu_30070_p2;
[2025-10-13 21:24:25,319]       |                                  ^
[2025-10-13 21:24:25,319] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60696:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1520_fu_38938_p2' generates 2 bits.
[2025-10-13 21:24:25,319] 60696 | assign zext_ln840_390_fu_38944_p1 = add_ln840_1520_fu_38938_p2;
[2025-10-13 21:24:25,319]       |                                   ^
[2025-10-13 21:24:25,319] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60698:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1521_fu_38948_p2' generates 2 bits.
[2025-10-13 21:24:25,319] 60698 | assign zext_ln840_391_fu_38954_p1 = add_ln840_1521_fu_38948_p2;
[2025-10-13 21:24:25,319]       |                                   ^
[2025-10-13 21:24:25,319] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60700:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1522_fu_38958_p2' generates 3 bits.
[2025-10-13 21:24:25,319] 60700 | assign zext_ln840_392_fu_38964_p1 = add_ln840_1522_fu_38958_p2;
[2025-10-13 21:24:25,319]       |                                   ^
[2025-10-13 21:24:25,319] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60702:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1523_fu_38968_p2' generates 2 bits.
[2025-10-13 21:24:25,319] 60702 | assign zext_ln840_393_fu_38974_p1 = add_ln840_1523_fu_38968_p2;
[2025-10-13 21:24:25,319]       |                                   ^
[2025-10-13 21:24:25,319] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60704:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1524_fu_38978_p2' generates 2 bits.
[2025-10-13 21:24:25,319] 60704 | assign zext_ln840_394_fu_38984_p1 = add_ln840_1524_fu_38978_p2;
[2025-10-13 21:24:25,319]       |                                   ^
[2025-10-13 21:24:25,319] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60706:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1525_fu_38988_p2' generates 3 bits.
[2025-10-13 21:24:25,319] 60706 | assign zext_ln840_395_fu_38994_p1 = add_ln840_1525_fu_38988_p2;
[2025-10-13 21:24:25,319]       |                                   ^
[2025-10-13 21:24:25,319] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60708:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_553_fu_39160_p2' generates 1 bits.
[2025-10-13 21:24:25,319] 60708 | assign zext_ln840_396_fu_39166_p1 = icmp_ln1039_553_fu_39160_p2;
[2025-10-13 21:24:25,319]       |                                   ^
[2025-10-13 21:24:25,319] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60710:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1529_fu_39176_p2' generates 2 bits.
[2025-10-13 21:24:25,319] 60710 | assign zext_ln840_397_fu_39182_p1 = add_ln840_1529_fu_39176_p2;
[2025-10-13 21:24:25,319]       |                                   ^
[2025-10-13 21:24:25,319] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60712:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1530_fu_39186_p2' generates 2 bits.
[2025-10-13 21:24:25,319] 60712 | assign zext_ln840_398_fu_39192_p1 = add_ln840_1530_fu_39186_p2;
[2025-10-13 21:24:25,319]       |                                   ^
[2025-10-13 21:24:25,319] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60714:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1531_fu_39196_p2' generates 2 bits.
[2025-10-13 21:24:25,319] 60714 | assign zext_ln840_399_fu_39202_p1 = add_ln840_1531_fu_39196_p2;
[2025-10-13 21:24:25,319]       |                                   ^
[2025-10-13 21:24:25,319] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60716:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1073_fu_30080_p2' generates 2 bits.
[2025-10-13 21:24:25,319] 60716 | assign zext_ln840_39_fu_30086_p1 = add_ln840_1073_fu_30080_p2;
[2025-10-13 21:24:25,319]       |                                  ^
[2025-10-13 21:24:25,319] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60718:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1027_fu_29212_p2' generates 2 bits.
[2025-10-13 21:24:25,319] 60718 | assign zext_ln840_3_fu_29218_p1 = add_ln840_1027_fu_29212_p2;
[2025-10-13 21:24:25,319]       |                                 ^
[2025-10-13 21:24:25,319] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60720:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1533_fu_39212_p2' generates 3 bits.
[2025-10-13 21:24:25,319] 60720 | assign zext_ln840_400_fu_39218_p1 = add_ln840_1533_fu_39212_p2;
[2025-10-13 21:24:25,320]       |                                   ^
[2025-10-13 21:24:25,320] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60722:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1534_fu_39222_p2' generates 2 bits.
[2025-10-13 21:24:25,320] 60722 | assign zext_ln840_401_fu_39228_p1 = add_ln840_1534_fu_39222_p2;
[2025-10-13 21:24:25,320]       |                                   ^
[2025-10-13 21:24:25,320] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60724:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1535_fu_39232_p2' generates 2 bits.
[2025-10-13 21:24:25,320] 60724 | assign zext_ln840_402_fu_39238_p1 = add_ln840_1535_fu_39232_p2;
[2025-10-13 21:24:25,320]       |                                   ^
[2025-10-13 21:24:25,320] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60726:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1536_fu_39242_p2' generates 3 bits.
[2025-10-13 21:24:25,320] 60726 | assign zext_ln840_403_fu_39248_p1 = add_ln840_1536_fu_39242_p2;
[2025-10-13 21:24:25,320]       |                                   ^
[2025-10-13 21:24:25,320] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60728:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1537_fu_39252_p2' generates 2 bits.
[2025-10-13 21:24:25,320] 60728 | assign zext_ln840_404_fu_39258_p1 = add_ln840_1537_fu_39252_p2;
[2025-10-13 21:24:25,320]       |                                   ^
[2025-10-13 21:24:25,320] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60730:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1538_fu_39262_p2' generates 2 bits.
[2025-10-13 21:24:25,320] 60730 | assign zext_ln840_405_fu_39268_p1 = add_ln840_1538_fu_39262_p2;
[2025-10-13 21:24:25,320]       |                                   ^
[2025-10-13 21:24:25,320] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60732:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1539_fu_39272_p2' generates 3 bits.
[2025-10-13 21:24:25,320] 60732 | assign zext_ln840_406_fu_39278_p1 = add_ln840_1539_fu_39272_p2;
[2025-10-13 21:24:25,320]       |                                   ^
[2025-10-13 21:24:25,320] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60734:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_568_fu_39434_p2' generates 1 bits.
[2025-10-13 21:24:25,320] 60734 | assign zext_ln840_407_fu_39440_p1 = icmp_ln1039_568_fu_39434_p2;
[2025-10-13 21:24:25,320]       |                                   ^
[2025-10-13 21:24:25,320] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60736:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1543_fu_39450_p2' generates 2 bits.
[2025-10-13 21:24:25,320] 60736 | assign zext_ln840_408_fu_39456_p1 = add_ln840_1543_fu_39450_p2;
[2025-10-13 21:24:25,320]       |                                   ^
[2025-10-13 21:24:25,320] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60738:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1544_fu_39460_p2' generates 2 bits.
[2025-10-13 21:24:25,320] 60738 | assign zext_ln840_409_fu_39466_p1 = add_ln840_1544_fu_39460_p2;
[2025-10-13 21:24:25,320]       |                                   ^
[2025-10-13 21:24:25,320] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60740:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1074_fu_30090_p2' generates 3 bits.
[2025-10-13 21:24:25,320] 60740 | assign zext_ln840_40_fu_30096_p1 = add_ln840_1074_fu_30090_p2;
[2025-10-13 21:24:25,320]       |                                  ^
[2025-10-13 21:24:25,320] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60742:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1545_fu_39470_p2' generates 2 bits.
[2025-10-13 21:24:25,320] 60742 | assign zext_ln840_410_fu_39476_p1 = add_ln840_1545_fu_39470_p2;
[2025-10-13 21:24:25,320]       |                                   ^
[2025-10-13 21:24:25,320] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60744:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1547_fu_39486_p2' generates 3 bits.
[2025-10-13 21:24:25,320] 60744 | assign zext_ln840_411_fu_39492_p1 = add_ln840_1547_fu_39486_p2;
[2025-10-13 21:24:25,320]       |                                   ^
[2025-10-13 21:24:25,320] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60746:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1548_fu_39496_p2' generates 2 bits.
[2025-10-13 21:24:25,320] 60746 | assign zext_ln840_412_fu_39502_p1 = add_ln840_1548_fu_39496_p2;
[2025-10-13 21:24:25,320]       |                                   ^
[2025-10-13 21:24:25,320] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60748:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1549_fu_39506_p2' generates 2 bits.
[2025-10-13 21:24:25,320] 60748 | assign zext_ln840_413_fu_39512_p1 = add_ln840_1549_fu_39506_p2;
[2025-10-13 21:24:25,320]       |                                   ^
[2025-10-13 21:24:25,320] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60750:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1550_fu_39516_p2' generates 3 bits.
[2025-10-13 21:24:25,320] 60750 | assign zext_ln840_414_fu_39522_p1 = add_ln840_1550_fu_39516_p2;
[2025-10-13 21:24:25,320]       |                                   ^
[2025-10-13 21:24:25,320] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60752:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1551_fu_39526_p2' generates 2 bits.
[2025-10-13 21:24:25,320] 60752 | assign zext_ln840_415_fu_39532_p1 = add_ln840_1551_fu_39526_p2;
[2025-10-13 21:24:25,320]       |                                   ^
[2025-10-13 21:24:25,320] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60754:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1552_fu_39536_p2' generates 2 bits.
[2025-10-13 21:24:25,320] 60754 | assign zext_ln840_416_fu_39542_p1 = add_ln840_1552_fu_39536_p2;
[2025-10-13 21:24:25,320]       |                                   ^
[2025-10-13 21:24:25,320] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60756:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1553_fu_39546_p2' generates 3 bits.
[2025-10-13 21:24:25,320] 60756 | assign zext_ln840_417_fu_39552_p1 = add_ln840_1553_fu_39546_p2;
[2025-10-13 21:24:25,320]       |                                   ^
[2025-10-13 21:24:25,320] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60758:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_583_fu_39708_p2' generates 1 bits.
[2025-10-13 21:24:25,320] 60758 | assign zext_ln840_418_fu_39714_p1 = icmp_ln1039_583_fu_39708_p2;
[2025-10-13 21:24:25,320]       |                                   ^
[2025-10-13 21:24:25,320] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60760:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1557_fu_39724_p2' generates 2 bits.
[2025-10-13 21:24:25,320] 60760 | assign zext_ln840_419_fu_39730_p1 = add_ln840_1557_fu_39724_p2;
[2025-10-13 21:24:25,320]       |                                   ^
[2025-10-13 21:24:25,320] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60762:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1075_fu_30100_p2' generates 2 bits.
[2025-10-13 21:24:25,320] 60762 | assign zext_ln840_41_fu_30106_p1 = add_ln840_1075_fu_30100_p2;
[2025-10-13 21:24:25,320]       |                                  ^
[2025-10-13 21:24:25,320] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60764:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1558_fu_39734_p2' generates 2 bits.
[2025-10-13 21:24:25,320] 60764 | assign zext_ln840_420_fu_39740_p1 = add_ln840_1558_fu_39734_p2;
[2025-10-13 21:24:25,320]       |                                   ^
[2025-10-13 21:24:25,320] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60766:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1559_fu_39744_p2' generates 2 bits.
[2025-10-13 21:24:25,320] 60766 | assign zext_ln840_421_fu_39750_p1 = add_ln840_1559_fu_39744_p2;
[2025-10-13 21:24:25,320]       |                                   ^
[2025-10-13 21:24:25,320] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60768:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1561_fu_39760_p2' generates 3 bits.
[2025-10-13 21:24:25,320] 60768 | assign zext_ln840_422_fu_39766_p1 = add_ln840_1561_fu_39760_p2;
[2025-10-13 21:24:25,320]       |                                   ^
[2025-10-13 21:24:25,320] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60770:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1562_fu_39770_p2' generates 2 bits.
[2025-10-13 21:24:25,320] 60770 | assign zext_ln840_423_fu_39776_p1 = add_ln840_1562_fu_39770_p2;
[2025-10-13 21:24:25,320]       |                                   ^
[2025-10-13 21:24:25,320] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60772:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1563_fu_39780_p2' generates 2 bits.
[2025-10-13 21:24:25,321] 60772 | assign zext_ln840_424_fu_39786_p1 = add_ln840_1563_fu_39780_p2;
[2025-10-13 21:24:25,321]       |                                   ^
[2025-10-13 21:24:25,321] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60774:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1564_fu_39790_p2' generates 3 bits.
[2025-10-13 21:24:25,321] 60774 | assign zext_ln840_425_fu_39796_p1 = add_ln840_1564_fu_39790_p2;
[2025-10-13 21:24:25,321]       |                                   ^
[2025-10-13 21:24:25,321] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60776:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1565_fu_39800_p2' generates 2 bits.
[2025-10-13 21:24:25,321] 60776 | assign zext_ln840_426_fu_39806_p1 = add_ln840_1565_fu_39800_p2;
[2025-10-13 21:24:25,321]       |                                   ^
[2025-10-13 21:24:25,321] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60778:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1566_fu_39810_p2' generates 2 bits.
[2025-10-13 21:24:25,321] 60778 | assign zext_ln840_427_fu_39816_p1 = add_ln840_1566_fu_39810_p2;
[2025-10-13 21:24:25,321]       |                                   ^
[2025-10-13 21:24:25,321] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60780:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1567_fu_39820_p2' generates 3 bits.
[2025-10-13 21:24:25,321] 60780 | assign zext_ln840_428_fu_39826_p1 = add_ln840_1567_fu_39820_p2;
[2025-10-13 21:24:25,321]       |                                   ^
[2025-10-13 21:24:25,321] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60782:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_598_fu_39992_p2' generates 1 bits.
[2025-10-13 21:24:25,321] 60782 | assign zext_ln840_429_fu_39998_p1 = icmp_ln1039_598_fu_39992_p2;
[2025-10-13 21:24:25,321]       |                                   ^
[2025-10-13 21:24:25,321] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60784:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1076_fu_30110_p2' generates 2 bits.
[2025-10-13 21:24:25,321] 60784 | assign zext_ln840_42_fu_30116_p1 = add_ln840_1076_fu_30110_p2;
[2025-10-13 21:24:25,321]       |                                  ^
[2025-10-13 21:24:25,321] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60786:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1571_fu_40008_p2' generates 2 bits.
[2025-10-13 21:24:25,321] 60786 | assign zext_ln840_430_fu_40014_p1 = add_ln840_1571_fu_40008_p2;
[2025-10-13 21:24:25,321]       |                                   ^
[2025-10-13 21:24:25,321] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60788:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1572_fu_40018_p2' generates 2 bits.
[2025-10-13 21:24:25,321] 60788 | assign zext_ln840_431_fu_40024_p1 = add_ln840_1572_fu_40018_p2;
[2025-10-13 21:24:25,321]       |                                   ^
[2025-10-13 21:24:25,321] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60790:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1573_fu_40028_p2' generates 2 bits.
[2025-10-13 21:24:25,321] 60790 | assign zext_ln840_432_fu_40034_p1 = add_ln840_1573_fu_40028_p2;
[2025-10-13 21:24:25,321]       |                                   ^
[2025-10-13 21:24:25,321] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60792:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1575_fu_40044_p2' generates 3 bits.
[2025-10-13 21:24:25,321] 60792 | assign zext_ln840_433_fu_40050_p1 = add_ln840_1575_fu_40044_p2;
[2025-10-13 21:24:25,321]       |                                   ^
[2025-10-13 21:24:25,321] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60794:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1576_fu_40054_p2' generates 2 bits.
[2025-10-13 21:24:25,321] 60794 | assign zext_ln840_434_fu_40060_p1 = add_ln840_1576_fu_40054_p2;
[2025-10-13 21:24:25,321]       |                                   ^
[2025-10-13 21:24:25,321] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60796:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1577_fu_40064_p2' generates 2 bits.
[2025-10-13 21:24:25,321] 60796 | assign zext_ln840_435_fu_40070_p1 = add_ln840_1577_fu_40064_p2;
[2025-10-13 21:24:25,321]       |                                   ^
[2025-10-13 21:24:25,321] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60798:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1578_fu_40074_p2' generates 3 bits.
[2025-10-13 21:24:25,321] 60798 | assign zext_ln840_436_fu_40080_p1 = add_ln840_1578_fu_40074_p2;
[2025-10-13 21:24:25,321]       |                                   ^
[2025-10-13 21:24:25,321] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60800:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1579_fu_40084_p2' generates 2 bits.
[2025-10-13 21:24:25,321] 60800 | assign zext_ln840_437_fu_40090_p1 = add_ln840_1579_fu_40084_p2;
[2025-10-13 21:24:25,321]       |                                   ^
[2025-10-13 21:24:25,321] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60802:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1580_fu_40094_p2' generates 2 bits.
[2025-10-13 21:24:25,321] 60802 | assign zext_ln840_438_fu_40100_p1 = add_ln840_1580_fu_40094_p2;
[2025-10-13 21:24:25,321]       |                                   ^
[2025-10-13 21:24:25,321] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60804:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1581_fu_40104_p2' generates 3 bits.
[2025-10-13 21:24:25,321] 60804 | assign zext_ln840_439_fu_40110_p1 = add_ln840_1581_fu_40104_p2;
[2025-10-13 21:24:25,321]       |                                   ^
[2025-10-13 21:24:25,321] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60806:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1077_fu_30120_p2' generates 3 bits.
[2025-10-13 21:24:25,321] 60806 | assign zext_ln840_43_fu_30126_p1 = add_ln840_1077_fu_30120_p2;
[2025-10-13 21:24:25,321]       |                                  ^
[2025-10-13 21:24:25,321] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60808:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_613_fu_40266_p2' generates 1 bits.
[2025-10-13 21:24:25,321] 60808 | assign zext_ln840_440_fu_40272_p1 = icmp_ln1039_613_fu_40266_p2;
[2025-10-13 21:24:25,321]       |                                   ^
[2025-10-13 21:24:25,321] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60810:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1585_fu_40282_p2' generates 2 bits.
[2025-10-13 21:24:25,321] 60810 | assign zext_ln840_441_fu_40288_p1 = add_ln840_1585_fu_40282_p2;
[2025-10-13 21:24:25,321]       |                                   ^
[2025-10-13 21:24:25,321] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60812:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1586_fu_40292_p2' generates 2 bits.
[2025-10-13 21:24:25,321] 60812 | assign zext_ln840_442_fu_40298_p1 = add_ln840_1586_fu_40292_p2;
[2025-10-13 21:24:25,321]       |                                   ^
[2025-10-13 21:24:25,321] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60814:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1587_fu_40302_p2' generates 2 bits.
[2025-10-13 21:24:25,321] 60814 | assign zext_ln840_443_fu_40308_p1 = add_ln840_1587_fu_40302_p2;
[2025-10-13 21:24:25,321]       |                                   ^
[2025-10-13 21:24:25,321] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60816:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1589_fu_40318_p2' generates 3 bits.
[2025-10-13 21:24:25,321] 60816 | assign zext_ln840_444_fu_40324_p1 = add_ln840_1589_fu_40318_p2;
[2025-10-13 21:24:25,321]       |                                   ^
[2025-10-13 21:24:25,321] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60818:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1590_fu_40328_p2' generates 2 bits.
[2025-10-13 21:24:25,321] 60818 | assign zext_ln840_445_fu_40334_p1 = add_ln840_1590_fu_40328_p2;
[2025-10-13 21:24:25,321]       |                                   ^
[2025-10-13 21:24:25,321] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60820:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1591_fu_40338_p2' generates 2 bits.
[2025-10-13 21:24:25,321] 60820 | assign zext_ln840_446_fu_40344_p1 = add_ln840_1591_fu_40338_p2;
[2025-10-13 21:24:25,321]       |                                   ^
[2025-10-13 21:24:25,321] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60822:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1592_fu_40348_p2' generates 3 bits.
[2025-10-13 21:24:25,321] 60822 | assign zext_ln840_447_fu_40354_p1 = add_ln840_1592_fu_40348_p2;
[2025-10-13 21:24:25,321]       |                                   ^
[2025-10-13 21:24:25,321] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60824:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1593_fu_40358_p2' generates 2 bits.
[2025-10-13 21:24:25,321] 60824 | assign zext_ln840_448_fu_40364_p1 = add_ln840_1593_fu_40358_p2;
[2025-10-13 21:24:25,321]       |                                   ^
[2025-10-13 21:24:25,321] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60826:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1594_fu_40368_p2' generates 2 bits.
[2025-10-13 21:24:25,321] 60826 | assign zext_ln840_449_fu_40374_p1 = add_ln840_1594_fu_40368_p2;
[2025-10-13 21:24:25,322]       |                                   ^
[2025-10-13 21:24:25,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60828:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_73_fu_30282_p2' generates 1 bits.
[2025-10-13 21:24:25,322] 60828 | assign zext_ln840_44_fu_30288_p1 = icmp_ln1039_73_fu_30282_p2;
[2025-10-13 21:24:25,322]       |                                  ^
[2025-10-13 21:24:25,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60830:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1595_fu_40378_p2' generates 3 bits.
[2025-10-13 21:24:25,322] 60830 | assign zext_ln840_450_fu_40384_p1 = add_ln840_1595_fu_40378_p2;
[2025-10-13 21:24:25,322]       |                                   ^
[2025-10-13 21:24:25,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60832:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_628_fu_40540_p2' generates 1 bits.
[2025-10-13 21:24:25,322] 60832 | assign zext_ln840_451_fu_40546_p1 = icmp_ln1039_628_fu_40540_p2;
[2025-10-13 21:24:25,322]       |                                   ^
[2025-10-13 21:24:25,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60834:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1599_fu_40556_p2' generates 2 bits.
[2025-10-13 21:24:25,322] 60834 | assign zext_ln840_452_fu_40562_p1 = add_ln840_1599_fu_40556_p2;
[2025-10-13 21:24:25,322]       |                                   ^
[2025-10-13 21:24:25,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60836:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1600_fu_40566_p2' generates 2 bits.
[2025-10-13 21:24:25,322] 60836 | assign zext_ln840_453_fu_40572_p1 = add_ln840_1600_fu_40566_p2;
[2025-10-13 21:24:25,322]       |                                   ^
[2025-10-13 21:24:25,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60838:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1601_fu_40576_p2' generates 2 bits.
[2025-10-13 21:24:25,322] 60838 | assign zext_ln840_454_fu_40582_p1 = add_ln840_1601_fu_40576_p2;
[2025-10-13 21:24:25,322]       |                                   ^
[2025-10-13 21:24:25,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60840:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1603_fu_40592_p2' generates 3 bits.
[2025-10-13 21:24:25,322] 60840 | assign zext_ln840_455_fu_40598_p1 = add_ln840_1603_fu_40592_p2;
[2025-10-13 21:24:25,322]       |                                   ^
[2025-10-13 21:24:25,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60842:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1604_fu_40602_p2' generates 2 bits.
[2025-10-13 21:24:25,322] 60842 | assign zext_ln840_456_fu_40608_p1 = add_ln840_1604_fu_40602_p2;
[2025-10-13 21:24:25,322]       |                                   ^
[2025-10-13 21:24:25,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60844:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1605_fu_40612_p2' generates 2 bits.
[2025-10-13 21:24:25,322] 60844 | assign zext_ln840_457_fu_40618_p1 = add_ln840_1605_fu_40612_p2;
[2025-10-13 21:24:25,322]       |                                   ^
[2025-10-13 21:24:25,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60846:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1606_fu_40622_p2' generates 3 bits.
[2025-10-13 21:24:25,322] 60846 | assign zext_ln840_458_fu_40628_p1 = add_ln840_1606_fu_40622_p2;
[2025-10-13 21:24:25,322]       |                                   ^
[2025-10-13 21:24:25,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60848:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1607_fu_40632_p2' generates 2 bits.
[2025-10-13 21:24:25,322] 60848 | assign zext_ln840_459_fu_40638_p1 = add_ln840_1607_fu_40632_p2;
[2025-10-13 21:24:25,322]       |                                   ^
[2025-10-13 21:24:25,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60850:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1081_fu_30298_p2' generates 2 bits.
[2025-10-13 21:24:25,322] 60850 | assign zext_ln840_45_fu_30304_p1 = add_ln840_1081_fu_30298_p2;
[2025-10-13 21:24:25,322]       |                                  ^
[2025-10-13 21:24:25,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60852:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1608_fu_40642_p2' generates 2 bits.
[2025-10-13 21:24:25,322] 60852 | assign zext_ln840_460_fu_40648_p1 = add_ln840_1608_fu_40642_p2;
[2025-10-13 21:24:25,322]       |                                   ^
[2025-10-13 21:24:25,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60854:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1609_fu_40652_p2' generates 3 bits.
[2025-10-13 21:24:25,322] 60854 | assign zext_ln840_461_fu_40658_p1 = add_ln840_1609_fu_40652_p2;
[2025-10-13 21:24:25,322]       |                                   ^
[2025-10-13 21:24:25,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60856:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_643_fu_40814_p2' generates 1 bits.
[2025-10-13 21:24:25,322] 60856 | assign zext_ln840_462_fu_40820_p1 = icmp_ln1039_643_fu_40814_p2;
[2025-10-13 21:24:25,322]       |                                   ^
[2025-10-13 21:24:25,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60858:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1613_fu_40830_p2' generates 2 bits.
[2025-10-13 21:24:25,322] 60858 | assign zext_ln840_463_fu_40836_p1 = add_ln840_1613_fu_40830_p2;
[2025-10-13 21:24:25,322]       |                                   ^
[2025-10-13 21:24:25,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60860:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1614_fu_40840_p2' generates 2 bits.
[2025-10-13 21:24:25,322] 60860 | assign zext_ln840_464_fu_40846_p1 = add_ln840_1614_fu_40840_p2;
[2025-10-13 21:24:25,322]       |                                   ^
[2025-10-13 21:24:25,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60862:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1615_fu_40850_p2' generates 2 bits.
[2025-10-13 21:24:25,322] 60862 | assign zext_ln840_465_fu_40856_p1 = add_ln840_1615_fu_40850_p2;
[2025-10-13 21:24:25,322]       |                                   ^
[2025-10-13 21:24:25,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60864:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1617_fu_40866_p2' generates 3 bits.
[2025-10-13 21:24:25,322] 60864 | assign zext_ln840_466_fu_40872_p1 = add_ln840_1617_fu_40866_p2;
[2025-10-13 21:24:25,322]       |                                   ^
[2025-10-13 21:24:25,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60866:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1618_fu_40876_p2' generates 2 bits.
[2025-10-13 21:24:25,322] 60866 | assign zext_ln840_467_fu_40882_p1 = add_ln840_1618_fu_40876_p2;
[2025-10-13 21:24:25,322]       |                                   ^
[2025-10-13 21:24:25,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60868:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1619_fu_40886_p2' generates 2 bits.
[2025-10-13 21:24:25,322] 60868 | assign zext_ln840_468_fu_40892_p1 = add_ln840_1619_fu_40886_p2;
[2025-10-13 21:24:25,322]       |                                   ^
[2025-10-13 21:24:25,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60870:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1620_fu_40896_p2' generates 3 bits.
[2025-10-13 21:24:25,322] 60870 | assign zext_ln840_469_fu_40902_p1 = add_ln840_1620_fu_40896_p2;
[2025-10-13 21:24:25,322]       |                                   ^
[2025-10-13 21:24:25,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60872:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1082_fu_30308_p2' generates 2 bits.
[2025-10-13 21:24:25,322] 60872 | assign zext_ln840_46_fu_30314_p1 = add_ln840_1082_fu_30308_p2;
[2025-10-13 21:24:25,322]       |                                  ^
[2025-10-13 21:24:25,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60874:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1621_fu_40906_p2' generates 2 bits.
[2025-10-13 21:24:25,322] 60874 | assign zext_ln840_470_fu_40912_p1 = add_ln840_1621_fu_40906_p2;
[2025-10-13 21:24:25,322]       |                                   ^
[2025-10-13 21:24:25,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60876:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1622_fu_40916_p2' generates 2 bits.
[2025-10-13 21:24:25,322] 60876 | assign zext_ln840_471_fu_40922_p1 = add_ln840_1622_fu_40916_p2;
[2025-10-13 21:24:25,322]       |                                   ^
[2025-10-13 21:24:25,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60878:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1623_fu_40926_p2' generates 3 bits.
[2025-10-13 21:24:25,322] 60878 | assign zext_ln840_472_fu_40932_p1 = add_ln840_1623_fu_40926_p2;
[2025-10-13 21:24:25,322]       |                                   ^
[2025-10-13 21:24:25,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60880:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_658_fu_41098_p2' generates 1 bits.
[2025-10-13 21:24:25,322] 60880 | assign zext_ln840_473_fu_41104_p1 = icmp_ln1039_658_fu_41098_p2;
[2025-10-13 21:24:25,322]       |                                   ^
[2025-10-13 21:24:25,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60882:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1627_fu_41114_p2' generates 2 bits.
[2025-10-13 21:24:25,322] 60882 | assign zext_ln840_474_fu_41120_p1 = add_ln840_1627_fu_41114_p2;
[2025-10-13 21:24:25,322]       |                                   ^
[2025-10-13 21:24:25,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60884:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1628_fu_41124_p2' generates 2 bits.
[2025-10-13 21:24:25,322] 60884 | assign zext_ln840_475_fu_41130_p1 = add_ln840_1628_fu_41124_p2;
[2025-10-13 21:24:25,322]       |                                   ^
[2025-10-13 21:24:25,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60886:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1629_fu_41134_p2' generates 2 bits.
[2025-10-13 21:24:25,322] 60886 | assign zext_ln840_476_fu_41140_p1 = add_ln840_1629_fu_41134_p2;
[2025-10-13 21:24:25,322]       |                                   ^
[2025-10-13 21:24:25,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60888:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1631_fu_41150_p2' generates 3 bits.
[2025-10-13 21:24:25,322] 60888 | assign zext_ln840_477_fu_41156_p1 = add_ln840_1631_fu_41150_p2;
[2025-10-13 21:24:25,322]       |                                   ^
[2025-10-13 21:24:25,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60890:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1632_fu_41160_p2' generates 2 bits.
[2025-10-13 21:24:25,322] 60890 | assign zext_ln840_478_fu_41166_p1 = add_ln840_1632_fu_41160_p2;
[2025-10-13 21:24:25,322]       |                                   ^
[2025-10-13 21:24:25,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60892:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1633_fu_41170_p2' generates 2 bits.
[2025-10-13 21:24:25,322] 60892 | assign zext_ln840_479_fu_41176_p1 = add_ln840_1633_fu_41170_p2;
[2025-10-13 21:24:25,322]       |                                   ^
[2025-10-13 21:24:25,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60894:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1083_fu_30318_p2' generates 2 bits.
[2025-10-13 21:24:25,322] 60894 | assign zext_ln840_47_fu_30324_p1 = add_ln840_1083_fu_30318_p2;
[2025-10-13 21:24:25,322]       |                                  ^
[2025-10-13 21:24:25,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60896:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1634_fu_41180_p2' generates 3 bits.
[2025-10-13 21:24:25,322] 60896 | assign zext_ln840_480_fu_41186_p1 = add_ln840_1634_fu_41180_p2;
[2025-10-13 21:24:25,322]       |                                   ^
[2025-10-13 21:24:25,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60898:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1635_fu_41190_p2' generates 2 bits.
[2025-10-13 21:24:25,322] 60898 | assign zext_ln840_481_fu_41196_p1 = add_ln840_1635_fu_41190_p2;
[2025-10-13 21:24:25,322]       |                                   ^
[2025-10-13 21:24:25,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60900:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1636_fu_41200_p2' generates 2 bits.
[2025-10-13 21:24:25,322] 60900 | assign zext_ln840_482_fu_41206_p1 = add_ln840_1636_fu_41200_p2;
[2025-10-13 21:24:25,322]       |                                   ^
[2025-10-13 21:24:25,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60902:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1637_fu_41210_p2' generates 3 bits.
[2025-10-13 21:24:25,322] 60902 | assign zext_ln840_483_fu_41216_p1 = add_ln840_1637_fu_41210_p2;
[2025-10-13 21:24:25,322]       |                                   ^
[2025-10-13 21:24:25,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60904:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_673_fu_41382_p2' generates 1 bits.
[2025-10-13 21:24:25,322] 60904 | assign zext_ln840_484_fu_41388_p1 = icmp_ln1039_673_fu_41382_p2;
[2025-10-13 21:24:25,322]       |                                   ^
[2025-10-13 21:24:25,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60906:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1641_fu_41398_p2' generates 2 bits.
[2025-10-13 21:24:25,322] 60906 | assign zext_ln840_485_fu_41404_p1 = add_ln840_1641_fu_41398_p2;
[2025-10-13 21:24:25,322]       |                                   ^
[2025-10-13 21:24:25,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60908:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1642_fu_41408_p2' generates 2 bits.
[2025-10-13 21:24:25,322] 60908 | assign zext_ln840_486_fu_41414_p1 = add_ln840_1642_fu_41408_p2;
[2025-10-13 21:24:25,322]       |                                   ^
[2025-10-13 21:24:25,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60910:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1643_fu_41418_p2' generates 2 bits.
[2025-10-13 21:24:25,322] 60910 | assign zext_ln840_487_fu_41424_p1 = add_ln840_1643_fu_41418_p2;
[2025-10-13 21:24:25,322]       |                                   ^
[2025-10-13 21:24:25,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60912:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1645_fu_41434_p2' generates 3 bits.
[2025-10-13 21:24:25,322] 60912 | assign zext_ln840_488_fu_41440_p1 = add_ln840_1645_fu_41434_p2;
[2025-10-13 21:24:25,323]       |                                   ^
[2025-10-13 21:24:25,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60914:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1646_fu_41444_p2' generates 2 bits.
[2025-10-13 21:24:25,323] 60914 | assign zext_ln840_489_fu_41450_p1 = add_ln840_1646_fu_41444_p2;
[2025-10-13 21:24:25,323]       |                                   ^
[2025-10-13 21:24:25,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60916:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1085_fu_30334_p2' generates 3 bits.
[2025-10-13 21:24:25,323] 60916 | assign zext_ln840_48_fu_30340_p1 = add_ln840_1085_fu_30334_p2;
[2025-10-13 21:24:25,323]       |                                  ^
[2025-10-13 21:24:25,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60918:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1647_fu_41454_p2' generates 2 bits.
[2025-10-13 21:24:25,323] 60918 | assign zext_ln840_490_fu_41460_p1 = add_ln840_1647_fu_41454_p2;
[2025-10-13 21:24:25,323]       |                                   ^
[2025-10-13 21:24:25,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60920:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1648_fu_41464_p2' generates 3 bits.
[2025-10-13 21:24:25,323] 60920 | assign zext_ln840_491_fu_41470_p1 = add_ln840_1648_fu_41464_p2;
[2025-10-13 21:24:25,323]       |                                   ^
[2025-10-13 21:24:25,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60922:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1649_fu_41474_p2' generates 2 bits.
[2025-10-13 21:24:25,323] 60922 | assign zext_ln840_492_fu_41480_p1 = add_ln840_1649_fu_41474_p2;
[2025-10-13 21:24:25,323]       |                                   ^
[2025-10-13 21:24:25,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60924:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1650_fu_41484_p2' generates 2 bits.
[2025-10-13 21:24:25,323] 60924 | assign zext_ln840_493_fu_41490_p1 = add_ln840_1650_fu_41484_p2;
[2025-10-13 21:24:25,323]       |                                   ^
[2025-10-13 21:24:25,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60926:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1651_fu_41494_p2' generates 3 bits.
[2025-10-13 21:24:25,323] 60926 | assign zext_ln840_494_fu_41500_p1 = add_ln840_1651_fu_41494_p2;
[2025-10-13 21:24:25,323]       |                                   ^
[2025-10-13 21:24:25,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60928:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_688_fu_41666_p2' generates 1 bits.
[2025-10-13 21:24:25,323] 60928 | assign zext_ln840_495_fu_41672_p1 = icmp_ln1039_688_fu_41666_p2;
[2025-10-13 21:24:25,323]       |                                   ^
[2025-10-13 21:24:25,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60930:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1655_fu_41682_p2' generates 2 bits.
[2025-10-13 21:24:25,323] 60930 | assign zext_ln840_496_fu_41688_p1 = add_ln840_1655_fu_41682_p2;
[2025-10-13 21:24:25,323]       |                                   ^
[2025-10-13 21:24:25,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60932:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1656_fu_41692_p2' generates 2 bits.
[2025-10-13 21:24:25,323] 60932 | assign zext_ln840_497_fu_41698_p1 = add_ln840_1656_fu_41692_p2;
[2025-10-13 21:24:25,323]       |                                   ^
[2025-10-13 21:24:25,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60934:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1657_fu_41702_p2' generates 2 bits.
[2025-10-13 21:24:25,323] 60934 | assign zext_ln840_498_fu_41708_p1 = add_ln840_1657_fu_41702_p2;
[2025-10-13 21:24:25,323]       |                                   ^
[2025-10-13 21:24:25,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60936:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1659_fu_41718_p2' generates 3 bits.
[2025-10-13 21:24:25,323] 60936 | assign zext_ln840_499_fu_41724_p1 = add_ln840_1659_fu_41718_p2;
[2025-10-13 21:24:25,323]       |                                   ^
[2025-10-13 21:24:25,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60938:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1086_fu_30344_p2' generates 2 bits.
[2025-10-13 21:24:25,323] 60938 | assign zext_ln840_49_fu_30350_p1 = add_ln840_1086_fu_30344_p2;
[2025-10-13 21:24:25,323]       |                                  ^
[2025-10-13 21:24:25,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60940:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1029_fu_29228_p2' generates 3 bits.
[2025-10-13 21:24:25,323] 60940 | assign zext_ln840_4_fu_29234_p1 = add_ln840_1029_fu_29228_p2;
[2025-10-13 21:24:25,323]       |                                 ^
[2025-10-13 21:24:25,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60942:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1660_fu_41728_p2' generates 2 bits.
[2025-10-13 21:24:25,323] 60942 | assign zext_ln840_500_fu_41734_p1 = add_ln840_1660_fu_41728_p2;
[2025-10-13 21:24:25,323]       |                                   ^
[2025-10-13 21:24:25,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60944:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1661_fu_41738_p2' generates 2 bits.
[2025-10-13 21:24:25,323] 60944 | assign zext_ln840_501_fu_41744_p1 = add_ln840_1661_fu_41738_p2;
[2025-10-13 21:24:25,323]       |                                   ^
[2025-10-13 21:24:25,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60946:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1662_fu_41748_p2' generates 3 bits.
[2025-10-13 21:24:25,323] 60946 | assign zext_ln840_502_fu_41754_p1 = add_ln840_1662_fu_41748_p2;
[2025-10-13 21:24:25,323]       |                                   ^
[2025-10-13 21:24:25,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60948:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1663_fu_41758_p2' generates 2 bits.
[2025-10-13 21:24:25,323] 60948 | assign zext_ln840_503_fu_41764_p1 = add_ln840_1663_fu_41758_p2;
[2025-10-13 21:24:25,323]       |                                   ^
[2025-10-13 21:24:25,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60950:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1664_fu_41768_p2' generates 2 bits.
[2025-10-13 21:24:25,323] 60950 | assign zext_ln840_504_fu_41774_p1 = add_ln840_1664_fu_41768_p2;
[2025-10-13 21:24:25,323]       |                                   ^
[2025-10-13 21:24:25,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60952:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1665_fu_41778_p2' generates 3 bits.
[2025-10-13 21:24:25,323] 60952 | assign zext_ln840_505_fu_41784_p1 = add_ln840_1665_fu_41778_p2;
[2025-10-13 21:24:25,323]       |                                   ^
[2025-10-13 21:24:25,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60954:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_703_fu_41940_p2' generates 1 bits.
[2025-10-13 21:24:25,323] 60954 | assign zext_ln840_506_fu_41946_p1 = icmp_ln1039_703_fu_41940_p2;
[2025-10-13 21:24:25,323]       |                                   ^
[2025-10-13 21:24:25,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60956:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1669_fu_41956_p2' generates 2 bits.
[2025-10-13 21:24:25,323] 60956 | assign zext_ln840_507_fu_41962_p1 = add_ln840_1669_fu_41956_p2;
[2025-10-13 21:24:25,323]       |                                   ^
[2025-10-13 21:24:25,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60958:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1670_fu_41966_p2' generates 2 bits.
[2025-10-13 21:24:25,323] 60958 | assign zext_ln840_508_fu_41972_p1 = add_ln840_1670_fu_41966_p2;
[2025-10-13 21:24:25,323]       |                                   ^
[2025-10-13 21:24:25,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60960:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1671_fu_41976_p2' generates 2 bits.
[2025-10-13 21:24:25,323] 60960 | assign zext_ln840_509_fu_41982_p1 = add_ln840_1671_fu_41976_p2;
[2025-10-13 21:24:25,323]       |                                   ^
[2025-10-13 21:24:25,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60962:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1087_fu_30354_p2' generates 2 bits.
[2025-10-13 21:24:25,323] 60962 | assign zext_ln840_50_fu_30360_p1 = add_ln840_1087_fu_30354_p2;
[2025-10-13 21:24:25,323]       |                                  ^
[2025-10-13 21:24:25,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60964:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1673_fu_41992_p2' generates 3 bits.
[2025-10-13 21:24:25,323] 60964 | assign zext_ln840_510_fu_41998_p1 = add_ln840_1673_fu_41992_p2;
[2025-10-13 21:24:25,323]       |                                   ^
[2025-10-13 21:24:25,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60966:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1674_fu_42002_p2' generates 2 bits.
[2025-10-13 21:24:25,323] 60966 | assign zext_ln840_511_fu_42008_p1 = add_ln840_1674_fu_42002_p2;
[2025-10-13 21:24:25,323]       |                                   ^
[2025-10-13 21:24:25,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60968:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1675_fu_42012_p2' generates 2 bits.
[2025-10-13 21:24:25,323] 60968 | assign zext_ln840_512_fu_42018_p1 = add_ln840_1675_fu_42012_p2;
[2025-10-13 21:24:25,323]       |                                   ^
[2025-10-13 21:24:25,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60970:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1676_fu_42022_p2' generates 3 bits.
[2025-10-13 21:24:25,323] 60970 | assign zext_ln840_513_fu_42028_p1 = add_ln840_1676_fu_42022_p2;
[2025-10-13 21:24:25,323]       |                                   ^
[2025-10-13 21:24:25,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60972:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1677_fu_42032_p2' generates 2 bits.
[2025-10-13 21:24:25,323] 60972 | assign zext_ln840_514_fu_42038_p1 = add_ln840_1677_fu_42032_p2;
[2025-10-13 21:24:25,323]       |                                   ^
[2025-10-13 21:24:25,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60974:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1678_fu_42042_p2' generates 2 bits.
[2025-10-13 21:24:25,323] 60974 | assign zext_ln840_515_fu_42048_p1 = add_ln840_1678_fu_42042_p2;
[2025-10-13 21:24:25,323]       |                                   ^
[2025-10-13 21:24:25,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60976:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1679_fu_42052_p2' generates 3 bits.
[2025-10-13 21:24:25,323] 60976 | assign zext_ln840_516_fu_42058_p1 = add_ln840_1679_fu_42052_p2;
[2025-10-13 21:24:25,323]       |                                   ^
[2025-10-13 21:24:25,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60978:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_718_fu_42214_p2' generates 1 bits.
[2025-10-13 21:24:25,323] 60978 | assign zext_ln840_517_fu_42220_p1 = icmp_ln1039_718_fu_42214_p2;
[2025-10-13 21:24:25,323]       |                                   ^
[2025-10-13 21:24:25,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60980:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1683_fu_42230_p2' generates 2 bits.
[2025-10-13 21:24:25,323] 60980 | assign zext_ln840_518_fu_42236_p1 = add_ln840_1683_fu_42230_p2;
[2025-10-13 21:24:25,323]       |                                   ^
[2025-10-13 21:24:25,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60982:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1684_fu_42240_p2' generates 2 bits.
[2025-10-13 21:24:25,323] 60982 | assign zext_ln840_519_fu_42246_p1 = add_ln840_1684_fu_42240_p2;
[2025-10-13 21:24:25,323]       |                                   ^
[2025-10-13 21:24:25,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60984:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1088_fu_30364_p2' generates 3 bits.
[2025-10-13 21:24:25,323] 60984 | assign zext_ln840_51_fu_30370_p1 = add_ln840_1088_fu_30364_p2;
[2025-10-13 21:24:25,323]       |                                  ^
[2025-10-13 21:24:25,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60986:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1685_fu_42250_p2' generates 2 bits.
[2025-10-13 21:24:25,323] 60986 | assign zext_ln840_520_fu_42256_p1 = add_ln840_1685_fu_42250_p2;
[2025-10-13 21:24:25,323]       |                                   ^
[2025-10-13 21:24:25,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60988:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1687_fu_42266_p2' generates 3 bits.
[2025-10-13 21:24:25,323] 60988 | assign zext_ln840_521_fu_42272_p1 = add_ln840_1687_fu_42266_p2;
[2025-10-13 21:24:25,323]       |                                   ^
[2025-10-13 21:24:25,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60990:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1688_fu_42276_p2' generates 2 bits.
[2025-10-13 21:24:25,323] 60990 | assign zext_ln840_522_fu_42282_p1 = add_ln840_1688_fu_42276_p2;
[2025-10-13 21:24:25,323]       |                                   ^
[2025-10-13 21:24:25,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60992:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1689_fu_42286_p2' generates 2 bits.
[2025-10-13 21:24:25,323] 60992 | assign zext_ln840_523_fu_42292_p1 = add_ln840_1689_fu_42286_p2;
[2025-10-13 21:24:25,323]       |                                   ^
[2025-10-13 21:24:25,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60994:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1690_fu_42296_p2' generates 3 bits.
[2025-10-13 21:24:25,323] 60994 | assign zext_ln840_524_fu_42302_p1 = add_ln840_1690_fu_42296_p2;
[2025-10-13 21:24:25,323]       |                                   ^
[2025-10-13 21:24:25,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60996:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1691_fu_42306_p2' generates 2 bits.
[2025-10-13 21:24:25,323] 60996 | assign zext_ln840_525_fu_42312_p1 = add_ln840_1691_fu_42306_p2;
[2025-10-13 21:24:25,323]       |                                   ^
[2025-10-13 21:24:25,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:60998:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1692_fu_42316_p2' generates 2 bits.
[2025-10-13 21:24:25,323] 60998 | assign zext_ln840_526_fu_42322_p1 = add_ln840_1692_fu_42316_p2;
[2025-10-13 21:24:25,323]       |                                   ^
[2025-10-13 21:24:25,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61000:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1693_fu_42326_p2' generates 3 bits.
[2025-10-13 21:24:25,324] 61000 | assign zext_ln840_527_fu_42332_p1 = add_ln840_1693_fu_42326_p2;
[2025-10-13 21:24:25,324]       |                                   ^
[2025-10-13 21:24:25,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61002:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_733_fu_42488_p2' generates 1 bits.
[2025-10-13 21:24:25,324] 61002 | assign zext_ln840_528_fu_42494_p1 = icmp_ln1039_733_fu_42488_p2;
[2025-10-13 21:24:25,324]       |                                   ^
[2025-10-13 21:24:25,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61004:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1697_fu_42504_p2' generates 2 bits.
[2025-10-13 21:24:25,324] 61004 | assign zext_ln840_529_fu_42510_p1 = add_ln840_1697_fu_42504_p2;
[2025-10-13 21:24:25,324]       |                                   ^
[2025-10-13 21:24:25,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61006:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1089_fu_30374_p2' generates 2 bits.
[2025-10-13 21:24:25,324] 61006 | assign zext_ln840_52_fu_30380_p1 = add_ln840_1089_fu_30374_p2;
[2025-10-13 21:24:25,324]       |                                  ^
[2025-10-13 21:24:25,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61008:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1698_fu_42514_p2' generates 2 bits.
[2025-10-13 21:24:25,324] 61008 | assign zext_ln840_530_fu_42520_p1 = add_ln840_1698_fu_42514_p2;
[2025-10-13 21:24:25,324]       |                                   ^
[2025-10-13 21:24:25,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61010:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1699_fu_42524_p2' generates 2 bits.
[2025-10-13 21:24:25,324] 61010 | assign zext_ln840_531_fu_42530_p1 = add_ln840_1699_fu_42524_p2;
[2025-10-13 21:24:25,324]       |                                   ^
[2025-10-13 21:24:25,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61012:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1701_fu_42540_p2' generates 3 bits.
[2025-10-13 21:24:25,324] 61012 | assign zext_ln840_532_fu_42546_p1 = add_ln840_1701_fu_42540_p2;
[2025-10-13 21:24:25,324]       |                                   ^
[2025-10-13 21:24:25,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61014:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1702_fu_42550_p2' generates 2 bits.
[2025-10-13 21:24:25,324] 61014 | assign zext_ln840_533_fu_42556_p1 = add_ln840_1702_fu_42550_p2;
[2025-10-13 21:24:25,324]       |                                   ^
[2025-10-13 21:24:25,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61016:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1703_fu_42560_p2' generates 2 bits.
[2025-10-13 21:24:25,324] 61016 | assign zext_ln840_534_fu_42566_p1 = add_ln840_1703_fu_42560_p2;
[2025-10-13 21:24:25,324]       |                                   ^
[2025-10-13 21:24:25,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61018:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1704_fu_42570_p2' generates 3 bits.
[2025-10-13 21:24:25,324] 61018 | assign zext_ln840_535_fu_42576_p1 = add_ln840_1704_fu_42570_p2;
[2025-10-13 21:24:25,324]       |                                   ^
[2025-10-13 21:24:25,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61020:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1705_fu_42580_p2' generates 2 bits.
[2025-10-13 21:24:25,324] 61020 | assign zext_ln840_536_fu_42586_p1 = add_ln840_1705_fu_42580_p2;
[2025-10-13 21:24:25,324]       |                                   ^
[2025-10-13 21:24:25,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61022:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1706_fu_42590_p2' generates 2 bits.
[2025-10-13 21:24:25,324] 61022 | assign zext_ln840_537_fu_42596_p1 = add_ln840_1706_fu_42590_p2;
[2025-10-13 21:24:25,324]       |                                   ^
[2025-10-13 21:24:25,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61024:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1707_fu_42600_p2' generates 3 bits.
[2025-10-13 21:24:25,324] 61024 | assign zext_ln840_538_fu_42606_p1 = add_ln840_1707_fu_42600_p2;
[2025-10-13 21:24:25,324]       |                                   ^
[2025-10-13 21:24:25,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61026:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_748_fu_42762_p2' generates 1 bits.
[2025-10-13 21:24:25,324] 61026 | assign zext_ln840_539_fu_42768_p1 = icmp_ln1039_748_fu_42762_p2;
[2025-10-13 21:24:25,324]       |                                   ^
[2025-10-13 21:24:25,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61028:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1090_fu_30384_p2' generates 2 bits.
[2025-10-13 21:24:25,324] 61028 | assign zext_ln840_53_fu_30390_p1 = add_ln840_1090_fu_30384_p2;
[2025-10-13 21:24:25,324]       |                                  ^
[2025-10-13 21:24:25,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61030:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1711_fu_42778_p2' generates 2 bits.
[2025-10-13 21:24:25,324] 61030 | assign zext_ln840_540_fu_42784_p1 = add_ln840_1711_fu_42778_p2;
[2025-10-13 21:24:25,324]       |                                   ^
[2025-10-13 21:24:25,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61032:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1712_fu_42788_p2' generates 2 bits.
[2025-10-13 21:24:25,324] 61032 | assign zext_ln840_541_fu_42794_p1 = add_ln840_1712_fu_42788_p2;
[2025-10-13 21:24:25,324]       |                                   ^
[2025-10-13 21:24:25,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61034:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1713_fu_42798_p2' generates 2 bits.
[2025-10-13 21:24:25,324] 61034 | assign zext_ln840_542_fu_42804_p1 = add_ln840_1713_fu_42798_p2;
[2025-10-13 21:24:25,324]       |                                   ^
[2025-10-13 21:24:25,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61036:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1715_fu_42814_p2' generates 3 bits.
[2025-10-13 21:24:25,324] 61036 | assign zext_ln840_543_fu_42820_p1 = add_ln840_1715_fu_42814_p2;
[2025-10-13 21:24:25,324]       |                                   ^
[2025-10-13 21:24:25,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61038:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1716_fu_42824_p2' generates 2 bits.
[2025-10-13 21:24:25,324] 61038 | assign zext_ln840_544_fu_42830_p1 = add_ln840_1716_fu_42824_p2;
[2025-10-13 21:24:25,324]       |                                   ^
[2025-10-13 21:24:25,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61040:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1717_fu_42834_p2' generates 2 bits.
[2025-10-13 21:24:25,324] 61040 | assign zext_ln840_545_fu_42840_p1 = add_ln840_1717_fu_42834_p2;
[2025-10-13 21:24:25,324]       |                                   ^
[2025-10-13 21:24:25,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61042:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1718_fu_42844_p2' generates 3 bits.
[2025-10-13 21:24:25,324] 61042 | assign zext_ln840_546_fu_42850_p1 = add_ln840_1718_fu_42844_p2;
[2025-10-13 21:24:25,324]       |                                   ^
[2025-10-13 21:24:25,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61044:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1719_fu_42854_p2' generates 2 bits.
[2025-10-13 21:24:25,324] 61044 | assign zext_ln840_547_fu_42860_p1 = add_ln840_1719_fu_42854_p2;
[2025-10-13 21:24:25,324]       |                                   ^
[2025-10-13 21:24:25,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61046:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1720_fu_42864_p2' generates 2 bits.
[2025-10-13 21:24:25,324] 61046 | assign zext_ln840_548_fu_42870_p1 = add_ln840_1720_fu_42864_p2;
[2025-10-13 21:24:25,324]       |                                   ^
[2025-10-13 21:24:25,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61048:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1721_fu_42874_p2' generates 3 bits.
[2025-10-13 21:24:25,324] 61048 | assign zext_ln840_549_fu_42880_p1 = add_ln840_1721_fu_42874_p2;
[2025-10-13 21:24:25,324]       |                                   ^
[2025-10-13 21:24:25,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61050:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1091_fu_30394_p2' generates 3 bits.
[2025-10-13 21:24:25,324] 61050 | assign zext_ln840_54_fu_30400_p1 = add_ln840_1091_fu_30394_p2;
[2025-10-13 21:24:25,324]       |                                  ^
[2025-10-13 21:24:25,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61052:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_763_fu_43036_p2' generates 1 bits.
[2025-10-13 21:24:25,324] 61052 | assign zext_ln840_550_fu_43042_p1 = icmp_ln1039_763_fu_43036_p2;
[2025-10-13 21:24:25,324]       |                                   ^
[2025-10-13 21:24:25,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61054:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1725_fu_43052_p2' generates 2 bits.
[2025-10-13 21:24:25,324] 61054 | assign zext_ln840_551_fu_43058_p1 = add_ln840_1725_fu_43052_p2;
[2025-10-13 21:24:25,324]       |                                   ^
[2025-10-13 21:24:25,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61056:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1726_fu_43062_p2' generates 2 bits.
[2025-10-13 21:24:25,324] 61056 | assign zext_ln840_552_fu_43068_p1 = add_ln840_1726_fu_43062_p2;
[2025-10-13 21:24:25,324]       |                                   ^
[2025-10-13 21:24:25,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61058:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1727_fu_43072_p2' generates 2 bits.
[2025-10-13 21:24:25,324] 61058 | assign zext_ln840_553_fu_43078_p1 = add_ln840_1727_fu_43072_p2;
[2025-10-13 21:24:25,324]       |                                   ^
[2025-10-13 21:24:25,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61060:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1729_fu_43088_p2' generates 3 bits.
[2025-10-13 21:24:25,324] 61060 | assign zext_ln840_554_fu_43094_p1 = add_ln840_1729_fu_43088_p2;
[2025-10-13 21:24:25,324]       |                                   ^
[2025-10-13 21:24:25,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61062:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1730_fu_43098_p2' generates 2 bits.
[2025-10-13 21:24:25,324] 61062 | assign zext_ln840_555_fu_43104_p1 = add_ln840_1730_fu_43098_p2;
[2025-10-13 21:24:25,324]       |                                   ^
[2025-10-13 21:24:25,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61064:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1731_fu_43108_p2' generates 2 bits.
[2025-10-13 21:24:25,324] 61064 | assign zext_ln840_556_fu_43114_p1 = add_ln840_1731_fu_43108_p2;
[2025-10-13 21:24:25,324]       |                                   ^
[2025-10-13 21:24:25,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61066:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1732_fu_43118_p2' generates 3 bits.
[2025-10-13 21:24:25,324] 61066 | assign zext_ln840_557_fu_43124_p1 = add_ln840_1732_fu_43118_p2;
[2025-10-13 21:24:25,324]       |                                   ^
[2025-10-13 21:24:25,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61068:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1733_fu_43128_p2' generates 2 bits.
[2025-10-13 21:24:25,324] 61068 | assign zext_ln840_558_fu_43134_p1 = add_ln840_1733_fu_43128_p2;
[2025-10-13 21:24:25,324]       |                                   ^
[2025-10-13 21:24:25,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61070:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1734_fu_43138_p2' generates 2 bits.
[2025-10-13 21:24:25,324] 61070 | assign zext_ln840_559_fu_43144_p1 = add_ln840_1734_fu_43138_p2;
[2025-10-13 21:24:25,324]       |                                   ^
[2025-10-13 21:24:25,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61072:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_88_fu_30566_p2' generates 1 bits.
[2025-10-13 21:24:25,324] 61072 | assign zext_ln840_55_fu_30572_p1 = icmp_ln1039_88_fu_30566_p2;
[2025-10-13 21:24:25,324]       |                                  ^
[2025-10-13 21:24:25,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61074:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1735_fu_43148_p2' generates 3 bits.
[2025-10-13 21:24:25,324] 61074 | assign zext_ln840_560_fu_43154_p1 = add_ln840_1735_fu_43148_p2;
[2025-10-13 21:24:25,324]       |                                   ^
[2025-10-13 21:24:25,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61076:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_778_fu_43310_p2' generates 1 bits.
[2025-10-13 21:24:25,324] 61076 | assign zext_ln840_561_fu_43316_p1 = icmp_ln1039_778_fu_43310_p2;
[2025-10-13 21:24:25,324]       |                                   ^
[2025-10-13 21:24:25,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61078:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1739_fu_43326_p2' generates 2 bits.
[2025-10-13 21:24:25,324] 61078 | assign zext_ln840_562_fu_43332_p1 = add_ln840_1739_fu_43326_p2;
[2025-10-13 21:24:25,324]       |                                   ^
[2025-10-13 21:24:25,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61080:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1740_fu_43336_p2' generates 2 bits.
[2025-10-13 21:24:25,324] 61080 | assign zext_ln840_563_fu_43342_p1 = add_ln840_1740_fu_43336_p2;
[2025-10-13 21:24:25,324]       |                                   ^
[2025-10-13 21:24:25,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61082:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1741_fu_43346_p2' generates 2 bits.
[2025-10-13 21:24:25,324] 61082 | assign zext_ln840_564_fu_43352_p1 = add_ln840_1741_fu_43346_p2;
[2025-10-13 21:24:25,324]       |                                   ^
[2025-10-13 21:24:25,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61084:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1743_fu_43362_p2' generates 3 bits.
[2025-10-13 21:24:25,324] 61084 | assign zext_ln840_565_fu_43368_p1 = add_ln840_1743_fu_43362_p2;
[2025-10-13 21:24:25,324]       |                                   ^
[2025-10-13 21:24:25,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61086:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1744_fu_43372_p2' generates 2 bits.
[2025-10-13 21:24:25,324] 61086 | assign zext_ln840_566_fu_43378_p1 = add_ln840_1744_fu_43372_p2;
[2025-10-13 21:24:25,324]       |                                   ^
[2025-10-13 21:24:25,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61088:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1745_fu_43382_p2' generates 2 bits.
[2025-10-13 21:24:25,325] 61088 | assign zext_ln840_567_fu_43388_p1 = add_ln840_1745_fu_43382_p2;
[2025-10-13 21:24:25,325]       |                                   ^
[2025-10-13 21:24:25,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61090:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1746_fu_43392_p2' generates 3 bits.
[2025-10-13 21:24:25,325] 61090 | assign zext_ln840_568_fu_43398_p1 = add_ln840_1746_fu_43392_p2;
[2025-10-13 21:24:25,325]       |                                   ^
[2025-10-13 21:24:25,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61092:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1747_fu_43402_p2' generates 2 bits.
[2025-10-13 21:24:25,325] 61092 | assign zext_ln840_569_fu_43408_p1 = add_ln840_1747_fu_43402_p2;
[2025-10-13 21:24:25,325]       |                                   ^
[2025-10-13 21:24:25,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61094:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1095_fu_30582_p2' generates 2 bits.
[2025-10-13 21:24:25,325] 61094 | assign zext_ln840_56_fu_30588_p1 = add_ln840_1095_fu_30582_p2;
[2025-10-13 21:24:25,325]       |                                  ^
[2025-10-13 21:24:25,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61096:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1748_fu_43412_p2' generates 2 bits.
[2025-10-13 21:24:25,325] 61096 | assign zext_ln840_570_fu_43418_p1 = add_ln840_1748_fu_43412_p2;
[2025-10-13 21:24:25,325]       |                                   ^
[2025-10-13 21:24:25,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61098:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1749_fu_43422_p2' generates 3 bits.
[2025-10-13 21:24:25,325] 61098 | assign zext_ln840_571_fu_43428_p1 = add_ln840_1749_fu_43422_p2;
[2025-10-13 21:24:25,325]       |                                   ^
[2025-10-13 21:24:25,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61100:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_793_fu_43594_p2' generates 1 bits.
[2025-10-13 21:24:25,325] 61100 | assign zext_ln840_572_fu_43600_p1 = icmp_ln1039_793_fu_43594_p2;
[2025-10-13 21:24:25,325]       |                                   ^
[2025-10-13 21:24:25,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61102:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1753_fu_43610_p2' generates 2 bits.
[2025-10-13 21:24:25,325] 61102 | assign zext_ln840_573_fu_43616_p1 = add_ln840_1753_fu_43610_p2;
[2025-10-13 21:24:25,325]       |                                   ^
[2025-10-13 21:24:25,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61104:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1754_fu_43620_p2' generates 2 bits.
[2025-10-13 21:24:25,325] 61104 | assign zext_ln840_574_fu_43626_p1 = add_ln840_1754_fu_43620_p2;
[2025-10-13 21:24:25,325]       |                                   ^
[2025-10-13 21:24:25,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61106:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1755_fu_43630_p2' generates 2 bits.
[2025-10-13 21:24:25,325] 61106 | assign zext_ln840_575_fu_43636_p1 = add_ln840_1755_fu_43630_p2;
[2025-10-13 21:24:25,325]       |                                   ^
[2025-10-13 21:24:25,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61108:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1757_fu_43646_p2' generates 3 bits.
[2025-10-13 21:24:25,325] 61108 | assign zext_ln840_576_fu_43652_p1 = add_ln840_1757_fu_43646_p2;
[2025-10-13 21:24:25,325]       |                                   ^
[2025-10-13 21:24:25,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61110:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1758_fu_43656_p2' generates 2 bits.
[2025-10-13 21:24:25,325] 61110 | assign zext_ln840_577_fu_43662_p1 = add_ln840_1758_fu_43656_p2;
[2025-10-13 21:24:25,325]       |                                   ^
[2025-10-13 21:24:25,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61112:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1759_fu_43666_p2' generates 2 bits.
[2025-10-13 21:24:25,325] 61112 | assign zext_ln840_578_fu_43672_p1 = add_ln840_1759_fu_43666_p2;
[2025-10-13 21:24:25,325]       |                                   ^
[2025-10-13 21:24:25,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61114:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1760_fu_43676_p2' generates 3 bits.
[2025-10-13 21:24:25,325] 61114 | assign zext_ln840_579_fu_43682_p1 = add_ln840_1760_fu_43676_p2;
[2025-10-13 21:24:25,325]       |                                   ^
[2025-10-13 21:24:25,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61116:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1096_fu_30592_p2' generates 2 bits.
[2025-10-13 21:24:25,325] 61116 | assign zext_ln840_57_fu_30598_p1 = add_ln840_1096_fu_30592_p2;
[2025-10-13 21:24:25,325]       |                                  ^
[2025-10-13 21:24:25,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61118:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1761_fu_43686_p2' generates 2 bits.
[2025-10-13 21:24:25,325] 61118 | assign zext_ln840_580_fu_43692_p1 = add_ln840_1761_fu_43686_p2;
[2025-10-13 21:24:25,325]       |                                   ^
[2025-10-13 21:24:25,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61120:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1762_fu_43696_p2' generates 2 bits.
[2025-10-13 21:24:25,325] 61120 | assign zext_ln840_581_fu_43702_p1 = add_ln840_1762_fu_43696_p2;
[2025-10-13 21:24:25,325]       |                                   ^
[2025-10-13 21:24:25,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61122:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1763_fu_43706_p2' generates 3 bits.
[2025-10-13 21:24:25,325] 61122 | assign zext_ln840_582_fu_43712_p1 = add_ln840_1763_fu_43706_p2;
[2025-10-13 21:24:25,325]       |                                   ^
[2025-10-13 21:24:25,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61124:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_808_fu_43868_p2' generates 1 bits.
[2025-10-13 21:24:25,325] 61124 | assign zext_ln840_583_fu_43874_p1 = icmp_ln1039_808_fu_43868_p2;
[2025-10-13 21:24:25,325]       |                                   ^
[2025-10-13 21:24:25,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61126:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1767_fu_43884_p2' generates 2 bits.
[2025-10-13 21:24:25,325] 61126 | assign zext_ln840_584_fu_43890_p1 = add_ln840_1767_fu_43884_p2;
[2025-10-13 21:24:25,325]       |                                   ^
[2025-10-13 21:24:25,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61128:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1768_fu_43894_p2' generates 2 bits.
[2025-10-13 21:24:25,325] 61128 | assign zext_ln840_585_fu_43900_p1 = add_ln840_1768_fu_43894_p2;
[2025-10-13 21:24:25,325]       |                                   ^
[2025-10-13 21:24:25,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61130:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1769_fu_43904_p2' generates 2 bits.
[2025-10-13 21:24:25,325] 61130 | assign zext_ln840_586_fu_43910_p1 = add_ln840_1769_fu_43904_p2;
[2025-10-13 21:24:25,325]       |                                   ^
[2025-10-13 21:24:25,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61132:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1771_fu_43920_p2' generates 3 bits.
[2025-10-13 21:24:25,325] 61132 | assign zext_ln840_587_fu_43926_p1 = add_ln840_1771_fu_43920_p2;
[2025-10-13 21:24:25,325]       |                                   ^
[2025-10-13 21:24:25,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61134:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1772_fu_43930_p2' generates 2 bits.
[2025-10-13 21:24:25,325] 61134 | assign zext_ln840_588_fu_43936_p1 = add_ln840_1772_fu_43930_p2;
[2025-10-13 21:24:25,325]       |                                   ^
[2025-10-13 21:24:25,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61136:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1773_fu_43940_p2' generates 2 bits.
[2025-10-13 21:24:25,325] 61136 | assign zext_ln840_589_fu_43946_p1 = add_ln840_1773_fu_43940_p2;
[2025-10-13 21:24:25,325]       |                                   ^
[2025-10-13 21:24:25,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61138:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1097_fu_30602_p2' generates 2 bits.
[2025-10-13 21:24:25,325] 61138 | assign zext_ln840_58_fu_30608_p1 = add_ln840_1097_fu_30602_p2;
[2025-10-13 21:24:25,325]       |                                  ^
[2025-10-13 21:24:25,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61140:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1774_fu_43950_p2' generates 3 bits.
[2025-10-13 21:24:25,325] 61140 | assign zext_ln840_590_fu_43956_p1 = add_ln840_1774_fu_43950_p2;
[2025-10-13 21:24:25,325]       |                                   ^
[2025-10-13 21:24:25,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61142:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1775_fu_43960_p2' generates 2 bits.
[2025-10-13 21:24:25,325] 61142 | assign zext_ln840_591_fu_43966_p1 = add_ln840_1775_fu_43960_p2;
[2025-10-13 21:24:25,325]       |                                   ^
[2025-10-13 21:24:25,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61144:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1776_fu_43970_p2' generates 2 bits.
[2025-10-13 21:24:25,325] 61144 | assign zext_ln840_592_fu_43976_p1 = add_ln840_1776_fu_43970_p2;
[2025-10-13 21:24:25,325]       |                                   ^
[2025-10-13 21:24:25,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61146:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1777_fu_43980_p2' generates 3 bits.
[2025-10-13 21:24:25,325] 61146 | assign zext_ln840_593_fu_43986_p1 = add_ln840_1777_fu_43980_p2;
[2025-10-13 21:24:25,325]       |                                   ^
[2025-10-13 21:24:25,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61148:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_823_fu_44142_p2' generates 1 bits.
[2025-10-13 21:24:25,325] 61148 | assign zext_ln840_594_fu_44148_p1 = icmp_ln1039_823_fu_44142_p2;
[2025-10-13 21:24:25,325]       |                                   ^
[2025-10-13 21:24:25,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61150:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1781_fu_44158_p2' generates 2 bits.
[2025-10-13 21:24:25,325] 61150 | assign zext_ln840_595_fu_44164_p1 = add_ln840_1781_fu_44158_p2;
[2025-10-13 21:24:25,325]       |                                   ^
[2025-10-13 21:24:25,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61152:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1782_fu_44168_p2' generates 2 bits.
[2025-10-13 21:24:25,325] 61152 | assign zext_ln840_596_fu_44174_p1 = add_ln840_1782_fu_44168_p2;
[2025-10-13 21:24:25,325]       |                                   ^
[2025-10-13 21:24:25,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61154:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1783_fu_44178_p2' generates 2 bits.
[2025-10-13 21:24:25,325] 61154 | assign zext_ln840_597_fu_44184_p1 = add_ln840_1783_fu_44178_p2;
[2025-10-13 21:24:25,325]       |                                   ^
[2025-10-13 21:24:25,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61156:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1785_fu_44194_p2' generates 3 bits.
[2025-10-13 21:24:25,325] 61156 | assign zext_ln840_598_fu_44200_p1 = add_ln840_1785_fu_44194_p2;
[2025-10-13 21:24:25,325]       |                                   ^
[2025-10-13 21:24:25,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61158:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1786_fu_44204_p2' generates 2 bits.
[2025-10-13 21:24:25,325] 61158 | assign zext_ln840_599_fu_44210_p1 = add_ln840_1786_fu_44204_p2;
[2025-10-13 21:24:25,325]       |                                   ^
[2025-10-13 21:24:25,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61160:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1099_fu_30618_p2' generates 3 bits.
[2025-10-13 21:24:25,325] 61160 | assign zext_ln840_59_fu_30624_p1 = add_ln840_1099_fu_30618_p2;
[2025-10-13 21:24:25,325]       |                                  ^
[2025-10-13 21:24:25,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61162:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1030_fu_29238_p2' generates 2 bits.
[2025-10-13 21:24:25,325] 61162 | assign zext_ln840_5_fu_29244_p1 = add_ln840_1030_fu_29238_p2;
[2025-10-13 21:24:25,325]       |                                 ^
[2025-10-13 21:24:25,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61164:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1787_fu_44214_p2' generates 2 bits.
[2025-10-13 21:24:25,325] 61164 | assign zext_ln840_600_fu_44220_p1 = add_ln840_1787_fu_44214_p2;
[2025-10-13 21:24:25,325]       |                                   ^
[2025-10-13 21:24:25,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61166:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1788_fu_44224_p2' generates 3 bits.
[2025-10-13 21:24:25,325] 61166 | assign zext_ln840_601_fu_44230_p1 = add_ln840_1788_fu_44224_p2;
[2025-10-13 21:24:25,325]       |                                   ^
[2025-10-13 21:24:25,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61168:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1789_fu_44234_p2' generates 2 bits.
[2025-10-13 21:24:25,325] 61168 | assign zext_ln840_602_fu_44240_p1 = add_ln840_1789_fu_44234_p2;
[2025-10-13 21:24:25,325]       |                                   ^
[2025-10-13 21:24:25,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61170:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1790_fu_44244_p2' generates 2 bits.
[2025-10-13 21:24:25,325] 61170 | assign zext_ln840_603_fu_44250_p1 = add_ln840_1790_fu_44244_p2;
[2025-10-13 21:24:25,325]       |                                   ^
[2025-10-13 21:24:25,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61172:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1791_fu_44254_p2' generates 3 bits.
[2025-10-13 21:24:25,325] 61172 | assign zext_ln840_604_fu_44260_p1 = add_ln840_1791_fu_44254_p2;
[2025-10-13 21:24:25,325]       |                                   ^
[2025-10-13 21:24:25,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61174:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_838_fu_44416_p2' generates 1 bits.
[2025-10-13 21:24:25,325] 61174 | assign zext_ln840_605_fu_44422_p1 = icmp_ln1039_838_fu_44416_p2;
[2025-10-13 21:24:25,325]       |                                   ^
[2025-10-13 21:24:25,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61176:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1795_fu_44432_p2' generates 2 bits.
[2025-10-13 21:24:25,326] 61176 | assign zext_ln840_606_fu_44438_p1 = add_ln840_1795_fu_44432_p2;
[2025-10-13 21:24:25,326]       |                                   ^
[2025-10-13 21:24:25,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61178:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1796_fu_44442_p2' generates 2 bits.
[2025-10-13 21:24:25,326] 61178 | assign zext_ln840_607_fu_44448_p1 = add_ln840_1796_fu_44442_p2;
[2025-10-13 21:24:25,326]       |                                   ^
[2025-10-13 21:24:25,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61180:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1797_fu_44452_p2' generates 2 bits.
[2025-10-13 21:24:25,326] 61180 | assign zext_ln840_608_fu_44458_p1 = add_ln840_1797_fu_44452_p2;
[2025-10-13 21:24:25,326]       |                                   ^
[2025-10-13 21:24:25,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61182:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1799_fu_44468_p2' generates 3 bits.
[2025-10-13 21:24:25,326] 61182 | assign zext_ln840_609_fu_44474_p1 = add_ln840_1799_fu_44468_p2;
[2025-10-13 21:24:25,326]       |                                   ^
[2025-10-13 21:24:25,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61184:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1100_fu_30628_p2' generates 2 bits.
[2025-10-13 21:24:25,326] 61184 | assign zext_ln840_60_fu_30634_p1 = add_ln840_1100_fu_30628_p2;
[2025-10-13 21:24:25,326]       |                                  ^
[2025-10-13 21:24:25,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61186:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1800_fu_44478_p2' generates 2 bits.
[2025-10-13 21:24:25,326] 61186 | assign zext_ln840_610_fu_44484_p1 = add_ln840_1800_fu_44478_p2;
[2025-10-13 21:24:25,326]       |                                   ^
[2025-10-13 21:24:25,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61188:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1801_fu_44488_p2' generates 2 bits.
[2025-10-13 21:24:25,326] 61188 | assign zext_ln840_611_fu_44494_p1 = add_ln840_1801_fu_44488_p2;
[2025-10-13 21:24:25,326]       |                                   ^
[2025-10-13 21:24:25,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61190:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1802_fu_44498_p2' generates 3 bits.
[2025-10-13 21:24:25,326] 61190 | assign zext_ln840_612_fu_44504_p1 = add_ln840_1802_fu_44498_p2;
[2025-10-13 21:24:25,326]       |                                   ^
[2025-10-13 21:24:25,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61192:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1803_fu_44508_p2' generates 2 bits.
[2025-10-13 21:24:25,326] 61192 | assign zext_ln840_613_fu_44514_p1 = add_ln840_1803_fu_44508_p2;
[2025-10-13 21:24:25,326]       |                                   ^
[2025-10-13 21:24:25,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61194:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1804_fu_44518_p2' generates 2 bits.
[2025-10-13 21:24:25,326] 61194 | assign zext_ln840_614_fu_44524_p1 = add_ln840_1804_fu_44518_p2;
[2025-10-13 21:24:25,326]       |                                   ^
[2025-10-13 21:24:25,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61196:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1805_fu_44528_p2' generates 3 bits.
[2025-10-13 21:24:25,326] 61196 | assign zext_ln840_615_fu_44534_p1 = add_ln840_1805_fu_44528_p2;
[2025-10-13 21:24:25,326]       |                                   ^
[2025-10-13 21:24:25,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61198:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_853_fu_44690_p2' generates 1 bits.
[2025-10-13 21:24:25,326] 61198 | assign zext_ln840_616_fu_44696_p1 = icmp_ln1039_853_fu_44690_p2;
[2025-10-13 21:24:25,326]       |                                   ^
[2025-10-13 21:24:25,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61200:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1809_fu_44706_p2' generates 2 bits.
[2025-10-13 21:24:25,326] 61200 | assign zext_ln840_617_fu_44712_p1 = add_ln840_1809_fu_44706_p2;
[2025-10-13 21:24:25,326]       |                                   ^
[2025-10-13 21:24:25,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61202:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1810_fu_44716_p2' generates 2 bits.
[2025-10-13 21:24:25,326] 61202 | assign zext_ln840_618_fu_44722_p1 = add_ln840_1810_fu_44716_p2;
[2025-10-13 21:24:25,326]       |                                   ^
[2025-10-13 21:24:25,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61204:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1811_fu_44726_p2' generates 2 bits.
[2025-10-13 21:24:25,326] 61204 | assign zext_ln840_619_fu_44732_p1 = add_ln840_1811_fu_44726_p2;
[2025-10-13 21:24:25,326]       |                                   ^
[2025-10-13 21:24:25,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61206:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1101_fu_30638_p2' generates 2 bits.
[2025-10-13 21:24:25,326] 61206 | assign zext_ln840_61_fu_30644_p1 = add_ln840_1101_fu_30638_p2;
[2025-10-13 21:24:25,326]       |                                  ^
[2025-10-13 21:24:25,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61208:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1813_fu_44742_p2' generates 3 bits.
[2025-10-13 21:24:25,326] 61208 | assign zext_ln840_620_fu_44748_p1 = add_ln840_1813_fu_44742_p2;
[2025-10-13 21:24:25,326]       |                                   ^
[2025-10-13 21:24:25,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61210:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1814_fu_44752_p2' generates 2 bits.
[2025-10-13 21:24:25,326] 61210 | assign zext_ln840_621_fu_44758_p1 = add_ln840_1814_fu_44752_p2;
[2025-10-13 21:24:25,326]       |                                   ^
[2025-10-13 21:24:25,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61212:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1815_fu_44762_p2' generates 2 bits.
[2025-10-13 21:24:25,326] 61212 | assign zext_ln840_622_fu_44768_p1 = add_ln840_1815_fu_44762_p2;
[2025-10-13 21:24:25,326]       |                                   ^
[2025-10-13 21:24:25,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61214:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1816_fu_44772_p2' generates 3 bits.
[2025-10-13 21:24:25,326] 61214 | assign zext_ln840_623_fu_44778_p1 = add_ln840_1816_fu_44772_p2;
[2025-10-13 21:24:25,326]       |                                   ^
[2025-10-13 21:24:25,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61216:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1817_fu_44782_p2' generates 2 bits.
[2025-10-13 21:24:25,326] 61216 | assign zext_ln840_624_fu_44788_p1 = add_ln840_1817_fu_44782_p2;
[2025-10-13 21:24:25,326]       |                                   ^
[2025-10-13 21:24:25,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61218:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1818_fu_44792_p2' generates 2 bits.
[2025-10-13 21:24:25,326] 61218 | assign zext_ln840_625_fu_44798_p1 = add_ln840_1818_fu_44792_p2;
[2025-10-13 21:24:25,326]       |                                   ^
[2025-10-13 21:24:25,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61220:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1819_fu_44802_p2' generates 3 bits.
[2025-10-13 21:24:25,326] 61220 | assign zext_ln840_626_fu_44808_p1 = add_ln840_1819_fu_44802_p2;
[2025-10-13 21:24:25,326]       |                                   ^
[2025-10-13 21:24:25,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61222:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_868_fu_44964_p2' generates 1 bits.
[2025-10-13 21:24:25,326] 61222 | assign zext_ln840_627_fu_44970_p1 = icmp_ln1039_868_fu_44964_p2;
[2025-10-13 21:24:25,326]       |                                   ^
[2025-10-13 21:24:25,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61224:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1823_fu_44980_p2' generates 2 bits.
[2025-10-13 21:24:25,326] 61224 | assign zext_ln840_628_fu_44986_p1 = add_ln840_1823_fu_44980_p2;
[2025-10-13 21:24:25,326]       |                                   ^
[2025-10-13 21:24:25,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61226:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1824_fu_44990_p2' generates 2 bits.
[2025-10-13 21:24:25,326] 61226 | assign zext_ln840_629_fu_44996_p1 = add_ln840_1824_fu_44990_p2;
[2025-10-13 21:24:25,326]       |                                   ^
[2025-10-13 21:24:25,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61228:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1102_fu_30648_p2' generates 3 bits.
[2025-10-13 21:24:25,326] 61228 | assign zext_ln840_62_fu_30654_p1 = add_ln840_1102_fu_30648_p2;
[2025-10-13 21:24:25,326]       |                                  ^
[2025-10-13 21:24:25,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61230:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1825_fu_45000_p2' generates 2 bits.
[2025-10-13 21:24:25,326] 61230 | assign zext_ln840_630_fu_45006_p1 = add_ln840_1825_fu_45000_p2;
[2025-10-13 21:24:25,326]       |                                   ^
[2025-10-13 21:24:25,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61232:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1827_fu_45016_p2' generates 3 bits.
[2025-10-13 21:24:25,326] 61232 | assign zext_ln840_631_fu_45022_p1 = add_ln840_1827_fu_45016_p2;
[2025-10-13 21:24:25,326]       |                                   ^
[2025-10-13 21:24:25,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61234:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1828_fu_45026_p2' generates 2 bits.
[2025-10-13 21:24:25,326] 61234 | assign zext_ln840_632_fu_45032_p1 = add_ln840_1828_fu_45026_p2;
[2025-10-13 21:24:25,326]       |                                   ^
[2025-10-13 21:24:25,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61236:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1829_fu_45036_p2' generates 2 bits.
[2025-10-13 21:24:25,326] 61236 | assign zext_ln840_633_fu_45042_p1 = add_ln840_1829_fu_45036_p2;
[2025-10-13 21:24:25,326]       |                                   ^
[2025-10-13 21:24:25,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61238:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1830_fu_45046_p2' generates 3 bits.
[2025-10-13 21:24:25,326] 61238 | assign zext_ln840_634_fu_45052_p1 = add_ln840_1830_fu_45046_p2;
[2025-10-13 21:24:25,326]       |                                   ^
[2025-10-13 21:24:25,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61240:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1831_fu_45056_p2' generates 2 bits.
[2025-10-13 21:24:25,326] 61240 | assign zext_ln840_635_fu_45062_p1 = add_ln840_1831_fu_45056_p2;
[2025-10-13 21:24:25,326]       |                                   ^
[2025-10-13 21:24:25,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61242:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1832_fu_45066_p2' generates 2 bits.
[2025-10-13 21:24:25,326] 61242 | assign zext_ln840_636_fu_45072_p1 = add_ln840_1832_fu_45066_p2;
[2025-10-13 21:24:25,326]       |                                   ^
[2025-10-13 21:24:25,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61244:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1833_fu_45076_p2' generates 3 bits.
[2025-10-13 21:24:25,326] 61244 | assign zext_ln840_637_fu_45082_p1 = add_ln840_1833_fu_45076_p2;
[2025-10-13 21:24:25,326]       |                                   ^
[2025-10-13 21:24:25,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61246:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_883_fu_45238_p2' generates 1 bits.
[2025-10-13 21:24:25,326] 61246 | assign zext_ln840_638_fu_45244_p1 = icmp_ln1039_883_fu_45238_p2;
[2025-10-13 21:24:25,326]       |                                   ^
[2025-10-13 21:24:25,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61248:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1837_fu_45254_p2' generates 2 bits.
[2025-10-13 21:24:25,326] 61248 | assign zext_ln840_639_fu_45260_p1 = add_ln840_1837_fu_45254_p2;
[2025-10-13 21:24:25,326]       |                                   ^
[2025-10-13 21:24:25,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61250:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1103_fu_30658_p2' generates 2 bits.
[2025-10-13 21:24:25,326] 61250 | assign zext_ln840_63_fu_30664_p1 = add_ln840_1103_fu_30658_p2;
[2025-10-13 21:24:25,326]       |                                  ^
[2025-10-13 21:24:25,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61252:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1838_fu_45264_p2' generates 2 bits.
[2025-10-13 21:24:25,326] 61252 | assign zext_ln840_640_fu_45270_p1 = add_ln840_1838_fu_45264_p2;
[2025-10-13 21:24:25,326]       |                                   ^
[2025-10-13 21:24:25,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61254:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1839_fu_45274_p2' generates 2 bits.
[2025-10-13 21:24:25,326] 61254 | assign zext_ln840_641_fu_45280_p1 = add_ln840_1839_fu_45274_p2;
[2025-10-13 21:24:25,326]       |                                   ^
[2025-10-13 21:24:25,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61256:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1841_fu_45290_p2' generates 3 bits.
[2025-10-13 21:24:25,326] 61256 | assign zext_ln840_642_fu_45296_p1 = add_ln840_1841_fu_45290_p2;
[2025-10-13 21:24:25,326]       |                                   ^
[2025-10-13 21:24:25,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61258:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1842_fu_45300_p2' generates 2 bits.
[2025-10-13 21:24:25,326] 61258 | assign zext_ln840_643_fu_45306_p1 = add_ln840_1842_fu_45300_p2;
[2025-10-13 21:24:25,326]       |                                   ^
[2025-10-13 21:24:25,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61260:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1843_fu_45310_p2' generates 2 bits.
[2025-10-13 21:24:25,326] 61260 | assign zext_ln840_644_fu_45316_p1 = add_ln840_1843_fu_45310_p2;
[2025-10-13 21:24:25,327]       |                                   ^
[2025-10-13 21:24:25,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61262:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1844_fu_45320_p2' generates 3 bits.
[2025-10-13 21:24:25,327] 61262 | assign zext_ln840_645_fu_45326_p1 = add_ln840_1844_fu_45320_p2;
[2025-10-13 21:24:25,327]       |                                   ^
[2025-10-13 21:24:25,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61264:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1845_fu_45330_p2' generates 2 bits.
[2025-10-13 21:24:25,327] 61264 | assign zext_ln840_646_fu_45336_p1 = add_ln840_1845_fu_45330_p2;
[2025-10-13 21:24:25,327]       |                                   ^
[2025-10-13 21:24:25,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61266:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1846_fu_45340_p2' generates 2 bits.
[2025-10-13 21:24:25,327] 61266 | assign zext_ln840_647_fu_45346_p1 = add_ln840_1846_fu_45340_p2;
[2025-10-13 21:24:25,327]       |                                   ^
[2025-10-13 21:24:25,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61268:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1847_fu_45350_p2' generates 3 bits.
[2025-10-13 21:24:25,327] 61268 | assign zext_ln840_648_fu_45356_p1 = add_ln840_1847_fu_45350_p2;
[2025-10-13 21:24:25,327]       |                                   ^
[2025-10-13 21:24:25,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61270:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_898_fu_45522_p2' generates 1 bits.
[2025-10-13 21:24:25,327] 61270 | assign zext_ln840_649_fu_45528_p1 = icmp_ln1039_898_fu_45522_p2;
[2025-10-13 21:24:25,327]       |                                   ^
[2025-10-13 21:24:25,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61272:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1104_fu_30668_p2' generates 2 bits.
[2025-10-13 21:24:25,327] 61272 | assign zext_ln840_64_fu_30674_p1 = add_ln840_1104_fu_30668_p2;
[2025-10-13 21:24:25,327]       |                                  ^
[2025-10-13 21:24:25,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61274:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1851_fu_45538_p2' generates 2 bits.
[2025-10-13 21:24:25,327] 61274 | assign zext_ln840_650_fu_45544_p1 = add_ln840_1851_fu_45538_p2;
[2025-10-13 21:24:25,327]       |                                   ^
[2025-10-13 21:24:25,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61276:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1852_fu_45548_p2' generates 2 bits.
[2025-10-13 21:24:25,327] 61276 | assign zext_ln840_651_fu_45554_p1 = add_ln840_1852_fu_45548_p2;
[2025-10-13 21:24:25,327]       |                                   ^
[2025-10-13 21:24:25,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61278:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1853_fu_45558_p2' generates 2 bits.
[2025-10-13 21:24:25,327] 61278 | assign zext_ln840_652_fu_45564_p1 = add_ln840_1853_fu_45558_p2;
[2025-10-13 21:24:25,327]       |                                   ^
[2025-10-13 21:24:25,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61280:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1855_fu_45574_p2' generates 3 bits.
[2025-10-13 21:24:25,327] 61280 | assign zext_ln840_653_fu_45580_p1 = add_ln840_1855_fu_45574_p2;
[2025-10-13 21:24:25,327]       |                                   ^
[2025-10-13 21:24:25,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61282:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1856_fu_45584_p2' generates 2 bits.
[2025-10-13 21:24:25,327] 61282 | assign zext_ln840_654_fu_45590_p1 = add_ln840_1856_fu_45584_p2;
[2025-10-13 21:24:25,327]       |                                   ^
[2025-10-13 21:24:25,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61284:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1857_fu_45594_p2' generates 2 bits.
[2025-10-13 21:24:25,327] 61284 | assign zext_ln840_655_fu_45600_p1 = add_ln840_1857_fu_45594_p2;
[2025-10-13 21:24:25,327]       |                                   ^
[2025-10-13 21:24:25,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61286:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1858_fu_45604_p2' generates 3 bits.
[2025-10-13 21:24:25,327] 61286 | assign zext_ln840_656_fu_45610_p1 = add_ln840_1858_fu_45604_p2;
[2025-10-13 21:24:25,327]       |                                   ^
[2025-10-13 21:24:25,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61288:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1859_fu_45614_p2' generates 2 bits.
[2025-10-13 21:24:25,327] 61288 | assign zext_ln840_657_fu_45620_p1 = add_ln840_1859_fu_45614_p2;
[2025-10-13 21:24:25,327]       |                                   ^
[2025-10-13 21:24:25,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61290:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1860_fu_45624_p2' generates 2 bits.
[2025-10-13 21:24:25,327] 61290 | assign zext_ln840_658_fu_45630_p1 = add_ln840_1860_fu_45624_p2;
[2025-10-13 21:24:25,327]       |                                   ^
[2025-10-13 21:24:25,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61292:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1861_fu_45634_p2' generates 3 bits.
[2025-10-13 21:24:25,327] 61292 | assign zext_ln840_659_fu_45640_p1 = add_ln840_1861_fu_45634_p2;
[2025-10-13 21:24:25,327]       |                                   ^
[2025-10-13 21:24:25,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61294:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1105_fu_30678_p2' generates 3 bits.
[2025-10-13 21:24:25,327] 61294 | assign zext_ln840_65_fu_30684_p1 = add_ln840_1105_fu_30678_p2;
[2025-10-13 21:24:25,327]       |                                  ^
[2025-10-13 21:24:25,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61296:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_913_fu_45806_p2' generates 1 bits.
[2025-10-13 21:24:25,327] 61296 | assign zext_ln840_660_fu_45812_p1 = icmp_ln1039_913_fu_45806_p2;
[2025-10-13 21:24:25,327]       |                                   ^
[2025-10-13 21:24:25,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61298:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1865_fu_45822_p2' generates 2 bits.
[2025-10-13 21:24:25,327] 61298 | assign zext_ln840_661_fu_45828_p1 = add_ln840_1865_fu_45822_p2;
[2025-10-13 21:24:25,327]       |                                   ^
[2025-10-13 21:24:25,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61300:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1866_fu_45832_p2' generates 2 bits.
[2025-10-13 21:24:25,327] 61300 | assign zext_ln840_662_fu_45838_p1 = add_ln840_1866_fu_45832_p2;
[2025-10-13 21:24:25,327]       |                                   ^
[2025-10-13 21:24:25,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61302:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1867_fu_45842_p2' generates 2 bits.
[2025-10-13 21:24:25,327] 61302 | assign zext_ln840_663_fu_45848_p1 = add_ln840_1867_fu_45842_p2;
[2025-10-13 21:24:25,327]       |                                   ^
[2025-10-13 21:24:25,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61304:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1869_fu_45858_p2' generates 3 bits.
[2025-10-13 21:24:25,327] 61304 | assign zext_ln840_664_fu_45864_p1 = add_ln840_1869_fu_45858_p2;
[2025-10-13 21:24:25,327]       |                                   ^
[2025-10-13 21:24:25,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61306:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1870_fu_45868_p2' generates 2 bits.
[2025-10-13 21:24:25,327] 61306 | assign zext_ln840_665_fu_45874_p1 = add_ln840_1870_fu_45868_p2;
[2025-10-13 21:24:25,327]       |                                   ^
[2025-10-13 21:24:25,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61308:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1871_fu_45878_p2' generates 2 bits.
[2025-10-13 21:24:25,327] 61308 | assign zext_ln840_666_fu_45884_p1 = add_ln840_1871_fu_45878_p2;
[2025-10-13 21:24:25,327]       |                                   ^
[2025-10-13 21:24:25,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61310:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1872_fu_45888_p2' generates 3 bits.
[2025-10-13 21:24:25,327] 61310 | assign zext_ln840_667_fu_45894_p1 = add_ln840_1872_fu_45888_p2;
[2025-10-13 21:24:25,327]       |                                   ^
[2025-10-13 21:24:25,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61312:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1873_fu_45898_p2' generates 2 bits.
[2025-10-13 21:24:25,327] 61312 | assign zext_ln840_668_fu_45904_p1 = add_ln840_1873_fu_45898_p2;
[2025-10-13 21:24:25,327]       |                                   ^
[2025-10-13 21:24:25,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61314:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1874_fu_45908_p2' generates 2 bits.
[2025-10-13 21:24:25,327] 61314 | assign zext_ln840_669_fu_45914_p1 = add_ln840_1874_fu_45908_p2;
[2025-10-13 21:24:25,327]       |                                   ^
[2025-10-13 21:24:25,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61316:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_103_fu_30840_p2' generates 1 bits.
[2025-10-13 21:24:25,327] 61316 | assign zext_ln840_66_fu_30846_p1 = icmp_ln1039_103_fu_30840_p2;
[2025-10-13 21:24:25,327]       |                                  ^
[2025-10-13 21:24:25,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61318:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1875_fu_45918_p2' generates 3 bits.
[2025-10-13 21:24:25,327] 61318 | assign zext_ln840_670_fu_45924_p1 = add_ln840_1875_fu_45918_p2;
[2025-10-13 21:24:25,327]       |                                   ^
[2025-10-13 21:24:25,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61320:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_928_fu_46090_p2' generates 1 bits.
[2025-10-13 21:24:25,327] 61320 | assign zext_ln840_671_fu_46096_p1 = icmp_ln1039_928_fu_46090_p2;
[2025-10-13 21:24:25,327]       |                                   ^
[2025-10-13 21:24:25,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61322:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1879_fu_46106_p2' generates 2 bits.
[2025-10-13 21:24:25,327] 61322 | assign zext_ln840_672_fu_46112_p1 = add_ln840_1879_fu_46106_p2;
[2025-10-13 21:24:25,327]       |                                   ^
[2025-10-13 21:24:25,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61324:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1880_fu_46116_p2' generates 2 bits.
[2025-10-13 21:24:25,327] 61324 | assign zext_ln840_673_fu_46122_p1 = add_ln840_1880_fu_46116_p2;
[2025-10-13 21:24:25,327]       |                                   ^
[2025-10-13 21:24:25,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61326:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1881_fu_46126_p2' generates 2 bits.
[2025-10-13 21:24:25,327] 61326 | assign zext_ln840_674_fu_46132_p1 = add_ln840_1881_fu_46126_p2;
[2025-10-13 21:24:25,327]       |                                   ^
[2025-10-13 21:24:25,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61328:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1883_fu_46142_p2' generates 3 bits.
[2025-10-13 21:24:25,327] 61328 | assign zext_ln840_675_fu_46148_p1 = add_ln840_1883_fu_46142_p2;
[2025-10-13 21:24:25,327]       |                                   ^
[2025-10-13 21:24:25,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61330:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1884_fu_46152_p2' generates 2 bits.
[2025-10-13 21:24:25,328] 61330 | assign zext_ln840_676_fu_46158_p1 = add_ln840_1884_fu_46152_p2;
[2025-10-13 21:24:25,328]       |                                   ^
[2025-10-13 21:24:25,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61332:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1885_fu_46162_p2' generates 2 bits.
[2025-10-13 21:24:25,328] 61332 | assign zext_ln840_677_fu_46168_p1 = add_ln840_1885_fu_46162_p2;
[2025-10-13 21:24:25,328]       |                                   ^
[2025-10-13 21:24:25,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61334:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1886_fu_46172_p2' generates 3 bits.
[2025-10-13 21:24:25,328] 61334 | assign zext_ln840_678_fu_46178_p1 = add_ln840_1886_fu_46172_p2;
[2025-10-13 21:24:25,328]       |                                   ^
[2025-10-13 21:24:25,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61336:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1887_fu_46182_p2' generates 2 bits.
[2025-10-13 21:24:25,328] 61336 | assign zext_ln840_679_fu_46188_p1 = add_ln840_1887_fu_46182_p2;
[2025-10-13 21:24:25,328]       |                                   ^
[2025-10-13 21:24:25,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61338:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1109_fu_30856_p2' generates 2 bits.
[2025-10-13 21:24:25,328] 61338 | assign zext_ln840_67_fu_30862_p1 = add_ln840_1109_fu_30856_p2;
[2025-10-13 21:24:25,328]       |                                  ^
[2025-10-13 21:24:25,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61340:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1888_fu_46192_p2' generates 2 bits.
[2025-10-13 21:24:25,328] 61340 | assign zext_ln840_680_fu_46198_p1 = add_ln840_1888_fu_46192_p2;
[2025-10-13 21:24:25,328]       |                                   ^
[2025-10-13 21:24:25,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61342:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1889_fu_46202_p2' generates 3 bits.
[2025-10-13 21:24:25,328] 61342 | assign zext_ln840_681_fu_46208_p1 = add_ln840_1889_fu_46202_p2;
[2025-10-13 21:24:25,328]       |                                   ^
[2025-10-13 21:24:25,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61344:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_943_fu_46374_p2' generates 1 bits.
[2025-10-13 21:24:25,328] 61344 | assign zext_ln840_682_fu_46380_p1 = icmp_ln1039_943_fu_46374_p2;
[2025-10-13 21:24:25,328]       |                                   ^
[2025-10-13 21:24:25,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61346:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1893_fu_46390_p2' generates 2 bits.
[2025-10-13 21:24:25,328] 61346 | assign zext_ln840_683_fu_46396_p1 = add_ln840_1893_fu_46390_p2;
[2025-10-13 21:24:25,328]       |                                   ^
[2025-10-13 21:24:25,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61348:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1894_fu_46400_p2' generates 2 bits.
[2025-10-13 21:24:25,328] 61348 | assign zext_ln840_684_fu_46406_p1 = add_ln840_1894_fu_46400_p2;
[2025-10-13 21:24:25,328]       |                                   ^
[2025-10-13 21:24:25,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61350:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1895_fu_46410_p2' generates 2 bits.
[2025-10-13 21:24:25,328] 61350 | assign zext_ln840_685_fu_46416_p1 = add_ln840_1895_fu_46410_p2;
[2025-10-13 21:24:25,328]       |                                   ^
[2025-10-13 21:24:25,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61352:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1897_fu_46426_p2' generates 3 bits.
[2025-10-13 21:24:25,328] 61352 | assign zext_ln840_686_fu_46432_p1 = add_ln840_1897_fu_46426_p2;
[2025-10-13 21:24:25,328]       |                                   ^
[2025-10-13 21:24:25,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61354:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1898_fu_46436_p2' generates 2 bits.
[2025-10-13 21:24:25,328] 61354 | assign zext_ln840_687_fu_46442_p1 = add_ln840_1898_fu_46436_p2;
[2025-10-13 21:24:25,328]       |                                   ^
[2025-10-13 21:24:25,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61356:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1899_fu_46446_p2' generates 2 bits.
[2025-10-13 21:24:25,328] 61356 | assign zext_ln840_688_fu_46452_p1 = add_ln840_1899_fu_46446_p2;
[2025-10-13 21:24:25,328]       |                                   ^
[2025-10-13 21:24:25,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61358:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1900_fu_46456_p2' generates 3 bits.
[2025-10-13 21:24:25,328] 61358 | assign zext_ln840_689_fu_46462_p1 = add_ln840_1900_fu_46456_p2;
[2025-10-13 21:24:25,328]       |                                   ^
[2025-10-13 21:24:25,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61360:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1110_fu_30866_p2' generates 2 bits.
[2025-10-13 21:24:25,328] 61360 | assign zext_ln840_68_fu_30872_p1 = add_ln840_1110_fu_30866_p2;
[2025-10-13 21:24:25,328]       |                                  ^
[2025-10-13 21:24:25,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61362:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1901_fu_46466_p2' generates 2 bits.
[2025-10-13 21:24:25,328] 61362 | assign zext_ln840_690_fu_46472_p1 = add_ln840_1901_fu_46466_p2;
[2025-10-13 21:24:25,328]       |                                   ^
[2025-10-13 21:24:25,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61364:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1902_fu_46476_p2' generates 2 bits.
[2025-10-13 21:24:25,328] 61364 | assign zext_ln840_691_fu_46482_p1 = add_ln840_1902_fu_46476_p2;
[2025-10-13 21:24:25,328]       |                                   ^
[2025-10-13 21:24:25,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61366:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1903_fu_46486_p2' generates 3 bits.
[2025-10-13 21:24:25,328] 61366 | assign zext_ln840_692_fu_46492_p1 = add_ln840_1903_fu_46486_p2;
[2025-10-13 21:24:25,328]       |                                   ^
[2025-10-13 21:24:25,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61368:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_958_fu_46658_p2' generates 1 bits.
[2025-10-13 21:24:25,328] 61368 | assign zext_ln840_693_fu_46664_p1 = icmp_ln1039_958_fu_46658_p2;
[2025-10-13 21:24:25,328]       |                                   ^
[2025-10-13 21:24:25,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61370:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1907_fu_46674_p2' generates 2 bits.
[2025-10-13 21:24:25,328] 61370 | assign zext_ln840_694_fu_46680_p1 = add_ln840_1907_fu_46674_p2;
[2025-10-13 21:24:25,328]       |                                   ^
[2025-10-13 21:24:25,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61372:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1908_fu_46684_p2' generates 2 bits.
[2025-10-13 21:24:25,328] 61372 | assign zext_ln840_695_fu_46690_p1 = add_ln840_1908_fu_46684_p2;
[2025-10-13 21:24:25,328]       |                                   ^
[2025-10-13 21:24:25,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61374:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1909_fu_46694_p2' generates 2 bits.
[2025-10-13 21:24:25,328] 61374 | assign zext_ln840_696_fu_46700_p1 = add_ln840_1909_fu_46694_p2;
[2025-10-13 21:24:25,328]       |                                   ^
[2025-10-13 21:24:25,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61376:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1911_fu_46710_p2' generates 3 bits.
[2025-10-13 21:24:25,328] 61376 | assign zext_ln840_697_fu_46716_p1 = add_ln840_1911_fu_46710_p2;
[2025-10-13 21:24:25,328]       |                                   ^
[2025-10-13 21:24:25,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61378:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1912_fu_46720_p2' generates 2 bits.
[2025-10-13 21:24:25,328] 61378 | assign zext_ln840_698_fu_46726_p1 = add_ln840_1912_fu_46720_p2;
[2025-10-13 21:24:25,328]       |                                   ^
[2025-10-13 21:24:25,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61380:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1913_fu_46730_p2' generates 2 bits.
[2025-10-13 21:24:25,328] 61380 | assign zext_ln840_699_fu_46736_p1 = add_ln840_1913_fu_46730_p2;
[2025-10-13 21:24:25,328]       |                                   ^
[2025-10-13 21:24:25,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61382:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1111_fu_30876_p2' generates 2 bits.
[2025-10-13 21:24:25,328] 61382 | assign zext_ln840_69_fu_30882_p1 = add_ln840_1111_fu_30876_p2;
[2025-10-13 21:24:25,328]       |                                  ^
[2025-10-13 21:24:25,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61384:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1031_fu_29248_p2' generates 2 bits.
[2025-10-13 21:24:25,328] 61384 | assign zext_ln840_6_fu_29254_p1 = add_ln840_1031_fu_29248_p2;
[2025-10-13 21:24:25,328]       |                                 ^
[2025-10-13 21:24:25,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61386:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1914_fu_46740_p2' generates 3 bits.
[2025-10-13 21:24:25,328] 61386 | assign zext_ln840_700_fu_46746_p1 = add_ln840_1914_fu_46740_p2;
[2025-10-13 21:24:25,328]       |                                   ^
[2025-10-13 21:24:25,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61388:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1915_fu_46750_p2' generates 2 bits.
[2025-10-13 21:24:25,328] 61388 | assign zext_ln840_701_fu_46756_p1 = add_ln840_1915_fu_46750_p2;
[2025-10-13 21:24:25,328]       |                                   ^
[2025-10-13 21:24:25,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61390:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1916_fu_46760_p2' generates 2 bits.
[2025-10-13 21:24:25,328] 61390 | assign zext_ln840_702_fu_46766_p1 = add_ln840_1916_fu_46760_p2;
[2025-10-13 21:24:25,328]       |                                   ^
[2025-10-13 21:24:25,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61392:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1917_fu_46770_p2' generates 3 bits.
[2025-10-13 21:24:25,328] 61392 | assign zext_ln840_703_fu_46776_p1 = add_ln840_1917_fu_46770_p2;
[2025-10-13 21:24:25,328]       |                                   ^
[2025-10-13 21:24:25,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61394:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1113_fu_30892_p2' generates 3 bits.
[2025-10-13 21:24:25,328] 61394 | assign zext_ln840_70_fu_30898_p1 = add_ln840_1113_fu_30892_p2;
[2025-10-13 21:24:25,328]       |                                  ^
[2025-10-13 21:24:25,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61396:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1114_fu_30902_p2' generates 2 bits.
[2025-10-13 21:24:25,328] 61396 | assign zext_ln840_71_fu_30908_p1 = add_ln840_1114_fu_30902_p2;
[2025-10-13 21:24:25,328]       |                                  ^
[2025-10-13 21:24:25,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61398:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1115_fu_30912_p2' generates 2 bits.
[2025-10-13 21:24:25,328] 61398 | assign zext_ln840_72_fu_30918_p1 = add_ln840_1115_fu_30912_p2;
[2025-10-13 21:24:25,328]       |                                  ^
[2025-10-13 21:24:25,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61400:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1116_fu_30922_p2' generates 3 bits.
[2025-10-13 21:24:25,328] 61400 | assign zext_ln840_73_fu_30928_p1 = add_ln840_1116_fu_30922_p2;
[2025-10-13 21:24:25,328]       |                                  ^
[2025-10-13 21:24:25,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61402:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1117_fu_30932_p2' generates 2 bits.
[2025-10-13 21:24:25,328] 61402 | assign zext_ln840_74_fu_30938_p1 = add_ln840_1117_fu_30932_p2;
[2025-10-13 21:24:25,328]       |                                  ^
[2025-10-13 21:24:25,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61404:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1118_fu_30942_p2' generates 2 bits.
[2025-10-13 21:24:25,328] 61404 | assign zext_ln840_75_fu_30948_p1 = add_ln840_1118_fu_30942_p2;
[2025-10-13 21:24:25,328]       |                                  ^
[2025-10-13 21:24:25,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61406:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1119_fu_30952_p2' generates 3 bits.
[2025-10-13 21:24:25,328] 61406 | assign zext_ln840_76_fu_30958_p1 = add_ln840_1119_fu_30952_p2;
[2025-10-13 21:24:25,328]       |                                  ^
[2025-10-13 21:24:25,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61408:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_118_fu_31124_p2' generates 1 bits.
[2025-10-13 21:24:25,328] 61408 | assign zext_ln840_77_fu_31130_p1 = icmp_ln1039_118_fu_31124_p2;
[2025-10-13 21:24:25,328]       |                                  ^
[2025-10-13 21:24:25,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61410:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1123_fu_31140_p2' generates 2 bits.
[2025-10-13 21:24:25,328] 61410 | assign zext_ln840_78_fu_31146_p1 = add_ln840_1123_fu_31140_p2;
[2025-10-13 21:24:25,328]       |                                  ^
[2025-10-13 21:24:25,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61412:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1124_fu_31150_p2' generates 2 bits.
[2025-10-13 21:24:25,328] 61412 | assign zext_ln840_79_fu_31156_p1 = add_ln840_1124_fu_31150_p2;
[2025-10-13 21:24:25,328]       |                                  ^
[2025-10-13 21:24:25,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61414:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1032_fu_29258_p2' generates 3 bits.
[2025-10-13 21:24:25,328] 61414 | assign zext_ln840_7_fu_29264_p1 = add_ln840_1032_fu_29258_p2;
[2025-10-13 21:24:25,328]       |                                 ^
[2025-10-13 21:24:25,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61416:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1125_fu_31160_p2' generates 2 bits.
[2025-10-13 21:24:25,328] 61416 | assign zext_ln840_80_fu_31166_p1 = add_ln840_1125_fu_31160_p2;
[2025-10-13 21:24:25,328]       |                                  ^
[2025-10-13 21:24:25,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61418:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1127_fu_31176_p2' generates 3 bits.
[2025-10-13 21:24:25,328] 61418 | assign zext_ln840_81_fu_31182_p1 = add_ln840_1127_fu_31176_p2;
[2025-10-13 21:24:25,328]       |                                  ^
[2025-10-13 21:24:25,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61420:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1128_fu_31186_p2' generates 2 bits.
[2025-10-13 21:24:25,328] 61420 | assign zext_ln840_82_fu_31192_p1 = add_ln840_1128_fu_31186_p2;
[2025-10-13 21:24:25,328]       |                                  ^
[2025-10-13 21:24:25,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61422:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1129_fu_31196_p2' generates 2 bits.
[2025-10-13 21:24:25,329] 61422 | assign zext_ln840_83_fu_31202_p1 = add_ln840_1129_fu_31196_p2;
[2025-10-13 21:24:25,329]       |                                  ^
[2025-10-13 21:24:25,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61424:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1130_fu_31206_p2' generates 3 bits.
[2025-10-13 21:24:25,329] 61424 | assign zext_ln840_84_fu_31212_p1 = add_ln840_1130_fu_31206_p2;
[2025-10-13 21:24:25,329]       |                                  ^
[2025-10-13 21:24:25,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61426:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1131_fu_31216_p2' generates 2 bits.
[2025-10-13 21:24:25,329] 61426 | assign zext_ln840_85_fu_31222_p1 = add_ln840_1131_fu_31216_p2;
[2025-10-13 21:24:25,329]       |                                  ^
[2025-10-13 21:24:25,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61428:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1132_fu_31226_p2' generates 2 bits.
[2025-10-13 21:24:25,329] 61428 | assign zext_ln840_86_fu_31232_p1 = add_ln840_1132_fu_31226_p2;
[2025-10-13 21:24:25,329]       |                                  ^
[2025-10-13 21:24:25,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61430:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1133_fu_31236_p2' generates 3 bits.
[2025-10-13 21:24:25,329] 61430 | assign zext_ln840_87_fu_31242_p1 = add_ln840_1133_fu_31236_p2;
[2025-10-13 21:24:25,329]       |                                  ^
[2025-10-13 21:24:25,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61432:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_133_fu_31398_p2' generates 1 bits.
[2025-10-13 21:24:25,329] 61432 | assign zext_ln840_88_fu_31404_p1 = icmp_ln1039_133_fu_31398_p2;
[2025-10-13 21:24:25,329]       |                                  ^
[2025-10-13 21:24:25,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61434:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1137_fu_31414_p2' generates 2 bits.
[2025-10-13 21:24:25,329] 61434 | assign zext_ln840_89_fu_31420_p1 = add_ln840_1137_fu_31414_p2;
[2025-10-13 21:24:25,329]       |                                  ^
[2025-10-13 21:24:25,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61436:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1033_fu_29268_p2' generates 2 bits.
[2025-10-13 21:24:25,329] 61436 | assign zext_ln840_8_fu_29274_p1 = add_ln840_1033_fu_29268_p2;
[2025-10-13 21:24:25,329]       |                                 ^
[2025-10-13 21:24:25,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61438:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1138_fu_31424_p2' generates 2 bits.
[2025-10-13 21:24:25,329] 61438 | assign zext_ln840_90_fu_31430_p1 = add_ln840_1138_fu_31424_p2;
[2025-10-13 21:24:25,329]       |                                  ^
[2025-10-13 21:24:25,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61440:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1139_fu_31434_p2' generates 2 bits.
[2025-10-13 21:24:25,329] 61440 | assign zext_ln840_91_fu_31440_p1 = add_ln840_1139_fu_31434_p2;
[2025-10-13 21:24:25,329]       |                                  ^
[2025-10-13 21:24:25,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61442:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1141_fu_31450_p2' generates 3 bits.
[2025-10-13 21:24:25,329] 61442 | assign zext_ln840_92_fu_31456_p1 = add_ln840_1141_fu_31450_p2;
[2025-10-13 21:24:25,329]       |                                  ^
[2025-10-13 21:24:25,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61444:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1142_fu_31460_p2' generates 2 bits.
[2025-10-13 21:24:25,329] 61444 | assign zext_ln840_93_fu_31466_p1 = add_ln840_1142_fu_31460_p2;
[2025-10-13 21:24:25,329]       |                                  ^
[2025-10-13 21:24:25,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61446:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1143_fu_31470_p2' generates 2 bits.
[2025-10-13 21:24:25,329] 61446 | assign zext_ln840_94_fu_31476_p1 = add_ln840_1143_fu_31470_p2;
[2025-10-13 21:24:25,329]       |                                  ^
[2025-10-13 21:24:25,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61448:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1144_fu_31480_p2' generates 3 bits.
[2025-10-13 21:24:25,329] 61448 | assign zext_ln840_95_fu_31486_p1 = add_ln840_1144_fu_31480_p2;
[2025-10-13 21:24:25,329]       |                                  ^
[2025-10-13 21:24:25,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61450:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1145_fu_31490_p2' generates 2 bits.
[2025-10-13 21:24:25,329] 61450 | assign zext_ln840_96_fu_31496_p1 = add_ln840_1145_fu_31490_p2;
[2025-10-13 21:24:25,329]       |                                  ^
[2025-10-13 21:24:25,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61452:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1146_fu_31500_p2' generates 2 bits.
[2025-10-13 21:24:25,329] 61452 | assign zext_ln840_97_fu_31506_p1 = add_ln840_1146_fu_31500_p2;
[2025-10-13 21:24:25,329]       |                                  ^
[2025-10-13 21:24:25,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61454:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1147_fu_31510_p2' generates 3 bits.
[2025-10-13 21:24:25,329] 61454 | assign zext_ln840_98_fu_31516_p1 = add_ln840_1147_fu_31510_p2;
[2025-10-13 21:24:25,329]       |                                  ^
[2025-10-13 21:24:25,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61456:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_148_fu_31672_p2' generates 1 bits.
[2025-10-13 21:24:25,329] 61456 | assign zext_ln840_99_fu_31678_p1 = icmp_ln1039_148_fu_31672_p2;
[2025-10-13 21:24:25,329]       |                                  ^
[2025-10-13 21:24:25,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61458:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1034_fu_29278_p2' generates 2 bits.
[2025-10-13 21:24:25,329] 61458 | assign zext_ln840_9_fu_29284_p1 = add_ln840_1034_fu_29278_p2;
[2025-10-13 21:24:25,329]       |                                 ^
[2025-10-13 21:24:25,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:61460:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_13_fu_29176_p2' generates 1 bits.
[2025-10-13 21:24:25,329] 61460 | assign zext_ln840_fu_29182_p1 = icmp_ln1039_13_fu_29176_p2;
[2025-10-13 21:24:25,329]       |                               ^
[2025-10-13 21:24:25,329] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:10052:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-13 21:24:25,329]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,329] 10052 | #0 ap_CS_iter0_fsm = 1'd1;
[2025-10-13 21:24:25,329]       |  ^
[2025-10-13 21:24:25,329] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:10053:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-13 21:24:25,329]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,329] 10053 | #0 ap_CS_iter1_fsm = 2'd1;
[2025-10-13 21:24:25,329]       |  ^
[2025-10-13 21:24:25,329] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:10054:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-13 21:24:25,329]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,329] 10054 | #0 ap_CS_iter2_fsm = 2'd1;
[2025-10-13 21:24:25,329]       |  ^
[2025-10-13 21:24:25,329] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:10055:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-13 21:24:25,329]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,329] 10055 | #0 ap_CS_iter3_fsm = 2'd1;
[2025-10-13 21:24:25,329]       |  ^
[2025-10-13 21:24:25,329] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:10056:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-13 21:24:25,329]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,329] 10056 | #0 ap_CS_iter4_fsm = 2'd1;
[2025-10-13 21:24:25,329]       |  ^
[2025-10-13 21:24:25,329] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:10057:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-13 21:24:25,329]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,329] 10057 | #0 ap_CS_iter5_fsm = 2'd1;
[2025-10-13 21:24:25,329]       |  ^
[2025-10-13 21:24:25,329] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:10058:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-13 21:24:25,329]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,329] 10058 | #0 ap_done_reg = 1'b0;
[2025-10-13 21:24:25,329]       |  ^
[2025-10-13 21:24:25,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:13070:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-13 21:24:25,329]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,329] 13070 |             ap_NS_iter0_fsm = 'bx;
[2025-10-13 21:24:25,329]       |                             ^
[2025-10-13 21:24:25,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:13094:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-13 21:24:25,329]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,329] 13094 |             ap_NS_iter1_fsm = 'bx;
[2025-10-13 21:24:25,329]       |                             ^
[2025-10-13 21:24:25,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:13118:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-13 21:24:25,329]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,329] 13118 |             ap_NS_iter2_fsm = 'bx;
[2025-10-13 21:24:25,329]       |                             ^
[2025-10-13 21:24:25,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:13142:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-13 21:24:25,329]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,329] 13142 |             ap_NS_iter3_fsm = 'bx;
[2025-10-13 21:24:25,329]       |                             ^
[2025-10-13 21:24:25,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:13166:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-13 21:24:25,329]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,329] 13166 |             ap_NS_iter4_fsm = 'bx;
[2025-10-13 21:24:25,329]       |                             ^
[2025-10-13 21:24:25,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:13190:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-13 21:24:25,329]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,329] 13190 |             ap_NS_iter5_fsm = 'bx;
[2025-10-13 21:24:25,329]       |                             ^
[2025-10-13 21:24:25,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:13461:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_2_fu_1346_p1' generates 12 bits.
[2025-10-13 21:24:25,329]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,329] 13461 | assign grp_fu_5878_p0 = sext_ln1494_2_fu_1346_p1;
[2025-10-13 21:24:25,329]       |                       ^
[2025-10-13 21:24:25,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:13463:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_2_fu_1346_p1' generates 12 bits.
[2025-10-13 21:24:25,329]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,329] 13463 | assign grp_fu_5886_p0 = sext_ln1494_2_fu_1346_p1;
[2025-10-13 21:24:25,329]       |                       ^
[2025-10-13 21:24:25,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:13465:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_2_fu_1346_p1' generates 12 bits.
[2025-10-13 21:24:25,329]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,329] 13465 | assign grp_fu_5894_p0 = sext_ln1494_2_fu_1346_p1;
[2025-10-13 21:24:25,329]       |                       ^
[2025-10-13 21:24:25,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:13467:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_2_fu_1346_p1' generates 12 bits.
[2025-10-13 21:24:25,329]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,329] 13467 | assign grp_fu_5902_p0 = sext_ln1494_2_fu_1346_p1;
[2025-10-13 21:24:25,329]       |                       ^
[2025-10-13 21:24:25,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:13469:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_2_fu_1346_p1' generates 12 bits.
[2025-10-13 21:24:25,329]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,329] 13469 | assign grp_fu_5910_p0 = sext_ln1494_2_fu_1346_p1;
[2025-10-13 21:24:25,329]       |                       ^
[2025-10-13 21:24:25,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:13471:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_2_fu_1346_p1' generates 12 bits.
[2025-10-13 21:24:25,329]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,329] 13471 | assign grp_fu_5918_p0 = sext_ln1494_2_fu_1346_p1;
[2025-10-13 21:24:25,329]       |                       ^
[2025-10-13 21:24:25,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:13473:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_2_fu_1346_p1' generates 12 bits.
[2025-10-13 21:24:25,329]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,329] 13473 | assign grp_fu_5926_p0 = sext_ln1494_2_fu_1346_p1;
[2025-10-13 21:24:25,330]       |                       ^
[2025-10-13 21:24:25,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:13475:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_2_fu_1346_p1' generates 12 bits.
[2025-10-13 21:24:25,330]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,330] 13475 | assign grp_fu_5934_p0 = sext_ln1494_2_fu_1346_p1;
[2025-10-13 21:24:25,330]       |                       ^
[2025-10-13 21:24:25,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:13477:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_1_fu_1374_p1' generates 12 bits.
[2025-10-13 21:24:25,330]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,330] 13477 | assign grp_fu_5942_p0 = sext_ln1494_1_fu_1374_p1;
[2025-10-13 21:24:25,330]       |                       ^
[2025-10-13 21:24:25,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:13479:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_1_fu_1374_p1' generates 12 bits.
[2025-10-13 21:24:25,330]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,330] 13479 | assign grp_fu_5965_p0 = sext_ln1494_1_fu_1374_p1;
[2025-10-13 21:24:25,330]       |                       ^
[2025-10-13 21:24:25,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:13481:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_1_fu_1374_p1' generates 12 bits.
[2025-10-13 21:24:25,330]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,330] 13481 | assign grp_fu_5988_p0 = sext_ln1494_1_fu_1374_p1;
[2025-10-13 21:24:25,330]       |                       ^
[2025-10-13 21:24:25,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:13483:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_1_fu_1374_p1' generates 12 bits.
[2025-10-13 21:24:25,330]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,330] 13483 | assign grp_fu_6011_p0 = sext_ln1494_1_fu_1374_p1;
[2025-10-13 21:24:25,330]       |                       ^
[2025-10-13 21:24:25,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:13485:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_1_fu_1374_p1' generates 12 bits.
[2025-10-13 21:24:25,330]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,330] 13485 | assign grp_fu_6034_p0 = sext_ln1494_1_fu_1374_p1;
[2025-10-13 21:24:25,330]       |                       ^
[2025-10-13 21:24:25,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:13487:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_1_fu_1374_p1' generates 12 bits.
[2025-10-13 21:24:25,330]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,330] 13487 | assign grp_fu_6057_p0 = sext_ln1494_1_fu_1374_p1;
[2025-10-13 21:24:25,330]       |                       ^
[2025-10-13 21:24:25,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:13489:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_1_fu_1374_p1' generates 12 bits.
[2025-10-13 21:24:25,330]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,330] 13489 | assign grp_fu_6080_p0 = sext_ln1494_1_fu_1374_p1;
[2025-10-13 21:24:25,330]       |                       ^
[2025-10-13 21:24:25,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:13491:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_1_fu_1374_p1' generates 12 bits.
[2025-10-13 21:24:25,330]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,330] 13491 | assign grp_fu_6103_p0 = sext_ln1494_1_fu_1374_p1;
[2025-10-13 21:24:25,330]       |                       ^
[2025-10-13 21:24:25,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:13787:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_fu_1401_p1' generates 12 bits.
[2025-10-13 21:24:25,330]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,330] 13787 | assign ret_V_12_fu_1456_p0 = sext_ln1494_fu_1401_p1;
[2025-10-13 21:24:25,330]       |                            ^
[2025-10-13 21:24:25,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:13789:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_fu_1401_p1' generates 12 bits.
[2025-10-13 21:24:25,330]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,330] 13789 | assign ret_V_15_fu_1469_p0 = sext_ln1494_fu_1401_p1;
[2025-10-13 21:24:25,330]       |                            ^
[2025-10-13 21:24:25,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:13791:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_fu_1401_p1' generates 12 bits.
[2025-10-13 21:24:25,330]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,330] 13791 | assign ret_V_18_fu_1482_p0 = sext_ln1494_fu_1401_p1;
[2025-10-13 21:24:25,330]       |                            ^
[2025-10-13 21:24:25,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:13793:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_fu_1401_p1' generates 12 bits.
[2025-10-13 21:24:25,330]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,330] 13793 | assign ret_V_21_fu_1495_p0 = sext_ln1494_fu_1401_p1;
[2025-10-13 21:24:25,330]       |                            ^
[2025-10-13 21:24:25,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:13795:27: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_fu_1401_p1' generates 12 bits.
[2025-10-13 21:24:25,330]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,330] 13795 | assign ret_V_3_fu_1417_p0 = sext_ln1494_fu_1401_p1;
[2025-10-13 21:24:25,330]       |                           ^
[2025-10-13 21:24:25,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:13797:27: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_fu_1401_p1' generates 12 bits.
[2025-10-13 21:24:25,330]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,330] 13797 | assign ret_V_6_fu_1430_p0 = sext_ln1494_fu_1401_p1;
[2025-10-13 21:24:25,330]       |                           ^
[2025-10-13 21:24:25,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:13799:27: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_fu_1401_p1' generates 12 bits.
[2025-10-13 21:24:25,330]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,330] 13799 | assign ret_V_9_fu_1443_p0 = sext_ln1494_fu_1401_p1;
[2025-10-13 21:24:25,330]       |                           ^
[2025-10-13 21:24:25,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:13801:25: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_fu_1401_p1' generates 12 bits.
[2025-10-13 21:24:25,330]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,330] 13801 | assign ret_V_fu_1404_p0 = sext_ln1494_fu_1401_p1;
[2025-10-13 21:24:25,330]       |                         ^
[2025-10-13 21:24:25,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:13803:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-10-13 21:24:25,330]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,330] 13803 | assign sext_ln1494_1_fu_1374_p1 = $signed(r_V_1_reg_6402);
[2025-10-13 21:24:25,330]       |                                 ^
[2025-10-13 21:24:25,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:13805:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-10-13 21:24:25,330]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,330] 13805 | assign sext_ln1494_2_fu_1346_p1 = $signed(r_V_2_fu_1333_p4);
[2025-10-13 21:24:25,330]       |                                 ^
[2025-10-13 21:24:25,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:13807:31: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-10-13 21:24:25,330]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,330] 13807 | assign sext_ln1494_fu_1401_p1 = $signed(r_V_reg_6397_pp0_iter2_reg);
[2025-10-13 21:24:25,330]       |                               ^
[2025-10-13 21:24:25,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14035:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_114_fu_5611_p2' generates 1 bits.
[2025-10-13 21:24:25,330]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,330] 14035 | assign zext_ln1039_100_fu_5617_p1 = xor_ln1039_114_fu_5611_p2;
[2025-10-13 21:24:25,330]       |                                   ^
[2025-10-13 21:24:25,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14037:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_115_fu_5639_p2' generates 1 bits.
[2025-10-13 21:24:25,330]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,330] 14037 | assign zext_ln1039_101_fu_5645_p1 = xor_ln1039_115_fu_5639_p2;
[2025-10-13 21:24:25,330]       |                                   ^
[2025-10-13 21:24:25,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14039:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_116_fu_5667_p2' generates 1 bits.
[2025-10-13 21:24:25,330]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,330] 14039 | assign zext_ln1039_102_fu_5673_p1 = xor_ln1039_116_fu_5667_p2;
[2025-10-13 21:24:25,330]       |                                   ^
[2025-10-13 21:24:25,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14041:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_117_fu_5695_p2' generates 1 bits.
[2025-10-13 21:24:25,330]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,330] 14041 | assign zext_ln1039_103_fu_5701_p1 = xor_ln1039_117_fu_5695_p2;
[2025-10-13 21:24:25,330]       |                                   ^
[2025-10-13 21:24:25,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14043:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_10_fu_1831_p2' generates 1 bits.
[2025-10-13 21:24:25,330]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,330] 14043 | assign zext_ln1039_10_fu_1837_p1 = xor_ln1039_10_fu_1831_p2;
[2025-10-13 21:24:25,330]       |                                  ^
[2025-10-13 21:24:25,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14045:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_11_fu_1859_p2' generates 1 bits.
[2025-10-13 21:24:25,330]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,330] 14045 | assign zext_ln1039_11_fu_1865_p1 = xor_ln1039_11_fu_1859_p2;
[2025-10-13 21:24:25,330]       |                                  ^
[2025-10-13 21:24:25,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14047:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_12_fu_1887_p2' generates 1 bits.
[2025-10-13 21:24:25,330]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,330] 14047 | assign zext_ln1039_12_fu_1893_p1 = xor_ln1039_12_fu_1887_p2;
[2025-10-13 21:24:25,330]       |                                  ^
[2025-10-13 21:24:25,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14049:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_15_fu_2095_p2' generates 1 bits.
[2025-10-13 21:24:25,330]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,330] 14049 | assign zext_ln1039_13_fu_2101_p1 = xor_ln1039_15_fu_2095_p2;
[2025-10-13 21:24:25,330]       |                                  ^
[2025-10-13 21:24:25,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14051:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_16_fu_2123_p2' generates 1 bits.
[2025-10-13 21:24:25,330]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,330] 14051 | assign zext_ln1039_14_fu_2129_p1 = xor_ln1039_16_fu_2123_p2;
[2025-10-13 21:24:25,330]       |                                  ^
[2025-10-13 21:24:25,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14053:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_17_fu_2151_p2' generates 1 bits.
[2025-10-13 21:24:25,330]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,330] 14053 | assign zext_ln1039_15_fu_2157_p1 = xor_ln1039_17_fu_2151_p2;
[2025-10-13 21:24:25,330]       |                                  ^
[2025-10-13 21:24:25,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14055:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_18_fu_2179_p2' generates 1 bits.
[2025-10-13 21:24:25,330]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,330] 14055 | assign zext_ln1039_16_fu_2185_p1 = xor_ln1039_18_fu_2179_p2;
[2025-10-13 21:24:25,330]       |                                  ^
[2025-10-13 21:24:25,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14057:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_19_fu_2207_p2' generates 1 bits.
[2025-10-13 21:24:25,330]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,330] 14057 | assign zext_ln1039_17_fu_2213_p1 = xor_ln1039_19_fu_2207_p2;
[2025-10-13 21:24:25,330]       |                                  ^
[2025-10-13 21:24:25,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14059:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_20_fu_2235_p2' generates 1 bits.
[2025-10-13 21:24:25,330]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,330] 14059 | assign zext_ln1039_18_fu_2241_p1 = xor_ln1039_20_fu_2235_p2;
[2025-10-13 21:24:25,330]       |                                  ^
[2025-10-13 21:24:25,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14061:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_21_fu_2263_p2' generates 1 bits.
[2025-10-13 21:24:25,330]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,330] 14061 | assign zext_ln1039_19_fu_2269_p1 = xor_ln1039_21_fu_2263_p2;
[2025-10-13 21:24:25,330]       |                                  ^
[2025-10-13 21:24:25,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14063:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_1_fu_1579_p2' generates 1 bits.
[2025-10-13 21:24:25,331]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,331] 14063 | assign zext_ln1039_1_fu_1585_p1 = xor_ln1039_1_fu_1579_p2;
[2025-10-13 21:24:25,331]       |                                 ^
[2025-10-13 21:24:25,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14065:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_22_fu_2291_p2' generates 1 bits.
[2025-10-13 21:24:25,331]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,331] 14065 | assign zext_ln1039_20_fu_2297_p1 = xor_ln1039_22_fu_2291_p2;
[2025-10-13 21:24:25,331]       |                                  ^
[2025-10-13 21:24:25,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14067:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_23_fu_2319_p2' generates 1 bits.
[2025-10-13 21:24:25,331]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,331] 14067 | assign zext_ln1039_21_fu_2325_p1 = xor_ln1039_23_fu_2319_p2;
[2025-10-13 21:24:25,331]       |                                  ^
[2025-10-13 21:24:25,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14069:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_24_fu_2347_p2' generates 1 bits.
[2025-10-13 21:24:25,331]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,331] 14069 | assign zext_ln1039_22_fu_2353_p1 = xor_ln1039_24_fu_2347_p2;
[2025-10-13 21:24:25,331]       |                                  ^
[2025-10-13 21:24:25,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14071:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_25_fu_2375_p2' generates 1 bits.
[2025-10-13 21:24:25,331]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,331] 14071 | assign zext_ln1039_23_fu_2381_p1 = xor_ln1039_25_fu_2375_p2;
[2025-10-13 21:24:25,331]       |                                  ^
[2025-10-13 21:24:25,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14073:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_26_fu_2403_p2' generates 1 bits.
[2025-10-13 21:24:25,331]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,331] 14073 | assign zext_ln1039_24_fu_2409_p1 = xor_ln1039_26_fu_2403_p2;
[2025-10-13 21:24:25,331]       |                                  ^
[2025-10-13 21:24:25,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14075:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_27_fu_2431_p2' generates 1 bits.
[2025-10-13 21:24:25,331]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,331] 14075 | assign zext_ln1039_25_fu_2437_p1 = xor_ln1039_27_fu_2431_p2;
[2025-10-13 21:24:25,331]       |                                  ^
[2025-10-13 21:24:25,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14077:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_30_fu_2639_p2' generates 1 bits.
[2025-10-13 21:24:25,331]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,331] 14077 | assign zext_ln1039_26_fu_2645_p1 = xor_ln1039_30_fu_2639_p2;
[2025-10-13 21:24:25,331]       |                                  ^
[2025-10-13 21:24:25,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14079:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_31_fu_2667_p2' generates 1 bits.
[2025-10-13 21:24:25,331]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,331] 14079 | assign zext_ln1039_27_fu_2673_p1 = xor_ln1039_31_fu_2667_p2;
[2025-10-13 21:24:25,331]       |                                  ^
[2025-10-13 21:24:25,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14081:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_32_fu_2695_p2' generates 1 bits.
[2025-10-13 21:24:25,331]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,331] 14081 | assign zext_ln1039_28_fu_2701_p1 = xor_ln1039_32_fu_2695_p2;
[2025-10-13 21:24:25,331]       |                                  ^
[2025-10-13 21:24:25,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14083:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_33_fu_2723_p2' generates 1 bits.
[2025-10-13 21:24:25,331]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,331] 14083 | assign zext_ln1039_29_fu_2729_p1 = xor_ln1039_33_fu_2723_p2;
[2025-10-13 21:24:25,331]       |                                  ^
[2025-10-13 21:24:25,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14085:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_2_fu_1607_p2' generates 1 bits.
[2025-10-13 21:24:25,331]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,331] 14085 | assign zext_ln1039_2_fu_1613_p1 = xor_ln1039_2_fu_1607_p2;
[2025-10-13 21:24:25,331]       |                                 ^
[2025-10-13 21:24:25,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14087:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_34_fu_2751_p2' generates 1 bits.
[2025-10-13 21:24:25,331]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,331] 14087 | assign zext_ln1039_30_fu_2757_p1 = xor_ln1039_34_fu_2751_p2;
[2025-10-13 21:24:25,331]       |                                  ^
[2025-10-13 21:24:25,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14089:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_35_fu_2779_p2' generates 1 bits.
[2025-10-13 21:24:25,331]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,331] 14089 | assign zext_ln1039_31_fu_2785_p1 = xor_ln1039_35_fu_2779_p2;
[2025-10-13 21:24:25,331]       |                                  ^
[2025-10-13 21:24:25,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14091:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_36_fu_2807_p2' generates 1 bits.
[2025-10-13 21:24:25,331]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,331] 14091 | assign zext_ln1039_32_fu_2813_p1 = xor_ln1039_36_fu_2807_p2;
[2025-10-13 21:24:25,331]       |                                  ^
[2025-10-13 21:24:25,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14093:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_37_fu_2835_p2' generates 1 bits.
[2025-10-13 21:24:25,331]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,331] 14093 | assign zext_ln1039_33_fu_2841_p1 = xor_ln1039_37_fu_2835_p2;
[2025-10-13 21:24:25,331]       |                                  ^
[2025-10-13 21:24:25,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14095:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_38_fu_2863_p2' generates 1 bits.
[2025-10-13 21:24:25,331]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,331] 14095 | assign zext_ln1039_34_fu_2869_p1 = xor_ln1039_38_fu_2863_p2;
[2025-10-13 21:24:25,331]       |                                  ^
[2025-10-13 21:24:25,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14097:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_39_fu_2891_p2' generates 1 bits.
[2025-10-13 21:24:25,331]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,331] 14097 | assign zext_ln1039_35_fu_2897_p1 = xor_ln1039_39_fu_2891_p2;
[2025-10-13 21:24:25,331]       |                                  ^
[2025-10-13 21:24:25,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14099:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_40_fu_2919_p2' generates 1 bits.
[2025-10-13 21:24:25,331]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,331] 14099 | assign zext_ln1039_36_fu_2925_p1 = xor_ln1039_40_fu_2919_p2;
[2025-10-13 21:24:25,331]       |                                  ^
[2025-10-13 21:24:25,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14101:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_41_fu_2947_p2' generates 1 bits.
[2025-10-13 21:24:25,331]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,331] 14101 | assign zext_ln1039_37_fu_2953_p1 = xor_ln1039_41_fu_2947_p2;
[2025-10-13 21:24:25,331]       |                                  ^
[2025-10-13 21:24:25,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14103:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_42_fu_2975_p2' generates 1 bits.
[2025-10-13 21:24:25,331]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,331] 14103 | assign zext_ln1039_38_fu_2981_p1 = xor_ln1039_42_fu_2975_p2;
[2025-10-13 21:24:25,331]       |                                  ^
[2025-10-13 21:24:25,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14105:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_45_fu_3183_p2' generates 1 bits.
[2025-10-13 21:24:25,331]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,331] 14105 | assign zext_ln1039_39_fu_3189_p1 = xor_ln1039_45_fu_3183_p2;
[2025-10-13 21:24:25,331]       |                                  ^
[2025-10-13 21:24:25,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14107:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_3_fu_1635_p2' generates 1 bits.
[2025-10-13 21:24:25,331]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,331] 14107 | assign zext_ln1039_3_fu_1641_p1 = xor_ln1039_3_fu_1635_p2;
[2025-10-13 21:24:25,331]       |                                 ^
[2025-10-13 21:24:25,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14109:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_46_fu_3211_p2' generates 1 bits.
[2025-10-13 21:24:25,331]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,331] 14109 | assign zext_ln1039_40_fu_3217_p1 = xor_ln1039_46_fu_3211_p2;
[2025-10-13 21:24:25,331]       |                                  ^
[2025-10-13 21:24:25,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14111:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_47_fu_3239_p2' generates 1 bits.
[2025-10-13 21:24:25,331]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,331] 14111 | assign zext_ln1039_41_fu_3245_p1 = xor_ln1039_47_fu_3239_p2;
[2025-10-13 21:24:25,331]       |                                  ^
[2025-10-13 21:24:25,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14113:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_48_fu_3267_p2' generates 1 bits.
[2025-10-13 21:24:25,331]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,331] 14113 | assign zext_ln1039_42_fu_3273_p1 = xor_ln1039_48_fu_3267_p2;
[2025-10-13 21:24:25,331]       |                                  ^
[2025-10-13 21:24:25,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14115:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_49_fu_3295_p2' generates 1 bits.
[2025-10-13 21:24:25,331]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,331] 14115 | assign zext_ln1039_43_fu_3301_p1 = xor_ln1039_49_fu_3295_p2;
[2025-10-13 21:24:25,331]       |                                  ^
[2025-10-13 21:24:25,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14117:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_50_fu_3323_p2' generates 1 bits.
[2025-10-13 21:24:25,331]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,331] 14117 | assign zext_ln1039_44_fu_3329_p1 = xor_ln1039_50_fu_3323_p2;
[2025-10-13 21:24:25,331]       |                                  ^
[2025-10-13 21:24:25,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14119:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_51_fu_3351_p2' generates 1 bits.
[2025-10-13 21:24:25,331]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,331] 14119 | assign zext_ln1039_45_fu_3357_p1 = xor_ln1039_51_fu_3351_p2;
[2025-10-13 21:24:25,331]       |                                  ^
[2025-10-13 21:24:25,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14121:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_52_fu_3379_p2' generates 1 bits.
[2025-10-13 21:24:25,331]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,331] 14121 | assign zext_ln1039_46_fu_3385_p1 = xor_ln1039_52_fu_3379_p2;
[2025-10-13 21:24:25,331]       |                                  ^
[2025-10-13 21:24:25,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14123:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_53_fu_3407_p2' generates 1 bits.
[2025-10-13 21:24:25,331]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,331] 14123 | assign zext_ln1039_47_fu_3413_p1 = xor_ln1039_53_fu_3407_p2;
[2025-10-13 21:24:25,331]       |                                  ^
[2025-10-13 21:24:25,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14125:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_54_fu_3435_p2' generates 1 bits.
[2025-10-13 21:24:25,331]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,331] 14125 | assign zext_ln1039_48_fu_3441_p1 = xor_ln1039_54_fu_3435_p2;
[2025-10-13 21:24:25,331]       |                                  ^
[2025-10-13 21:24:25,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14127:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_55_fu_3463_p2' generates 1 bits.
[2025-10-13 21:24:25,331]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,331] 14127 | assign zext_ln1039_49_fu_3469_p1 = xor_ln1039_55_fu_3463_p2;
[2025-10-13 21:24:25,331]       |                                  ^
[2025-10-13 21:24:25,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14129:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_4_fu_1663_p2' generates 1 bits.
[2025-10-13 21:24:25,331]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,331] 14129 | assign zext_ln1039_4_fu_1669_p1 = xor_ln1039_4_fu_1663_p2;
[2025-10-13 21:24:25,331]       |                                 ^
[2025-10-13 21:24:25,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14131:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_56_fu_3491_p2' generates 1 bits.
[2025-10-13 21:24:25,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,332] 14131 | assign zext_ln1039_50_fu_3497_p1 = xor_ln1039_56_fu_3491_p2;
[2025-10-13 21:24:25,332]       |                                  ^
[2025-10-13 21:24:25,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14133:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_57_fu_3519_p2' generates 1 bits.
[2025-10-13 21:24:25,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,332] 14133 | assign zext_ln1039_51_fu_3525_p1 = xor_ln1039_57_fu_3519_p2;
[2025-10-13 21:24:25,332]       |                                  ^
[2025-10-13 21:24:25,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14135:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_60_fu_3727_p2' generates 1 bits.
[2025-10-13 21:24:25,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,332] 14135 | assign zext_ln1039_52_fu_3733_p1 = xor_ln1039_60_fu_3727_p2;
[2025-10-13 21:24:25,332]       |                                  ^
[2025-10-13 21:24:25,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14137:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_61_fu_3755_p2' generates 1 bits.
[2025-10-13 21:24:25,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,332] 14137 | assign zext_ln1039_53_fu_3761_p1 = xor_ln1039_61_fu_3755_p2;
[2025-10-13 21:24:25,332]       |                                  ^
[2025-10-13 21:24:25,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14139:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_62_fu_3783_p2' generates 1 bits.
[2025-10-13 21:24:25,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,332] 14139 | assign zext_ln1039_54_fu_3789_p1 = xor_ln1039_62_fu_3783_p2;
[2025-10-13 21:24:25,332]       |                                  ^
[2025-10-13 21:24:25,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14141:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_63_fu_3811_p2' generates 1 bits.
[2025-10-13 21:24:25,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,332] 14141 | assign zext_ln1039_55_fu_3817_p1 = xor_ln1039_63_fu_3811_p2;
[2025-10-13 21:24:25,332]       |                                  ^
[2025-10-13 21:24:25,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14143:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_64_fu_3839_p2' generates 1 bits.
[2025-10-13 21:24:25,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,332] 14143 | assign zext_ln1039_56_fu_3845_p1 = xor_ln1039_64_fu_3839_p2;
[2025-10-13 21:24:25,332]       |                                  ^
[2025-10-13 21:24:25,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14145:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_65_fu_3867_p2' generates 1 bits.
[2025-10-13 21:24:25,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,332] 14145 | assign zext_ln1039_57_fu_3873_p1 = xor_ln1039_65_fu_3867_p2;
[2025-10-13 21:24:25,332]       |                                  ^
[2025-10-13 21:24:25,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14147:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_66_fu_3895_p2' generates 1 bits.
[2025-10-13 21:24:25,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,332] 14147 | assign zext_ln1039_58_fu_3901_p1 = xor_ln1039_66_fu_3895_p2;
[2025-10-13 21:24:25,332]       |                                  ^
[2025-10-13 21:24:25,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14149:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_67_fu_3923_p2' generates 1 bits.
[2025-10-13 21:24:25,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,332] 14149 | assign zext_ln1039_59_fu_3929_p1 = xor_ln1039_67_fu_3923_p2;
[2025-10-13 21:24:25,332]       |                                  ^
[2025-10-13 21:24:25,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14151:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_5_fu_1691_p2' generates 1 bits.
[2025-10-13 21:24:25,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,332] 14151 | assign zext_ln1039_5_fu_1697_p1 = xor_ln1039_5_fu_1691_p2;
[2025-10-13 21:24:25,332]       |                                 ^
[2025-10-13 21:24:25,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14153:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_68_fu_3951_p2' generates 1 bits.
[2025-10-13 21:24:25,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,332] 14153 | assign zext_ln1039_60_fu_3957_p1 = xor_ln1039_68_fu_3951_p2;
[2025-10-13 21:24:25,332]       |                                  ^
[2025-10-13 21:24:25,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14155:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_69_fu_3979_p2' generates 1 bits.
[2025-10-13 21:24:25,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,332] 14155 | assign zext_ln1039_61_fu_3985_p1 = xor_ln1039_69_fu_3979_p2;
[2025-10-13 21:24:25,332]       |                                  ^
[2025-10-13 21:24:25,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14157:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_70_fu_4007_p2' generates 1 bits.
[2025-10-13 21:24:25,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,332] 14157 | assign zext_ln1039_62_fu_4013_p1 = xor_ln1039_70_fu_4007_p2;
[2025-10-13 21:24:25,332]       |                                  ^
[2025-10-13 21:24:25,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14159:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_71_fu_4035_p2' generates 1 bits.
[2025-10-13 21:24:25,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,332] 14159 | assign zext_ln1039_63_fu_4041_p1 = xor_ln1039_71_fu_4035_p2;
[2025-10-13 21:24:25,332]       |                                  ^
[2025-10-13 21:24:25,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14161:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_72_fu_4063_p2' generates 1 bits.
[2025-10-13 21:24:25,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,332] 14161 | assign zext_ln1039_64_fu_4069_p1 = xor_ln1039_72_fu_4063_p2;
[2025-10-13 21:24:25,332]       |                                  ^
[2025-10-13 21:24:25,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14163:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_75_fu_4271_p2' generates 1 bits.
[2025-10-13 21:24:25,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,332] 14163 | assign zext_ln1039_65_fu_4277_p1 = xor_ln1039_75_fu_4271_p2;
[2025-10-13 21:24:25,332]       |                                  ^
[2025-10-13 21:24:25,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14165:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_76_fu_4299_p2' generates 1 bits.
[2025-10-13 21:24:25,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,332] 14165 | assign zext_ln1039_66_fu_4305_p1 = xor_ln1039_76_fu_4299_p2;
[2025-10-13 21:24:25,332]       |                                  ^
[2025-10-13 21:24:25,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14167:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_77_fu_4327_p2' generates 1 bits.
[2025-10-13 21:24:25,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,332] 14167 | assign zext_ln1039_67_fu_4333_p1 = xor_ln1039_77_fu_4327_p2;
[2025-10-13 21:24:25,332]       |                                  ^
[2025-10-13 21:24:25,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14169:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_78_fu_4355_p2' generates 1 bits.
[2025-10-13 21:24:25,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,332] 14169 | assign zext_ln1039_68_fu_4361_p1 = xor_ln1039_78_fu_4355_p2;
[2025-10-13 21:24:25,332]       |                                  ^
[2025-10-13 21:24:25,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14171:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_79_fu_4383_p2' generates 1 bits.
[2025-10-13 21:24:25,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,332] 14171 | assign zext_ln1039_69_fu_4389_p1 = xor_ln1039_79_fu_4383_p2;
[2025-10-13 21:24:25,332]       |                                  ^
[2025-10-13 21:24:25,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14173:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_6_fu_1719_p2' generates 1 bits.
[2025-10-13 21:24:25,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,332] 14173 | assign zext_ln1039_6_fu_1725_p1 = xor_ln1039_6_fu_1719_p2;
[2025-10-13 21:24:25,332]       |                                 ^
[2025-10-13 21:24:25,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14175:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_80_fu_4411_p2' generates 1 bits.
[2025-10-13 21:24:25,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,332] 14175 | assign zext_ln1039_70_fu_4417_p1 = xor_ln1039_80_fu_4411_p2;
[2025-10-13 21:24:25,332]       |                                  ^
[2025-10-13 21:24:25,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14177:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_81_fu_4439_p2' generates 1 bits.
[2025-10-13 21:24:25,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,332] 14177 | assign zext_ln1039_71_fu_4445_p1 = xor_ln1039_81_fu_4439_p2;
[2025-10-13 21:24:25,332]       |                                  ^
[2025-10-13 21:24:25,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14179:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_82_fu_4467_p2' generates 1 bits.
[2025-10-13 21:24:25,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,332] 14179 | assign zext_ln1039_72_fu_4473_p1 = xor_ln1039_82_fu_4467_p2;
[2025-10-13 21:24:25,332]       |                                  ^
[2025-10-13 21:24:25,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14181:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_83_fu_4495_p2' generates 1 bits.
[2025-10-13 21:24:25,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,332] 14181 | assign zext_ln1039_73_fu_4501_p1 = xor_ln1039_83_fu_4495_p2;
[2025-10-13 21:24:25,332]       |                                  ^
[2025-10-13 21:24:25,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14183:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_84_fu_4523_p2' generates 1 bits.
[2025-10-13 21:24:25,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,332] 14183 | assign zext_ln1039_74_fu_4529_p1 = xor_ln1039_84_fu_4523_p2;
[2025-10-13 21:24:25,332]       |                                  ^
[2025-10-13 21:24:25,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14185:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_85_fu_4551_p2' generates 1 bits.
[2025-10-13 21:24:25,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,332] 14185 | assign zext_ln1039_75_fu_4557_p1 = xor_ln1039_85_fu_4551_p2;
[2025-10-13 21:24:25,332]       |                                  ^
[2025-10-13 21:24:25,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14187:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_86_fu_4579_p2' generates 1 bits.
[2025-10-13 21:24:25,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,332] 14187 | assign zext_ln1039_76_fu_4585_p1 = xor_ln1039_86_fu_4579_p2;
[2025-10-13 21:24:25,332]       |                                  ^
[2025-10-13 21:24:25,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14189:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_87_fu_4607_p2' generates 1 bits.
[2025-10-13 21:24:25,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,332] 14189 | assign zext_ln1039_77_fu_4613_p1 = xor_ln1039_87_fu_4607_p2;
[2025-10-13 21:24:25,332]       |                                  ^
[2025-10-13 21:24:25,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14191:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_90_fu_4815_p2' generates 1 bits.
[2025-10-13 21:24:25,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,332] 14191 | assign zext_ln1039_78_fu_4821_p1 = xor_ln1039_90_fu_4815_p2;
[2025-10-13 21:24:25,332]       |                                  ^
[2025-10-13 21:24:25,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14193:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_91_fu_4843_p2' generates 1 bits.
[2025-10-13 21:24:25,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,332] 14193 | assign zext_ln1039_79_fu_4849_p1 = xor_ln1039_91_fu_4843_p2;
[2025-10-13 21:24:25,332]       |                                  ^
[2025-10-13 21:24:25,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14195:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_7_fu_1747_p2' generates 1 bits.
[2025-10-13 21:24:25,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,332] 14195 | assign zext_ln1039_7_fu_1753_p1 = xor_ln1039_7_fu_1747_p2;
[2025-10-13 21:24:25,332]       |                                 ^
[2025-10-13 21:24:25,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14197:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_92_fu_4871_p2' generates 1 bits.
[2025-10-13 21:24:25,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,333] 14197 | assign zext_ln1039_80_fu_4877_p1 = xor_ln1039_92_fu_4871_p2;
[2025-10-13 21:24:25,333]       |                                  ^
[2025-10-13 21:24:25,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14199:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_93_fu_4899_p2' generates 1 bits.
[2025-10-13 21:24:25,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,333] 14199 | assign zext_ln1039_81_fu_4905_p1 = xor_ln1039_93_fu_4899_p2;
[2025-10-13 21:24:25,333]       |                                  ^
[2025-10-13 21:24:25,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14201:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_94_fu_4927_p2' generates 1 bits.
[2025-10-13 21:24:25,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,333] 14201 | assign zext_ln1039_82_fu_4933_p1 = xor_ln1039_94_fu_4927_p2;
[2025-10-13 21:24:25,333]       |                                  ^
[2025-10-13 21:24:25,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14203:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_95_fu_4955_p2' generates 1 bits.
[2025-10-13 21:24:25,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,333] 14203 | assign zext_ln1039_83_fu_4961_p1 = xor_ln1039_95_fu_4955_p2;
[2025-10-13 21:24:25,333]       |                                  ^
[2025-10-13 21:24:25,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14205:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_96_fu_4983_p2' generates 1 bits.
[2025-10-13 21:24:25,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,333] 14205 | assign zext_ln1039_84_fu_4989_p1 = xor_ln1039_96_fu_4983_p2;
[2025-10-13 21:24:25,333]       |                                  ^
[2025-10-13 21:24:25,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14207:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_97_fu_5011_p2' generates 1 bits.
[2025-10-13 21:24:25,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,333] 14207 | assign zext_ln1039_85_fu_5017_p1 = xor_ln1039_97_fu_5011_p2;
[2025-10-13 21:24:25,333]       |                                  ^
[2025-10-13 21:24:25,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14209:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_98_fu_5039_p2' generates 1 bits.
[2025-10-13 21:24:25,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,333] 14209 | assign zext_ln1039_86_fu_5045_p1 = xor_ln1039_98_fu_5039_p2;
[2025-10-13 21:24:25,333]       |                                  ^
[2025-10-13 21:24:25,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14211:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_99_fu_5067_p2' generates 1 bits.
[2025-10-13 21:24:25,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,333] 14211 | assign zext_ln1039_87_fu_5073_p1 = xor_ln1039_99_fu_5067_p2;
[2025-10-13 21:24:25,333]       |                                  ^
[2025-10-13 21:24:25,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14213:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_100_fu_5095_p2' generates 1 bits.
[2025-10-13 21:24:25,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,333] 14213 | assign zext_ln1039_88_fu_5101_p1 = xor_ln1039_100_fu_5095_p2;
[2025-10-13 21:24:25,333]       |                                  ^
[2025-10-13 21:24:25,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14215:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_101_fu_5123_p2' generates 1 bits.
[2025-10-13 21:24:25,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,333] 14215 | assign zext_ln1039_89_fu_5129_p1 = xor_ln1039_101_fu_5123_p2;
[2025-10-13 21:24:25,333]       |                                  ^
[2025-10-13 21:24:25,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14217:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_8_fu_1775_p2' generates 1 bits.
[2025-10-13 21:24:25,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,333] 14217 | assign zext_ln1039_8_fu_1781_p1 = xor_ln1039_8_fu_1775_p2;
[2025-10-13 21:24:25,333]       |                                 ^
[2025-10-13 21:24:25,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14219:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_102_fu_5151_p2' generates 1 bits.
[2025-10-13 21:24:25,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,333] 14219 | assign zext_ln1039_90_fu_5157_p1 = xor_ln1039_102_fu_5151_p2;
[2025-10-13 21:24:25,333]       |                                  ^
[2025-10-13 21:24:25,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14221:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_105_fu_5359_p2' generates 1 bits.
[2025-10-13 21:24:25,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,333] 14221 | assign zext_ln1039_91_fu_5365_p1 = xor_ln1039_105_fu_5359_p2;
[2025-10-13 21:24:25,333]       |                                  ^
[2025-10-13 21:24:25,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14223:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_106_fu_5387_p2' generates 1 bits.
[2025-10-13 21:24:25,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,333] 14223 | assign zext_ln1039_92_fu_5393_p1 = xor_ln1039_106_fu_5387_p2;
[2025-10-13 21:24:25,333]       |                                  ^
[2025-10-13 21:24:25,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14225:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_107_fu_5415_p2' generates 1 bits.
[2025-10-13 21:24:25,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,333] 14225 | assign zext_ln1039_93_fu_5421_p1 = xor_ln1039_107_fu_5415_p2;
[2025-10-13 21:24:25,333]       |                                  ^
[2025-10-13 21:24:25,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14227:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_108_fu_5443_p2' generates 1 bits.
[2025-10-13 21:24:25,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,333] 14227 | assign zext_ln1039_94_fu_5449_p1 = xor_ln1039_108_fu_5443_p2;
[2025-10-13 21:24:25,333]       |                                  ^
[2025-10-13 21:24:25,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14229:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_109_fu_5471_p2' generates 1 bits.
[2025-10-13 21:24:25,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,333] 14229 | assign zext_ln1039_95_fu_5477_p1 = xor_ln1039_109_fu_5471_p2;
[2025-10-13 21:24:25,333]       |                                  ^
[2025-10-13 21:24:25,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14231:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_110_fu_5499_p2' generates 1 bits.
[2025-10-13 21:24:25,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,333] 14231 | assign zext_ln1039_96_fu_5505_p1 = xor_ln1039_110_fu_5499_p2;
[2025-10-13 21:24:25,333]       |                                  ^
[2025-10-13 21:24:25,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14233:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_111_fu_5527_p2' generates 1 bits.
[2025-10-13 21:24:25,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,333] 14233 | assign zext_ln1039_97_fu_5533_p1 = xor_ln1039_111_fu_5527_p2;
[2025-10-13 21:24:25,333]       |                                  ^
[2025-10-13 21:24:25,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14235:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_112_fu_5555_p2' generates 1 bits.
[2025-10-13 21:24:25,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,333] 14235 | assign zext_ln1039_98_fu_5561_p1 = xor_ln1039_112_fu_5555_p2;
[2025-10-13 21:24:25,333]       |                                  ^
[2025-10-13 21:24:25,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14237:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_113_fu_5583_p2' generates 1 bits.
[2025-10-13 21:24:25,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,333] 14237 | assign zext_ln1039_99_fu_5589_p1 = xor_ln1039_113_fu_5583_p2;
[2025-10-13 21:24:25,333]       |                                  ^
[2025-10-13 21:24:25,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14239:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_9_fu_1803_p2' generates 1 bits.
[2025-10-13 21:24:25,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,333] 14239 | assign zext_ln1039_9_fu_1809_p1 = xor_ln1039_9_fu_1803_p2;
[2025-10-13 21:24:25,333]       |                                 ^
[2025-10-13 21:24:25,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14241:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_fu_1551_p2' generates 1 bits.
[2025-10-13 21:24:25,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,333] 14241 | assign zext_ln1039_fu_1557_p1 = xor_ln1039_fu_1551_p2;
[2025-10-13 21:24:25,333]       |                               ^
[2025-10-13 21:24:25,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14243:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_2_fu_2067_p2' generates 1 bits.
[2025-10-13 21:24:25,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,333] 14243 | assign zext_ln215_1_fu_2073_p1 = result_V_2_fu_2067_p2;
[2025-10-13 21:24:25,333]       |                                ^
[2025-10-13 21:24:25,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14245:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_4_fu_2611_p2' generates 1 bits.
[2025-10-13 21:24:25,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,333] 14245 | assign zext_ln215_2_fu_2617_p1 = result_V_4_fu_2611_p2;
[2025-10-13 21:24:25,333]       |                                ^
[2025-10-13 21:24:25,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14247:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_6_fu_3155_p2' generates 1 bits.
[2025-10-13 21:24:25,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,333] 14247 | assign zext_ln215_3_fu_3161_p1 = result_V_6_fu_3155_p2;
[2025-10-13 21:24:25,333]       |                                ^
[2025-10-13 21:24:25,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14249:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_8_fu_3699_p2' generates 1 bits.
[2025-10-13 21:24:25,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,333] 14249 | assign zext_ln215_4_fu_3705_p1 = result_V_8_fu_3699_p2;
[2025-10-13 21:24:25,333]       |                                ^
[2025-10-13 21:24:25,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14251:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_10_fu_4243_p2' generates 1 bits.
[2025-10-13 21:24:25,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,333] 14251 | assign zext_ln215_5_fu_4249_p1 = result_V_10_fu_4243_p2;
[2025-10-13 21:24:25,333]       |                                ^
[2025-10-13 21:24:25,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14253:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_12_fu_4787_p2' generates 1 bits.
[2025-10-13 21:24:25,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,333] 14253 | assign zext_ln215_6_fu_4793_p1 = result_V_12_fu_4787_p2;
[2025-10-13 21:24:25,333]       |                                ^
[2025-10-13 21:24:25,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14255:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_14_fu_5331_p2' generates 1 bits.
[2025-10-13 21:24:25,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,333] 14255 | assign zext_ln215_7_fu_5337_p1 = result_V_14_fu_5331_p2;
[2025-10-13 21:24:25,333]       |                                ^
[2025-10-13 21:24:25,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14257:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_fu_1523_p2' generates 1 bits.
[2025-10-13 21:24:25,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,333] 14257 | assign zext_ln215_fu_1529_p1 = result_V_fu_1523_p2;
[2025-10-13 21:24:25,333]       |                              ^
[2025-10-13 21:24:25,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14259:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_27_fu_2027_p2' generates 3 bits.
[2025-10-13 21:24:25,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,333] 14259 | assign zext_ln840_10_fu_2033_p1 = add_ln840_27_fu_2027_p2;
[2025-10-13 21:24:25,333]       |                                 ^
[2025-10-13 21:24:25,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14261:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_28_fu_2459_p2' generates 1 bits.
[2025-10-13 21:24:25,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,333] 14261 | assign zext_ln840_11_fu_2465_p1 = xor_ln1039_28_fu_2459_p2;
[2025-10-13 21:24:25,333]       |                                 ^
[2025-10-13 21:24:25,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14263:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_31_fu_2475_p2' generates 2 bits.
[2025-10-13 21:24:25,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,333] 14263 | assign zext_ln840_12_fu_2481_p1 = add_ln840_31_fu_2475_p2;
[2025-10-13 21:24:25,333]       |                                 ^
[2025-10-13 21:24:25,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14265:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_32_fu_2485_p2' generates 2 bits.
[2025-10-13 21:24:25,334]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,334] 14265 | assign zext_ln840_13_fu_2491_p1 = add_ln840_32_fu_2485_p2;
[2025-10-13 21:24:25,334]       |                                 ^
[2025-10-13 21:24:25,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14267:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_33_fu_2495_p2' generates 2 bits.
[2025-10-13 21:24:25,334]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,334] 14267 | assign zext_ln840_14_fu_2501_p1 = add_ln840_33_fu_2495_p2;
[2025-10-13 21:24:25,334]       |                                 ^
[2025-10-13 21:24:25,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14269:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_35_fu_2511_p2' generates 3 bits.
[2025-10-13 21:24:25,334]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,334] 14269 | assign zext_ln840_15_fu_2517_p1 = add_ln840_35_fu_2511_p2;
[2025-10-13 21:24:25,334]       |                                 ^
[2025-10-13 21:24:25,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14271:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_36_fu_2521_p2' generates 2 bits.
[2025-10-13 21:24:25,334]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,334] 14271 | assign zext_ln840_16_fu_2527_p1 = add_ln840_36_fu_2521_p2;
[2025-10-13 21:24:25,334]       |                                 ^
[2025-10-13 21:24:25,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14273:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_37_fu_2531_p2' generates 2 bits.
[2025-10-13 21:24:25,334]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,334] 14273 | assign zext_ln840_17_fu_2537_p1 = add_ln840_37_fu_2531_p2;
[2025-10-13 21:24:25,334]       |                                 ^
[2025-10-13 21:24:25,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14275:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_38_fu_2541_p2' generates 3 bits.
[2025-10-13 21:24:25,334]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,334] 14275 | assign zext_ln840_18_fu_2547_p1 = add_ln840_38_fu_2541_p2;
[2025-10-13 21:24:25,334]       |                                 ^
[2025-10-13 21:24:25,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14277:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_39_fu_2551_p2' generates 2 bits.
[2025-10-13 21:24:25,334]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,334] 14277 | assign zext_ln840_19_fu_2557_p1 = add_ln840_39_fu_2551_p2;
[2025-10-13 21:24:25,334]       |                                 ^
[2025-10-13 21:24:25,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14279:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_17_fu_1931_p2' generates 2 bits.
[2025-10-13 21:24:25,334]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,334] 14279 | assign zext_ln840_1_fu_1937_p1 = add_ln840_17_fu_1931_p2;
[2025-10-13 21:24:25,334]       |                                ^
[2025-10-13 21:24:25,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14281:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_40_fu_2561_p2' generates 2 bits.
[2025-10-13 21:24:25,334]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,334] 14281 | assign zext_ln840_20_fu_2567_p1 = add_ln840_40_fu_2561_p2;
[2025-10-13 21:24:25,334]       |                                 ^
[2025-10-13 21:24:25,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14283:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_41_fu_2571_p2' generates 3 bits.
[2025-10-13 21:24:25,334]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,334] 14283 | assign zext_ln840_21_fu_2577_p1 = add_ln840_41_fu_2571_p2;
[2025-10-13 21:24:25,334]       |                                 ^
[2025-10-13 21:24:25,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14285:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_43_fu_3003_p2' generates 1 bits.
[2025-10-13 21:24:25,334]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,334] 14285 | assign zext_ln840_22_fu_3009_p1 = xor_ln1039_43_fu_3003_p2;
[2025-10-13 21:24:25,334]       |                                 ^
[2025-10-13 21:24:25,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14287:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_45_fu_3019_p2' generates 2 bits.
[2025-10-13 21:24:25,334]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,334] 14287 | assign zext_ln840_23_fu_3025_p1 = add_ln840_45_fu_3019_p2;
[2025-10-13 21:24:25,334]       |                                 ^
[2025-10-13 21:24:25,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14289:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_46_fu_3029_p2' generates 2 bits.
[2025-10-13 21:24:25,334]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,334] 14289 | assign zext_ln840_24_fu_3035_p1 = add_ln840_46_fu_3029_p2;
[2025-10-13 21:24:25,334]       |                                 ^
[2025-10-13 21:24:25,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14291:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_47_fu_3039_p2' generates 2 bits.
[2025-10-13 21:24:25,334]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,334] 14291 | assign zext_ln840_25_fu_3045_p1 = add_ln840_47_fu_3039_p2;
[2025-10-13 21:24:25,334]       |                                 ^
[2025-10-13 21:24:25,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14293:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_49_fu_3055_p2' generates 3 bits.
[2025-10-13 21:24:25,334]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,334] 14293 | assign zext_ln840_26_fu_3061_p1 = add_ln840_49_fu_3055_p2;
[2025-10-13 21:24:25,334]       |                                 ^
[2025-10-13 21:24:25,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14295:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_50_fu_3065_p2' generates 2 bits.
[2025-10-13 21:24:25,334]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,334] 14295 | assign zext_ln840_27_fu_3071_p1 = add_ln840_50_fu_3065_p2;
[2025-10-13 21:24:25,334]       |                                 ^
[2025-10-13 21:24:25,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14297:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_51_fu_3075_p2' generates 2 bits.
[2025-10-13 21:24:25,334]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,334] 14297 | assign zext_ln840_28_fu_3081_p1 = add_ln840_51_fu_3075_p2;
[2025-10-13 21:24:25,334]       |                                 ^
[2025-10-13 21:24:25,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14299:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_52_fu_3085_p2' generates 3 bits.
[2025-10-13 21:24:25,334]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,334] 14299 | assign zext_ln840_29_fu_3091_p1 = add_ln840_52_fu_3085_p2;
[2025-10-13 21:24:25,334]       |                                 ^
[2025-10-13 21:24:25,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14301:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_18_fu_1941_p2' generates 2 bits.
[2025-10-13 21:24:25,334]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,334] 14301 | assign zext_ln840_2_fu_1947_p1 = add_ln840_18_fu_1941_p2;
[2025-10-13 21:24:25,334]       |                                ^
[2025-10-13 21:24:25,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14303:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_53_fu_3095_p2' generates 2 bits.
[2025-10-13 21:24:25,334]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,334] 14303 | assign zext_ln840_30_fu_3101_p1 = add_ln840_53_fu_3095_p2;
[2025-10-13 21:24:25,334]       |                                 ^
[2025-10-13 21:24:25,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14305:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_54_fu_3105_p2' generates 2 bits.
[2025-10-13 21:24:25,334]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,334] 14305 | assign zext_ln840_31_fu_3111_p1 = add_ln840_54_fu_3105_p2;
[2025-10-13 21:24:25,334]       |                                 ^
[2025-10-13 21:24:25,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14307:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_55_fu_3115_p2' generates 3 bits.
[2025-10-13 21:24:25,334]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,334] 14307 | assign zext_ln840_32_fu_3121_p1 = add_ln840_55_fu_3115_p2;
[2025-10-13 21:24:25,334]       |                                 ^
[2025-10-13 21:24:25,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14309:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_58_fu_3547_p2' generates 1 bits.
[2025-10-13 21:24:25,334]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,334] 14309 | assign zext_ln840_33_fu_3553_p1 = xor_ln1039_58_fu_3547_p2;
[2025-10-13 21:24:25,334]       |                                 ^
[2025-10-13 21:24:25,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14311:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_59_fu_3563_p2' generates 2 bits.
[2025-10-13 21:24:25,334]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,334] 14311 | assign zext_ln840_34_fu_3569_p1 = add_ln840_59_fu_3563_p2;
[2025-10-13 21:24:25,334]       |                                 ^
[2025-10-13 21:24:25,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14313:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_60_fu_3573_p2' generates 2 bits.
[2025-10-13 21:24:25,334]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,334] 14313 | assign zext_ln840_35_fu_3579_p1 = add_ln840_60_fu_3573_p2;
[2025-10-13 21:24:25,334]       |                                 ^
[2025-10-13 21:24:25,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14315:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_61_fu_3583_p2' generates 2 bits.
[2025-10-13 21:24:25,334]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,334] 14315 | assign zext_ln840_36_fu_3589_p1 = add_ln840_61_fu_3583_p2;
[2025-10-13 21:24:25,334]       |                                 ^
[2025-10-13 21:24:25,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14317:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_63_fu_3599_p2' generates 3 bits.
[2025-10-13 21:24:25,334]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,334] 14317 | assign zext_ln840_37_fu_3605_p1 = add_ln840_63_fu_3599_p2;
[2025-10-13 21:24:25,334]       |                                 ^
[2025-10-13 21:24:25,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14319:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_64_fu_3609_p2' generates 2 bits.
[2025-10-13 21:24:25,334]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,334] 14319 | assign zext_ln840_38_fu_3615_p1 = add_ln840_64_fu_3609_p2;
[2025-10-13 21:24:25,334]       |                                 ^
[2025-10-13 21:24:25,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14321:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_65_fu_3619_p2' generates 2 bits.
[2025-10-13 21:24:25,334]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,334] 14321 | assign zext_ln840_39_fu_3625_p1 = add_ln840_65_fu_3619_p2;
[2025-10-13 21:24:25,334]       |                                 ^
[2025-10-13 21:24:25,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14323:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_19_fu_1951_p2' generates 2 bits.
[2025-10-13 21:24:25,334]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,334] 14323 | assign zext_ln840_3_fu_1957_p1 = add_ln840_19_fu_1951_p2;
[2025-10-13 21:24:25,334]       |                                ^
[2025-10-13 21:24:25,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14325:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_66_fu_3629_p2' generates 3 bits.
[2025-10-13 21:24:25,334]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,334] 14325 | assign zext_ln840_40_fu_3635_p1 = add_ln840_66_fu_3629_p2;
[2025-10-13 21:24:25,334]       |                                 ^
[2025-10-13 21:24:25,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14327:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_67_fu_3639_p2' generates 2 bits.
[2025-10-13 21:24:25,334]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,334] 14327 | assign zext_ln840_41_fu_3645_p1 = add_ln840_67_fu_3639_p2;
[2025-10-13 21:24:25,335]       |                                 ^
[2025-10-13 21:24:25,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14329:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_68_fu_3649_p2' generates 2 bits.
[2025-10-13 21:24:25,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,335] 14329 | assign zext_ln840_42_fu_3655_p1 = add_ln840_68_fu_3649_p2;
[2025-10-13 21:24:25,335]       |                                 ^
[2025-10-13 21:24:25,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14331:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_69_fu_3659_p2' generates 3 bits.
[2025-10-13 21:24:25,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,335] 14331 | assign zext_ln840_43_fu_3665_p1 = add_ln840_69_fu_3659_p2;
[2025-10-13 21:24:25,335]       |                                 ^
[2025-10-13 21:24:25,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14333:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_73_fu_4091_p2' generates 1 bits.
[2025-10-13 21:24:25,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,335] 14333 | assign zext_ln840_44_fu_4097_p1 = xor_ln1039_73_fu_4091_p2;
[2025-10-13 21:24:25,335]       |                                 ^
[2025-10-13 21:24:25,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14335:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_73_fu_4107_p2' generates 2 bits.
[2025-10-13 21:24:25,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,335] 14335 | assign zext_ln840_45_fu_4113_p1 = add_ln840_73_fu_4107_p2;
[2025-10-13 21:24:25,335]       |                                 ^
[2025-10-13 21:24:25,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14337:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_74_fu_4117_p2' generates 2 bits.
[2025-10-13 21:24:25,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,335] 14337 | assign zext_ln840_46_fu_4123_p1 = add_ln840_74_fu_4117_p2;
[2025-10-13 21:24:25,335]       |                                 ^
[2025-10-13 21:24:25,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14339:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_75_fu_4127_p2' generates 2 bits.
[2025-10-13 21:24:25,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,335] 14339 | assign zext_ln840_47_fu_4133_p1 = add_ln840_75_fu_4127_p2;
[2025-10-13 21:24:25,335]       |                                 ^
[2025-10-13 21:24:25,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14341:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_77_fu_4143_p2' generates 3 bits.
[2025-10-13 21:24:25,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,335] 14341 | assign zext_ln840_48_fu_4149_p1 = add_ln840_77_fu_4143_p2;
[2025-10-13 21:24:25,335]       |                                 ^
[2025-10-13 21:24:25,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14343:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_78_fu_4153_p2' generates 2 bits.
[2025-10-13 21:24:25,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,335] 14343 | assign zext_ln840_49_fu_4159_p1 = add_ln840_78_fu_4153_p2;
[2025-10-13 21:24:25,335]       |                                 ^
[2025-10-13 21:24:25,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14345:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_21_fu_1967_p2' generates 3 bits.
[2025-10-13 21:24:25,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,335] 14345 | assign zext_ln840_4_fu_1973_p1 = add_ln840_21_fu_1967_p2;
[2025-10-13 21:24:25,335]       |                                ^
[2025-10-13 21:24:25,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14347:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_79_fu_4163_p2' generates 2 bits.
[2025-10-13 21:24:25,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,335] 14347 | assign zext_ln840_50_fu_4169_p1 = add_ln840_79_fu_4163_p2;
[2025-10-13 21:24:25,335]       |                                 ^
[2025-10-13 21:24:25,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14349:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_80_fu_4173_p2' generates 3 bits.
[2025-10-13 21:24:25,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,335] 14349 | assign zext_ln840_51_fu_4179_p1 = add_ln840_80_fu_4173_p2;
[2025-10-13 21:24:25,335]       |                                 ^
[2025-10-13 21:24:25,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14351:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_81_fu_4183_p2' generates 2 bits.
[2025-10-13 21:24:25,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,335] 14351 | assign zext_ln840_52_fu_4189_p1 = add_ln840_81_fu_4183_p2;
[2025-10-13 21:24:25,335]       |                                 ^
[2025-10-13 21:24:25,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14353:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_82_fu_4193_p2' generates 2 bits.
[2025-10-13 21:24:25,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,335] 14353 | assign zext_ln840_53_fu_4199_p1 = add_ln840_82_fu_4193_p2;
[2025-10-13 21:24:25,335]       |                                 ^
[2025-10-13 21:24:25,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14355:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_83_fu_4203_p2' generates 3 bits.
[2025-10-13 21:24:25,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,335] 14355 | assign zext_ln840_54_fu_4209_p1 = add_ln840_83_fu_4203_p2;
[2025-10-13 21:24:25,335]       |                                 ^
[2025-10-13 21:24:25,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14357:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_88_fu_4635_p2' generates 1 bits.
[2025-10-13 21:24:25,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,335] 14357 | assign zext_ln840_55_fu_4641_p1 = xor_ln1039_88_fu_4635_p2;
[2025-10-13 21:24:25,335]       |                                 ^
[2025-10-13 21:24:25,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14359:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_87_fu_4651_p2' generates 2 bits.
[2025-10-13 21:24:25,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,335] 14359 | assign zext_ln840_56_fu_4657_p1 = add_ln840_87_fu_4651_p2;
[2025-10-13 21:24:25,335]       |                                 ^
[2025-10-13 21:24:25,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14361:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_88_fu_4661_p2' generates 2 bits.
[2025-10-13 21:24:25,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,335] 14361 | assign zext_ln840_57_fu_4667_p1 = add_ln840_88_fu_4661_p2;
[2025-10-13 21:24:25,335]       |                                 ^
[2025-10-13 21:24:25,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14363:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_89_fu_4671_p2' generates 2 bits.
[2025-10-13 21:24:25,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,335] 14363 | assign zext_ln840_58_fu_4677_p1 = add_ln840_89_fu_4671_p2;
[2025-10-13 21:24:25,335]       |                                 ^
[2025-10-13 21:24:25,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14365:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_91_fu_4687_p2' generates 3 bits.
[2025-10-13 21:24:25,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,335] 14365 | assign zext_ln840_59_fu_4693_p1 = add_ln840_91_fu_4687_p2;
[2025-10-13 21:24:25,335]       |                                 ^
[2025-10-13 21:24:25,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14367:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_22_fu_1977_p2' generates 2 bits.
[2025-10-13 21:24:25,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,335] 14367 | assign zext_ln840_5_fu_1983_p1 = add_ln840_22_fu_1977_p2;
[2025-10-13 21:24:25,335]       |                                ^
[2025-10-13 21:24:25,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14369:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_92_fu_4697_p2' generates 2 bits.
[2025-10-13 21:24:25,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,335] 14369 | assign zext_ln840_60_fu_4703_p1 = add_ln840_92_fu_4697_p2;
[2025-10-13 21:24:25,335]       |                                 ^
[2025-10-13 21:24:25,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14371:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_93_fu_4707_p2' generates 2 bits.
[2025-10-13 21:24:25,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,335] 14371 | assign zext_ln840_61_fu_4713_p1 = add_ln840_93_fu_4707_p2;
[2025-10-13 21:24:25,335]       |                                 ^
[2025-10-13 21:24:25,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14373:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_94_fu_4717_p2' generates 3 bits.
[2025-10-13 21:24:25,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,335] 14373 | assign zext_ln840_62_fu_4723_p1 = add_ln840_94_fu_4717_p2;
[2025-10-13 21:24:25,335]       |                                 ^
[2025-10-13 21:24:25,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14375:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_95_fu_4727_p2' generates 2 bits.
[2025-10-13 21:24:25,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,335] 14375 | assign zext_ln840_63_fu_4733_p1 = add_ln840_95_fu_4727_p2;
[2025-10-13 21:24:25,335]       |                                 ^
[2025-10-13 21:24:25,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14377:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_96_fu_4737_p2' generates 2 bits.
[2025-10-13 21:24:25,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,335] 14377 | assign zext_ln840_64_fu_4743_p1 = add_ln840_96_fu_4737_p2;
[2025-10-13 21:24:25,335]       |                                 ^
[2025-10-13 21:24:25,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14379:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_97_fu_4747_p2' generates 3 bits.
[2025-10-13 21:24:25,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,335] 14379 | assign zext_ln840_65_fu_4753_p1 = add_ln840_97_fu_4747_p2;
[2025-10-13 21:24:25,335]       |                                 ^
[2025-10-13 21:24:25,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14381:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_103_fu_5179_p2' generates 1 bits.
[2025-10-13 21:24:25,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,335] 14381 | assign zext_ln840_66_fu_5185_p1 = xor_ln1039_103_fu_5179_p2;
[2025-10-13 21:24:25,335]       |                                 ^
[2025-10-13 21:24:25,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14383:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_101_fu_5195_p2' generates 2 bits.
[2025-10-13 21:24:25,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,335] 14383 | assign zext_ln840_67_fu_5201_p1 = add_ln840_101_fu_5195_p2;
[2025-10-13 21:24:25,335]       |                                 ^
[2025-10-13 21:24:25,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14385:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_102_fu_5205_p2' generates 2 bits.
[2025-10-13 21:24:25,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,335] 14385 | assign zext_ln840_68_fu_5211_p1 = add_ln840_102_fu_5205_p2;
[2025-10-13 21:24:25,335]       |                                 ^
[2025-10-13 21:24:25,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14387:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_103_fu_5215_p2' generates 2 bits.
[2025-10-13 21:24:25,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,335] 14387 | assign zext_ln840_69_fu_5221_p1 = add_ln840_103_fu_5215_p2;
[2025-10-13 21:24:25,335]       |                                 ^
[2025-10-13 21:24:25,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14389:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_23_fu_1987_p2' generates 2 bits.
[2025-10-13 21:24:25,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,335] 14389 | assign zext_ln840_6_fu_1993_p1 = add_ln840_23_fu_1987_p2;
[2025-10-13 21:24:25,336]       |                                ^
[2025-10-13 21:24:25,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14391:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_105_fu_5231_p2' generates 3 bits.
[2025-10-13 21:24:25,336]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,336] 14391 | assign zext_ln840_70_fu_5237_p1 = add_ln840_105_fu_5231_p2;
[2025-10-13 21:24:25,336]       |                                 ^
[2025-10-13 21:24:25,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14393:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_106_fu_5241_p2' generates 2 bits.
[2025-10-13 21:24:25,336]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,336] 14393 | assign zext_ln840_71_fu_5247_p1 = add_ln840_106_fu_5241_p2;
[2025-10-13 21:24:25,336]       |                                 ^
[2025-10-13 21:24:25,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14395:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_107_fu_5251_p2' generates 2 bits.
[2025-10-13 21:24:25,336]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,336] 14395 | assign zext_ln840_72_fu_5257_p1 = add_ln840_107_fu_5251_p2;
[2025-10-13 21:24:25,336]       |                                 ^
[2025-10-13 21:24:25,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14397:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_108_fu_5261_p2' generates 3 bits.
[2025-10-13 21:24:25,336]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,336] 14397 | assign zext_ln840_73_fu_5267_p1 = add_ln840_108_fu_5261_p2;
[2025-10-13 21:24:25,336]       |                                 ^
[2025-10-13 21:24:25,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14399:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_109_fu_5271_p2' generates 2 bits.
[2025-10-13 21:24:25,336]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,336] 14399 | assign zext_ln840_74_fu_5277_p1 = add_ln840_109_fu_5271_p2;
[2025-10-13 21:24:25,336]       |                                 ^
[2025-10-13 21:24:25,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14401:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_110_fu_5281_p2' generates 2 bits.
[2025-10-13 21:24:25,336]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,336] 14401 | assign zext_ln840_75_fu_5287_p1 = add_ln840_110_fu_5281_p2;
[2025-10-13 21:24:25,336]       |                                 ^
[2025-10-13 21:24:25,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14403:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_111_fu_5291_p2' generates 3 bits.
[2025-10-13 21:24:25,336]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,336] 14403 | assign zext_ln840_76_fu_5297_p1 = add_ln840_111_fu_5291_p2;
[2025-10-13 21:24:25,336]       |                                 ^
[2025-10-13 21:24:25,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14405:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_118_fu_5723_p2' generates 1 bits.
[2025-10-13 21:24:25,336]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,336] 14405 | assign zext_ln840_77_fu_5729_p1 = xor_ln1039_118_fu_5723_p2;
[2025-10-13 21:24:25,336]       |                                 ^
[2025-10-13 21:24:25,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14407:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_115_fu_5739_p2' generates 2 bits.
[2025-10-13 21:24:25,336]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,336] 14407 | assign zext_ln840_78_fu_5745_p1 = add_ln840_115_fu_5739_p2;
[2025-10-13 21:24:25,336]       |                                 ^
[2025-10-13 21:24:25,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14409:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_116_fu_5749_p2' generates 2 bits.
[2025-10-13 21:24:25,336]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,336] 14409 | assign zext_ln840_79_fu_5755_p1 = add_ln840_116_fu_5749_p2;
[2025-10-13 21:24:25,336]       |                                 ^
[2025-10-13 21:24:25,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14411:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_24_fu_1997_p2' generates 3 bits.
[2025-10-13 21:24:25,336]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,336] 14411 | assign zext_ln840_7_fu_2003_p1 = add_ln840_24_fu_1997_p2;
[2025-10-13 21:24:25,336]       |                                ^
[2025-10-13 21:24:25,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14413:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_117_fu_5759_p2' generates 2 bits.
[2025-10-13 21:24:25,336]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,336] 14413 | assign zext_ln840_80_fu_5765_p1 = add_ln840_117_fu_5759_p2;
[2025-10-13 21:24:25,336]       |                                 ^
[2025-10-13 21:24:25,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14415:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_119_fu_5775_p2' generates 3 bits.
[2025-10-13 21:24:25,336]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,336] 14415 | assign zext_ln840_81_fu_5781_p1 = add_ln840_119_fu_5775_p2;
[2025-10-13 21:24:25,336]       |                                 ^
[2025-10-13 21:24:25,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14417:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_120_fu_5785_p2' generates 2 bits.
[2025-10-13 21:24:25,336]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,336] 14417 | assign zext_ln840_82_fu_5791_p1 = add_ln840_120_fu_5785_p2;
[2025-10-13 21:24:25,336]       |                                 ^
[2025-10-13 21:24:25,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14419:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_121_fu_5795_p2' generates 2 bits.
[2025-10-13 21:24:25,336]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,336] 14419 | assign zext_ln840_83_fu_5801_p1 = add_ln840_121_fu_5795_p2;
[2025-10-13 21:24:25,336]       |                                 ^
[2025-10-13 21:24:25,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14421:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_122_fu_5805_p2' generates 3 bits.
[2025-10-13 21:24:25,336]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,336] 14421 | assign zext_ln840_84_fu_5811_p1 = add_ln840_122_fu_5805_p2;
[2025-10-13 21:24:25,336]       |                                 ^
[2025-10-13 21:24:25,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14423:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_123_fu_5815_p2' generates 2 bits.
[2025-10-13 21:24:25,336]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,336] 14423 | assign zext_ln840_85_fu_5821_p1 = add_ln840_123_fu_5815_p2;
[2025-10-13 21:24:25,336]       |                                 ^
[2025-10-13 21:24:25,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14425:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_124_fu_5825_p2' generates 2 bits.
[2025-10-13 21:24:25,336]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,336] 14425 | assign zext_ln840_86_fu_5831_p1 = add_ln840_124_fu_5825_p2;
[2025-10-13 21:24:25,336]       |                                 ^
[2025-10-13 21:24:25,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14427:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_125_fu_5835_p2' generates 3 bits.
[2025-10-13 21:24:25,336]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,336] 14427 | assign zext_ln840_87_fu_5841_p1 = add_ln840_125_fu_5835_p2;
[2025-10-13 21:24:25,336]       |                                 ^
[2025-10-13 21:24:25,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14429:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_25_fu_2007_p2' generates 2 bits.
[2025-10-13 21:24:25,336]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,336] 14429 | assign zext_ln840_8_fu_2013_p1 = add_ln840_25_fu_2007_p2;
[2025-10-13 21:24:25,336]       |                                ^
[2025-10-13 21:24:25,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14431:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_26_fu_2017_p2' generates 2 bits.
[2025-10-13 21:24:25,336]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,336] 14431 | assign zext_ln840_9_fu_2023_p1 = add_ln840_26_fu_2017_p2;
[2025-10-13 21:24:25,336]       |                                ^
[2025-10-13 21:24:25,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14433:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_13_fu_1915_p2' generates 1 bits.
[2025-10-13 21:24:25,336]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-13 21:24:25,336] 14433 | assign zext_ln840_fu_1921_p1 = xor_ln1039_13_fu_1915_p2;
[2025-10-13 21:24:25,336]       |                              ^
[2025-10-13 21:24:25,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1808:54: Operator EQ expects 32 or 2 bits on the LHS, but LHS's VARREF 'addr_' generates 1 bits.
[2025-10-13 21:24:25,336]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-10-13 21:24:25,336]  1808 |    assign addr_full_ = (state_==state_more) && (addr_==depth-2);
[2025-10-13 21:24:25,336]       |                                                      ^~
[2025-10-13 21:24:25,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1865:10: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 2 bits.
[2025-10-13 21:24:25,336]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-10-13 21:24:25,336]  1865 |   for (a_=depth-2; a_>0; a_=a_-1) begin
[2025-10-13 21:24:25,336]       |          ^
[2025-10-13 21:24:25,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1873:25: Unsized constant being X/Z extended to 256 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-13 21:24:25,336]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-10-13 21:24:25,336]  1873 |         srlo_       <=  'bx;
[2025-10-13 21:24:25,336]       |                         ^~~
[2025-10-13 21:24:25,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1876:21: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-13 21:24:25,336]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-10-13 21:24:25,336]  1876 |         addr_       <=  'bx;
[2025-10-13 21:24:25,336]       |                     ^~
[2025-10-13 21:24:25,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1889:19: Unsized constant being X/Z extended to 256 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-13 21:24:25,336]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-10-13 21:24:25,336]  1889 |    srlo_       <= 'bx;
[2025-10-13 21:24:25,336]       |                   ^~~
[2025-10-13 21:24:25,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1899:19: Unsized constant being X/Z extended to 256 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-13 21:24:25,336]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-10-13 21:24:25,336]  1899 |    srlo_       <= 'bx;
[2025-10-13 21:24:25,336]       |                   ^~~
[2025-10-13 21:24:25,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1913:19: Unsized constant being X/Z extended to 256 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-13 21:24:25,336]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-10-13 21:24:25,336]  1913 |    srlo_       <= 'bx;
[2025-10-13 21:24:25,336]       |                   ^~~
[2025-10-13 21:24:25,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1920:19: Unsized constant being X/Z extended to 256 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-13 21:24:25,336]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-10-13 21:24:25,336]  1920 |    srlo_       <= 'bx;
[2025-10-13 21:24:25,336]       |                   ^~~
[2025-10-13 21:24:25,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1933:19: Unsized constant being X/Z extended to 256 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-13 21:24:25,336]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-10-13 21:24:25,337]  1933 |    srlo_       <= 'bx;
[2025-10-13 21:24:25,337]       |                   ^~~
[2025-10-13 21:24:25,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1951:19: Unsized constant being X/Z extended to 256 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-13 21:24:25,337]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-10-13 21:24:25,337]  1951 |    srlo_       <= 'bx;
[2025-10-13 21:24:25,337]       |                   ^~~
[2025-10-13 21:24:25,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1965:19: Unsized constant being X/Z extended to 256 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-13 21:24:25,337]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-10-13 21:24:25,337]  1965 |    srlo_       <= 'bx;
[2025-10-13 21:24:25,337]       |                   ^~~
[2025-10-13 21:24:25,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1982:20: Unsized constant being X/Z extended to 256 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-13 21:24:25,337]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-10-13 21:24:25,337]  1982 |    srlo_       <=  'bx;
[2025-10-13 21:24:25,337]       |                    ^~~
[2025-10-13 21:24:25,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1985:16: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-13 21:24:25,337]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-10-13 21:24:25,337]  1985 |    addr_       <=  'bx;
[2025-10-13 21:24:25,337]       |                ^~
[2025-10-13 21:24:25,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1808:54: Operator EQ expects 32 or 6 bits on the LHS, but LHS's VARREF 'addr_' generates 5 bits.
[2025-10-13 21:24:25,337]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_6.inst.impl
[2025-10-13 21:24:25,337]  1808 |    assign addr_full_ = (state_==state_more) && (addr_==depth-2);
[2025-10-13 21:24:25,337]       |                                                      ^~
[2025-10-13 21:24:25,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1865:10: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 6 bits.
[2025-10-13 21:24:25,337]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_6.inst.impl
[2025-10-13 21:24:25,337]  1865 |   for (a_=depth-2; a_>0; a_=a_-1) begin
[2025-10-13 21:24:25,337]       |          ^
[2025-10-13 21:24:25,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1873:25: Unsized constant being X/Z extended to 64 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-13 21:24:25,337]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_6.inst.impl
[2025-10-13 21:24:25,337]  1873 |         srlo_       <=  'bx;
[2025-10-13 21:24:25,337]       |                         ^~~
[2025-10-13 21:24:25,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1876:21: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-13 21:24:25,337]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_6.inst.impl
[2025-10-13 21:24:25,337]  1876 |         addr_       <=  'bx;
[2025-10-13 21:24:25,337]       |                     ^~
[2025-10-13 21:24:25,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1889:19: Unsized constant being X/Z extended to 64 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-13 21:24:25,337]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_6.inst.impl
[2025-10-13 21:24:25,337]  1889 |    srlo_       <= 'bx;
[2025-10-13 21:24:25,337]       |                   ^~~
[2025-10-13 21:24:25,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1899:19: Unsized constant being X/Z extended to 64 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-13 21:24:25,337]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_6.inst.impl
[2025-10-13 21:24:25,337]  1899 |    srlo_       <= 'bx;
[2025-10-13 21:24:25,337]       |                   ^~~
[2025-10-13 21:24:25,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1913:19: Unsized constant being X/Z extended to 64 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-13 21:24:25,337]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_6.inst.impl
[2025-10-13 21:24:25,337]  1913 |    srlo_       <= 'bx;
[2025-10-13 21:24:25,337]       |                   ^~~
[2025-10-13 21:24:25,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1920:19: Unsized constant being X/Z extended to 64 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-13 21:24:25,337]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_6.inst.impl
[2025-10-13 21:24:25,337]  1920 |    srlo_       <= 'bx;
[2025-10-13 21:24:25,337]       |                   ^~~
[2025-10-13 21:24:25,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1933:19: Unsized constant being X/Z extended to 64 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-13 21:24:25,337]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_6.inst.impl
[2025-10-13 21:24:25,337]  1933 |    srlo_       <= 'bx;
[2025-10-13 21:24:25,337]       |                   ^~~
[2025-10-13 21:24:25,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1951:19: Unsized constant being X/Z extended to 64 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-13 21:24:25,337]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_6.inst.impl
[2025-10-13 21:24:25,337]  1951 |    srlo_       <= 'bx;
[2025-10-13 21:24:25,337]       |                   ^~~
[2025-10-13 21:24:25,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1965:19: Unsized constant being X/Z extended to 64 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-13 21:24:25,337]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_6.inst.impl
[2025-10-13 21:24:25,337]  1965 |    srlo_       <= 'bx;
[2025-10-13 21:24:25,337]       |                   ^~~
[2025-10-13 21:24:25,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1982:20: Unsized constant being X/Z extended to 64 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-13 21:24:25,337]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_6.inst.impl
[2025-10-13 21:24:25,337]  1982 |    srlo_       <=  'bx;
[2025-10-13 21:24:25,337]       |                    ^~~
[2025-10-13 21:24:25,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1985:16: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-13 21:24:25,337]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_6.inst.impl
[2025-10-13 21:24:25,337]  1985 |    addr_       <=  'bx;
[2025-10-13 21:24:25,337]       |                ^~
[2025-10-13 21:24:25,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1873:25: Unsized constant being X/Z extended to 128 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-13 21:24:25,337]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_5.inst.impl
[2025-10-13 21:24:25,337]  1873 |         srlo_       <=  'bx;
[2025-10-13 21:24:25,337]       |                         ^~~
[2025-10-13 21:24:25,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1876:21: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-13 21:24:25,337]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_5.inst.impl
[2025-10-13 21:24:25,337]  1876 |         addr_       <=  'bx;
[2025-10-13 21:24:25,337]       |                     ^~
[2025-10-13 21:24:25,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1889:19: Unsized constant being X/Z extended to 128 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-13 21:24:25,337]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_5.inst.impl
[2025-10-13 21:24:25,337]  1889 |    srlo_       <= 'bx;
[2025-10-13 21:24:25,337]       |                   ^~~
[2025-10-13 21:24:25,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1899:19: Unsized constant being X/Z extended to 128 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-13 21:24:25,337]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_5.inst.impl
[2025-10-13 21:24:25,337]  1899 |    srlo_       <= 'bx;
[2025-10-13 21:24:25,337]       |                   ^~~
[2025-10-13 21:24:25,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1913:19: Unsized constant being X/Z extended to 128 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-13 21:24:25,337]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_5.inst.impl
[2025-10-13 21:24:25,337]  1913 |    srlo_       <= 'bx;
[2025-10-13 21:24:25,337]       |                   ^~~
[2025-10-13 21:24:25,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1920:19: Unsized constant being X/Z extended to 128 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-13 21:24:25,337]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_5.inst.impl
[2025-10-13 21:24:25,337]  1920 |    srlo_       <= 'bx;
[2025-10-13 21:24:25,337]       |                   ^~~
[2025-10-13 21:24:25,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1933:19: Unsized constant being X/Z extended to 128 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-13 21:24:25,337]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_5.inst.impl
[2025-10-13 21:24:25,337]  1933 |    srlo_       <= 'bx;
[2025-10-13 21:24:25,337]       |                   ^~~
[2025-10-13 21:24:25,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1951:19: Unsized constant being X/Z extended to 128 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-13 21:24:25,337]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_5.inst.impl
[2025-10-13 21:24:25,337]  1951 |    srlo_       <= 'bx;
[2025-10-13 21:24:25,337]       |                   ^~~
[2025-10-13 21:24:25,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1965:19: Unsized constant being X/Z extended to 128 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-13 21:24:25,337]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_5.inst.impl
[2025-10-13 21:24:25,337]  1965 |    srlo_       <= 'bx;
[2025-10-13 21:24:25,337]       |                   ^~~
[2025-10-13 21:24:25,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1982:20: Unsized constant being X/Z extended to 128 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-13 21:24:25,337]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_5.inst.impl
[2025-10-13 21:24:25,337]  1982 |    srlo_       <=  'bx;
[2025-10-13 21:24:25,337]       |                    ^~~
[2025-10-13 21:24:25,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1985:16: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-13 21:24:25,337]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_5.inst.impl
[2025-10-13 21:24:25,337]  1985 |    addr_       <=  'bx;
[2025-10-13 21:24:25,337]       |                ^~
[2025-10-13 21:24:25,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1873:21: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-13 21:24:25,337]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.inst.impl
[2025-10-13 21:24:25,337]  1873 |         srlo_       <=  'bx;
[2025-10-13 21:24:25,337]       |                     ^~
[2025-10-13 21:24:25,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1889:16: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-13 21:24:25,337]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.inst.impl
[2025-10-13 21:24:25,337]  1889 |    srlo_       <= 'bx;
[2025-10-13 21:24:25,337]       |                ^~
[2025-10-13 21:24:25,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1899:16: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-13 21:24:25,338]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.inst.impl
[2025-10-13 21:24:25,338]  1899 |    srlo_       <= 'bx;
[2025-10-13 21:24:25,338]       |                ^~
[2025-10-13 21:24:25,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1913:16: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-13 21:24:25,338]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.inst.impl
[2025-10-13 21:24:25,338]  1913 |    srlo_       <= 'bx;
[2025-10-13 21:24:25,338]       |                ^~
[2025-10-13 21:24:25,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1920:16: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-13 21:24:25,338]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.inst.impl
[2025-10-13 21:24:25,338]  1920 |    srlo_       <= 'bx;
[2025-10-13 21:24:25,338]       |                ^~
[2025-10-13 21:24:25,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1933:16: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-13 21:24:25,338]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.inst.impl
[2025-10-13 21:24:25,338]  1933 |    srlo_       <= 'bx;
[2025-10-13 21:24:25,338]       |                ^~
[2025-10-13 21:24:25,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1951:16: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-13 21:24:25,338]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.inst.impl
[2025-10-13 21:24:25,338]  1951 |    srlo_       <= 'bx;
[2025-10-13 21:24:25,338]       |                ^~
[2025-10-13 21:24:25,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1965:16: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-13 21:24:25,338]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.inst.impl
[2025-10-13 21:24:25,338]  1965 |    srlo_       <= 'bx;
[2025-10-13 21:24:25,338]       |                ^~
[2025-10-13 21:24:25,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1982:16: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-13 21:24:25,338]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.inst.impl
[2025-10-13 21:24:25,338]  1982 |    srlo_       <=  'bx;
[2025-10-13 21:24:25,338]       |                ^~
[2025-10-13 21:24:25,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1873:21: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-13 21:24:25,338]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_1.inst.impl
[2025-10-13 21:24:25,338]  1873 |         srlo_       <=  'bx;
[2025-10-13 21:24:25,338]       |                     ^~
[2025-10-13 21:24:25,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1889:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-13 21:24:25,338]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_1.inst.impl
[2025-10-13 21:24:25,338]  1889 |    srlo_       <= 'bx;
[2025-10-13 21:24:25,338]       |                ^~
[2025-10-13 21:24:25,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1899:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-13 21:24:25,338]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_1.inst.impl
[2025-10-13 21:24:25,338]  1899 |    srlo_       <= 'bx;
[2025-10-13 21:24:25,338]       |                ^~
[2025-10-13 21:24:25,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1913:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-13 21:24:25,338]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_1.inst.impl
[2025-10-13 21:24:25,338]  1913 |    srlo_       <= 'bx;
[2025-10-13 21:24:25,338]       |                ^~
[2025-10-13 21:24:25,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1920:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-13 21:24:25,338]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_1.inst.impl
[2025-10-13 21:24:25,338]  1920 |    srlo_       <= 'bx;
[2025-10-13 21:24:25,338]       |                ^~
[2025-10-13 21:24:25,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1933:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-13 21:24:25,338]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_1.inst.impl
[2025-10-13 21:24:25,338]  1933 |    srlo_       <= 'bx;
[2025-10-13 21:24:25,338]       |                ^~
[2025-10-13 21:24:25,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1951:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-13 21:24:25,338]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_1.inst.impl
[2025-10-13 21:24:25,338]  1951 |    srlo_       <= 'bx;
[2025-10-13 21:24:25,338]       |                ^~
[2025-10-13 21:24:25,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1965:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-13 21:24:25,338]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_1.inst.impl
[2025-10-13 21:24:25,338]  1965 |    srlo_       <= 'bx;
[2025-10-13 21:24:25,338]       |                ^~
[2025-10-13 21:24:25,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1982:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-13 21:24:25,338]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_1.inst.impl
[2025-10-13 21:24:25,338]  1982 |    srlo_       <=  'bx;
[2025-10-13 21:24:25,338]       |                ^~
[2025-10-13 21:24:25,338] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14488:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-13 21:24:25,338]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_hls_1.inst.flow_control_loop_pipe_no_ap_cont_U
[2025-10-13 21:24:25,338] 14488 | #0 ap_loop_init = 1'b1;
[2025-10-13 21:24:25,338]       |  ^
[2025-10-13 21:24:25,338] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:14489:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-13 21:24:25,338]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_hls_1.inst.flow_control_loop_pipe_no_ap_cont_U
[2025-10-13 21:24:25,338] 14489 | #0 ap_done_cache = 1'b0;
[2025-10-13 21:24:25,338]       |  ^
[2025-10-13 21:24:25,338] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:5998:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-13 21:24:25,338]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst
[2025-10-13 21:24:25,338]  5998 | #0 grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg = 1'b0;
[2025-10-13 21:24:25,338]       |  ^
[2025-10-13 21:24:25,338] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:5999:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-13 21:24:25,338]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst
[2025-10-13 21:24:25,338]  5999 | #0 ap_CS_fsm = 4'd1;
[2025-10-13 21:24:25,338]       |  ^
[2025-10-13 21:24:25,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:6141:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-13 21:24:25,338]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst
[2025-10-13 21:24:25,338]  6141 |             ap_NS_fsm = 'bx;
[2025-10-13 21:24:25,338]       |                       ^
[2025-10-13 21:24:25,338] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:3142:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-13 21:24:25,338]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst
[2025-10-13 21:24:25,338]  3142 | #0 grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg = 1'b0;
[2025-10-13 21:24:25,338]       |  ^
[2025-10-13 21:24:25,338] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:3143:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-13 21:24:25,338]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst
[2025-10-13 21:24:25,338]  3143 | #0 ap_CS_fsm = 4'd1;
[2025-10-13 21:24:25,338]       |  ^
[2025-10-13 21:24:25,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:3285:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-13 21:24:25,338]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst
[2025-10-13 21:24:25,338]  3285 |             ap_NS_fsm = 'bx;
[2025-10-13 21:24:25,338]       |                       ^
[2025-10-13 21:24:25,338] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:2514:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-13 21:24:25,338]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_hls_0.inst.flow_control_loop_pipe_no_ap_cont_U
[2025-10-13 21:24:25,338]  2514 | #0 ap_loop_init = 1'b1;
[2025-10-13 21:24:25,338]       |  ^
[2025-10-13 21:24:25,338] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:2515:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-13 21:24:25,338]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_hls_0.inst.flow_control_loop_pipe_no_ap_cont_U
[2025-10-13 21:24:25,338]  2515 | #0 ap_done_cache = 1'b0;
[2025-10-13 21:24:25,338]       |  ^
[2025-10-13 21:24:25,338] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:6686:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-13 21:24:25,338]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_hls_1.inst
[2025-10-13 21:24:25,338]  6686 | #0 ap_CS_iter0_fsm = 1'd1;
[2025-10-13 21:24:25,338]       |  ^
[2025-10-13 21:24:25,338] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:6687:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-13 21:24:25,338]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_hls_1.inst
[2025-10-13 21:24:25,338]  6687 | #0 ap_CS_iter1_fsm = 2'd1;
[2025-10-13 21:24:25,338]       |  ^
[2025-10-13 21:24:25,338] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:6688:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-13 21:24:25,338]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_hls_1.inst
[2025-10-13 21:24:25,338]  6688 | #0 ap_CS_iter2_fsm = 2'd1;
[2025-10-13 21:24:25,338]       |  ^
[2025-10-13 21:24:25,338] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:6689:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-13 21:24:25,338]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_hls_1.inst
[2025-10-13 21:24:25,338]  6689 | #0 ap_CS_iter3_fsm = 2'd1;
[2025-10-13 21:24:25,338]       |  ^
[2025-10-13 21:24:25,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:6996:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-13 21:24:25,339]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_hls_1.inst
[2025-10-13 21:24:25,339]  6996 |             ap_NS_iter0_fsm = 'bx;
[2025-10-13 21:24:25,339]       |                             ^
[2025-10-13 21:24:25,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:7020:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-13 21:24:25,339]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_hls_1.inst
[2025-10-13 21:24:25,339]  7020 |             ap_NS_iter1_fsm = 'bx;
[2025-10-13 21:24:25,339]       |                             ^
[2025-10-13 21:24:25,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:7044:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-13 21:24:25,339]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_hls_1.inst
[2025-10-13 21:24:25,339]  7044 |             ap_NS_iter2_fsm = 'bx;
[2025-10-13 21:24:25,339]       |                             ^
[2025-10-13 21:24:25,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:7057:33: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ap_ST_iter0_fsm_state1' generates 1 bits.
[2025-10-13 21:24:25,339]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_hls_1.inst
[2025-10-13 21:24:25,339]  7057 |                 ap_NS_iter3_fsm = ap_ST_iter0_fsm_state1;
[2025-10-13 21:24:25,339]       |                                 ^
[2025-10-13 21:24:25,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:7070:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-13 21:24:25,339]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_hls_1.inst
[2025-10-13 21:24:25,339]  7070 |             ap_NS_iter3_fsm = 'bx;
[2025-10-13 21:24:25,339]       |                             ^
[2025-10-13 21:24:25,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:7127:26: Operator ASSIGNW expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1912_fu_251_p1' generates 64 bits.
[2025-10-13 21:24:25,339]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_hls_1.inst
[2025-10-13 21:24:25,339]  7127 | assign buffer_V_address0 = zext_ln1912_fu_251_p1;
[2025-10-13 21:24:25,339]       |                          ^
[2025-10-13 21:24:25,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:7129:26: Operator ASSIGNW expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1925_fu_300_p1' generates 64 bits.
[2025-10-13 21:24:25,339]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_hls_1.inst
[2025-10-13 21:24:25,339]  7129 | assign buffer_V_address1 = zext_ln1925_fu_300_p1;
[2025-10-13 21:24:25,339]       |                          ^
[2025-10-13 21:24:25,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:7179:30: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'rp_fu_82' generates 32 bits.
[2025-10-13 21:24:25,339]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_hls_1.inst
[2025-10-13 21:24:25,339]  7179 | assign zext_ln1912_fu_251_p1 = rp_fu_82;
[2025-10-13 21:24:25,339]       |                              ^
[2025-10-13 21:24:25,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:7181:30: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'wp_fu_74' generates 32 bits.
[2025-10-13 21:24:25,339]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_hls_1.inst
[2025-10-13 21:24:25,339]  7181 | assign zext_ln1925_fu_300_p1 = wp_fu_74;
[2025-10-13 21:24:25,339]       |                              ^
[2025-10-13 21:24:25,339] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:3585:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-13 21:24:25,339]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_hls_0.inst
[2025-10-13 21:24:25,339]  3585 | #0 ap_CS_iter0_fsm = 1'd1;
[2025-10-13 21:24:25,339]       |  ^
[2025-10-13 21:24:25,339] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:3586:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-13 21:24:25,339]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_hls_0.inst
[2025-10-13 21:24:25,339]  3586 | #0 ap_CS_iter1_fsm = 2'd1;
[2025-10-13 21:24:25,339]       |  ^
[2025-10-13 21:24:25,339] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:3587:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-13 21:24:25,339]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_hls_0.inst
[2025-10-13 21:24:25,339]  3587 | #0 ap_CS_iter2_fsm = 2'd1;
[2025-10-13 21:24:25,339]       |  ^
[2025-10-13 21:24:25,339] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:3588:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-13 21:24:25,339]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_hls_0.inst
[2025-10-13 21:24:25,339]  3588 | #0 ap_CS_iter3_fsm = 2'd1;
[2025-10-13 21:24:25,339]       |  ^
[2025-10-13 21:24:25,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:3895:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-13 21:24:25,339]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_hls_0.inst
[2025-10-13 21:24:25,339]  3895 |             ap_NS_iter0_fsm = 'bx;
[2025-10-13 21:24:25,339]       |                             ^
[2025-10-13 21:24:25,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:3919:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-13 21:24:25,339]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_hls_0.inst
[2025-10-13 21:24:25,339]  3919 |             ap_NS_iter1_fsm = 'bx;
[2025-10-13 21:24:25,339]       |                             ^
[2025-10-13 21:24:25,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:3943:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-13 21:24:25,339]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_hls_0.inst
[2025-10-13 21:24:25,339]  3943 |             ap_NS_iter2_fsm = 'bx;
[2025-10-13 21:24:25,339]       |                             ^
[2025-10-13 21:24:25,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:3956:33: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ap_ST_iter0_fsm_state1' generates 1 bits.
[2025-10-13 21:24:25,339]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_hls_0.inst
[2025-10-13 21:24:25,339]  3956 |                 ap_NS_iter3_fsm = ap_ST_iter0_fsm_state1;
[2025-10-13 21:24:25,339]       |                                 ^
[2025-10-13 21:24:25,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:3969:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-13 21:24:25,339]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_hls_0.inst
[2025-10-13 21:24:25,339]  3969 |             ap_NS_iter3_fsm = 'bx;
[2025-10-13 21:24:25,339]       |                             ^
[2025-10-13 21:24:25,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:4026:26: Operator ASSIGNW expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1912_fu_253_p1' generates 64 bits.
[2025-10-13 21:24:25,339]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_hls_0.inst
[2025-10-13 21:24:25,339]  4026 | assign buffer_V_address0 = zext_ln1912_fu_253_p1;
[2025-10-13 21:24:25,339]       |                          ^
[2025-10-13 21:24:25,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:4028:26: Operator ASSIGNW expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1925_fu_302_p1' generates 64 bits.
[2025-10-13 21:24:25,339]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_hls_0.inst
[2025-10-13 21:24:25,339]  4028 | assign buffer_V_address1 = zext_ln1925_fu_302_p1;
[2025-10-13 21:24:25,339]       |                          ^
[2025-10-13 21:24:25,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:4078:30: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'rp_fu_84' generates 32 bits.
[2025-10-13 21:24:25,339]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_hls_0.inst
[2025-10-13 21:24:25,339]  4078 | assign zext_ln1912_fu_253_p1 = rp_fu_84;
[2025-10-13 21:24:25,339]       |                              ^
[2025-10-13 21:24:25,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:4080:30: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'wp_fu_76' generates 32 bits.
[2025-10-13 21:24:25,339]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_hls_0.inst
[2025-10-13 21:24:25,339]  4080 | assign zext_ln1925_fu_302_p1 = wp_fu_76;
[2025-10-13 21:24:25,339]       |                              ^
[2025-10-13 21:24:25,339] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1873:21: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:24:25,339]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:24:25,339]  1873 |         srlo_       <=  'bx;
[2025-10-13 21:24:25,339]       |                     ^~
[2025-10-13 21:24:25,339]                   *** See https://verilator.org/warn/COMBDLY before disabling this,
[2025-10-13 21:24:25,339]                   else you may end up with different sim results.
[2025-10-13 21:24:25,339] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1874:21: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:24:25,339]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:24:25,339]  1874 |         shift_en_o_ <= 1'bx;
[2025-10-13 21:24:25,339]       |                     ^~
[2025-10-13 21:24:25,339] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1875:21: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:24:25,339]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:24:25,339]  1875 |         shift_en_   <= 1'bx;
[2025-10-13 21:24:25,339]       |                     ^~
[2025-10-13 21:24:25,339] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1876:21: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:24:25,339]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:24:25,339]  1876 |         addr_       <=  'bx;
[2025-10-13 21:24:25,339]       |                     ^~
[2025-10-13 21:24:25,339] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1877:21: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:24:25,339]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:24:25,339]  1877 |         state_      <= 2'bx;
[2025-10-13 21:24:25,339]       |                     ^~
[2025-10-13 21:24:25,339] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1882:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:24:25,339]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:24:25,339]  1882 |    srlo_       <= i_d;
[2025-10-13 21:24:25,339]       |                ^~
[2025-10-13 21:24:25,339] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1883:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:24:25,339]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:24:25,339]  1883 |    shift_en_o_ <= 1;
[2025-10-13 21:24:25,339]       |                ^~
[2025-10-13 21:24:25,339] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1884:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:24:25,339]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:24:25,339]  1884 |    shift_en_   <= 1'bx;
[2025-10-13 21:24:25,339]       |                ^~
[2025-10-13 21:24:25,340] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1885:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:24:25,340]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:24:25,340]  1885 |    addr_       <= 0;
[2025-10-13 21:24:25,340]       |                ^~
[2025-10-13 21:24:25,340] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1886:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:24:25,340]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:24:25,340]  1886 |    state_      <= state_one;
[2025-10-13 21:24:25,340]       |                ^~
[2025-10-13 21:24:25,340] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1889:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:24:25,340]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:24:25,340]  1889 |    srlo_       <= 'bx;
[2025-10-13 21:24:25,340]       |                ^~
[2025-10-13 21:24:25,340] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1890:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:24:25,340]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:24:25,340]  1890 |    shift_en_o_ <= 0;
[2025-10-13 21:24:25,340]       |                ^~
[2025-10-13 21:24:25,340] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1891:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:24:25,340]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:24:25,340]  1891 |    shift_en_   <= 1'bx;
[2025-10-13 21:24:25,340]       |                ^~
[2025-10-13 21:24:25,340] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1892:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:24:25,340]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:24:25,340]  1892 |    addr_       <= 0;
[2025-10-13 21:24:25,340]       |                ^~
[2025-10-13 21:24:25,340] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1893:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:24:25,340]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:24:25,340]  1893 |    state_      <= state_empty;
[2025-10-13 21:24:25,340]       |                ^~
[2025-10-13 21:24:25,340] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1899:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:24:25,340]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:24:25,340]  1899 |    srlo_       <= 'bx;
[2025-10-13 21:24:25,340]       |                ^~
[2025-10-13 21:24:25,340] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1900:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:24:25,340]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:24:25,340]  1900 |    shift_en_o_ <= 0;
[2025-10-13 21:24:25,340]       |                ^~
[2025-10-13 21:24:25,340] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1901:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:24:25,340]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:24:25,340]  1901 |    shift_en_   <= 1;
[2025-10-13 21:24:25,340]       |                ^~
[2025-10-13 21:24:25,340] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1902:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:24:25,340]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:24:25,340]  1902 |    addr_       <= 0;
[2025-10-13 21:24:25,340]       |                ^~
[2025-10-13 21:24:25,340] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1903:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:24:25,340]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:24:25,340]  1903 |    state_      <= state_more;
[2025-10-13 21:24:25,340]       |                ^~
[2025-10-13 21:24:25,340] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1906:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:24:25,340]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:24:25,340]  1906 |    srlo_       <= i_d;
[2025-10-13 21:24:25,340]       |                ^~
[2025-10-13 21:24:25,340] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1907:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:24:25,340]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:24:25,340]  1907 |    shift_en_o_ <= 1;
[2025-10-13 21:24:25,340]       |                ^~
[2025-10-13 21:24:25,340] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1908:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:24:25,340]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:24:25,340]  1908 |    shift_en_   <= 1;
[2025-10-13 21:24:25,340]       |                ^~
[2025-10-13 21:24:25,340] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1909:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:24:25,340]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:24:25,340]  1909 |    addr_       <= 0;
[2025-10-13 21:24:25,340]       |                ^~
[2025-10-13 21:24:25,340] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1910:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:24:25,340]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:24:25,340]  1910 |    state_      <= state_one;
[2025-10-13 21:24:25,340]       |                ^~
[2025-10-13 21:24:25,340] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1913:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:24:25,340]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:24:25,340]  1913 |    srlo_       <= 'bx;
[2025-10-13 21:24:25,340]       |                ^~
[2025-10-13 21:24:25,340] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1914:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:24:25,340]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:24:25,340]  1914 |    shift_en_o_ <= 0;
[2025-10-13 21:24:25,340]       |                ^~
[2025-10-13 21:24:25,340] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1915:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:24:25,340]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:24:25,340]  1915 |    shift_en_   <= 1'bx;
[2025-10-13 21:24:25,340]       |                ^~
[2025-10-13 21:24:25,340] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1916:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:24:25,340]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:24:25,340]  1916 |    addr_       <= 0;
[2025-10-13 21:24:25,340]       |                ^~
[2025-10-13 21:24:25,340] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1917:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:24:25,340]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:24:25,340]  1917 |    state_      <= state_one;
[2025-10-13 21:24:25,340]       |                ^~
[2025-10-13 21:24:25,340] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1920:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:24:25,340]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:24:25,340]  1920 |    srlo_       <= 'bx;
[2025-10-13 21:24:25,340]       |                ^~
[2025-10-13 21:24:25,340] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1921:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:24:25,340]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:24:25,340]  1921 |    shift_en_o_ <= 0;
[2025-10-13 21:24:25,340]       |                ^~
[2025-10-13 21:24:25,340] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1922:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:24:25,340]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:24:25,340]  1922 |    shift_en_   <= 1'bx;
[2025-10-13 21:24:25,340]       |                ^~
[2025-10-13 21:24:25,340] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1923:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:24:25,340]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:24:25,340]  1923 |    addr_       <= 0;
[2025-10-13 21:24:25,340]       |                ^~
[2025-10-13 21:24:25,340] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1924:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:24:25,340]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:24:25,340]  1924 |    state_      <= state_empty;
[2025-10-13 21:24:25,340]       |                ^~
[2025-10-13 21:24:25,340] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1933:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:24:25,340]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:24:25,340]  1933 |    srlo_       <= 'bx;
[2025-10-13 21:24:25,340]       |                ^~
[2025-10-13 21:24:25,340] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1934:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:24:25,340]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:24:25,340]  1934 |    shift_en_o_ <= 0;
[2025-10-13 21:24:25,340]       |                ^~
[2025-10-13 21:24:25,340] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1935:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:24:25,340]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:24:25,340]  1935 |    shift_en_   <= 0;
[2025-10-13 21:24:25,340]       |                ^~
[2025-10-13 21:24:25,340] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1936:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:24:25,340]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:24:25,341]  1936 |    addr_       <= addr;
[2025-10-13 21:24:25,341]       |                ^~
[2025-10-13 21:24:25,341] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1937:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:24:25,341]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:24:25,341]  1937 |    state_      <= state_more;
[2025-10-13 21:24:25,341]       |                ^~
[2025-10-13 21:24:25,341] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1940:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:24:25,341]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:24:25,341]  1940 |    srlo_       <= srl[addr];
[2025-10-13 21:24:25,341]       |                ^~
[2025-10-13 21:24:25,341] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1941:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:24:25,341]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:24:25,341]  1941 |    shift_en_o_ <= 1;
[2025-10-13 21:24:25,341]       |                ^~
[2025-10-13 21:24:25,341] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1942:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:24:25,341]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:24:25,341]  1942 |    shift_en_   <= 0;
[2025-10-13 21:24:25,341]       |                ^~
[2025-10-13 21:24:25,341] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1945:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:24:25,341]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:24:25,341]  1945 |    addr_       <= addr_zero_ ? 0         : addr-1;
[2025-10-13 21:24:25,341]       |                ^~
[2025-10-13 21:24:25,341] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1946:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:24:25,341]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:24:25,341]  1946 |    state_      <= addr_zero_ ? state_one : state_more;
[2025-10-13 21:24:25,341]       |                ^~
[2025-10-13 21:24:25,341] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1951:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:24:25,341]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:24:25,341]  1951 |    srlo_       <= 'bx;
[2025-10-13 21:24:25,341]       |                ^~
[2025-10-13 21:24:25,341] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1952:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:24:25,341]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:24:25,341]  1952 |    shift_en_o_ <= 0;
[2025-10-13 21:24:25,341]       |                ^~
[2025-10-13 21:24:25,341] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1953:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:24:25,341]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:24:25,341]  1953 |    shift_en_   <= 1;
[2025-10-13 21:24:25,341]       |                ^~
[2025-10-13 21:24:25,341] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1954:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:24:25,341]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:24:25,341]  1954 |    addr_       <= addr+1;
[2025-10-13 21:24:25,341]       |                ^~
[2025-10-13 21:24:25,341] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1955:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:24:25,341]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:24:25,341]  1955 |    state_      <= state_more;
[2025-10-13 21:24:25,341]       |                ^~
[2025-10-13 21:24:25,341] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1958:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:24:25,341]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:24:25,341]  1958 |    srlo_       <= srl[addr];
[2025-10-13 21:24:25,341]       |                ^~
[2025-10-13 21:24:25,341] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1959:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:24:25,341]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:24:25,341]  1959 |    shift_en_o_ <= 1;
[2025-10-13 21:24:25,341]       |                ^~
[2025-10-13 21:24:25,341] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1960:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:24:25,341]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:24:25,341]  1960 |    shift_en_   <= 1;
[2025-10-13 21:24:25,341]       |                ^~
[2025-10-13 21:24:25,341] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1961:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:24:25,341]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:24:25,341]  1961 |    addr_       <= addr;
[2025-10-13 21:24:25,341]       |                ^~
[2025-10-13 21:24:25,341] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1962:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:24:25,341]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:24:25,341]  1962 |    state_      <= state_more;
[2025-10-13 21:24:25,341]       |                ^~
[2025-10-13 21:24:25,341] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1965:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:24:25,341]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:24:25,341]  1965 |    srlo_       <= 'bx;
[2025-10-13 21:24:25,341]       |                ^~
[2025-10-13 21:24:25,341] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1966:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:24:25,341]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:24:25,341]  1966 |    shift_en_o_ <= 0;
[2025-10-13 21:24:25,341]       |                ^~
[2025-10-13 21:24:25,341] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1967:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:24:25,341]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:24:25,341]  1967 |    shift_en_   <= 0;
[2025-10-13 21:24:25,341]       |                ^~
[2025-10-13 21:24:25,341] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1968:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:24:25,341]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:24:25,341]  1968 |    addr_       <= addr;
[2025-10-13 21:24:25,341]       |                ^~
[2025-10-13 21:24:25,341] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1969:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:24:25,341]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:24:25,341]  1969 |    state_      <= state_more;
[2025-10-13 21:24:25,341]       |                ^~
[2025-10-13 21:24:25,341] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1972:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:24:25,341]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:24:25,341]  1972 |    srlo_       <= srl[addr];
[2025-10-13 21:24:25,341]       |                ^~
[2025-10-13 21:24:25,341] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1973:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:24:25,341]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:24:25,341]  1973 |    shift_en_o_ <= 1;
[2025-10-13 21:24:25,341]       |                ^~
[2025-10-13 21:24:25,341] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1974:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:24:25,341]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:24:25,341]  1974 |    shift_en_   <= 0;
[2025-10-13 21:24:25,341]       |                ^~
[2025-10-13 21:24:25,341] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1975:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:24:25,341]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:24:25,341]  1975 |    addr_       <= addr_zero_ ? 0         : addr-1;
[2025-10-13 21:24:25,341]       |                ^~
[2025-10-13 21:24:25,341] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1976:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:24:25,341]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:24:25,341]  1976 |    state_      <= addr_zero_ ? state_one : state_more;
[2025-10-13 21:24:25,341]       |                ^~
[2025-10-13 21:24:25,341] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1982:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:24:25,341]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:24:25,341]  1982 |    srlo_       <=  'bx;
[2025-10-13 21:24:25,341]       |                ^~
[2025-10-13 21:24:25,341] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1983:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:24:25,341]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:24:25,341]  1983 |    shift_en_o_ <= 1'bx;
[2025-10-13 21:24:25,341]       |                ^~
[2025-10-13 21:24:25,341] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1984:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:24:25,341]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:24:25,341]  1984 |    shift_en_   <= 1'bx;
[2025-10-13 21:24:25,341]       |                ^~
[2025-10-13 21:24:25,341] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1985:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:24:25,341]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:24:25,341]  1985 |    addr_       <=  'bx;
[2025-10-13 21:24:25,342]       |                ^~
[2025-10-13 21:24:25,342] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_821g5w_q/finn_design_wrapper.v:1986:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-13 21:24:25,342]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-13 21:24:25,342]  1986 |    state_      <= 2'bx;
[2025-10-13 21:24:25,342]       |                ^~
[2025-10-13 21:24:28,347] make: Entering directory '/tmp/finn_dev_root/verilator_fifosim_tvrieibc'
[2025-10-13 21:24:28,347] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o verilator_fifosim.o verilator_fifosim.cpp
[2025-10-13 21:24:28,347] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp
[2025-10-13 21:24:28,347] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp
[2025-10-13 21:24:28,347] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper.o Vfinn_design_wrapper.cpp
[2025-10-13 21:24:28,347] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h13beed7b__0.o Vfinn_design_wrapper___024root__DepSet_h13beed7b__0.cpp
[2025-10-13 21:24:28,347] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0.cpp
[2025-10-13 21:24:28,347] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1.cpp
[2025-10-13 21:24:28,347] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__2.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__2.cpp
[2025-10-13 21:24:28,347] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__3.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__3.cpp
[2025-10-13 21:24:28,347] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17  -c -o Vfinn_design_wrapper__ConstPool_0.o Vfinn_design_wrapper__ConstPool_0.cpp
[2025-10-13 21:24:28,347] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17  -c -o Vfinn_design_wrapper___024root__Slow.o Vfinn_design_wrapper___024root__Slow.cpp
[2025-10-13 21:24:28,347] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17  -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0__Slow.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0__Slow.cpp
[2025-10-13 21:24:28,347] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17  -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1__Slow.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1__Slow.cpp
[2025-10-13 21:24:28,347] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17  -c -o Vfinn_design_wrapper__Syms.o Vfinn_design_wrapper__Syms.cpp
[2025-10-13 21:24:28,347] echo "" > Vfinn_design_wrapper__ALL.verilator_deplist.tmp
[2025-10-13 21:24:28,347] Archive ar -rcs Vfinn_design_wrapper__ALL.a Vfinn_design_wrapper.o Vfinn_design_wrapper___024root__DepSet_h13beed7b__0.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__2.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__3.o Vfinn_design_wrapper__ConstPool_0.o Vfinn_design_wrapper___024root__Slow.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0__Slow.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1__Slow.o Vfinn_design_wrapper__Syms.o
[2025-10-13 21:24:28,347] g++    verilator_fifosim.o verilated.o verilated_threads.o Vfinn_design_wrapper__ALL.a    -pthread -lpthread -latomic   -o Vfinn_design_wrapper
[2025-10-13 21:24:28,347] rm Vfinn_design_wrapper__ALL.verilator_deplist.tmp
[2025-10-13 21:24:28,347] make: Leaving directory '/tmp/finn_dev_root/verilator_fifosim_tvrieibc'
[2025-10-13 21:24:28,351] Simulation starting
[2025-10-13 21:24:28,351] Number of inputs to write 32
[2025-10-13 21:24:28,351] Number of outputs to expect 28
[2025-10-13 21:24:28,351] No-output timeout clock cycles 100000000
[2025-10-13 21:24:28,351] All inputs written at cycle 32
[2025-10-13 21:24:28,351] Simulation finished
[2025-10-13 21:24:28,351] Number of inputs consumed 32
[2025-10-13 21:24:28,351] Number of outputs produced 28
[2025-10-13 21:24:28,351] Number of clock cycles 213
[2025-10-13 21:24:28,352] Running step: step_out_of_context_synthesis [16/19]
[2025-10-13 21:43:14,553] ap_clk
[2025-10-13 21:43:14,553] xczu7ev-ffvc1156-2-e
[2025-10-13 21:43:14,553] 10.000000
[2025-10-13 21:43:14,553] 0
[2025-10-13 21:43:14,553] 
[2025-10-13 21:43:14,553] ****** Vivado v2022.2 (64-bit)
[2025-10-13 21:43:14,553]   **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
[2025-10-13 21:43:14,553]   **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
[2025-10-13 21:43:14,553]     ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
[2025-10-13 21:43:14,553] 
[2025-10-13 21:43:14,553] source finn_design_wrapper.tcl
[2025-10-13 21:43:14,553] # set fpga_part "xczu7ev-ffvc1156-2-e"
[2025-10-13 21:43:14,553] # set origin_dir "."
[2025-10-13 21:43:14,553] # if { [info exists ::origin_dir_loc] } {
[2025-10-13 21:43:14,553] #   set origin_dir $::origin_dir_loc
[2025-10-13 21:43:14,553] # }
[2025-10-13 21:43:14,553] # variable script_file
[2025-10-13 21:43:14,553] # set script_file "vivadocompile.tcl"
[2025-10-13 21:43:14,553] # proc help {} {
[2025-10-13 21:43:14,553] #   variable script_file
[2025-10-13 21:43:14,553] #   puts "\nDescription:"
[2025-10-13 21:43:14,553] #   puts "Recreate a Vivado project from this script. The created project will be"
[2025-10-13 21:43:14,553] #   puts "functionally equivalent to the original project for which this script was"
[2025-10-13 21:43:14,553] #   puts "generated. The script contains commands for creating a project, filesets,"
[2025-10-13 21:43:14,553] #   puts "runs, adding/importing sources and setting properties on various objects.\n"
[2025-10-13 21:43:14,553] #   puts "Syntax:"
[2025-10-13 21:43:14,553] #   puts "$script_file"
[2025-10-13 21:43:14,553] #   puts "$script_file -tclargs \[--origin_dir <path>\]"
[2025-10-13 21:43:14,553] #   puts "$script_file -tclargs \[--help\]\n"
[2025-10-13 21:43:14,553] #   puts "Usage:"
[2025-10-13 21:43:14,553] #   puts "Name                   Description"
[2025-10-13 21:43:14,553] #   puts "-------------------------------------------------------------------------"
[2025-10-13 21:43:14,553] #   puts "\[--origin_dir <path>\]  Determine source file paths wrt this path. Default"
[2025-10-13 21:43:14,553] #   puts "                       origin_dir path value is \".\", otherwise, the value"
[2025-10-13 21:43:14,553] #   puts "                       that was set with the \"-paths_relative_to\" switch"
[2025-10-13 21:43:14,553] #   puts "                       when this script was generated.\n"
[2025-10-13 21:43:14,553] #   puts "\[--help\]               Print help information for this script"
[2025-10-13 21:43:14,553] #   puts "-------------------------------------------------------------------------\n"
[2025-10-13 21:43:14,553] #   exit 0
[2025-10-13 21:43:14,553] # }
[2025-10-13 21:43:14,553] # if { $::argc > 0 } {
[2025-10-13 21:43:14,553] #   for {set i 0} {$i < [llength $::argc]} {incr i} {
[2025-10-13 21:43:14,553] #     set option [string trim [lindex $::argv $i]]
[2025-10-13 21:43:14,553] #     switch -regexp -- $option {
[2025-10-13 21:43:14,553] #       "--origin_dir" { incr i; set origin_dir [lindex $::argv $i] }
[2025-10-13 21:43:14,553] #       "--help"       { help }
[2025-10-13 21:43:14,553] #       default {
[2025-10-13 21:43:14,553] #         if { [regexp {^-} $option] } {
[2025-10-13 21:43:14,553] #           puts "ERROR: Unknown option '$option' specified, please type '$script_file -tclargs --help' for usage info.\n"
[2025-10-13 21:43:14,553] #           return 1
[2025-10-13 21:43:14,553] #         }
[2025-10-13 21:43:14,553] #       }
[2025-10-13 21:43:14,553] #     }
[2025-10-13 21:43:14,553] #   }
[2025-10-13 21:43:14,553] # }
[2025-10-13 21:43:14,553] # set orig_proj_dir "[file normalize "$origin_dir/vivadocompile"]"
[2025-10-13 21:43:14,554] # create_project -force vivadocompile ./vivadocompile -part $fpga_part
[2025-10-13 21:43:14,554] # set proj_dir [get_property directory [current_project]]
[2025-10-13 21:43:14,554] # set obj [get_projects vivadocompile]
[2025-10-13 21:43:14,554] # set_property "default_lib" "xil_defaultlib" $obj
[2025-10-13 21:43:14,554] # set_property "sim.ip.auto_export_scripts" "1" $obj
[2025-10-13 21:43:14,554] # set_property "simulator_language" "Mixed" $obj
[2025-10-13 21:43:14,554] # if {[string equal [get_filesets -quiet sources_1] ""]} {
[2025-10-13 21:43:14,554] #   create_fileset -srcset sources_1
[2025-10-13 21:43:14,554] # }
[2025-10-13 21:43:14,554] # set obj [get_filesets sources_1]
[2025-10-13 21:43:14,554] # source sources.tcl
[2025-10-13 21:43:14,554] ## set files [list \
[2025-10-13 21:43:14,554] ## "[file normalize "$origin_dir/dummy_nachiket_fooling_zsh_for_loops.h"]"\
[2025-10-13 21:43:14,554] ## "[file normalize "$origin_dir/axilite_if.v"]"\
[2025-10-13 21:43:14,554] ## "[file normalize "$origin_dir/ConvolutionInputGenerator_hls_0_buffer_V_RAM_S2P_LUTRAM_1R1W.v"]"\
[2025-10-13 21:43:14,554] ## "[file normalize "$origin_dir/ConvolutionInputGenerator_hls_0_flow_control_loop_pipe_no_ap_cont.v"]"\
[2025-10-13 21:43:14,554] ## "[file normalize "$origin_dir/ConvolutionInputGenerator_hls_0_hls_deadlock_idx0_monitor.v"]"\
[2025-10-13 21:43:14,554] ## "[file normalize "$origin_dir/ConvolutionInputGenerator_hls_0_regslice_both.v"]"\
[2025-10-13 21:43:14,554] ## "[file normalize "$origin_dir/ConvolutionInputGenerator_hls_0.v"]"\
[2025-10-13 21:43:14,554] ## "[file normalize "$origin_dir/ConvolutionInputGenerator_hls_1_buffer_V_RAM_S2P_LUTRAM_1R1W.v"]"\
[2025-10-13 21:43:14,554] ## "[file normalize "$origin_dir/ConvolutionInputGenerator_hls_1_flow_control_loop_pipe_no_ap_cont.v"]"\
[2025-10-13 21:43:14,554] ## "[file normalize "$origin_dir/ConvolutionInputGenerator_hls_1_hls_deadlock_idx0_monitor.v"]"\
[2025-10-13 21:43:14,554] ## "[file normalize "$origin_dir/ConvolutionInputGenerator_hls_1_regslice_both.v"]"\
[2025-10-13 21:43:14,554] ## "[file normalize "$origin_dir/ConvolutionInputGenerator_hls_1.v"]"\
[2025-10-13 21:43:14,554] ## "[file normalize "$origin_dir/finn_design_ConvolutionInputGenerator_hls_0_0.v"]"\
[2025-10-13 21:43:14,554] ## "[file normalize "$origin_dir/finn_design_ConvolutionInputGenerator_hls_1_0.v"]"\
[2025-10-13 21:43:14,554] ## "[file normalize "$origin_dir/finn_design_MVAU_hls_0_0.v"]"\
[2025-10-13 21:43:14,554] ## "[file normalize "$origin_dir/finn_design_MVAU_hls_0_wstrm_0.v"]"\
[2025-10-13 21:43:14,554] ## "[file normalize "$origin_dir/finn_design_MVAU_hls_1_0.v"]"\
[2025-10-13 21:43:14,554] ## "[file normalize "$origin_dir/finn_design_MVAU_hls_1_wstrm_0.v"]"\
[2025-10-13 21:43:14,554] ## "[file normalize "$origin_dir/finn_design_StreamingDataWidthConverter_rtl_0_0.v"]"\
[2025-10-13 21:43:14,554] ## "[file normalize "$origin_dir/finn_design_StreamingDataWidthConverter_rtl_1_0.v"]"\
[2025-10-13 21:43:14,554] ## "[file normalize "$origin_dir/finn_design_StreamingDataWidthConverter_rtl_2_0.v"]"\
[2025-10-13 21:43:14,554] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_0_0.v"]"\
[2025-10-13 21:43:14,554] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_1_0.v"]"\
[2025-10-13 21:43:14,554] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_2_0.v"]"\
[2025-10-13 21:43:14,554] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_3_0.v"]"\
[2025-10-13 21:43:14,554] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_4_0.v"]"\
[2025-10-13 21:43:14,554] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_5_0.v"]"\
[2025-10-13 21:43:14,554] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_6_0.v"]"\
[2025-10-13 21:43:14,554] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_7_0.v"]"\
[2025-10-13 21:43:14,554] ## "[file normalize "$origin_dir/finn_design.v"]"\
[2025-10-13 21:43:14,554] ## "[file normalize "$origin_dir/finn_design_wrapper.v"]"\
[2025-10-13 21:43:14,554] ## "[file normalize "$origin_dir/memstream_axi_wrapper.v"]"\
[2025-10-13 21:43:14,554] ## "[file normalize "$origin_dir/MVAU_hls_0_flow_control_loop_pipe_sequential_init.v"]"\
[2025-10-13 21:43:14,554] ## "[file normalize "$origin_dir/MVAU_hls_0_hls_deadlock_idx0_monitor.v"]"\
[2025-10-13 21:43:14,554] ## "[file normalize "$origin_dir/MVAU_hls_0_hls_deadlock_idx1_monitor.v"]"\
[2025-10-13 21:43:14,554] ## "[file normalize "$origin_dir/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v"]"\
[2025-10-13 21:43:14,554] ## "[file normalize "$origin_dir/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v"]"\
[2025-10-13 21:43:14,554] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch.v"]"\
[2025-10-13 21:43:14,554] ## "[file normalize "$origin_dir/MVAU_hls_0_mul_8s_4s_12_1_1.v"]"\
[2025-10-13 21:43:14,554] ## "[file normalize "$origin_dir/MVAU_hls_0_mux_42_13_1_1.v"]"\
[2025-10-13 21:43:14,554] ## "[file normalize "$origin_dir/MVAU_hls_0_regslice_both.v"]"\
[2025-10-13 21:43:14,554] ## "[file normalize "$origin_dir/MVAU_hls_0.v"]"\
[2025-10-13 21:43:14,554] ## "[file normalize "$origin_dir/MVAU_hls_1_flow_control_loop_pipe_sequential_init.v"]"\
[2025-10-13 21:43:14,554] ## "[file normalize "$origin_dir/MVAU_hls_1_hls_deadlock_idx0_monitor.v"]"\
[2025-10-13 21:43:14,554] ## "[file normalize "$origin_dir/MVAU_hls_1_hls_deadlock_idx1_monitor.v"]"\
[2025-10-13 21:43:14,554] ## "[file normalize "$origin_dir/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v"]"\
[2025-10-13 21:43:14,554] ## "[file normalize "$origin_dir/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v"]"\
[2025-10-13 21:43:14,554] ## "[file normalize "$origin_dir/MVAU_hls_1_mac_muladd_4ns_4s_9s_13_4_1.v"]"\
[2025-10-13 21:43:14,554] ## "[file normalize "$origin_dir/MVAU_hls_1_mac_muladd_4s_4ns_13s_13_4_1.v"]"\
[2025-10-13 21:43:14,554] ## "[file normalize "$origin_dir/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v"]"\
[2025-10-13 21:43:14,554] ## "[file normalize "$origin_dir/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v"]"\
[2025-10-13 21:43:14,554] ## "[file normalize "$origin_dir/MVAU_hls_1_mac_muladd_4s_4ns_9s_13_4_1.v"]"\
[2025-10-13 21:43:14,554] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch.v"]"\
[2025-10-13 21:43:14,554] ## "[file normalize "$origin_dir/MVAU_hls_1_mul_4ns_4s_8_1_1.v"]"\
[2025-10-13 21:43:14,554] ## "[file normalize "$origin_dir/MVAU_hls_1_mul_4s_4ns_8_1_1.v"]"\
[2025-10-13 21:43:14,554] ## "[file normalize "$origin_dir/MVAU_hls_1_regslice_both.v"]"\
[2025-10-13 21:43:14,554] ## "[file normalize "$origin_dir/MVAU_hls_1.v"]"\
[2025-10-13 21:43:14,554] ## "[file normalize "$origin_dir/Q_srl.v"]"\
[2025-10-13 21:43:14,554] ## "[file normalize "$origin_dir/StreamingDataWidthConverter_rtl_0.v"]"\
[2025-10-13 21:43:14,554] ## "[file normalize "$origin_dir/StreamingDataWidthConverter_rtl_1.v"]"\
[2025-10-13 21:43:14,554] ## "[file normalize "$origin_dir/StreamingDataWidthConverter_rtl_2.v"]"\
[2025-10-13 21:43:14,554] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_0.v"]"\
[2025-10-13 21:43:14,554] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_1.v"]"\
[2025-10-13 21:43:14,554] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_2.v"]"\
[2025-10-13 21:43:14,554] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_3.v"]"\
[2025-10-13 21:43:14,554] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_4.v"]"\
[2025-10-13 21:43:14,554] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_5.v"]"\
[2025-10-13 21:43:14,554] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_6.v"]"\
[2025-10-13 21:43:14,554] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_7.v"]"\
[2025-10-13 21:43:14,554] ## "[file normalize "$origin_dir/dummy_sv_file.sv"]"\
[2025-10-13 21:43:14,554] ## "[file normalize "$origin_dir/dwc_axi.sv"]"\
[2025-10-13 21:43:14,554] ## "[file normalize "$origin_dir/dwc.sv"]"\
[2025-10-13 21:43:14,554] ## "[file normalize "$origin_dir/memstream_axi.sv"]"\
[2025-10-13 21:43:14,554] ## "[file normalize "$origin_dir/memstream.sv"]"\
[2025-10-13 21:43:14,554] ## "[file normalize "$origin_dir/dummy_vhdl_file.vhd"]"\
[2025-10-13 21:43:14,554] ## ]
[2025-10-13 21:43:14,554] ## add_files -norecurse -fileset $obj $files
[2025-10-13 21:43:14,554] # add_files -norecurse -fileset $obj $files
[2025-10-13 21:43:14,554] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_etw18m5v/results_finn_design_wrapper/dummy_nachiket_fooling_zsh_for_loops.h' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-13 21:43:14,554] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_etw18m5v/results_finn_design_wrapper/axilite_if.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-13 21:43:14,554] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_etw18m5v/results_finn_design_wrapper/ConvolutionInputGenerator_hls_0_buffer_V_RAM_S2P_LUTRAM_1R1W.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-13 21:43:14,554] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_etw18m5v/results_finn_design_wrapper/ConvolutionInputGenerator_hls_0_flow_control_loop_pipe_no_ap_cont.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-13 21:43:14,554] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_etw18m5v/results_finn_design_wrapper/ConvolutionInputGenerator_hls_0_hls_deadlock_idx0_monitor.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-13 21:43:14,554] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_etw18m5v/results_finn_design_wrapper/ConvolutionInputGenerator_hls_0_regslice_both.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-13 21:43:14,554] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_etw18m5v/results_finn_design_wrapper/ConvolutionInputGenerator_hls_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-13 21:43:14,555] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_etw18m5v/results_finn_design_wrapper/ConvolutionInputGenerator_hls_1_buffer_V_RAM_S2P_LUTRAM_1R1W.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-13 21:43:14,555] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_etw18m5v/results_finn_design_wrapper/ConvolutionInputGenerator_hls_1_flow_control_loop_pipe_no_ap_cont.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-13 21:43:14,555] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_etw18m5v/results_finn_design_wrapper/ConvolutionInputGenerator_hls_1_hls_deadlock_idx0_monitor.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-13 21:43:14,555] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_etw18m5v/results_finn_design_wrapper/ConvolutionInputGenerator_hls_1_regslice_both.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-13 21:43:14,555] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_etw18m5v/results_finn_design_wrapper/ConvolutionInputGenerator_hls_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-13 21:43:14,555] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_etw18m5v/results_finn_design_wrapper/finn_design_ConvolutionInputGenerator_hls_0_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-13 21:43:14,555] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_etw18m5v/results_finn_design_wrapper/finn_design_ConvolutionInputGenerator_hls_1_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-13 21:43:14,555] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_etw18m5v/results_finn_design_wrapper/finn_design_MVAU_hls_0_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-13 21:43:14,555] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_etw18m5v/results_finn_design_wrapper/finn_design_MVAU_hls_0_wstrm_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-13 21:43:14,555] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_etw18m5v/results_finn_design_wrapper/finn_design_MVAU_hls_1_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-13 21:43:14,555] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_etw18m5v/results_finn_design_wrapper/finn_design_MVAU_hls_1_wstrm_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-13 21:43:14,555] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_etw18m5v/results_finn_design_wrapper/finn_design_StreamingDataWidthConverter_rtl_0_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-13 21:43:14,555] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_etw18m5v/results_finn_design_wrapper/finn_design_StreamingDataWidthConverter_rtl_1_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-13 21:43:14,555] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_etw18m5v/results_finn_design_wrapper/finn_design_StreamingDataWidthConverter_rtl_2_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-13 21:43:14,555] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_etw18m5v/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_0_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-13 21:43:14,555] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_etw18m5v/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_1_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-13 21:43:14,555] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_etw18m5v/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_2_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-13 21:43:14,555] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_etw18m5v/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_3_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-13 21:43:14,555] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_etw18m5v/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_4_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-13 21:43:14,555] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_etw18m5v/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_5_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-13 21:43:14,555] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_etw18m5v/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_6_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-13 21:43:14,555] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_etw18m5v/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_7_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-13 21:43:14,555] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_etw18m5v/results_finn_design_wrapper/finn_design.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-13 21:43:14,555] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_etw18m5v/results_finn_design_wrapper/finn_design_wrapper.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-13 21:43:14,555] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_etw18m5v/results_finn_design_wrapper/memstream_axi_wrapper.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-13 21:43:14,555] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_etw18m5v/results_finn_design_wrapper/MVAU_hls_0_flow_control_loop_pipe_sequential_init.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-13 21:43:14,555] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_etw18m5v/results_finn_design_wrapper/MVAU_hls_0_hls_deadlock_idx0_monitor.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-13 21:43:14,555] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_etw18m5v/results_finn_design_wrapper/MVAU_hls_0_hls_deadlock_idx1_monitor.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-13 21:43:14,555] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_etw18m5v/results_finn_design_wrapper/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-13 21:43:14,555] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_etw18m5v/results_finn_design_wrapper/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-13 21:43:14,555] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_etw18m5v/results_finn_design_wrapper/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-13 21:43:14,555] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_etw18m5v/results_finn_design_wrapper/MVAU_hls_0_mul_8s_4s_12_1_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-13 21:43:14,555] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_etw18m5v/results_finn_design_wrapper/MVAU_hls_0_mux_42_13_1_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-13 21:43:14,555] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_etw18m5v/results_finn_design_wrapper/MVAU_hls_0_regslice_both.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-13 21:43:14,555] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_etw18m5v/results_finn_design_wrapper/MVAU_hls_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-13 21:43:14,555] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_etw18m5v/results_finn_design_wrapper/MVAU_hls_1_flow_control_loop_pipe_sequential_init.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-13 21:43:14,555] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_etw18m5v/results_finn_design_wrapper/MVAU_hls_1_hls_deadlock_idx0_monitor.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-13 21:43:14,555] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_etw18m5v/results_finn_design_wrapper/MVAU_hls_1_hls_deadlock_idx1_monitor.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-13 21:43:14,555] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_etw18m5v/results_finn_design_wrapper/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-13 21:43:14,555] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_etw18m5v/results_finn_design_wrapper/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-13 21:43:14,555] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_etw18m5v/results_finn_design_wrapper/MVAU_hls_1_mac_muladd_4ns_4s_9s_13_4_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-13 21:43:14,555] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_etw18m5v/results_finn_design_wrapper/MVAU_hls_1_mac_muladd_4s_4ns_13s_13_4_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-13 21:43:14,555] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_etw18m5v/results_finn_design_wrapper/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-13 21:43:14,555] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_etw18m5v/results_finn_design_wrapper/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-13 21:43:14,555] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_etw18m5v/results_finn_design_wrapper/MVAU_hls_1_mac_muladd_4s_4ns_9s_13_4_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-13 21:43:14,555] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_etw18m5v/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-13 21:43:14,555] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_etw18m5v/results_finn_design_wrapper/MVAU_hls_1_mul_4ns_4s_8_1_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-13 21:43:14,555] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_etw18m5v/results_finn_design_wrapper/MVAU_hls_1_mul_4s_4ns_8_1_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-13 21:43:14,555] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_etw18m5v/results_finn_design_wrapper/MVAU_hls_1_regslice_both.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-13 21:43:14,555] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_etw18m5v/results_finn_design_wrapper/MVAU_hls_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-13 21:43:14,555] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_etw18m5v/results_finn_design_wrapper/Q_srl.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-13 21:43:14,555] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_etw18m5v/results_finn_design_wrapper/StreamingDataWidthConverter_rtl_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-13 21:43:14,555] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_etw18m5v/results_finn_design_wrapper/StreamingDataWidthConverter_rtl_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-13 21:43:14,555] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_etw18m5v/results_finn_design_wrapper/StreamingDataWidthConverter_rtl_2.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-13 21:43:14,555] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_etw18m5v/results_finn_design_wrapper/StreamingFIFO_rtl_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-13 21:43:14,555] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_etw18m5v/results_finn_design_wrapper/StreamingFIFO_rtl_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-13 21:43:14,555] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_etw18m5v/results_finn_design_wrapper/StreamingFIFO_rtl_2.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-13 21:43:14,555] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_etw18m5v/results_finn_design_wrapper/StreamingFIFO_rtl_3.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-13 21:43:14,555] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_etw18m5v/results_finn_design_wrapper/StreamingFIFO_rtl_4.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-13 21:43:14,555] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_etw18m5v/results_finn_design_wrapper/StreamingFIFO_rtl_5.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-13 21:43:14,555] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_etw18m5v/results_finn_design_wrapper/StreamingFIFO_rtl_6.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-13 21:43:14,555] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_etw18m5v/results_finn_design_wrapper/StreamingFIFO_rtl_7.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-13 21:43:14,555] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_etw18m5v/results_finn_design_wrapper/dummy_sv_file.sv' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-13 21:43:14,555] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_etw18m5v/results_finn_design_wrapper/dwc_axi.sv' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-13 21:43:14,555] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_etw18m5v/results_finn_design_wrapper/dwc.sv' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-13 21:43:14,555] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_etw18m5v/results_finn_design_wrapper/memstream_axi.sv' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-13 21:43:14,555] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_etw18m5v/results_finn_design_wrapper/memstream.sv' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-13 21:43:14,555] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_etw18m5v/results_finn_design_wrapper/dummy_vhdl_file.vhd' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-13 21:43:14,555] # source headers.tcl
[2025-10-13 21:43:14,555] ## set file "$origin_dir/dummy_nachiket_fooling_zsh_for_loops.h"
[2025-10-13 21:43:14,555] ## set file [file normalize $file]
[2025-10-13 21:43:14,555] ## set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
[2025-10-13 21:43:14,555] ## set_property "file_type" "Verilog Header" $file_obj
[2025-10-13 21:43:14,555] # set obj [get_filesets sources_1]
[2025-10-13 21:43:14,555] # set_property "top" "$argv" $obj
[2025-10-13 21:43:14,555] # if {[string equal [get_filesets -quiet constrs_1] ""]} {
[2025-10-13 21:43:14,555] #   create_fileset -constrset constrs_1
[2025-10-13 21:43:14,555] # }
[2025-10-13 21:43:14,555] # set obj [get_filesets constrs_1]
[2025-10-13 21:43:14,555] # set file "[file normalize "$origin_dir/$argv.xdc"]"
[2025-10-13 21:43:14,555] # set file_added [add_files -norecurse -fileset $obj $file]
[2025-10-13 21:43:14,555] # set file "$origin_dir/$argv.xdc"
[2025-10-13 21:43:14,555] # set file [file normalize $file]
[2025-10-13 21:43:14,555] # set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
[2025-10-13 21:43:14,555] # set_property "file_type" "XDC" $file_obj
[2025-10-13 21:43:14,555] # set obj [get_filesets constrs_1]
[2025-10-13 21:43:14,555] # if {[string equal [get_filesets -quiet sim_1] ""]} {
[2025-10-13 21:43:14,555] #   create_fileset -simset sim_1
[2025-10-13 21:43:14,555] # }
[2025-10-13 21:43:14,555] # set obj [get_filesets sim_1]
[2025-10-13 21:43:14,555] # set obj [get_filesets sim_1]
[2025-10-13 21:43:14,555] # set_property "top" "$argv" $obj
[2025-10-13 21:43:14,555] # set_property "xelab.nosort" "1" $obj
[2025-10-13 21:43:14,555] # set_property "xelab.unifast" "" $obj
[2025-10-13 21:43:14,555] # set_property strategy "Vivado Synthesis Defaults" [get_runs synth_1]
[2025-10-13 21:43:14,555] # set_property strategy "Flow_PerfOptimized_high" [get_runs synth_1]
[2025-10-13 21:43:14,556] # set_param synth.elaboration.rodinMoreOptions {rt::set_parameter ignoreVhdlAssertStmts false}
[2025-10-13 21:43:14,556] # set obj [get_runs synth_1]
[2025-10-13 21:43:14,556] # set_property -name {steps.synth_design.args.more options} -value {-mode out_of_context} -objects $obj
[2025-10-13 21:43:14,556] # set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_1]
[2025-10-13 21:43:14,556] # current_run -synthesis [get_runs synth_1]
[2025-10-13 21:43:14,556] # set_property strategy "Vivado Implementation Defaults" [get_runs impl_1]
[2025-10-13 21:43:14,556] # current_run -implementation [get_runs impl_1]
[2025-10-13 21:43:14,556] # puts "INFO: Project created:vivadocompile"
[2025-10-13 21:43:14,556] INFO: Project created:vivadocompile
[2025-10-13 21:43:14,556] # launch_runs -jobs 8 impl_1 -to_step route_design
[2025-10-13 21:43:14,556] [Mon Oct 13 21:24:37 2025] Launched synth_1...
[2025-10-13 21:43:14,556] Run output will be captured here: /tmp/finn_dev_root/synth_out_of_context_etw18m5v/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/synth_1/runme.log
[2025-10-13 21:43:14,556] [Mon Oct 13 21:24:37 2025] Launched impl_1...
[2025-10-13 21:43:14,556] Run output will be captured here: /tmp/finn_dev_root/synth_out_of_context_etw18m5v/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/impl_1/runme.log
[2025-10-13 21:43:14,556] # wait_on_run impl_1
[2025-10-13 21:43:14,556] [Mon Oct 13 21:24:37 2025] Waiting for impl_1 to finish...
[2025-10-13 21:43:14,556] 
[2025-10-13 21:43:14,556] *** Running vivado
[2025-10-13 21:43:14,556]     with args -log finn_design_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source finn_design_wrapper.tcl -notrace
[2025-10-13 21:43:14,556] 
[2025-10-13 21:43:14,556] 
[2025-10-13 21:43:14,556] ****** Vivado v2022.2 (64-bit)
[2025-10-13 21:43:14,556]   **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
[2025-10-13 21:43:14,556]   **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
[2025-10-13 21:43:14,556]     ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
[2025-10-13 21:43:14,556] 
[2025-10-13 21:43:14,556] source finn_design_wrapper.tcl -notrace
[2025-10-13 21:43:14,556] Command: link_design -top finn_design_wrapper -part xczu7ev-ffvc1156-2-e
[2025-10-13 21:43:14,556] Design is defaulting to srcset: sources_1
[2025-10-13 21:43:14,556] Design is defaulting to constrset: constrs_1
[2025-10-13 21:43:14,556] INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
[2025-10-13 21:43:14,556] Netlist sorting complete. Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3097.566 ; gain = 0.000 ; free physical = 14187 ; free virtual = 24110
[2025-10-13 21:43:14,556] INFO: [Netlist 29-17] Analyzing 7096 Unisim elements for replacement
[2025-10-13 21:43:14,556] INFO: [Netlist 29-28] Unisim Transformation completed in 109 CPU seconds
[2025-10-13 21:43:14,556] INFO: [Project 1-479] Netlist was created with Vivado 2022.2
[2025-10-13 21:43:14,556] INFO: [Project 1-570] Preparing netlist for logic optimization
[2025-10-13 21:43:14,556] Parsing XDC File [/tmp/finn_dev_root/synth_out_of_context_etw18m5v/results_finn_design_wrapper/finn_design_wrapper.xdc]
[2025-10-13 21:43:14,556] Finished Parsing XDC File [/tmp/finn_dev_root/synth_out_of_context_etw18m5v/results_finn_design_wrapper/finn_design_wrapper.xdc]
[2025-10-13 21:43:14,556] INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
[2025-10-13 21:43:14,556] Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3557.199 ; gain = 0.000 ; free physical = 13656 ; free virtual = 23623
[2025-10-13 21:43:14,556] INFO: [Project 1-111] Unisim Transformation Summary:
[2025-10-13 21:43:14,556]   A total of 5363 instances were transformed.
[2025-10-13 21:43:14,556]   DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 1176 instances
[2025-10-13 21:43:14,556]   RAM16X1S => RAM32X1S (RAMS32): 4175 instances
[2025-10-13 21:43:14,556]   RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 10 instances
[2025-10-13 21:43:14,556]   RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances
[2025-10-13 21:43:14,556] 
[2025-10-13 21:43:14,556] 7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
[2025-10-13 21:43:14,556] link_design completed successfully
[2025-10-13 21:43:14,556] link_design: Time (s): cpu = 00:02:02 ; elapsed = 00:02:03 . Memory (MB): peak = 3557.199 ; gain = 1551.359 ; free physical = 13655 ; free virtual = 23622
[2025-10-13 21:43:14,556] Command: opt_design
[2025-10-13 21:43:14,556] Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
[2025-10-13 21:43:14,556] INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
[2025-10-13 21:43:14,556] Running DRC as a precondition to command opt_design
[2025-10-13 21:43:14,556] 
[2025-10-13 21:43:14,556] Starting DRC Task
[2025-10-13 21:43:14,556] INFO: [DRC 23-27] Running DRC with 8 threads
[2025-10-13 21:43:14,556] INFO: [Project 1-461] DRC finished with 0 Errors
[2025-10-13 21:43:14,556] INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
[2025-10-13 21:43:14,556] 
[2025-10-13 21:43:14,556] Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.75 . Memory (MB): peak = 3634.105 ; gain = 76.906 ; free physical = 13638 ; free virtual = 23611
[2025-10-13 21:43:14,556] 
[2025-10-13 21:43:14,556] Starting Cache Timing Information Task
[2025-10-13 21:43:14,556] INFO: [Timing 38-35] Done setting XDC timing constraints.
[2025-10-13 21:43:14,556] Ending Cache Timing Information Task | Checksum: 176e977dc
[2025-10-13 21:43:14,556] 
[2025-10-13 21:43:14,556] Time (s): cpu = 00:00:51 ; elapsed = 00:00:10 . Memory (MB): peak = 4523.535 ; gain = 889.430 ; free physical = 12814 ; free virtual = 22780
[2025-10-13 21:43:14,556] 
[2025-10-13 21:43:14,556] Starting Logic Optimization Task
[2025-10-13 21:43:14,556] 
[2025-10-13 21:43:14,556] Phase 1 Retarget
[2025-10-13 21:43:14,556] INFO: [Opt 31-1287] Pulled Inverter finn_design_i/ConvolutionInputGenerator_hls_0/inst/flow_control_loop_pipe_no_ap_cont_U/we_reg_375[0]_i_1 into driver instance finn_design_i/ConvolutionInputGenerator_hls_0/inst/flow_control_loop_pipe_no_ap_cont_U/we_reg_375[0]_i_2, which resulted in an inversion of 2 pins
[2025-10-13 21:43:14,556] INFO: [Opt 31-1287] Pulled Inverter finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/icmp_ln290_reg_65062[0]_i_1 into driver instance finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/icmp_ln290_reg_65062[0]_i_2, which resulted in an inversion of 3 pins
[2025-10-13 21:43:14,556] INFO: [Opt 31-1287] Pulled Inverter finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_13s_13_4_1_U820/MVAU_hls_1_mac_muladd_4s_4ns_13s_13_4_1_DSP48_6_U/p_reg_reg_i_16 into driver instance finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_13s_13_4_1_U836/MVAU_hls_1_mac_muladd_4s_4ns_13s_13_4_1_DSP48_6_U/p_reg_reg_i_18, which resulted in an inversion of 2 pins
[2025-10-13 21:43:14,556] INFO: [Opt 31-1287] Pulled Inverter finn_design_i/StreamingFIFO_rtl_0/inst/impl/addr[1]_i_1__0 into driver instance finn_design_i/StreamingFIFO_rtl_0/inst/impl/addr[1]_i_2__1, which resulted in an inversion of 2 pins
[2025-10-13 21:43:14,556] INFO: [Opt 31-1287] Pulled Inverter finn_design_i/StreamingFIFO_rtl_0/inst/impl/addr[2]_i_1__0 into driver instance finn_design_i/StreamingFIFO_rtl_0/inst/impl/addr[2]_i_2__1, which resulted in an inversion of 2 pins
[2025-10-13 21:43:14,556] INFO: [Opt 31-1287] Pulled Inverter finn_design_i/StreamingFIFO_rtl_0/inst/impl/addr[4]_i_1 into driver instance finn_design_i/StreamingFIFO_rtl_0/inst/impl/addr[4]_i_2__0, which resulted in an inversion of 2 pins
[2025-10-13 21:43:14,556] INFO: [Opt 31-1287] Pulled Inverter finn_design_i/StreamingFIFO_rtl_2/inst/impl/addr[3]_i_1__1 into driver instance finn_design_i/StreamingFIFO_rtl_2/inst/impl/addr[3]_i_2__2, which resulted in an inversion of 2 pins
[2025-10-13 21:43:14,556] INFO: [Opt 31-1287] Pulled Inverter finn_design_i/StreamingFIFO_rtl_2/inst/impl/addr[4]_i_1__0 into driver instance finn_design_i/StreamingFIFO_rtl_2/inst/impl/addr[4]_i_2__1, which resulted in an inversion of 2 pins
[2025-10-13 21:43:14,556] INFO: [Opt 31-1287] Pulled Inverter finn_design_i/StreamingFIFO_rtl_5/inst/impl/addr[3]_i_1 into driver instance finn_design_i/StreamingFIFO_rtl_5/inst/impl/addr[3]_i_2__1, which resulted in an inversion of 3 pins
[2025-10-13 21:43:14,556] INFO: [Opt 31-1287] Pulled Inverter finn_design_i/StreamingFIFO_rtl_6/inst/impl/addr[1]_i_1__2 into driver instance finn_design_i/StreamingFIFO_rtl_6/inst/impl/addr[1]_i_2__2, which resulted in an inversion of 2 pins
[2025-10-13 21:43:14,556] INFO: [Opt 31-1287] Pulled Inverter finn_design_i/StreamingFIFO_rtl_6/inst/impl/addr[2]_i_1__2 into driver instance finn_design_i/StreamingFIFO_rtl_6/inst/impl/addr[2]_i_2__2, which resulted in an inversion of 2 pins
[2025-10-13 21:43:14,556] INFO: [Opt 31-1287] Pulled Inverter finn_design_i/StreamingFIFO_rtl_6/inst/impl/addr[4]_i_1__1 into driver instance finn_design_i/StreamingFIFO_rtl_6/inst/impl/addr[4]_i_2__2, which resulted in an inversion of 2 pins
[2025-10-13 21:43:14,556] INFO: [Opt 31-138] Pushed 1 inverter(s) to 844 load pin(s).
[2025-10-13 21:43:14,556] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4ns_4s_9s_10_4_1_U780/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2_U/p_reg_reg
[2025-10-13 21:43:14,556] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4ns_4s_9s_13_4_1_U781/MVAU_hls_1_mac_muladd_4ns_4s_9s_13_4_1_DSP48_3_U/p_reg_reg
[2025-10-13 21:43:14,556] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U1002/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-13 21:43:14,556] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U1006/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-13 21:43:14,556] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U1010/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-13 21:43:14,556] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U1014/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-13 21:43:14,556] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U1018/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-13 21:43:14,556] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U1022/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-13 21:43:14,556] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U783/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-13 21:43:14,556] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U786/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-13 21:43:14,556] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U789/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-13 21:43:14,556] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U792/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-13 21:43:14,556] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U795/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-13 21:43:14,556] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U798/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-13 21:43:14,556] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U801/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-13 21:43:14,556] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U804/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-13 21:43:14,556] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U807/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-13 21:43:14,556] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U810/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-13 21:43:14,556] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U814/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-13 21:43:14,556] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U818/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-13 21:43:14,556] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U822/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-13 21:43:14,556] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U826/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-13 21:43:14,557] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U830/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-13 21:43:14,557] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U834/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-13 21:43:14,557] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U838/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-13 21:43:14,557] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U842/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-13 21:43:14,557] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U846/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-13 21:43:14,557] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U850/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-13 21:43:14,557] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U854/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-13 21:43:14,557] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U858/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-13 21:43:14,557] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U862/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-13 21:43:14,557] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U866/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-13 21:43:14,557] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U870/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-13 21:43:14,557] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U874/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-13 21:43:14,557] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U878/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-13 21:43:14,557] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U882/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-13 21:43:14,557] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U886/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-13 21:43:14,557] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U890/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-13 21:43:14,557] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U894/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-13 21:43:14,557] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U898/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-13 21:43:14,557] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U902/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-13 21:43:14,557] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U906/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-13 21:43:14,557] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U910/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-13 21:43:14,557] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U914/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-13 21:43:14,557] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U918/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-13 21:43:14,557] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U922/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-13 21:43:14,557] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U926/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-13 21:43:14,557] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U930/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-13 21:43:14,557] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U934/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-13 21:43:14,557] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U938/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-13 21:43:14,557] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U942/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-13 21:43:14,557] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U946/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-13 21:43:14,557] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U950/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-13 21:43:14,557] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U954/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-13 21:43:14,557] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U958/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-13 21:43:14,557] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U962/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-13 21:43:14,557] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U966/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-13 21:43:14,557] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U970/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-13 21:43:14,557] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U974/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-13 21:43:14,557] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U978/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-13 21:43:14,557] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U982/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-13 21:43:14,557] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U986/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-13 21:43:14,557] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U990/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-13 21:43:14,557] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U994/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-13 21:43:14,557] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U998/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-13 21:43:14,557] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_13_4_1_U784/MVAU_hls_1_mac_muladd_4s_4ns_9s_13_4_1_DSP48_5_U/p_reg_reg
[2025-10-13 21:43:14,557] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_13_4_1_U787/MVAU_hls_1_mac_muladd_4s_4ns_9s_13_4_1_DSP48_5_U/p_reg_reg
[2025-10-13 21:43:14,557] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_13_4_1_U790/MVAU_hls_1_mac_muladd_4s_4ns_9s_13_4_1_DSP48_5_U/p_reg_reg
[2025-10-13 21:43:14,557] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_13_4_1_U793/MVAU_hls_1_mac_muladd_4s_4ns_9s_13_4_1_DSP48_5_U/p_reg_reg
[2025-10-13 21:43:14,557] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_13_4_1_U796/MVAU_hls_1_mac_muladd_4s_4ns_9s_13_4_1_DSP48_5_U/p_reg_reg
[2025-10-13 21:43:14,557] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_13_4_1_U799/MVAU_hls_1_mac_muladd_4s_4ns_9s_13_4_1_DSP48_5_U/p_reg_reg
[2025-10-13 21:43:14,557] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_13_4_1_U802/MVAU_hls_1_mac_muladd_4s_4ns_9s_13_4_1_DSP48_5_U/p_reg_reg
[2025-10-13 21:43:14,557] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_13_4_1_U805/MVAU_hls_1_mac_muladd_4s_4ns_9s_13_4_1_DSP48_5_U/p_reg_reg
[2025-10-13 21:43:14,557] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_13_4_1_U808/MVAU_hls_1_mac_muladd_4s_4ns_9s_13_4_1_DSP48_5_U/p_reg_reg
[2025-10-13 21:43:14,557] INFO: [Opt 31-49] Retargeted 0 cell(s).
[2025-10-13 21:43:14,557] Phase 1 Retarget | Checksum: eae42ba0
[2025-10-13 21:43:14,557] 
[2025-10-13 21:43:14,557] Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 4810.301 ; gain = 0.000 ; free physical = 13051 ; free virtual = 23024
[2025-10-13 21:43:14,557] INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 14 cells
[2025-10-13 21:43:14,557] 
[2025-10-13 21:43:14,557] Phase 2 Constant propagation
[2025-10-13 21:43:14,557] INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
[2025-10-13 21:43:14,557] Phase 2 Constant propagation | Checksum: eae42ba0
[2025-10-13 21:43:14,557] 
[2025-10-13 21:43:14,557] Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 4810.301 ; gain = 0.000 ; free physical = 13050 ; free virtual = 23024
[2025-10-13 21:43:14,557] INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
[2025-10-13 21:43:14,557] 
[2025-10-13 21:43:14,557] Phase 3 Sweep
[2025-10-13 21:43:14,557] Phase 3 Sweep | Checksum: 18c1811a3
[2025-10-13 21:43:14,557] 
[2025-10-13 21:43:14,557] Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 4810.301 ; gain = 0.000 ; free physical = 13058 ; free virtual = 23034
[2025-10-13 21:43:14,557] INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
[2025-10-13 21:43:14,557] 
[2025-10-13 21:43:14,557] Phase 4 BUFG optimization
[2025-10-13 21:43:14,557] INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
[2025-10-13 21:43:14,557] Phase 4 BUFG optimization | Checksum: 18c1811a3
[2025-10-13 21:43:14,557] 
[2025-10-13 21:43:14,557] Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 4842.316 ; gain = 32.016 ; free physical = 13025 ; free virtual = 23001
[2025-10-13 21:43:14,557] INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.
[2025-10-13 21:43:14,557] 
[2025-10-13 21:43:14,557] Phase 5 Shift Register Optimization
[2025-10-13 21:43:14,557] INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
[2025-10-13 21:43:14,557] Phase 5 Shift Register Optimization | Checksum: 18c1811a3
[2025-10-13 21:43:14,557] 
[2025-10-13 21:43:14,557] Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 4842.316 ; gain = 32.016 ; free physical = 13025 ; free virtual = 23001
[2025-10-13 21:43:14,557] INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells
[2025-10-13 21:43:14,557] 
[2025-10-13 21:43:14,557] Phase 6 Post Processing Netlist
[2025-10-13 21:43:14,557] Phase 6 Post Processing Netlist | Checksum: 18c1811a3
[2025-10-13 21:43:14,557] 
[2025-10-13 21:43:14,557] Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 4842.316 ; gain = 32.016 ; free physical = 13024 ; free virtual = 23001
[2025-10-13 21:43:14,557] INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
[2025-10-13 21:43:14,557] Opt_design Change Summary
[2025-10-13 21:43:14,557] =========================
[2025-10-13 21:43:14,557] 
[2025-10-13 21:43:14,557] 
[2025-10-13 21:43:14,557] -------------------------------------------------------------------------------------------------------------------------
[2025-10-13 21:43:14,557] |  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
[2025-10-13 21:43:14,557] -------------------------------------------------------------------------------------------------------------------------
[2025-10-13 21:43:14,557] |  Retarget                     |               0  |              14  |                                              0  |
[2025-10-13 21:43:14,557] |  Constant propagation         |               0  |               0  |                                              0  |
[2025-10-13 21:43:14,557] |  Sweep                        |               0  |               0  |                                              0  |
[2025-10-13 21:43:14,557] |  BUFG optimization            |               0  |               0  |                                              0  |
[2025-10-13 21:43:14,557] |  Shift Register Optimization  |               0  |               0  |                                              0  |
[2025-10-13 21:43:14,557] |  Post Processing Netlist      |               0  |               0  |                                              0  |
[2025-10-13 21:43:14,557] -------------------------------------------------------------------------------------------------------------------------
[2025-10-13 21:43:14,557] 
[2025-10-13 21:43:14,557] 
[2025-10-13 21:43:14,557] 
[2025-10-13 21:43:14,557] Starting Connectivity Check Task
[2025-10-13 21:43:14,557] 
[2025-10-13 21:43:14,557] Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4842.316 ; gain = 0.000 ; free physical = 13088 ; free virtual = 23065
[2025-10-13 21:43:14,557] Ending Logic Optimization Task | Checksum: 19807ca16
[2025-10-13 21:43:14,557] 
[2025-10-13 21:43:14,557] Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 4842.316 ; gain = 32.016 ; free physical = 13088 ; free virtual = 23065
[2025-10-13 21:43:14,557] 
[2025-10-13 21:43:14,558] Starting Power Optimization Task
[2025-10-13 21:43:14,558] INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
[2025-10-13 21:43:14,558] Ending Power Optimization Task | Checksum: 19807ca16
[2025-10-13 21:43:14,558] 
[2025-10-13 21:43:14,558] Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4842.316 ; gain = 0.000 ; free physical = 13089 ; free virtual = 23067
[2025-10-13 21:43:14,558] 
[2025-10-13 21:43:14,558] Starting Final Cleanup Task
[2025-10-13 21:43:14,558] Ending Final Cleanup Task | Checksum: 19807ca16
[2025-10-13 21:43:14,558] 
[2025-10-13 21:43:14,558] Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4842.316 ; gain = 0.000 ; free physical = 13089 ; free virtual = 23067
[2025-10-13 21:43:14,558] 
[2025-10-13 21:43:14,558] Starting Netlist Obfuscation Task
[2025-10-13 21:43:14,558] Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4842.316 ; gain = 0.000 ; free physical = 13089 ; free virtual = 23067
[2025-10-13 21:43:14,558] Ending Netlist Obfuscation Task | Checksum: 19807ca16
[2025-10-13 21:43:14,558] 
[2025-10-13 21:43:14,558] Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4842.316 ; gain = 0.000 ; free physical = 13089 ; free virtual = 23067
[2025-10-13 21:43:14,558] INFO: [Common 17-83] Releasing license: Implementation
[2025-10-13 21:43:14,558] 111 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
[2025-10-13 21:43:14,558] opt_design completed successfully
[2025-10-13 21:43:14,558] opt_design: Time (s): cpu = 00:01:10 ; elapsed = 00:00:20 . Memory (MB): peak = 4842.316 ; gain = 1285.117 ; free physical = 13089 ; free virtual = 23067
[2025-10-13 21:43:14,558] INFO: [Timing 38-35] Done setting XDC timing constraints.
[2025-10-13 21:43:14,558] INFO: [Timing 38-480] Writing timing data to binary archive.
[2025-10-13 21:43:14,558] INFO: [Common 17-1381] The checkpoint '/tmp/finn_dev_root/synth_out_of_context_etw18m5v/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/impl_1/finn_design_wrapper_opt.dcp' has been generated.
[2025-10-13 21:43:14,558] write_checkpoint: Time (s): cpu = 00:00:56 ; elapsed = 00:00:13 . Memory (MB): peak = 4898.344 ; gain = 56.027 ; free physical = 12508 ; free virtual = 22504
[2025-10-13 21:43:14,558] INFO: [runtcl-4] Executing : report_drc -file finn_design_wrapper_drc_opted.rpt -pb finn_design_wrapper_drc_opted.pb -rpx finn_design_wrapper_drc_opted.rpx
[2025-10-13 21:43:14,558] Command: report_drc -file finn_design_wrapper_drc_opted.rpt -pb finn_design_wrapper_drc_opted.pb -rpx finn_design_wrapper_drc_opted.rpx
[2025-10-13 21:43:14,558] INFO: [IP_Flow 19-234] Refreshing IP repositories
[2025-10-13 21:43:14,558] INFO: [IP_Flow 19-1704] No user IP repositories specified
[2025-10-13 21:43:14,558] INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
[2025-10-13 21:43:14,558] INFO: [DRC 23-27] Running DRC with 8 threads
[2025-10-13 21:43:14,558] INFO: [Vivado_Tcl 2-168] The results of DRC are in file /tmp/finn_dev_root/synth_out_of_context_etw18m5v/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/impl_1/finn_design_wrapper_drc_opted.rpt.
[2025-10-13 21:43:14,558] report_drc completed successfully
[2025-10-13 21:43:14,558] Command: place_design
[2025-10-13 21:43:14,558] Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
[2025-10-13 21:43:14,558] INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
[2025-10-13 21:43:14,558] INFO: [DRC 23-27] Running DRC with 8 threads
[2025-10-13 21:43:14,558] INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
[2025-10-13 21:43:14,558] INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
[2025-10-13 21:43:14,558] Running DRC as a precondition to command place_design
[2025-10-13 21:43:14,558] INFO: [DRC 23-27] Running DRC with 8 threads
[2025-10-13 21:43:14,558] INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
[2025-10-13 21:43:14,558] INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
[2025-10-13 21:43:14,558] 
[2025-10-13 21:43:14,558] Starting Placer Task
[2025-10-13 21:43:14,558] INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs
[2025-10-13 21:43:14,558] 
[2025-10-13 21:43:14,558] Phase 1 Placer Initialization
[2025-10-13 21:43:14,558] 
[2025-10-13 21:43:14,558] Phase 1.1 Placer Initialization Netlist Sorting
[2025-10-13 21:43:14,558] Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5097.219 ; gain = 0.000 ; free physical = 12296 ; free virtual = 22297
[2025-10-13 21:43:14,558] Phase 1.1 Placer Initialization Netlist Sorting | Checksum: ba086d90
[2025-10-13 21:43:14,558] 
[2025-10-13 21:43:14,558] Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5097.219 ; gain = 0.000 ; free physical = 12296 ; free virtual = 22297
[2025-10-13 21:43:14,558] Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5097.219 ; gain = 0.000 ; free physical = 12296 ; free virtual = 22297
[2025-10-13 21:43:14,558] 
[2025-10-13 21:43:14,558] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[2025-10-13 21:43:14,558] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 92aa6b28
[2025-10-13 21:43:14,558] 
[2025-10-13 21:43:14,558] Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 6108.281 ; gain = 1011.062 ; free physical = 11358 ; free virtual = 21532
[2025-10-13 21:43:14,558] 
[2025-10-13 21:43:14,558] Phase 1.3 Build Placer Netlist Model
[2025-10-13 21:43:14,558] Phase 1.3 Build Placer Netlist Model | Checksum: da2c8ee2
[2025-10-13 21:43:14,558] 
[2025-10-13 21:43:14,558] Time (s): cpu = 00:01:01 ; elapsed = 00:00:38 . Memory (MB): peak = 6911.871 ; gain = 1814.652 ; free physical = 10705 ; free virtual = 20916
[2025-10-13 21:43:14,558] 
[2025-10-13 21:43:14,558] Phase 1.4 Constrain Clocks/Macros
[2025-10-13 21:43:14,558] Phase 1.4 Constrain Clocks/Macros | Checksum: da2c8ee2
[2025-10-13 21:43:14,558] 
[2025-10-13 21:43:14,558] Time (s): cpu = 00:01:01 ; elapsed = 00:00:38 . Memory (MB): peak = 6911.871 ; gain = 1814.652 ; free physical = 10705 ; free virtual = 20916
[2025-10-13 21:43:14,558] Phase 1 Placer Initialization | Checksum: da2c8ee2
[2025-10-13 21:43:14,558] 
[2025-10-13 21:43:14,558] Time (s): cpu = 00:01:01 ; elapsed = 00:00:38 . Memory (MB): peak = 6911.871 ; gain = 1814.652 ; free physical = 10704 ; free virtual = 20934
[2025-10-13 21:43:14,558] 
[2025-10-13 21:43:14,558] Phase 2 Global Placement
[2025-10-13 21:43:14,558] 
[2025-10-13 21:43:14,558] Phase 2.1 Floorplanning
[2025-10-13 21:43:14,558] 
[2025-10-13 21:43:14,558] Phase 2.1.1 Partition Driven Placement
[2025-10-13 21:43:14,558] 
[2025-10-13 21:43:14,558] Phase 2.1.1.1 PBP: Partition Driven Placement
[2025-10-13 21:43:14,558] Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: d0069301
[2025-10-13 21:43:14,558] 
[2025-10-13 21:43:14,558] Time (s): cpu = 00:01:15 ; elapsed = 00:00:44 . Memory (MB): peak = 6991.910 ; gain = 1894.691 ; free physical = 10797 ; free virtual = 21060
[2025-10-13 21:43:14,558] 
[2025-10-13 21:43:14,558] Phase 2.1.1.2 PBP: Clock Region Placement
[2025-10-13 21:43:14,558] Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: d0069301
[2025-10-13 21:43:14,558] 
[2025-10-13 21:43:14,558] Time (s): cpu = 00:01:15 ; elapsed = 00:00:44 . Memory (MB): peak = 6991.910 ; gain = 1894.691 ; free physical = 10795 ; free virtual = 21061
[2025-10-13 21:43:14,558] 
[2025-10-13 21:43:14,558] Phase 2.1.1.3 PBP: Discrete Incremental
[2025-10-13 21:43:14,558] Phase 2.1.1.3 PBP: Discrete Incremental | Checksum: 12f04a064
[2025-10-13 21:43:14,558] 
[2025-10-13 21:43:14,558] Time (s): cpu = 00:01:17 ; elapsed = 00:00:46 . Memory (MB): peak = 6991.910 ; gain = 1894.691 ; free physical = 10876 ; free virtual = 21148
[2025-10-13 21:43:14,558] 
[2025-10-13 21:43:14,558] Phase 2.1.1.4 PBP: Compute Congestion
[2025-10-13 21:43:14,558] Phase 2.1.1.4 PBP: Compute Congestion | Checksum: 12f04a064
[2025-10-13 21:43:14,558] 
[2025-10-13 21:43:14,558] Time (s): cpu = 00:01:19 ; elapsed = 00:00:47 . Memory (MB): peak = 7038.273 ; gain = 1941.055 ; free physical = 10670 ; free virtual = 20997
[2025-10-13 21:43:14,559] 
[2025-10-13 21:43:14,559] Phase 2.1.1.5 PBP: Macro Placement
[2025-10-13 21:43:14,559] Phase 2.1.1.5 PBP: Macro Placement | Checksum: 23d80a984
[2025-10-13 21:43:14,559] 
[2025-10-13 21:43:14,559] Time (s): cpu = 00:01:24 ; elapsed = 00:00:52 . Memory (MB): peak = 7038.273 ; gain = 1941.055 ; free physical = 10724 ; free virtual = 20978
[2025-10-13 21:43:14,559] 
[2025-10-13 21:43:14,559] Phase 2.1.1.6 PBP: UpdateTiming
[2025-10-13 21:43:14,559] Phase 2.1.1.6 PBP: UpdateTiming | Checksum: 1df68e5a7
[2025-10-13 21:43:14,559] 
[2025-10-13 21:43:14,559] Time (s): cpu = 00:01:28 ; elapsed = 00:00:53 . Memory (MB): peak = 7068.289 ; gain = 1971.070 ; free physical = 10758 ; free virtual = 20994
[2025-10-13 21:43:14,559] Phase 2.1.1 Partition Driven Placement | Checksum: 1df68e5a7
[2025-10-13 21:43:14,559] 
[2025-10-13 21:43:14,559] Time (s): cpu = 00:01:28 ; elapsed = 00:00:54 . Memory (MB): peak = 7068.289 ; gain = 1971.070 ; free physical = 10776 ; free virtual = 21012
[2025-10-13 21:43:14,559] Phase 2.1 Floorplanning | Checksum: 1cf42afe3
[2025-10-13 21:43:14,559] 
[2025-10-13 21:43:14,559] Time (s): cpu = 00:01:28 ; elapsed = 00:00:54 . Memory (MB): peak = 7068.289 ; gain = 1971.070 ; free physical = 10779 ; free virtual = 21016
[2025-10-13 21:43:14,559] 
[2025-10-13 21:43:14,559] Phase 2.2 Update Timing before SLR Path Opt
[2025-10-13 21:43:14,559] Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1cf42afe3
[2025-10-13 21:43:14,559] 
[2025-10-13 21:43:14,559] Time (s): cpu = 00:01:29 ; elapsed = 00:00:55 . Memory (MB): peak = 7068.289 ; gain = 1971.070 ; free physical = 10788 ; free virtual = 21024
[2025-10-13 21:43:14,559] 
[2025-10-13 21:43:14,559] Phase 2.3 Post-Processing in Floorplanning
[2025-10-13 21:43:14,559] Phase 2.3 Post-Processing in Floorplanning | Checksum: 1cf42afe3
[2025-10-13 21:43:14,559] 
[2025-10-13 21:43:14,559] Time (s): cpu = 00:01:29 ; elapsed = 00:00:55 . Memory (MB): peak = 7068.289 ; gain = 1971.070 ; free physical = 10791 ; free virtual = 21027
[2025-10-13 21:43:14,559] 
[2025-10-13 21:43:14,559] Phase 2.4 Global Placement Core
[2025-10-13 21:43:14,559] 
[2025-10-13 21:43:14,559] Phase 2.4.1 UpdateTiming Before Physical Synthesis
[2025-10-13 21:43:14,559] Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 159cb151a
[2025-10-13 21:43:14,559] 
[2025-10-13 21:43:14,559] Time (s): cpu = 00:02:17 ; elapsed = 00:01:14 . Memory (MB): peak = 7076.293 ; gain = 1979.074 ; free physical = 10906 ; free virtual = 21163
[2025-10-13 21:43:14,559] 
[2025-10-13 21:43:14,559] Phase 2.4.2 Physical Synthesis In Placer
[2025-10-13 21:43:14,559] INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 3054 LUT instances to create LUTNM shape
[2025-10-13 21:43:14,559] INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
[2025-10-13 21:43:14,559] INFO: [Physopt 32-1138] End 1 Pass. Optimized 1388 nets or LUTs. Breaked 0 LUT, combined 1388 existing LUTs and moved 0 existing LUT
[2025-10-13 21:43:14,559] INFO: [Physopt 32-1030] Pass 1. Identified 9 candidate driver sets for equivalent driver rewiring.
[2025-10-13 21:43:14,559] INFO: [Physopt 32-661] Optimized 4 nets.  Re-placed 40 instances.
[2025-10-13 21:43:14,559] INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 40 existing cells
[2025-10-13 21:43:14,559] Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 7076.293 ; gain = 0.000 ; free physical = 10868 ; free virtual = 21132
[2025-10-13 21:43:14,559] INFO: [Physopt 32-65] No nets found for high-fanout optimization.
[2025-10-13 21:43:14,559] INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
[2025-10-13 21:43:14,559] INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
[2025-10-13 21:43:14,559] INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
[2025-10-13 21:43:14,559] INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
[2025-10-13 21:43:14,559] INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
[2025-10-13 21:43:14,559] INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
[2025-10-13 21:43:14,559] INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
[2025-10-13 21:43:14,559] INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
[2025-10-13 21:43:14,559] INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
[2025-10-13 21:43:14,559] Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 7076.293 ; gain = 0.000 ; free physical = 10870 ; free virtual = 21134
[2025-10-13 21:43:14,559] 
[2025-10-13 21:43:14,559] Summary of Physical Synthesis Optimizations
[2025-10-13 21:43:14,559] ============================================
[2025-10-13 21:43:14,559] 
[2025-10-13 21:43:14,559] 
[2025-10-13 21:43:14,559] -----------------------------------------------------------------------------------------------------------------------------------------------------------
[2025-10-13 21:43:14,559] |  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
[2025-10-13 21:43:14,559] -----------------------------------------------------------------------------------------------------------------------------------------------------------
[2025-10-13 21:43:14,559] |  LUT Combining                                    |            0  |           1388  |                  1388  |           0  |           1  |  00:00:01  |
[2025-10-13 21:43:14,559] |  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
[2025-10-13 21:43:14,559] |  Equivalent Driver Rewiring                       |            0  |              0  |                     4  |           0  |           1  |  00:00:01  |
[2025-10-13 21:43:14,559] |  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
[2025-10-13 21:43:14,559] |  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
[2025-10-13 21:43:14,559] |  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
[2025-10-13 21:43:14,559] |  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
[2025-10-13 21:43:14,559] |  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
[2025-10-13 21:43:14,559] |  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
[2025-10-13 21:43:14,559] |  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
[2025-10-13 21:43:14,559] |  Total                                            |            0  |           1388  |                  1392  |           0  |           5  |  00:00:02  |
[2025-10-13 21:43:14,559] -----------------------------------------------------------------------------------------------------------------------------------------------------------
[2025-10-13 21:43:14,559] 
[2025-10-13 21:43:14,559] 
[2025-10-13 21:43:14,559] Phase 2.4.2 Physical Synthesis In Placer | Checksum: 10b771c04
[2025-10-13 21:43:14,559] 
[2025-10-13 21:43:14,559] Time (s): cpu = 00:02:26 ; elapsed = 00:01:22 . Memory (MB): peak = 7076.293 ; gain = 1979.074 ; free physical = 10882 ; free virtual = 21147
[2025-10-13 21:43:14,559] Phase 2.4 Global Placement Core | Checksum: 15be359bd
[2025-10-13 21:43:14,559] 
[2025-10-13 21:43:14,559] Time (s): cpu = 00:02:32 ; elapsed = 00:01:26 . Memory (MB): peak = 7076.293 ; gain = 1979.074 ; free physical = 10856 ; free virtual = 21122
[2025-10-13 21:43:14,559] Phase 2 Global Placement | Checksum: 15be359bd
[2025-10-13 21:43:14,559] 
[2025-10-13 21:43:14,559] Time (s): cpu = 00:02:33 ; elapsed = 00:01:26 . Memory (MB): peak = 7076.293 ; gain = 1979.074 ; free physical = 10856 ; free virtual = 21122
[2025-10-13 21:43:14,559] 
[2025-10-13 21:43:14,559] Phase 3 Detail Placement
[2025-10-13 21:43:14,559] 
[2025-10-13 21:43:14,559] Phase 3.1 Commit Multi Column Macros
[2025-10-13 21:43:14,559] Phase 3.1 Commit Multi Column Macros | Checksum: 10585da14
[2025-10-13 21:43:14,559] 
[2025-10-13 21:43:14,559] Time (s): cpu = 00:02:37 ; elapsed = 00:01:28 . Memory (MB): peak = 7076.293 ; gain = 1979.074 ; free physical = 10700 ; free virtual = 20966
[2025-10-13 21:43:14,559] 
[2025-10-13 21:43:14,559] Phase 3.2 Commit Most Macros & LUTRAMs
[2025-10-13 21:43:14,559] Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: a162eb62
[2025-10-13 21:43:14,559] 
[2025-10-13 21:43:14,559] Time (s): cpu = 00:02:41 ; elapsed = 00:01:30 . Memory (MB): peak = 7076.293 ; gain = 1979.074 ; free physical = 10681 ; free virtual = 20947
[2025-10-13 21:43:14,559] 
[2025-10-13 21:43:14,559] Phase 3.3 Small Shape DP
[2025-10-13 21:43:14,559] 
[2025-10-13 21:43:14,559] Phase 3.3.1 Small Shape Clustering
[2025-10-13 21:43:14,559] Phase 3.3.1 Small Shape Clustering | Checksum: 51d35c79
[2025-10-13 21:43:14,559] 
[2025-10-13 21:43:14,560] Time (s): cpu = 00:02:42 ; elapsed = 00:01:31 . Memory (MB): peak = 7076.293 ; gain = 1979.074 ; free physical = 10669 ; free virtual = 20935
[2025-10-13 21:43:14,560] 
[2025-10-13 21:43:14,560] Phase 3.3.2 Flow Legalize Slice Clusters
[2025-10-13 21:43:14,560] Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 9ce729a0
[2025-10-13 21:43:14,560] 
[2025-10-13 21:43:14,560] Time (s): cpu = 00:02:43 ; elapsed = 00:01:32 . Memory (MB): peak = 7076.293 ; gain = 1979.074 ; free physical = 10669 ; free virtual = 20935
[2025-10-13 21:43:14,560] 
[2025-10-13 21:43:14,560] Phase 3.3.3 Slice Area Swap
[2025-10-13 21:43:14,560] 
[2025-10-13 21:43:14,560] Phase 3.3.3.1 Slice Area Swap Initial
[2025-10-13 21:43:14,560] Phase 3.3.3.1 Slice Area Swap Initial | Checksum: f502184e
[2025-10-13 21:43:14,560] 
[2025-10-13 21:43:14,560] Time (s): cpu = 00:02:44 ; elapsed = 00:01:33 . Memory (MB): peak = 7076.293 ; gain = 1979.074 ; free physical = 10688 ; free virtual = 20954
[2025-10-13 21:43:14,560] Phase 3.3.3 Slice Area Swap | Checksum: f502184e
[2025-10-13 21:43:14,560] 
[2025-10-13 21:43:14,560] Time (s): cpu = 00:02:45 ; elapsed = 00:01:33 . Memory (MB): peak = 7076.293 ; gain = 1979.074 ; free physical = 10680 ; free virtual = 20947
[2025-10-13 21:43:14,560] Phase 3.3 Small Shape DP | Checksum: 129c5f528
[2025-10-13 21:43:14,560] 
[2025-10-13 21:43:14,560] Time (s): cpu = 00:02:50 ; elapsed = 00:01:35 . Memory (MB): peak = 7076.293 ; gain = 1979.074 ; free physical = 10688 ; free virtual = 20955
[2025-10-13 21:43:14,560] 
[2025-10-13 21:43:14,560] Phase 3.4 Re-assign LUT pins
[2025-10-13 21:43:14,560] Phase 3.4 Re-assign LUT pins | Checksum: f037e231
[2025-10-13 21:43:14,560] 
[2025-10-13 21:43:14,560] Time (s): cpu = 00:02:51 ; elapsed = 00:01:36 . Memory (MB): peak = 7076.293 ; gain = 1979.074 ; free physical = 10709 ; free virtual = 20976
[2025-10-13 21:43:14,560] 
[2025-10-13 21:43:14,560] Phase 3.5 Pipeline Register Optimization
[2025-10-13 21:43:14,560] Phase 3.5 Pipeline Register Optimization | Checksum: 11005e53e
[2025-10-13 21:43:14,560] 
[2025-10-13 21:43:14,560] Time (s): cpu = 00:02:51 ; elapsed = 00:01:37 . Memory (MB): peak = 7076.293 ; gain = 1979.074 ; free physical = 10721 ; free virtual = 20989
[2025-10-13 21:43:14,560] Phase 3 Detail Placement | Checksum: 11005e53e
[2025-10-13 21:43:14,560] 
[2025-10-13 21:43:14,560] Time (s): cpu = 00:02:52 ; elapsed = 00:01:37 . Memory (MB): peak = 7076.293 ; gain = 1979.074 ; free physical = 10720 ; free virtual = 20987
[2025-10-13 21:43:14,560] 
[2025-10-13 21:43:14,560] Phase 4 Post Placement Optimization and Clean-Up
[2025-10-13 21:43:14,560] 
[2025-10-13 21:43:14,560] Phase 4.1 Post Commit Optimization
[2025-10-13 21:43:14,560] INFO: [Timing 38-35] Done setting XDC timing constraints.
[2025-10-13 21:43:14,560] 
[2025-10-13 21:43:14,560] Phase 4.1.1 Post Placement Optimization
[2025-10-13 21:43:14,560] Post Placement Optimization Initialization | Checksum: fa138d7c
[2025-10-13 21:43:14,560] 
[2025-10-13 21:43:14,560] Phase 4.1.1.1 BUFG Insertion
[2025-10-13 21:43:14,560] 
[2025-10-13 21:43:14,560] Starting Physical Synthesis Task
[2025-10-13 21:43:14,560] 
[2025-10-13 21:43:14,560] Phase 1 Physical Synthesis Initialization
[2025-10-13 21:43:14,560] INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
[2025-10-13 21:43:14,560] INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.904 | TNS=0.000 |
[2025-10-13 21:43:14,560] Phase 1 Physical Synthesis Initialization | Checksum: a923c5ca
[2025-10-13 21:43:14,560] 
[2025-10-13 21:43:14,560] Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 7076.293 ; gain = 0.000 ; free physical = 10627 ; free virtual = 20926
[2025-10-13 21:43:14,560] INFO: [Place 46-35] Processed net finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/regslice_both_weights_V_U/E[0], inserted BUFG to drive 4104 loads.
[2025-10-13 21:43:14,560] INFO: [Place 46-35] Processed net finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/regslice_both_weights_V_U/B_V_data_1_payload_A[4095]_i_1_n_3, inserted BUFG to drive 4096 loads.
[2025-10-13 21:43:14,560] INFO: [Place 46-35] Processed net finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/regslice_both_weights_V_U/B_V_data_1_load_B, inserted BUFG to drive 4096 loads.
[2025-10-13 21:43:14,560] INFO: [Place 46-35] Processed net finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/CEB1, inserted BUFG to drive 3480 loads.
[2025-10-13 21:43:14,560] INFO: [Place 46-35] Processed net finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_8s_9_4_1_U496/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1_U/CEP, inserted BUFG to drive 1650 loads.
[2025-10-13 21:43:14,560] INFO: [Place 46-35] Processed net finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_13s_13_4_1_U864/MVAU_hls_1_mac_muladd_4s_4ns_13s_13_4_1_DSP48_6_U/CEB1, inserted BUFG to drive 1580 loads.
[2025-10-13 21:43:14,560] INFO: [Place 46-56] BUFG insertion identified 6 candidate nets. Inserted BUFG: 6, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
[2025-10-13 21:43:14,560] Ending Physical Synthesis Task | Checksum: 19569e1a3
[2025-10-13 21:43:14,560] 
[2025-10-13 21:43:14,560] Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 7076.293 ; gain = 0.000 ; free physical = 10652 ; free virtual = 20916
[2025-10-13 21:43:14,560] Phase 4.1.1.1 BUFG Insertion | Checksum: 1d084a94e
[2025-10-13 21:43:14,560] 
[2025-10-13 21:43:14,560] Time (s): cpu = 00:04:11 ; elapsed = 00:01:58 . Memory (MB): peak = 7076.293 ; gain = 1979.074 ; free physical = 10664 ; free virtual = 20927
[2025-10-13 21:43:14,560] 
[2025-10-13 21:43:14,560] Phase 4.1.1.2 Post Placement Timing Optimization
[2025-10-13 21:43:14,560] INFO: [Place 30-746] Post Placement Timing Summary WNS=3.904. For the most accurate timing information please run report_timing.
[2025-10-13 21:43:14,560] Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 160718a53
[2025-10-13 21:43:14,560] 
[2025-10-13 21:43:14,560] Time (s): cpu = 00:04:12 ; elapsed = 00:01:58 . Memory (MB): peak = 7076.293 ; gain = 1979.074 ; free physical = 10665 ; free virtual = 20929
[2025-10-13 21:43:14,560] 
[2025-10-13 21:43:14,560] Time (s): cpu = 00:04:12 ; elapsed = 00:01:58 . Memory (MB): peak = 7076.293 ; gain = 1979.074 ; free physical = 10665 ; free virtual = 20929
[2025-10-13 21:43:14,560] Phase 4.1 Post Commit Optimization | Checksum: 160718a53
[2025-10-13 21:43:14,560] 
[2025-10-13 21:43:14,560] Time (s): cpu = 00:04:12 ; elapsed = 00:01:59 . Memory (MB): peak = 7076.293 ; gain = 1979.074 ; free physical = 10666 ; free virtual = 20929
[2025-10-13 21:43:14,560] Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 7076.293 ; gain = 0.000 ; free physical = 10662 ; free virtual = 20974
[2025-10-13 21:43:14,560] 
[2025-10-13 21:43:14,560] Phase 4.2 Post Placement Cleanup
[2025-10-13 21:43:14,560] Phase 4.2 Post Placement Cleanup | Checksum: 19dd9fadf
[2025-10-13 21:43:14,560] 
[2025-10-13 21:43:14,560] Time (s): cpu = 00:04:18 ; elapsed = 00:02:04 . Memory (MB): peak = 7076.293 ; gain = 1979.074 ; free physical = 10672 ; free virtual = 20984
[2025-10-13 21:43:14,560] 
[2025-10-13 21:43:14,560] Phase 4.3 Placer Reporting
[2025-10-13 21:43:14,560] 
[2025-10-13 21:43:14,560] Phase 4.3.1 Print Estimated Congestion
[2025-10-13 21:43:14,561] INFO: [Place 30-612] Post-Placement Estimated Congestion
[2025-10-13 21:43:14,561]  ________________________________________________________________________
[2025-10-13 21:43:14,561] |           | Global Congestion | Long Congestion   | Short Congestion  |
[2025-10-13 21:43:14,561] | Direction | Region Size       | Region Size       | Region Size       |
[2025-10-13 21:43:14,561] |___________|___________________|___________________|___________________|
[2025-10-13 21:43:14,561] |      North|                1x1|                1x1|                1x1|
[2025-10-13 21:43:14,561] |___________|___________________|___________________|___________________|
[2025-10-13 21:43:14,561] |      South|                1x1|                1x1|                1x1|
[2025-10-13 21:43:14,561] |___________|___________________|___________________|___________________|
[2025-10-13 21:43:14,561] |       East|                1x1|                1x1|                1x1|
[2025-10-13 21:43:14,561] |___________|___________________|___________________|___________________|
[2025-10-13 21:43:14,561] |       West|                1x1|                1x1|                1x1|
[2025-10-13 21:43:14,561] |___________|___________________|___________________|___________________|
[2025-10-13 21:43:14,561] 
[2025-10-13 21:43:14,561] Phase 4.3.1 Print Estimated Congestion | Checksum: 19dd9fadf
[2025-10-13 21:43:14,561] 
[2025-10-13 21:43:14,561] Time (s): cpu = 00:04:19 ; elapsed = 00:02:04 . Memory (MB): peak = 7076.293 ; gain = 1979.074 ; free physical = 10699 ; free virtual = 20988
[2025-10-13 21:43:14,561] Phase 4.3 Placer Reporting | Checksum: 19dd9fadf
[2025-10-13 21:43:14,561] 
[2025-10-13 21:43:14,561] Time (s): cpu = 00:04:19 ; elapsed = 00:02:05 . Memory (MB): peak = 7076.293 ; gain = 1979.074 ; free physical = 10685 ; free virtual = 20975
[2025-10-13 21:43:14,561] 
[2025-10-13 21:43:14,561] Phase 4.4 Final Placement Cleanup
[2025-10-13 21:43:14,561] Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7076.293 ; gain = 0.000 ; free physical = 10686 ; free virtual = 20975
[2025-10-13 21:43:14,561] 
[2025-10-13 21:43:14,561] Time (s): cpu = 00:04:19 ; elapsed = 00:02:05 . Memory (MB): peak = 7076.293 ; gain = 1979.074 ; free physical = 10686 ; free virtual = 20975
[2025-10-13 21:43:14,561] Phase 4 Post Placement Optimization and Clean-Up | Checksum: 17db1d2b1
[2025-10-13 21:43:14,561] 
[2025-10-13 21:43:14,561] Time (s): cpu = 00:04:20 ; elapsed = 00:02:05 . Memory (MB): peak = 7076.293 ; gain = 1979.074 ; free physical = 10673 ; free virtual = 20966
[2025-10-13 21:43:14,561] Ending Placer Task | Checksum: 133b37a4a
[2025-10-13 21:43:14,561] 
[2025-10-13 21:43:14,561] Time (s): cpu = 00:04:20 ; elapsed = 00:02:06 . Memory (MB): peak = 7076.293 ; gain = 1979.074 ; free physical = 10660 ; free virtual = 20967
[2025-10-13 21:43:14,561] INFO: [Common 17-83] Releasing license: Implementation
[2025-10-13 21:43:14,561] 157 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
[2025-10-13 21:43:14,561] place_design completed successfully
[2025-10-13 21:43:14,561] place_design: Time (s): cpu = 00:04:24 ; elapsed = 00:02:07 . Memory (MB): peak = 7076.293 ; gain = 2052.480 ; free physical = 10824 ; free virtual = 21161
[2025-10-13 21:43:14,561] INFO: [Timing 38-480] Writing timing data to binary archive.
[2025-10-13 21:43:14,561] Writing XDEF routing.
[2025-10-13 21:43:14,561] Writing XDEF routing logical nets.
[2025-10-13 21:43:14,561] Writing XDEF routing special nets.
[2025-10-13 21:43:14,561] Write XDEF Complete: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 7076.293 ; gain = 0.000 ; free physical = 10511 ; free virtual = 21050
[2025-10-13 21:43:14,561] INFO: [Common 17-1381] The checkpoint '/tmp/finn_dev_root/synth_out_of_context_etw18m5v/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/impl_1/finn_design_wrapper_placed.dcp' has been generated.
[2025-10-13 21:43:14,561] write_checkpoint: Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 7076.293 ; gain = 0.000 ; free physical = 10643 ; free virtual = 21041
[2025-10-13 21:43:14,561] INFO: [runtcl-4] Executing : report_io -file finn_design_wrapper_io_placed.rpt
[2025-10-13 21:43:14,561] report_io: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.34 . Memory (MB): peak = 7076.293 ; gain = 0.000 ; free physical = 10612 ; free virtual = 21010
[2025-10-13 21:43:14,561] INFO: [runtcl-4] Executing : report_utilization -file finn_design_wrapper_utilization_placed.rpt -pb finn_design_wrapper_utilization_placed.pb
[2025-10-13 21:43:14,561] INFO: [runtcl-4] Executing : report_control_sets -verbose -file finn_design_wrapper_control_sets_placed.rpt
[2025-10-13 21:43:14,561] report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.24 . Memory (MB): peak = 7076.293 ; gain = 0.000 ; free physical = 10632 ; free virtual = 21030
[2025-10-13 21:43:14,561] Command: phys_opt_design
[2025-10-13 21:43:14,561] Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
[2025-10-13 21:43:14,561] INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
[2025-10-13 21:43:14,561] 
[2025-10-13 21:43:14,561] Starting Initial Update Timing Task
[2025-10-13 21:43:14,561] WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
[2025-10-13 21:43:14,561] Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
[2025-10-13 21:43:14,561] 
[2025-10-13 21:43:14,561] Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 7076.293 ; gain = 0.000 ; free physical = 10568 ; free virtual = 20967
[2025-10-13 21:43:14,561] INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
[2025-10-13 21:43:14,561] INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
[2025-10-13 21:43:14,561] INFO: [Common 17-83] Releasing license: Implementation
[2025-10-13 21:43:14,561] 166 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
[2025-10-13 21:43:14,561] phys_opt_design completed successfully
[2025-10-13 21:43:14,561] phys_opt_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:08 . Memory (MB): peak = 7076.293 ; gain = 0.000 ; free physical = 10568 ; free virtual = 20967
[2025-10-13 21:43:14,561] INFO: [Timing 38-480] Writing timing data to binary archive.
[2025-10-13 21:43:14,561] Writing XDEF routing.
[2025-10-13 21:43:14,561] Writing XDEF routing logical nets.
[2025-10-13 21:43:14,561] Writing XDEF routing special nets.
[2025-10-13 21:43:14,561] Write XDEF Complete: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 7076.293 ; gain = 0.000 ; free physical = 10129 ; free virtual = 20883
[2025-10-13 21:43:14,561] INFO: [Common 17-1381] The checkpoint '/tmp/finn_dev_root/synth_out_of_context_etw18m5v/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/impl_1/finn_design_wrapper_physopt.dcp' has been generated.
[2025-10-13 21:43:14,561] write_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 7076.293 ; gain = 0.000 ; free physical = 10220 ; free virtual = 20880
[2025-10-13 21:43:14,561] Command: route_design
[2025-10-13 21:43:14,561] Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
[2025-10-13 21:43:14,561] INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
[2025-10-13 21:43:14,561] Running DRC as a precondition to command route_design
[2025-10-13 21:43:14,561] INFO: [DRC 23-27] Running DRC with 8 threads
[2025-10-13 21:43:14,561] INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
[2025-10-13 21:43:14,561] INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
[2025-10-13 21:43:14,561] 
[2025-10-13 21:43:14,561] 
[2025-10-13 21:43:14,561] Starting Routing Task
[2025-10-13 21:43:14,561] INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
[2025-10-13 21:43:14,561] 
[2025-10-13 21:43:14,561] Phase 1 Build RT Design
[2025-10-13 21:43:14,561] Checksum: PlaceDB: e7047661 ConstDB: 0 ShapeSum: f46935d RouteDB: 3d68708c
[2025-10-13 21:43:14,561] Nodegraph reading from file.  Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.6 . Memory (MB): peak = 7076.293 ; gain = 0.000 ; free physical = 10137 ; free virtual = 20749
[2025-10-13 21:43:14,561] WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
[2025-10-13 21:43:14,561] WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-13 21:43:14,561] WARNING: [Route 35-198] Port "s_axis_0_tvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-13 21:43:14,561] WARNING: [Route 35-198] Port "s_axis_0_tdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-13 21:43:14,561] WARNING: [Route 35-198] Port "s_axis_0_tdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-13 21:43:14,561] WARNING: [Route 35-198] Port "s_axis_0_tdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-13 21:43:14,561] WARNING: [Route 35-198] Port "s_axis_0_tdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-13 21:43:14,561] WARNING: [Route 35-198] Port "s_axis_0_tdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-13 21:43:14,561] WARNING: [Route 35-198] Port "s_axis_0_tdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-13 21:43:14,561] WARNING: [Route 35-198] Port "s_axis_0_tdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-13 21:43:14,561] WARNING: [Route 35-198] Port "s_axis_0_tdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-13 21:43:14,561] WARNING: [Route 35-198] Port "m_axis_0_tready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axis_0_tready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-13 21:43:14,561] Post Restoration Checksum: NetGraph: c08471dc NumContArr: 21e6feaa Constraints: 9282f234 Timing: 0
[2025-10-13 21:43:14,561] Phase 1 Build RT Design | Checksum: 174ee62ba
[2025-10-13 21:43:14,561] 
[2025-10-13 21:43:14,561] Time (s): cpu = 00:00:25 ; elapsed = 00:00:07 . Memory (MB): peak = 7076.293 ; gain = 0.000 ; free physical = 10048 ; free virtual = 20626
[2025-10-13 21:43:14,561] 
[2025-10-13 21:43:14,561] Phase 2 Router Initialization
[2025-10-13 21:43:14,561] 
[2025-10-13 21:43:14,561] Phase 2.1 Fix Topology Constraints
[2025-10-13 21:43:14,561] Phase 2.1 Fix Topology Constraints | Checksum: 174ee62ba
[2025-10-13 21:43:14,561] 
[2025-10-13 21:43:14,561] Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 7076.293 ; gain = 0.000 ; free physical = 9981 ; free virtual = 20569
[2025-10-13 21:43:14,561] 
[2025-10-13 21:43:14,561] Phase 2.2 Pre Route Cleanup
[2025-10-13 21:43:14,561] Phase 2.2 Pre Route Cleanup | Checksum: 174ee62ba
[2025-10-13 21:43:14,561] 
[2025-10-13 21:43:14,561] Time (s): cpu = 00:00:26 ; elapsed = 00:00:08 . Memory (MB): peak = 7076.293 ; gain = 0.000 ; free physical = 9974 ; free virtual = 20562
[2025-10-13 21:43:14,561] 
[2025-10-13 21:43:14,561] Phase 2.3 Global Clock Net Routing
[2025-10-13 21:43:14,561]  Number of Nodes with overlaps = 0
[2025-10-13 21:43:14,561] Phase 2.3 Global Clock Net Routing | Checksum: 179b8e5c8
[2025-10-13 21:43:14,561] 
[2025-10-13 21:43:14,561] Time (s): cpu = 00:00:33 ; elapsed = 00:00:14 . Memory (MB): peak = 7076.293 ; gain = 0.000 ; free physical = 9766 ; free virtual = 20379
[2025-10-13 21:43:14,562] 
[2025-10-13 21:43:14,562] Phase 2.4 Update Timing
[2025-10-13 21:43:14,562] Phase 2.4 Update Timing | Checksum: 2500540f5
[2025-10-13 21:43:14,562] 
[2025-10-13 21:43:14,562] Time (s): cpu = 00:00:49 ; elapsed = 00:00:19 . Memory (MB): peak = 7076.293 ; gain = 0.000 ; free physical = 9991 ; free virtual = 20641
[2025-10-13 21:43:14,562] INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.044  | TNS=0.000  | WHS=0.006  | THS=0.000  |
[2025-10-13 21:43:14,562] 
[2025-10-13 21:43:14,562] 
[2025-10-13 21:43:14,562] Router Utilization Summary
[2025-10-13 21:43:14,562]   Global Vertical Routing Utilization    = 6.30227e-05 %
[2025-10-13 21:43:14,562]   Global Horizontal Routing Utilization  = 0.000259606 %
[2025-10-13 21:43:14,562]   Routable Net Status*
[2025-10-13 21:43:14,562]   *Does not include unroutable nets such as driverless and loadless.
[2025-10-13 21:43:14,562]   Run report_route_status for detailed report.
[2025-10-13 21:43:14,562]   Number of Failed Nets               = 52226
[2025-10-13 21:43:14,562]     (Failed Nets is the sum of unrouted and partially routed nets)
[2025-10-13 21:43:14,562]   Number of Unrouted Nets             = 50666
[2025-10-13 21:43:14,562]   Number of Partially Routed Nets     = 1560
[2025-10-13 21:43:14,562]   Number of Node Overlaps             = 5
[2025-10-13 21:43:14,562] 
[2025-10-13 21:43:14,562] Phase 2 Router Initialization | Checksum: 251e10842
[2025-10-13 21:43:14,562] 
[2025-10-13 21:43:14,562] Time (s): cpu = 00:01:33 ; elapsed = 00:00:34 . Memory (MB): peak = 7097.562 ; gain = 21.270 ; free physical = 9915 ; free virtual = 20496
[2025-10-13 21:43:14,562] 
[2025-10-13 21:43:14,562] Phase 3 Initial Routing
[2025-10-13 21:43:14,562] 
[2025-10-13 21:43:14,562] Phase 3.1 Global Routing
[2025-10-13 21:43:14,562] Phase 3.1 Global Routing | Checksum: 251e10842
[2025-10-13 21:43:14,562] 
[2025-10-13 21:43:14,562] Time (s): cpu = 00:01:33 ; elapsed = 00:00:35 . Memory (MB): peak = 7097.562 ; gain = 21.270 ; free physical = 9910 ; free virtual = 20491
[2025-10-13 21:43:14,562] Phase 3 Initial Routing | Checksum: 1f4e704d2
[2025-10-13 21:43:14,562] 
[2025-10-13 21:43:14,562] Time (s): cpu = 00:01:48 ; elapsed = 00:00:40 . Memory (MB): peak = 7097.562 ; gain = 21.270 ; free physical = 9814 ; free virtual = 20406
[2025-10-13 21:43:14,562] 
[2025-10-13 21:43:14,562] Phase 4 Rip-up And Reroute
[2025-10-13 21:43:14,562] 
[2025-10-13 21:43:14,562] Phase 4.1 Global Iteration 0
[2025-10-13 21:43:14,562]  Number of Nodes with overlaps = 2550
[2025-10-13 21:43:14,562]  Number of Nodes with overlaps = 60
[2025-10-13 21:43:14,562]  Number of Nodes with overlaps = 0
[2025-10-13 21:43:14,562] INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.555  | TNS=0.000  | WHS=0.016  | THS=0.000  |
[2025-10-13 21:43:14,562] 
[2025-10-13 21:43:14,562] Phase 4.1 Global Iteration 0 | Checksum: 294158955
[2025-10-13 21:43:14,562] 
[2025-10-13 21:43:14,562] Time (s): cpu = 00:02:36 ; elapsed = 00:00:56 . Memory (MB): peak = 7113.570 ; gain = 37.277 ; free physical = 9703 ; free virtual = 20417
[2025-10-13 21:43:14,562] 
[2025-10-13 21:43:14,562] Phase 4.2 Additional Iteration for Hold
[2025-10-13 21:43:14,562] Phase 4.2 Additional Iteration for Hold | Checksum: 35267d65a
[2025-10-13 21:43:14,562] 
[2025-10-13 21:43:14,562] Time (s): cpu = 00:02:36 ; elapsed = 00:00:56 . Memory (MB): peak = 7113.570 ; gain = 37.277 ; free physical = 9709 ; free virtual = 20412
[2025-10-13 21:43:14,562] Phase 4 Rip-up And Reroute | Checksum: 35267d65a
[2025-10-13 21:43:14,562] 
[2025-10-13 21:43:14,562] Time (s): cpu = 00:02:36 ; elapsed = 00:00:56 . Memory (MB): peak = 7113.570 ; gain = 37.277 ; free physical = 9709 ; free virtual = 20412
[2025-10-13 21:43:14,562] 
[2025-10-13 21:43:14,562] Phase 5 Delay and Skew Optimization
[2025-10-13 21:43:14,562] 
[2025-10-13 21:43:14,562] Phase 5.1 Delay CleanUp
[2025-10-13 21:43:14,562] Phase 5.1 Delay CleanUp | Checksum: 35267d65a
[2025-10-13 21:43:14,562] 
[2025-10-13 21:43:14,562] Time (s): cpu = 00:02:37 ; elapsed = 00:00:57 . Memory (MB): peak = 7113.570 ; gain = 37.277 ; free physical = 9709 ; free virtual = 20412
[2025-10-13 21:43:14,562] 
[2025-10-13 21:43:14,562] Phase 5.2 Clock Skew Optimization
[2025-10-13 21:43:14,562] Phase 5.2 Clock Skew Optimization | Checksum: 35267d65a
[2025-10-13 21:43:14,562] 
[2025-10-13 21:43:14,562] Time (s): cpu = 00:02:37 ; elapsed = 00:00:57 . Memory (MB): peak = 7113.570 ; gain = 37.277 ; free physical = 9709 ; free virtual = 20413
[2025-10-13 21:43:14,562] Phase 5 Delay and Skew Optimization | Checksum: 35267d65a
[2025-10-13 21:43:14,562] 
[2025-10-13 21:43:14,562] Time (s): cpu = 00:02:37 ; elapsed = 00:00:57 . Memory (MB): peak = 7113.570 ; gain = 37.277 ; free physical = 9710 ; free virtual = 20414
[2025-10-13 21:43:14,562] 
[2025-10-13 21:43:14,562] Phase 6 Post Hold Fix
[2025-10-13 21:43:14,562] 
[2025-10-13 21:43:14,562] Phase 6.1 Hold Fix Iter
[2025-10-13 21:43:14,562] 
[2025-10-13 21:43:14,562] Phase 6.1.1 Update Timing
[2025-10-13 21:43:14,562] Phase 6.1.1 Update Timing | Checksum: 2b86445e1
[2025-10-13 21:43:14,562] 
[2025-10-13 21:43:14,562] Time (s): cpu = 00:02:52 ; elapsed = 00:01:01 . Memory (MB): peak = 7113.570 ; gain = 37.277 ; free physical = 9844 ; free virtual = 20423
[2025-10-13 21:43:14,562] INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.555  | TNS=0.000  | WHS=0.016  | THS=0.000  |
[2025-10-13 21:43:14,562] 
[2025-10-13 21:43:14,562] Phase 6.1 Hold Fix Iter | Checksum: 2b86445e1
[2025-10-13 21:43:14,562] 
[2025-10-13 21:43:14,562] Time (s): cpu = 00:02:52 ; elapsed = 00:01:01 . Memory (MB): peak = 7113.570 ; gain = 37.277 ; free physical = 9845 ; free virtual = 20424
[2025-10-13 21:43:14,562] Phase 6 Post Hold Fix | Checksum: 2b86445e1
[2025-10-13 21:43:14,562] 
[2025-10-13 21:43:14,562] Time (s): cpu = 00:02:53 ; elapsed = 00:01:01 . Memory (MB): peak = 7113.570 ; gain = 37.277 ; free physical = 9858 ; free virtual = 20428
[2025-10-13 21:43:14,562] 
[2025-10-13 21:43:14,562] Phase 7 Leaf Clock Prog Delay Opt
[2025-10-13 21:43:14,562] Phase 7 Leaf Clock Prog Delay Opt | Checksum: 34c402747
[2025-10-13 21:43:14,562] 
[2025-10-13 21:43:14,562] Time (s): cpu = 00:03:07 ; elapsed = 00:01:05 . Memory (MB): peak = 7113.570 ; gain = 37.277 ; free physical = 9825 ; free virtual = 20439
[2025-10-13 21:43:14,562] 
[2025-10-13 21:43:14,562] Phase 8 Route finalize
[2025-10-13 21:43:14,562] 
[2025-10-13 21:43:14,562] Router Utilization Summary
[2025-10-13 21:43:14,562]   Global Vertical Routing Utilization    = 3.29473 %
[2025-10-13 21:43:14,562]   Global Horizontal Routing Utilization  = 3.20448 %
[2025-10-13 21:43:14,562]   Routable Net Status*
[2025-10-13 21:43:14,562]   *Does not include unroutable nets such as driverless and loadless.
[2025-10-13 21:43:14,562]   Run report_route_status for detailed report.
[2025-10-13 21:43:14,562]   Number of Failed Nets               = 0
[2025-10-13 21:43:14,562]     (Failed Nets is the sum of unrouted and partially routed nets)
[2025-10-13 21:43:14,562]   Number of Unrouted Nets             = 0
[2025-10-13 21:43:14,562]   Number of Partially Routed Nets     = 0
[2025-10-13 21:43:14,562]   Number of Node Overlaps             = 0
[2025-10-13 21:43:14,562] 
[2025-10-13 21:43:14,562] Phase 8 Route finalize | Checksum: 2d7110e05
[2025-10-13 21:43:14,562] 
[2025-10-13 21:43:14,562] Time (s): cpu = 00:03:09 ; elapsed = 00:01:05 . Memory (MB): peak = 7113.570 ; gain = 37.277 ; free physical = 9824 ; free virtual = 20425
[2025-10-13 21:43:14,562] 
[2025-10-13 21:43:14,562] Phase 9 Verifying routed nets
[2025-10-13 21:43:14,562] 
[2025-10-13 21:43:14,562]  Verification completed successfully
[2025-10-13 21:43:14,562] Phase 9 Verifying routed nets | Checksum: 2d7110e05
[2025-10-13 21:43:14,562] 
[2025-10-13 21:43:14,562] Time (s): cpu = 00:03:09 ; elapsed = 00:01:06 . Memory (MB): peak = 7113.570 ; gain = 37.277 ; free physical = 9820 ; free virtual = 20421
[2025-10-13 21:43:14,562] 
[2025-10-13 21:43:14,562] Phase 10 Depositing Routes
[2025-10-13 21:43:14,562] Phase 10 Depositing Routes | Checksum: 2d7110e05
[2025-10-13 21:43:14,562] 
[2025-10-13 21:43:14,562] Time (s): cpu = 00:03:11 ; elapsed = 00:01:07 . Memory (MB): peak = 7113.570 ; gain = 37.277 ; free physical = 9822 ; free virtual = 20414
[2025-10-13 21:43:14,562] 
[2025-10-13 21:43:14,562] Phase 11 Resolve XTalk
[2025-10-13 21:43:14,562] Phase 11 Resolve XTalk | Checksum: 2d7110e05
[2025-10-13 21:43:14,562] 
[2025-10-13 21:43:14,562] Time (s): cpu = 00:03:11 ; elapsed = 00:01:08 . Memory (MB): peak = 7113.570 ; gain = 37.277 ; free physical = 9821 ; free virtual = 20413
[2025-10-13 21:43:14,562] 
[2025-10-13 21:43:14,562] Phase 12 Post Router Timing
[2025-10-13 21:43:14,562] INFO: [Route 35-57] Estimated Timing Summary | WNS=0.555  | TNS=0.000  | WHS=0.016  | THS=0.000  |
[2025-10-13 21:43:14,562] 
[2025-10-13 21:43:14,562] INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
[2025-10-13 21:43:14,563] Phase 12 Post Router Timing | Checksum: 2d7110e05
[2025-10-13 21:43:14,563] 
[2025-10-13 21:43:14,563] Time (s): cpu = 00:03:20 ; elapsed = 00:01:09 . Memory (MB): peak = 7113.570 ; gain = 37.277 ; free physical = 9828 ; free virtual = 20432
[2025-10-13 21:43:14,563] INFO: [Route 35-16] Router Completed Successfully
[2025-10-13 21:43:14,563] 
[2025-10-13 21:43:14,563] Time (s): cpu = 00:03:20 ; elapsed = 00:01:09 . Memory (MB): peak = 7113.570 ; gain = 37.277 ; free physical = 9980 ; free virtual = 20583
[2025-10-13 21:43:14,563] 
[2025-10-13 21:43:14,563] Routing Is Done.
[2025-10-13 21:43:14,563] INFO: [Common 17-83] Releasing license: Implementation
[2025-10-13 21:43:14,563] 180 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
[2025-10-13 21:43:14,563] route_design completed successfully
[2025-10-13 21:43:14,563] route_design: Time (s): cpu = 00:03:24 ; elapsed = 00:01:11 . Memory (MB): peak = 7113.570 ; gain = 37.277 ; free physical = 9979 ; free virtual = 20582
[2025-10-13 21:43:14,563] INFO: [Timing 38-480] Writing timing data to binary archive.
[2025-10-13 21:43:14,563] Writing XDEF routing.
[2025-10-13 21:43:14,563] Writing XDEF routing logical nets.
[2025-10-13 21:43:14,563] Writing XDEF routing special nets.
[2025-10-13 21:43:14,563] Write XDEF Complete: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 7113.570 ; gain = 0.000 ; free physical = 9664 ; free virtual = 20517
[2025-10-13 21:43:14,563] report_design_analysis: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 7121.574 ; gain = 8.004 ; free physical = 9577 ; free virtual = 20412
[2025-10-13 21:43:14,563] INFO: [Common 17-1381] The checkpoint '/tmp/finn_dev_root/synth_out_of_context_etw18m5v/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/impl_1/finn_design_wrapper_routed.dcp' has been generated.
[2025-10-13 21:43:14,563] write_checkpoint: Time (s): cpu = 00:00:32 ; elapsed = 00:00:18 . Memory (MB): peak = 7121.574 ; gain = 8.004 ; free physical = 9907 ; free virtual = 20563
[2025-10-13 21:43:14,563] INFO: [runtcl-4] Executing : report_drc -file finn_design_wrapper_drc_routed.rpt -pb finn_design_wrapper_drc_routed.pb -rpx finn_design_wrapper_drc_routed.rpx
[2025-10-13 21:43:14,563] Command: report_drc -file finn_design_wrapper_drc_routed.rpt -pb finn_design_wrapper_drc_routed.pb -rpx finn_design_wrapper_drc_routed.rpx
[2025-10-13 21:43:14,563] INFO: [IP_Flow 19-1839] IP Catalog is up to date.
[2025-10-13 21:43:14,563] INFO: [DRC 23-27] Running DRC with 8 threads
[2025-10-13 21:43:14,563] INFO: [Vivado_Tcl 2-168] The results of DRC are in file /tmp/finn_dev_root/synth_out_of_context_etw18m5v/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/impl_1/finn_design_wrapper_drc_routed.rpt.
[2025-10-13 21:43:14,563] report_drc completed successfully
[2025-10-13 21:43:14,563] INFO: [runtcl-4] Executing : report_methodology -file finn_design_wrapper_methodology_drc_routed.rpt -pb finn_design_wrapper_methodology_drc_routed.pb -rpx finn_design_wrapper_methodology_drc_routed.rpx
[2025-10-13 21:43:14,563] Command: report_methodology -file finn_design_wrapper_methodology_drc_routed.rpt -pb finn_design_wrapper_methodology_drc_routed.pb -rpx finn_design_wrapper_methodology_drc_routed.rpx
[2025-10-13 21:43:14,563] INFO: [Timing 38-35] Done setting XDC timing constraints.
[2025-10-13 21:43:14,563] WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
[2025-10-13 21:43:14,563] Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
[2025-10-13 21:43:14,563] INFO: [DRC 23-133] Running Methodology with 8 threads
[2025-10-13 21:43:14,563] INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /tmp/finn_dev_root/synth_out_of_context_etw18m5v/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/impl_1/finn_design_wrapper_methodology_drc_routed.rpt.
[2025-10-13 21:43:14,563] report_methodology completed successfully
[2025-10-13 21:43:14,563] report_methodology: Time (s): cpu = 00:01:08 ; elapsed = 00:00:14 . Memory (MB): peak = 7132.547 ; gain = 0.000 ; free physical = 9870 ; free virtual = 20505
[2025-10-13 21:43:14,563] INFO: [runtcl-4] Executing : report_power -file finn_design_wrapper_power_routed.rpt -pb finn_design_wrapper_power_summary_routed.pb -rpx finn_design_wrapper_power_routed.rpx
[2025-10-13 21:43:14,563] Command: report_power -file finn_design_wrapper_power_routed.rpt -pb finn_design_wrapper_power_summary_routed.pb -rpx finn_design_wrapper_power_routed.rpx
[2025-10-13 21:43:14,563] INFO: [Timing 38-35] Done setting XDC timing constraints.
[2025-10-13 21:43:14,563] Running Vector-less Activity Propagation...
[2025-10-13 21:43:14,563] 
[2025-10-13 21:43:14,563] Finished Running Vector-less Activity Propagation
[2025-10-13 21:43:14,563] 192 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
[2025-10-13 21:43:14,563] report_power completed successfully
[2025-10-13 21:43:14,563] report_power: Time (s): cpu = 00:00:41 ; elapsed = 00:00:11 . Memory (MB): peak = 7156.559 ; gain = 24.012 ; free physical = 9636 ; free virtual = 20453
[2025-10-13 21:43:14,563] INFO: [runtcl-4] Executing : report_route_status -file finn_design_wrapper_route_status.rpt -pb finn_design_wrapper_route_status.pb
[2025-10-13 21:43:14,563] INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file finn_design_wrapper_timing_summary_routed.rpt -pb finn_design_wrapper_timing_summary_routed.pb -rpx finn_design_wrapper_timing_summary_routed.rpx -warn_on_violation
[2025-10-13 21:43:14,563] INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
[2025-10-13 21:43:14,563] INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
[2025-10-13 21:43:14,563] INFO: [runtcl-4] Executing : report_incremental_reuse -file finn_design_wrapper_incremental_reuse_routed.rpt
[2025-10-13 21:43:14,563] INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
[2025-10-13 21:43:14,563] INFO: [runtcl-4] Executing : report_clock_utilization -file finn_design_wrapper_clock_utilization_routed.rpt
[2025-10-13 21:43:14,563] INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file finn_design_wrapper_bus_skew_routed.rpt -pb finn_design_wrapper_bus_skew_routed.pb -rpx finn_design_wrapper_bus_skew_routed.rpx
[2025-10-13 21:43:14,563] INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
[2025-10-13 21:43:14,563] INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
[2025-10-13 21:43:14,563] INFO: [Common 17-206] Exiting Vivado at Mon Oct 13 21:40:12 2025...
[2025-10-13 21:43:14,563] [Mon Oct 13 21:40:23 2025] impl_1 finished
[2025-10-13 21:43:14,563] wait_on_runs: Time (s): cpu = 00:07:17 ; elapsed = 00:15:46 . Memory (MB): peak = 2030.941 ; gain = 0.000 ; free physical = 15350 ; free virtual = 26055
[2025-10-13 21:43:14,563] # open_run impl_1
[2025-10-13 21:43:14,563] INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
[2025-10-13 21:43:14,563] Netlist sorting complete. Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3102.793 ; gain = 0.000 ; free physical = 14124 ; free virtual = 24829
[2025-10-13 21:43:14,563] INFO: [Netlist 29-17] Analyzing 7096 Unisim elements for replacement
[2025-10-13 21:43:14,563] INFO: [Netlist 29-28] Unisim Transformation completed in 108 CPU seconds
[2025-10-13 21:43:14,563] INFO: [Project 1-479] Netlist was created with Vivado 2022.2
[2025-10-13 21:43:14,563] INFO: [Project 1-570] Preparing netlist for logic optimization
[2025-10-13 21:43:14,563] INFO: [Timing 38-478] Restoring timing data from binary archive.
[2025-10-13 21:43:14,563] INFO: [Timing 38-479] Binary timing data restore complete.
[2025-10-13 21:43:14,563] INFO: [Project 1-856] Restoring constraints from binary archive.
[2025-10-13 21:43:14,563] INFO: [Project 1-853] Binary constraint restore complete.
[2025-10-13 21:43:14,563] Reading XDEF placement.
[2025-10-13 21:43:14,563] Reading placer database...
[2025-10-13 21:43:14,563] Reading XDEF routing.
[2025-10-13 21:43:14,563] Read XDEF Files: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 4764.137 ; gain = 135.664 ; free physical = 12847 ; free virtual = 23550
[2025-10-13 21:43:14,563] Restored from archive | CPU: 10.190000 secs | Memory: 173.038765 MB |
[2025-10-13 21:43:14,563] Finished XDEF File Restore: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 4764.137 ; gain = 135.664 ; free physical = 12847 ; free virtual = 23550
[2025-10-13 21:43:14,563] Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 5133.707 ; gain = 0.000 ; free physical = 12492 ; free virtual = 23196
[2025-10-13 21:43:14,563] INFO: [Project 1-111] Unisim Transformation Summary:
[2025-10-13 21:43:14,563]   A total of 5363 instances were transformed.
[2025-10-13 21:43:14,563]   DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 1176 instances
[2025-10-13 21:43:14,563]   RAM16X1S => RAM32X1S (RAMS32): 4175 instances
[2025-10-13 21:43:14,563]   RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 10 instances
[2025-10-13 21:43:14,563]   RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances
[2025-10-13 21:43:14,563] 
[2025-10-13 21:43:14,563] open_run: Time (s): cpu = 00:02:31 ; elapsed = 00:02:23 . Memory (MB): peak = 5133.707 ; gain = 3102.766 ; free physical = 12492 ; free virtual = 23196
[2025-10-13 21:43:14,563] # report_utilization
[2025-10-13 21:43:14,563] Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
[2025-10-13 21:43:14,563] ------------------------------------------------------------------------------------
[2025-10-13 21:43:14,563] | Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
[2025-10-13 21:43:14,563] | Date         : Mon Oct 13 21:42:46 2025
[2025-10-13 21:43:14,563] | Host         : finn_dev_root running 64-bit Ubuntu 22.04.1 LTS
[2025-10-13 21:43:14,563] | Command      : report_utilization
[2025-10-13 21:43:14,563] | Design       : finn_design_wrapper
[2025-10-13 21:43:14,563] | Device       : xczu7ev-ffvc1156-2-e
[2025-10-13 21:43:14,563] | Speed File   : -2
[2025-10-13 21:43:14,563] | Design State : Routed
[2025-10-13 21:43:14,563] ------------------------------------------------------------------------------------
[2025-10-13 21:43:14,563] 
[2025-10-13 21:43:14,563] Utilization Design Information
[2025-10-13 21:43:14,563] 
[2025-10-13 21:43:14,563] Table of Contents
[2025-10-13 21:43:14,563] -----------------
[2025-10-13 21:43:14,563] 1. CLB Logic
[2025-10-13 21:43:14,563] 1.1 Summary of Registers by Type
[2025-10-13 21:43:14,563] 2. CLB Logic Distribution
[2025-10-13 21:43:14,563] 3. BLOCKRAM
[2025-10-13 21:43:14,563] 4. ARITHMETIC
[2025-10-13 21:43:14,563] 5. I/O
[2025-10-13 21:43:14,563] 6. CLOCK
[2025-10-13 21:43:14,563] 7. ADVANCED
[2025-10-13 21:43:14,563] 8. CONFIGURATION
[2025-10-13 21:43:14,563] 9. Primitives
[2025-10-13 21:43:14,563] 10. Black Boxes
[2025-10-13 21:43:14,563] 11. Instantiated Netlists
[2025-10-13 21:43:14,563] 
[2025-10-13 21:43:14,563] 1. CLB Logic
[2025-10-13 21:43:14,563] ------------
[2025-10-13 21:43:14,563] 
[2025-10-13 21:43:14,563] +----------------------------+-------+-------+------------+-----------+-------+
[2025-10-13 21:43:14,563] |          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
[2025-10-13 21:43:14,563] +----------------------------+-------+-------+------------+-----------+-------+
[2025-10-13 21:43:14,563] | CLB LUTs                   | 19221 |     0 |          0 |    230400 |  8.34 |
[2025-10-13 21:43:14,563] |   LUT as Logic             | 16699 |     0 |          0 |    230400 |  7.25 |
[2025-10-13 21:43:14,563] |   LUT as Memory            |  2522 |     0 |          0 |    101760 |  2.48 |
[2025-10-13 21:43:14,563] |     LUT as Distributed RAM |  2170 |     0 |            |           |       |
[2025-10-13 21:43:14,563] |     LUT as Shift Register  |   352 |     0 |            |           |       |
[2025-10-13 21:43:14,563] | CLB Registers              | 21017 |     0 |          0 |    460800 |  4.56 |
[2025-10-13 21:43:14,563] |   Register as Flip Flop    | 21017 |     0 |          0 |    460800 |  4.56 |
[2025-10-13 21:43:14,563] |   Register as Latch        |     0 |     0 |          0 |    460800 |  0.00 |
[2025-10-13 21:43:14,563] | CARRY8                     |  1605 |     0 |          0 |     28800 |  5.57 |
[2025-10-13 21:43:14,564] | F7 Muxes                   |   128 |     0 |          0 |    115200 |  0.11 |
[2025-10-13 21:43:14,564] | F8 Muxes                   |     0 |     0 |          0 |     57600 |  0.00 |
[2025-10-13 21:43:14,564] | F9 Muxes                   |     0 |     0 |          0 |     28800 |  0.00 |
[2025-10-13 21:43:14,564] +----------------------------+-------+-------+------------+-----------+-------+
[2025-10-13 21:43:14,564] * Warning! LUT value is adjusted to account for LUT combining.
[2025-10-13 21:43:14,564] 
[2025-10-13 21:43:14,564] 
[2025-10-13 21:43:14,564] 1.1 Summary of Registers by Type
[2025-10-13 21:43:14,564] --------------------------------
[2025-10-13 21:43:14,564] 
[2025-10-13 21:43:14,564] +-------+--------------+-------------+--------------+
[2025-10-13 21:43:14,564] | Total | Clock Enable | Synchronous | Asynchronous |
[2025-10-13 21:43:14,564] +-------+--------------+-------------+--------------+
[2025-10-13 21:43:14,564] | 0     |            _ |           - |            - |
[2025-10-13 21:43:14,564] | 0     |            _ |           - |          Set |
[2025-10-13 21:43:14,564] | 0     |            _ |           - |        Reset |
[2025-10-13 21:43:14,564] | 0     |            _ |         Set |            - |
[2025-10-13 21:43:14,564] | 0     |            _ |       Reset |            - |
[2025-10-13 21:43:14,564] | 0     |          Yes |           - |            - |
[2025-10-13 21:43:14,564] | 0     |          Yes |           - |          Set |
[2025-10-13 21:43:14,564] | 0     |          Yes |           - |        Reset |
[2025-10-13 21:43:14,564] | 23    |          Yes |         Set |            - |
[2025-10-13 21:43:14,564] | 20994 |          Yes |       Reset |            - |
[2025-10-13 21:43:14,564] +-------+--------------+-------------+--------------+
[2025-10-13 21:43:14,564] 
[2025-10-13 21:43:14,564] 
[2025-10-13 21:43:14,564] 2. CLB Logic Distribution
[2025-10-13 21:43:14,564] -------------------------
[2025-10-13 21:43:14,564] 
[2025-10-13 21:43:14,564] +--------------------------------------------+-------+-------+------------+-----------+-------+
[2025-10-13 21:43:14,564] |                  Site Type                 |  Used | Fixed | Prohibited | Available | Util% |
[2025-10-13 21:43:14,564] +--------------------------------------------+-------+-------+------------+-----------+-------+
[2025-10-13 21:43:14,564] | CLB                                        |  4561 |     0 |          0 |     28800 | 15.84 |
[2025-10-13 21:43:14,564] |   CLBL                                     |  1858 |     0 |            |           |       |
[2025-10-13 21:43:14,564] |   CLBM                                     |  2703 |     0 |            |           |       |
[2025-10-13 21:43:14,564] | LUT as Logic                               | 16699 |     0 |          0 |    230400 |  7.25 |
[2025-10-13 21:43:14,564] |   using O5 output only                     |   218 |       |            |           |       |
[2025-10-13 21:43:14,564] |   using O6 output only                     | 10754 |       |            |           |       |
[2025-10-13 21:43:14,564] |   using O5 and O6                          |  5727 |       |            |           |       |
[2025-10-13 21:43:14,564] | LUT as Memory                              |  2522 |     0 |          0 |    101760 |  2.48 |
[2025-10-13 21:43:14,564] |   LUT as Distributed RAM                   |  2170 |     0 |            |           |       |
[2025-10-13 21:43:14,564] |     using O5 output only                   |     0 |       |            |           |       |
[2025-10-13 21:43:14,564] |     using O6 output only                   |     1 |       |            |           |       |
[2025-10-13 21:43:14,564] |     using O5 and O6                        |  2169 |       |            |           |       |
[2025-10-13 21:43:14,564] |   LUT as Shift Register                    |   352 |     0 |            |           |       |
[2025-10-13 21:43:14,564] |     using O5 output only                   |     0 |       |            |           |       |
[2025-10-13 21:43:14,564] |     using O6 output only                   |   352 |       |            |           |       |
[2025-10-13 21:43:14,564] |     using O5 and O6                        |     0 |       |            |           |       |
[2025-10-13 21:43:14,564] | CLB Registers                              | 21017 |     0 |          0 |    460800 |  4.56 |
[2025-10-13 21:43:14,564] |   Register driven from within the CLB      |  5696 |       |            |           |       |
[2025-10-13 21:43:14,564] |   Register driven from outside the CLB     | 15321 |       |            |           |       |
[2025-10-13 21:43:14,564] |     LUT in front of the register is unused | 11689 |       |            |           |       |
[2025-10-13 21:43:14,564] |     LUT in front of the register is used   |  3632 |       |            |           |       |
[2025-10-13 21:43:14,564] | Unique Control Sets                        |    84 |       |          0 |     57600 |  0.15 |
[2025-10-13 21:43:14,564] +--------------------------------------------+-------+-------+------------+-----------+-------+
[2025-10-13 21:43:14,564] * * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.
[2025-10-13 21:43:14,564] 
[2025-10-13 21:43:14,564] 
[2025-10-13 21:43:14,564] 3. BLOCKRAM
[2025-10-13 21:43:14,564] -----------
[2025-10-13 21:43:14,564] 
[2025-10-13 21:43:14,564] +----------------+------+-------+------------+-----------+-------+
[2025-10-13 21:43:14,564] |    Site Type   | Used | Fixed | Prohibited | Available | Util% |
[2025-10-13 21:43:14,564] +----------------+------+-------+------------+-----------+-------+
[2025-10-13 21:43:14,564] | Block RAM Tile |    0 |     0 |          0 |       312 |  0.00 |
[2025-10-13 21:43:14,564] |   RAMB36/FIFO* |    0 |     0 |          0 |       312 |  0.00 |
[2025-10-13 21:43:14,564] |   RAMB18       |    0 |     0 |          0 |       624 |  0.00 |
[2025-10-13 21:43:14,564] | URAM           |    0 |     0 |          0 |        96 |  0.00 |
[2025-10-13 21:43:14,564] +----------------+------+-------+------------+-----------+-------+
[2025-10-13 21:43:14,564] * Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2
[2025-10-13 21:43:14,564] 
[2025-10-13 21:43:14,564] 
[2025-10-13 21:43:14,564] 4. ARITHMETIC
[2025-10-13 21:43:14,564] -------------
[2025-10-13 21:43:14,564] 
[2025-10-13 21:43:14,564] +----------------+------+-------+------------+-----------+-------+
[2025-10-13 21:43:14,564] |    Site Type   | Used | Fixed | Prohibited | Available | Util% |
[2025-10-13 21:43:14,564] +----------------+------+-------+------------+-----------+-------+
[2025-10-13 21:43:14,564] | DSPs           | 1176 |     0 |          0 |      1728 | 68.06 |
[2025-10-13 21:43:14,564] |   DSP48E2 only | 1176 |       |            |           |       |
[2025-10-13 21:43:14,564] +----------------+------+-------+------------+-----------+-------+
[2025-10-13 21:43:14,564] 
[2025-10-13 21:43:14,564] 
[2025-10-13 21:43:14,564] 5. I/O
[2025-10-13 21:43:14,564] ------
[2025-10-13 21:43:14,564] 
[2025-10-13 21:43:14,564] +------------------+------+-------+------------+-----------+-------+
[2025-10-13 21:43:14,564] |     Site Type    | Used | Fixed | Prohibited | Available | Util% |
[2025-10-13 21:43:14,564] +------------------+------+-------+------------+-----------+-------+
[2025-10-13 21:43:14,564] | Bonded IOB       |    0 |     0 |          0 |       360 |  0.00 |
[2025-10-13 21:43:14,564] | HPIOB_M          |    0 |     0 |          0 |       144 |  0.00 |
[2025-10-13 21:43:14,564] | HPIOB_S          |    0 |     0 |          0 |       144 |  0.00 |
[2025-10-13 21:43:14,564] | HDIOB_M          |    0 |     0 |          0 |        24 |  0.00 |
[2025-10-13 21:43:14,564] | HDIOB_S          |    0 |     0 |          0 |        24 |  0.00 |
[2025-10-13 21:43:14,564] | HPIOB_SNGL       |    0 |     0 |          0 |        24 |  0.00 |
[2025-10-13 21:43:14,564] | HPIOBDIFFINBUF   |    0 |     0 |          0 |       192 |  0.00 |
[2025-10-13 21:43:14,564] | HPIOBDIFFOUTBUF  |    0 |     0 |          0 |       192 |  0.00 |
[2025-10-13 21:43:14,564] | HDIOBDIFFINBUF   |    0 |     0 |          0 |        48 |  0.00 |
[2025-10-13 21:43:14,564] | BITSLICE_CONTROL |    0 |     0 |          0 |        64 |  0.00 |
[2025-10-13 21:43:14,564] | BITSLICE_RX_TX   |    0 |     0 |          0 |      2496 |  0.00 |
[2025-10-13 21:43:14,564] | BITSLICE_TX      |    0 |     0 |          0 |        64 |  0.00 |
[2025-10-13 21:43:14,564] | RIU_OR           |    0 |     0 |          0 |        32 |  0.00 |
[2025-10-13 21:43:14,564] +------------------+------+-------+------------+-----------+-------+
[2025-10-13 21:43:14,564] 
[2025-10-13 21:43:14,564] 
[2025-10-13 21:43:14,564] 6. CLOCK
[2025-10-13 21:43:14,564] --------
[2025-10-13 21:43:14,564] 
[2025-10-13 21:43:14,564] +----------------------+------+-------+------------+-----------+-------+
[2025-10-13 21:43:14,564] |       Site Type      | Used | Fixed | Prohibited | Available | Util% |
[2025-10-13 21:43:14,564] +----------------------+------+-------+------------+-----------+-------+
[2025-10-13 21:43:14,564] | GLOBAL CLOCK BUFFERs |    6 |     0 |          0 |       544 |  1.10 |
[2025-10-13 21:43:14,564] |   BUFGCE             |    6 |     0 |          0 |       208 |  2.88 |
[2025-10-13 21:43:14,564] |   BUFGCE_DIV         |    0 |     0 |          0 |        32 |  0.00 |
[2025-10-13 21:43:14,564] |   BUFG_GT            |    0 |     0 |          0 |       144 |  0.00 |
[2025-10-13 21:43:14,564] |   BUFG_PS            |    0 |     0 |          0 |        96 |  0.00 |
[2025-10-13 21:43:14,564] |   BUFGCTRL*          |    0 |     0 |          0 |        64 |  0.00 |
[2025-10-13 21:43:14,564] | PLL                  |    0 |     0 |          0 |        16 |  0.00 |
[2025-10-13 21:43:14,564] | MMCM                 |    0 |     0 |          0 |         8 |  0.00 |
[2025-10-13 21:43:14,564] +----------------------+------+-------+------------+-----------+-------+
[2025-10-13 21:43:14,564] * Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.
[2025-10-13 21:43:14,564] 
[2025-10-13 21:43:14,564] 
[2025-10-13 21:43:14,565] 7. ADVANCED
[2025-10-13 21:43:14,565] -----------
[2025-10-13 21:43:14,565] 
[2025-10-13 21:43:14,565] +-----------------+------+-------+------------+-----------+-------+
[2025-10-13 21:43:14,565] |    Site Type    | Used | Fixed | Prohibited | Available | Util% |
[2025-10-13 21:43:14,565] +-----------------+------+-------+------------+-----------+-------+
[2025-10-13 21:43:14,565] | GTHE4_CHANNEL   |    0 |     0 |          0 |        20 |  0.00 |
[2025-10-13 21:43:14,565] | GTHE4_COMMON    |    0 |     0 |          0 |         5 |  0.00 |
[2025-10-13 21:43:14,565] | OBUFDS_GTE4     |    0 |     0 |          0 |        10 |  0.00 |
[2025-10-13 21:43:14,565] | OBUFDS_GTE4_ADV |    0 |     0 |          0 |        10 |  0.00 |
[2025-10-13 21:43:14,565] | PCIE40E4        |    0 |     0 |          0 |         2 |  0.00 |
[2025-10-13 21:43:14,565] | PS8             |    0 |     0 |          0 |         1 |  0.00 |
[2025-10-13 21:43:14,565] | SYSMONE4        |    0 |     0 |          0 |         1 |  0.00 |
[2025-10-13 21:43:14,565] | VCU             |    0 |     0 |          0 |         1 |  0.00 |
[2025-10-13 21:43:14,565] +-----------------+------+-------+------------+-----------+-------+
[2025-10-13 21:43:14,565] 
[2025-10-13 21:43:14,565] 
[2025-10-13 21:43:14,565] 8. CONFIGURATION
[2025-10-13 21:43:14,565] ----------------
[2025-10-13 21:43:14,565] 
[2025-10-13 21:43:14,565] +-------------+------+-------+------------+-----------+-------+
[2025-10-13 21:43:14,565] |  Site Type  | Used | Fixed | Prohibited | Available | Util% |
[2025-10-13 21:43:14,565] +-------------+------+-------+------------+-----------+-------+
[2025-10-13 21:43:14,565] | BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
[2025-10-13 21:43:14,565] | DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
[2025-10-13 21:43:14,565] | EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
[2025-10-13 21:43:14,565] | FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
[2025-10-13 21:43:14,565] | ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
[2025-10-13 21:43:14,565] | MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
[2025-10-13 21:43:14,565] | STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
[2025-10-13 21:43:14,565] +-------------+------+-------+------------+-----------+-------+
[2025-10-13 21:43:14,565] 
[2025-10-13 21:43:14,565] 
[2025-10-13 21:43:14,565] 9. Primitives
[2025-10-13 21:43:14,565] -------------
[2025-10-13 21:43:14,565] 
[2025-10-13 21:43:14,565] +----------+-------+---------------------+
[2025-10-13 21:43:14,565] | Ref Name |  Used | Functional Category |
[2025-10-13 21:43:14,565] +----------+-------+---------------------+
[2025-10-13 21:43:14,565] | FDRE     | 20994 |            Register |
[2025-10-13 21:43:14,565] | LUT2     | 11641 |                 CLB |
[2025-10-13 21:43:14,565] | LUT3     |  5957 |                 CLB |
[2025-10-13 21:43:14,565] | RAMS32   |  4195 |                 CLB |
[2025-10-13 21:43:14,565] | LUT4     |  1991 |                 CLB |
[2025-10-13 21:43:14,565] | CARRY8   |  1605 |                 CLB |
[2025-10-13 21:43:14,565] | LUT1     |  1189 |                 CLB |
[2025-10-13 21:43:14,565] | DSP48E2  |  1176 |          Arithmetic |
[2025-10-13 21:43:14,565] | LUT5     |   898 |                 CLB |
[2025-10-13 21:43:14,565] | LUT6     |   750 |                 CLB |
[2025-10-13 21:43:14,565] | SRLC32E  |   352 |                 CLB |
[2025-10-13 21:43:14,565] | RAMD32   |   144 |                 CLB |
[2025-10-13 21:43:14,565] | MUXF7    |   128 |                 CLB |
[2025-10-13 21:43:14,565] | FDSE     |    23 |            Register |
[2025-10-13 21:43:14,565] | BUFGCE   |     6 |               Clock |
[2025-10-13 21:43:14,565] +----------+-------+---------------------+
[2025-10-13 21:43:14,565] 
[2025-10-13 21:43:14,565] 
[2025-10-13 21:43:14,565] 10. Black Boxes
[2025-10-13 21:43:14,565] ---------------
[2025-10-13 21:43:14,565] 
[2025-10-13 21:43:14,565] +----------+------+
[2025-10-13 21:43:14,565] | Ref Name | Used |
[2025-10-13 21:43:14,565] +----------+------+
[2025-10-13 21:43:14,565] 
[2025-10-13 21:43:14,565] 
[2025-10-13 21:43:14,565] 11. Instantiated Netlists
[2025-10-13 21:43:14,565] -------------------------
[2025-10-13 21:43:14,565] 
[2025-10-13 21:43:14,565] +----------+------+
[2025-10-13 21:43:14,565] | Ref Name | Used |
[2025-10-13 21:43:14,565] +----------+------+
[2025-10-13 21:43:14,565] 
[2025-10-13 21:43:14,565] 
[2025-10-13 21:43:14,565] # report_timing
[2025-10-13 21:43:14,565] INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: max.
[2025-10-13 21:43:14,565] INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
[2025-10-13 21:43:14,565] WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
[2025-10-13 21:43:14,565] Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
[2025-10-13 21:43:14,565] INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
[2025-10-13 21:43:14,565] Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
[2025-10-13 21:43:14,565] -----------------------------------------------------------------------------------------
[2025-10-13 21:43:14,565] | Tool Version      : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
[2025-10-13 21:43:14,565] | Date              : Mon Oct 13 21:42:53 2025
[2025-10-13 21:43:14,565] | Host              : finn_dev_root running 64-bit Ubuntu 22.04.1 LTS
[2025-10-13 21:43:14,565] | Command           : report_timing
[2025-10-13 21:43:14,565] | Design            : finn_design_wrapper
[2025-10-13 21:43:14,565] | Device            : xczu7ev-ffvc1156
[2025-10-13 21:43:14,565] | Speed File        : -2  PRODUCTION 1.30 05-15-2022
[2025-10-13 21:43:14,565] | Temperature Grade : E
[2025-10-13 21:43:14,565] -----------------------------------------------------------------------------------------
[2025-10-13 21:43:14,565] 
[2025-10-13 21:43:14,565] Timing Report
[2025-10-13 21:43:14,565] 
[2025-10-13 21:43:14,565] Slack (MET) :             0.555ns  (required time - arrival time)
[2025-10-13 21:43:14,565]   Source:                 finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/r_V_14_reg_52928_pp0_iter1_reg_reg[3]/C
[2025-10-13 21:43:14,565]                             (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
[2025-10-13 21:43:14,565]   Destination:            finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mul_4s_4ns_8_1_1_U372/dout/DSP_A_B_DATA_INST/A[3]
[2025-10-13 21:43:14,565]                             (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
[2025-10-13 21:43:14,565]   Path Group:             ap_clk
[2025-10-13 21:43:14,565]   Path Type:              Setup (Max at Slow Process Corner)
[2025-10-13 21:43:14,565]   Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
[2025-10-13 21:43:14,565]   Data Path Delay:        9.168ns  (logic 0.079ns (0.862%)  route 9.089ns (99.138%))
[2025-10-13 21:43:14,565]   Logic Levels:           0
[2025-10-13 21:43:14,565]   Clock Path Skew:        0.014ns (DCD - SCD + CPR)
[2025-10-13 21:43:14,565]     Destination Clock Delay (DCD):    0.043ns = ( 10.043 - 10.000 )
[2025-10-13 21:43:14,565]     Source Clock Delay      (SCD):    0.029ns
[2025-10-13 21:43:14,565]     Clock Pessimism Removal (CPR):    0.000ns
[2025-10-13 21:43:14,565]   Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
[2025-10-13 21:43:14,565]     Total System Jitter     (TSJ):    0.071ns
[2025-10-13 21:43:14,565]     Total Input Jitter      (TIJ):    0.000ns
[2025-10-13 21:43:14,565]     Discrete Jitter          (DJ):    0.000ns
[2025-10-13 21:43:14,565]     Phase Error              (PE):    0.000ns
[2025-10-13 21:43:14,565] 
[2025-10-13 21:43:14,565]     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
[2025-10-13 21:43:14,565]   -------------------------------------------------------------------    -------------------
[2025-10-13 21:43:14,565]                          (clock ap_clk rise edge)     0.000     0.000 r
[2025-10-13 21:43:14,565]                                                       0.000     0.000 r  ap_clk (IN)
[2025-10-13 21:43:14,565]                          net (fo=32379, unset)        0.029     0.029    finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_clk
[2025-10-13 21:43:14,566]     SLICE_X72Y213        FDRE                                         r  finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/r_V_14_reg_52928_pp0_iter1_reg_reg[3]/C
[2025-10-13 21:43:14,566]   -------------------------------------------------------------------    -------------------
[2025-10-13 21:43:14,566]     SLICE_X72Y213        FDRE (Prop_GFF_SLICEL_C_Q)
[2025-10-13 21:43:14,566]                                                       0.079     0.108 r  finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/r_V_14_reg_52928_pp0_iter1_reg_reg[3]/Q
[2025-10-13 21:43:14,566]                          net (fo=54, routed)          9.089     9.197    finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mul_4s_4ns_8_1_1_U372/dout/A[3]
[2025-10-13 21:43:14,566]     DSP48E2_X6Y30        DSP_A_B_DATA                                 r  finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mul_4s_4ns_8_1_1_U372/dout/DSP_A_B_DATA_INST/A[3]
[2025-10-13 21:43:14,566]   -------------------------------------------------------------------    -------------------
[2025-10-13 21:43:14,566] 
[2025-10-13 21:43:14,566]                          (clock ap_clk rise edge)    10.000    10.000 r
[2025-10-13 21:43:14,566]                                                       0.000    10.000 r  ap_clk (IN)
[2025-10-13 21:43:14,566]                          net (fo=32379, unset)        0.043    10.043    finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mul_4s_4ns_8_1_1_U372/dout/CLK
[2025-10-13 21:43:14,566]     DSP48E2_X6Y30        DSP_A_B_DATA                                 r  finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mul_4s_4ns_8_1_1_U372/dout/DSP_A_B_DATA_INST/CLK
[2025-10-13 21:43:14,566]                          clock pessimism              0.000    10.043
[2025-10-13 21:43:14,566]                          clock uncertainty           -0.035    10.008
[2025-10-13 21:43:14,566]     DSP48E2_X6Y30        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[3])
[2025-10-13 21:43:14,566]                                                      -0.256     9.752    finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mul_4s_4ns_8_1_1_U372/dout/DSP_A_B_DATA_INST
[2025-10-13 21:43:14,566]   -------------------------------------------------------------------
[2025-10-13 21:43:14,566]                          required time                          9.752
[2025-10-13 21:43:14,566]                          arrival time                          -9.197
[2025-10-13 21:43:14,566]   -------------------------------------------------------------------
[2025-10-13 21:43:14,566]                          slack                                  0.555
[2025-10-13 21:43:14,566] 
[2025-10-13 21:43:14,566] 
[2025-10-13 21:43:14,566] 
[2025-10-13 21:43:14,566] 
[2025-10-13 21:43:14,566] report_timing: Time (s): cpu = 00:00:31 ; elapsed = 00:00:06 . Memory (MB): peak = 5329.414 ; gain = 195.707 ; free physical = 12148 ; free virtual = 22914
[2025-10-13 21:43:14,566] # report_power
[2025-10-13 21:43:14,566] Command: report_power
[2025-10-13 21:43:14,566] Running Vector-less Activity Propagation...
[2025-10-13 21:43:14,566] 
[2025-10-13 21:43:14,566] Finished Running Vector-less Activity Propagation
[2025-10-13 21:43:14,566] Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
[2025-10-13 21:43:14,566] ----------------------------------------------------------------------------------------
[2025-10-13 21:43:14,566] | Tool Version     : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
[2025-10-13 21:43:14,566] | Date             : Mon Oct 13 21:43:00 2025
[2025-10-13 21:43:14,566] | Host             : finn_dev_root running 64-bit Ubuntu 22.04.1 LTS
[2025-10-13 21:43:14,566] | Command          : report_power
[2025-10-13 21:43:14,566] | Design           : finn_design_wrapper
[2025-10-13 21:43:14,566] | Device           : xczu7ev-ffvc1156-2-e
[2025-10-13 21:43:14,566] | Design State     : routed
[2025-10-13 21:43:14,566] | Grade            : extended
[2025-10-13 21:43:14,566] | Process          : typical
[2025-10-13 21:43:14,566] | Characterization : Production
[2025-10-13 21:43:14,566] ----------------------------------------------------------------------------------------
[2025-10-13 21:43:14,566] 
[2025-10-13 21:43:14,566] Power Report
[2025-10-13 21:43:14,566] 
[2025-10-13 21:43:14,566] Table of Contents
[2025-10-13 21:43:14,566] -----------------
[2025-10-13 21:43:14,566] 1. Summary
[2025-10-13 21:43:14,566] 1.1 On-Chip Components
[2025-10-13 21:43:14,566] 1.2 Power Supply Summary
[2025-10-13 21:43:14,566] 1.3 Confidence Level
[2025-10-13 21:43:14,566] 2. Settings
[2025-10-13 21:43:14,566] 2.1 Environment
[2025-10-13 21:43:14,566] 2.2 Clock Constraints
[2025-10-13 21:43:14,566] 3. Detailed Reports
[2025-10-13 21:43:14,566] 3.1 By Hierarchy
[2025-10-13 21:43:14,566] 
[2025-10-13 21:43:14,566] 1. Summary
[2025-10-13 21:43:14,566] ----------
[2025-10-13 21:43:14,566] 
[2025-10-13 21:43:14,566] +--------------------------+--------------+
[2025-10-13 21:43:14,566] | Total On-Chip Power (W)  | 0.919        |
[2025-10-13 21:43:14,566] | Design Power Budget (W)  | Unspecified* |
[2025-10-13 21:43:14,566] | Power Budget Margin (W)  | NA           |
[2025-10-13 21:43:14,566] | Dynamic (W)              | 0.325        |
[2025-10-13 21:43:14,566] | Device Static (W)        | 0.593        |
[2025-10-13 21:43:14,566] | Effective TJA (C/W)      | 1.0          |
[2025-10-13 21:43:14,566] | Max Ambient (C)          | 99.1         |
[2025-10-13 21:43:14,566] | Junction Temperature (C) | 25.9         |
[2025-10-13 21:43:14,566] | Confidence Level         | Medium       |
[2025-10-13 21:43:14,566] | Setting File             | ---          |
[2025-10-13 21:43:14,566] | Simulation Activity File | ---          |
[2025-10-13 21:43:14,566] | Design Nets Matched      | NA           |
[2025-10-13 21:43:14,566] +--------------------------+--------------+
[2025-10-13 21:43:14,566] * Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>
[2025-10-13 21:43:14,566] 
[2025-10-13 21:43:14,566] 
[2025-10-13 21:43:14,566] 1.1 On-Chip Components
[2025-10-13 21:43:14,566] ----------------------
[2025-10-13 21:43:14,566] 
[2025-10-13 21:43:14,566] +--------------------------+-----------+----------+-----------+-----------------+
[2025-10-13 21:43:14,566] | On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
[2025-10-13 21:43:14,566] +--------------------------+-----------+----------+-----------+-----------------+
[2025-10-13 21:43:14,566] | Clocks                   |     0.068 |        3 |       --- |             --- |
[2025-10-13 21:43:14,566] | CLB Logic                |     0.081 |    52187 |       --- |             --- |
[2025-10-13 21:43:14,566] |   LUT as Logic           |     0.057 |    16699 |    230400 |            7.25 |
[2025-10-13 21:43:14,566] |   LUT as Distributed RAM |     0.020 |     2170 |    101760 |            2.13 |
[2025-10-13 21:43:14,566] |   CARRY8                 |     0.004 |     1605 |     28800 |            5.57 |
[2025-10-13 21:43:14,566] |   Register               |    <0.001 |    21017 |    460800 |            4.56 |
[2025-10-13 21:43:14,566] |   LUT as Shift Register  |    <0.001 |      352 |    101760 |            0.35 |
[2025-10-13 21:43:14,566] |   BUFG                   |    <0.001 |        6 |        64 |            9.38 |
[2025-10-13 21:43:14,566] |   Others                 |     0.000 |     2314 |       --- |             --- |
[2025-10-13 21:43:14,566] |   F7/F8 Muxes            |     0.000 |      128 |    230400 |            0.06 |
[2025-10-13 21:43:14,566] | Signals                  |     0.048 |    52231 |       --- |             --- |
[2025-10-13 21:43:14,566] | DSPs                     |     0.129 |     1176 |      1728 |           68.06 |
[2025-10-13 21:43:14,566] | Static Power             |     0.593 |          |           |                 |
[2025-10-13 21:43:14,566] | Total                    |     0.919 |          |           |                 |
[2025-10-13 21:43:14,566] +--------------------------+-----------+----------+-----------+-----------------+
[2025-10-13 21:43:14,566] 
[2025-10-13 21:43:14,566] 
[2025-10-13 21:43:14,566] 1.2 Power Supply Summary
[2025-10-13 21:43:14,566] ------------------------
[2025-10-13 21:43:14,566] 
[2025-10-13 21:43:14,566] +-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
[2025-10-13 21:43:14,566] | Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
[2025-10-13 21:43:14,566] +-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
[2025-10-13 21:43:14,566] | Vccint          |       0.850 |     0.520 |       0.383 |      0.137 |       NA    | Unspecified | NA         |
[2025-10-13 21:43:14,566] | Vccint_io       |       0.850 |     0.070 |       0.000 |      0.070 |       NA    | Unspecified | NA         |
[2025-10-13 21:43:14,566] | Vccbram         |       0.850 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
[2025-10-13 21:43:14,566] | Vccaux          |       1.800 |     0.148 |       0.000 |      0.148 |       NA    | Unspecified | NA         |
[2025-10-13 21:43:14,566] | Vccaux_io       |       1.800 |     0.055 |       0.000 |      0.055 |       NA    | Unspecified | NA         |
[2025-10-13 21:43:14,566] | Vcco33          |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-10-13 21:43:14,566] | Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-10-13 21:43:14,566] | Vcco18          |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-10-13 21:43:14,567] | Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-10-13 21:43:14,567] | Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-10-13 21:43:14,567] | Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-10-13 21:43:14,567] | Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-10-13 21:43:14,567] | Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |       NA    | Unspecified | NA         |
[2025-10-13 21:43:14,567] | VCC_PSINTFP     |       0.850 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-10-13 21:43:14,567] | VCC_PSINTLP     |       0.850 |     0.005 |       0.000 |      0.005 |       NA    | Unspecified | NA         |
[2025-10-13 21:43:14,567] | VPS_MGTRAVCC    |       0.850 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-10-13 21:43:14,567] | VCC_PSINTFP_DDR |       0.850 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-10-13 21:43:14,567] | VCC_PSPLL       |       1.200 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
[2025-10-13 21:43:14,567] | VPS_MGTRAVTT    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-10-13 21:43:14,567] | VCCO_PSDDR_504  |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-10-13 21:43:14,567] | VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
[2025-10-13 21:43:14,567] | VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-10-13 21:43:14,567] | VCC_PSDDR_PLL   |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-10-13 21:43:14,567] | VCCO_PSIO0_500  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-10-13 21:43:14,567] | VCCO_PSIO1_501  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-10-13 21:43:14,567] | VCCO_PSIO2_502  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-10-13 21:43:14,567] | VCCO_PSIO3_503  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-10-13 21:43:14,567] | VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
[2025-10-13 21:43:14,567] | VCCINT_VCU      |       0.900 |     0.025 |       0.000 |      0.025 |       NA    | Unspecified | NA         |
[2025-10-13 21:43:14,567] | MGTAVcc         |       0.900 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-10-13 21:43:14,567] | MGTAVtt         |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-10-13 21:43:14,567] | MGTVccaux       |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-10-13 21:43:14,567] +-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
[2025-10-13 21:43:14,567] 
[2025-10-13 21:43:14,567] 
[2025-10-13 21:43:14,567] 1.3 Confidence Level
[2025-10-13 21:43:14,567] --------------------
[2025-10-13 21:43:14,567] 
[2025-10-13 21:43:14,567] +-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
[2025-10-13 21:43:14,567] | User Input Data             | Confidence | Details                                        | Action                                                                                                     |
[2025-10-13 21:43:14,567] +-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
[2025-10-13 21:43:14,567] | Design implementation state | High       | Design is routed                               |                                                                                                            |
[2025-10-13 21:43:14,567] | Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
[2025-10-13 21:43:14,567] | I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
[2025-10-13 21:43:14,567] | Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
[2025-10-13 21:43:14,567] | Device models               | High       | Device models are Production                   |                                                                                                            |
[2025-10-13 21:43:14,567] |                             |            |                                                |                                                                                                            |
[2025-10-13 21:43:14,567] | Overall confidence level    | Medium     |                                                |                                                                                                            |
[2025-10-13 21:43:14,567] +-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
[2025-10-13 21:43:14,567] 
[2025-10-13 21:43:14,567] 
[2025-10-13 21:43:14,567] 2. Settings
[2025-10-13 21:43:14,567] -----------
[2025-10-13 21:43:14,567] 
[2025-10-13 21:43:14,567] 2.1 Environment
[2025-10-13 21:43:14,567] ---------------
[2025-10-13 21:43:14,567] 
[2025-10-13 21:43:14,567] +-----------------------+--------------------------+
[2025-10-13 21:43:14,567] | Ambient Temp (C)      | 25.0                     |
[2025-10-13 21:43:14,567] | ThetaJA (C/W)         | 1.0                      |
[2025-10-13 21:43:14,567] | Airflow (LFM)         | 250                      |
[2025-10-13 21:43:14,567] | Heat Sink             | medium (Medium Profile)  |
[2025-10-13 21:43:14,567] | ThetaSA (C/W)         | 1.5                      |
[2025-10-13 21:43:14,567] | Board Selection       | medium (10"x10")         |
[2025-10-13 21:43:14,567] | # of Board Layers     | 12to15 (12 to 15 Layers) |
[2025-10-13 21:43:14,567] | Board Temperature (C) | 25.0                     |
[2025-10-13 21:43:14,567] +-----------------------+--------------------------+
[2025-10-13 21:43:14,567] 
[2025-10-13 21:43:14,567] 
[2025-10-13 21:43:14,567] 2.2 Clock Constraints
[2025-10-13 21:43:14,567] ---------------------
[2025-10-13 21:43:14,567] 
[2025-10-13 21:43:14,567] +--------+--------+-----------------+
[2025-10-13 21:43:14,567] | Clock  | Domain | Constraint (ns) |
[2025-10-13 21:43:14,567] +--------+--------+-----------------+
[2025-10-13 21:43:14,567] | ap_clk | ap_clk |            10.0 |
[2025-10-13 21:43:14,567] +--------+--------+-----------------+
[2025-10-13 21:43:14,567] 
[2025-10-13 21:43:14,567] 
[2025-10-13 21:43:14,567] 3. Detailed Reports
[2025-10-13 21:43:14,567] -------------------
[2025-10-13 21:43:14,567] 
[2025-10-13 21:43:14,567] 3.1 By Hierarchy
[2025-10-13 21:43:14,567] ----------------
[2025-10-13 21:43:14,567] 
[2025-10-13 21:43:14,567] +-------------------------------------+-----------+
[2025-10-13 21:43:14,567] | Name                                | Power (W) |
[2025-10-13 21:43:14,567] +-------------------------------------+-----------+
[2025-10-13 21:43:14,567] | finn_design_wrapper                 |     0.325 |
[2025-10-13 21:43:14,567] |   finn_design_i                     |     0.325 |
[2025-10-13 21:43:14,567] |     ConvolutionInputGenerator_hls_0 |     0.001 |
[2025-10-13 21:43:14,567] |       inst                          |     0.001 |
[2025-10-13 21:43:14,567] |     ConvolutionInputGenerator_hls_1 |     0.007 |
[2025-10-13 21:43:14,567] |       inst                          |     0.007 |
[2025-10-13 21:43:14,567] |     MVAU_hls_0                      |     0.019 |
[2025-10-13 21:43:14,567] |       MVAU_hls_0                    |     0.018 |
[2025-10-13 21:43:14,567] |       MVAU_hls_0_wstrm              |     0.001 |
[2025-10-13 21:43:14,567] |     MVAU_hls_1                      |     0.290 |
[2025-10-13 21:43:14,567] |       MVAU_hls_1                    |     0.245 |
[2025-10-13 21:43:14,567] |       MVAU_hls_1_wstrm              |     0.045 |
[2025-10-13 21:43:14,567] |     StreamingFIFO_rtl_5             |     0.002 |
[2025-10-13 21:43:14,567] |       inst                          |     0.002 |
[2025-10-13 21:43:14,567] |     StreamingFIFO_rtl_7             |     0.002 |
[2025-10-13 21:43:14,567] |       inst                          |     0.002 |
[2025-10-13 21:43:14,567] +-------------------------------------+-----------+
[2025-10-13 21:43:14,567] 
[2025-10-13 21:43:14,567] 
[2025-10-13 21:43:14,567] 0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
[2025-10-13 21:43:14,567] report_power completed successfully
[2025-10-13 21:43:14,567] report_power: Time (s): cpu = 00:00:25 ; elapsed = 00:00:07 . Memory (MB): peak = 5932.988 ; gain = 603.574 ; free physical = 11872 ; free virtual = 22601
[2025-10-13 21:43:14,567] # set util [report_utilization -return_string]
[2025-10-13 21:43:14,567] # set util_lut [exec echo $util | grep LUT | head -n 1 | cut -d| -f3 | tr -d " "]
[2025-10-13 21:43:14,567] # set util_lutram [exec echo $util | grep LUT | head -n 3 | tail -1 | cut -d| -f3 | tr -d " "]
[2025-10-13 21:43:14,567] # set util_ff [llength [get_cells -hier -filter {PRIMITIVE_TYPE =~ *.F*E*}]]
[2025-10-13 21:43:14,567] WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_GROUP == DSP}'.
[2025-10-13 21:43:14,567] # set util_dsp [llength [get_cells -hier -filter {PRIMITIVE_GROUP == DSP}]]
[2025-10-13 21:43:14,567] # set time_wns [get_property SLACK [get_timing_paths]]
[2025-10-13 21:43:14,567] WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_TYPE =~ *RAMB18*}'.
[2025-10-13 21:43:14,567] # set util_bram18 [llength [get_cells -hier -filter {PRIMITIVE_TYPE =~ *RAMB18*}]]
[2025-10-13 21:43:14,567] WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_TYPE =~ *RAMB36*}'.
[2025-10-13 21:43:14,567] # set util_bram36 [llength [get_cells -hier -filter {PRIMITIVE_TYPE =~ *RAMB36*}]]
[2025-10-13 21:43:14,568] # set util_carry [llength [get_cells -hier -filter {PRIMITIVE_TYPE =~ *CARRY*}]]
[2025-10-13 21:43:14,568] WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_TYPE =~ *URAM*}'.
[2025-10-13 21:43:14,568] # set util_uram [llength [get_cells -hier -filter {PRIMITIVE_TYPE =~ *URAM*}]]
[2025-10-13 21:43:14,568] # set vivado_version [version -short]
[2025-10-13 21:43:14,568] # set vivado_build_no [exec echo $util | grep Build | head -n 1 | cut -d\  -f9]
[2025-10-13 21:43:14,568] # set util_bram [expr $util_bram18/2 + $util_bram36]
[2025-10-13 21:43:14,568] # puts "LUT: $util_lut FF: $util_ff DSP: $util_dsp BRAM: $util_bram"
[2025-10-13 21:43:14,568] LUT: 19221 FF: 21017 DSP: 0 BRAM: 0
[2025-10-13 21:43:14,568] # set fp [open res.txt w]
[2025-10-13 21:43:14,568] # puts $fp "LUT=$util_lut"
[2025-10-13 21:43:14,568] # puts $fp "LUTRAM=$util_lutram"
[2025-10-13 21:43:14,568] # puts $fp "FF=$util_ff"
[2025-10-13 21:43:14,568] # puts $fp "DSP=$util_dsp"
[2025-10-13 21:43:14,568] # puts $fp "BRAM=$util_bram"
[2025-10-13 21:43:14,568] # puts $fp "BRAM_18K=$util_bram18"
[2025-10-13 21:43:14,568] # puts $fp "BRAM_36K=$util_bram36"
[2025-10-13 21:43:14,568] # puts $fp "URAM=$util_uram"
[2025-10-13 21:43:14,568] # puts $fp "Carry=$util_carry"
[2025-10-13 21:43:14,568] # puts $fp "WNS=$time_wns"
[2025-10-13 21:43:14,568] # puts $fp "Delay=$time_wns"
[2025-10-13 21:43:14,568] # puts $fp "vivado_version=$vivado_version"
[2025-10-13 21:43:14,568] # puts $fp "vivado_build_no=$vivado_build_no"
[2025-10-13 21:43:14,568] # close $fp
[2025-10-13 21:43:14,568] # exit
[2025-10-13 21:43:14,568] INFO: [Common 17-206] Exiting Vivado at Mon Oct 13 21:43:03 2025...
[2025-10-13 21:43:14,568] /home/changhong/prj/finn_dev/finn/deps/oh-my-xilinx/vivadoprojgen.sh:30: no matches found: ../*.vhd
[2025-10-13 21:43:14,568] /home/changhong/prj/finn_dev/finn/deps/oh-my-xilinx/vivadoprojgen.sh:32: no matches found: ../*.h
[2025-10-13 21:43:14,568] /home/changhong/prj/finn_dev/finn/deps/oh-my-xilinx/vivadoprojgen.sh:33: no matches found: ../*.xdc
[2025-10-13 21:43:14,568] cat: finn_design_wrapper.xdc: input file is output file
[2025-10-13 21:43:14,568] ['LUT', '19221']
[2025-10-13 21:43:14,568] ['LUTRAM', '2522']
[2025-10-13 21:43:14,568] ['FF', '21017']
[2025-10-13 21:43:14,568] ['DSP', '0']
[2025-10-13 21:43:14,568] ['BRAM', '0']
[2025-10-13 21:43:14,568] ['BRAM_18K', '0']
[2025-10-13 21:43:14,568] ['BRAM_36K', '0']
[2025-10-13 21:43:14,568] ['URAM', '0']
[2025-10-13 21:43:14,568] ['Carry', '1605']
[2025-10-13 21:43:14,568] ['WNS', '0.555']
[2025-10-13 21:43:14,568] ['Delay', '0.555']
[2025-10-13 21:43:14,568] ['vivado_version', '2022.2']
[2025-10-13 21:43:14,568] ['vivado_build_no', '3671981']
[2025-10-13 21:43:14,568] ['']
[2025-10-13 21:43:14,571] Running step: step_synthesize_bitfile [17/19]
[2025-10-13 21:43:14,572] Running step: step_make_pynq_driver [18/19]
[2025-10-13 21:43:14,572] Running step: step_deployment_package [19/19]
[2025-10-13 21:54:55,716] Running step: step_qonnx_to_finn [1/19]
[2025-10-13 21:54:55,716] Running step: step_tidy_up [2/19]
[2025-10-13 21:54:55,727] Running step: step_streamline [3/19]
[2025-10-13 21:54:55,934] /home/changhong/prj/finn_dev/finn/deps/qonnx/src/qonnx/transformation/infer_data_layouts.py:127: UserWarning: Assuming 4D input is NCHW
[2025-10-13 21:54:55,934]   warnings.warn("Assuming 4D input is NCHW")
[2025-10-13 21:54:55,936] Running step: step_convert_to_hw [4/19]
[2025-10-13 21:54:55,945] Running step: step_create_dataflow_partition [5/19]
[2025-10-13 21:54:55,948] Running step: step_specialize_layers [6/19]
[2025-10-13 21:54:55,951] Running step: step_target_fps_parallelization [7/19]
[2025-10-13 21:54:55,957] /home/changhong/prj/finn_dev/finn/src/finn/transformation/fpgadataflow/set_folding.py:233: UserWarning: Node MVAU_hls_1 is bottleneck with 168 cycles, running second pass
[2025-10-13 21:54:55,957]   warnings.warn(
[2025-10-13 21:54:55,965] Running step: step_apply_folding_config [8/19]
[2025-10-13 21:54:55,966] Running step: step_minimize_bit_width [9/19]
[2025-10-13 21:54:55,968] /home/changhong/prj/finn_dev/finn/src/finn/custom_op/fpgadataflow/matrixvectoractivation.py:492: UserWarning: Clipping some thresholds in MVAU_hls_0
[2025-10-13 21:54:55,968]   warnings.warn("Clipping some thresholds in %s" % self.onnx_node.name)
[2025-10-13 21:54:55,972] Running step: step_generate_estimate_reports [10/19]
[2025-10-13 21:54:55,973] Running step: step_hw_codegen [11/19]
[2025-10-13 21:54:56,068] Running step: step_hw_ipgen [12/19]
