
Project2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000053dc  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000008c  0800556c  0800556c  0000656c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080055f8  080055f8  0000705c  2**0
                  CONTENTS
  4 .ARM          00000008  080055f8  080055f8  000065f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005600  08005600  0000705c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005600  08005600  00006600  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005604  08005604  00006604  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08005608  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002d8  2000005c  08005664  0000705c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000334  08005664  00007334  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000705c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012247  00000000  00000000  0000708c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002372  00000000  00000000  000192d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010e0  00000000  00000000  0001b648  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d2a  00000000  00000000  0001c728  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022600  00000000  00000000  0001d452  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012ec6  00000000  00000000  0003fa52  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d9e56  00000000  00000000  00052918  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0012c76e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004d28  00000000  00000000  0012c7b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000058  00000000  00000000  001314dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000005c 	.word	0x2000005c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005554 	.word	0x08005554

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000060 	.word	0x20000060
 80001cc:	08005554 	.word	0x08005554

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b96a 	b.w	800056c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	460c      	mov	r4, r1
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d14e      	bne.n	800035a <__udivmoddi4+0xaa>
 80002bc:	4694      	mov	ip, r2
 80002be:	458c      	cmp	ip, r1
 80002c0:	4686      	mov	lr, r0
 80002c2:	fab2 f282 	clz	r2, r2
 80002c6:	d962      	bls.n	800038e <__udivmoddi4+0xde>
 80002c8:	b14a      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002ca:	f1c2 0320 	rsb	r3, r2, #32
 80002ce:	4091      	lsls	r1, r2
 80002d0:	fa20 f303 	lsr.w	r3, r0, r3
 80002d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002d8:	4319      	orrs	r1, r3
 80002da:	fa00 fe02 	lsl.w	lr, r0, r2
 80002de:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002e2:	fa1f f68c 	uxth.w	r6, ip
 80002e6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002ea:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002ee:	fb07 1114 	mls	r1, r7, r4, r1
 80002f2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f6:	fb04 f106 	mul.w	r1, r4, r6
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f104 30ff 	add.w	r0, r4, #4294967295
 8000306:	f080 8112 	bcs.w	800052e <__udivmoddi4+0x27e>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 810f 	bls.w	800052e <__udivmoddi4+0x27e>
 8000310:	3c02      	subs	r4, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a59      	subs	r1, r3, r1
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb1 f0f7 	udiv	r0, r1, r7
 800031e:	fb07 1110 	mls	r1, r7, r0, r1
 8000322:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000326:	fb00 f606 	mul.w	r6, r0, r6
 800032a:	429e      	cmp	r6, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x94>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 31ff 	add.w	r1, r0, #4294967295
 8000336:	f080 80fc 	bcs.w	8000532 <__udivmoddi4+0x282>
 800033a:	429e      	cmp	r6, r3
 800033c:	f240 80f9 	bls.w	8000532 <__udivmoddi4+0x282>
 8000340:	4463      	add	r3, ip
 8000342:	3802      	subs	r0, #2
 8000344:	1b9b      	subs	r3, r3, r6
 8000346:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800034a:	2100      	movs	r1, #0
 800034c:	b11d      	cbz	r5, 8000356 <__udivmoddi4+0xa6>
 800034e:	40d3      	lsrs	r3, r2
 8000350:	2200      	movs	r2, #0
 8000352:	e9c5 3200 	strd	r3, r2, [r5]
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d905      	bls.n	800036a <__udivmoddi4+0xba>
 800035e:	b10d      	cbz	r5, 8000364 <__udivmoddi4+0xb4>
 8000360:	e9c5 0100 	strd	r0, r1, [r5]
 8000364:	2100      	movs	r1, #0
 8000366:	4608      	mov	r0, r1
 8000368:	e7f5      	b.n	8000356 <__udivmoddi4+0xa6>
 800036a:	fab3 f183 	clz	r1, r3
 800036e:	2900      	cmp	r1, #0
 8000370:	d146      	bne.n	8000400 <__udivmoddi4+0x150>
 8000372:	42a3      	cmp	r3, r4
 8000374:	d302      	bcc.n	800037c <__udivmoddi4+0xcc>
 8000376:	4290      	cmp	r0, r2
 8000378:	f0c0 80f0 	bcc.w	800055c <__udivmoddi4+0x2ac>
 800037c:	1a86      	subs	r6, r0, r2
 800037e:	eb64 0303 	sbc.w	r3, r4, r3
 8000382:	2001      	movs	r0, #1
 8000384:	2d00      	cmp	r5, #0
 8000386:	d0e6      	beq.n	8000356 <__udivmoddi4+0xa6>
 8000388:	e9c5 6300 	strd	r6, r3, [r5]
 800038c:	e7e3      	b.n	8000356 <__udivmoddi4+0xa6>
 800038e:	2a00      	cmp	r2, #0
 8000390:	f040 8090 	bne.w	80004b4 <__udivmoddi4+0x204>
 8000394:	eba1 040c 	sub.w	r4, r1, ip
 8000398:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800039c:	fa1f f78c 	uxth.w	r7, ip
 80003a0:	2101      	movs	r1, #1
 80003a2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003a6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003aa:	fb08 4416 	mls	r4, r8, r6, r4
 80003ae:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003b2:	fb07 f006 	mul.w	r0, r7, r6
 80003b6:	4298      	cmp	r0, r3
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x11c>
 80003ba:	eb1c 0303 	adds.w	r3, ip, r3
 80003be:	f106 34ff 	add.w	r4, r6, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x11a>
 80003c4:	4298      	cmp	r0, r3
 80003c6:	f200 80cd 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 80003ca:	4626      	mov	r6, r4
 80003cc:	1a1c      	subs	r4, r3, r0
 80003ce:	fa1f f38e 	uxth.w	r3, lr
 80003d2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003d6:	fb08 4410 	mls	r4, r8, r0, r4
 80003da:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003de:	fb00 f707 	mul.w	r7, r0, r7
 80003e2:	429f      	cmp	r7, r3
 80003e4:	d908      	bls.n	80003f8 <__udivmoddi4+0x148>
 80003e6:	eb1c 0303 	adds.w	r3, ip, r3
 80003ea:	f100 34ff 	add.w	r4, r0, #4294967295
 80003ee:	d202      	bcs.n	80003f6 <__udivmoddi4+0x146>
 80003f0:	429f      	cmp	r7, r3
 80003f2:	f200 80b0 	bhi.w	8000556 <__udivmoddi4+0x2a6>
 80003f6:	4620      	mov	r0, r4
 80003f8:	1bdb      	subs	r3, r3, r7
 80003fa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003fe:	e7a5      	b.n	800034c <__udivmoddi4+0x9c>
 8000400:	f1c1 0620 	rsb	r6, r1, #32
 8000404:	408b      	lsls	r3, r1
 8000406:	fa22 f706 	lsr.w	r7, r2, r6
 800040a:	431f      	orrs	r7, r3
 800040c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000410:	fa04 f301 	lsl.w	r3, r4, r1
 8000414:	ea43 030c 	orr.w	r3, r3, ip
 8000418:	40f4      	lsrs	r4, r6
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	0c38      	lsrs	r0, r7, #16
 8000420:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000424:	fbb4 fef0 	udiv	lr, r4, r0
 8000428:	fa1f fc87 	uxth.w	ip, r7
 800042c:	fb00 441e 	mls	r4, r0, lr, r4
 8000430:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000434:	fb0e f90c 	mul.w	r9, lr, ip
 8000438:	45a1      	cmp	r9, r4
 800043a:	fa02 f201 	lsl.w	r2, r2, r1
 800043e:	d90a      	bls.n	8000456 <__udivmoddi4+0x1a6>
 8000440:	193c      	adds	r4, r7, r4
 8000442:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000446:	f080 8084 	bcs.w	8000552 <__udivmoddi4+0x2a2>
 800044a:	45a1      	cmp	r9, r4
 800044c:	f240 8081 	bls.w	8000552 <__udivmoddi4+0x2a2>
 8000450:	f1ae 0e02 	sub.w	lr, lr, #2
 8000454:	443c      	add	r4, r7
 8000456:	eba4 0409 	sub.w	r4, r4, r9
 800045a:	fa1f f983 	uxth.w	r9, r3
 800045e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000462:	fb00 4413 	mls	r4, r0, r3, r4
 8000466:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800046a:	fb03 fc0c 	mul.w	ip, r3, ip
 800046e:	45a4      	cmp	ip, r4
 8000470:	d907      	bls.n	8000482 <__udivmoddi4+0x1d2>
 8000472:	193c      	adds	r4, r7, r4
 8000474:	f103 30ff 	add.w	r0, r3, #4294967295
 8000478:	d267      	bcs.n	800054a <__udivmoddi4+0x29a>
 800047a:	45a4      	cmp	ip, r4
 800047c:	d965      	bls.n	800054a <__udivmoddi4+0x29a>
 800047e:	3b02      	subs	r3, #2
 8000480:	443c      	add	r4, r7
 8000482:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000486:	fba0 9302 	umull	r9, r3, r0, r2
 800048a:	eba4 040c 	sub.w	r4, r4, ip
 800048e:	429c      	cmp	r4, r3
 8000490:	46ce      	mov	lr, r9
 8000492:	469c      	mov	ip, r3
 8000494:	d351      	bcc.n	800053a <__udivmoddi4+0x28a>
 8000496:	d04e      	beq.n	8000536 <__udivmoddi4+0x286>
 8000498:	b155      	cbz	r5, 80004b0 <__udivmoddi4+0x200>
 800049a:	ebb8 030e 	subs.w	r3, r8, lr
 800049e:	eb64 040c 	sbc.w	r4, r4, ip
 80004a2:	fa04 f606 	lsl.w	r6, r4, r6
 80004a6:	40cb      	lsrs	r3, r1
 80004a8:	431e      	orrs	r6, r3
 80004aa:	40cc      	lsrs	r4, r1
 80004ac:	e9c5 6400 	strd	r6, r4, [r5]
 80004b0:	2100      	movs	r1, #0
 80004b2:	e750      	b.n	8000356 <__udivmoddi4+0xa6>
 80004b4:	f1c2 0320 	rsb	r3, r2, #32
 80004b8:	fa20 f103 	lsr.w	r1, r0, r3
 80004bc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c0:	fa24 f303 	lsr.w	r3, r4, r3
 80004c4:	4094      	lsls	r4, r2
 80004c6:	430c      	orrs	r4, r1
 80004c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004cc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004d0:	fa1f f78c 	uxth.w	r7, ip
 80004d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004d8:	fb08 3110 	mls	r1, r8, r0, r3
 80004dc:	0c23      	lsrs	r3, r4, #16
 80004de:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004e2:	fb00 f107 	mul.w	r1, r0, r7
 80004e6:	4299      	cmp	r1, r3
 80004e8:	d908      	bls.n	80004fc <__udivmoddi4+0x24c>
 80004ea:	eb1c 0303 	adds.w	r3, ip, r3
 80004ee:	f100 36ff 	add.w	r6, r0, #4294967295
 80004f2:	d22c      	bcs.n	800054e <__udivmoddi4+0x29e>
 80004f4:	4299      	cmp	r1, r3
 80004f6:	d92a      	bls.n	800054e <__udivmoddi4+0x29e>
 80004f8:	3802      	subs	r0, #2
 80004fa:	4463      	add	r3, ip
 80004fc:	1a5b      	subs	r3, r3, r1
 80004fe:	b2a4      	uxth	r4, r4
 8000500:	fbb3 f1f8 	udiv	r1, r3, r8
 8000504:	fb08 3311 	mls	r3, r8, r1, r3
 8000508:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800050c:	fb01 f307 	mul.w	r3, r1, r7
 8000510:	42a3      	cmp	r3, r4
 8000512:	d908      	bls.n	8000526 <__udivmoddi4+0x276>
 8000514:	eb1c 0404 	adds.w	r4, ip, r4
 8000518:	f101 36ff 	add.w	r6, r1, #4294967295
 800051c:	d213      	bcs.n	8000546 <__udivmoddi4+0x296>
 800051e:	42a3      	cmp	r3, r4
 8000520:	d911      	bls.n	8000546 <__udivmoddi4+0x296>
 8000522:	3902      	subs	r1, #2
 8000524:	4464      	add	r4, ip
 8000526:	1ae4      	subs	r4, r4, r3
 8000528:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800052c:	e739      	b.n	80003a2 <__udivmoddi4+0xf2>
 800052e:	4604      	mov	r4, r0
 8000530:	e6f0      	b.n	8000314 <__udivmoddi4+0x64>
 8000532:	4608      	mov	r0, r1
 8000534:	e706      	b.n	8000344 <__udivmoddi4+0x94>
 8000536:	45c8      	cmp	r8, r9
 8000538:	d2ae      	bcs.n	8000498 <__udivmoddi4+0x1e8>
 800053a:	ebb9 0e02 	subs.w	lr, r9, r2
 800053e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000542:	3801      	subs	r0, #1
 8000544:	e7a8      	b.n	8000498 <__udivmoddi4+0x1e8>
 8000546:	4631      	mov	r1, r6
 8000548:	e7ed      	b.n	8000526 <__udivmoddi4+0x276>
 800054a:	4603      	mov	r3, r0
 800054c:	e799      	b.n	8000482 <__udivmoddi4+0x1d2>
 800054e:	4630      	mov	r0, r6
 8000550:	e7d4      	b.n	80004fc <__udivmoddi4+0x24c>
 8000552:	46d6      	mov	lr, sl
 8000554:	e77f      	b.n	8000456 <__udivmoddi4+0x1a6>
 8000556:	4463      	add	r3, ip
 8000558:	3802      	subs	r0, #2
 800055a:	e74d      	b.n	80003f8 <__udivmoddi4+0x148>
 800055c:	4606      	mov	r6, r0
 800055e:	4623      	mov	r3, r4
 8000560:	4608      	mov	r0, r1
 8000562:	e70f      	b.n	8000384 <__udivmoddi4+0xd4>
 8000564:	3e02      	subs	r6, #2
 8000566:	4463      	add	r3, ip
 8000568:	e730      	b.n	80003cc <__udivmoddi4+0x11c>
 800056a:	bf00      	nop

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	b082      	sub	sp, #8
 8000574:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000576:	f000 fbc8 	bl	8000d0a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800057a:	f000 f847 	bl	800060c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800057e:	f000 f971 	bl	8000864 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000582:	f000 f93f 	bl	8000804 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8000586:	f000 f8a3 	bl	80006d0 <MX_ADC1_Init>
  MX_TIM7_Init();
 800058a:	f000 f905 	bl	8000798 <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim7) ;
 800058e:	4819      	ldr	r0, [pc, #100]	@ (80005f4 <main+0x84>)
 8000590:	f003 face 	bl	8003b30 <HAL_TIM_Base_Start_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  memset(buffer, 0, sizeof(buffer));
 8000594:	2204      	movs	r2, #4
 8000596:	2100      	movs	r1, #0
 8000598:	4817      	ldr	r0, [pc, #92]	@ (80005f8 <main+0x88>)
 800059a:	f004 fb49 	bl	8004c30 <memset>
	  HAL_UART_Receive(&huart2, (uint8_t*)buffer, 3, HAL_MAX_DELAY);
 800059e:	f04f 33ff 	mov.w	r3, #4294967295
 80005a2:	2203      	movs	r2, #3
 80005a4:	4914      	ldr	r1, [pc, #80]	@ (80005f8 <main+0x88>)
 80005a6:	4815      	ldr	r0, [pc, #84]	@ (80005fc <main+0x8c>)
 80005a8:	f003 fe11 	bl	80041ce <HAL_UART_Receive>

	  if (strncmp(buffer, "RUN", 3) == 0) {
 80005ac:	2203      	movs	r2, #3
 80005ae:	4914      	ldr	r1, [pc, #80]	@ (8000600 <main+0x90>)
 80005b0:	4811      	ldr	r0, [pc, #68]	@ (80005f8 <main+0x88>)
 80005b2:	f004 fb45 	bl	8004c40 <strncmp>
 80005b6:	4603      	mov	r3, r0
 80005b8:	2b00      	cmp	r3, #0
 80005ba:	d102      	bne.n	80005c2 <main+0x52>
		flag = 1 ;
 80005bc:	4b11      	ldr	r3, [pc, #68]	@ (8000604 <main+0x94>)
 80005be:	2201      	movs	r2, #1
 80005c0:	601a      	str	r2, [r3, #0]
	  }

		// Check for "STP" without blocking
	  uint8_t tempBuf[4] = {0};
 80005c2:	2300      	movs	r3, #0
 80005c4:	607b      	str	r3, [r7, #4]
	  if (HAL_UART_Receive(&huart2, tempBuf, 3, 10) == HAL_OK) {
 80005c6:	1d39      	adds	r1, r7, #4
 80005c8:	230a      	movs	r3, #10
 80005ca:	2203      	movs	r2, #3
 80005cc:	480b      	ldr	r0, [pc, #44]	@ (80005fc <main+0x8c>)
 80005ce:	f003 fdfe 	bl	80041ce <HAL_UART_Receive>
 80005d2:	4603      	mov	r3, r0
 80005d4:	2b00      	cmp	r3, #0
 80005d6:	d1dd      	bne.n	8000594 <main+0x24>
		  if (strncmp((char*)tempBuf, "STP", 3) == 0) {
 80005d8:	1d3b      	adds	r3, r7, #4
 80005da:	2203      	movs	r2, #3
 80005dc:	490a      	ldr	r1, [pc, #40]	@ (8000608 <main+0x98>)
 80005de:	4618      	mov	r0, r3
 80005e0:	f004 fb2e 	bl	8004c40 <strncmp>
 80005e4:	4603      	mov	r3, r0
 80005e6:	2b00      	cmp	r3, #0
 80005e8:	d1d4      	bne.n	8000594 <main+0x24>
			  flag = 0 ;
 80005ea:	4b06      	ldr	r3, [pc, #24]	@ (8000604 <main+0x94>)
 80005ec:	2200      	movs	r2, #0
 80005ee:	601a      	str	r2, [r3, #0]
  {
 80005f0:	e7d0      	b.n	8000594 <main+0x24>
 80005f2:	bf00      	nop
 80005f4:	200000dc 	.word	0x200000dc
 80005f8:	200001e0 	.word	0x200001e0
 80005fc:	20000128 	.word	0x20000128
 8000600:	0800556c 	.word	0x0800556c
 8000604:	200001dc 	.word	0x200001dc
 8000608:	08005570 	.word	0x08005570

0800060c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800060c:	b580      	push	{r7, lr}
 800060e:	b096      	sub	sp, #88	@ 0x58
 8000610:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000612:	f107 0314 	add.w	r3, r7, #20
 8000616:	2244      	movs	r2, #68	@ 0x44
 8000618:	2100      	movs	r1, #0
 800061a:	4618      	mov	r0, r3
 800061c:	f004 fb08 	bl	8004c30 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000620:	463b      	mov	r3, r7
 8000622:	2200      	movs	r2, #0
 8000624:	601a      	str	r2, [r3, #0]
 8000626:	605a      	str	r2, [r3, #4]
 8000628:	609a      	str	r2, [r3, #8]
 800062a:	60da      	str	r2, [r3, #12]
 800062c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800062e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000632:	f002 f89f 	bl	8002774 <HAL_PWREx_ControlVoltageScaling>
 8000636:	4603      	mov	r3, r0
 8000638:	2b00      	cmp	r3, #0
 800063a:	d001      	beq.n	8000640 <SystemClock_Config+0x34>
  {
    Error_Handler();
 800063c:	f000 f99c 	bl	8000978 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000640:	f002 f87a 	bl	8002738 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000644:	4b21      	ldr	r3, [pc, #132]	@ (80006cc <SystemClock_Config+0xc0>)
 8000646:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800064a:	4a20      	ldr	r2, [pc, #128]	@ (80006cc <SystemClock_Config+0xc0>)
 800064c:	f023 0318 	bic.w	r3, r3, #24
 8000650:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8000654:	2314      	movs	r3, #20
 8000656:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000658:	2301      	movs	r3, #1
 800065a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800065c:	2301      	movs	r3, #1
 800065e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000660:	2300      	movs	r3, #0
 8000662:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000664:	2360      	movs	r3, #96	@ 0x60
 8000666:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000668:	2302      	movs	r3, #2
 800066a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 800066c:	2301      	movs	r3, #1
 800066e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000670:	2301      	movs	r3, #1
 8000672:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 16;
 8000674:	2310      	movs	r3, #16
 8000676:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000678:	2307      	movs	r3, #7
 800067a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800067c:	2302      	movs	r3, #2
 800067e:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000680:	2302      	movs	r3, #2
 8000682:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000684:	f107 0314 	add.w	r3, r7, #20
 8000688:	4618      	mov	r0, r3
 800068a:	f002 f8c9 	bl	8002820 <HAL_RCC_OscConfig>
 800068e:	4603      	mov	r3, r0
 8000690:	2b00      	cmp	r3, #0
 8000692:	d001      	beq.n	8000698 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8000694:	f000 f970 	bl	8000978 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000698:	230f      	movs	r3, #15
 800069a:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800069c:	2303      	movs	r3, #3
 800069e:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006a0:	2300      	movs	r3, #0
 80006a2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006a4:	2300      	movs	r3, #0
 80006a6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006a8:	2300      	movs	r3, #0
 80006aa:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80006ac:	463b      	mov	r3, r7
 80006ae:	2101      	movs	r1, #1
 80006b0:	4618      	mov	r0, r3
 80006b2:	f002 fcc9 	bl	8003048 <HAL_RCC_ClockConfig>
 80006b6:	4603      	mov	r3, r0
 80006b8:	2b00      	cmp	r3, #0
 80006ba:	d001      	beq.n	80006c0 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 80006bc:	f000 f95c 	bl	8000978 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 80006c0:	f003 f8dc 	bl	800387c <HAL_RCCEx_EnableMSIPLLMode>
}
 80006c4:	bf00      	nop
 80006c6:	3758      	adds	r7, #88	@ 0x58
 80006c8:	46bd      	mov	sp, r7
 80006ca:	bd80      	pop	{r7, pc}
 80006cc:	40021000 	.word	0x40021000

080006d0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	b086      	sub	sp, #24
 80006d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80006d6:	463b      	mov	r3, r7
 80006d8:	2200      	movs	r2, #0
 80006da:	601a      	str	r2, [r3, #0]
 80006dc:	605a      	str	r2, [r3, #4]
 80006de:	609a      	str	r2, [r3, #8]
 80006e0:	60da      	str	r2, [r3, #12]
 80006e2:	611a      	str	r2, [r3, #16]
 80006e4:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80006e6:	4b29      	ldr	r3, [pc, #164]	@ (800078c <MX_ADC1_Init+0xbc>)
 80006e8:	4a29      	ldr	r2, [pc, #164]	@ (8000790 <MX_ADC1_Init+0xc0>)
 80006ea:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80006ec:	4b27      	ldr	r3, [pc, #156]	@ (800078c <MX_ADC1_Init+0xbc>)
 80006ee:	2200      	movs	r2, #0
 80006f0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80006f2:	4b26      	ldr	r3, [pc, #152]	@ (800078c <MX_ADC1_Init+0xbc>)
 80006f4:	2200      	movs	r2, #0
 80006f6:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80006f8:	4b24      	ldr	r3, [pc, #144]	@ (800078c <MX_ADC1_Init+0xbc>)
 80006fa:	2200      	movs	r2, #0
 80006fc:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80006fe:	4b23      	ldr	r3, [pc, #140]	@ (800078c <MX_ADC1_Init+0xbc>)
 8000700:	2200      	movs	r2, #0
 8000702:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000704:	4b21      	ldr	r3, [pc, #132]	@ (800078c <MX_ADC1_Init+0xbc>)
 8000706:	2204      	movs	r2, #4
 8000708:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800070a:	4b20      	ldr	r3, [pc, #128]	@ (800078c <MX_ADC1_Init+0xbc>)
 800070c:	2200      	movs	r2, #0
 800070e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000710:	4b1e      	ldr	r3, [pc, #120]	@ (800078c <MX_ADC1_Init+0xbc>)
 8000712:	2200      	movs	r2, #0
 8000714:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8000716:	4b1d      	ldr	r3, [pc, #116]	@ (800078c <MX_ADC1_Init+0xbc>)
 8000718:	2201      	movs	r2, #1
 800071a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800071c:	4b1b      	ldr	r3, [pc, #108]	@ (800078c <MX_ADC1_Init+0xbc>)
 800071e:	2200      	movs	r2, #0
 8000720:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000724:	4b19      	ldr	r3, [pc, #100]	@ (800078c <MX_ADC1_Init+0xbc>)
 8000726:	2200      	movs	r2, #0
 8000728:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800072a:	4b18      	ldr	r3, [pc, #96]	@ (800078c <MX_ADC1_Init+0xbc>)
 800072c:	2200      	movs	r2, #0
 800072e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000730:	4b16      	ldr	r3, [pc, #88]	@ (800078c <MX_ADC1_Init+0xbc>)
 8000732:	2200      	movs	r2, #0
 8000734:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000738:	4b14      	ldr	r3, [pc, #80]	@ (800078c <MX_ADC1_Init+0xbc>)
 800073a:	2200      	movs	r2, #0
 800073c:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 800073e:	4b13      	ldr	r3, [pc, #76]	@ (800078c <MX_ADC1_Init+0xbc>)
 8000740:	2200      	movs	r2, #0
 8000742:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000746:	4811      	ldr	r0, [pc, #68]	@ (800078c <MX_ADC1_Init+0xbc>)
 8000748:	f000 fd6a 	bl	8001220 <HAL_ADC_Init>
 800074c:	4603      	mov	r3, r0
 800074e:	2b00      	cmp	r3, #0
 8000750:	d001      	beq.n	8000756 <MX_ADC1_Init+0x86>
  {
    Error_Handler();
 8000752:	f000 f911 	bl	8000978 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000756:	4b0f      	ldr	r3, [pc, #60]	@ (8000794 <MX_ADC1_Init+0xc4>)
 8000758:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800075a:	2306      	movs	r3, #6
 800075c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800075e:	2300      	movs	r3, #0
 8000760:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000762:	237f      	movs	r3, #127	@ 0x7f
 8000764:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000766:	2304      	movs	r3, #4
 8000768:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800076a:	2300      	movs	r3, #0
 800076c:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800076e:	463b      	mov	r3, r7
 8000770:	4619      	mov	r1, r3
 8000772:	4806      	ldr	r0, [pc, #24]	@ (800078c <MX_ADC1_Init+0xbc>)
 8000774:	f000 ffc8 	bl	8001708 <HAL_ADC_ConfigChannel>
 8000778:	4603      	mov	r3, r0
 800077a:	2b00      	cmp	r3, #0
 800077c:	d001      	beq.n	8000782 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 800077e:	f000 f8fb 	bl	8000978 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000782:	bf00      	nop
 8000784:	3718      	adds	r7, #24
 8000786:	46bd      	mov	sp, r7
 8000788:	bd80      	pop	{r7, pc}
 800078a:	bf00      	nop
 800078c:	20000078 	.word	0x20000078
 8000790:	50040000 	.word	0x50040000
 8000794:	14f00020 	.word	0x14f00020

08000798 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8000798:	b580      	push	{r7, lr}
 800079a:	b084      	sub	sp, #16
 800079c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800079e:	1d3b      	adds	r3, r7, #4
 80007a0:	2200      	movs	r2, #0
 80007a2:	601a      	str	r2, [r3, #0]
 80007a4:	605a      	str	r2, [r3, #4]
 80007a6:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 80007a8:	4b14      	ldr	r3, [pc, #80]	@ (80007fc <MX_TIM7_Init+0x64>)
 80007aa:	4a15      	ldr	r2, [pc, #84]	@ (8000800 <MX_TIM7_Init+0x68>)
 80007ac:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 32 - 1;
 80007ae:	4b13      	ldr	r3, [pc, #76]	@ (80007fc <MX_TIM7_Init+0x64>)
 80007b0:	221f      	movs	r2, #31
 80007b2:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80007b4:	4b11      	ldr	r3, [pc, #68]	@ (80007fc <MX_TIM7_Init+0x64>)
 80007b6:	2200      	movs	r2, #0
 80007b8:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 100 - 1;
 80007ba:	4b10      	ldr	r3, [pc, #64]	@ (80007fc <MX_TIM7_Init+0x64>)
 80007bc:	2263      	movs	r2, #99	@ 0x63
 80007be:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80007c0:	4b0e      	ldr	r3, [pc, #56]	@ (80007fc <MX_TIM7_Init+0x64>)
 80007c2:	2200      	movs	r2, #0
 80007c4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80007c6:	480d      	ldr	r0, [pc, #52]	@ (80007fc <MX_TIM7_Init+0x64>)
 80007c8:	f003 f95a 	bl	8003a80 <HAL_TIM_Base_Init>
 80007cc:	4603      	mov	r3, r0
 80007ce:	2b00      	cmp	r3, #0
 80007d0:	d001      	beq.n	80007d6 <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 80007d2:	f000 f8d1 	bl	8000978 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80007d6:	2300      	movs	r3, #0
 80007d8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80007da:	2300      	movs	r3, #0
 80007dc:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80007de:	1d3b      	adds	r3, r7, #4
 80007e0:	4619      	mov	r1, r3
 80007e2:	4806      	ldr	r0, [pc, #24]	@ (80007fc <MX_TIM7_Init+0x64>)
 80007e4:	f003 fb98 	bl	8003f18 <HAL_TIMEx_MasterConfigSynchronization>
 80007e8:	4603      	mov	r3, r0
 80007ea:	2b00      	cmp	r3, #0
 80007ec:	d001      	beq.n	80007f2 <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 80007ee:	f000 f8c3 	bl	8000978 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80007f2:	bf00      	nop
 80007f4:	3710      	adds	r7, #16
 80007f6:	46bd      	mov	sp, r7
 80007f8:	bd80      	pop	{r7, pc}
 80007fa:	bf00      	nop
 80007fc:	200000dc 	.word	0x200000dc
 8000800:	40001400 	.word	0x40001400

08000804 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000808:	4b14      	ldr	r3, [pc, #80]	@ (800085c <MX_USART2_UART_Init+0x58>)
 800080a:	4a15      	ldr	r2, [pc, #84]	@ (8000860 <MX_USART2_UART_Init+0x5c>)
 800080c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 230400;
 800080e:	4b13      	ldr	r3, [pc, #76]	@ (800085c <MX_USART2_UART_Init+0x58>)
 8000810:	f44f 3261 	mov.w	r2, #230400	@ 0x38400
 8000814:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000816:	4b11      	ldr	r3, [pc, #68]	@ (800085c <MX_USART2_UART_Init+0x58>)
 8000818:	2200      	movs	r2, #0
 800081a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800081c:	4b0f      	ldr	r3, [pc, #60]	@ (800085c <MX_USART2_UART_Init+0x58>)
 800081e:	2200      	movs	r2, #0
 8000820:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000822:	4b0e      	ldr	r3, [pc, #56]	@ (800085c <MX_USART2_UART_Init+0x58>)
 8000824:	2200      	movs	r2, #0
 8000826:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000828:	4b0c      	ldr	r3, [pc, #48]	@ (800085c <MX_USART2_UART_Init+0x58>)
 800082a:	220c      	movs	r2, #12
 800082c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800082e:	4b0b      	ldr	r3, [pc, #44]	@ (800085c <MX_USART2_UART_Init+0x58>)
 8000830:	2200      	movs	r2, #0
 8000832:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000834:	4b09      	ldr	r3, [pc, #36]	@ (800085c <MX_USART2_UART_Init+0x58>)
 8000836:	2200      	movs	r2, #0
 8000838:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800083a:	4b08      	ldr	r3, [pc, #32]	@ (800085c <MX_USART2_UART_Init+0x58>)
 800083c:	2200      	movs	r2, #0
 800083e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000840:	4b06      	ldr	r3, [pc, #24]	@ (800085c <MX_USART2_UART_Init+0x58>)
 8000842:	2200      	movs	r2, #0
 8000844:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000846:	4805      	ldr	r0, [pc, #20]	@ (800085c <MX_USART2_UART_Init+0x58>)
 8000848:	f003 fbea 	bl	8004020 <HAL_UART_Init>
 800084c:	4603      	mov	r3, r0
 800084e:	2b00      	cmp	r3, #0
 8000850:	d001      	beq.n	8000856 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000852:	f000 f891 	bl	8000978 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000856:	bf00      	nop
 8000858:	bd80      	pop	{r7, pc}
 800085a:	bf00      	nop
 800085c:	20000128 	.word	0x20000128
 8000860:	40004400 	.word	0x40004400

08000864 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000864:	b580      	push	{r7, lr}
 8000866:	b088      	sub	sp, #32
 8000868:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800086a:	f107 030c 	add.w	r3, r7, #12
 800086e:	2200      	movs	r2, #0
 8000870:	601a      	str	r2, [r3, #0]
 8000872:	605a      	str	r2, [r3, #4]
 8000874:	609a      	str	r2, [r3, #8]
 8000876:	60da      	str	r2, [r3, #12]
 8000878:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800087a:	4b1d      	ldr	r3, [pc, #116]	@ (80008f0 <MX_GPIO_Init+0x8c>)
 800087c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800087e:	4a1c      	ldr	r2, [pc, #112]	@ (80008f0 <MX_GPIO_Init+0x8c>)
 8000880:	f043 0304 	orr.w	r3, r3, #4
 8000884:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000886:	4b1a      	ldr	r3, [pc, #104]	@ (80008f0 <MX_GPIO_Init+0x8c>)
 8000888:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800088a:	f003 0304 	and.w	r3, r3, #4
 800088e:	60bb      	str	r3, [r7, #8]
 8000890:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000892:	4b17      	ldr	r3, [pc, #92]	@ (80008f0 <MX_GPIO_Init+0x8c>)
 8000894:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000896:	4a16      	ldr	r2, [pc, #88]	@ (80008f0 <MX_GPIO_Init+0x8c>)
 8000898:	f043 0301 	orr.w	r3, r3, #1
 800089c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800089e:	4b14      	ldr	r3, [pc, #80]	@ (80008f0 <MX_GPIO_Init+0x8c>)
 80008a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008a2:	f003 0301 	and.w	r3, r3, #1
 80008a6:	607b      	str	r3, [r7, #4]
 80008a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008aa:	4b11      	ldr	r3, [pc, #68]	@ (80008f0 <MX_GPIO_Init+0x8c>)
 80008ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008ae:	4a10      	ldr	r2, [pc, #64]	@ (80008f0 <MX_GPIO_Init+0x8c>)
 80008b0:	f043 0302 	orr.w	r3, r3, #2
 80008b4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80008b6:	4b0e      	ldr	r3, [pc, #56]	@ (80008f0 <MX_GPIO_Init+0x8c>)
 80008b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008ba:	f003 0302 	and.w	r3, r3, #2
 80008be:	603b      	str	r3, [r7, #0]
 80008c0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 80008c2:	2200      	movs	r2, #0
 80008c4:	2108      	movs	r1, #8
 80008c6:	480b      	ldr	r0, [pc, #44]	@ (80008f4 <MX_GPIO_Init+0x90>)
 80008c8:	f001 ff1e 	bl	8002708 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LD3_Pin */
  GPIO_InitStruct.Pin = LD3_Pin;
 80008cc:	2308      	movs	r3, #8
 80008ce:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008d0:	2301      	movs	r3, #1
 80008d2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008d4:	2300      	movs	r3, #0
 80008d6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008d8:	2300      	movs	r3, #0
 80008da:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 80008dc:	f107 030c 	add.w	r3, r7, #12
 80008e0:	4619      	mov	r1, r3
 80008e2:	4804      	ldr	r0, [pc, #16]	@ (80008f4 <MX_GPIO_Init+0x90>)
 80008e4:	f001 fda6 	bl	8002434 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80008e8:	bf00      	nop
 80008ea:	3720      	adds	r7, #32
 80008ec:	46bd      	mov	sp, r7
 80008ee:	bd80      	pop	{r7, pc}
 80008f0:	40021000 	.word	0x40021000
 80008f4:	48000400 	.word	0x48000400

080008f8 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback (TIM_HandleTypeDef* htim)
{
 80008f8:	b580      	push	{r7, lr}
 80008fa:	b082      	sub	sp, #8
 80008fc:	af00      	add	r7, sp, #0
 80008fe:	6078      	str	r0, [r7, #4]
	if ((htim == &htim7) && (flag == 1))
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	4a16      	ldr	r2, [pc, #88]	@ (800095c <HAL_TIM_PeriodElapsedCallback+0x64>)
 8000904:	4293      	cmp	r3, r2
 8000906:	d125      	bne.n	8000954 <HAL_TIM_PeriodElapsedCallback+0x5c>
 8000908:	4b15      	ldr	r3, [pc, #84]	@ (8000960 <HAL_TIM_PeriodElapsedCallback+0x68>)
 800090a:	681b      	ldr	r3, [r3, #0]
 800090c:	2b01      	cmp	r3, #1
 800090e:	d121      	bne.n	8000954 <HAL_TIM_PeriodElapsedCallback+0x5c>
//	if (htim == &htim7)
	{
		HAL_ADC_Start(&hadc1) ;
 8000910:	4814      	ldr	r0, [pc, #80]	@ (8000964 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8000912:	f000 fdc7 	bl	80014a4 <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc1, 10) ;
 8000916:	210a      	movs	r1, #10
 8000918:	4812      	ldr	r0, [pc, #72]	@ (8000964 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 800091a:	f000 fe59 	bl	80015d0 <HAL_ADC_PollForConversion>
		raw_ADC_value = HAL_ADC_GetValue(&hadc1) ;
 800091e:	4811      	ldr	r0, [pc, #68]	@ (8000964 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8000920:	f000 fee5 	bl	80016ee <HAL_ADC_GetValue>
 8000924:	4603      	mov	r3, r0
 8000926:	b29a      	uxth	r2, r3
 8000928:	4b0f      	ldr	r3, [pc, #60]	@ (8000968 <HAL_TIM_PeriodElapsedCallback+0x70>)
 800092a:	801a      	strh	r2, [r3, #0]
		sprintf(string_1, "= %d\n", raw_ADC_value) ;
 800092c:	4b0e      	ldr	r3, [pc, #56]	@ (8000968 <HAL_TIM_PeriodElapsedCallback+0x70>)
 800092e:	881b      	ldrh	r3, [r3, #0]
 8000930:	461a      	mov	r2, r3
 8000932:	490e      	ldr	r1, [pc, #56]	@ (800096c <HAL_TIM_PeriodElapsedCallback+0x74>)
 8000934:	480e      	ldr	r0, [pc, #56]	@ (8000970 <HAL_TIM_PeriodElapsedCallback+0x78>)
 8000936:	f004 f95b 	bl	8004bf0 <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*)string_1, strlen(string_1), 10) ;
 800093a:	480d      	ldr	r0, [pc, #52]	@ (8000970 <HAL_TIM_PeriodElapsedCallback+0x78>)
 800093c:	f7ff fc48 	bl	80001d0 <strlen>
 8000940:	4603      	mov	r3, r0
 8000942:	b29a      	uxth	r2, r3
 8000944:	230a      	movs	r3, #10
 8000946:	490a      	ldr	r1, [pc, #40]	@ (8000970 <HAL_TIM_PeriodElapsedCallback+0x78>)
 8000948:	480a      	ldr	r0, [pc, #40]	@ (8000974 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 800094a:	f003 fbb7 	bl	80040bc <HAL_UART_Transmit>
		HAL_ADC_Stop(&hadc1) ;
 800094e:	4805      	ldr	r0, [pc, #20]	@ (8000964 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8000950:	f000 fe0b 	bl	800156a <HAL_ADC_Stop>
	}
}
 8000954:	bf00      	nop
 8000956:	3708      	adds	r7, #8
 8000958:	46bd      	mov	sp, r7
 800095a:	bd80      	pop	{r7, pc}
 800095c:	200000dc 	.word	0x200000dc
 8000960:	200001dc 	.word	0x200001dc
 8000964:	20000078 	.word	0x20000078
 8000968:	200001b0 	.word	0x200001b0
 800096c:	08005574 	.word	0x08005574
 8000970:	200001b4 	.word	0x200001b4
 8000974:	20000128 	.word	0x20000128

08000978 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000978:	b480      	push	{r7}
 800097a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800097c:	b672      	cpsid	i
}
 800097e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000980:	bf00      	nop
 8000982:	e7fd      	b.n	8000980 <Error_Handler+0x8>

08000984 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000984:	b480      	push	{r7}
 8000986:	b083      	sub	sp, #12
 8000988:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800098a:	4b0f      	ldr	r3, [pc, #60]	@ (80009c8 <HAL_MspInit+0x44>)
 800098c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800098e:	4a0e      	ldr	r2, [pc, #56]	@ (80009c8 <HAL_MspInit+0x44>)
 8000990:	f043 0301 	orr.w	r3, r3, #1
 8000994:	6613      	str	r3, [r2, #96]	@ 0x60
 8000996:	4b0c      	ldr	r3, [pc, #48]	@ (80009c8 <HAL_MspInit+0x44>)
 8000998:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800099a:	f003 0301 	and.w	r3, r3, #1
 800099e:	607b      	str	r3, [r7, #4]
 80009a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80009a2:	4b09      	ldr	r3, [pc, #36]	@ (80009c8 <HAL_MspInit+0x44>)
 80009a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80009a6:	4a08      	ldr	r2, [pc, #32]	@ (80009c8 <HAL_MspInit+0x44>)
 80009a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80009ac:	6593      	str	r3, [r2, #88]	@ 0x58
 80009ae:	4b06      	ldr	r3, [pc, #24]	@ (80009c8 <HAL_MspInit+0x44>)
 80009b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80009b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80009b6:	603b      	str	r3, [r7, #0]
 80009b8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009ba:	bf00      	nop
 80009bc:	370c      	adds	r7, #12
 80009be:	46bd      	mov	sp, r7
 80009c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c4:	4770      	bx	lr
 80009c6:	bf00      	nop
 80009c8:	40021000 	.word	0x40021000

080009cc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80009cc:	b580      	push	{r7, lr}
 80009ce:	b09e      	sub	sp, #120	@ 0x78
 80009d0:	af00      	add	r7, sp, #0
 80009d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009d4:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80009d8:	2200      	movs	r2, #0
 80009da:	601a      	str	r2, [r3, #0]
 80009dc:	605a      	str	r2, [r3, #4]
 80009de:	609a      	str	r2, [r3, #8]
 80009e0:	60da      	str	r2, [r3, #12]
 80009e2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80009e4:	f107 0310 	add.w	r3, r7, #16
 80009e8:	2254      	movs	r2, #84	@ 0x54
 80009ea:	2100      	movs	r1, #0
 80009ec:	4618      	mov	r0, r3
 80009ee:	f004 f91f 	bl	8004c30 <memset>
  if(hadc->Instance==ADC1)
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	681b      	ldr	r3, [r3, #0]
 80009f6:	4a25      	ldr	r2, [pc, #148]	@ (8000a8c <HAL_ADC_MspInit+0xc0>)
 80009f8:	4293      	cmp	r3, r2
 80009fa:	d143      	bne.n	8000a84 <HAL_ADC_MspInit+0xb8>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80009fc:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000a00:	613b      	str	r3, [r7, #16]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8000a02:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000a06:	65bb      	str	r3, [r7, #88]	@ 0x58
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8000a08:	2301      	movs	r3, #1
 8000a0a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8000a0c:	2301      	movs	r3, #1
 8000a0e:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 8000a10:	2310      	movs	r3, #16
 8000a12:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8000a14:	2307      	movs	r3, #7
 8000a16:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8000a18:	2302      	movs	r3, #2
 8000a1a:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8000a1c:	2302      	movs	r3, #2
 8000a1e:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8000a20:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000a24:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000a26:	f107 0310 	add.w	r3, r7, #16
 8000a2a:	4618      	mov	r0, r3
 8000a2c:	f002 fd30 	bl	8003490 <HAL_RCCEx_PeriphCLKConfig>
 8000a30:	4603      	mov	r3, r0
 8000a32:	2b00      	cmp	r3, #0
 8000a34:	d001      	beq.n	8000a3a <HAL_ADC_MspInit+0x6e>
    {
      Error_Handler();
 8000a36:	f7ff ff9f 	bl	8000978 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000a3a:	4b15      	ldr	r3, [pc, #84]	@ (8000a90 <HAL_ADC_MspInit+0xc4>)
 8000a3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a3e:	4a14      	ldr	r2, [pc, #80]	@ (8000a90 <HAL_ADC_MspInit+0xc4>)
 8000a40:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000a44:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a46:	4b12      	ldr	r3, [pc, #72]	@ (8000a90 <HAL_ADC_MspInit+0xc4>)
 8000a48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a4a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000a4e:	60fb      	str	r3, [r7, #12]
 8000a50:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a52:	4b0f      	ldr	r3, [pc, #60]	@ (8000a90 <HAL_ADC_MspInit+0xc4>)
 8000a54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a56:	4a0e      	ldr	r2, [pc, #56]	@ (8000a90 <HAL_ADC_MspInit+0xc4>)
 8000a58:	f043 0301 	orr.w	r3, r3, #1
 8000a5c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a5e:	4b0c      	ldr	r3, [pc, #48]	@ (8000a90 <HAL_ADC_MspInit+0xc4>)
 8000a60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a62:	f003 0301 	and.w	r3, r3, #1
 8000a66:	60bb      	str	r3, [r7, #8]
 8000a68:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000a6a:	2301      	movs	r3, #1
 8000a6c:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000a6e:	230b      	movs	r3, #11
 8000a70:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a72:	2300      	movs	r3, #0
 8000a74:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a76:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000a7a:	4619      	mov	r1, r3
 8000a7c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a80:	f001 fcd8 	bl	8002434 <HAL_GPIO_Init>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000a84:	bf00      	nop
 8000a86:	3778      	adds	r7, #120	@ 0x78
 8000a88:	46bd      	mov	sp, r7
 8000a8a:	bd80      	pop	{r7, pc}
 8000a8c:	50040000 	.word	0x50040000
 8000a90:	40021000 	.word	0x40021000

08000a94 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	b084      	sub	sp, #16
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM7)
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	681b      	ldr	r3, [r3, #0]
 8000aa0:	4a0d      	ldr	r2, [pc, #52]	@ (8000ad8 <HAL_TIM_Base_MspInit+0x44>)
 8000aa2:	4293      	cmp	r3, r2
 8000aa4:	d113      	bne.n	8000ace <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM7_MspInit 0 */

  /* USER CODE END TIM7_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 8000aa6:	4b0d      	ldr	r3, [pc, #52]	@ (8000adc <HAL_TIM_Base_MspInit+0x48>)
 8000aa8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000aaa:	4a0c      	ldr	r2, [pc, #48]	@ (8000adc <HAL_TIM_Base_MspInit+0x48>)
 8000aac:	f043 0320 	orr.w	r3, r3, #32
 8000ab0:	6593      	str	r3, [r2, #88]	@ 0x58
 8000ab2:	4b0a      	ldr	r3, [pc, #40]	@ (8000adc <HAL_TIM_Base_MspInit+0x48>)
 8000ab4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ab6:	f003 0320 	and.w	r3, r3, #32
 8000aba:	60fb      	str	r3, [r7, #12]
 8000abc:	68fb      	ldr	r3, [r7, #12]
    /* TIM7 interrupt Init */
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8000abe:	2200      	movs	r2, #0
 8000ac0:	2100      	movs	r1, #0
 8000ac2:	2037      	movs	r0, #55	@ 0x37
 8000ac4:	f001 fc7f 	bl	80023c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8000ac8:	2037      	movs	r0, #55	@ 0x37
 8000aca:	f001 fc98 	bl	80023fe <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM7_MspInit 1 */

  }

}
 8000ace:	bf00      	nop
 8000ad0:	3710      	adds	r7, #16
 8000ad2:	46bd      	mov	sp, r7
 8000ad4:	bd80      	pop	{r7, pc}
 8000ad6:	bf00      	nop
 8000ad8:	40001400 	.word	0x40001400
 8000adc:	40021000 	.word	0x40021000

08000ae0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	b09e      	sub	sp, #120	@ 0x78
 8000ae4:	af00      	add	r7, sp, #0
 8000ae6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ae8:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000aec:	2200      	movs	r2, #0
 8000aee:	601a      	str	r2, [r3, #0]
 8000af0:	605a      	str	r2, [r3, #4]
 8000af2:	609a      	str	r2, [r3, #8]
 8000af4:	60da      	str	r2, [r3, #12]
 8000af6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000af8:	f107 0310 	add.w	r3, r7, #16
 8000afc:	2254      	movs	r2, #84	@ 0x54
 8000afe:	2100      	movs	r1, #0
 8000b00:	4618      	mov	r0, r3
 8000b02:	f004 f895 	bl	8004c30 <memset>
  if(huart->Instance==USART2)
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	681b      	ldr	r3, [r3, #0]
 8000b0a:	4a28      	ldr	r2, [pc, #160]	@ (8000bac <HAL_UART_MspInit+0xcc>)
 8000b0c:	4293      	cmp	r3, r2
 8000b0e:	d148      	bne.n	8000ba2 <HAL_UART_MspInit+0xc2>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000b10:	2302      	movs	r3, #2
 8000b12:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000b14:	2300      	movs	r3, #0
 8000b16:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b18:	f107 0310 	add.w	r3, r7, #16
 8000b1c:	4618      	mov	r0, r3
 8000b1e:	f002 fcb7 	bl	8003490 <HAL_RCCEx_PeriphCLKConfig>
 8000b22:	4603      	mov	r3, r0
 8000b24:	2b00      	cmp	r3, #0
 8000b26:	d001      	beq.n	8000b2c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000b28:	f7ff ff26 	bl	8000978 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000b2c:	4b20      	ldr	r3, [pc, #128]	@ (8000bb0 <HAL_UART_MspInit+0xd0>)
 8000b2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b30:	4a1f      	ldr	r2, [pc, #124]	@ (8000bb0 <HAL_UART_MspInit+0xd0>)
 8000b32:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000b36:	6593      	str	r3, [r2, #88]	@ 0x58
 8000b38:	4b1d      	ldr	r3, [pc, #116]	@ (8000bb0 <HAL_UART_MspInit+0xd0>)
 8000b3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b3c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000b40:	60fb      	str	r3, [r7, #12]
 8000b42:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b44:	4b1a      	ldr	r3, [pc, #104]	@ (8000bb0 <HAL_UART_MspInit+0xd0>)
 8000b46:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b48:	4a19      	ldr	r2, [pc, #100]	@ (8000bb0 <HAL_UART_MspInit+0xd0>)
 8000b4a:	f043 0301 	orr.w	r3, r3, #1
 8000b4e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b50:	4b17      	ldr	r3, [pc, #92]	@ (8000bb0 <HAL_UART_MspInit+0xd0>)
 8000b52:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b54:	f003 0301 	and.w	r3, r3, #1
 8000b58:	60bb      	str	r3, [r7, #8]
 8000b5a:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15 (JTDI)     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin;
 8000b5c:	2304      	movs	r3, #4
 8000b5e:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b60:	2302      	movs	r3, #2
 8000b62:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b64:	2300      	movs	r3, #0
 8000b66:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b68:	2303      	movs	r3, #3
 8000b6a:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000b6c:	2307      	movs	r3, #7
 8000b6e:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8000b70:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000b74:	4619      	mov	r1, r3
 8000b76:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b7a:	f001 fc5b 	bl	8002434 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VCP_RX_Pin;
 8000b7e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000b82:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b84:	2302      	movs	r3, #2
 8000b86:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b88:	2300      	movs	r3, #0
 8000b8a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b8c:	2303      	movs	r3, #3
 8000b8e:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 8000b90:	2303      	movs	r3, #3
 8000b92:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8000b94:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000b98:	4619      	mov	r1, r3
 8000b9a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b9e:	f001 fc49 	bl	8002434 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8000ba2:	bf00      	nop
 8000ba4:	3778      	adds	r7, #120	@ 0x78
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	bd80      	pop	{r7, pc}
 8000baa:	bf00      	nop
 8000bac:	40004400 	.word	0x40004400
 8000bb0:	40021000 	.word	0x40021000

08000bb4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000bb4:	b480      	push	{r7}
 8000bb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000bb8:	bf00      	nop
 8000bba:	e7fd      	b.n	8000bb8 <NMI_Handler+0x4>

08000bbc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000bbc:	b480      	push	{r7}
 8000bbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000bc0:	bf00      	nop
 8000bc2:	e7fd      	b.n	8000bc0 <HardFault_Handler+0x4>

08000bc4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000bc4:	b480      	push	{r7}
 8000bc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000bc8:	bf00      	nop
 8000bca:	e7fd      	b.n	8000bc8 <MemManage_Handler+0x4>

08000bcc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000bcc:	b480      	push	{r7}
 8000bce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000bd0:	bf00      	nop
 8000bd2:	e7fd      	b.n	8000bd0 <BusFault_Handler+0x4>

08000bd4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000bd4:	b480      	push	{r7}
 8000bd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000bd8:	bf00      	nop
 8000bda:	e7fd      	b.n	8000bd8 <UsageFault_Handler+0x4>

08000bdc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000bdc:	b480      	push	{r7}
 8000bde:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000be0:	bf00      	nop
 8000be2:	46bd      	mov	sp, r7
 8000be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be8:	4770      	bx	lr

08000bea <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000bea:	b480      	push	{r7}
 8000bec:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000bee:	bf00      	nop
 8000bf0:	46bd      	mov	sp, r7
 8000bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf6:	4770      	bx	lr

08000bf8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000bf8:	b480      	push	{r7}
 8000bfa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000bfc:	bf00      	nop
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c04:	4770      	bx	lr

08000c06 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c06:	b580      	push	{r7, lr}
 8000c08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c0a:	f000 f8d3 	bl	8000db4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c0e:	bf00      	nop
 8000c10:	bd80      	pop	{r7, pc}
	...

08000c14 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8000c18:	4802      	ldr	r0, [pc, #8]	@ (8000c24 <TIM7_IRQHandler+0x10>)
 8000c1a:	f002 ffdd 	bl	8003bd8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8000c1e:	bf00      	nop
 8000c20:	bd80      	pop	{r7, pc}
 8000c22:	bf00      	nop
 8000c24:	200000dc 	.word	0x200000dc

08000c28 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	b086      	sub	sp, #24
 8000c2c:	af00      	add	r7, sp, #0
 8000c2e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c30:	4a14      	ldr	r2, [pc, #80]	@ (8000c84 <_sbrk+0x5c>)
 8000c32:	4b15      	ldr	r3, [pc, #84]	@ (8000c88 <_sbrk+0x60>)
 8000c34:	1ad3      	subs	r3, r2, r3
 8000c36:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c38:	697b      	ldr	r3, [r7, #20]
 8000c3a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c3c:	4b13      	ldr	r3, [pc, #76]	@ (8000c8c <_sbrk+0x64>)
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	d102      	bne.n	8000c4a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c44:	4b11      	ldr	r3, [pc, #68]	@ (8000c8c <_sbrk+0x64>)
 8000c46:	4a12      	ldr	r2, [pc, #72]	@ (8000c90 <_sbrk+0x68>)
 8000c48:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c4a:	4b10      	ldr	r3, [pc, #64]	@ (8000c8c <_sbrk+0x64>)
 8000c4c:	681a      	ldr	r2, [r3, #0]
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	4413      	add	r3, r2
 8000c52:	693a      	ldr	r2, [r7, #16]
 8000c54:	429a      	cmp	r2, r3
 8000c56:	d207      	bcs.n	8000c68 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c58:	f004 f804 	bl	8004c64 <__errno>
 8000c5c:	4603      	mov	r3, r0
 8000c5e:	220c      	movs	r2, #12
 8000c60:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c62:	f04f 33ff 	mov.w	r3, #4294967295
 8000c66:	e009      	b.n	8000c7c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c68:	4b08      	ldr	r3, [pc, #32]	@ (8000c8c <_sbrk+0x64>)
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c6e:	4b07      	ldr	r3, [pc, #28]	@ (8000c8c <_sbrk+0x64>)
 8000c70:	681a      	ldr	r2, [r3, #0]
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	4413      	add	r3, r2
 8000c76:	4a05      	ldr	r2, [pc, #20]	@ (8000c8c <_sbrk+0x64>)
 8000c78:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c7a:	68fb      	ldr	r3, [r7, #12]
}
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	3718      	adds	r7, #24
 8000c80:	46bd      	mov	sp, r7
 8000c82:	bd80      	pop	{r7, pc}
 8000c84:	2000c000 	.word	0x2000c000
 8000c88:	00000400 	.word	0x00000400
 8000c8c:	200001e4 	.word	0x200001e4
 8000c90:	20000338 	.word	0x20000338

08000c94 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000c94:	b480      	push	{r7}
 8000c96:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000c98:	4b06      	ldr	r3, [pc, #24]	@ (8000cb4 <SystemInit+0x20>)
 8000c9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000c9e:	4a05      	ldr	r2, [pc, #20]	@ (8000cb4 <SystemInit+0x20>)
 8000ca0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000ca4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000ca8:	bf00      	nop
 8000caa:	46bd      	mov	sp, r7
 8000cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb0:	4770      	bx	lr
 8000cb2:	bf00      	nop
 8000cb4:	e000ed00 	.word	0xe000ed00

08000cb8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000cb8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000cf0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000cbc:	f7ff ffea 	bl	8000c94 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000cc0:	480c      	ldr	r0, [pc, #48]	@ (8000cf4 <LoopForever+0x6>)
  ldr r1, =_edata
 8000cc2:	490d      	ldr	r1, [pc, #52]	@ (8000cf8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000cc4:	4a0d      	ldr	r2, [pc, #52]	@ (8000cfc <LoopForever+0xe>)
  movs r3, #0
 8000cc6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000cc8:	e002      	b.n	8000cd0 <LoopCopyDataInit>

08000cca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000cca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ccc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000cce:	3304      	adds	r3, #4

08000cd0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000cd0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000cd2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000cd4:	d3f9      	bcc.n	8000cca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000cd6:	4a0a      	ldr	r2, [pc, #40]	@ (8000d00 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000cd8:	4c0a      	ldr	r4, [pc, #40]	@ (8000d04 <LoopForever+0x16>)
  movs r3, #0
 8000cda:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000cdc:	e001      	b.n	8000ce2 <LoopFillZerobss>

08000cde <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000cde:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ce0:	3204      	adds	r2, #4

08000ce2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ce2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ce4:	d3fb      	bcc.n	8000cde <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000ce6:	f003 ffc3 	bl	8004c70 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000cea:	f7ff fc41 	bl	8000570 <main>

08000cee <LoopForever>:

LoopForever:
    b LoopForever
 8000cee:	e7fe      	b.n	8000cee <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000cf0:	2000c000 	.word	0x2000c000
  ldr r0, =_sdata
 8000cf4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000cf8:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000cfc:	08005608 	.word	0x08005608
  ldr r2, =_sbss
 8000d00:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000d04:	20000334 	.word	0x20000334

08000d08 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000d08:	e7fe      	b.n	8000d08 <ADC1_IRQHandler>

08000d0a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d0a:	b580      	push	{r7, lr}
 8000d0c:	b082      	sub	sp, #8
 8000d0e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000d10:	2300      	movs	r3, #0
 8000d12:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d14:	2003      	movs	r0, #3
 8000d16:	f001 fb4b 	bl	80023b0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000d1a:	2000      	movs	r0, #0
 8000d1c:	f000 f80e 	bl	8000d3c <HAL_InitTick>
 8000d20:	4603      	mov	r3, r0
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d002      	beq.n	8000d2c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000d26:	2301      	movs	r3, #1
 8000d28:	71fb      	strb	r3, [r7, #7]
 8000d2a:	e001      	b.n	8000d30 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000d2c:	f7ff fe2a 	bl	8000984 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000d30:	79fb      	ldrb	r3, [r7, #7]
}
 8000d32:	4618      	mov	r0, r3
 8000d34:	3708      	adds	r7, #8
 8000d36:	46bd      	mov	sp, r7
 8000d38:	bd80      	pop	{r7, pc}
	...

08000d3c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	b084      	sub	sp, #16
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000d44:	2300      	movs	r3, #0
 8000d46:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000d48:	4b17      	ldr	r3, [pc, #92]	@ (8000da8 <HAL_InitTick+0x6c>)
 8000d4a:	781b      	ldrb	r3, [r3, #0]
 8000d4c:	2b00      	cmp	r3, #0
 8000d4e:	d023      	beq.n	8000d98 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000d50:	4b16      	ldr	r3, [pc, #88]	@ (8000dac <HAL_InitTick+0x70>)
 8000d52:	681a      	ldr	r2, [r3, #0]
 8000d54:	4b14      	ldr	r3, [pc, #80]	@ (8000da8 <HAL_InitTick+0x6c>)
 8000d56:	781b      	ldrb	r3, [r3, #0]
 8000d58:	4619      	mov	r1, r3
 8000d5a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000d5e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d62:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d66:	4618      	mov	r0, r3
 8000d68:	f001 fb57 	bl	800241a <HAL_SYSTICK_Config>
 8000d6c:	4603      	mov	r3, r0
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d10f      	bne.n	8000d92 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	2b0f      	cmp	r3, #15
 8000d76:	d809      	bhi.n	8000d8c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d78:	2200      	movs	r2, #0
 8000d7a:	6879      	ldr	r1, [r7, #4]
 8000d7c:	f04f 30ff 	mov.w	r0, #4294967295
 8000d80:	f001 fb21 	bl	80023c6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000d84:	4a0a      	ldr	r2, [pc, #40]	@ (8000db0 <HAL_InitTick+0x74>)
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	6013      	str	r3, [r2, #0]
 8000d8a:	e007      	b.n	8000d9c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000d8c:	2301      	movs	r3, #1
 8000d8e:	73fb      	strb	r3, [r7, #15]
 8000d90:	e004      	b.n	8000d9c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000d92:	2301      	movs	r3, #1
 8000d94:	73fb      	strb	r3, [r7, #15]
 8000d96:	e001      	b.n	8000d9c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000d98:	2301      	movs	r3, #1
 8000d9a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000d9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d9e:	4618      	mov	r0, r3
 8000da0:	3710      	adds	r7, #16
 8000da2:	46bd      	mov	sp, r7
 8000da4:	bd80      	pop	{r7, pc}
 8000da6:	bf00      	nop
 8000da8:	20000008 	.word	0x20000008
 8000dac:	20000000 	.word	0x20000000
 8000db0:	20000004 	.word	0x20000004

08000db4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000db4:	b480      	push	{r7}
 8000db6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000db8:	4b06      	ldr	r3, [pc, #24]	@ (8000dd4 <HAL_IncTick+0x20>)
 8000dba:	781b      	ldrb	r3, [r3, #0]
 8000dbc:	461a      	mov	r2, r3
 8000dbe:	4b06      	ldr	r3, [pc, #24]	@ (8000dd8 <HAL_IncTick+0x24>)
 8000dc0:	681b      	ldr	r3, [r3, #0]
 8000dc2:	4413      	add	r3, r2
 8000dc4:	4a04      	ldr	r2, [pc, #16]	@ (8000dd8 <HAL_IncTick+0x24>)
 8000dc6:	6013      	str	r3, [r2, #0]
}
 8000dc8:	bf00      	nop
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd0:	4770      	bx	lr
 8000dd2:	bf00      	nop
 8000dd4:	20000008 	.word	0x20000008
 8000dd8:	200001e8 	.word	0x200001e8

08000ddc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ddc:	b480      	push	{r7}
 8000dde:	af00      	add	r7, sp, #0
  return uwTick;
 8000de0:	4b03      	ldr	r3, [pc, #12]	@ (8000df0 <HAL_GetTick+0x14>)
 8000de2:	681b      	ldr	r3, [r3, #0]
}
 8000de4:	4618      	mov	r0, r3
 8000de6:	46bd      	mov	sp, r7
 8000de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dec:	4770      	bx	lr
 8000dee:	bf00      	nop
 8000df0:	200001e8 	.word	0x200001e8

08000df4 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8000df4:	b480      	push	{r7}
 8000df6:	b083      	sub	sp, #12
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	6078      	str	r0, [r7, #4]
 8000dfc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	689b      	ldr	r3, [r3, #8]
 8000e02:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8000e06:	683b      	ldr	r3, [r7, #0]
 8000e08:	431a      	orrs	r2, r3
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	609a      	str	r2, [r3, #8]
}
 8000e0e:	bf00      	nop
 8000e10:	370c      	adds	r7, #12
 8000e12:	46bd      	mov	sp, r7
 8000e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e18:	4770      	bx	lr

08000e1a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8000e1a:	b480      	push	{r7}
 8000e1c:	b083      	sub	sp, #12
 8000e1e:	af00      	add	r7, sp, #0
 8000e20:	6078      	str	r0, [r7, #4]
 8000e22:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	689b      	ldr	r3, [r3, #8]
 8000e28:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8000e2c:	683b      	ldr	r3, [r7, #0]
 8000e2e:	431a      	orrs	r2, r3
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	609a      	str	r2, [r3, #8]
}
 8000e34:	bf00      	nop
 8000e36:	370c      	adds	r7, #12
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e3e:	4770      	bx	lr

08000e40 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8000e40:	b480      	push	{r7}
 8000e42:	b083      	sub	sp, #12
 8000e44:	af00      	add	r7, sp, #0
 8000e46:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	689b      	ldr	r3, [r3, #8]
 8000e4c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8000e50:	4618      	mov	r0, r3
 8000e52:	370c      	adds	r7, #12
 8000e54:	46bd      	mov	sp, r7
 8000e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e5a:	4770      	bx	lr

08000e5c <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8000e5c:	b480      	push	{r7}
 8000e5e:	b087      	sub	sp, #28
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	60f8      	str	r0, [r7, #12]
 8000e64:	60b9      	str	r1, [r7, #8]
 8000e66:	607a      	str	r2, [r7, #4]
 8000e68:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000e6a:	68fb      	ldr	r3, [r7, #12]
 8000e6c:	3360      	adds	r3, #96	@ 0x60
 8000e6e:	461a      	mov	r2, r3
 8000e70:	68bb      	ldr	r3, [r7, #8]
 8000e72:	009b      	lsls	r3, r3, #2
 8000e74:	4413      	add	r3, r2
 8000e76:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000e78:	697b      	ldr	r3, [r7, #20]
 8000e7a:	681a      	ldr	r2, [r3, #0]
 8000e7c:	4b08      	ldr	r3, [pc, #32]	@ (8000ea0 <LL_ADC_SetOffset+0x44>)
 8000e7e:	4013      	ands	r3, r2
 8000e80:	687a      	ldr	r2, [r7, #4]
 8000e82:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8000e86:	683a      	ldr	r2, [r7, #0]
 8000e88:	430a      	orrs	r2, r1
 8000e8a:	4313      	orrs	r3, r2
 8000e8c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8000e90:	697b      	ldr	r3, [r7, #20]
 8000e92:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8000e94:	bf00      	nop
 8000e96:	371c      	adds	r7, #28
 8000e98:	46bd      	mov	sp, r7
 8000e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9e:	4770      	bx	lr
 8000ea0:	03fff000 	.word	0x03fff000

08000ea4 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8000ea4:	b480      	push	{r7}
 8000ea6:	b085      	sub	sp, #20
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	6078      	str	r0, [r7, #4]
 8000eac:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	3360      	adds	r3, #96	@ 0x60
 8000eb2:	461a      	mov	r2, r3
 8000eb4:	683b      	ldr	r3, [r7, #0]
 8000eb6:	009b      	lsls	r3, r3, #2
 8000eb8:	4413      	add	r3, r2
 8000eba:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8000ebc:	68fb      	ldr	r3, [r7, #12]
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8000ec4:	4618      	mov	r0, r3
 8000ec6:	3714      	adds	r7, #20
 8000ec8:	46bd      	mov	sp, r7
 8000eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ece:	4770      	bx	lr

08000ed0 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8000ed0:	b480      	push	{r7}
 8000ed2:	b087      	sub	sp, #28
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	60f8      	str	r0, [r7, #12]
 8000ed8:	60b9      	str	r1, [r7, #8]
 8000eda:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000edc:	68fb      	ldr	r3, [r7, #12]
 8000ede:	3360      	adds	r3, #96	@ 0x60
 8000ee0:	461a      	mov	r2, r3
 8000ee2:	68bb      	ldr	r3, [r7, #8]
 8000ee4:	009b      	lsls	r3, r3, #2
 8000ee6:	4413      	add	r3, r2
 8000ee8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000eea:	697b      	ldr	r3, [r7, #20]
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	431a      	orrs	r2, r3
 8000ef6:	697b      	ldr	r3, [r7, #20]
 8000ef8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8000efa:	bf00      	nop
 8000efc:	371c      	adds	r7, #28
 8000efe:	46bd      	mov	sp, r7
 8000f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f04:	4770      	bx	lr

08000f06 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8000f06:	b480      	push	{r7}
 8000f08:	b083      	sub	sp, #12
 8000f0a:	af00      	add	r7, sp, #0
 8000f0c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	68db      	ldr	r3, [r3, #12]
 8000f12:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d101      	bne.n	8000f1e <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8000f1a:	2301      	movs	r3, #1
 8000f1c:	e000      	b.n	8000f20 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8000f1e:	2300      	movs	r3, #0
}
 8000f20:	4618      	mov	r0, r3
 8000f22:	370c      	adds	r7, #12
 8000f24:	46bd      	mov	sp, r7
 8000f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2a:	4770      	bx	lr

08000f2c <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8000f2c:	b480      	push	{r7}
 8000f2e:	b087      	sub	sp, #28
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	60f8      	str	r0, [r7, #12]
 8000f34:	60b9      	str	r1, [r7, #8]
 8000f36:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8000f38:	68fb      	ldr	r3, [r7, #12]
 8000f3a:	3330      	adds	r3, #48	@ 0x30
 8000f3c:	461a      	mov	r2, r3
 8000f3e:	68bb      	ldr	r3, [r7, #8]
 8000f40:	0a1b      	lsrs	r3, r3, #8
 8000f42:	009b      	lsls	r3, r3, #2
 8000f44:	f003 030c 	and.w	r3, r3, #12
 8000f48:	4413      	add	r3, r2
 8000f4a:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8000f4c:	697b      	ldr	r3, [r7, #20]
 8000f4e:	681a      	ldr	r2, [r3, #0]
 8000f50:	68bb      	ldr	r3, [r7, #8]
 8000f52:	f003 031f 	and.w	r3, r3, #31
 8000f56:	211f      	movs	r1, #31
 8000f58:	fa01 f303 	lsl.w	r3, r1, r3
 8000f5c:	43db      	mvns	r3, r3
 8000f5e:	401a      	ands	r2, r3
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	0e9b      	lsrs	r3, r3, #26
 8000f64:	f003 011f 	and.w	r1, r3, #31
 8000f68:	68bb      	ldr	r3, [r7, #8]
 8000f6a:	f003 031f 	and.w	r3, r3, #31
 8000f6e:	fa01 f303 	lsl.w	r3, r1, r3
 8000f72:	431a      	orrs	r2, r3
 8000f74:	697b      	ldr	r3, [r7, #20]
 8000f76:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8000f78:	bf00      	nop
 8000f7a:	371c      	adds	r7, #28
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f82:	4770      	bx	lr

08000f84 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8000f84:	b480      	push	{r7}
 8000f86:	b087      	sub	sp, #28
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	60f8      	str	r0, [r7, #12]
 8000f8c:	60b9      	str	r1, [r7, #8]
 8000f8e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8000f90:	68fb      	ldr	r3, [r7, #12]
 8000f92:	3314      	adds	r3, #20
 8000f94:	461a      	mov	r2, r3
 8000f96:	68bb      	ldr	r3, [r7, #8]
 8000f98:	0e5b      	lsrs	r3, r3, #25
 8000f9a:	009b      	lsls	r3, r3, #2
 8000f9c:	f003 0304 	and.w	r3, r3, #4
 8000fa0:	4413      	add	r3, r2
 8000fa2:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8000fa4:	697b      	ldr	r3, [r7, #20]
 8000fa6:	681a      	ldr	r2, [r3, #0]
 8000fa8:	68bb      	ldr	r3, [r7, #8]
 8000faa:	0d1b      	lsrs	r3, r3, #20
 8000fac:	f003 031f 	and.w	r3, r3, #31
 8000fb0:	2107      	movs	r1, #7
 8000fb2:	fa01 f303 	lsl.w	r3, r1, r3
 8000fb6:	43db      	mvns	r3, r3
 8000fb8:	401a      	ands	r2, r3
 8000fba:	68bb      	ldr	r3, [r7, #8]
 8000fbc:	0d1b      	lsrs	r3, r3, #20
 8000fbe:	f003 031f 	and.w	r3, r3, #31
 8000fc2:	6879      	ldr	r1, [r7, #4]
 8000fc4:	fa01 f303 	lsl.w	r3, r1, r3
 8000fc8:	431a      	orrs	r2, r3
 8000fca:	697b      	ldr	r3, [r7, #20]
 8000fcc:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8000fce:	bf00      	nop
 8000fd0:	371c      	adds	r7, #28
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd8:	4770      	bx	lr
	...

08000fdc <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8000fdc:	b480      	push	{r7}
 8000fde:	b085      	sub	sp, #20
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	60f8      	str	r0, [r7, #12]
 8000fe4:	60b9      	str	r1, [r7, #8]
 8000fe6:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8000fe8:	68fb      	ldr	r3, [r7, #12]
 8000fea:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8000fee:	68bb      	ldr	r3, [r7, #8]
 8000ff0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8000ff4:	43db      	mvns	r3, r3
 8000ff6:	401a      	ands	r2, r3
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	f003 0318 	and.w	r3, r3, #24
 8000ffe:	4908      	ldr	r1, [pc, #32]	@ (8001020 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001000:	40d9      	lsrs	r1, r3
 8001002:	68bb      	ldr	r3, [r7, #8]
 8001004:	400b      	ands	r3, r1
 8001006:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800100a:	431a      	orrs	r2, r3
 800100c:	68fb      	ldr	r3, [r7, #12]
 800100e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001012:	bf00      	nop
 8001014:	3714      	adds	r7, #20
 8001016:	46bd      	mov	sp, r7
 8001018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101c:	4770      	bx	lr
 800101e:	bf00      	nop
 8001020:	0007ffff 	.word	0x0007ffff

08001024 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001024:	b480      	push	{r7}
 8001026:	b083      	sub	sp, #12
 8001028:	af00      	add	r7, sp, #0
 800102a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	689b      	ldr	r3, [r3, #8]
 8001030:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8001034:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001038:	687a      	ldr	r2, [r7, #4]
 800103a:	6093      	str	r3, [r2, #8]
}
 800103c:	bf00      	nop
 800103e:	370c      	adds	r7, #12
 8001040:	46bd      	mov	sp, r7
 8001042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001046:	4770      	bx	lr

08001048 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001048:	b480      	push	{r7}
 800104a:	b083      	sub	sp, #12
 800104c:	af00      	add	r7, sp, #0
 800104e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	689b      	ldr	r3, [r3, #8]
 8001054:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001058:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800105c:	d101      	bne.n	8001062 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800105e:	2301      	movs	r3, #1
 8001060:	e000      	b.n	8001064 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001062:	2300      	movs	r3, #0
}
 8001064:	4618      	mov	r0, r3
 8001066:	370c      	adds	r7, #12
 8001068:	46bd      	mov	sp, r7
 800106a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106e:	4770      	bx	lr

08001070 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001070:	b480      	push	{r7}
 8001072:	b083      	sub	sp, #12
 8001074:	af00      	add	r7, sp, #0
 8001076:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	689b      	ldr	r3, [r3, #8]
 800107c:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8001080:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001084:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800108c:	bf00      	nop
 800108e:	370c      	adds	r7, #12
 8001090:	46bd      	mov	sp, r7
 8001092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001096:	4770      	bx	lr

08001098 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001098:	b480      	push	{r7}
 800109a:	b083      	sub	sp, #12
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	689b      	ldr	r3, [r3, #8]
 80010a4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80010a8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80010ac:	d101      	bne.n	80010b2 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80010ae:	2301      	movs	r3, #1
 80010b0:	e000      	b.n	80010b4 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80010b2:	2300      	movs	r3, #0
}
 80010b4:	4618      	mov	r0, r3
 80010b6:	370c      	adds	r7, #12
 80010b8:	46bd      	mov	sp, r7
 80010ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010be:	4770      	bx	lr

080010c0 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80010c0:	b480      	push	{r7}
 80010c2:	b083      	sub	sp, #12
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	689b      	ldr	r3, [r3, #8]
 80010cc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80010d0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80010d4:	f043 0201 	orr.w	r2, r3, #1
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80010dc:	bf00      	nop
 80010de:	370c      	adds	r7, #12
 80010e0:	46bd      	mov	sp, r7
 80010e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e6:	4770      	bx	lr

080010e8 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80010e8:	b480      	push	{r7}
 80010ea:	b083      	sub	sp, #12
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	689b      	ldr	r3, [r3, #8]
 80010f4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80010f8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80010fc:	f043 0202 	orr.w	r2, r3, #2
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8001104:	bf00      	nop
 8001106:	370c      	adds	r7, #12
 8001108:	46bd      	mov	sp, r7
 800110a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110e:	4770      	bx	lr

08001110 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001110:	b480      	push	{r7}
 8001112:	b083      	sub	sp, #12
 8001114:	af00      	add	r7, sp, #0
 8001116:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	689b      	ldr	r3, [r3, #8]
 800111c:	f003 0301 	and.w	r3, r3, #1
 8001120:	2b01      	cmp	r3, #1
 8001122:	d101      	bne.n	8001128 <LL_ADC_IsEnabled+0x18>
 8001124:	2301      	movs	r3, #1
 8001126:	e000      	b.n	800112a <LL_ADC_IsEnabled+0x1a>
 8001128:	2300      	movs	r3, #0
}
 800112a:	4618      	mov	r0, r3
 800112c:	370c      	adds	r7, #12
 800112e:	46bd      	mov	sp, r7
 8001130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001134:	4770      	bx	lr

08001136 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8001136:	b480      	push	{r7}
 8001138:	b083      	sub	sp, #12
 800113a:	af00      	add	r7, sp, #0
 800113c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	689b      	ldr	r3, [r3, #8]
 8001142:	f003 0302 	and.w	r3, r3, #2
 8001146:	2b02      	cmp	r3, #2
 8001148:	d101      	bne.n	800114e <LL_ADC_IsDisableOngoing+0x18>
 800114a:	2301      	movs	r3, #1
 800114c:	e000      	b.n	8001150 <LL_ADC_IsDisableOngoing+0x1a>
 800114e:	2300      	movs	r3, #0
}
 8001150:	4618      	mov	r0, r3
 8001152:	370c      	adds	r7, #12
 8001154:	46bd      	mov	sp, r7
 8001156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115a:	4770      	bx	lr

0800115c <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800115c:	b480      	push	{r7}
 800115e:	b083      	sub	sp, #12
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	689b      	ldr	r3, [r3, #8]
 8001168:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800116c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001170:	f043 0204 	orr.w	r2, r3, #4
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001178:	bf00      	nop
 800117a:	370c      	adds	r7, #12
 800117c:	46bd      	mov	sp, r7
 800117e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001182:	4770      	bx	lr

08001184 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8001184:	b480      	push	{r7}
 8001186:	b083      	sub	sp, #12
 8001188:	af00      	add	r7, sp, #0
 800118a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	689b      	ldr	r3, [r3, #8]
 8001190:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001194:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001198:	f043 0210 	orr.w	r2, r3, #16
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 80011a0:	bf00      	nop
 80011a2:	370c      	adds	r7, #12
 80011a4:	46bd      	mov	sp, r7
 80011a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011aa:	4770      	bx	lr

080011ac <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80011ac:	b480      	push	{r7}
 80011ae:	b083      	sub	sp, #12
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	689b      	ldr	r3, [r3, #8]
 80011b8:	f003 0304 	and.w	r3, r3, #4
 80011bc:	2b04      	cmp	r3, #4
 80011be:	d101      	bne.n	80011c4 <LL_ADC_REG_IsConversionOngoing+0x18>
 80011c0:	2301      	movs	r3, #1
 80011c2:	e000      	b.n	80011c6 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80011c4:	2300      	movs	r3, #0
}
 80011c6:	4618      	mov	r0, r3
 80011c8:	370c      	adds	r7, #12
 80011ca:	46bd      	mov	sp, r7
 80011cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d0:	4770      	bx	lr

080011d2 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 80011d2:	b480      	push	{r7}
 80011d4:	b083      	sub	sp, #12
 80011d6:	af00      	add	r7, sp, #0
 80011d8:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	689b      	ldr	r3, [r3, #8]
 80011de:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80011e2:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80011e6:	f043 0220 	orr.w	r2, r3, #32
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 80011ee:	bf00      	nop
 80011f0:	370c      	adds	r7, #12
 80011f2:	46bd      	mov	sp, r7
 80011f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f8:	4770      	bx	lr

080011fa <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80011fa:	b480      	push	{r7}
 80011fc:	b083      	sub	sp, #12
 80011fe:	af00      	add	r7, sp, #0
 8001200:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	689b      	ldr	r3, [r3, #8]
 8001206:	f003 0308 	and.w	r3, r3, #8
 800120a:	2b08      	cmp	r3, #8
 800120c:	d101      	bne.n	8001212 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800120e:	2301      	movs	r3, #1
 8001210:	e000      	b.n	8001214 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001212:	2300      	movs	r3, #0
}
 8001214:	4618      	mov	r0, r3
 8001216:	370c      	adds	r7, #12
 8001218:	46bd      	mov	sp, r7
 800121a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800121e:	4770      	bx	lr

08001220 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b088      	sub	sp, #32
 8001224:	af00      	add	r7, sp, #0
 8001226:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001228:	2300      	movs	r3, #0
 800122a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 800122c:	2300      	movs	r3, #0
 800122e:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	2b00      	cmp	r3, #0
 8001234:	d101      	bne.n	800123a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001236:	2301      	movs	r3, #1
 8001238:	e126      	b.n	8001488 <HAL_ADC_Init+0x268>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	691b      	ldr	r3, [r3, #16]
 800123e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001244:	2b00      	cmp	r3, #0
 8001246:	d109      	bne.n	800125c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001248:	6878      	ldr	r0, [r7, #4]
 800124a:	f7ff fbbf 	bl	80009cc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	2200      	movs	r2, #0
 8001252:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	2200      	movs	r2, #0
 8001258:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	4618      	mov	r0, r3
 8001262:	f7ff fef1 	bl	8001048 <LL_ADC_IsDeepPowerDownEnabled>
 8001266:	4603      	mov	r3, r0
 8001268:	2b00      	cmp	r3, #0
 800126a:	d004      	beq.n	8001276 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	4618      	mov	r0, r3
 8001272:	f7ff fed7 	bl	8001024 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	4618      	mov	r0, r3
 800127c:	f7ff ff0c 	bl	8001098 <LL_ADC_IsInternalRegulatorEnabled>
 8001280:	4603      	mov	r3, r0
 8001282:	2b00      	cmp	r3, #0
 8001284:	d115      	bne.n	80012b2 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	4618      	mov	r0, r3
 800128c:	f7ff fef0 	bl	8001070 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001290:	4b7f      	ldr	r3, [pc, #508]	@ (8001490 <HAL_ADC_Init+0x270>)
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	099b      	lsrs	r3, r3, #6
 8001296:	4a7f      	ldr	r2, [pc, #508]	@ (8001494 <HAL_ADC_Init+0x274>)
 8001298:	fba2 2303 	umull	r2, r3, r2, r3
 800129c:	099b      	lsrs	r3, r3, #6
 800129e:	3301      	adds	r3, #1
 80012a0:	005b      	lsls	r3, r3, #1
 80012a2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80012a4:	e002      	b.n	80012ac <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80012a6:	68fb      	ldr	r3, [r7, #12]
 80012a8:	3b01      	subs	r3, #1
 80012aa:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80012ac:	68fb      	ldr	r3, [r7, #12]
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d1f9      	bne.n	80012a6 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	4618      	mov	r0, r3
 80012b8:	f7ff feee 	bl	8001098 <LL_ADC_IsInternalRegulatorEnabled>
 80012bc:	4603      	mov	r3, r0
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d10d      	bne.n	80012de <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80012c6:	f043 0210 	orr.w	r2, r3, #16
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012d2:	f043 0201 	orr.w	r2, r3, #1
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80012da:	2301      	movs	r3, #1
 80012dc:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	4618      	mov	r0, r3
 80012e4:	f7ff ff62 	bl	80011ac <LL_ADC_REG_IsConversionOngoing>
 80012e8:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80012ee:	f003 0310 	and.w	r3, r3, #16
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	f040 80bf 	bne.w	8001476 <HAL_ADC_Init+0x256>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80012f8:	697b      	ldr	r3, [r7, #20]
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	f040 80bb 	bne.w	8001476 <HAL_ADC_Init+0x256>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001304:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001308:	f043 0202 	orr.w	r2, r3, #2
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	4618      	mov	r0, r3
 8001316:	f7ff fefb 	bl	8001110 <LL_ADC_IsEnabled>
 800131a:	4603      	mov	r3, r0
 800131c:	2b00      	cmp	r3, #0
 800131e:	d10b      	bne.n	8001338 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001320:	485d      	ldr	r0, [pc, #372]	@ (8001498 <HAL_ADC_Init+0x278>)
 8001322:	f7ff fef5 	bl	8001110 <LL_ADC_IsEnabled>
 8001326:	4603      	mov	r3, r0
 8001328:	2b00      	cmp	r3, #0
 800132a:	d105      	bne.n	8001338 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	685b      	ldr	r3, [r3, #4]
 8001330:	4619      	mov	r1, r3
 8001332:	485a      	ldr	r0, [pc, #360]	@ (800149c <HAL_ADC_Init+0x27c>)
 8001334:	f7ff fd5e 	bl	8000df4 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	7e5b      	ldrb	r3, [r3, #25]
 800133c:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001342:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8001348:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 800134e:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001356:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001358:	4313      	orrs	r3, r2
 800135a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001362:	2b01      	cmp	r3, #1
 8001364:	d106      	bne.n	8001374 <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800136a:	3b01      	subs	r3, #1
 800136c:	045b      	lsls	r3, r3, #17
 800136e:	69ba      	ldr	r2, [r7, #24]
 8001370:	4313      	orrs	r3, r2
 8001372:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001378:	2b00      	cmp	r3, #0
 800137a:	d009      	beq.n	8001390 <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001380:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001388:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800138a:	69ba      	ldr	r2, [r7, #24]
 800138c:	4313      	orrs	r3, r2
 800138e:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	68da      	ldr	r2, [r3, #12]
 8001396:	4b42      	ldr	r3, [pc, #264]	@ (80014a0 <HAL_ADC_Init+0x280>)
 8001398:	4013      	ands	r3, r2
 800139a:	687a      	ldr	r2, [r7, #4]
 800139c:	6812      	ldr	r2, [r2, #0]
 800139e:	69b9      	ldr	r1, [r7, #24]
 80013a0:	430b      	orrs	r3, r1
 80013a2:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	4618      	mov	r0, r3
 80013aa:	f7ff ff26 	bl	80011fa <LL_ADC_INJ_IsConversionOngoing>
 80013ae:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80013b0:	697b      	ldr	r3, [r7, #20]
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d13d      	bne.n	8001432 <HAL_ADC_Init+0x212>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80013b6:	693b      	ldr	r3, [r7, #16]
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d13a      	bne.n	8001432 <HAL_ADC_Init+0x212>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80013c0:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80013c8:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80013ca:	4313      	orrs	r3, r2
 80013cc:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	68db      	ldr	r3, [r3, #12]
 80013d4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80013d8:	f023 0302 	bic.w	r3, r3, #2
 80013dc:	687a      	ldr	r2, [r7, #4]
 80013de:	6812      	ldr	r2, [r2, #0]
 80013e0:	69b9      	ldr	r1, [r7, #24]
 80013e2:	430b      	orrs	r3, r1
 80013e4:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80013ec:	2b01      	cmp	r3, #1
 80013ee:	d118      	bne.n	8001422 <HAL_ADC_Init+0x202>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	691b      	ldr	r3, [r3, #16]
 80013f6:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80013fa:	f023 0304 	bic.w	r3, r3, #4
 80013fe:	687a      	ldr	r2, [r7, #4]
 8001400:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8001402:	687a      	ldr	r2, [r7, #4]
 8001404:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001406:	4311      	orrs	r1, r2
 8001408:	687a      	ldr	r2, [r7, #4]
 800140a:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800140c:	4311      	orrs	r1, r2
 800140e:	687a      	ldr	r2, [r7, #4]
 8001410:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001412:	430a      	orrs	r2, r1
 8001414:	431a      	orrs	r2, r3
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	f042 0201 	orr.w	r2, r2, #1
 800141e:	611a      	str	r2, [r3, #16]
 8001420:	e007      	b.n	8001432 <HAL_ADC_Init+0x212>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	691a      	ldr	r2, [r3, #16]
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	f022 0201 	bic.w	r2, r2, #1
 8001430:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	691b      	ldr	r3, [r3, #16]
 8001436:	2b01      	cmp	r3, #1
 8001438:	d10c      	bne.n	8001454 <HAL_ADC_Init+0x234>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001440:	f023 010f 	bic.w	r1, r3, #15
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	69db      	ldr	r3, [r3, #28]
 8001448:	1e5a      	subs	r2, r3, #1
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	430a      	orrs	r2, r1
 8001450:	631a      	str	r2, [r3, #48]	@ 0x30
 8001452:	e007      	b.n	8001464 <HAL_ADC_Init+0x244>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	f022 020f 	bic.w	r2, r2, #15
 8001462:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001468:	f023 0303 	bic.w	r3, r3, #3
 800146c:	f043 0201 	orr.w	r2, r3, #1
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	655a      	str	r2, [r3, #84]	@ 0x54
 8001474:	e007      	b.n	8001486 <HAL_ADC_Init+0x266>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800147a:	f043 0210 	orr.w	r2, r3, #16
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8001482:	2301      	movs	r3, #1
 8001484:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001486:	7ffb      	ldrb	r3, [r7, #31]
}
 8001488:	4618      	mov	r0, r3
 800148a:	3720      	adds	r7, #32
 800148c:	46bd      	mov	sp, r7
 800148e:	bd80      	pop	{r7, pc}
 8001490:	20000000 	.word	0x20000000
 8001494:	053e2d63 	.word	0x053e2d63
 8001498:	50040000 	.word	0x50040000
 800149c:	50040300 	.word	0x50040300
 80014a0:	fff0c007 	.word	0xfff0c007

080014a4 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b084      	sub	sp, #16
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	4618      	mov	r0, r3
 80014b2:	f7ff fe7b 	bl	80011ac <LL_ADC_REG_IsConversionOngoing>
 80014b6:	4603      	mov	r3, r0
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d14f      	bne.n	800155c <HAL_ADC_Start+0xb8>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80014c2:	2b01      	cmp	r3, #1
 80014c4:	d101      	bne.n	80014ca <HAL_ADC_Start+0x26>
 80014c6:	2302      	movs	r3, #2
 80014c8:	e04b      	b.n	8001562 <HAL_ADC_Start+0xbe>
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	2201      	movs	r2, #1
 80014ce:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80014d2:	6878      	ldr	r0, [r7, #4]
 80014d4:	f000 fdb6 	bl	8002044 <ADC_Enable>
 80014d8:	4603      	mov	r3, r0
 80014da:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80014dc:	7bfb      	ldrb	r3, [r7, #15]
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d137      	bne.n	8001552 <HAL_ADC_Start+0xae>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80014e6:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80014ea:	f023 0301 	bic.w	r3, r3, #1
 80014ee:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	655a      	str	r2, [r3, #84]	@ 0x54
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80014fa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80014fe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001502:	d106      	bne.n	8001512 <HAL_ADC_Start+0x6e>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001508:	f023 0206 	bic.w	r2, r3, #6
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	659a      	str	r2, [r3, #88]	@ 0x58
 8001510:	e002      	b.n	8001518 <HAL_ADC_Start+0x74>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	2200      	movs	r2, #0
 8001516:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	221c      	movs	r2, #28
 800151e:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	2200      	movs	r2, #0
 8001524:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
        }

      }
#else
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	68db      	ldr	r3, [r3, #12]
 800152e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001532:	2b00      	cmp	r3, #0
 8001534:	d007      	beq.n	8001546 <HAL_ADC_Start+0xa2>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800153a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800153e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	655a      	str	r2, [r3, #84]	@ 0x54
      }

      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	4618      	mov	r0, r3
 800154c:	f7ff fe06 	bl	800115c <LL_ADC_REG_StartConversion>
 8001550:	e006      	b.n	8001560 <HAL_ADC_Start+0xbc>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	2200      	movs	r2, #0
 8001556:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 800155a:	e001      	b.n	8001560 <HAL_ADC_Start+0xbc>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800155c:	2302      	movs	r3, #2
 800155e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return tmp_hal_status;
 8001560:	7bfb      	ldrb	r3, [r7, #15]
}
 8001562:	4618      	mov	r0, r3
 8001564:	3710      	adds	r7, #16
 8001566:	46bd      	mov	sp, r7
 8001568:	bd80      	pop	{r7, pc}

0800156a <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 800156a:	b580      	push	{r7, lr}
 800156c:	b084      	sub	sp, #16
 800156e:	af00      	add	r7, sp, #0
 8001570:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8001578:	2b01      	cmp	r3, #1
 800157a:	d101      	bne.n	8001580 <HAL_ADC_Stop+0x16>
 800157c:	2302      	movs	r3, #2
 800157e:	e023      	b.n	80015c8 <HAL_ADC_Stop+0x5e>
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	2201      	movs	r2, #1
 8001584:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8001588:	2103      	movs	r1, #3
 800158a:	6878      	ldr	r0, [r7, #4]
 800158c:	f000 fc9e 	bl	8001ecc <ADC_ConversionStop>
 8001590:	4603      	mov	r3, r0
 8001592:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8001594:	7bfb      	ldrb	r3, [r7, #15]
 8001596:	2b00      	cmp	r3, #0
 8001598:	d111      	bne.n	80015be <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 800159a:	6878      	ldr	r0, [r7, #4]
 800159c:	f000 fdd8 	bl	8002150 <ADC_Disable>
 80015a0:	4603      	mov	r3, r0
 80015a2:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 80015a4:	7bfb      	ldrb	r3, [r7, #15]
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d109      	bne.n	80015be <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80015ae:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80015b2:	f023 0301 	bic.w	r3, r3, #1
 80015b6:	f043 0201 	orr.w	r2, r3, #1
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	655a      	str	r2, [r3, #84]	@ 0x54
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	2200      	movs	r2, #0
 80015c2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 80015c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80015c8:	4618      	mov	r0, r3
 80015ca:	3710      	adds	r7, #16
 80015cc:	46bd      	mov	sp, r7
 80015ce:	bd80      	pop	{r7, pc}

080015d0 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b086      	sub	sp, #24
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	6078      	str	r0, [r7, #4]
 80015d8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	695b      	ldr	r3, [r3, #20]
 80015de:	2b08      	cmp	r3, #8
 80015e0:	d102      	bne.n	80015e8 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 80015e2:	2308      	movs	r3, #8
 80015e4:	617b      	str	r3, [r7, #20]
 80015e6:	e010      	b.n	800160a <HAL_ADC_PollForConversion+0x3a>
        tmp_Flag_End = (ADC_FLAG_EOC);
      }
    }
#else
    /* Check ADC DMA mode */
    if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	68db      	ldr	r3, [r3, #12]
 80015ee:	f003 0301 	and.w	r3, r3, #1
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d007      	beq.n	8001606 <HAL_ADC_PollForConversion+0x36>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80015fa:	f043 0220 	orr.w	r2, r3, #32
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_ERROR;
 8001602:	2301      	movs	r3, #1
 8001604:	e06f      	b.n	80016e6 <HAL_ADC_PollForConversion+0x116>
    }
    else
    {
      tmp_Flag_End = (ADC_FLAG_EOC);
 8001606:	2304      	movs	r3, #4
 8001608:	617b      	str	r3, [r7, #20]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 800160a:	f7ff fbe7 	bl	8000ddc <HAL_GetTick>
 800160e:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8001610:	e021      	b.n	8001656 <HAL_ADC_PollForConversion+0x86>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8001612:	683b      	ldr	r3, [r7, #0]
 8001614:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001618:	d01d      	beq.n	8001656 <HAL_ADC_PollForConversion+0x86>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 800161a:	f7ff fbdf 	bl	8000ddc <HAL_GetTick>
 800161e:	4602      	mov	r2, r0
 8001620:	693b      	ldr	r3, [r7, #16]
 8001622:	1ad3      	subs	r3, r2, r3
 8001624:	683a      	ldr	r2, [r7, #0]
 8001626:	429a      	cmp	r2, r3
 8001628:	d302      	bcc.n	8001630 <HAL_ADC_PollForConversion+0x60>
 800162a:	683b      	ldr	r3, [r7, #0]
 800162c:	2b00      	cmp	r3, #0
 800162e:	d112      	bne.n	8001656 <HAL_ADC_PollForConversion+0x86>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	681a      	ldr	r2, [r3, #0]
 8001636:	697b      	ldr	r3, [r7, #20]
 8001638:	4013      	ands	r3, r2
 800163a:	2b00      	cmp	r3, #0
 800163c:	d10b      	bne.n	8001656 <HAL_ADC_PollForConversion+0x86>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001642:	f043 0204 	orr.w	r2, r3, #4
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	2200      	movs	r2, #0
 800164e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

          return HAL_TIMEOUT;
 8001652:	2303      	movs	r3, #3
 8001654:	e047      	b.n	80016e6 <HAL_ADC_PollForConversion+0x116>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	681a      	ldr	r2, [r3, #0]
 800165c:	697b      	ldr	r3, [r7, #20]
 800165e:	4013      	ands	r3, r2
 8001660:	2b00      	cmp	r3, #0
 8001662:	d0d6      	beq.n	8001612 <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001668:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	4618      	mov	r0, r3
 8001676:	f7ff fc46 	bl	8000f06 <LL_ADC_REG_IsTriggerSourceSWStart>
 800167a:	4603      	mov	r3, r0
 800167c:	2b00      	cmp	r3, #0
 800167e:	d01c      	beq.n	80016ba <HAL_ADC_PollForConversion+0xea>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	7e5b      	ldrb	r3, [r3, #25]
 8001684:	2b00      	cmp	r3, #0
 8001686:	d118      	bne.n	80016ba <HAL_ADC_PollForConversion+0xea>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	f003 0308 	and.w	r3, r3, #8
 8001692:	2b08      	cmp	r3, #8
 8001694:	d111      	bne.n	80016ba <HAL_ADC_PollForConversion+0xea>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800169a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	655a      	str	r2, [r3, #84]	@ 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80016a6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d105      	bne.n	80016ba <HAL_ADC_PollForConversion+0xea>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80016b2:	f043 0201 	orr.w	r2, r3, #1
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	655a      	str	r2, [r3, #84]	@ 0x54
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
  }
#else
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	68db      	ldr	r3, [r3, #12]
 80016c0:	60fb      	str	r3, [r7, #12]
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 80016c2:	697b      	ldr	r3, [r7, #20]
 80016c4:	2b08      	cmp	r3, #8
 80016c6:	d104      	bne.n	80016d2 <HAL_ADC_PollForConversion+0x102>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	2208      	movs	r2, #8
 80016ce:	601a      	str	r2, [r3, #0]
 80016d0:	e008      	b.n	80016e4 <HAL_ADC_PollForConversion+0x114>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 80016d2:	68fb      	ldr	r3, [r7, #12]
 80016d4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d103      	bne.n	80016e4 <HAL_ADC_PollForConversion+0x114>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	220c      	movs	r2, #12
 80016e2:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 80016e4:	2300      	movs	r3, #0
}
 80016e6:	4618      	mov	r0, r3
 80016e8:	3718      	adds	r7, #24
 80016ea:	46bd      	mov	sp, r7
 80016ec:	bd80      	pop	{r7, pc}

080016ee <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 80016ee:	b480      	push	{r7}
 80016f0:	b083      	sub	sp, #12
 80016f2:	af00      	add	r7, sp, #0
 80016f4:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 80016fc:	4618      	mov	r0, r3
 80016fe:	370c      	adds	r7, #12
 8001700:	46bd      	mov	sp, r7
 8001702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001706:	4770      	bx	lr

08001708 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	b0b6      	sub	sp, #216	@ 0xd8
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
 8001710:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001712:	2300      	movs	r3, #0
 8001714:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8001718:	2300      	movs	r3, #0
 800171a:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8001722:	2b01      	cmp	r3, #1
 8001724:	d101      	bne.n	800172a <HAL_ADC_ConfigChannel+0x22>
 8001726:	2302      	movs	r3, #2
 8001728:	e3bb      	b.n	8001ea2 <HAL_ADC_ConfigChannel+0x79a>
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	2201      	movs	r2, #1
 800172e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	4618      	mov	r0, r3
 8001738:	f7ff fd38 	bl	80011ac <LL_ADC_REG_IsConversionOngoing>
 800173c:	4603      	mov	r3, r0
 800173e:	2b00      	cmp	r3, #0
 8001740:	f040 83a0 	bne.w	8001e84 <HAL_ADC_ConfigChannel+0x77c>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8001744:	683b      	ldr	r3, [r7, #0]
 8001746:	685b      	ldr	r3, [r3, #4]
 8001748:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 800174c:	683b      	ldr	r3, [r7, #0]
 800174e:	685b      	ldr	r3, [r3, #4]
 8001750:	2b05      	cmp	r3, #5
 8001752:	d824      	bhi.n	800179e <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8001754:	683b      	ldr	r3, [r7, #0]
 8001756:	685b      	ldr	r3, [r3, #4]
 8001758:	3b02      	subs	r3, #2
 800175a:	2b03      	cmp	r3, #3
 800175c:	d81b      	bhi.n	8001796 <HAL_ADC_ConfigChannel+0x8e>
 800175e:	a201      	add	r2, pc, #4	@ (adr r2, 8001764 <HAL_ADC_ConfigChannel+0x5c>)
 8001760:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001764:	08001775 	.word	0x08001775
 8001768:	0800177d 	.word	0x0800177d
 800176c:	08001785 	.word	0x08001785
 8001770:	0800178d 	.word	0x0800178d
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8001774:	230c      	movs	r3, #12
 8001776:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800177a:	e010      	b.n	800179e <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 800177c:	2312      	movs	r3, #18
 800177e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8001782:	e00c      	b.n	800179e <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8001784:	2318      	movs	r3, #24
 8001786:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800178a:	e008      	b.n	800179e <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 800178c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001790:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8001794:	e003      	b.n	800179e <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8001796:	2306      	movs	r3, #6
 8001798:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800179c:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	6818      	ldr	r0, [r3, #0]
 80017a2:	683b      	ldr	r3, [r7, #0]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	461a      	mov	r2, r3
 80017a8:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 80017ac:	f7ff fbbe 	bl	8000f2c <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	4618      	mov	r0, r3
 80017b6:	f7ff fcf9 	bl	80011ac <LL_ADC_REG_IsConversionOngoing>
 80017ba:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	4618      	mov	r0, r3
 80017c4:	f7ff fd19 	bl	80011fa <LL_ADC_INJ_IsConversionOngoing>
 80017c8:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80017cc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	f040 81a4 	bne.w	8001b1e <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80017d6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80017da:	2b00      	cmp	r3, #0
 80017dc:	f040 819f 	bne.w	8001b1e <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	6818      	ldr	r0, [r3, #0]
 80017e4:	683b      	ldr	r3, [r7, #0]
 80017e6:	6819      	ldr	r1, [r3, #0]
 80017e8:	683b      	ldr	r3, [r7, #0]
 80017ea:	689b      	ldr	r3, [r3, #8]
 80017ec:	461a      	mov	r2, r3
 80017ee:	f7ff fbc9 	bl	8000f84 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80017f2:	683b      	ldr	r3, [r7, #0]
 80017f4:	695a      	ldr	r2, [r3, #20]
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	68db      	ldr	r3, [r3, #12]
 80017fc:	08db      	lsrs	r3, r3, #3
 80017fe:	f003 0303 	and.w	r3, r3, #3
 8001802:	005b      	lsls	r3, r3, #1
 8001804:	fa02 f303 	lsl.w	r3, r2, r3
 8001808:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 800180c:	683b      	ldr	r3, [r7, #0]
 800180e:	691b      	ldr	r3, [r3, #16]
 8001810:	2b04      	cmp	r3, #4
 8001812:	d00a      	beq.n	800182a <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	6818      	ldr	r0, [r3, #0]
 8001818:	683b      	ldr	r3, [r7, #0]
 800181a:	6919      	ldr	r1, [r3, #16]
 800181c:	683b      	ldr	r3, [r7, #0]
 800181e:	681a      	ldr	r2, [r3, #0]
 8001820:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001824:	f7ff fb1a 	bl	8000e5c <LL_ADC_SetOffset>
 8001828:	e179      	b.n	8001b1e <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	2100      	movs	r1, #0
 8001830:	4618      	mov	r0, r3
 8001832:	f7ff fb37 	bl	8000ea4 <LL_ADC_GetOffsetChannel>
 8001836:	4603      	mov	r3, r0
 8001838:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800183c:	2b00      	cmp	r3, #0
 800183e:	d10a      	bne.n	8001856 <HAL_ADC_ConfigChannel+0x14e>
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	2100      	movs	r1, #0
 8001846:	4618      	mov	r0, r3
 8001848:	f7ff fb2c 	bl	8000ea4 <LL_ADC_GetOffsetChannel>
 800184c:	4603      	mov	r3, r0
 800184e:	0e9b      	lsrs	r3, r3, #26
 8001850:	f003 021f 	and.w	r2, r3, #31
 8001854:	e01e      	b.n	8001894 <HAL_ADC_ConfigChannel+0x18c>
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	2100      	movs	r1, #0
 800185c:	4618      	mov	r0, r3
 800185e:	f7ff fb21 	bl	8000ea4 <LL_ADC_GetOffsetChannel>
 8001862:	4603      	mov	r3, r0
 8001864:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001868:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800186c:	fa93 f3a3 	rbit	r3, r3
 8001870:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001874:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001878:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800187c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8001880:	2b00      	cmp	r3, #0
 8001882:	d101      	bne.n	8001888 <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 8001884:	2320      	movs	r3, #32
 8001886:	e004      	b.n	8001892 <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 8001888:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800188c:	fab3 f383 	clz	r3, r3
 8001890:	b2db      	uxtb	r3, r3
 8001892:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001894:	683b      	ldr	r3, [r7, #0]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800189c:	2b00      	cmp	r3, #0
 800189e:	d105      	bne.n	80018ac <HAL_ADC_ConfigChannel+0x1a4>
 80018a0:	683b      	ldr	r3, [r7, #0]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	0e9b      	lsrs	r3, r3, #26
 80018a6:	f003 031f 	and.w	r3, r3, #31
 80018aa:	e018      	b.n	80018de <HAL_ADC_ConfigChannel+0x1d6>
 80018ac:	683b      	ldr	r3, [r7, #0]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018b4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80018b8:	fa93 f3a3 	rbit	r3, r3
 80018bc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 80018c0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80018c4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 80018c8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d101      	bne.n	80018d4 <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 80018d0:	2320      	movs	r3, #32
 80018d2:	e004      	b.n	80018de <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 80018d4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80018d8:	fab3 f383 	clz	r3, r3
 80018dc:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80018de:	429a      	cmp	r2, r3
 80018e0:	d106      	bne.n	80018f0 <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	2200      	movs	r2, #0
 80018e8:	2100      	movs	r1, #0
 80018ea:	4618      	mov	r0, r3
 80018ec:	f7ff faf0 	bl	8000ed0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	2101      	movs	r1, #1
 80018f6:	4618      	mov	r0, r3
 80018f8:	f7ff fad4 	bl	8000ea4 <LL_ADC_GetOffsetChannel>
 80018fc:	4603      	mov	r3, r0
 80018fe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001902:	2b00      	cmp	r3, #0
 8001904:	d10a      	bne.n	800191c <HAL_ADC_ConfigChannel+0x214>
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	2101      	movs	r1, #1
 800190c:	4618      	mov	r0, r3
 800190e:	f7ff fac9 	bl	8000ea4 <LL_ADC_GetOffsetChannel>
 8001912:	4603      	mov	r3, r0
 8001914:	0e9b      	lsrs	r3, r3, #26
 8001916:	f003 021f 	and.w	r2, r3, #31
 800191a:	e01e      	b.n	800195a <HAL_ADC_ConfigChannel+0x252>
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	2101      	movs	r1, #1
 8001922:	4618      	mov	r0, r3
 8001924:	f7ff fabe 	bl	8000ea4 <LL_ADC_GetOffsetChannel>
 8001928:	4603      	mov	r3, r0
 800192a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800192e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001932:	fa93 f3a3 	rbit	r3, r3
 8001936:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 800193a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800193e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8001942:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001946:	2b00      	cmp	r3, #0
 8001948:	d101      	bne.n	800194e <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 800194a:	2320      	movs	r3, #32
 800194c:	e004      	b.n	8001958 <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 800194e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001952:	fab3 f383 	clz	r3, r3
 8001956:	b2db      	uxtb	r3, r3
 8001958:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800195a:	683b      	ldr	r3, [r7, #0]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001962:	2b00      	cmp	r3, #0
 8001964:	d105      	bne.n	8001972 <HAL_ADC_ConfigChannel+0x26a>
 8001966:	683b      	ldr	r3, [r7, #0]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	0e9b      	lsrs	r3, r3, #26
 800196c:	f003 031f 	and.w	r3, r3, #31
 8001970:	e018      	b.n	80019a4 <HAL_ADC_ConfigChannel+0x29c>
 8001972:	683b      	ldr	r3, [r7, #0]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800197a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800197e:	fa93 f3a3 	rbit	r3, r3
 8001982:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8001986:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800198a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 800198e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001992:	2b00      	cmp	r3, #0
 8001994:	d101      	bne.n	800199a <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 8001996:	2320      	movs	r3, #32
 8001998:	e004      	b.n	80019a4 <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 800199a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800199e:	fab3 f383 	clz	r3, r3
 80019a2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80019a4:	429a      	cmp	r2, r3
 80019a6:	d106      	bne.n	80019b6 <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	2200      	movs	r2, #0
 80019ae:	2101      	movs	r1, #1
 80019b0:	4618      	mov	r0, r3
 80019b2:	f7ff fa8d 	bl	8000ed0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	2102      	movs	r1, #2
 80019bc:	4618      	mov	r0, r3
 80019be:	f7ff fa71 	bl	8000ea4 <LL_ADC_GetOffsetChannel>
 80019c2:	4603      	mov	r3, r0
 80019c4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d10a      	bne.n	80019e2 <HAL_ADC_ConfigChannel+0x2da>
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	2102      	movs	r1, #2
 80019d2:	4618      	mov	r0, r3
 80019d4:	f7ff fa66 	bl	8000ea4 <LL_ADC_GetOffsetChannel>
 80019d8:	4603      	mov	r3, r0
 80019da:	0e9b      	lsrs	r3, r3, #26
 80019dc:	f003 021f 	and.w	r2, r3, #31
 80019e0:	e01e      	b.n	8001a20 <HAL_ADC_ConfigChannel+0x318>
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	2102      	movs	r1, #2
 80019e8:	4618      	mov	r0, r3
 80019ea:	f7ff fa5b 	bl	8000ea4 <LL_ADC_GetOffsetChannel>
 80019ee:	4603      	mov	r3, r0
 80019f0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019f4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80019f8:	fa93 f3a3 	rbit	r3, r3
 80019fc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8001a00:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001a04:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8001a08:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d101      	bne.n	8001a14 <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 8001a10:	2320      	movs	r3, #32
 8001a12:	e004      	b.n	8001a1e <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 8001a14:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001a18:	fab3 f383 	clz	r3, r3
 8001a1c:	b2db      	uxtb	r3, r3
 8001a1e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001a20:	683b      	ldr	r3, [r7, #0]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d105      	bne.n	8001a38 <HAL_ADC_ConfigChannel+0x330>
 8001a2c:	683b      	ldr	r3, [r7, #0]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	0e9b      	lsrs	r3, r3, #26
 8001a32:	f003 031f 	and.w	r3, r3, #31
 8001a36:	e014      	b.n	8001a62 <HAL_ADC_ConfigChannel+0x35a>
 8001a38:	683b      	ldr	r3, [r7, #0]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a3e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8001a40:	fa93 f3a3 	rbit	r3, r3
 8001a44:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8001a46:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001a48:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8001a4c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d101      	bne.n	8001a58 <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 8001a54:	2320      	movs	r3, #32
 8001a56:	e004      	b.n	8001a62 <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 8001a58:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001a5c:	fab3 f383 	clz	r3, r3
 8001a60:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001a62:	429a      	cmp	r2, r3
 8001a64:	d106      	bne.n	8001a74 <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	2102      	movs	r1, #2
 8001a6e:	4618      	mov	r0, r3
 8001a70:	f7ff fa2e 	bl	8000ed0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	2103      	movs	r1, #3
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	f7ff fa12 	bl	8000ea4 <LL_ADC_GetOffsetChannel>
 8001a80:	4603      	mov	r3, r0
 8001a82:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d10a      	bne.n	8001aa0 <HAL_ADC_ConfigChannel+0x398>
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	2103      	movs	r1, #3
 8001a90:	4618      	mov	r0, r3
 8001a92:	f7ff fa07 	bl	8000ea4 <LL_ADC_GetOffsetChannel>
 8001a96:	4603      	mov	r3, r0
 8001a98:	0e9b      	lsrs	r3, r3, #26
 8001a9a:	f003 021f 	and.w	r2, r3, #31
 8001a9e:	e017      	b.n	8001ad0 <HAL_ADC_ConfigChannel+0x3c8>
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	2103      	movs	r1, #3
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	f7ff f9fc 	bl	8000ea4 <LL_ADC_GetOffsetChannel>
 8001aac:	4603      	mov	r3, r0
 8001aae:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ab0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001ab2:	fa93 f3a3 	rbit	r3, r3
 8001ab6:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8001ab8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001aba:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8001abc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d101      	bne.n	8001ac6 <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 8001ac2:	2320      	movs	r3, #32
 8001ac4:	e003      	b.n	8001ace <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 8001ac6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001ac8:	fab3 f383 	clz	r3, r3
 8001acc:	b2db      	uxtb	r3, r3
 8001ace:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001ad0:	683b      	ldr	r3, [r7, #0]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d105      	bne.n	8001ae8 <HAL_ADC_ConfigChannel+0x3e0>
 8001adc:	683b      	ldr	r3, [r7, #0]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	0e9b      	lsrs	r3, r3, #26
 8001ae2:	f003 031f 	and.w	r3, r3, #31
 8001ae6:	e011      	b.n	8001b0c <HAL_ADC_ConfigChannel+0x404>
 8001ae8:	683b      	ldr	r3, [r7, #0]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001aee:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001af0:	fa93 f3a3 	rbit	r3, r3
 8001af4:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8001af6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001af8:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8001afa:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d101      	bne.n	8001b04 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8001b00:	2320      	movs	r3, #32
 8001b02:	e003      	b.n	8001b0c <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8001b04:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001b06:	fab3 f383 	clz	r3, r3
 8001b0a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001b0c:	429a      	cmp	r2, r3
 8001b0e:	d106      	bne.n	8001b1e <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	2200      	movs	r2, #0
 8001b16:	2103      	movs	r1, #3
 8001b18:	4618      	mov	r0, r3
 8001b1a:	f7ff f9d9 	bl	8000ed0 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	4618      	mov	r0, r3
 8001b24:	f7ff faf4 	bl	8001110 <LL_ADC_IsEnabled>
 8001b28:	4603      	mov	r3, r0
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	f040 8140 	bne.w	8001db0 <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	6818      	ldr	r0, [r3, #0]
 8001b34:	683b      	ldr	r3, [r7, #0]
 8001b36:	6819      	ldr	r1, [r3, #0]
 8001b38:	683b      	ldr	r3, [r7, #0]
 8001b3a:	68db      	ldr	r3, [r3, #12]
 8001b3c:	461a      	mov	r2, r3
 8001b3e:	f7ff fa4d 	bl	8000fdc <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8001b42:	683b      	ldr	r3, [r7, #0]
 8001b44:	68db      	ldr	r3, [r3, #12]
 8001b46:	4a8f      	ldr	r2, [pc, #572]	@ (8001d84 <HAL_ADC_ConfigChannel+0x67c>)
 8001b48:	4293      	cmp	r3, r2
 8001b4a:	f040 8131 	bne.w	8001db0 <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001b52:	683b      	ldr	r3, [r7, #0]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d10b      	bne.n	8001b76 <HAL_ADC_ConfigChannel+0x46e>
 8001b5e:	683b      	ldr	r3, [r7, #0]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	0e9b      	lsrs	r3, r3, #26
 8001b64:	3301      	adds	r3, #1
 8001b66:	f003 031f 	and.w	r3, r3, #31
 8001b6a:	2b09      	cmp	r3, #9
 8001b6c:	bf94      	ite	ls
 8001b6e:	2301      	movls	r3, #1
 8001b70:	2300      	movhi	r3, #0
 8001b72:	b2db      	uxtb	r3, r3
 8001b74:	e019      	b.n	8001baa <HAL_ADC_ConfigChannel+0x4a2>
 8001b76:	683b      	ldr	r3, [r7, #0]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b7c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001b7e:	fa93 f3a3 	rbit	r3, r3
 8001b82:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8001b84:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001b86:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8001b88:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d101      	bne.n	8001b92 <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 8001b8e:	2320      	movs	r3, #32
 8001b90:	e003      	b.n	8001b9a <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 8001b92:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001b94:	fab3 f383 	clz	r3, r3
 8001b98:	b2db      	uxtb	r3, r3
 8001b9a:	3301      	adds	r3, #1
 8001b9c:	f003 031f 	and.w	r3, r3, #31
 8001ba0:	2b09      	cmp	r3, #9
 8001ba2:	bf94      	ite	ls
 8001ba4:	2301      	movls	r3, #1
 8001ba6:	2300      	movhi	r3, #0
 8001ba8:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d079      	beq.n	8001ca2 <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001bae:	683b      	ldr	r3, [r7, #0]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d107      	bne.n	8001bca <HAL_ADC_ConfigChannel+0x4c2>
 8001bba:	683b      	ldr	r3, [r7, #0]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	0e9b      	lsrs	r3, r3, #26
 8001bc0:	3301      	adds	r3, #1
 8001bc2:	069b      	lsls	r3, r3, #26
 8001bc4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001bc8:	e015      	b.n	8001bf6 <HAL_ADC_ConfigChannel+0x4ee>
 8001bca:	683b      	ldr	r3, [r7, #0]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bd0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001bd2:	fa93 f3a3 	rbit	r3, r3
 8001bd6:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8001bd8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001bda:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8001bdc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d101      	bne.n	8001be6 <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 8001be2:	2320      	movs	r3, #32
 8001be4:	e003      	b.n	8001bee <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 8001be6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001be8:	fab3 f383 	clz	r3, r3
 8001bec:	b2db      	uxtb	r3, r3
 8001bee:	3301      	adds	r3, #1
 8001bf0:	069b      	lsls	r3, r3, #26
 8001bf2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001bf6:	683b      	ldr	r3, [r7, #0]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d109      	bne.n	8001c16 <HAL_ADC_ConfigChannel+0x50e>
 8001c02:	683b      	ldr	r3, [r7, #0]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	0e9b      	lsrs	r3, r3, #26
 8001c08:	3301      	adds	r3, #1
 8001c0a:	f003 031f 	and.w	r3, r3, #31
 8001c0e:	2101      	movs	r1, #1
 8001c10:	fa01 f303 	lsl.w	r3, r1, r3
 8001c14:	e017      	b.n	8001c46 <HAL_ADC_ConfigChannel+0x53e>
 8001c16:	683b      	ldr	r3, [r7, #0]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c1c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001c1e:	fa93 f3a3 	rbit	r3, r3
 8001c22:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8001c24:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001c26:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8001c28:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d101      	bne.n	8001c32 <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 8001c2e:	2320      	movs	r3, #32
 8001c30:	e003      	b.n	8001c3a <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 8001c32:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001c34:	fab3 f383 	clz	r3, r3
 8001c38:	b2db      	uxtb	r3, r3
 8001c3a:	3301      	adds	r3, #1
 8001c3c:	f003 031f 	and.w	r3, r3, #31
 8001c40:	2101      	movs	r1, #1
 8001c42:	fa01 f303 	lsl.w	r3, r1, r3
 8001c46:	ea42 0103 	orr.w	r1, r2, r3
 8001c4a:	683b      	ldr	r3, [r7, #0]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d10a      	bne.n	8001c6c <HAL_ADC_ConfigChannel+0x564>
 8001c56:	683b      	ldr	r3, [r7, #0]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	0e9b      	lsrs	r3, r3, #26
 8001c5c:	3301      	adds	r3, #1
 8001c5e:	f003 021f 	and.w	r2, r3, #31
 8001c62:	4613      	mov	r3, r2
 8001c64:	005b      	lsls	r3, r3, #1
 8001c66:	4413      	add	r3, r2
 8001c68:	051b      	lsls	r3, r3, #20
 8001c6a:	e018      	b.n	8001c9e <HAL_ADC_ConfigChannel+0x596>
 8001c6c:	683b      	ldr	r3, [r7, #0]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001c74:	fa93 f3a3 	rbit	r3, r3
 8001c78:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8001c7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001c7c:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8001c7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d101      	bne.n	8001c88 <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 8001c84:	2320      	movs	r3, #32
 8001c86:	e003      	b.n	8001c90 <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 8001c88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001c8a:	fab3 f383 	clz	r3, r3
 8001c8e:	b2db      	uxtb	r3, r3
 8001c90:	3301      	adds	r3, #1
 8001c92:	f003 021f 	and.w	r2, r3, #31
 8001c96:	4613      	mov	r3, r2
 8001c98:	005b      	lsls	r3, r3, #1
 8001c9a:	4413      	add	r3, r2
 8001c9c:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001c9e:	430b      	orrs	r3, r1
 8001ca0:	e081      	b.n	8001da6 <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001ca2:	683b      	ldr	r3, [r7, #0]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d107      	bne.n	8001cbe <HAL_ADC_ConfigChannel+0x5b6>
 8001cae:	683b      	ldr	r3, [r7, #0]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	0e9b      	lsrs	r3, r3, #26
 8001cb4:	3301      	adds	r3, #1
 8001cb6:	069b      	lsls	r3, r3, #26
 8001cb8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001cbc:	e015      	b.n	8001cea <HAL_ADC_ConfigChannel+0x5e2>
 8001cbe:	683b      	ldr	r3, [r7, #0]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001cc6:	fa93 f3a3 	rbit	r3, r3
 8001cca:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8001ccc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cce:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8001cd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d101      	bne.n	8001cda <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 8001cd6:	2320      	movs	r3, #32
 8001cd8:	e003      	b.n	8001ce2 <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 8001cda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001cdc:	fab3 f383 	clz	r3, r3
 8001ce0:	b2db      	uxtb	r3, r3
 8001ce2:	3301      	adds	r3, #1
 8001ce4:	069b      	lsls	r3, r3, #26
 8001ce6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001cea:	683b      	ldr	r3, [r7, #0]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d109      	bne.n	8001d0a <HAL_ADC_ConfigChannel+0x602>
 8001cf6:	683b      	ldr	r3, [r7, #0]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	0e9b      	lsrs	r3, r3, #26
 8001cfc:	3301      	adds	r3, #1
 8001cfe:	f003 031f 	and.w	r3, r3, #31
 8001d02:	2101      	movs	r1, #1
 8001d04:	fa01 f303 	lsl.w	r3, r1, r3
 8001d08:	e017      	b.n	8001d3a <HAL_ADC_ConfigChannel+0x632>
 8001d0a:	683b      	ldr	r3, [r7, #0]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d10:	69fb      	ldr	r3, [r7, #28]
 8001d12:	fa93 f3a3 	rbit	r3, r3
 8001d16:	61bb      	str	r3, [r7, #24]
  return result;
 8001d18:	69bb      	ldr	r3, [r7, #24]
 8001d1a:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8001d1c:	6a3b      	ldr	r3, [r7, #32]
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d101      	bne.n	8001d26 <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 8001d22:	2320      	movs	r3, #32
 8001d24:	e003      	b.n	8001d2e <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 8001d26:	6a3b      	ldr	r3, [r7, #32]
 8001d28:	fab3 f383 	clz	r3, r3
 8001d2c:	b2db      	uxtb	r3, r3
 8001d2e:	3301      	adds	r3, #1
 8001d30:	f003 031f 	and.w	r3, r3, #31
 8001d34:	2101      	movs	r1, #1
 8001d36:	fa01 f303 	lsl.w	r3, r1, r3
 8001d3a:	ea42 0103 	orr.w	r1, r2, r3
 8001d3e:	683b      	ldr	r3, [r7, #0]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d10d      	bne.n	8001d66 <HAL_ADC_ConfigChannel+0x65e>
 8001d4a:	683b      	ldr	r3, [r7, #0]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	0e9b      	lsrs	r3, r3, #26
 8001d50:	3301      	adds	r3, #1
 8001d52:	f003 021f 	and.w	r2, r3, #31
 8001d56:	4613      	mov	r3, r2
 8001d58:	005b      	lsls	r3, r3, #1
 8001d5a:	4413      	add	r3, r2
 8001d5c:	3b1e      	subs	r3, #30
 8001d5e:	051b      	lsls	r3, r3, #20
 8001d60:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001d64:	e01e      	b.n	8001da4 <HAL_ADC_ConfigChannel+0x69c>
 8001d66:	683b      	ldr	r3, [r7, #0]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d6c:	693b      	ldr	r3, [r7, #16]
 8001d6e:	fa93 f3a3 	rbit	r3, r3
 8001d72:	60fb      	str	r3, [r7, #12]
  return result;
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8001d78:	697b      	ldr	r3, [r7, #20]
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d104      	bne.n	8001d88 <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 8001d7e:	2320      	movs	r3, #32
 8001d80:	e006      	b.n	8001d90 <HAL_ADC_ConfigChannel+0x688>
 8001d82:	bf00      	nop
 8001d84:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8001d88:	697b      	ldr	r3, [r7, #20]
 8001d8a:	fab3 f383 	clz	r3, r3
 8001d8e:	b2db      	uxtb	r3, r3
 8001d90:	3301      	adds	r3, #1
 8001d92:	f003 021f 	and.w	r2, r3, #31
 8001d96:	4613      	mov	r3, r2
 8001d98:	005b      	lsls	r3, r3, #1
 8001d9a:	4413      	add	r3, r2
 8001d9c:	3b1e      	subs	r3, #30
 8001d9e:	051b      	lsls	r3, r3, #20
 8001da0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001da4:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8001da6:	683a      	ldr	r2, [r7, #0]
 8001da8:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001daa:	4619      	mov	r1, r3
 8001dac:	f7ff f8ea 	bl	8000f84 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8001db0:	683b      	ldr	r3, [r7, #0]
 8001db2:	681a      	ldr	r2, [r3, #0]
 8001db4:	4b3d      	ldr	r3, [pc, #244]	@ (8001eac <HAL_ADC_ConfigChannel+0x7a4>)
 8001db6:	4013      	ands	r3, r2
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d06c      	beq.n	8001e96 <HAL_ADC_ConfigChannel+0x78e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001dbc:	483c      	ldr	r0, [pc, #240]	@ (8001eb0 <HAL_ADC_ConfigChannel+0x7a8>)
 8001dbe:	f7ff f83f 	bl	8000e40 <LL_ADC_GetCommonPathInternalCh>
 8001dc2:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001dc6:	683b      	ldr	r3, [r7, #0]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	4a3a      	ldr	r2, [pc, #232]	@ (8001eb4 <HAL_ADC_ConfigChannel+0x7ac>)
 8001dcc:	4293      	cmp	r3, r2
 8001dce:	d127      	bne.n	8001e20 <HAL_ADC_ConfigChannel+0x718>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8001dd0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001dd4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d121      	bne.n	8001e20 <HAL_ADC_ConfigChannel+0x718>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	4a35      	ldr	r2, [pc, #212]	@ (8001eb8 <HAL_ADC_ConfigChannel+0x7b0>)
 8001de2:	4293      	cmp	r3, r2
 8001de4:	d157      	bne.n	8001e96 <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001de6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001dea:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001dee:	4619      	mov	r1, r3
 8001df0:	482f      	ldr	r0, [pc, #188]	@ (8001eb0 <HAL_ADC_ConfigChannel+0x7a8>)
 8001df2:	f7ff f812 	bl	8000e1a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001df6:	4b31      	ldr	r3, [pc, #196]	@ (8001ebc <HAL_ADC_ConfigChannel+0x7b4>)
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	099b      	lsrs	r3, r3, #6
 8001dfc:	4a30      	ldr	r2, [pc, #192]	@ (8001ec0 <HAL_ADC_ConfigChannel+0x7b8>)
 8001dfe:	fba2 2303 	umull	r2, r3, r2, r3
 8001e02:	099b      	lsrs	r3, r3, #6
 8001e04:	1c5a      	adds	r2, r3, #1
 8001e06:	4613      	mov	r3, r2
 8001e08:	005b      	lsls	r3, r3, #1
 8001e0a:	4413      	add	r3, r2
 8001e0c:	009b      	lsls	r3, r3, #2
 8001e0e:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8001e10:	e002      	b.n	8001e18 <HAL_ADC_ConfigChannel+0x710>
          {
            wait_loop_index--;
 8001e12:	68bb      	ldr	r3, [r7, #8]
 8001e14:	3b01      	subs	r3, #1
 8001e16:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8001e18:	68bb      	ldr	r3, [r7, #8]
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d1f9      	bne.n	8001e12 <HAL_ADC_ConfigChannel+0x70a>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001e1e:	e03a      	b.n	8001e96 <HAL_ADC_ConfigChannel+0x78e>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8001e20:	683b      	ldr	r3, [r7, #0]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	4a27      	ldr	r2, [pc, #156]	@ (8001ec4 <HAL_ADC_ConfigChannel+0x7bc>)
 8001e26:	4293      	cmp	r3, r2
 8001e28:	d113      	bne.n	8001e52 <HAL_ADC_ConfigChannel+0x74a>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8001e2a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001e2e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d10d      	bne.n	8001e52 <HAL_ADC_ConfigChannel+0x74a>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	4a1f      	ldr	r2, [pc, #124]	@ (8001eb8 <HAL_ADC_ConfigChannel+0x7b0>)
 8001e3c:	4293      	cmp	r3, r2
 8001e3e:	d12a      	bne.n	8001e96 <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001e40:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001e44:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001e48:	4619      	mov	r1, r3
 8001e4a:	4819      	ldr	r0, [pc, #100]	@ (8001eb0 <HAL_ADC_ConfigChannel+0x7a8>)
 8001e4c:	f7fe ffe5 	bl	8000e1a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8001e50:	e021      	b.n	8001e96 <HAL_ADC_ConfigChannel+0x78e>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8001e52:	683b      	ldr	r3, [r7, #0]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	4a1c      	ldr	r2, [pc, #112]	@ (8001ec8 <HAL_ADC_ConfigChannel+0x7c0>)
 8001e58:	4293      	cmp	r3, r2
 8001e5a:	d11c      	bne.n	8001e96 <HAL_ADC_ConfigChannel+0x78e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8001e5c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001e60:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d116      	bne.n	8001e96 <HAL_ADC_ConfigChannel+0x78e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	4a12      	ldr	r2, [pc, #72]	@ (8001eb8 <HAL_ADC_ConfigChannel+0x7b0>)
 8001e6e:	4293      	cmp	r3, r2
 8001e70:	d111      	bne.n	8001e96 <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001e72:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001e76:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001e7a:	4619      	mov	r1, r3
 8001e7c:	480c      	ldr	r0, [pc, #48]	@ (8001eb0 <HAL_ADC_ConfigChannel+0x7a8>)
 8001e7e:	f7fe ffcc 	bl	8000e1a <LL_ADC_SetCommonPathInternalCh>
 8001e82:	e008      	b.n	8001e96 <HAL_ADC_ConfigChannel+0x78e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e88:	f043 0220 	orr.w	r2, r3, #32
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8001e90:	2301      	movs	r3, #1
 8001e92:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	2200      	movs	r2, #0
 8001e9a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8001e9e:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	37d8      	adds	r7, #216	@ 0xd8
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	bd80      	pop	{r7, pc}
 8001eaa:	bf00      	nop
 8001eac:	80080000 	.word	0x80080000
 8001eb0:	50040300 	.word	0x50040300
 8001eb4:	c7520000 	.word	0xc7520000
 8001eb8:	50040000 	.word	0x50040000
 8001ebc:	20000000 	.word	0x20000000
 8001ec0:	053e2d63 	.word	0x053e2d63
 8001ec4:	cb840000 	.word	0xcb840000
 8001ec8:	80000001 	.word	0x80000001

08001ecc <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	b088      	sub	sp, #32
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	6078      	str	r0, [r7, #4]
 8001ed4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8001eda:	683b      	ldr	r3, [r7, #0]
 8001edc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	f7ff f962 	bl	80011ac <LL_ADC_REG_IsConversionOngoing>
 8001ee8:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	4618      	mov	r0, r3
 8001ef0:	f7ff f983 	bl	80011fa <LL_ADC_INJ_IsConversionOngoing>
 8001ef4:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8001ef6:	693b      	ldr	r3, [r7, #16]
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d103      	bne.n	8001f04 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	f000 8098 	beq.w	8002034 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	68db      	ldr	r3, [r3, #12]
 8001f0a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d02a      	beq.n	8001f68 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	7e5b      	ldrb	r3, [r3, #25]
 8001f16:	2b01      	cmp	r3, #1
 8001f18:	d126      	bne.n	8001f68 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	7e1b      	ldrb	r3, [r3, #24]
 8001f1e:	2b01      	cmp	r3, #1
 8001f20:	d122      	bne.n	8001f68 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8001f22:	2301      	movs	r3, #1
 8001f24:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8001f26:	e014      	b.n	8001f52 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8001f28:	69fb      	ldr	r3, [r7, #28]
 8001f2a:	4a45      	ldr	r2, [pc, #276]	@ (8002040 <ADC_ConversionStop+0x174>)
 8001f2c:	4293      	cmp	r3, r2
 8001f2e:	d90d      	bls.n	8001f4c <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f34:	f043 0210 	orr.w	r2, r3, #16
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f40:	f043 0201 	orr.w	r2, r3, #1
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8001f48:	2301      	movs	r3, #1
 8001f4a:	e074      	b.n	8002036 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8001f4c:	69fb      	ldr	r3, [r7, #28]
 8001f4e:	3301      	adds	r3, #1
 8001f50:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001f5c:	2b40      	cmp	r3, #64	@ 0x40
 8001f5e:	d1e3      	bne.n	8001f28 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	2240      	movs	r2, #64	@ 0x40
 8001f66:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8001f68:	69bb      	ldr	r3, [r7, #24]
 8001f6a:	2b02      	cmp	r3, #2
 8001f6c:	d014      	beq.n	8001f98 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	4618      	mov	r0, r3
 8001f74:	f7ff f91a 	bl	80011ac <LL_ADC_REG_IsConversionOngoing>
 8001f78:	4603      	mov	r3, r0
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d00c      	beq.n	8001f98 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	4618      	mov	r0, r3
 8001f84:	f7ff f8d7 	bl	8001136 <LL_ADC_IsDisableOngoing>
 8001f88:	4603      	mov	r3, r0
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d104      	bne.n	8001f98 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	4618      	mov	r0, r3
 8001f94:	f7ff f8f6 	bl	8001184 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8001f98:	69bb      	ldr	r3, [r7, #24]
 8001f9a:	2b01      	cmp	r3, #1
 8001f9c:	d014      	beq.n	8001fc8 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	f7ff f929 	bl	80011fa <LL_ADC_INJ_IsConversionOngoing>
 8001fa8:	4603      	mov	r3, r0
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d00c      	beq.n	8001fc8 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	4618      	mov	r0, r3
 8001fb4:	f7ff f8bf 	bl	8001136 <LL_ADC_IsDisableOngoing>
 8001fb8:	4603      	mov	r3, r0
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d104      	bne.n	8001fc8 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	4618      	mov	r0, r3
 8001fc4:	f7ff f905 	bl	80011d2 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8001fc8:	69bb      	ldr	r3, [r7, #24]
 8001fca:	2b02      	cmp	r3, #2
 8001fcc:	d005      	beq.n	8001fda <ADC_ConversionStop+0x10e>
 8001fce:	69bb      	ldr	r3, [r7, #24]
 8001fd0:	2b03      	cmp	r3, #3
 8001fd2:	d105      	bne.n	8001fe0 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8001fd4:	230c      	movs	r3, #12
 8001fd6:	617b      	str	r3, [r7, #20]
        break;
 8001fd8:	e005      	b.n	8001fe6 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8001fda:	2308      	movs	r3, #8
 8001fdc:	617b      	str	r3, [r7, #20]
        break;
 8001fde:	e002      	b.n	8001fe6 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8001fe0:	2304      	movs	r3, #4
 8001fe2:	617b      	str	r3, [r7, #20]
        break;
 8001fe4:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8001fe6:	f7fe fef9 	bl	8000ddc <HAL_GetTick>
 8001fea:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8001fec:	e01b      	b.n	8002026 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8001fee:	f7fe fef5 	bl	8000ddc <HAL_GetTick>
 8001ff2:	4602      	mov	r2, r0
 8001ff4:	68bb      	ldr	r3, [r7, #8]
 8001ff6:	1ad3      	subs	r3, r2, r3
 8001ff8:	2b05      	cmp	r3, #5
 8001ffa:	d914      	bls.n	8002026 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	689a      	ldr	r2, [r3, #8]
 8002002:	697b      	ldr	r3, [r7, #20]
 8002004:	4013      	ands	r3, r2
 8002006:	2b00      	cmp	r3, #0
 8002008:	d00d      	beq.n	8002026 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800200e:	f043 0210 	orr.w	r2, r3, #16
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800201a:	f043 0201 	orr.w	r2, r3, #1
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8002022:	2301      	movs	r3, #1
 8002024:	e007      	b.n	8002036 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	689a      	ldr	r2, [r3, #8]
 800202c:	697b      	ldr	r3, [r7, #20]
 800202e:	4013      	ands	r3, r2
 8002030:	2b00      	cmp	r3, #0
 8002032:	d1dc      	bne.n	8001fee <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8002034:	2300      	movs	r3, #0
}
 8002036:	4618      	mov	r0, r3
 8002038:	3720      	adds	r7, #32
 800203a:	46bd      	mov	sp, r7
 800203c:	bd80      	pop	{r7, pc}
 800203e:	bf00      	nop
 8002040:	a33fffff 	.word	0xa33fffff

08002044 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002044:	b580      	push	{r7, lr}
 8002046:	b084      	sub	sp, #16
 8002048:	af00      	add	r7, sp, #0
 800204a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 800204c:	2300      	movs	r3, #0
 800204e:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	4618      	mov	r0, r3
 8002056:	f7ff f85b 	bl	8001110 <LL_ADC_IsEnabled>
 800205a:	4603      	mov	r3, r0
 800205c:	2b00      	cmp	r3, #0
 800205e:	d169      	bne.n	8002134 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	689a      	ldr	r2, [r3, #8]
 8002066:	4b36      	ldr	r3, [pc, #216]	@ (8002140 <ADC_Enable+0xfc>)
 8002068:	4013      	ands	r3, r2
 800206a:	2b00      	cmp	r3, #0
 800206c:	d00d      	beq.n	800208a <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002072:	f043 0210 	orr.w	r2, r3, #16
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800207e:	f043 0201 	orr.w	r2, r3, #1
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 8002086:	2301      	movs	r3, #1
 8002088:	e055      	b.n	8002136 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	4618      	mov	r0, r3
 8002090:	f7ff f816 	bl	80010c0 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002094:	482b      	ldr	r0, [pc, #172]	@ (8002144 <ADC_Enable+0x100>)
 8002096:	f7fe fed3 	bl	8000e40 <LL_ADC_GetCommonPathInternalCh>
 800209a:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 800209c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d013      	beq.n	80020cc <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80020a4:	4b28      	ldr	r3, [pc, #160]	@ (8002148 <ADC_Enable+0x104>)
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	099b      	lsrs	r3, r3, #6
 80020aa:	4a28      	ldr	r2, [pc, #160]	@ (800214c <ADC_Enable+0x108>)
 80020ac:	fba2 2303 	umull	r2, r3, r2, r3
 80020b0:	099b      	lsrs	r3, r3, #6
 80020b2:	1c5a      	adds	r2, r3, #1
 80020b4:	4613      	mov	r3, r2
 80020b6:	005b      	lsls	r3, r3, #1
 80020b8:	4413      	add	r3, r2
 80020ba:	009b      	lsls	r3, r3, #2
 80020bc:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80020be:	e002      	b.n	80020c6 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 80020c0:	68bb      	ldr	r3, [r7, #8]
 80020c2:	3b01      	subs	r3, #1
 80020c4:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80020c6:	68bb      	ldr	r3, [r7, #8]
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d1f9      	bne.n	80020c0 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80020cc:	f7fe fe86 	bl	8000ddc <HAL_GetTick>
 80020d0:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80020d2:	e028      	b.n	8002126 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	4618      	mov	r0, r3
 80020da:	f7ff f819 	bl	8001110 <LL_ADC_IsEnabled>
 80020de:	4603      	mov	r3, r0
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d104      	bne.n	80020ee <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	4618      	mov	r0, r3
 80020ea:	f7fe ffe9 	bl	80010c0 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80020ee:	f7fe fe75 	bl	8000ddc <HAL_GetTick>
 80020f2:	4602      	mov	r2, r0
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	1ad3      	subs	r3, r2, r3
 80020f8:	2b02      	cmp	r3, #2
 80020fa:	d914      	bls.n	8002126 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	f003 0301 	and.w	r3, r3, #1
 8002106:	2b01      	cmp	r3, #1
 8002108:	d00d      	beq.n	8002126 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800210e:	f043 0210 	orr.w	r2, r3, #16
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800211a:	f043 0201 	orr.w	r2, r3, #1
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8002122:	2301      	movs	r3, #1
 8002124:	e007      	b.n	8002136 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	f003 0301 	and.w	r3, r3, #1
 8002130:	2b01      	cmp	r3, #1
 8002132:	d1cf      	bne.n	80020d4 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002134:	2300      	movs	r3, #0
}
 8002136:	4618      	mov	r0, r3
 8002138:	3710      	adds	r7, #16
 800213a:	46bd      	mov	sp, r7
 800213c:	bd80      	pop	{r7, pc}
 800213e:	bf00      	nop
 8002140:	8000003f 	.word	0x8000003f
 8002144:	50040300 	.word	0x50040300
 8002148:	20000000 	.word	0x20000000
 800214c:	053e2d63 	.word	0x053e2d63

08002150 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	b084      	sub	sp, #16
 8002154:	af00      	add	r7, sp, #0
 8002156:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	4618      	mov	r0, r3
 800215e:	f7fe ffea 	bl	8001136 <LL_ADC_IsDisableOngoing>
 8002162:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	4618      	mov	r0, r3
 800216a:	f7fe ffd1 	bl	8001110 <LL_ADC_IsEnabled>
 800216e:	4603      	mov	r3, r0
 8002170:	2b00      	cmp	r3, #0
 8002172:	d047      	beq.n	8002204 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	2b00      	cmp	r3, #0
 8002178:	d144      	bne.n	8002204 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	689b      	ldr	r3, [r3, #8]
 8002180:	f003 030d 	and.w	r3, r3, #13
 8002184:	2b01      	cmp	r3, #1
 8002186:	d10c      	bne.n	80021a2 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	4618      	mov	r0, r3
 800218e:	f7fe ffab 	bl	80010e8 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	2203      	movs	r2, #3
 8002198:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800219a:	f7fe fe1f 	bl	8000ddc <HAL_GetTick>
 800219e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80021a0:	e029      	b.n	80021f6 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021a6:	f043 0210 	orr.w	r2, r3, #16
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	655a      	str	r2, [r3, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021b2:	f043 0201 	orr.w	r2, r3, #1
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 80021ba:	2301      	movs	r3, #1
 80021bc:	e023      	b.n	8002206 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80021be:	f7fe fe0d 	bl	8000ddc <HAL_GetTick>
 80021c2:	4602      	mov	r2, r0
 80021c4:	68bb      	ldr	r3, [r7, #8]
 80021c6:	1ad3      	subs	r3, r2, r3
 80021c8:	2b02      	cmp	r3, #2
 80021ca:	d914      	bls.n	80021f6 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	689b      	ldr	r3, [r3, #8]
 80021d2:	f003 0301 	and.w	r3, r3, #1
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d00d      	beq.n	80021f6 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021de:	f043 0210 	orr.w	r2, r3, #16
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021ea:	f043 0201 	orr.w	r2, r3, #1
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 80021f2:	2301      	movs	r3, #1
 80021f4:	e007      	b.n	8002206 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	689b      	ldr	r3, [r3, #8]
 80021fc:	f003 0301 	and.w	r3, r3, #1
 8002200:	2b00      	cmp	r3, #0
 8002202:	d1dc      	bne.n	80021be <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002204:	2300      	movs	r3, #0
}
 8002206:	4618      	mov	r0, r3
 8002208:	3710      	adds	r7, #16
 800220a:	46bd      	mov	sp, r7
 800220c:	bd80      	pop	{r7, pc}
	...

08002210 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002210:	b480      	push	{r7}
 8002212:	b085      	sub	sp, #20
 8002214:	af00      	add	r7, sp, #0
 8002216:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	f003 0307 	and.w	r3, r3, #7
 800221e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002220:	4b0c      	ldr	r3, [pc, #48]	@ (8002254 <__NVIC_SetPriorityGrouping+0x44>)
 8002222:	68db      	ldr	r3, [r3, #12]
 8002224:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002226:	68ba      	ldr	r2, [r7, #8]
 8002228:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800222c:	4013      	ands	r3, r2
 800222e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002234:	68bb      	ldr	r3, [r7, #8]
 8002236:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002238:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800223c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002240:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002242:	4a04      	ldr	r2, [pc, #16]	@ (8002254 <__NVIC_SetPriorityGrouping+0x44>)
 8002244:	68bb      	ldr	r3, [r7, #8]
 8002246:	60d3      	str	r3, [r2, #12]
}
 8002248:	bf00      	nop
 800224a:	3714      	adds	r7, #20
 800224c:	46bd      	mov	sp, r7
 800224e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002252:	4770      	bx	lr
 8002254:	e000ed00 	.word	0xe000ed00

08002258 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002258:	b480      	push	{r7}
 800225a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800225c:	4b04      	ldr	r3, [pc, #16]	@ (8002270 <__NVIC_GetPriorityGrouping+0x18>)
 800225e:	68db      	ldr	r3, [r3, #12]
 8002260:	0a1b      	lsrs	r3, r3, #8
 8002262:	f003 0307 	and.w	r3, r3, #7
}
 8002266:	4618      	mov	r0, r3
 8002268:	46bd      	mov	sp, r7
 800226a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226e:	4770      	bx	lr
 8002270:	e000ed00 	.word	0xe000ed00

08002274 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002274:	b480      	push	{r7}
 8002276:	b083      	sub	sp, #12
 8002278:	af00      	add	r7, sp, #0
 800227a:	4603      	mov	r3, r0
 800227c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800227e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002282:	2b00      	cmp	r3, #0
 8002284:	db0b      	blt.n	800229e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002286:	79fb      	ldrb	r3, [r7, #7]
 8002288:	f003 021f 	and.w	r2, r3, #31
 800228c:	4907      	ldr	r1, [pc, #28]	@ (80022ac <__NVIC_EnableIRQ+0x38>)
 800228e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002292:	095b      	lsrs	r3, r3, #5
 8002294:	2001      	movs	r0, #1
 8002296:	fa00 f202 	lsl.w	r2, r0, r2
 800229a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800229e:	bf00      	nop
 80022a0:	370c      	adds	r7, #12
 80022a2:	46bd      	mov	sp, r7
 80022a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a8:	4770      	bx	lr
 80022aa:	bf00      	nop
 80022ac:	e000e100 	.word	0xe000e100

080022b0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80022b0:	b480      	push	{r7}
 80022b2:	b083      	sub	sp, #12
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	4603      	mov	r3, r0
 80022b8:	6039      	str	r1, [r7, #0]
 80022ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	db0a      	blt.n	80022da <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022c4:	683b      	ldr	r3, [r7, #0]
 80022c6:	b2da      	uxtb	r2, r3
 80022c8:	490c      	ldr	r1, [pc, #48]	@ (80022fc <__NVIC_SetPriority+0x4c>)
 80022ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022ce:	0112      	lsls	r2, r2, #4
 80022d0:	b2d2      	uxtb	r2, r2
 80022d2:	440b      	add	r3, r1
 80022d4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80022d8:	e00a      	b.n	80022f0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022da:	683b      	ldr	r3, [r7, #0]
 80022dc:	b2da      	uxtb	r2, r3
 80022de:	4908      	ldr	r1, [pc, #32]	@ (8002300 <__NVIC_SetPriority+0x50>)
 80022e0:	79fb      	ldrb	r3, [r7, #7]
 80022e2:	f003 030f 	and.w	r3, r3, #15
 80022e6:	3b04      	subs	r3, #4
 80022e8:	0112      	lsls	r2, r2, #4
 80022ea:	b2d2      	uxtb	r2, r2
 80022ec:	440b      	add	r3, r1
 80022ee:	761a      	strb	r2, [r3, #24]
}
 80022f0:	bf00      	nop
 80022f2:	370c      	adds	r7, #12
 80022f4:	46bd      	mov	sp, r7
 80022f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fa:	4770      	bx	lr
 80022fc:	e000e100 	.word	0xe000e100
 8002300:	e000ed00 	.word	0xe000ed00

08002304 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002304:	b480      	push	{r7}
 8002306:	b089      	sub	sp, #36	@ 0x24
 8002308:	af00      	add	r7, sp, #0
 800230a:	60f8      	str	r0, [r7, #12]
 800230c:	60b9      	str	r1, [r7, #8]
 800230e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	f003 0307 	and.w	r3, r3, #7
 8002316:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002318:	69fb      	ldr	r3, [r7, #28]
 800231a:	f1c3 0307 	rsb	r3, r3, #7
 800231e:	2b04      	cmp	r3, #4
 8002320:	bf28      	it	cs
 8002322:	2304      	movcs	r3, #4
 8002324:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002326:	69fb      	ldr	r3, [r7, #28]
 8002328:	3304      	adds	r3, #4
 800232a:	2b06      	cmp	r3, #6
 800232c:	d902      	bls.n	8002334 <NVIC_EncodePriority+0x30>
 800232e:	69fb      	ldr	r3, [r7, #28]
 8002330:	3b03      	subs	r3, #3
 8002332:	e000      	b.n	8002336 <NVIC_EncodePriority+0x32>
 8002334:	2300      	movs	r3, #0
 8002336:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002338:	f04f 32ff 	mov.w	r2, #4294967295
 800233c:	69bb      	ldr	r3, [r7, #24]
 800233e:	fa02 f303 	lsl.w	r3, r2, r3
 8002342:	43da      	mvns	r2, r3
 8002344:	68bb      	ldr	r3, [r7, #8]
 8002346:	401a      	ands	r2, r3
 8002348:	697b      	ldr	r3, [r7, #20]
 800234a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800234c:	f04f 31ff 	mov.w	r1, #4294967295
 8002350:	697b      	ldr	r3, [r7, #20]
 8002352:	fa01 f303 	lsl.w	r3, r1, r3
 8002356:	43d9      	mvns	r1, r3
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800235c:	4313      	orrs	r3, r2
         );
}
 800235e:	4618      	mov	r0, r3
 8002360:	3724      	adds	r7, #36	@ 0x24
 8002362:	46bd      	mov	sp, r7
 8002364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002368:	4770      	bx	lr
	...

0800236c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800236c:	b580      	push	{r7, lr}
 800236e:	b082      	sub	sp, #8
 8002370:	af00      	add	r7, sp, #0
 8002372:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	3b01      	subs	r3, #1
 8002378:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800237c:	d301      	bcc.n	8002382 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800237e:	2301      	movs	r3, #1
 8002380:	e00f      	b.n	80023a2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002382:	4a0a      	ldr	r2, [pc, #40]	@ (80023ac <SysTick_Config+0x40>)
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	3b01      	subs	r3, #1
 8002388:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800238a:	210f      	movs	r1, #15
 800238c:	f04f 30ff 	mov.w	r0, #4294967295
 8002390:	f7ff ff8e 	bl	80022b0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002394:	4b05      	ldr	r3, [pc, #20]	@ (80023ac <SysTick_Config+0x40>)
 8002396:	2200      	movs	r2, #0
 8002398:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800239a:	4b04      	ldr	r3, [pc, #16]	@ (80023ac <SysTick_Config+0x40>)
 800239c:	2207      	movs	r2, #7
 800239e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80023a0:	2300      	movs	r3, #0
}
 80023a2:	4618      	mov	r0, r3
 80023a4:	3708      	adds	r7, #8
 80023a6:	46bd      	mov	sp, r7
 80023a8:	bd80      	pop	{r7, pc}
 80023aa:	bf00      	nop
 80023ac:	e000e010 	.word	0xe000e010

080023b0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	b082      	sub	sp, #8
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80023b8:	6878      	ldr	r0, [r7, #4]
 80023ba:	f7ff ff29 	bl	8002210 <__NVIC_SetPriorityGrouping>
}
 80023be:	bf00      	nop
 80023c0:	3708      	adds	r7, #8
 80023c2:	46bd      	mov	sp, r7
 80023c4:	bd80      	pop	{r7, pc}

080023c6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80023c6:	b580      	push	{r7, lr}
 80023c8:	b086      	sub	sp, #24
 80023ca:	af00      	add	r7, sp, #0
 80023cc:	4603      	mov	r3, r0
 80023ce:	60b9      	str	r1, [r7, #8]
 80023d0:	607a      	str	r2, [r7, #4]
 80023d2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80023d4:	2300      	movs	r3, #0
 80023d6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80023d8:	f7ff ff3e 	bl	8002258 <__NVIC_GetPriorityGrouping>
 80023dc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80023de:	687a      	ldr	r2, [r7, #4]
 80023e0:	68b9      	ldr	r1, [r7, #8]
 80023e2:	6978      	ldr	r0, [r7, #20]
 80023e4:	f7ff ff8e 	bl	8002304 <NVIC_EncodePriority>
 80023e8:	4602      	mov	r2, r0
 80023ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80023ee:	4611      	mov	r1, r2
 80023f0:	4618      	mov	r0, r3
 80023f2:	f7ff ff5d 	bl	80022b0 <__NVIC_SetPriority>
}
 80023f6:	bf00      	nop
 80023f8:	3718      	adds	r7, #24
 80023fa:	46bd      	mov	sp, r7
 80023fc:	bd80      	pop	{r7, pc}

080023fe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80023fe:	b580      	push	{r7, lr}
 8002400:	b082      	sub	sp, #8
 8002402:	af00      	add	r7, sp, #0
 8002404:	4603      	mov	r3, r0
 8002406:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002408:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800240c:	4618      	mov	r0, r3
 800240e:	f7ff ff31 	bl	8002274 <__NVIC_EnableIRQ>
}
 8002412:	bf00      	nop
 8002414:	3708      	adds	r7, #8
 8002416:	46bd      	mov	sp, r7
 8002418:	bd80      	pop	{r7, pc}

0800241a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800241a:	b580      	push	{r7, lr}
 800241c:	b082      	sub	sp, #8
 800241e:	af00      	add	r7, sp, #0
 8002420:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002422:	6878      	ldr	r0, [r7, #4]
 8002424:	f7ff ffa2 	bl	800236c <SysTick_Config>
 8002428:	4603      	mov	r3, r0
}
 800242a:	4618      	mov	r0, r3
 800242c:	3708      	adds	r7, #8
 800242e:	46bd      	mov	sp, r7
 8002430:	bd80      	pop	{r7, pc}
	...

08002434 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002434:	b480      	push	{r7}
 8002436:	b087      	sub	sp, #28
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]
 800243c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800243e:	2300      	movs	r3, #0
 8002440:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002442:	e148      	b.n	80026d6 <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002444:	683b      	ldr	r3, [r7, #0]
 8002446:	681a      	ldr	r2, [r3, #0]
 8002448:	2101      	movs	r1, #1
 800244a:	697b      	ldr	r3, [r7, #20]
 800244c:	fa01 f303 	lsl.w	r3, r1, r3
 8002450:	4013      	ands	r3, r2
 8002452:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	2b00      	cmp	r3, #0
 8002458:	f000 813a 	beq.w	80026d0 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800245c:	683b      	ldr	r3, [r7, #0]
 800245e:	685b      	ldr	r3, [r3, #4]
 8002460:	f003 0303 	and.w	r3, r3, #3
 8002464:	2b01      	cmp	r3, #1
 8002466:	d005      	beq.n	8002474 <HAL_GPIO_Init+0x40>
 8002468:	683b      	ldr	r3, [r7, #0]
 800246a:	685b      	ldr	r3, [r3, #4]
 800246c:	f003 0303 	and.w	r3, r3, #3
 8002470:	2b02      	cmp	r3, #2
 8002472:	d130      	bne.n	80024d6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	689b      	ldr	r3, [r3, #8]
 8002478:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800247a:	697b      	ldr	r3, [r7, #20]
 800247c:	005b      	lsls	r3, r3, #1
 800247e:	2203      	movs	r2, #3
 8002480:	fa02 f303 	lsl.w	r3, r2, r3
 8002484:	43db      	mvns	r3, r3
 8002486:	693a      	ldr	r2, [r7, #16]
 8002488:	4013      	ands	r3, r2
 800248a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800248c:	683b      	ldr	r3, [r7, #0]
 800248e:	68da      	ldr	r2, [r3, #12]
 8002490:	697b      	ldr	r3, [r7, #20]
 8002492:	005b      	lsls	r3, r3, #1
 8002494:	fa02 f303 	lsl.w	r3, r2, r3
 8002498:	693a      	ldr	r2, [r7, #16]
 800249a:	4313      	orrs	r3, r2
 800249c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	693a      	ldr	r2, [r7, #16]
 80024a2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	685b      	ldr	r3, [r3, #4]
 80024a8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80024aa:	2201      	movs	r2, #1
 80024ac:	697b      	ldr	r3, [r7, #20]
 80024ae:	fa02 f303 	lsl.w	r3, r2, r3
 80024b2:	43db      	mvns	r3, r3
 80024b4:	693a      	ldr	r2, [r7, #16]
 80024b6:	4013      	ands	r3, r2
 80024b8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80024ba:	683b      	ldr	r3, [r7, #0]
 80024bc:	685b      	ldr	r3, [r3, #4]
 80024be:	091b      	lsrs	r3, r3, #4
 80024c0:	f003 0201 	and.w	r2, r3, #1
 80024c4:	697b      	ldr	r3, [r7, #20]
 80024c6:	fa02 f303 	lsl.w	r3, r2, r3
 80024ca:	693a      	ldr	r2, [r7, #16]
 80024cc:	4313      	orrs	r3, r2
 80024ce:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	693a      	ldr	r2, [r7, #16]
 80024d4:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80024d6:	683b      	ldr	r3, [r7, #0]
 80024d8:	685b      	ldr	r3, [r3, #4]
 80024da:	f003 0303 	and.w	r3, r3, #3
 80024de:	2b03      	cmp	r3, #3
 80024e0:	d017      	beq.n	8002512 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	68db      	ldr	r3, [r3, #12]
 80024e6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80024e8:	697b      	ldr	r3, [r7, #20]
 80024ea:	005b      	lsls	r3, r3, #1
 80024ec:	2203      	movs	r2, #3
 80024ee:	fa02 f303 	lsl.w	r3, r2, r3
 80024f2:	43db      	mvns	r3, r3
 80024f4:	693a      	ldr	r2, [r7, #16]
 80024f6:	4013      	ands	r3, r2
 80024f8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80024fa:	683b      	ldr	r3, [r7, #0]
 80024fc:	689a      	ldr	r2, [r3, #8]
 80024fe:	697b      	ldr	r3, [r7, #20]
 8002500:	005b      	lsls	r3, r3, #1
 8002502:	fa02 f303 	lsl.w	r3, r2, r3
 8002506:	693a      	ldr	r2, [r7, #16]
 8002508:	4313      	orrs	r3, r2
 800250a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	693a      	ldr	r2, [r7, #16]
 8002510:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002512:	683b      	ldr	r3, [r7, #0]
 8002514:	685b      	ldr	r3, [r3, #4]
 8002516:	f003 0303 	and.w	r3, r3, #3
 800251a:	2b02      	cmp	r3, #2
 800251c:	d123      	bne.n	8002566 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800251e:	697b      	ldr	r3, [r7, #20]
 8002520:	08da      	lsrs	r2, r3, #3
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	3208      	adds	r2, #8
 8002526:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800252a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800252c:	697b      	ldr	r3, [r7, #20]
 800252e:	f003 0307 	and.w	r3, r3, #7
 8002532:	009b      	lsls	r3, r3, #2
 8002534:	220f      	movs	r2, #15
 8002536:	fa02 f303 	lsl.w	r3, r2, r3
 800253a:	43db      	mvns	r3, r3
 800253c:	693a      	ldr	r2, [r7, #16]
 800253e:	4013      	ands	r3, r2
 8002540:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002542:	683b      	ldr	r3, [r7, #0]
 8002544:	691a      	ldr	r2, [r3, #16]
 8002546:	697b      	ldr	r3, [r7, #20]
 8002548:	f003 0307 	and.w	r3, r3, #7
 800254c:	009b      	lsls	r3, r3, #2
 800254e:	fa02 f303 	lsl.w	r3, r2, r3
 8002552:	693a      	ldr	r2, [r7, #16]
 8002554:	4313      	orrs	r3, r2
 8002556:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002558:	697b      	ldr	r3, [r7, #20]
 800255a:	08da      	lsrs	r2, r3, #3
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	3208      	adds	r2, #8
 8002560:	6939      	ldr	r1, [r7, #16]
 8002562:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800256c:	697b      	ldr	r3, [r7, #20]
 800256e:	005b      	lsls	r3, r3, #1
 8002570:	2203      	movs	r2, #3
 8002572:	fa02 f303 	lsl.w	r3, r2, r3
 8002576:	43db      	mvns	r3, r3
 8002578:	693a      	ldr	r2, [r7, #16]
 800257a:	4013      	ands	r3, r2
 800257c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800257e:	683b      	ldr	r3, [r7, #0]
 8002580:	685b      	ldr	r3, [r3, #4]
 8002582:	f003 0203 	and.w	r2, r3, #3
 8002586:	697b      	ldr	r3, [r7, #20]
 8002588:	005b      	lsls	r3, r3, #1
 800258a:	fa02 f303 	lsl.w	r3, r2, r3
 800258e:	693a      	ldr	r2, [r7, #16]
 8002590:	4313      	orrs	r3, r2
 8002592:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	693a      	ldr	r2, [r7, #16]
 8002598:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800259a:	683b      	ldr	r3, [r7, #0]
 800259c:	685b      	ldr	r3, [r3, #4]
 800259e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	f000 8094 	beq.w	80026d0 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80025a8:	4b52      	ldr	r3, [pc, #328]	@ (80026f4 <HAL_GPIO_Init+0x2c0>)
 80025aa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80025ac:	4a51      	ldr	r2, [pc, #324]	@ (80026f4 <HAL_GPIO_Init+0x2c0>)
 80025ae:	f043 0301 	orr.w	r3, r3, #1
 80025b2:	6613      	str	r3, [r2, #96]	@ 0x60
 80025b4:	4b4f      	ldr	r3, [pc, #316]	@ (80026f4 <HAL_GPIO_Init+0x2c0>)
 80025b6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80025b8:	f003 0301 	and.w	r3, r3, #1
 80025bc:	60bb      	str	r3, [r7, #8]
 80025be:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80025c0:	4a4d      	ldr	r2, [pc, #308]	@ (80026f8 <HAL_GPIO_Init+0x2c4>)
 80025c2:	697b      	ldr	r3, [r7, #20]
 80025c4:	089b      	lsrs	r3, r3, #2
 80025c6:	3302      	adds	r3, #2
 80025c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025cc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80025ce:	697b      	ldr	r3, [r7, #20]
 80025d0:	f003 0303 	and.w	r3, r3, #3
 80025d4:	009b      	lsls	r3, r3, #2
 80025d6:	220f      	movs	r2, #15
 80025d8:	fa02 f303 	lsl.w	r3, r2, r3
 80025dc:	43db      	mvns	r3, r3
 80025de:	693a      	ldr	r2, [r7, #16]
 80025e0:	4013      	ands	r3, r2
 80025e2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80025ea:	d00d      	beq.n	8002608 <HAL_GPIO_Init+0x1d4>
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	4a43      	ldr	r2, [pc, #268]	@ (80026fc <HAL_GPIO_Init+0x2c8>)
 80025f0:	4293      	cmp	r3, r2
 80025f2:	d007      	beq.n	8002604 <HAL_GPIO_Init+0x1d0>
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	4a42      	ldr	r2, [pc, #264]	@ (8002700 <HAL_GPIO_Init+0x2cc>)
 80025f8:	4293      	cmp	r3, r2
 80025fa:	d101      	bne.n	8002600 <HAL_GPIO_Init+0x1cc>
 80025fc:	2302      	movs	r3, #2
 80025fe:	e004      	b.n	800260a <HAL_GPIO_Init+0x1d6>
 8002600:	2307      	movs	r3, #7
 8002602:	e002      	b.n	800260a <HAL_GPIO_Init+0x1d6>
 8002604:	2301      	movs	r3, #1
 8002606:	e000      	b.n	800260a <HAL_GPIO_Init+0x1d6>
 8002608:	2300      	movs	r3, #0
 800260a:	697a      	ldr	r2, [r7, #20]
 800260c:	f002 0203 	and.w	r2, r2, #3
 8002610:	0092      	lsls	r2, r2, #2
 8002612:	4093      	lsls	r3, r2
 8002614:	693a      	ldr	r2, [r7, #16]
 8002616:	4313      	orrs	r3, r2
 8002618:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800261a:	4937      	ldr	r1, [pc, #220]	@ (80026f8 <HAL_GPIO_Init+0x2c4>)
 800261c:	697b      	ldr	r3, [r7, #20]
 800261e:	089b      	lsrs	r3, r3, #2
 8002620:	3302      	adds	r3, #2
 8002622:	693a      	ldr	r2, [r7, #16]
 8002624:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002628:	4b36      	ldr	r3, [pc, #216]	@ (8002704 <HAL_GPIO_Init+0x2d0>)
 800262a:	689b      	ldr	r3, [r3, #8]
 800262c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	43db      	mvns	r3, r3
 8002632:	693a      	ldr	r2, [r7, #16]
 8002634:	4013      	ands	r3, r2
 8002636:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002638:	683b      	ldr	r3, [r7, #0]
 800263a:	685b      	ldr	r3, [r3, #4]
 800263c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002640:	2b00      	cmp	r3, #0
 8002642:	d003      	beq.n	800264c <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8002644:	693a      	ldr	r2, [r7, #16]
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	4313      	orrs	r3, r2
 800264a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800264c:	4a2d      	ldr	r2, [pc, #180]	@ (8002704 <HAL_GPIO_Init+0x2d0>)
 800264e:	693b      	ldr	r3, [r7, #16]
 8002650:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002652:	4b2c      	ldr	r3, [pc, #176]	@ (8002704 <HAL_GPIO_Init+0x2d0>)
 8002654:	68db      	ldr	r3, [r3, #12]
 8002656:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	43db      	mvns	r3, r3
 800265c:	693a      	ldr	r2, [r7, #16]
 800265e:	4013      	ands	r3, r2
 8002660:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002662:	683b      	ldr	r3, [r7, #0]
 8002664:	685b      	ldr	r3, [r3, #4]
 8002666:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800266a:	2b00      	cmp	r3, #0
 800266c:	d003      	beq.n	8002676 <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 800266e:	693a      	ldr	r2, [r7, #16]
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	4313      	orrs	r3, r2
 8002674:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002676:	4a23      	ldr	r2, [pc, #140]	@ (8002704 <HAL_GPIO_Init+0x2d0>)
 8002678:	693b      	ldr	r3, [r7, #16]
 800267a:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800267c:	4b21      	ldr	r3, [pc, #132]	@ (8002704 <HAL_GPIO_Init+0x2d0>)
 800267e:	685b      	ldr	r3, [r3, #4]
 8002680:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	43db      	mvns	r3, r3
 8002686:	693a      	ldr	r2, [r7, #16]
 8002688:	4013      	ands	r3, r2
 800268a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800268c:	683b      	ldr	r3, [r7, #0]
 800268e:	685b      	ldr	r3, [r3, #4]
 8002690:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002694:	2b00      	cmp	r3, #0
 8002696:	d003      	beq.n	80026a0 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 8002698:	693a      	ldr	r2, [r7, #16]
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	4313      	orrs	r3, r2
 800269e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80026a0:	4a18      	ldr	r2, [pc, #96]	@ (8002704 <HAL_GPIO_Init+0x2d0>)
 80026a2:	693b      	ldr	r3, [r7, #16]
 80026a4:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80026a6:	4b17      	ldr	r3, [pc, #92]	@ (8002704 <HAL_GPIO_Init+0x2d0>)
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	43db      	mvns	r3, r3
 80026b0:	693a      	ldr	r2, [r7, #16]
 80026b2:	4013      	ands	r3, r2
 80026b4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80026b6:	683b      	ldr	r3, [r7, #0]
 80026b8:	685b      	ldr	r3, [r3, #4]
 80026ba:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d003      	beq.n	80026ca <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 80026c2:	693a      	ldr	r2, [r7, #16]
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	4313      	orrs	r3, r2
 80026c8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80026ca:	4a0e      	ldr	r2, [pc, #56]	@ (8002704 <HAL_GPIO_Init+0x2d0>)
 80026cc:	693b      	ldr	r3, [r7, #16]
 80026ce:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80026d0:	697b      	ldr	r3, [r7, #20]
 80026d2:	3301      	adds	r3, #1
 80026d4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80026d6:	683b      	ldr	r3, [r7, #0]
 80026d8:	681a      	ldr	r2, [r3, #0]
 80026da:	697b      	ldr	r3, [r7, #20]
 80026dc:	fa22 f303 	lsr.w	r3, r2, r3
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	f47f aeaf 	bne.w	8002444 <HAL_GPIO_Init+0x10>
  }
}
 80026e6:	bf00      	nop
 80026e8:	bf00      	nop
 80026ea:	371c      	adds	r7, #28
 80026ec:	46bd      	mov	sp, r7
 80026ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f2:	4770      	bx	lr
 80026f4:	40021000 	.word	0x40021000
 80026f8:	40010000 	.word	0x40010000
 80026fc:	48000400 	.word	0x48000400
 8002700:	48000800 	.word	0x48000800
 8002704:	40010400 	.word	0x40010400

08002708 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002708:	b480      	push	{r7}
 800270a:	b083      	sub	sp, #12
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]
 8002710:	460b      	mov	r3, r1
 8002712:	807b      	strh	r3, [r7, #2]
 8002714:	4613      	mov	r3, r2
 8002716:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002718:	787b      	ldrb	r3, [r7, #1]
 800271a:	2b00      	cmp	r3, #0
 800271c:	d003      	beq.n	8002726 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800271e:	887a      	ldrh	r2, [r7, #2]
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002724:	e002      	b.n	800272c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002726:	887a      	ldrh	r2, [r7, #2]
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800272c:	bf00      	nop
 800272e:	370c      	adds	r7, #12
 8002730:	46bd      	mov	sp, r7
 8002732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002736:	4770      	bx	lr

08002738 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002738:	b480      	push	{r7}
 800273a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800273c:	4b05      	ldr	r3, [pc, #20]	@ (8002754 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	4a04      	ldr	r2, [pc, #16]	@ (8002754 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002742:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002746:	6013      	str	r3, [r2, #0]
}
 8002748:	bf00      	nop
 800274a:	46bd      	mov	sp, r7
 800274c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002750:	4770      	bx	lr
 8002752:	bf00      	nop
 8002754:	40007000 	.word	0x40007000

08002758 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002758:	b480      	push	{r7}
 800275a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800275c:	4b04      	ldr	r3, [pc, #16]	@ (8002770 <HAL_PWREx_GetVoltageRange+0x18>)
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8002764:	4618      	mov	r0, r3
 8002766:	46bd      	mov	sp, r7
 8002768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800276c:	4770      	bx	lr
 800276e:	bf00      	nop
 8002770:	40007000 	.word	0x40007000

08002774 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002774:	b480      	push	{r7}
 8002776:	b085      	sub	sp, #20
 8002778:	af00      	add	r7, sp, #0
 800277a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002782:	d130      	bne.n	80027e6 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002784:	4b23      	ldr	r3, [pc, #140]	@ (8002814 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800278c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002790:	d038      	beq.n	8002804 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002792:	4b20      	ldr	r3, [pc, #128]	@ (8002814 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800279a:	4a1e      	ldr	r2, [pc, #120]	@ (8002814 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800279c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80027a0:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80027a2:	4b1d      	ldr	r3, [pc, #116]	@ (8002818 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	2232      	movs	r2, #50	@ 0x32
 80027a8:	fb02 f303 	mul.w	r3, r2, r3
 80027ac:	4a1b      	ldr	r2, [pc, #108]	@ (800281c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80027ae:	fba2 2303 	umull	r2, r3, r2, r3
 80027b2:	0c9b      	lsrs	r3, r3, #18
 80027b4:	3301      	adds	r3, #1
 80027b6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80027b8:	e002      	b.n	80027c0 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	3b01      	subs	r3, #1
 80027be:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80027c0:	4b14      	ldr	r3, [pc, #80]	@ (8002814 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80027c2:	695b      	ldr	r3, [r3, #20]
 80027c4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80027c8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80027cc:	d102      	bne.n	80027d4 <HAL_PWREx_ControlVoltageScaling+0x60>
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d1f2      	bne.n	80027ba <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80027d4:	4b0f      	ldr	r3, [pc, #60]	@ (8002814 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80027d6:	695b      	ldr	r3, [r3, #20]
 80027d8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80027dc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80027e0:	d110      	bne.n	8002804 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80027e2:	2303      	movs	r3, #3
 80027e4:	e00f      	b.n	8002806 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80027e6:	4b0b      	ldr	r3, [pc, #44]	@ (8002814 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80027ee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80027f2:	d007      	beq.n	8002804 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80027f4:	4b07      	ldr	r3, [pc, #28]	@ (8002814 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80027fc:	4a05      	ldr	r2, [pc, #20]	@ (8002814 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80027fe:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002802:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002804:	2300      	movs	r3, #0
}
 8002806:	4618      	mov	r0, r3
 8002808:	3714      	adds	r7, #20
 800280a:	46bd      	mov	sp, r7
 800280c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002810:	4770      	bx	lr
 8002812:	bf00      	nop
 8002814:	40007000 	.word	0x40007000
 8002818:	20000000 	.word	0x20000000
 800281c:	431bde83 	.word	0x431bde83

08002820 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002820:	b580      	push	{r7, lr}
 8002822:	b088      	sub	sp, #32
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	2b00      	cmp	r3, #0
 800282c:	d102      	bne.n	8002834 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800282e:	2301      	movs	r3, #1
 8002830:	f000 bc02 	b.w	8003038 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002834:	4b96      	ldr	r3, [pc, #600]	@ (8002a90 <HAL_RCC_OscConfig+0x270>)
 8002836:	689b      	ldr	r3, [r3, #8]
 8002838:	f003 030c 	and.w	r3, r3, #12
 800283c:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800283e:	4b94      	ldr	r3, [pc, #592]	@ (8002a90 <HAL_RCC_OscConfig+0x270>)
 8002840:	68db      	ldr	r3, [r3, #12]
 8002842:	f003 0303 	and.w	r3, r3, #3
 8002846:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	f003 0310 	and.w	r3, r3, #16
 8002850:	2b00      	cmp	r3, #0
 8002852:	f000 80e4 	beq.w	8002a1e <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002856:	69bb      	ldr	r3, [r7, #24]
 8002858:	2b00      	cmp	r3, #0
 800285a:	d007      	beq.n	800286c <HAL_RCC_OscConfig+0x4c>
 800285c:	69bb      	ldr	r3, [r7, #24]
 800285e:	2b0c      	cmp	r3, #12
 8002860:	f040 808b 	bne.w	800297a <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002864:	697b      	ldr	r3, [r7, #20]
 8002866:	2b01      	cmp	r3, #1
 8002868:	f040 8087 	bne.w	800297a <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800286c:	4b88      	ldr	r3, [pc, #544]	@ (8002a90 <HAL_RCC_OscConfig+0x270>)
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f003 0302 	and.w	r3, r3, #2
 8002874:	2b00      	cmp	r3, #0
 8002876:	d005      	beq.n	8002884 <HAL_RCC_OscConfig+0x64>
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	699b      	ldr	r3, [r3, #24]
 800287c:	2b00      	cmp	r3, #0
 800287e:	d101      	bne.n	8002884 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8002880:	2301      	movs	r3, #1
 8002882:	e3d9      	b.n	8003038 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	6a1a      	ldr	r2, [r3, #32]
 8002888:	4b81      	ldr	r3, [pc, #516]	@ (8002a90 <HAL_RCC_OscConfig+0x270>)
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	f003 0308 	and.w	r3, r3, #8
 8002890:	2b00      	cmp	r3, #0
 8002892:	d004      	beq.n	800289e <HAL_RCC_OscConfig+0x7e>
 8002894:	4b7e      	ldr	r3, [pc, #504]	@ (8002a90 <HAL_RCC_OscConfig+0x270>)
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800289c:	e005      	b.n	80028aa <HAL_RCC_OscConfig+0x8a>
 800289e:	4b7c      	ldr	r3, [pc, #496]	@ (8002a90 <HAL_RCC_OscConfig+0x270>)
 80028a0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80028a4:	091b      	lsrs	r3, r3, #4
 80028a6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80028aa:	4293      	cmp	r3, r2
 80028ac:	d223      	bcs.n	80028f6 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	6a1b      	ldr	r3, [r3, #32]
 80028b2:	4618      	mov	r0, r3
 80028b4:	f000 fd8c 	bl	80033d0 <RCC_SetFlashLatencyFromMSIRange>
 80028b8:	4603      	mov	r3, r0
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d001      	beq.n	80028c2 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80028be:	2301      	movs	r3, #1
 80028c0:	e3ba      	b.n	8003038 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80028c2:	4b73      	ldr	r3, [pc, #460]	@ (8002a90 <HAL_RCC_OscConfig+0x270>)
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	4a72      	ldr	r2, [pc, #456]	@ (8002a90 <HAL_RCC_OscConfig+0x270>)
 80028c8:	f043 0308 	orr.w	r3, r3, #8
 80028cc:	6013      	str	r3, [r2, #0]
 80028ce:	4b70      	ldr	r3, [pc, #448]	@ (8002a90 <HAL_RCC_OscConfig+0x270>)
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	6a1b      	ldr	r3, [r3, #32]
 80028da:	496d      	ldr	r1, [pc, #436]	@ (8002a90 <HAL_RCC_OscConfig+0x270>)
 80028dc:	4313      	orrs	r3, r2
 80028de:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80028e0:	4b6b      	ldr	r3, [pc, #428]	@ (8002a90 <HAL_RCC_OscConfig+0x270>)
 80028e2:	685b      	ldr	r3, [r3, #4]
 80028e4:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	69db      	ldr	r3, [r3, #28]
 80028ec:	021b      	lsls	r3, r3, #8
 80028ee:	4968      	ldr	r1, [pc, #416]	@ (8002a90 <HAL_RCC_OscConfig+0x270>)
 80028f0:	4313      	orrs	r3, r2
 80028f2:	604b      	str	r3, [r1, #4]
 80028f4:	e025      	b.n	8002942 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80028f6:	4b66      	ldr	r3, [pc, #408]	@ (8002a90 <HAL_RCC_OscConfig+0x270>)
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	4a65      	ldr	r2, [pc, #404]	@ (8002a90 <HAL_RCC_OscConfig+0x270>)
 80028fc:	f043 0308 	orr.w	r3, r3, #8
 8002900:	6013      	str	r3, [r2, #0]
 8002902:	4b63      	ldr	r3, [pc, #396]	@ (8002a90 <HAL_RCC_OscConfig+0x270>)
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	6a1b      	ldr	r3, [r3, #32]
 800290e:	4960      	ldr	r1, [pc, #384]	@ (8002a90 <HAL_RCC_OscConfig+0x270>)
 8002910:	4313      	orrs	r3, r2
 8002912:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002914:	4b5e      	ldr	r3, [pc, #376]	@ (8002a90 <HAL_RCC_OscConfig+0x270>)
 8002916:	685b      	ldr	r3, [r3, #4]
 8002918:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	69db      	ldr	r3, [r3, #28]
 8002920:	021b      	lsls	r3, r3, #8
 8002922:	495b      	ldr	r1, [pc, #364]	@ (8002a90 <HAL_RCC_OscConfig+0x270>)
 8002924:	4313      	orrs	r3, r2
 8002926:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002928:	69bb      	ldr	r3, [r7, #24]
 800292a:	2b00      	cmp	r3, #0
 800292c:	d109      	bne.n	8002942 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	6a1b      	ldr	r3, [r3, #32]
 8002932:	4618      	mov	r0, r3
 8002934:	f000 fd4c 	bl	80033d0 <RCC_SetFlashLatencyFromMSIRange>
 8002938:	4603      	mov	r3, r0
 800293a:	2b00      	cmp	r3, #0
 800293c:	d001      	beq.n	8002942 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800293e:	2301      	movs	r3, #1
 8002940:	e37a      	b.n	8003038 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002942:	f000 fc81 	bl	8003248 <HAL_RCC_GetSysClockFreq>
 8002946:	4602      	mov	r2, r0
 8002948:	4b51      	ldr	r3, [pc, #324]	@ (8002a90 <HAL_RCC_OscConfig+0x270>)
 800294a:	689b      	ldr	r3, [r3, #8]
 800294c:	091b      	lsrs	r3, r3, #4
 800294e:	f003 030f 	and.w	r3, r3, #15
 8002952:	4950      	ldr	r1, [pc, #320]	@ (8002a94 <HAL_RCC_OscConfig+0x274>)
 8002954:	5ccb      	ldrb	r3, [r1, r3]
 8002956:	f003 031f 	and.w	r3, r3, #31
 800295a:	fa22 f303 	lsr.w	r3, r2, r3
 800295e:	4a4e      	ldr	r2, [pc, #312]	@ (8002a98 <HAL_RCC_OscConfig+0x278>)
 8002960:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002962:	4b4e      	ldr	r3, [pc, #312]	@ (8002a9c <HAL_RCC_OscConfig+0x27c>)
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	4618      	mov	r0, r3
 8002968:	f7fe f9e8 	bl	8000d3c <HAL_InitTick>
 800296c:	4603      	mov	r3, r0
 800296e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002970:	7bfb      	ldrb	r3, [r7, #15]
 8002972:	2b00      	cmp	r3, #0
 8002974:	d052      	beq.n	8002a1c <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8002976:	7bfb      	ldrb	r3, [r7, #15]
 8002978:	e35e      	b.n	8003038 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	699b      	ldr	r3, [r3, #24]
 800297e:	2b00      	cmp	r3, #0
 8002980:	d032      	beq.n	80029e8 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002982:	4b43      	ldr	r3, [pc, #268]	@ (8002a90 <HAL_RCC_OscConfig+0x270>)
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	4a42      	ldr	r2, [pc, #264]	@ (8002a90 <HAL_RCC_OscConfig+0x270>)
 8002988:	f043 0301 	orr.w	r3, r3, #1
 800298c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800298e:	f7fe fa25 	bl	8000ddc <HAL_GetTick>
 8002992:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002994:	e008      	b.n	80029a8 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002996:	f7fe fa21 	bl	8000ddc <HAL_GetTick>
 800299a:	4602      	mov	r2, r0
 800299c:	693b      	ldr	r3, [r7, #16]
 800299e:	1ad3      	subs	r3, r2, r3
 80029a0:	2b02      	cmp	r3, #2
 80029a2:	d901      	bls.n	80029a8 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80029a4:	2303      	movs	r3, #3
 80029a6:	e347      	b.n	8003038 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80029a8:	4b39      	ldr	r3, [pc, #228]	@ (8002a90 <HAL_RCC_OscConfig+0x270>)
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	f003 0302 	and.w	r3, r3, #2
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d0f0      	beq.n	8002996 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80029b4:	4b36      	ldr	r3, [pc, #216]	@ (8002a90 <HAL_RCC_OscConfig+0x270>)
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	4a35      	ldr	r2, [pc, #212]	@ (8002a90 <HAL_RCC_OscConfig+0x270>)
 80029ba:	f043 0308 	orr.w	r3, r3, #8
 80029be:	6013      	str	r3, [r2, #0]
 80029c0:	4b33      	ldr	r3, [pc, #204]	@ (8002a90 <HAL_RCC_OscConfig+0x270>)
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	6a1b      	ldr	r3, [r3, #32]
 80029cc:	4930      	ldr	r1, [pc, #192]	@ (8002a90 <HAL_RCC_OscConfig+0x270>)
 80029ce:	4313      	orrs	r3, r2
 80029d0:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80029d2:	4b2f      	ldr	r3, [pc, #188]	@ (8002a90 <HAL_RCC_OscConfig+0x270>)
 80029d4:	685b      	ldr	r3, [r3, #4]
 80029d6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	69db      	ldr	r3, [r3, #28]
 80029de:	021b      	lsls	r3, r3, #8
 80029e0:	492b      	ldr	r1, [pc, #172]	@ (8002a90 <HAL_RCC_OscConfig+0x270>)
 80029e2:	4313      	orrs	r3, r2
 80029e4:	604b      	str	r3, [r1, #4]
 80029e6:	e01a      	b.n	8002a1e <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80029e8:	4b29      	ldr	r3, [pc, #164]	@ (8002a90 <HAL_RCC_OscConfig+0x270>)
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	4a28      	ldr	r2, [pc, #160]	@ (8002a90 <HAL_RCC_OscConfig+0x270>)
 80029ee:	f023 0301 	bic.w	r3, r3, #1
 80029f2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80029f4:	f7fe f9f2 	bl	8000ddc <HAL_GetTick>
 80029f8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80029fa:	e008      	b.n	8002a0e <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80029fc:	f7fe f9ee 	bl	8000ddc <HAL_GetTick>
 8002a00:	4602      	mov	r2, r0
 8002a02:	693b      	ldr	r3, [r7, #16]
 8002a04:	1ad3      	subs	r3, r2, r3
 8002a06:	2b02      	cmp	r3, #2
 8002a08:	d901      	bls.n	8002a0e <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8002a0a:	2303      	movs	r3, #3
 8002a0c:	e314      	b.n	8003038 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002a0e:	4b20      	ldr	r3, [pc, #128]	@ (8002a90 <HAL_RCC_OscConfig+0x270>)
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f003 0302 	and.w	r3, r3, #2
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d1f0      	bne.n	80029fc <HAL_RCC_OscConfig+0x1dc>
 8002a1a:	e000      	b.n	8002a1e <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002a1c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f003 0301 	and.w	r3, r3, #1
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d073      	beq.n	8002b12 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002a2a:	69bb      	ldr	r3, [r7, #24]
 8002a2c:	2b08      	cmp	r3, #8
 8002a2e:	d005      	beq.n	8002a3c <HAL_RCC_OscConfig+0x21c>
 8002a30:	69bb      	ldr	r3, [r7, #24]
 8002a32:	2b0c      	cmp	r3, #12
 8002a34:	d10e      	bne.n	8002a54 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002a36:	697b      	ldr	r3, [r7, #20]
 8002a38:	2b03      	cmp	r3, #3
 8002a3a:	d10b      	bne.n	8002a54 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a3c:	4b14      	ldr	r3, [pc, #80]	@ (8002a90 <HAL_RCC_OscConfig+0x270>)
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d063      	beq.n	8002b10 <HAL_RCC_OscConfig+0x2f0>
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	685b      	ldr	r3, [r3, #4]
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d15f      	bne.n	8002b10 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002a50:	2301      	movs	r3, #1
 8002a52:	e2f1      	b.n	8003038 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	685b      	ldr	r3, [r3, #4]
 8002a58:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002a5c:	d106      	bne.n	8002a6c <HAL_RCC_OscConfig+0x24c>
 8002a5e:	4b0c      	ldr	r3, [pc, #48]	@ (8002a90 <HAL_RCC_OscConfig+0x270>)
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	4a0b      	ldr	r2, [pc, #44]	@ (8002a90 <HAL_RCC_OscConfig+0x270>)
 8002a64:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a68:	6013      	str	r3, [r2, #0]
 8002a6a:	e025      	b.n	8002ab8 <HAL_RCC_OscConfig+0x298>
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	685b      	ldr	r3, [r3, #4]
 8002a70:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002a74:	d114      	bne.n	8002aa0 <HAL_RCC_OscConfig+0x280>
 8002a76:	4b06      	ldr	r3, [pc, #24]	@ (8002a90 <HAL_RCC_OscConfig+0x270>)
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	4a05      	ldr	r2, [pc, #20]	@ (8002a90 <HAL_RCC_OscConfig+0x270>)
 8002a7c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002a80:	6013      	str	r3, [r2, #0]
 8002a82:	4b03      	ldr	r3, [pc, #12]	@ (8002a90 <HAL_RCC_OscConfig+0x270>)
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	4a02      	ldr	r2, [pc, #8]	@ (8002a90 <HAL_RCC_OscConfig+0x270>)
 8002a88:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a8c:	6013      	str	r3, [r2, #0]
 8002a8e:	e013      	b.n	8002ab8 <HAL_RCC_OscConfig+0x298>
 8002a90:	40021000 	.word	0x40021000
 8002a94:	0800557c 	.word	0x0800557c
 8002a98:	20000000 	.word	0x20000000
 8002a9c:	20000004 	.word	0x20000004
 8002aa0:	4ba0      	ldr	r3, [pc, #640]	@ (8002d24 <HAL_RCC_OscConfig+0x504>)
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	4a9f      	ldr	r2, [pc, #636]	@ (8002d24 <HAL_RCC_OscConfig+0x504>)
 8002aa6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002aaa:	6013      	str	r3, [r2, #0]
 8002aac:	4b9d      	ldr	r3, [pc, #628]	@ (8002d24 <HAL_RCC_OscConfig+0x504>)
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	4a9c      	ldr	r2, [pc, #624]	@ (8002d24 <HAL_RCC_OscConfig+0x504>)
 8002ab2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002ab6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	685b      	ldr	r3, [r3, #4]
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d013      	beq.n	8002ae8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ac0:	f7fe f98c 	bl	8000ddc <HAL_GetTick>
 8002ac4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002ac6:	e008      	b.n	8002ada <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ac8:	f7fe f988 	bl	8000ddc <HAL_GetTick>
 8002acc:	4602      	mov	r2, r0
 8002ace:	693b      	ldr	r3, [r7, #16]
 8002ad0:	1ad3      	subs	r3, r2, r3
 8002ad2:	2b64      	cmp	r3, #100	@ 0x64
 8002ad4:	d901      	bls.n	8002ada <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002ad6:	2303      	movs	r3, #3
 8002ad8:	e2ae      	b.n	8003038 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002ada:	4b92      	ldr	r3, [pc, #584]	@ (8002d24 <HAL_RCC_OscConfig+0x504>)
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d0f0      	beq.n	8002ac8 <HAL_RCC_OscConfig+0x2a8>
 8002ae6:	e014      	b.n	8002b12 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ae8:	f7fe f978 	bl	8000ddc <HAL_GetTick>
 8002aec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002aee:	e008      	b.n	8002b02 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002af0:	f7fe f974 	bl	8000ddc <HAL_GetTick>
 8002af4:	4602      	mov	r2, r0
 8002af6:	693b      	ldr	r3, [r7, #16]
 8002af8:	1ad3      	subs	r3, r2, r3
 8002afa:	2b64      	cmp	r3, #100	@ 0x64
 8002afc:	d901      	bls.n	8002b02 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002afe:	2303      	movs	r3, #3
 8002b00:	e29a      	b.n	8003038 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002b02:	4b88      	ldr	r3, [pc, #544]	@ (8002d24 <HAL_RCC_OscConfig+0x504>)
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d1f0      	bne.n	8002af0 <HAL_RCC_OscConfig+0x2d0>
 8002b0e:	e000      	b.n	8002b12 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b10:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	f003 0302 	and.w	r3, r3, #2
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d060      	beq.n	8002be0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002b1e:	69bb      	ldr	r3, [r7, #24]
 8002b20:	2b04      	cmp	r3, #4
 8002b22:	d005      	beq.n	8002b30 <HAL_RCC_OscConfig+0x310>
 8002b24:	69bb      	ldr	r3, [r7, #24]
 8002b26:	2b0c      	cmp	r3, #12
 8002b28:	d119      	bne.n	8002b5e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002b2a:	697b      	ldr	r3, [r7, #20]
 8002b2c:	2b02      	cmp	r3, #2
 8002b2e:	d116      	bne.n	8002b5e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002b30:	4b7c      	ldr	r3, [pc, #496]	@ (8002d24 <HAL_RCC_OscConfig+0x504>)
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d005      	beq.n	8002b48 <HAL_RCC_OscConfig+0x328>
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	68db      	ldr	r3, [r3, #12]
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d101      	bne.n	8002b48 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002b44:	2301      	movs	r3, #1
 8002b46:	e277      	b.n	8003038 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b48:	4b76      	ldr	r3, [pc, #472]	@ (8002d24 <HAL_RCC_OscConfig+0x504>)
 8002b4a:	685b      	ldr	r3, [r3, #4]
 8002b4c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	691b      	ldr	r3, [r3, #16]
 8002b54:	061b      	lsls	r3, r3, #24
 8002b56:	4973      	ldr	r1, [pc, #460]	@ (8002d24 <HAL_RCC_OscConfig+0x504>)
 8002b58:	4313      	orrs	r3, r2
 8002b5a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002b5c:	e040      	b.n	8002be0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	68db      	ldr	r3, [r3, #12]
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d023      	beq.n	8002bae <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002b66:	4b6f      	ldr	r3, [pc, #444]	@ (8002d24 <HAL_RCC_OscConfig+0x504>)
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	4a6e      	ldr	r2, [pc, #440]	@ (8002d24 <HAL_RCC_OscConfig+0x504>)
 8002b6c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b70:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b72:	f7fe f933 	bl	8000ddc <HAL_GetTick>
 8002b76:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002b78:	e008      	b.n	8002b8c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b7a:	f7fe f92f 	bl	8000ddc <HAL_GetTick>
 8002b7e:	4602      	mov	r2, r0
 8002b80:	693b      	ldr	r3, [r7, #16]
 8002b82:	1ad3      	subs	r3, r2, r3
 8002b84:	2b02      	cmp	r3, #2
 8002b86:	d901      	bls.n	8002b8c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002b88:	2303      	movs	r3, #3
 8002b8a:	e255      	b.n	8003038 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002b8c:	4b65      	ldr	r3, [pc, #404]	@ (8002d24 <HAL_RCC_OscConfig+0x504>)
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d0f0      	beq.n	8002b7a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b98:	4b62      	ldr	r3, [pc, #392]	@ (8002d24 <HAL_RCC_OscConfig+0x504>)
 8002b9a:	685b      	ldr	r3, [r3, #4]
 8002b9c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	691b      	ldr	r3, [r3, #16]
 8002ba4:	061b      	lsls	r3, r3, #24
 8002ba6:	495f      	ldr	r1, [pc, #380]	@ (8002d24 <HAL_RCC_OscConfig+0x504>)
 8002ba8:	4313      	orrs	r3, r2
 8002baa:	604b      	str	r3, [r1, #4]
 8002bac:	e018      	b.n	8002be0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002bae:	4b5d      	ldr	r3, [pc, #372]	@ (8002d24 <HAL_RCC_OscConfig+0x504>)
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	4a5c      	ldr	r2, [pc, #368]	@ (8002d24 <HAL_RCC_OscConfig+0x504>)
 8002bb4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002bb8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bba:	f7fe f90f 	bl	8000ddc <HAL_GetTick>
 8002bbe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002bc0:	e008      	b.n	8002bd4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002bc2:	f7fe f90b 	bl	8000ddc <HAL_GetTick>
 8002bc6:	4602      	mov	r2, r0
 8002bc8:	693b      	ldr	r3, [r7, #16]
 8002bca:	1ad3      	subs	r3, r2, r3
 8002bcc:	2b02      	cmp	r3, #2
 8002bce:	d901      	bls.n	8002bd4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002bd0:	2303      	movs	r3, #3
 8002bd2:	e231      	b.n	8003038 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002bd4:	4b53      	ldr	r3, [pc, #332]	@ (8002d24 <HAL_RCC_OscConfig+0x504>)
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d1f0      	bne.n	8002bc2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	f003 0308 	and.w	r3, r3, #8
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d03c      	beq.n	8002c66 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	695b      	ldr	r3, [r3, #20]
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d01c      	beq.n	8002c2e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002bf4:	4b4b      	ldr	r3, [pc, #300]	@ (8002d24 <HAL_RCC_OscConfig+0x504>)
 8002bf6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002bfa:	4a4a      	ldr	r2, [pc, #296]	@ (8002d24 <HAL_RCC_OscConfig+0x504>)
 8002bfc:	f043 0301 	orr.w	r3, r3, #1
 8002c00:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c04:	f7fe f8ea 	bl	8000ddc <HAL_GetTick>
 8002c08:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002c0a:	e008      	b.n	8002c1e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c0c:	f7fe f8e6 	bl	8000ddc <HAL_GetTick>
 8002c10:	4602      	mov	r2, r0
 8002c12:	693b      	ldr	r3, [r7, #16]
 8002c14:	1ad3      	subs	r3, r2, r3
 8002c16:	2b02      	cmp	r3, #2
 8002c18:	d901      	bls.n	8002c1e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002c1a:	2303      	movs	r3, #3
 8002c1c:	e20c      	b.n	8003038 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002c1e:	4b41      	ldr	r3, [pc, #260]	@ (8002d24 <HAL_RCC_OscConfig+0x504>)
 8002c20:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002c24:	f003 0302 	and.w	r3, r3, #2
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d0ef      	beq.n	8002c0c <HAL_RCC_OscConfig+0x3ec>
 8002c2c:	e01b      	b.n	8002c66 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002c2e:	4b3d      	ldr	r3, [pc, #244]	@ (8002d24 <HAL_RCC_OscConfig+0x504>)
 8002c30:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002c34:	4a3b      	ldr	r2, [pc, #236]	@ (8002d24 <HAL_RCC_OscConfig+0x504>)
 8002c36:	f023 0301 	bic.w	r3, r3, #1
 8002c3a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c3e:	f7fe f8cd 	bl	8000ddc <HAL_GetTick>
 8002c42:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002c44:	e008      	b.n	8002c58 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c46:	f7fe f8c9 	bl	8000ddc <HAL_GetTick>
 8002c4a:	4602      	mov	r2, r0
 8002c4c:	693b      	ldr	r3, [r7, #16]
 8002c4e:	1ad3      	subs	r3, r2, r3
 8002c50:	2b02      	cmp	r3, #2
 8002c52:	d901      	bls.n	8002c58 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002c54:	2303      	movs	r3, #3
 8002c56:	e1ef      	b.n	8003038 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002c58:	4b32      	ldr	r3, [pc, #200]	@ (8002d24 <HAL_RCC_OscConfig+0x504>)
 8002c5a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002c5e:	f003 0302 	and.w	r3, r3, #2
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d1ef      	bne.n	8002c46 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f003 0304 	and.w	r3, r3, #4
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	f000 80a6 	beq.w	8002dc0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c74:	2300      	movs	r3, #0
 8002c76:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002c78:	4b2a      	ldr	r3, [pc, #168]	@ (8002d24 <HAL_RCC_OscConfig+0x504>)
 8002c7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c7c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d10d      	bne.n	8002ca0 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c84:	4b27      	ldr	r3, [pc, #156]	@ (8002d24 <HAL_RCC_OscConfig+0x504>)
 8002c86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c88:	4a26      	ldr	r2, [pc, #152]	@ (8002d24 <HAL_RCC_OscConfig+0x504>)
 8002c8a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002c8e:	6593      	str	r3, [r2, #88]	@ 0x58
 8002c90:	4b24      	ldr	r3, [pc, #144]	@ (8002d24 <HAL_RCC_OscConfig+0x504>)
 8002c92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c94:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c98:	60bb      	str	r3, [r7, #8]
 8002c9a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002c9c:	2301      	movs	r3, #1
 8002c9e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002ca0:	4b21      	ldr	r3, [pc, #132]	@ (8002d28 <HAL_RCC_OscConfig+0x508>)
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d118      	bne.n	8002cde <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002cac:	4b1e      	ldr	r3, [pc, #120]	@ (8002d28 <HAL_RCC_OscConfig+0x508>)
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	4a1d      	ldr	r2, [pc, #116]	@ (8002d28 <HAL_RCC_OscConfig+0x508>)
 8002cb2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002cb6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002cb8:	f7fe f890 	bl	8000ddc <HAL_GetTick>
 8002cbc:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002cbe:	e008      	b.n	8002cd2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002cc0:	f7fe f88c 	bl	8000ddc <HAL_GetTick>
 8002cc4:	4602      	mov	r2, r0
 8002cc6:	693b      	ldr	r3, [r7, #16]
 8002cc8:	1ad3      	subs	r3, r2, r3
 8002cca:	2b02      	cmp	r3, #2
 8002ccc:	d901      	bls.n	8002cd2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002cce:	2303      	movs	r3, #3
 8002cd0:	e1b2      	b.n	8003038 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002cd2:	4b15      	ldr	r3, [pc, #84]	@ (8002d28 <HAL_RCC_OscConfig+0x508>)
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d0f0      	beq.n	8002cc0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	689b      	ldr	r3, [r3, #8]
 8002ce2:	2b01      	cmp	r3, #1
 8002ce4:	d108      	bne.n	8002cf8 <HAL_RCC_OscConfig+0x4d8>
 8002ce6:	4b0f      	ldr	r3, [pc, #60]	@ (8002d24 <HAL_RCC_OscConfig+0x504>)
 8002ce8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002cec:	4a0d      	ldr	r2, [pc, #52]	@ (8002d24 <HAL_RCC_OscConfig+0x504>)
 8002cee:	f043 0301 	orr.w	r3, r3, #1
 8002cf2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002cf6:	e029      	b.n	8002d4c <HAL_RCC_OscConfig+0x52c>
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	689b      	ldr	r3, [r3, #8]
 8002cfc:	2b05      	cmp	r3, #5
 8002cfe:	d115      	bne.n	8002d2c <HAL_RCC_OscConfig+0x50c>
 8002d00:	4b08      	ldr	r3, [pc, #32]	@ (8002d24 <HAL_RCC_OscConfig+0x504>)
 8002d02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d06:	4a07      	ldr	r2, [pc, #28]	@ (8002d24 <HAL_RCC_OscConfig+0x504>)
 8002d08:	f043 0304 	orr.w	r3, r3, #4
 8002d0c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002d10:	4b04      	ldr	r3, [pc, #16]	@ (8002d24 <HAL_RCC_OscConfig+0x504>)
 8002d12:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d16:	4a03      	ldr	r2, [pc, #12]	@ (8002d24 <HAL_RCC_OscConfig+0x504>)
 8002d18:	f043 0301 	orr.w	r3, r3, #1
 8002d1c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002d20:	e014      	b.n	8002d4c <HAL_RCC_OscConfig+0x52c>
 8002d22:	bf00      	nop
 8002d24:	40021000 	.word	0x40021000
 8002d28:	40007000 	.word	0x40007000
 8002d2c:	4b9a      	ldr	r3, [pc, #616]	@ (8002f98 <HAL_RCC_OscConfig+0x778>)
 8002d2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d32:	4a99      	ldr	r2, [pc, #612]	@ (8002f98 <HAL_RCC_OscConfig+0x778>)
 8002d34:	f023 0301 	bic.w	r3, r3, #1
 8002d38:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002d3c:	4b96      	ldr	r3, [pc, #600]	@ (8002f98 <HAL_RCC_OscConfig+0x778>)
 8002d3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d42:	4a95      	ldr	r2, [pc, #596]	@ (8002f98 <HAL_RCC_OscConfig+0x778>)
 8002d44:	f023 0304 	bic.w	r3, r3, #4
 8002d48:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	689b      	ldr	r3, [r3, #8]
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d016      	beq.n	8002d82 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d54:	f7fe f842 	bl	8000ddc <HAL_GetTick>
 8002d58:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002d5a:	e00a      	b.n	8002d72 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d5c:	f7fe f83e 	bl	8000ddc <HAL_GetTick>
 8002d60:	4602      	mov	r2, r0
 8002d62:	693b      	ldr	r3, [r7, #16]
 8002d64:	1ad3      	subs	r3, r2, r3
 8002d66:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d6a:	4293      	cmp	r3, r2
 8002d6c:	d901      	bls.n	8002d72 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002d6e:	2303      	movs	r3, #3
 8002d70:	e162      	b.n	8003038 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002d72:	4b89      	ldr	r3, [pc, #548]	@ (8002f98 <HAL_RCC_OscConfig+0x778>)
 8002d74:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d78:	f003 0302 	and.w	r3, r3, #2
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d0ed      	beq.n	8002d5c <HAL_RCC_OscConfig+0x53c>
 8002d80:	e015      	b.n	8002dae <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d82:	f7fe f82b 	bl	8000ddc <HAL_GetTick>
 8002d86:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002d88:	e00a      	b.n	8002da0 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d8a:	f7fe f827 	bl	8000ddc <HAL_GetTick>
 8002d8e:	4602      	mov	r2, r0
 8002d90:	693b      	ldr	r3, [r7, #16]
 8002d92:	1ad3      	subs	r3, r2, r3
 8002d94:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d98:	4293      	cmp	r3, r2
 8002d9a:	d901      	bls.n	8002da0 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002d9c:	2303      	movs	r3, #3
 8002d9e:	e14b      	b.n	8003038 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002da0:	4b7d      	ldr	r3, [pc, #500]	@ (8002f98 <HAL_RCC_OscConfig+0x778>)
 8002da2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002da6:	f003 0302 	and.w	r3, r3, #2
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d1ed      	bne.n	8002d8a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002dae:	7ffb      	ldrb	r3, [r7, #31]
 8002db0:	2b01      	cmp	r3, #1
 8002db2:	d105      	bne.n	8002dc0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002db4:	4b78      	ldr	r3, [pc, #480]	@ (8002f98 <HAL_RCC_OscConfig+0x778>)
 8002db6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002db8:	4a77      	ldr	r2, [pc, #476]	@ (8002f98 <HAL_RCC_OscConfig+0x778>)
 8002dba:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002dbe:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	f003 0320 	and.w	r3, r3, #32
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d03c      	beq.n	8002e46 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d01c      	beq.n	8002e0e <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002dd4:	4b70      	ldr	r3, [pc, #448]	@ (8002f98 <HAL_RCC_OscConfig+0x778>)
 8002dd6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002dda:	4a6f      	ldr	r2, [pc, #444]	@ (8002f98 <HAL_RCC_OscConfig+0x778>)
 8002ddc:	f043 0301 	orr.w	r3, r3, #1
 8002de0:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002de4:	f7fd fffa 	bl	8000ddc <HAL_GetTick>
 8002de8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002dea:	e008      	b.n	8002dfe <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002dec:	f7fd fff6 	bl	8000ddc <HAL_GetTick>
 8002df0:	4602      	mov	r2, r0
 8002df2:	693b      	ldr	r3, [r7, #16]
 8002df4:	1ad3      	subs	r3, r2, r3
 8002df6:	2b02      	cmp	r3, #2
 8002df8:	d901      	bls.n	8002dfe <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8002dfa:	2303      	movs	r3, #3
 8002dfc:	e11c      	b.n	8003038 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002dfe:	4b66      	ldr	r3, [pc, #408]	@ (8002f98 <HAL_RCC_OscConfig+0x778>)
 8002e00:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002e04:	f003 0302 	and.w	r3, r3, #2
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d0ef      	beq.n	8002dec <HAL_RCC_OscConfig+0x5cc>
 8002e0c:	e01b      	b.n	8002e46 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002e0e:	4b62      	ldr	r3, [pc, #392]	@ (8002f98 <HAL_RCC_OscConfig+0x778>)
 8002e10:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002e14:	4a60      	ldr	r2, [pc, #384]	@ (8002f98 <HAL_RCC_OscConfig+0x778>)
 8002e16:	f023 0301 	bic.w	r3, r3, #1
 8002e1a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e1e:	f7fd ffdd 	bl	8000ddc <HAL_GetTick>
 8002e22:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002e24:	e008      	b.n	8002e38 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002e26:	f7fd ffd9 	bl	8000ddc <HAL_GetTick>
 8002e2a:	4602      	mov	r2, r0
 8002e2c:	693b      	ldr	r3, [r7, #16]
 8002e2e:	1ad3      	subs	r3, r2, r3
 8002e30:	2b02      	cmp	r3, #2
 8002e32:	d901      	bls.n	8002e38 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8002e34:	2303      	movs	r3, #3
 8002e36:	e0ff      	b.n	8003038 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002e38:	4b57      	ldr	r3, [pc, #348]	@ (8002f98 <HAL_RCC_OscConfig+0x778>)
 8002e3a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002e3e:	f003 0302 	and.w	r3, r3, #2
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d1ef      	bne.n	8002e26 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	f000 80f3 	beq.w	8003036 <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e54:	2b02      	cmp	r3, #2
 8002e56:	f040 80c9 	bne.w	8002fec <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002e5a:	4b4f      	ldr	r3, [pc, #316]	@ (8002f98 <HAL_RCC_OscConfig+0x778>)
 8002e5c:	68db      	ldr	r3, [r3, #12]
 8002e5e:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e60:	697b      	ldr	r3, [r7, #20]
 8002e62:	f003 0203 	and.w	r2, r3, #3
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e6a:	429a      	cmp	r2, r3
 8002e6c:	d12c      	bne.n	8002ec8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002e6e:	697b      	ldr	r3, [r7, #20]
 8002e70:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e78:	3b01      	subs	r3, #1
 8002e7a:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e7c:	429a      	cmp	r2, r3
 8002e7e:	d123      	bne.n	8002ec8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002e80:	697b      	ldr	r3, [r7, #20]
 8002e82:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e8a:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002e8c:	429a      	cmp	r2, r3
 8002e8e:	d11b      	bne.n	8002ec8 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002e90:	697b      	ldr	r3, [r7, #20]
 8002e92:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e9a:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002e9c:	429a      	cmp	r2, r3
 8002e9e:	d113      	bne.n	8002ec8 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002ea0:	697b      	ldr	r3, [r7, #20]
 8002ea2:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002eaa:	085b      	lsrs	r3, r3, #1
 8002eac:	3b01      	subs	r3, #1
 8002eae:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002eb0:	429a      	cmp	r2, r3
 8002eb2:	d109      	bne.n	8002ec8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002eb4:	697b      	ldr	r3, [r7, #20]
 8002eb6:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ebe:	085b      	lsrs	r3, r3, #1
 8002ec0:	3b01      	subs	r3, #1
 8002ec2:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002ec4:	429a      	cmp	r2, r3
 8002ec6:	d06b      	beq.n	8002fa0 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002ec8:	69bb      	ldr	r3, [r7, #24]
 8002eca:	2b0c      	cmp	r3, #12
 8002ecc:	d062      	beq.n	8002f94 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002ece:	4b32      	ldr	r3, [pc, #200]	@ (8002f98 <HAL_RCC_OscConfig+0x778>)
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d001      	beq.n	8002ede <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8002eda:	2301      	movs	r3, #1
 8002edc:	e0ac      	b.n	8003038 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002ede:	4b2e      	ldr	r3, [pc, #184]	@ (8002f98 <HAL_RCC_OscConfig+0x778>)
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	4a2d      	ldr	r2, [pc, #180]	@ (8002f98 <HAL_RCC_OscConfig+0x778>)
 8002ee4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002ee8:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002eea:	f7fd ff77 	bl	8000ddc <HAL_GetTick>
 8002eee:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002ef0:	e008      	b.n	8002f04 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ef2:	f7fd ff73 	bl	8000ddc <HAL_GetTick>
 8002ef6:	4602      	mov	r2, r0
 8002ef8:	693b      	ldr	r3, [r7, #16]
 8002efa:	1ad3      	subs	r3, r2, r3
 8002efc:	2b02      	cmp	r3, #2
 8002efe:	d901      	bls.n	8002f04 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8002f00:	2303      	movs	r3, #3
 8002f02:	e099      	b.n	8003038 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002f04:	4b24      	ldr	r3, [pc, #144]	@ (8002f98 <HAL_RCC_OscConfig+0x778>)
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d1f0      	bne.n	8002ef2 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002f10:	4b21      	ldr	r3, [pc, #132]	@ (8002f98 <HAL_RCC_OscConfig+0x778>)
 8002f12:	68da      	ldr	r2, [r3, #12]
 8002f14:	4b21      	ldr	r3, [pc, #132]	@ (8002f9c <HAL_RCC_OscConfig+0x77c>)
 8002f16:	4013      	ands	r3, r2
 8002f18:	687a      	ldr	r2, [r7, #4]
 8002f1a:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8002f1c:	687a      	ldr	r2, [r7, #4]
 8002f1e:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002f20:	3a01      	subs	r2, #1
 8002f22:	0112      	lsls	r2, r2, #4
 8002f24:	4311      	orrs	r1, r2
 8002f26:	687a      	ldr	r2, [r7, #4]
 8002f28:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002f2a:	0212      	lsls	r2, r2, #8
 8002f2c:	4311      	orrs	r1, r2
 8002f2e:	687a      	ldr	r2, [r7, #4]
 8002f30:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002f32:	0852      	lsrs	r2, r2, #1
 8002f34:	3a01      	subs	r2, #1
 8002f36:	0552      	lsls	r2, r2, #21
 8002f38:	4311      	orrs	r1, r2
 8002f3a:	687a      	ldr	r2, [r7, #4]
 8002f3c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002f3e:	0852      	lsrs	r2, r2, #1
 8002f40:	3a01      	subs	r2, #1
 8002f42:	0652      	lsls	r2, r2, #25
 8002f44:	4311      	orrs	r1, r2
 8002f46:	687a      	ldr	r2, [r7, #4]
 8002f48:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002f4a:	06d2      	lsls	r2, r2, #27
 8002f4c:	430a      	orrs	r2, r1
 8002f4e:	4912      	ldr	r1, [pc, #72]	@ (8002f98 <HAL_RCC_OscConfig+0x778>)
 8002f50:	4313      	orrs	r3, r2
 8002f52:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002f54:	4b10      	ldr	r3, [pc, #64]	@ (8002f98 <HAL_RCC_OscConfig+0x778>)
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	4a0f      	ldr	r2, [pc, #60]	@ (8002f98 <HAL_RCC_OscConfig+0x778>)
 8002f5a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002f5e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002f60:	4b0d      	ldr	r3, [pc, #52]	@ (8002f98 <HAL_RCC_OscConfig+0x778>)
 8002f62:	68db      	ldr	r3, [r3, #12]
 8002f64:	4a0c      	ldr	r2, [pc, #48]	@ (8002f98 <HAL_RCC_OscConfig+0x778>)
 8002f66:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002f6a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002f6c:	f7fd ff36 	bl	8000ddc <HAL_GetTick>
 8002f70:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002f72:	e008      	b.n	8002f86 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f74:	f7fd ff32 	bl	8000ddc <HAL_GetTick>
 8002f78:	4602      	mov	r2, r0
 8002f7a:	693b      	ldr	r3, [r7, #16]
 8002f7c:	1ad3      	subs	r3, r2, r3
 8002f7e:	2b02      	cmp	r3, #2
 8002f80:	d901      	bls.n	8002f86 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8002f82:	2303      	movs	r3, #3
 8002f84:	e058      	b.n	8003038 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002f86:	4b04      	ldr	r3, [pc, #16]	@ (8002f98 <HAL_RCC_OscConfig+0x778>)
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d0f0      	beq.n	8002f74 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002f92:	e050      	b.n	8003036 <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002f94:	2301      	movs	r3, #1
 8002f96:	e04f      	b.n	8003038 <HAL_RCC_OscConfig+0x818>
 8002f98:	40021000 	.word	0x40021000
 8002f9c:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002fa0:	4b27      	ldr	r3, [pc, #156]	@ (8003040 <HAL_RCC_OscConfig+0x820>)
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d144      	bne.n	8003036 <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002fac:	4b24      	ldr	r3, [pc, #144]	@ (8003040 <HAL_RCC_OscConfig+0x820>)
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	4a23      	ldr	r2, [pc, #140]	@ (8003040 <HAL_RCC_OscConfig+0x820>)
 8002fb2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002fb6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002fb8:	4b21      	ldr	r3, [pc, #132]	@ (8003040 <HAL_RCC_OscConfig+0x820>)
 8002fba:	68db      	ldr	r3, [r3, #12]
 8002fbc:	4a20      	ldr	r2, [pc, #128]	@ (8003040 <HAL_RCC_OscConfig+0x820>)
 8002fbe:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002fc2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002fc4:	f7fd ff0a 	bl	8000ddc <HAL_GetTick>
 8002fc8:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002fca:	e008      	b.n	8002fde <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002fcc:	f7fd ff06 	bl	8000ddc <HAL_GetTick>
 8002fd0:	4602      	mov	r2, r0
 8002fd2:	693b      	ldr	r3, [r7, #16]
 8002fd4:	1ad3      	subs	r3, r2, r3
 8002fd6:	2b02      	cmp	r3, #2
 8002fd8:	d901      	bls.n	8002fde <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 8002fda:	2303      	movs	r3, #3
 8002fdc:	e02c      	b.n	8003038 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002fde:	4b18      	ldr	r3, [pc, #96]	@ (8003040 <HAL_RCC_OscConfig+0x820>)
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d0f0      	beq.n	8002fcc <HAL_RCC_OscConfig+0x7ac>
 8002fea:	e024      	b.n	8003036 <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002fec:	69bb      	ldr	r3, [r7, #24]
 8002fee:	2b0c      	cmp	r3, #12
 8002ff0:	d01f      	beq.n	8003032 <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ff2:	4b13      	ldr	r3, [pc, #76]	@ (8003040 <HAL_RCC_OscConfig+0x820>)
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	4a12      	ldr	r2, [pc, #72]	@ (8003040 <HAL_RCC_OscConfig+0x820>)
 8002ff8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002ffc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ffe:	f7fd feed 	bl	8000ddc <HAL_GetTick>
 8003002:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003004:	e008      	b.n	8003018 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003006:	f7fd fee9 	bl	8000ddc <HAL_GetTick>
 800300a:	4602      	mov	r2, r0
 800300c:	693b      	ldr	r3, [r7, #16]
 800300e:	1ad3      	subs	r3, r2, r3
 8003010:	2b02      	cmp	r3, #2
 8003012:	d901      	bls.n	8003018 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8003014:	2303      	movs	r3, #3
 8003016:	e00f      	b.n	8003038 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003018:	4b09      	ldr	r3, [pc, #36]	@ (8003040 <HAL_RCC_OscConfig+0x820>)
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003020:	2b00      	cmp	r3, #0
 8003022:	d1f0      	bne.n	8003006 <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8003024:	4b06      	ldr	r3, [pc, #24]	@ (8003040 <HAL_RCC_OscConfig+0x820>)
 8003026:	68da      	ldr	r2, [r3, #12]
 8003028:	4905      	ldr	r1, [pc, #20]	@ (8003040 <HAL_RCC_OscConfig+0x820>)
 800302a:	4b06      	ldr	r3, [pc, #24]	@ (8003044 <HAL_RCC_OscConfig+0x824>)
 800302c:	4013      	ands	r3, r2
 800302e:	60cb      	str	r3, [r1, #12]
 8003030:	e001      	b.n	8003036 <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003032:	2301      	movs	r3, #1
 8003034:	e000      	b.n	8003038 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8003036:	2300      	movs	r3, #0
}
 8003038:	4618      	mov	r0, r3
 800303a:	3720      	adds	r7, #32
 800303c:	46bd      	mov	sp, r7
 800303e:	bd80      	pop	{r7, pc}
 8003040:	40021000 	.word	0x40021000
 8003044:	feeefffc 	.word	0xfeeefffc

08003048 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003048:	b580      	push	{r7, lr}
 800304a:	b084      	sub	sp, #16
 800304c:	af00      	add	r7, sp, #0
 800304e:	6078      	str	r0, [r7, #4]
 8003050:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	2b00      	cmp	r3, #0
 8003056:	d101      	bne.n	800305c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003058:	2301      	movs	r3, #1
 800305a:	e0e7      	b.n	800322c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800305c:	4b75      	ldr	r3, [pc, #468]	@ (8003234 <HAL_RCC_ClockConfig+0x1ec>)
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	f003 0307 	and.w	r3, r3, #7
 8003064:	683a      	ldr	r2, [r7, #0]
 8003066:	429a      	cmp	r2, r3
 8003068:	d910      	bls.n	800308c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800306a:	4b72      	ldr	r3, [pc, #456]	@ (8003234 <HAL_RCC_ClockConfig+0x1ec>)
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	f023 0207 	bic.w	r2, r3, #7
 8003072:	4970      	ldr	r1, [pc, #448]	@ (8003234 <HAL_RCC_ClockConfig+0x1ec>)
 8003074:	683b      	ldr	r3, [r7, #0]
 8003076:	4313      	orrs	r3, r2
 8003078:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800307a:	4b6e      	ldr	r3, [pc, #440]	@ (8003234 <HAL_RCC_ClockConfig+0x1ec>)
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f003 0307 	and.w	r3, r3, #7
 8003082:	683a      	ldr	r2, [r7, #0]
 8003084:	429a      	cmp	r2, r3
 8003086:	d001      	beq.n	800308c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003088:	2301      	movs	r3, #1
 800308a:	e0cf      	b.n	800322c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	f003 0302 	and.w	r3, r3, #2
 8003094:	2b00      	cmp	r3, #0
 8003096:	d010      	beq.n	80030ba <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	689a      	ldr	r2, [r3, #8]
 800309c:	4b66      	ldr	r3, [pc, #408]	@ (8003238 <HAL_RCC_ClockConfig+0x1f0>)
 800309e:	689b      	ldr	r3, [r3, #8]
 80030a0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80030a4:	429a      	cmp	r2, r3
 80030a6:	d908      	bls.n	80030ba <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80030a8:	4b63      	ldr	r3, [pc, #396]	@ (8003238 <HAL_RCC_ClockConfig+0x1f0>)
 80030aa:	689b      	ldr	r3, [r3, #8]
 80030ac:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	689b      	ldr	r3, [r3, #8]
 80030b4:	4960      	ldr	r1, [pc, #384]	@ (8003238 <HAL_RCC_ClockConfig+0x1f0>)
 80030b6:	4313      	orrs	r3, r2
 80030b8:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	f003 0301 	and.w	r3, r3, #1
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d04c      	beq.n	8003160 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	685b      	ldr	r3, [r3, #4]
 80030ca:	2b03      	cmp	r3, #3
 80030cc:	d107      	bne.n	80030de <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80030ce:	4b5a      	ldr	r3, [pc, #360]	@ (8003238 <HAL_RCC_ClockConfig+0x1f0>)
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d121      	bne.n	800311e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80030da:	2301      	movs	r3, #1
 80030dc:	e0a6      	b.n	800322c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	685b      	ldr	r3, [r3, #4]
 80030e2:	2b02      	cmp	r3, #2
 80030e4:	d107      	bne.n	80030f6 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80030e6:	4b54      	ldr	r3, [pc, #336]	@ (8003238 <HAL_RCC_ClockConfig+0x1f0>)
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d115      	bne.n	800311e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80030f2:	2301      	movs	r3, #1
 80030f4:	e09a      	b.n	800322c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	685b      	ldr	r3, [r3, #4]
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d107      	bne.n	800310e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80030fe:	4b4e      	ldr	r3, [pc, #312]	@ (8003238 <HAL_RCC_ClockConfig+0x1f0>)
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	f003 0302 	and.w	r3, r3, #2
 8003106:	2b00      	cmp	r3, #0
 8003108:	d109      	bne.n	800311e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800310a:	2301      	movs	r3, #1
 800310c:	e08e      	b.n	800322c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800310e:	4b4a      	ldr	r3, [pc, #296]	@ (8003238 <HAL_RCC_ClockConfig+0x1f0>)
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003116:	2b00      	cmp	r3, #0
 8003118:	d101      	bne.n	800311e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800311a:	2301      	movs	r3, #1
 800311c:	e086      	b.n	800322c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800311e:	4b46      	ldr	r3, [pc, #280]	@ (8003238 <HAL_RCC_ClockConfig+0x1f0>)
 8003120:	689b      	ldr	r3, [r3, #8]
 8003122:	f023 0203 	bic.w	r2, r3, #3
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	685b      	ldr	r3, [r3, #4]
 800312a:	4943      	ldr	r1, [pc, #268]	@ (8003238 <HAL_RCC_ClockConfig+0x1f0>)
 800312c:	4313      	orrs	r3, r2
 800312e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003130:	f7fd fe54 	bl	8000ddc <HAL_GetTick>
 8003134:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003136:	e00a      	b.n	800314e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003138:	f7fd fe50 	bl	8000ddc <HAL_GetTick>
 800313c:	4602      	mov	r2, r0
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	1ad3      	subs	r3, r2, r3
 8003142:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003146:	4293      	cmp	r3, r2
 8003148:	d901      	bls.n	800314e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800314a:	2303      	movs	r3, #3
 800314c:	e06e      	b.n	800322c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800314e:	4b3a      	ldr	r3, [pc, #232]	@ (8003238 <HAL_RCC_ClockConfig+0x1f0>)
 8003150:	689b      	ldr	r3, [r3, #8]
 8003152:	f003 020c 	and.w	r2, r3, #12
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	685b      	ldr	r3, [r3, #4]
 800315a:	009b      	lsls	r3, r3, #2
 800315c:	429a      	cmp	r2, r3
 800315e:	d1eb      	bne.n	8003138 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f003 0302 	and.w	r3, r3, #2
 8003168:	2b00      	cmp	r3, #0
 800316a:	d010      	beq.n	800318e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	689a      	ldr	r2, [r3, #8]
 8003170:	4b31      	ldr	r3, [pc, #196]	@ (8003238 <HAL_RCC_ClockConfig+0x1f0>)
 8003172:	689b      	ldr	r3, [r3, #8]
 8003174:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003178:	429a      	cmp	r2, r3
 800317a:	d208      	bcs.n	800318e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800317c:	4b2e      	ldr	r3, [pc, #184]	@ (8003238 <HAL_RCC_ClockConfig+0x1f0>)
 800317e:	689b      	ldr	r3, [r3, #8]
 8003180:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	689b      	ldr	r3, [r3, #8]
 8003188:	492b      	ldr	r1, [pc, #172]	@ (8003238 <HAL_RCC_ClockConfig+0x1f0>)
 800318a:	4313      	orrs	r3, r2
 800318c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800318e:	4b29      	ldr	r3, [pc, #164]	@ (8003234 <HAL_RCC_ClockConfig+0x1ec>)
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f003 0307 	and.w	r3, r3, #7
 8003196:	683a      	ldr	r2, [r7, #0]
 8003198:	429a      	cmp	r2, r3
 800319a:	d210      	bcs.n	80031be <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800319c:	4b25      	ldr	r3, [pc, #148]	@ (8003234 <HAL_RCC_ClockConfig+0x1ec>)
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f023 0207 	bic.w	r2, r3, #7
 80031a4:	4923      	ldr	r1, [pc, #140]	@ (8003234 <HAL_RCC_ClockConfig+0x1ec>)
 80031a6:	683b      	ldr	r3, [r7, #0]
 80031a8:	4313      	orrs	r3, r2
 80031aa:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80031ac:	4b21      	ldr	r3, [pc, #132]	@ (8003234 <HAL_RCC_ClockConfig+0x1ec>)
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	f003 0307 	and.w	r3, r3, #7
 80031b4:	683a      	ldr	r2, [r7, #0]
 80031b6:	429a      	cmp	r2, r3
 80031b8:	d001      	beq.n	80031be <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80031ba:	2301      	movs	r3, #1
 80031bc:	e036      	b.n	800322c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f003 0304 	and.w	r3, r3, #4
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d008      	beq.n	80031dc <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80031ca:	4b1b      	ldr	r3, [pc, #108]	@ (8003238 <HAL_RCC_ClockConfig+0x1f0>)
 80031cc:	689b      	ldr	r3, [r3, #8]
 80031ce:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	68db      	ldr	r3, [r3, #12]
 80031d6:	4918      	ldr	r1, [pc, #96]	@ (8003238 <HAL_RCC_ClockConfig+0x1f0>)
 80031d8:	4313      	orrs	r3, r2
 80031da:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	f003 0308 	and.w	r3, r3, #8
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d009      	beq.n	80031fc <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80031e8:	4b13      	ldr	r3, [pc, #76]	@ (8003238 <HAL_RCC_ClockConfig+0x1f0>)
 80031ea:	689b      	ldr	r3, [r3, #8]
 80031ec:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	691b      	ldr	r3, [r3, #16]
 80031f4:	00db      	lsls	r3, r3, #3
 80031f6:	4910      	ldr	r1, [pc, #64]	@ (8003238 <HAL_RCC_ClockConfig+0x1f0>)
 80031f8:	4313      	orrs	r3, r2
 80031fa:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80031fc:	f000 f824 	bl	8003248 <HAL_RCC_GetSysClockFreq>
 8003200:	4602      	mov	r2, r0
 8003202:	4b0d      	ldr	r3, [pc, #52]	@ (8003238 <HAL_RCC_ClockConfig+0x1f0>)
 8003204:	689b      	ldr	r3, [r3, #8]
 8003206:	091b      	lsrs	r3, r3, #4
 8003208:	f003 030f 	and.w	r3, r3, #15
 800320c:	490b      	ldr	r1, [pc, #44]	@ (800323c <HAL_RCC_ClockConfig+0x1f4>)
 800320e:	5ccb      	ldrb	r3, [r1, r3]
 8003210:	f003 031f 	and.w	r3, r3, #31
 8003214:	fa22 f303 	lsr.w	r3, r2, r3
 8003218:	4a09      	ldr	r2, [pc, #36]	@ (8003240 <HAL_RCC_ClockConfig+0x1f8>)
 800321a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800321c:	4b09      	ldr	r3, [pc, #36]	@ (8003244 <HAL_RCC_ClockConfig+0x1fc>)
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	4618      	mov	r0, r3
 8003222:	f7fd fd8b 	bl	8000d3c <HAL_InitTick>
 8003226:	4603      	mov	r3, r0
 8003228:	72fb      	strb	r3, [r7, #11]

  return status;
 800322a:	7afb      	ldrb	r3, [r7, #11]
}
 800322c:	4618      	mov	r0, r3
 800322e:	3710      	adds	r7, #16
 8003230:	46bd      	mov	sp, r7
 8003232:	bd80      	pop	{r7, pc}
 8003234:	40022000 	.word	0x40022000
 8003238:	40021000 	.word	0x40021000
 800323c:	0800557c 	.word	0x0800557c
 8003240:	20000000 	.word	0x20000000
 8003244:	20000004 	.word	0x20000004

08003248 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003248:	b480      	push	{r7}
 800324a:	b089      	sub	sp, #36	@ 0x24
 800324c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800324e:	2300      	movs	r3, #0
 8003250:	61fb      	str	r3, [r7, #28]
 8003252:	2300      	movs	r3, #0
 8003254:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003256:	4b3e      	ldr	r3, [pc, #248]	@ (8003350 <HAL_RCC_GetSysClockFreq+0x108>)
 8003258:	689b      	ldr	r3, [r3, #8]
 800325a:	f003 030c 	and.w	r3, r3, #12
 800325e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003260:	4b3b      	ldr	r3, [pc, #236]	@ (8003350 <HAL_RCC_GetSysClockFreq+0x108>)
 8003262:	68db      	ldr	r3, [r3, #12]
 8003264:	f003 0303 	and.w	r3, r3, #3
 8003268:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800326a:	693b      	ldr	r3, [r7, #16]
 800326c:	2b00      	cmp	r3, #0
 800326e:	d005      	beq.n	800327c <HAL_RCC_GetSysClockFreq+0x34>
 8003270:	693b      	ldr	r3, [r7, #16]
 8003272:	2b0c      	cmp	r3, #12
 8003274:	d121      	bne.n	80032ba <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	2b01      	cmp	r3, #1
 800327a:	d11e      	bne.n	80032ba <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800327c:	4b34      	ldr	r3, [pc, #208]	@ (8003350 <HAL_RCC_GetSysClockFreq+0x108>)
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	f003 0308 	and.w	r3, r3, #8
 8003284:	2b00      	cmp	r3, #0
 8003286:	d107      	bne.n	8003298 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003288:	4b31      	ldr	r3, [pc, #196]	@ (8003350 <HAL_RCC_GetSysClockFreq+0x108>)
 800328a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800328e:	0a1b      	lsrs	r3, r3, #8
 8003290:	f003 030f 	and.w	r3, r3, #15
 8003294:	61fb      	str	r3, [r7, #28]
 8003296:	e005      	b.n	80032a4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003298:	4b2d      	ldr	r3, [pc, #180]	@ (8003350 <HAL_RCC_GetSysClockFreq+0x108>)
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	091b      	lsrs	r3, r3, #4
 800329e:	f003 030f 	and.w	r3, r3, #15
 80032a2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80032a4:	4a2b      	ldr	r2, [pc, #172]	@ (8003354 <HAL_RCC_GetSysClockFreq+0x10c>)
 80032a6:	69fb      	ldr	r3, [r7, #28]
 80032a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80032ac:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80032ae:	693b      	ldr	r3, [r7, #16]
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d10d      	bne.n	80032d0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80032b4:	69fb      	ldr	r3, [r7, #28]
 80032b6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80032b8:	e00a      	b.n	80032d0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80032ba:	693b      	ldr	r3, [r7, #16]
 80032bc:	2b04      	cmp	r3, #4
 80032be:	d102      	bne.n	80032c6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80032c0:	4b25      	ldr	r3, [pc, #148]	@ (8003358 <HAL_RCC_GetSysClockFreq+0x110>)
 80032c2:	61bb      	str	r3, [r7, #24]
 80032c4:	e004      	b.n	80032d0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80032c6:	693b      	ldr	r3, [r7, #16]
 80032c8:	2b08      	cmp	r3, #8
 80032ca:	d101      	bne.n	80032d0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80032cc:	4b23      	ldr	r3, [pc, #140]	@ (800335c <HAL_RCC_GetSysClockFreq+0x114>)
 80032ce:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80032d0:	693b      	ldr	r3, [r7, #16]
 80032d2:	2b0c      	cmp	r3, #12
 80032d4:	d134      	bne.n	8003340 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80032d6:	4b1e      	ldr	r3, [pc, #120]	@ (8003350 <HAL_RCC_GetSysClockFreq+0x108>)
 80032d8:	68db      	ldr	r3, [r3, #12]
 80032da:	f003 0303 	and.w	r3, r3, #3
 80032de:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80032e0:	68bb      	ldr	r3, [r7, #8]
 80032e2:	2b02      	cmp	r3, #2
 80032e4:	d003      	beq.n	80032ee <HAL_RCC_GetSysClockFreq+0xa6>
 80032e6:	68bb      	ldr	r3, [r7, #8]
 80032e8:	2b03      	cmp	r3, #3
 80032ea:	d003      	beq.n	80032f4 <HAL_RCC_GetSysClockFreq+0xac>
 80032ec:	e005      	b.n	80032fa <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80032ee:	4b1a      	ldr	r3, [pc, #104]	@ (8003358 <HAL_RCC_GetSysClockFreq+0x110>)
 80032f0:	617b      	str	r3, [r7, #20]
      break;
 80032f2:	e005      	b.n	8003300 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80032f4:	4b19      	ldr	r3, [pc, #100]	@ (800335c <HAL_RCC_GetSysClockFreq+0x114>)
 80032f6:	617b      	str	r3, [r7, #20]
      break;
 80032f8:	e002      	b.n	8003300 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80032fa:	69fb      	ldr	r3, [r7, #28]
 80032fc:	617b      	str	r3, [r7, #20]
      break;
 80032fe:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003300:	4b13      	ldr	r3, [pc, #76]	@ (8003350 <HAL_RCC_GetSysClockFreq+0x108>)
 8003302:	68db      	ldr	r3, [r3, #12]
 8003304:	091b      	lsrs	r3, r3, #4
 8003306:	f003 0307 	and.w	r3, r3, #7
 800330a:	3301      	adds	r3, #1
 800330c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800330e:	4b10      	ldr	r3, [pc, #64]	@ (8003350 <HAL_RCC_GetSysClockFreq+0x108>)
 8003310:	68db      	ldr	r3, [r3, #12]
 8003312:	0a1b      	lsrs	r3, r3, #8
 8003314:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003318:	697a      	ldr	r2, [r7, #20]
 800331a:	fb03 f202 	mul.w	r2, r3, r2
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	fbb2 f3f3 	udiv	r3, r2, r3
 8003324:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003326:	4b0a      	ldr	r3, [pc, #40]	@ (8003350 <HAL_RCC_GetSysClockFreq+0x108>)
 8003328:	68db      	ldr	r3, [r3, #12]
 800332a:	0e5b      	lsrs	r3, r3, #25
 800332c:	f003 0303 	and.w	r3, r3, #3
 8003330:	3301      	adds	r3, #1
 8003332:	005b      	lsls	r3, r3, #1
 8003334:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003336:	697a      	ldr	r2, [r7, #20]
 8003338:	683b      	ldr	r3, [r7, #0]
 800333a:	fbb2 f3f3 	udiv	r3, r2, r3
 800333e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003340:	69bb      	ldr	r3, [r7, #24]
}
 8003342:	4618      	mov	r0, r3
 8003344:	3724      	adds	r7, #36	@ 0x24
 8003346:	46bd      	mov	sp, r7
 8003348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800334c:	4770      	bx	lr
 800334e:	bf00      	nop
 8003350:	40021000 	.word	0x40021000
 8003354:	08005594 	.word	0x08005594
 8003358:	00f42400 	.word	0x00f42400
 800335c:	007a1200 	.word	0x007a1200

08003360 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003360:	b480      	push	{r7}
 8003362:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003364:	4b03      	ldr	r3, [pc, #12]	@ (8003374 <HAL_RCC_GetHCLKFreq+0x14>)
 8003366:	681b      	ldr	r3, [r3, #0]
}
 8003368:	4618      	mov	r0, r3
 800336a:	46bd      	mov	sp, r7
 800336c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003370:	4770      	bx	lr
 8003372:	bf00      	nop
 8003374:	20000000 	.word	0x20000000

08003378 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003378:	b580      	push	{r7, lr}
 800337a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800337c:	f7ff fff0 	bl	8003360 <HAL_RCC_GetHCLKFreq>
 8003380:	4602      	mov	r2, r0
 8003382:	4b06      	ldr	r3, [pc, #24]	@ (800339c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003384:	689b      	ldr	r3, [r3, #8]
 8003386:	0a1b      	lsrs	r3, r3, #8
 8003388:	f003 0307 	and.w	r3, r3, #7
 800338c:	4904      	ldr	r1, [pc, #16]	@ (80033a0 <HAL_RCC_GetPCLK1Freq+0x28>)
 800338e:	5ccb      	ldrb	r3, [r1, r3]
 8003390:	f003 031f 	and.w	r3, r3, #31
 8003394:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003398:	4618      	mov	r0, r3
 800339a:	bd80      	pop	{r7, pc}
 800339c:	40021000 	.word	0x40021000
 80033a0:	0800558c 	.word	0x0800558c

080033a4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80033a4:	b580      	push	{r7, lr}
 80033a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80033a8:	f7ff ffda 	bl	8003360 <HAL_RCC_GetHCLKFreq>
 80033ac:	4602      	mov	r2, r0
 80033ae:	4b06      	ldr	r3, [pc, #24]	@ (80033c8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80033b0:	689b      	ldr	r3, [r3, #8]
 80033b2:	0adb      	lsrs	r3, r3, #11
 80033b4:	f003 0307 	and.w	r3, r3, #7
 80033b8:	4904      	ldr	r1, [pc, #16]	@ (80033cc <HAL_RCC_GetPCLK2Freq+0x28>)
 80033ba:	5ccb      	ldrb	r3, [r1, r3]
 80033bc:	f003 031f 	and.w	r3, r3, #31
 80033c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80033c4:	4618      	mov	r0, r3
 80033c6:	bd80      	pop	{r7, pc}
 80033c8:	40021000 	.word	0x40021000
 80033cc:	0800558c 	.word	0x0800558c

080033d0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80033d0:	b580      	push	{r7, lr}
 80033d2:	b086      	sub	sp, #24
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80033d8:	2300      	movs	r3, #0
 80033da:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80033dc:	4b2a      	ldr	r3, [pc, #168]	@ (8003488 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80033de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033e0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d003      	beq.n	80033f0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80033e8:	f7ff f9b6 	bl	8002758 <HAL_PWREx_GetVoltageRange>
 80033ec:	6178      	str	r0, [r7, #20]
 80033ee:	e014      	b.n	800341a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80033f0:	4b25      	ldr	r3, [pc, #148]	@ (8003488 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80033f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033f4:	4a24      	ldr	r2, [pc, #144]	@ (8003488 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80033f6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80033fa:	6593      	str	r3, [r2, #88]	@ 0x58
 80033fc:	4b22      	ldr	r3, [pc, #136]	@ (8003488 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80033fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003400:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003404:	60fb      	str	r3, [r7, #12]
 8003406:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003408:	f7ff f9a6 	bl	8002758 <HAL_PWREx_GetVoltageRange>
 800340c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800340e:	4b1e      	ldr	r3, [pc, #120]	@ (8003488 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003410:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003412:	4a1d      	ldr	r2, [pc, #116]	@ (8003488 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003414:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003418:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800341a:	697b      	ldr	r3, [r7, #20]
 800341c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003420:	d10b      	bne.n	800343a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	2b80      	cmp	r3, #128	@ 0x80
 8003426:	d919      	bls.n	800345c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	2ba0      	cmp	r3, #160	@ 0xa0
 800342c:	d902      	bls.n	8003434 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800342e:	2302      	movs	r3, #2
 8003430:	613b      	str	r3, [r7, #16]
 8003432:	e013      	b.n	800345c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003434:	2301      	movs	r3, #1
 8003436:	613b      	str	r3, [r7, #16]
 8003438:	e010      	b.n	800345c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	2b80      	cmp	r3, #128	@ 0x80
 800343e:	d902      	bls.n	8003446 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003440:	2303      	movs	r3, #3
 8003442:	613b      	str	r3, [r7, #16]
 8003444:	e00a      	b.n	800345c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	2b80      	cmp	r3, #128	@ 0x80
 800344a:	d102      	bne.n	8003452 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800344c:	2302      	movs	r3, #2
 800344e:	613b      	str	r3, [r7, #16]
 8003450:	e004      	b.n	800345c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	2b70      	cmp	r3, #112	@ 0x70
 8003456:	d101      	bne.n	800345c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003458:	2301      	movs	r3, #1
 800345a:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800345c:	4b0b      	ldr	r3, [pc, #44]	@ (800348c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	f023 0207 	bic.w	r2, r3, #7
 8003464:	4909      	ldr	r1, [pc, #36]	@ (800348c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003466:	693b      	ldr	r3, [r7, #16]
 8003468:	4313      	orrs	r3, r2
 800346a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800346c:	4b07      	ldr	r3, [pc, #28]	@ (800348c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	f003 0307 	and.w	r3, r3, #7
 8003474:	693a      	ldr	r2, [r7, #16]
 8003476:	429a      	cmp	r2, r3
 8003478:	d001      	beq.n	800347e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800347a:	2301      	movs	r3, #1
 800347c:	e000      	b.n	8003480 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800347e:	2300      	movs	r3, #0
}
 8003480:	4618      	mov	r0, r3
 8003482:	3718      	adds	r7, #24
 8003484:	46bd      	mov	sp, r7
 8003486:	bd80      	pop	{r7, pc}
 8003488:	40021000 	.word	0x40021000
 800348c:	40022000 	.word	0x40022000

08003490 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003490:	b580      	push	{r7, lr}
 8003492:	b086      	sub	sp, #24
 8003494:	af00      	add	r7, sp, #0
 8003496:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003498:	2300      	movs	r3, #0
 800349a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800349c:	2300      	movs	r3, #0
 800349e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d031      	beq.n	8003510 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80034b0:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80034b4:	d01a      	beq.n	80034ec <HAL_RCCEx_PeriphCLKConfig+0x5c>
 80034b6:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80034ba:	d814      	bhi.n	80034e6 <HAL_RCCEx_PeriphCLKConfig+0x56>
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d009      	beq.n	80034d4 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80034c0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80034c4:	d10f      	bne.n	80034e6 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 80034c6:	4b5d      	ldr	r3, [pc, #372]	@ (800363c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80034c8:	68db      	ldr	r3, [r3, #12]
 80034ca:	4a5c      	ldr	r2, [pc, #368]	@ (800363c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80034cc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80034d0:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80034d2:	e00c      	b.n	80034ee <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	3304      	adds	r3, #4
 80034d8:	2100      	movs	r1, #0
 80034da:	4618      	mov	r0, r3
 80034dc:	f000 f9de 	bl	800389c <RCCEx_PLLSAI1_Config>
 80034e0:	4603      	mov	r3, r0
 80034e2:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80034e4:	e003      	b.n	80034ee <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80034e6:	2301      	movs	r3, #1
 80034e8:	74fb      	strb	r3, [r7, #19]
      break;
 80034ea:	e000      	b.n	80034ee <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 80034ec:	bf00      	nop
    }

    if(ret == HAL_OK)
 80034ee:	7cfb      	ldrb	r3, [r7, #19]
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d10b      	bne.n	800350c <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80034f4:	4b51      	ldr	r3, [pc, #324]	@ (800363c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80034f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034fa:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003502:	494e      	ldr	r1, [pc, #312]	@ (800363c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003504:	4313      	orrs	r3, r2
 8003506:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800350a:	e001      	b.n	8003510 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800350c:	7cfb      	ldrb	r3, [r7, #19]
 800350e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003518:	2b00      	cmp	r3, #0
 800351a:	f000 809e 	beq.w	800365a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 800351e:	2300      	movs	r3, #0
 8003520:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003522:	4b46      	ldr	r3, [pc, #280]	@ (800363c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003524:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003526:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800352a:	2b00      	cmp	r3, #0
 800352c:	d101      	bne.n	8003532 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 800352e:	2301      	movs	r3, #1
 8003530:	e000      	b.n	8003534 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8003532:	2300      	movs	r3, #0
 8003534:	2b00      	cmp	r3, #0
 8003536:	d00d      	beq.n	8003554 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003538:	4b40      	ldr	r3, [pc, #256]	@ (800363c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800353a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800353c:	4a3f      	ldr	r2, [pc, #252]	@ (800363c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800353e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003542:	6593      	str	r3, [r2, #88]	@ 0x58
 8003544:	4b3d      	ldr	r3, [pc, #244]	@ (800363c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003546:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003548:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800354c:	60bb      	str	r3, [r7, #8]
 800354e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003550:	2301      	movs	r3, #1
 8003552:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003554:	4b3a      	ldr	r3, [pc, #232]	@ (8003640 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	4a39      	ldr	r2, [pc, #228]	@ (8003640 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800355a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800355e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003560:	f7fd fc3c 	bl	8000ddc <HAL_GetTick>
 8003564:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003566:	e009      	b.n	800357c <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003568:	f7fd fc38 	bl	8000ddc <HAL_GetTick>
 800356c:	4602      	mov	r2, r0
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	1ad3      	subs	r3, r2, r3
 8003572:	2b02      	cmp	r3, #2
 8003574:	d902      	bls.n	800357c <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8003576:	2303      	movs	r3, #3
 8003578:	74fb      	strb	r3, [r7, #19]
        break;
 800357a:	e005      	b.n	8003588 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800357c:	4b30      	ldr	r3, [pc, #192]	@ (8003640 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003584:	2b00      	cmp	r3, #0
 8003586:	d0ef      	beq.n	8003568 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8003588:	7cfb      	ldrb	r3, [r7, #19]
 800358a:	2b00      	cmp	r3, #0
 800358c:	d15a      	bne.n	8003644 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800358e:	4b2b      	ldr	r3, [pc, #172]	@ (800363c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003590:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003594:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003598:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800359a:	697b      	ldr	r3, [r7, #20]
 800359c:	2b00      	cmp	r3, #0
 800359e:	d01e      	beq.n	80035de <HAL_RCCEx_PeriphCLKConfig+0x14e>
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80035a4:	697a      	ldr	r2, [r7, #20]
 80035a6:	429a      	cmp	r2, r3
 80035a8:	d019      	beq.n	80035de <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80035aa:	4b24      	ldr	r3, [pc, #144]	@ (800363c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80035ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035b0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80035b4:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80035b6:	4b21      	ldr	r3, [pc, #132]	@ (800363c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80035b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035bc:	4a1f      	ldr	r2, [pc, #124]	@ (800363c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80035be:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80035c2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80035c6:	4b1d      	ldr	r3, [pc, #116]	@ (800363c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80035c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035cc:	4a1b      	ldr	r2, [pc, #108]	@ (800363c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80035ce:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80035d2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80035d6:	4a19      	ldr	r2, [pc, #100]	@ (800363c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80035d8:	697b      	ldr	r3, [r7, #20]
 80035da:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80035de:	697b      	ldr	r3, [r7, #20]
 80035e0:	f003 0301 	and.w	r3, r3, #1
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d016      	beq.n	8003616 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035e8:	f7fd fbf8 	bl	8000ddc <HAL_GetTick>
 80035ec:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80035ee:	e00b      	b.n	8003608 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80035f0:	f7fd fbf4 	bl	8000ddc <HAL_GetTick>
 80035f4:	4602      	mov	r2, r0
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	1ad3      	subs	r3, r2, r3
 80035fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80035fe:	4293      	cmp	r3, r2
 8003600:	d902      	bls.n	8003608 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8003602:	2303      	movs	r3, #3
 8003604:	74fb      	strb	r3, [r7, #19]
            break;
 8003606:	e006      	b.n	8003616 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003608:	4b0c      	ldr	r3, [pc, #48]	@ (800363c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800360a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800360e:	f003 0302 	and.w	r3, r3, #2
 8003612:	2b00      	cmp	r3, #0
 8003614:	d0ec      	beq.n	80035f0 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 8003616:	7cfb      	ldrb	r3, [r7, #19]
 8003618:	2b00      	cmp	r3, #0
 800361a:	d10b      	bne.n	8003634 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800361c:	4b07      	ldr	r3, [pc, #28]	@ (800363c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800361e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003622:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800362a:	4904      	ldr	r1, [pc, #16]	@ (800363c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800362c:	4313      	orrs	r3, r2
 800362e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003632:	e009      	b.n	8003648 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003634:	7cfb      	ldrb	r3, [r7, #19]
 8003636:	74bb      	strb	r3, [r7, #18]
 8003638:	e006      	b.n	8003648 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 800363a:	bf00      	nop
 800363c:	40021000 	.word	0x40021000
 8003640:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003644:	7cfb      	ldrb	r3, [r7, #19]
 8003646:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003648:	7c7b      	ldrb	r3, [r7, #17]
 800364a:	2b01      	cmp	r3, #1
 800364c:	d105      	bne.n	800365a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800364e:	4b8a      	ldr	r3, [pc, #552]	@ (8003878 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003650:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003652:	4a89      	ldr	r2, [pc, #548]	@ (8003878 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003654:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003658:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f003 0301 	and.w	r3, r3, #1
 8003662:	2b00      	cmp	r3, #0
 8003664:	d00a      	beq.n	800367c <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003666:	4b84      	ldr	r3, [pc, #528]	@ (8003878 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003668:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800366c:	f023 0203 	bic.w	r2, r3, #3
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	6a1b      	ldr	r3, [r3, #32]
 8003674:	4980      	ldr	r1, [pc, #512]	@ (8003878 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003676:	4313      	orrs	r3, r2
 8003678:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	f003 0302 	and.w	r3, r3, #2
 8003684:	2b00      	cmp	r3, #0
 8003686:	d00a      	beq.n	800369e <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003688:	4b7b      	ldr	r3, [pc, #492]	@ (8003878 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800368a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800368e:	f023 020c 	bic.w	r2, r3, #12
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003696:	4978      	ldr	r1, [pc, #480]	@ (8003878 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003698:	4313      	orrs	r3, r2
 800369a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	f003 0320 	and.w	r3, r3, #32
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d00a      	beq.n	80036c0 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80036aa:	4b73      	ldr	r3, [pc, #460]	@ (8003878 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80036ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036b0:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036b8:	496f      	ldr	r1, [pc, #444]	@ (8003878 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80036ba:	4313      	orrs	r3, r2
 80036bc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d00a      	beq.n	80036e2 <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80036cc:	4b6a      	ldr	r3, [pc, #424]	@ (8003878 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80036ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036d2:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80036da:	4967      	ldr	r1, [pc, #412]	@ (8003878 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80036dc:	4313      	orrs	r3, r2
 80036de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d00a      	beq.n	8003704 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80036ee:	4b62      	ldr	r3, [pc, #392]	@ (8003878 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80036f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036f4:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036fc:	495e      	ldr	r1, [pc, #376]	@ (8003878 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80036fe:	4313      	orrs	r3, r2
 8003700:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800370c:	2b00      	cmp	r3, #0
 800370e:	d00a      	beq.n	8003726 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003710:	4b59      	ldr	r3, [pc, #356]	@ (8003878 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003712:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003716:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800371e:	4956      	ldr	r1, [pc, #344]	@ (8003878 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003720:	4313      	orrs	r3, r2
 8003722:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800372e:	2b00      	cmp	r3, #0
 8003730:	d00a      	beq.n	8003748 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003732:	4b51      	ldr	r3, [pc, #324]	@ (8003878 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003734:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003738:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003740:	494d      	ldr	r1, [pc, #308]	@ (8003878 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003742:	4313      	orrs	r3, r2
 8003744:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003750:	2b00      	cmp	r3, #0
 8003752:	d028      	beq.n	80037a6 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003754:	4b48      	ldr	r3, [pc, #288]	@ (8003878 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003756:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800375a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003762:	4945      	ldr	r1, [pc, #276]	@ (8003878 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003764:	4313      	orrs	r3, r2
 8003766:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800376e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003772:	d106      	bne.n	8003782 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003774:	4b40      	ldr	r3, [pc, #256]	@ (8003878 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003776:	68db      	ldr	r3, [r3, #12]
 8003778:	4a3f      	ldr	r2, [pc, #252]	@ (8003878 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800377a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800377e:	60d3      	str	r3, [r2, #12]
 8003780:	e011      	b.n	80037a6 <HAL_RCCEx_PeriphCLKConfig+0x316>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003786:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800378a:	d10c      	bne.n	80037a6 <HAL_RCCEx_PeriphCLKConfig+0x316>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	3304      	adds	r3, #4
 8003790:	2101      	movs	r1, #1
 8003792:	4618      	mov	r0, r3
 8003794:	f000 f882 	bl	800389c <RCCEx_PLLSAI1_Config>
 8003798:	4603      	mov	r3, r0
 800379a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800379c:	7cfb      	ldrb	r3, [r7, #19]
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d001      	beq.n	80037a6 <HAL_RCCEx_PeriphCLKConfig+0x316>
        {
          /* set overall return value */
          status = ret;
 80037a2:	7cfb      	ldrb	r3, [r7, #19]
 80037a4:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d028      	beq.n	8003804 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80037b2:	4b31      	ldr	r3, [pc, #196]	@ (8003878 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80037b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037b8:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037c0:	492d      	ldr	r1, [pc, #180]	@ (8003878 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80037c2:	4313      	orrs	r3, r2
 80037c4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037cc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80037d0:	d106      	bne.n	80037e0 <HAL_RCCEx_PeriphCLKConfig+0x350>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80037d2:	4b29      	ldr	r3, [pc, #164]	@ (8003878 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80037d4:	68db      	ldr	r3, [r3, #12]
 80037d6:	4a28      	ldr	r2, [pc, #160]	@ (8003878 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80037d8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80037dc:	60d3      	str	r3, [r2, #12]
 80037de:	e011      	b.n	8003804 <HAL_RCCEx_PeriphCLKConfig+0x374>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037e4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80037e8:	d10c      	bne.n	8003804 <HAL_RCCEx_PeriphCLKConfig+0x374>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	3304      	adds	r3, #4
 80037ee:	2101      	movs	r1, #1
 80037f0:	4618      	mov	r0, r3
 80037f2:	f000 f853 	bl	800389c <RCCEx_PLLSAI1_Config>
 80037f6:	4603      	mov	r3, r0
 80037f8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80037fa:	7cfb      	ldrb	r3, [r7, #19]
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d001      	beq.n	8003804 <HAL_RCCEx_PeriphCLKConfig+0x374>
      {
        /* set overall return value */
        status = ret;
 8003800:	7cfb      	ldrb	r3, [r7, #19]
 8003802:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800380c:	2b00      	cmp	r3, #0
 800380e:	d01c      	beq.n	800384a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003810:	4b19      	ldr	r3, [pc, #100]	@ (8003878 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003812:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003816:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800381e:	4916      	ldr	r1, [pc, #88]	@ (8003878 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003820:	4313      	orrs	r3, r2
 8003822:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800382a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800382e:	d10c      	bne.n	800384a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	3304      	adds	r3, #4
 8003834:	2102      	movs	r1, #2
 8003836:	4618      	mov	r0, r3
 8003838:	f000 f830 	bl	800389c <RCCEx_PLLSAI1_Config>
 800383c:	4603      	mov	r3, r0
 800383e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003840:	7cfb      	ldrb	r3, [r7, #19]
 8003842:	2b00      	cmp	r3, #0
 8003844:	d001      	beq.n	800384a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      {
        /* set overall return value */
        status = ret;
 8003846:	7cfb      	ldrb	r3, [r7, #19]
 8003848:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003852:	2b00      	cmp	r3, #0
 8003854:	d00a      	beq.n	800386c <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003856:	4b08      	ldr	r3, [pc, #32]	@ (8003878 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003858:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800385c:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003864:	4904      	ldr	r1, [pc, #16]	@ (8003878 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003866:	4313      	orrs	r3, r2
 8003868:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800386c:	7cbb      	ldrb	r3, [r7, #18]
}
 800386e:	4618      	mov	r0, r3
 8003870:	3718      	adds	r7, #24
 8003872:	46bd      	mov	sp, r7
 8003874:	bd80      	pop	{r7, pc}
 8003876:	bf00      	nop
 8003878:	40021000 	.word	0x40021000

0800387c <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 800387c:	b480      	push	{r7}
 800387e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8003880:	4b05      	ldr	r3, [pc, #20]	@ (8003898 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	4a04      	ldr	r2, [pc, #16]	@ (8003898 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8003886:	f043 0304 	orr.w	r3, r3, #4
 800388a:	6013      	str	r3, [r2, #0]
}
 800388c:	bf00      	nop
 800388e:	46bd      	mov	sp, r7
 8003890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003894:	4770      	bx	lr
 8003896:	bf00      	nop
 8003898:	40021000 	.word	0x40021000

0800389c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800389c:	b580      	push	{r7, lr}
 800389e:	b084      	sub	sp, #16
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	6078      	str	r0, [r7, #4]
 80038a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80038a6:	2300      	movs	r3, #0
 80038a8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80038aa:	4b74      	ldr	r3, [pc, #464]	@ (8003a7c <RCCEx_PLLSAI1_Config+0x1e0>)
 80038ac:	68db      	ldr	r3, [r3, #12]
 80038ae:	f003 0303 	and.w	r3, r3, #3
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d018      	beq.n	80038e8 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80038b6:	4b71      	ldr	r3, [pc, #452]	@ (8003a7c <RCCEx_PLLSAI1_Config+0x1e0>)
 80038b8:	68db      	ldr	r3, [r3, #12]
 80038ba:	f003 0203 	and.w	r2, r3, #3
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	429a      	cmp	r2, r3
 80038c4:	d10d      	bne.n	80038e2 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
       ||
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d009      	beq.n	80038e2 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80038ce:	4b6b      	ldr	r3, [pc, #428]	@ (8003a7c <RCCEx_PLLSAI1_Config+0x1e0>)
 80038d0:	68db      	ldr	r3, [r3, #12]
 80038d2:	091b      	lsrs	r3, r3, #4
 80038d4:	f003 0307 	and.w	r3, r3, #7
 80038d8:	1c5a      	adds	r2, r3, #1
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	685b      	ldr	r3, [r3, #4]
       ||
 80038de:	429a      	cmp	r2, r3
 80038e0:	d047      	beq.n	8003972 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80038e2:	2301      	movs	r3, #1
 80038e4:	73fb      	strb	r3, [r7, #15]
 80038e6:	e044      	b.n	8003972 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	2b03      	cmp	r3, #3
 80038ee:	d018      	beq.n	8003922 <RCCEx_PLLSAI1_Config+0x86>
 80038f0:	2b03      	cmp	r3, #3
 80038f2:	d825      	bhi.n	8003940 <RCCEx_PLLSAI1_Config+0xa4>
 80038f4:	2b01      	cmp	r3, #1
 80038f6:	d002      	beq.n	80038fe <RCCEx_PLLSAI1_Config+0x62>
 80038f8:	2b02      	cmp	r3, #2
 80038fa:	d009      	beq.n	8003910 <RCCEx_PLLSAI1_Config+0x74>
 80038fc:	e020      	b.n	8003940 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80038fe:	4b5f      	ldr	r3, [pc, #380]	@ (8003a7c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	f003 0302 	and.w	r3, r3, #2
 8003906:	2b00      	cmp	r3, #0
 8003908:	d11d      	bne.n	8003946 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800390a:	2301      	movs	r3, #1
 800390c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800390e:	e01a      	b.n	8003946 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003910:	4b5a      	ldr	r3, [pc, #360]	@ (8003a7c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003918:	2b00      	cmp	r3, #0
 800391a:	d116      	bne.n	800394a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800391c:	2301      	movs	r3, #1
 800391e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003920:	e013      	b.n	800394a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003922:	4b56      	ldr	r3, [pc, #344]	@ (8003a7c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800392a:	2b00      	cmp	r3, #0
 800392c:	d10f      	bne.n	800394e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800392e:	4b53      	ldr	r3, [pc, #332]	@ (8003a7c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003936:	2b00      	cmp	r3, #0
 8003938:	d109      	bne.n	800394e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800393a:	2301      	movs	r3, #1
 800393c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800393e:	e006      	b.n	800394e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003940:	2301      	movs	r3, #1
 8003942:	73fb      	strb	r3, [r7, #15]
      break;
 8003944:	e004      	b.n	8003950 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003946:	bf00      	nop
 8003948:	e002      	b.n	8003950 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800394a:	bf00      	nop
 800394c:	e000      	b.n	8003950 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800394e:	bf00      	nop
    }

    if(status == HAL_OK)
 8003950:	7bfb      	ldrb	r3, [r7, #15]
 8003952:	2b00      	cmp	r3, #0
 8003954:	d10d      	bne.n	8003972 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003956:	4b49      	ldr	r3, [pc, #292]	@ (8003a7c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003958:	68db      	ldr	r3, [r3, #12]
 800395a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	6819      	ldr	r1, [r3, #0]
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	685b      	ldr	r3, [r3, #4]
 8003966:	3b01      	subs	r3, #1
 8003968:	011b      	lsls	r3, r3, #4
 800396a:	430b      	orrs	r3, r1
 800396c:	4943      	ldr	r1, [pc, #268]	@ (8003a7c <RCCEx_PLLSAI1_Config+0x1e0>)
 800396e:	4313      	orrs	r3, r2
 8003970:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003972:	7bfb      	ldrb	r3, [r7, #15]
 8003974:	2b00      	cmp	r3, #0
 8003976:	d17c      	bne.n	8003a72 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003978:	4b40      	ldr	r3, [pc, #256]	@ (8003a7c <RCCEx_PLLSAI1_Config+0x1e0>)
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	4a3f      	ldr	r2, [pc, #252]	@ (8003a7c <RCCEx_PLLSAI1_Config+0x1e0>)
 800397e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003982:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003984:	f7fd fa2a 	bl	8000ddc <HAL_GetTick>
 8003988:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800398a:	e009      	b.n	80039a0 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800398c:	f7fd fa26 	bl	8000ddc <HAL_GetTick>
 8003990:	4602      	mov	r2, r0
 8003992:	68bb      	ldr	r3, [r7, #8]
 8003994:	1ad3      	subs	r3, r2, r3
 8003996:	2b02      	cmp	r3, #2
 8003998:	d902      	bls.n	80039a0 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800399a:	2303      	movs	r3, #3
 800399c:	73fb      	strb	r3, [r7, #15]
        break;
 800399e:	e005      	b.n	80039ac <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80039a0:	4b36      	ldr	r3, [pc, #216]	@ (8003a7c <RCCEx_PLLSAI1_Config+0x1e0>)
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d1ef      	bne.n	800398c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80039ac:	7bfb      	ldrb	r3, [r7, #15]
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d15f      	bne.n	8003a72 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80039b2:	683b      	ldr	r3, [r7, #0]
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d110      	bne.n	80039da <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80039b8:	4b30      	ldr	r3, [pc, #192]	@ (8003a7c <RCCEx_PLLSAI1_Config+0x1e0>)
 80039ba:	691b      	ldr	r3, [r3, #16]
 80039bc:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 80039c0:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80039c4:	687a      	ldr	r2, [r7, #4]
 80039c6:	6892      	ldr	r2, [r2, #8]
 80039c8:	0211      	lsls	r1, r2, #8
 80039ca:	687a      	ldr	r2, [r7, #4]
 80039cc:	68d2      	ldr	r2, [r2, #12]
 80039ce:	06d2      	lsls	r2, r2, #27
 80039d0:	430a      	orrs	r2, r1
 80039d2:	492a      	ldr	r1, [pc, #168]	@ (8003a7c <RCCEx_PLLSAI1_Config+0x1e0>)
 80039d4:	4313      	orrs	r3, r2
 80039d6:	610b      	str	r3, [r1, #16]
 80039d8:	e027      	b.n	8003a2a <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80039da:	683b      	ldr	r3, [r7, #0]
 80039dc:	2b01      	cmp	r3, #1
 80039de:	d112      	bne.n	8003a06 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80039e0:	4b26      	ldr	r3, [pc, #152]	@ (8003a7c <RCCEx_PLLSAI1_Config+0x1e0>)
 80039e2:	691b      	ldr	r3, [r3, #16]
 80039e4:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 80039e8:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80039ec:	687a      	ldr	r2, [r7, #4]
 80039ee:	6892      	ldr	r2, [r2, #8]
 80039f0:	0211      	lsls	r1, r2, #8
 80039f2:	687a      	ldr	r2, [r7, #4]
 80039f4:	6912      	ldr	r2, [r2, #16]
 80039f6:	0852      	lsrs	r2, r2, #1
 80039f8:	3a01      	subs	r2, #1
 80039fa:	0552      	lsls	r2, r2, #21
 80039fc:	430a      	orrs	r2, r1
 80039fe:	491f      	ldr	r1, [pc, #124]	@ (8003a7c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003a00:	4313      	orrs	r3, r2
 8003a02:	610b      	str	r3, [r1, #16]
 8003a04:	e011      	b.n	8003a2a <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003a06:	4b1d      	ldr	r3, [pc, #116]	@ (8003a7c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003a08:	691b      	ldr	r3, [r3, #16]
 8003a0a:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003a0e:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003a12:	687a      	ldr	r2, [r7, #4]
 8003a14:	6892      	ldr	r2, [r2, #8]
 8003a16:	0211      	lsls	r1, r2, #8
 8003a18:	687a      	ldr	r2, [r7, #4]
 8003a1a:	6952      	ldr	r2, [r2, #20]
 8003a1c:	0852      	lsrs	r2, r2, #1
 8003a1e:	3a01      	subs	r2, #1
 8003a20:	0652      	lsls	r2, r2, #25
 8003a22:	430a      	orrs	r2, r1
 8003a24:	4915      	ldr	r1, [pc, #84]	@ (8003a7c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003a26:	4313      	orrs	r3, r2
 8003a28:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003a2a:	4b14      	ldr	r3, [pc, #80]	@ (8003a7c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	4a13      	ldr	r2, [pc, #76]	@ (8003a7c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003a30:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003a34:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a36:	f7fd f9d1 	bl	8000ddc <HAL_GetTick>
 8003a3a:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003a3c:	e009      	b.n	8003a52 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003a3e:	f7fd f9cd 	bl	8000ddc <HAL_GetTick>
 8003a42:	4602      	mov	r2, r0
 8003a44:	68bb      	ldr	r3, [r7, #8]
 8003a46:	1ad3      	subs	r3, r2, r3
 8003a48:	2b02      	cmp	r3, #2
 8003a4a:	d902      	bls.n	8003a52 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8003a4c:	2303      	movs	r3, #3
 8003a4e:	73fb      	strb	r3, [r7, #15]
          break;
 8003a50:	e005      	b.n	8003a5e <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003a52:	4b0a      	ldr	r3, [pc, #40]	@ (8003a7c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d0ef      	beq.n	8003a3e <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8003a5e:	7bfb      	ldrb	r3, [r7, #15]
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d106      	bne.n	8003a72 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003a64:	4b05      	ldr	r3, [pc, #20]	@ (8003a7c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003a66:	691a      	ldr	r2, [r3, #16]
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	699b      	ldr	r3, [r3, #24]
 8003a6c:	4903      	ldr	r1, [pc, #12]	@ (8003a7c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003a6e:	4313      	orrs	r3, r2
 8003a70:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003a72:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a74:	4618      	mov	r0, r3
 8003a76:	3710      	adds	r7, #16
 8003a78:	46bd      	mov	sp, r7
 8003a7a:	bd80      	pop	{r7, pc}
 8003a7c:	40021000 	.word	0x40021000

08003a80 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003a80:	b580      	push	{r7, lr}
 8003a82:	b082      	sub	sp, #8
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d101      	bne.n	8003a92 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003a8e:	2301      	movs	r3, #1
 8003a90:	e049      	b.n	8003b26 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003a98:	b2db      	uxtb	r3, r3
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d106      	bne.n	8003aac <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	2200      	movs	r2, #0
 8003aa2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003aa6:	6878      	ldr	r0, [r7, #4]
 8003aa8:	f7fc fff4 	bl	8000a94 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	2202      	movs	r2, #2
 8003ab0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681a      	ldr	r2, [r3, #0]
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	3304      	adds	r3, #4
 8003abc:	4619      	mov	r1, r3
 8003abe:	4610      	mov	r0, r2
 8003ac0:	f000 f9ba 	bl	8003e38 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	2201      	movs	r2, #1
 8003ac8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	2201      	movs	r2, #1
 8003ad0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	2201      	movs	r2, #1
 8003ad8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	2201      	movs	r2, #1
 8003ae0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	2201      	movs	r2, #1
 8003ae8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	2201      	movs	r2, #1
 8003af0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	2201      	movs	r2, #1
 8003af8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	2201      	movs	r2, #1
 8003b00:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	2201      	movs	r2, #1
 8003b08:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	2201      	movs	r2, #1
 8003b10:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	2201      	movs	r2, #1
 8003b18:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	2201      	movs	r2, #1
 8003b20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003b24:	2300      	movs	r3, #0
}
 8003b26:	4618      	mov	r0, r3
 8003b28:	3708      	adds	r7, #8
 8003b2a:	46bd      	mov	sp, r7
 8003b2c:	bd80      	pop	{r7, pc}
	...

08003b30 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003b30:	b480      	push	{r7}
 8003b32:	b085      	sub	sp, #20
 8003b34:	af00      	add	r7, sp, #0
 8003b36:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003b3e:	b2db      	uxtb	r3, r3
 8003b40:	2b01      	cmp	r3, #1
 8003b42:	d001      	beq.n	8003b48 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003b44:	2301      	movs	r3, #1
 8003b46:	e03b      	b.n	8003bc0 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	2202      	movs	r2, #2
 8003b4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	68da      	ldr	r2, [r3, #12]
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f042 0201 	orr.w	r2, r2, #1
 8003b5e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	4a19      	ldr	r2, [pc, #100]	@ (8003bcc <HAL_TIM_Base_Start_IT+0x9c>)
 8003b66:	4293      	cmp	r3, r2
 8003b68:	d009      	beq.n	8003b7e <HAL_TIM_Base_Start_IT+0x4e>
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003b72:	d004      	beq.n	8003b7e <HAL_TIM_Base_Start_IT+0x4e>
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	4a15      	ldr	r2, [pc, #84]	@ (8003bd0 <HAL_TIM_Base_Start_IT+0xa0>)
 8003b7a:	4293      	cmp	r3, r2
 8003b7c:	d115      	bne.n	8003baa <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	689a      	ldr	r2, [r3, #8]
 8003b84:	4b13      	ldr	r3, [pc, #76]	@ (8003bd4 <HAL_TIM_Base_Start_IT+0xa4>)
 8003b86:	4013      	ands	r3, r2
 8003b88:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	2b06      	cmp	r3, #6
 8003b8e:	d015      	beq.n	8003bbc <HAL_TIM_Base_Start_IT+0x8c>
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003b96:	d011      	beq.n	8003bbc <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	681a      	ldr	r2, [r3, #0]
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	f042 0201 	orr.w	r2, r2, #1
 8003ba6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ba8:	e008      	b.n	8003bbc <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	681a      	ldr	r2, [r3, #0]
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	f042 0201 	orr.w	r2, r2, #1
 8003bb8:	601a      	str	r2, [r3, #0]
 8003bba:	e000      	b.n	8003bbe <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003bbc:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003bbe:	2300      	movs	r3, #0
}
 8003bc0:	4618      	mov	r0, r3
 8003bc2:	3714      	adds	r7, #20
 8003bc4:	46bd      	mov	sp, r7
 8003bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bca:	4770      	bx	lr
 8003bcc:	40012c00 	.word	0x40012c00
 8003bd0:	40014000 	.word	0x40014000
 8003bd4:	00010007 	.word	0x00010007

08003bd8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003bd8:	b580      	push	{r7, lr}
 8003bda:	b084      	sub	sp, #16
 8003bdc:	af00      	add	r7, sp, #0
 8003bde:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	68db      	ldr	r3, [r3, #12]
 8003be6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	691b      	ldr	r3, [r3, #16]
 8003bee:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003bf0:	68bb      	ldr	r3, [r7, #8]
 8003bf2:	f003 0302 	and.w	r3, r3, #2
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d020      	beq.n	8003c3c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	f003 0302 	and.w	r3, r3, #2
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d01b      	beq.n	8003c3c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f06f 0202 	mvn.w	r2, #2
 8003c0c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	2201      	movs	r2, #1
 8003c12:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	699b      	ldr	r3, [r3, #24]
 8003c1a:	f003 0303 	and.w	r3, r3, #3
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d003      	beq.n	8003c2a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003c22:	6878      	ldr	r0, [r7, #4]
 8003c24:	f000 f8e9 	bl	8003dfa <HAL_TIM_IC_CaptureCallback>
 8003c28:	e005      	b.n	8003c36 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003c2a:	6878      	ldr	r0, [r7, #4]
 8003c2c:	f000 f8db 	bl	8003de6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003c30:	6878      	ldr	r0, [r7, #4]
 8003c32:	f000 f8ec 	bl	8003e0e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	2200      	movs	r2, #0
 8003c3a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003c3c:	68bb      	ldr	r3, [r7, #8]
 8003c3e:	f003 0304 	and.w	r3, r3, #4
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d020      	beq.n	8003c88 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	f003 0304 	and.w	r3, r3, #4
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d01b      	beq.n	8003c88 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f06f 0204 	mvn.w	r2, #4
 8003c58:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	2202      	movs	r2, #2
 8003c5e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	699b      	ldr	r3, [r3, #24]
 8003c66:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d003      	beq.n	8003c76 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003c6e:	6878      	ldr	r0, [r7, #4]
 8003c70:	f000 f8c3 	bl	8003dfa <HAL_TIM_IC_CaptureCallback>
 8003c74:	e005      	b.n	8003c82 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003c76:	6878      	ldr	r0, [r7, #4]
 8003c78:	f000 f8b5 	bl	8003de6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003c7c:	6878      	ldr	r0, [r7, #4]
 8003c7e:	f000 f8c6 	bl	8003e0e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	2200      	movs	r2, #0
 8003c86:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003c88:	68bb      	ldr	r3, [r7, #8]
 8003c8a:	f003 0308 	and.w	r3, r3, #8
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d020      	beq.n	8003cd4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	f003 0308 	and.w	r3, r3, #8
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d01b      	beq.n	8003cd4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	f06f 0208 	mvn.w	r2, #8
 8003ca4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	2204      	movs	r2, #4
 8003caa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	69db      	ldr	r3, [r3, #28]
 8003cb2:	f003 0303 	and.w	r3, r3, #3
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d003      	beq.n	8003cc2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003cba:	6878      	ldr	r0, [r7, #4]
 8003cbc:	f000 f89d 	bl	8003dfa <HAL_TIM_IC_CaptureCallback>
 8003cc0:	e005      	b.n	8003cce <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003cc2:	6878      	ldr	r0, [r7, #4]
 8003cc4:	f000 f88f 	bl	8003de6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003cc8:	6878      	ldr	r0, [r7, #4]
 8003cca:	f000 f8a0 	bl	8003e0e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	2200      	movs	r2, #0
 8003cd2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003cd4:	68bb      	ldr	r3, [r7, #8]
 8003cd6:	f003 0310 	and.w	r3, r3, #16
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d020      	beq.n	8003d20 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	f003 0310 	and.w	r3, r3, #16
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d01b      	beq.n	8003d20 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	f06f 0210 	mvn.w	r2, #16
 8003cf0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	2208      	movs	r2, #8
 8003cf6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	69db      	ldr	r3, [r3, #28]
 8003cfe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d003      	beq.n	8003d0e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003d06:	6878      	ldr	r0, [r7, #4]
 8003d08:	f000 f877 	bl	8003dfa <HAL_TIM_IC_CaptureCallback>
 8003d0c:	e005      	b.n	8003d1a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003d0e:	6878      	ldr	r0, [r7, #4]
 8003d10:	f000 f869 	bl	8003de6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003d14:	6878      	ldr	r0, [r7, #4]
 8003d16:	f000 f87a 	bl	8003e0e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	2200      	movs	r2, #0
 8003d1e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003d20:	68bb      	ldr	r3, [r7, #8]
 8003d22:	f003 0301 	and.w	r3, r3, #1
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d00c      	beq.n	8003d44 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	f003 0301 	and.w	r3, r3, #1
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d007      	beq.n	8003d44 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f06f 0201 	mvn.w	r2, #1
 8003d3c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003d3e:	6878      	ldr	r0, [r7, #4]
 8003d40:	f7fc fdda 	bl	80008f8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003d44:	68bb      	ldr	r3, [r7, #8]
 8003d46:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d104      	bne.n	8003d58 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8003d4e:	68bb      	ldr	r3, [r7, #8]
 8003d50:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d00c      	beq.n	8003d72 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d007      	beq.n	8003d72 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8003d6a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003d6c:	6878      	ldr	r0, [r7, #4]
 8003d6e:	f000 f943 	bl	8003ff8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8003d72:	68bb      	ldr	r3, [r7, #8]
 8003d74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d00c      	beq.n	8003d96 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d007      	beq.n	8003d96 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8003d8e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003d90:	6878      	ldr	r0, [r7, #4]
 8003d92:	f000 f93b 	bl	800400c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003d96:	68bb      	ldr	r3, [r7, #8]
 8003d98:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d00c      	beq.n	8003dba <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d007      	beq.n	8003dba <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003db2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003db4:	6878      	ldr	r0, [r7, #4]
 8003db6:	f000 f834 	bl	8003e22 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003dba:	68bb      	ldr	r3, [r7, #8]
 8003dbc:	f003 0320 	and.w	r3, r3, #32
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d00c      	beq.n	8003dde <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	f003 0320 	and.w	r3, r3, #32
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d007      	beq.n	8003dde <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	f06f 0220 	mvn.w	r2, #32
 8003dd6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003dd8:	6878      	ldr	r0, [r7, #4]
 8003dda:	f000 f903 	bl	8003fe4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003dde:	bf00      	nop
 8003de0:	3710      	adds	r7, #16
 8003de2:	46bd      	mov	sp, r7
 8003de4:	bd80      	pop	{r7, pc}

08003de6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003de6:	b480      	push	{r7}
 8003de8:	b083      	sub	sp, #12
 8003dea:	af00      	add	r7, sp, #0
 8003dec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003dee:	bf00      	nop
 8003df0:	370c      	adds	r7, #12
 8003df2:	46bd      	mov	sp, r7
 8003df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df8:	4770      	bx	lr

08003dfa <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003dfa:	b480      	push	{r7}
 8003dfc:	b083      	sub	sp, #12
 8003dfe:	af00      	add	r7, sp, #0
 8003e00:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003e02:	bf00      	nop
 8003e04:	370c      	adds	r7, #12
 8003e06:	46bd      	mov	sp, r7
 8003e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e0c:	4770      	bx	lr

08003e0e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003e0e:	b480      	push	{r7}
 8003e10:	b083      	sub	sp, #12
 8003e12:	af00      	add	r7, sp, #0
 8003e14:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003e16:	bf00      	nop
 8003e18:	370c      	adds	r7, #12
 8003e1a:	46bd      	mov	sp, r7
 8003e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e20:	4770      	bx	lr

08003e22 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003e22:	b480      	push	{r7}
 8003e24:	b083      	sub	sp, #12
 8003e26:	af00      	add	r7, sp, #0
 8003e28:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003e2a:	bf00      	nop
 8003e2c:	370c      	adds	r7, #12
 8003e2e:	46bd      	mov	sp, r7
 8003e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e34:	4770      	bx	lr
	...

08003e38 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003e38:	b480      	push	{r7}
 8003e3a:	b085      	sub	sp, #20
 8003e3c:	af00      	add	r7, sp, #0
 8003e3e:	6078      	str	r0, [r7, #4]
 8003e40:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	4a30      	ldr	r2, [pc, #192]	@ (8003f0c <TIM_Base_SetConfig+0xd4>)
 8003e4c:	4293      	cmp	r3, r2
 8003e4e:	d003      	beq.n	8003e58 <TIM_Base_SetConfig+0x20>
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003e56:	d108      	bne.n	8003e6a <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003e5e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003e60:	683b      	ldr	r3, [r7, #0]
 8003e62:	685b      	ldr	r3, [r3, #4]
 8003e64:	68fa      	ldr	r2, [r7, #12]
 8003e66:	4313      	orrs	r3, r2
 8003e68:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	4a27      	ldr	r2, [pc, #156]	@ (8003f0c <TIM_Base_SetConfig+0xd4>)
 8003e6e:	4293      	cmp	r3, r2
 8003e70:	d00b      	beq.n	8003e8a <TIM_Base_SetConfig+0x52>
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003e78:	d007      	beq.n	8003e8a <TIM_Base_SetConfig+0x52>
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	4a24      	ldr	r2, [pc, #144]	@ (8003f10 <TIM_Base_SetConfig+0xd8>)
 8003e7e:	4293      	cmp	r3, r2
 8003e80:	d003      	beq.n	8003e8a <TIM_Base_SetConfig+0x52>
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	4a23      	ldr	r2, [pc, #140]	@ (8003f14 <TIM_Base_SetConfig+0xdc>)
 8003e86:	4293      	cmp	r3, r2
 8003e88:	d108      	bne.n	8003e9c <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003e90:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003e92:	683b      	ldr	r3, [r7, #0]
 8003e94:	68db      	ldr	r3, [r3, #12]
 8003e96:	68fa      	ldr	r2, [r7, #12]
 8003e98:	4313      	orrs	r3, r2
 8003e9a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003ea2:	683b      	ldr	r3, [r7, #0]
 8003ea4:	695b      	ldr	r3, [r3, #20]
 8003ea6:	4313      	orrs	r3, r2
 8003ea8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	68fa      	ldr	r2, [r7, #12]
 8003eae:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003eb0:	683b      	ldr	r3, [r7, #0]
 8003eb2:	689a      	ldr	r2, [r3, #8]
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003eb8:	683b      	ldr	r3, [r7, #0]
 8003eba:	681a      	ldr	r2, [r3, #0]
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	4a12      	ldr	r2, [pc, #72]	@ (8003f0c <TIM_Base_SetConfig+0xd4>)
 8003ec4:	4293      	cmp	r3, r2
 8003ec6:	d007      	beq.n	8003ed8 <TIM_Base_SetConfig+0xa0>
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	4a11      	ldr	r2, [pc, #68]	@ (8003f10 <TIM_Base_SetConfig+0xd8>)
 8003ecc:	4293      	cmp	r3, r2
 8003ece:	d003      	beq.n	8003ed8 <TIM_Base_SetConfig+0xa0>
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	4a10      	ldr	r2, [pc, #64]	@ (8003f14 <TIM_Base_SetConfig+0xdc>)
 8003ed4:	4293      	cmp	r3, r2
 8003ed6:	d103      	bne.n	8003ee0 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003ed8:	683b      	ldr	r3, [r7, #0]
 8003eda:	691a      	ldr	r2, [r3, #16]
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	2201      	movs	r2, #1
 8003ee4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	691b      	ldr	r3, [r3, #16]
 8003eea:	f003 0301 	and.w	r3, r3, #1
 8003eee:	2b01      	cmp	r3, #1
 8003ef0:	d105      	bne.n	8003efe <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	691b      	ldr	r3, [r3, #16]
 8003ef6:	f023 0201 	bic.w	r2, r3, #1
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	611a      	str	r2, [r3, #16]
  }
}
 8003efe:	bf00      	nop
 8003f00:	3714      	adds	r7, #20
 8003f02:	46bd      	mov	sp, r7
 8003f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f08:	4770      	bx	lr
 8003f0a:	bf00      	nop
 8003f0c:	40012c00 	.word	0x40012c00
 8003f10:	40014000 	.word	0x40014000
 8003f14:	40014400 	.word	0x40014400

08003f18 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003f18:	b480      	push	{r7}
 8003f1a:	b085      	sub	sp, #20
 8003f1c:	af00      	add	r7, sp, #0
 8003f1e:	6078      	str	r0, [r7, #4]
 8003f20:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003f28:	2b01      	cmp	r3, #1
 8003f2a:	d101      	bne.n	8003f30 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003f2c:	2302      	movs	r3, #2
 8003f2e:	e04f      	b.n	8003fd0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	2201      	movs	r2, #1
 8003f34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	2202      	movs	r2, #2
 8003f3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	685b      	ldr	r3, [r3, #4]
 8003f46:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	689b      	ldr	r3, [r3, #8]
 8003f4e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	4a21      	ldr	r2, [pc, #132]	@ (8003fdc <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8003f56:	4293      	cmp	r3, r2
 8003f58:	d108      	bne.n	8003f6c <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8003f60:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003f62:	683b      	ldr	r3, [r7, #0]
 8003f64:	685b      	ldr	r3, [r3, #4]
 8003f66:	68fa      	ldr	r2, [r7, #12]
 8003f68:	4313      	orrs	r3, r2
 8003f6a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003f72:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003f74:	683b      	ldr	r3, [r7, #0]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	68fa      	ldr	r2, [r7, #12]
 8003f7a:	4313      	orrs	r3, r2
 8003f7c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	68fa      	ldr	r2, [r7, #12]
 8003f84:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	4a14      	ldr	r2, [pc, #80]	@ (8003fdc <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8003f8c:	4293      	cmp	r3, r2
 8003f8e:	d009      	beq.n	8003fa4 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003f98:	d004      	beq.n	8003fa4 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	4a10      	ldr	r2, [pc, #64]	@ (8003fe0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8003fa0:	4293      	cmp	r3, r2
 8003fa2:	d10c      	bne.n	8003fbe <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003fa4:	68bb      	ldr	r3, [r7, #8]
 8003fa6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003faa:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003fac:	683b      	ldr	r3, [r7, #0]
 8003fae:	689b      	ldr	r3, [r3, #8]
 8003fb0:	68ba      	ldr	r2, [r7, #8]
 8003fb2:	4313      	orrs	r3, r2
 8003fb4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	68ba      	ldr	r2, [r7, #8]
 8003fbc:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	2201      	movs	r2, #1
 8003fc2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	2200      	movs	r2, #0
 8003fca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003fce:	2300      	movs	r3, #0
}
 8003fd0:	4618      	mov	r0, r3
 8003fd2:	3714      	adds	r7, #20
 8003fd4:	46bd      	mov	sp, r7
 8003fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fda:	4770      	bx	lr
 8003fdc:	40012c00 	.word	0x40012c00
 8003fe0:	40014000 	.word	0x40014000

08003fe4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003fe4:	b480      	push	{r7}
 8003fe6:	b083      	sub	sp, #12
 8003fe8:	af00      	add	r7, sp, #0
 8003fea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003fec:	bf00      	nop
 8003fee:	370c      	adds	r7, #12
 8003ff0:	46bd      	mov	sp, r7
 8003ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff6:	4770      	bx	lr

08003ff8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003ff8:	b480      	push	{r7}
 8003ffa:	b083      	sub	sp, #12
 8003ffc:	af00      	add	r7, sp, #0
 8003ffe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004000:	bf00      	nop
 8004002:	370c      	adds	r7, #12
 8004004:	46bd      	mov	sp, r7
 8004006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800400a:	4770      	bx	lr

0800400c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800400c:	b480      	push	{r7}
 800400e:	b083      	sub	sp, #12
 8004010:	af00      	add	r7, sp, #0
 8004012:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004014:	bf00      	nop
 8004016:	370c      	adds	r7, #12
 8004018:	46bd      	mov	sp, r7
 800401a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800401e:	4770      	bx	lr

08004020 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004020:	b580      	push	{r7, lr}
 8004022:	b082      	sub	sp, #8
 8004024:	af00      	add	r7, sp, #0
 8004026:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	2b00      	cmp	r3, #0
 800402c:	d101      	bne.n	8004032 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800402e:	2301      	movs	r3, #1
 8004030:	e040      	b.n	80040b4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004036:	2b00      	cmp	r3, #0
 8004038:	d106      	bne.n	8004048 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	2200      	movs	r2, #0
 800403e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004042:	6878      	ldr	r0, [r7, #4]
 8004044:	f7fc fd4c 	bl	8000ae0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	2224      	movs	r2, #36	@ 0x24
 800404c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	681a      	ldr	r2, [r3, #0]
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f022 0201 	bic.w	r2, r2, #1
 800405c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004062:	2b00      	cmp	r3, #0
 8004064:	d002      	beq.n	800406c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8004066:	6878      	ldr	r0, [r7, #4]
 8004068:	f000 fba6 	bl	80047b8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800406c:	6878      	ldr	r0, [r7, #4]
 800406e:	f000 f977 	bl	8004360 <UART_SetConfig>
 8004072:	4603      	mov	r3, r0
 8004074:	2b01      	cmp	r3, #1
 8004076:	d101      	bne.n	800407c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004078:	2301      	movs	r3, #1
 800407a:	e01b      	b.n	80040b4 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	685a      	ldr	r2, [r3, #4]
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800408a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	689a      	ldr	r2, [r3, #8]
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800409a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	681a      	ldr	r2, [r3, #0]
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f042 0201 	orr.w	r2, r2, #1
 80040aa:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80040ac:	6878      	ldr	r0, [r7, #4]
 80040ae:	f000 fc25 	bl	80048fc <UART_CheckIdleState>
 80040b2:	4603      	mov	r3, r0
}
 80040b4:	4618      	mov	r0, r3
 80040b6:	3708      	adds	r7, #8
 80040b8:	46bd      	mov	sp, r7
 80040ba:	bd80      	pop	{r7, pc}

080040bc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80040bc:	b580      	push	{r7, lr}
 80040be:	b08a      	sub	sp, #40	@ 0x28
 80040c0:	af02      	add	r7, sp, #8
 80040c2:	60f8      	str	r0, [r7, #12]
 80040c4:	60b9      	str	r1, [r7, #8]
 80040c6:	603b      	str	r3, [r7, #0]
 80040c8:	4613      	mov	r3, r2
 80040ca:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80040d0:	2b20      	cmp	r3, #32
 80040d2:	d177      	bne.n	80041c4 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 80040d4:	68bb      	ldr	r3, [r7, #8]
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d002      	beq.n	80040e0 <HAL_UART_Transmit+0x24>
 80040da:	88fb      	ldrh	r3, [r7, #6]
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d101      	bne.n	80040e4 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80040e0:	2301      	movs	r3, #1
 80040e2:	e070      	b.n	80041c6 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	2200      	movs	r2, #0
 80040e8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	2221      	movs	r2, #33	@ 0x21
 80040f0:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80040f2:	f7fc fe73 	bl	8000ddc <HAL_GetTick>
 80040f6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	88fa      	ldrh	r2, [r7, #6]
 80040fc:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	88fa      	ldrh	r2, [r7, #6]
 8004104:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	689b      	ldr	r3, [r3, #8]
 800410c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004110:	d108      	bne.n	8004124 <HAL_UART_Transmit+0x68>
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	691b      	ldr	r3, [r3, #16]
 8004116:	2b00      	cmp	r3, #0
 8004118:	d104      	bne.n	8004124 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800411a:	2300      	movs	r3, #0
 800411c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800411e:	68bb      	ldr	r3, [r7, #8]
 8004120:	61bb      	str	r3, [r7, #24]
 8004122:	e003      	b.n	800412c <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8004124:	68bb      	ldr	r3, [r7, #8]
 8004126:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004128:	2300      	movs	r3, #0
 800412a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800412c:	e02f      	b.n	800418e <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800412e:	683b      	ldr	r3, [r7, #0]
 8004130:	9300      	str	r3, [sp, #0]
 8004132:	697b      	ldr	r3, [r7, #20]
 8004134:	2200      	movs	r2, #0
 8004136:	2180      	movs	r1, #128	@ 0x80
 8004138:	68f8      	ldr	r0, [r7, #12]
 800413a:	f000 fc87 	bl	8004a4c <UART_WaitOnFlagUntilTimeout>
 800413e:	4603      	mov	r3, r0
 8004140:	2b00      	cmp	r3, #0
 8004142:	d004      	beq.n	800414e <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	2220      	movs	r2, #32
 8004148:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800414a:	2303      	movs	r3, #3
 800414c:	e03b      	b.n	80041c6 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 800414e:	69fb      	ldr	r3, [r7, #28]
 8004150:	2b00      	cmp	r3, #0
 8004152:	d10b      	bne.n	800416c <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004154:	69bb      	ldr	r3, [r7, #24]
 8004156:	881a      	ldrh	r2, [r3, #0]
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004160:	b292      	uxth	r2, r2
 8004162:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004164:	69bb      	ldr	r3, [r7, #24]
 8004166:	3302      	adds	r3, #2
 8004168:	61bb      	str	r3, [r7, #24]
 800416a:	e007      	b.n	800417c <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800416c:	69fb      	ldr	r3, [r7, #28]
 800416e:	781a      	ldrb	r2, [r3, #0]
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004176:	69fb      	ldr	r3, [r7, #28]
 8004178:	3301      	adds	r3, #1
 800417a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004182:	b29b      	uxth	r3, r3
 8004184:	3b01      	subs	r3, #1
 8004186:	b29a      	uxth	r2, r3
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004194:	b29b      	uxth	r3, r3
 8004196:	2b00      	cmp	r3, #0
 8004198:	d1c9      	bne.n	800412e <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800419a:	683b      	ldr	r3, [r7, #0]
 800419c:	9300      	str	r3, [sp, #0]
 800419e:	697b      	ldr	r3, [r7, #20]
 80041a0:	2200      	movs	r2, #0
 80041a2:	2140      	movs	r1, #64	@ 0x40
 80041a4:	68f8      	ldr	r0, [r7, #12]
 80041a6:	f000 fc51 	bl	8004a4c <UART_WaitOnFlagUntilTimeout>
 80041aa:	4603      	mov	r3, r0
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d004      	beq.n	80041ba <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	2220      	movs	r2, #32
 80041b4:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80041b6:	2303      	movs	r3, #3
 80041b8:	e005      	b.n	80041c6 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	2220      	movs	r2, #32
 80041be:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80041c0:	2300      	movs	r3, #0
 80041c2:	e000      	b.n	80041c6 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 80041c4:	2302      	movs	r3, #2
  }
}
 80041c6:	4618      	mov	r0, r3
 80041c8:	3720      	adds	r7, #32
 80041ca:	46bd      	mov	sp, r7
 80041cc:	bd80      	pop	{r7, pc}

080041ce <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80041ce:	b580      	push	{r7, lr}
 80041d0:	b08a      	sub	sp, #40	@ 0x28
 80041d2:	af02      	add	r7, sp, #8
 80041d4:	60f8      	str	r0, [r7, #12]
 80041d6:	60b9      	str	r1, [r7, #8]
 80041d8:	603b      	str	r3, [r7, #0]
 80041da:	4613      	mov	r3, r2
 80041dc:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80041e4:	2b20      	cmp	r3, #32
 80041e6:	f040 80b6 	bne.w	8004356 <HAL_UART_Receive+0x188>
  {
    if ((pData == NULL) || (Size == 0U))
 80041ea:	68bb      	ldr	r3, [r7, #8]
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d002      	beq.n	80041f6 <HAL_UART_Receive+0x28>
 80041f0:	88fb      	ldrh	r3, [r7, #6]
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d101      	bne.n	80041fa <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 80041f6:	2301      	movs	r3, #1
 80041f8:	e0ae      	b.n	8004358 <HAL_UART_Receive+0x18a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	2200      	movs	r2, #0
 80041fe:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	2222      	movs	r2, #34	@ 0x22
 8004206:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	2200      	movs	r2, #0
 800420e:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004210:	f7fc fde4 	bl	8000ddc <HAL_GetTick>
 8004214:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	88fa      	ldrh	r2, [r7, #6]
 800421a:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
    huart->RxXferCount = Size;
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	88fa      	ldrh	r2, [r7, #6]
 8004222:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	689b      	ldr	r3, [r3, #8]
 800422a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800422e:	d10e      	bne.n	800424e <HAL_UART_Receive+0x80>
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	691b      	ldr	r3, [r3, #16]
 8004234:	2b00      	cmp	r3, #0
 8004236:	d105      	bne.n	8004244 <HAL_UART_Receive+0x76>
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800423e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004242:	e02d      	b.n	80042a0 <HAL_UART_Receive+0xd2>
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	22ff      	movs	r2, #255	@ 0xff
 8004248:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800424c:	e028      	b.n	80042a0 <HAL_UART_Receive+0xd2>
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	689b      	ldr	r3, [r3, #8]
 8004252:	2b00      	cmp	r3, #0
 8004254:	d10d      	bne.n	8004272 <HAL_UART_Receive+0xa4>
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	691b      	ldr	r3, [r3, #16]
 800425a:	2b00      	cmp	r3, #0
 800425c:	d104      	bne.n	8004268 <HAL_UART_Receive+0x9a>
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	22ff      	movs	r2, #255	@ 0xff
 8004262:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004266:	e01b      	b.n	80042a0 <HAL_UART_Receive+0xd2>
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	227f      	movs	r2, #127	@ 0x7f
 800426c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004270:	e016      	b.n	80042a0 <HAL_UART_Receive+0xd2>
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	689b      	ldr	r3, [r3, #8]
 8004276:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800427a:	d10d      	bne.n	8004298 <HAL_UART_Receive+0xca>
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	691b      	ldr	r3, [r3, #16]
 8004280:	2b00      	cmp	r3, #0
 8004282:	d104      	bne.n	800428e <HAL_UART_Receive+0xc0>
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	227f      	movs	r2, #127	@ 0x7f
 8004288:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800428c:	e008      	b.n	80042a0 <HAL_UART_Receive+0xd2>
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	223f      	movs	r2, #63	@ 0x3f
 8004292:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004296:	e003      	b.n	80042a0 <HAL_UART_Receive+0xd2>
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	2200      	movs	r2, #0
 800429c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    uhMask = huart->Mask;
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80042a6:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	689b      	ldr	r3, [r3, #8]
 80042ac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80042b0:	d108      	bne.n	80042c4 <HAL_UART_Receive+0xf6>
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	691b      	ldr	r3, [r3, #16]
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d104      	bne.n	80042c4 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 80042ba:	2300      	movs	r3, #0
 80042bc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80042be:	68bb      	ldr	r3, [r7, #8]
 80042c0:	61bb      	str	r3, [r7, #24]
 80042c2:	e003      	b.n	80042cc <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 80042c4:	68bb      	ldr	r3, [r7, #8]
 80042c6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80042c8:	2300      	movs	r3, #0
 80042ca:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 80042cc:	e037      	b.n	800433e <HAL_UART_Receive+0x170>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80042ce:	683b      	ldr	r3, [r7, #0]
 80042d0:	9300      	str	r3, [sp, #0]
 80042d2:	697b      	ldr	r3, [r7, #20]
 80042d4:	2200      	movs	r2, #0
 80042d6:	2120      	movs	r1, #32
 80042d8:	68f8      	ldr	r0, [r7, #12]
 80042da:	f000 fbb7 	bl	8004a4c <UART_WaitOnFlagUntilTimeout>
 80042de:	4603      	mov	r3, r0
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d005      	beq.n	80042f0 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	2220      	movs	r2, #32
 80042e8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        return HAL_TIMEOUT;
 80042ec:	2303      	movs	r3, #3
 80042ee:	e033      	b.n	8004358 <HAL_UART_Receive+0x18a>
      }
      if (pdata8bits == NULL)
 80042f0:	69fb      	ldr	r3, [r7, #28]
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d10c      	bne.n	8004310 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80042fc:	b29a      	uxth	r2, r3
 80042fe:	8a7b      	ldrh	r3, [r7, #18]
 8004300:	4013      	ands	r3, r2
 8004302:	b29a      	uxth	r2, r3
 8004304:	69bb      	ldr	r3, [r7, #24]
 8004306:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8004308:	69bb      	ldr	r3, [r7, #24]
 800430a:	3302      	adds	r3, #2
 800430c:	61bb      	str	r3, [r7, #24]
 800430e:	e00d      	b.n	800432c <HAL_UART_Receive+0x15e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8004316:	b29b      	uxth	r3, r3
 8004318:	b2da      	uxtb	r2, r3
 800431a:	8a7b      	ldrh	r3, [r7, #18]
 800431c:	b2db      	uxtb	r3, r3
 800431e:	4013      	ands	r3, r2
 8004320:	b2da      	uxtb	r2, r3
 8004322:	69fb      	ldr	r3, [r7, #28]
 8004324:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8004326:	69fb      	ldr	r3, [r7, #28]
 8004328:	3301      	adds	r3, #1
 800432a:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004332:	b29b      	uxth	r3, r3
 8004334:	3b01      	subs	r3, #1
 8004336:	b29a      	uxth	r2, r3
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    while (huart->RxXferCount > 0U)
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004344:	b29b      	uxth	r3, r3
 8004346:	2b00      	cmp	r3, #0
 8004348:	d1c1      	bne.n	80042ce <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	2220      	movs	r2, #32
 800434e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    return HAL_OK;
 8004352:	2300      	movs	r3, #0
 8004354:	e000      	b.n	8004358 <HAL_UART_Receive+0x18a>
  }
  else
  {
    return HAL_BUSY;
 8004356:	2302      	movs	r3, #2
  }
}
 8004358:	4618      	mov	r0, r3
 800435a:	3720      	adds	r7, #32
 800435c:	46bd      	mov	sp, r7
 800435e:	bd80      	pop	{r7, pc}

08004360 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004360:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004364:	b08a      	sub	sp, #40	@ 0x28
 8004366:	af00      	add	r7, sp, #0
 8004368:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800436a:	2300      	movs	r3, #0
 800436c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	689a      	ldr	r2, [r3, #8]
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	691b      	ldr	r3, [r3, #16]
 8004378:	431a      	orrs	r2, r3
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	695b      	ldr	r3, [r3, #20]
 800437e:	431a      	orrs	r2, r3
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	69db      	ldr	r3, [r3, #28]
 8004384:	4313      	orrs	r3, r2
 8004386:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	681a      	ldr	r2, [r3, #0]
 800438e:	4bb4      	ldr	r3, [pc, #720]	@ (8004660 <UART_SetConfig+0x300>)
 8004390:	4013      	ands	r3, r2
 8004392:	68fa      	ldr	r2, [r7, #12]
 8004394:	6812      	ldr	r2, [r2, #0]
 8004396:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004398:	430b      	orrs	r3, r1
 800439a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	685b      	ldr	r3, [r3, #4]
 80043a2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	68da      	ldr	r2, [r3, #12]
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	430a      	orrs	r2, r1
 80043b0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	699b      	ldr	r3, [r3, #24]
 80043b6:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	4aa9      	ldr	r2, [pc, #676]	@ (8004664 <UART_SetConfig+0x304>)
 80043be:	4293      	cmp	r3, r2
 80043c0:	d004      	beq.n	80043cc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	6a1b      	ldr	r3, [r3, #32]
 80043c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80043c8:	4313      	orrs	r3, r2
 80043ca:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	689b      	ldr	r3, [r3, #8]
 80043d2:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80043dc:	430a      	orrs	r2, r1
 80043de:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	4aa0      	ldr	r2, [pc, #640]	@ (8004668 <UART_SetConfig+0x308>)
 80043e6:	4293      	cmp	r3, r2
 80043e8:	d126      	bne.n	8004438 <UART_SetConfig+0xd8>
 80043ea:	4ba0      	ldr	r3, [pc, #640]	@ (800466c <UART_SetConfig+0x30c>)
 80043ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043f0:	f003 0303 	and.w	r3, r3, #3
 80043f4:	2b03      	cmp	r3, #3
 80043f6:	d81b      	bhi.n	8004430 <UART_SetConfig+0xd0>
 80043f8:	a201      	add	r2, pc, #4	@ (adr r2, 8004400 <UART_SetConfig+0xa0>)
 80043fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80043fe:	bf00      	nop
 8004400:	08004411 	.word	0x08004411
 8004404:	08004421 	.word	0x08004421
 8004408:	08004419 	.word	0x08004419
 800440c:	08004429 	.word	0x08004429
 8004410:	2301      	movs	r3, #1
 8004412:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004416:	e080      	b.n	800451a <UART_SetConfig+0x1ba>
 8004418:	2302      	movs	r3, #2
 800441a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800441e:	e07c      	b.n	800451a <UART_SetConfig+0x1ba>
 8004420:	2304      	movs	r3, #4
 8004422:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004426:	e078      	b.n	800451a <UART_SetConfig+0x1ba>
 8004428:	2308      	movs	r3, #8
 800442a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800442e:	e074      	b.n	800451a <UART_SetConfig+0x1ba>
 8004430:	2310      	movs	r3, #16
 8004432:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004436:	e070      	b.n	800451a <UART_SetConfig+0x1ba>
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	4a8c      	ldr	r2, [pc, #560]	@ (8004670 <UART_SetConfig+0x310>)
 800443e:	4293      	cmp	r3, r2
 8004440:	d138      	bne.n	80044b4 <UART_SetConfig+0x154>
 8004442:	4b8a      	ldr	r3, [pc, #552]	@ (800466c <UART_SetConfig+0x30c>)
 8004444:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004448:	f003 030c 	and.w	r3, r3, #12
 800444c:	2b0c      	cmp	r3, #12
 800444e:	d82d      	bhi.n	80044ac <UART_SetConfig+0x14c>
 8004450:	a201      	add	r2, pc, #4	@ (adr r2, 8004458 <UART_SetConfig+0xf8>)
 8004452:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004456:	bf00      	nop
 8004458:	0800448d 	.word	0x0800448d
 800445c:	080044ad 	.word	0x080044ad
 8004460:	080044ad 	.word	0x080044ad
 8004464:	080044ad 	.word	0x080044ad
 8004468:	0800449d 	.word	0x0800449d
 800446c:	080044ad 	.word	0x080044ad
 8004470:	080044ad 	.word	0x080044ad
 8004474:	080044ad 	.word	0x080044ad
 8004478:	08004495 	.word	0x08004495
 800447c:	080044ad 	.word	0x080044ad
 8004480:	080044ad 	.word	0x080044ad
 8004484:	080044ad 	.word	0x080044ad
 8004488:	080044a5 	.word	0x080044a5
 800448c:	2300      	movs	r3, #0
 800448e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004492:	e042      	b.n	800451a <UART_SetConfig+0x1ba>
 8004494:	2302      	movs	r3, #2
 8004496:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800449a:	e03e      	b.n	800451a <UART_SetConfig+0x1ba>
 800449c:	2304      	movs	r3, #4
 800449e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80044a2:	e03a      	b.n	800451a <UART_SetConfig+0x1ba>
 80044a4:	2308      	movs	r3, #8
 80044a6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80044aa:	e036      	b.n	800451a <UART_SetConfig+0x1ba>
 80044ac:	2310      	movs	r3, #16
 80044ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80044b2:	e032      	b.n	800451a <UART_SetConfig+0x1ba>
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	4a6a      	ldr	r2, [pc, #424]	@ (8004664 <UART_SetConfig+0x304>)
 80044ba:	4293      	cmp	r3, r2
 80044bc:	d12a      	bne.n	8004514 <UART_SetConfig+0x1b4>
 80044be:	4b6b      	ldr	r3, [pc, #428]	@ (800466c <UART_SetConfig+0x30c>)
 80044c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044c4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80044c8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80044cc:	d01a      	beq.n	8004504 <UART_SetConfig+0x1a4>
 80044ce:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80044d2:	d81b      	bhi.n	800450c <UART_SetConfig+0x1ac>
 80044d4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80044d8:	d00c      	beq.n	80044f4 <UART_SetConfig+0x194>
 80044da:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80044de:	d815      	bhi.n	800450c <UART_SetConfig+0x1ac>
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d003      	beq.n	80044ec <UART_SetConfig+0x18c>
 80044e4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80044e8:	d008      	beq.n	80044fc <UART_SetConfig+0x19c>
 80044ea:	e00f      	b.n	800450c <UART_SetConfig+0x1ac>
 80044ec:	2300      	movs	r3, #0
 80044ee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80044f2:	e012      	b.n	800451a <UART_SetConfig+0x1ba>
 80044f4:	2302      	movs	r3, #2
 80044f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80044fa:	e00e      	b.n	800451a <UART_SetConfig+0x1ba>
 80044fc:	2304      	movs	r3, #4
 80044fe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004502:	e00a      	b.n	800451a <UART_SetConfig+0x1ba>
 8004504:	2308      	movs	r3, #8
 8004506:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800450a:	e006      	b.n	800451a <UART_SetConfig+0x1ba>
 800450c:	2310      	movs	r3, #16
 800450e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004512:	e002      	b.n	800451a <UART_SetConfig+0x1ba>
 8004514:	2310      	movs	r3, #16
 8004516:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	4a51      	ldr	r2, [pc, #324]	@ (8004664 <UART_SetConfig+0x304>)
 8004520:	4293      	cmp	r3, r2
 8004522:	d17a      	bne.n	800461a <UART_SetConfig+0x2ba>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004524:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004528:	2b08      	cmp	r3, #8
 800452a:	d824      	bhi.n	8004576 <UART_SetConfig+0x216>
 800452c:	a201      	add	r2, pc, #4	@ (adr r2, 8004534 <UART_SetConfig+0x1d4>)
 800452e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004532:	bf00      	nop
 8004534:	08004559 	.word	0x08004559
 8004538:	08004577 	.word	0x08004577
 800453c:	08004561 	.word	0x08004561
 8004540:	08004577 	.word	0x08004577
 8004544:	08004567 	.word	0x08004567
 8004548:	08004577 	.word	0x08004577
 800454c:	08004577 	.word	0x08004577
 8004550:	08004577 	.word	0x08004577
 8004554:	0800456f 	.word	0x0800456f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004558:	f7fe ff0e 	bl	8003378 <HAL_RCC_GetPCLK1Freq>
 800455c:	61f8      	str	r0, [r7, #28]
        break;
 800455e:	e010      	b.n	8004582 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004560:	4b44      	ldr	r3, [pc, #272]	@ (8004674 <UART_SetConfig+0x314>)
 8004562:	61fb      	str	r3, [r7, #28]
        break;
 8004564:	e00d      	b.n	8004582 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004566:	f7fe fe6f 	bl	8003248 <HAL_RCC_GetSysClockFreq>
 800456a:	61f8      	str	r0, [r7, #28]
        break;
 800456c:	e009      	b.n	8004582 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800456e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004572:	61fb      	str	r3, [r7, #28]
        break;
 8004574:	e005      	b.n	8004582 <UART_SetConfig+0x222>
      default:
        pclk = 0U;
 8004576:	2300      	movs	r3, #0
 8004578:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800457a:	2301      	movs	r3, #1
 800457c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004580:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004582:	69fb      	ldr	r3, [r7, #28]
 8004584:	2b00      	cmp	r3, #0
 8004586:	f000 8107 	beq.w	8004798 <UART_SetConfig+0x438>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	685a      	ldr	r2, [r3, #4]
 800458e:	4613      	mov	r3, r2
 8004590:	005b      	lsls	r3, r3, #1
 8004592:	4413      	add	r3, r2
 8004594:	69fa      	ldr	r2, [r7, #28]
 8004596:	429a      	cmp	r2, r3
 8004598:	d305      	bcc.n	80045a6 <UART_SetConfig+0x246>
          (pclk > (4096U * huart->Init.BaudRate)))
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	685b      	ldr	r3, [r3, #4]
 800459e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80045a0:	69fa      	ldr	r2, [r7, #28]
 80045a2:	429a      	cmp	r2, r3
 80045a4:	d903      	bls.n	80045ae <UART_SetConfig+0x24e>
      {
        ret = HAL_ERROR;
 80045a6:	2301      	movs	r3, #1
 80045a8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80045ac:	e0f4      	b.n	8004798 <UART_SetConfig+0x438>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80045ae:	69fb      	ldr	r3, [r7, #28]
 80045b0:	2200      	movs	r2, #0
 80045b2:	461c      	mov	r4, r3
 80045b4:	4615      	mov	r5, r2
 80045b6:	f04f 0200 	mov.w	r2, #0
 80045ba:	f04f 0300 	mov.w	r3, #0
 80045be:	022b      	lsls	r3, r5, #8
 80045c0:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80045c4:	0222      	lsls	r2, r4, #8
 80045c6:	68f9      	ldr	r1, [r7, #12]
 80045c8:	6849      	ldr	r1, [r1, #4]
 80045ca:	0849      	lsrs	r1, r1, #1
 80045cc:	2000      	movs	r0, #0
 80045ce:	4688      	mov	r8, r1
 80045d0:	4681      	mov	r9, r0
 80045d2:	eb12 0a08 	adds.w	sl, r2, r8
 80045d6:	eb43 0b09 	adc.w	fp, r3, r9
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	685b      	ldr	r3, [r3, #4]
 80045de:	2200      	movs	r2, #0
 80045e0:	603b      	str	r3, [r7, #0]
 80045e2:	607a      	str	r2, [r7, #4]
 80045e4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80045e8:	4650      	mov	r0, sl
 80045ea:	4659      	mov	r1, fp
 80045ec:	f7fb fe48 	bl	8000280 <__aeabi_uldivmod>
 80045f0:	4602      	mov	r2, r0
 80045f2:	460b      	mov	r3, r1
 80045f4:	4613      	mov	r3, r2
 80045f6:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80045f8:	69bb      	ldr	r3, [r7, #24]
 80045fa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80045fe:	d308      	bcc.n	8004612 <UART_SetConfig+0x2b2>
 8004600:	69bb      	ldr	r3, [r7, #24]
 8004602:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004606:	d204      	bcs.n	8004612 <UART_SetConfig+0x2b2>
        {
          huart->Instance->BRR = usartdiv;
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	69ba      	ldr	r2, [r7, #24]
 800460e:	60da      	str	r2, [r3, #12]
 8004610:	e0c2      	b.n	8004798 <UART_SetConfig+0x438>
        }
        else
        {
          ret = HAL_ERROR;
 8004612:	2301      	movs	r3, #1
 8004614:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004618:	e0be      	b.n	8004798 <UART_SetConfig+0x438>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	69db      	ldr	r3, [r3, #28]
 800461e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004622:	d16a      	bne.n	80046fa <UART_SetConfig+0x39a>
  {
    switch (clocksource)
 8004624:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004628:	2b08      	cmp	r3, #8
 800462a:	d834      	bhi.n	8004696 <UART_SetConfig+0x336>
 800462c:	a201      	add	r2, pc, #4	@ (adr r2, 8004634 <UART_SetConfig+0x2d4>)
 800462e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004632:	bf00      	nop
 8004634:	08004659 	.word	0x08004659
 8004638:	08004679 	.word	0x08004679
 800463c:	08004681 	.word	0x08004681
 8004640:	08004697 	.word	0x08004697
 8004644:	08004687 	.word	0x08004687
 8004648:	08004697 	.word	0x08004697
 800464c:	08004697 	.word	0x08004697
 8004650:	08004697 	.word	0x08004697
 8004654:	0800468f 	.word	0x0800468f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004658:	f7fe fe8e 	bl	8003378 <HAL_RCC_GetPCLK1Freq>
 800465c:	61f8      	str	r0, [r7, #28]
        break;
 800465e:	e020      	b.n	80046a2 <UART_SetConfig+0x342>
 8004660:	efff69f3 	.word	0xefff69f3
 8004664:	40008000 	.word	0x40008000
 8004668:	40013800 	.word	0x40013800
 800466c:	40021000 	.word	0x40021000
 8004670:	40004400 	.word	0x40004400
 8004674:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004678:	f7fe fe94 	bl	80033a4 <HAL_RCC_GetPCLK2Freq>
 800467c:	61f8      	str	r0, [r7, #28]
        break;
 800467e:	e010      	b.n	80046a2 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004680:	4b4c      	ldr	r3, [pc, #304]	@ (80047b4 <UART_SetConfig+0x454>)
 8004682:	61fb      	str	r3, [r7, #28]
        break;
 8004684:	e00d      	b.n	80046a2 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004686:	f7fe fddf 	bl	8003248 <HAL_RCC_GetSysClockFreq>
 800468a:	61f8      	str	r0, [r7, #28]
        break;
 800468c:	e009      	b.n	80046a2 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800468e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004692:	61fb      	str	r3, [r7, #28]
        break;
 8004694:	e005      	b.n	80046a2 <UART_SetConfig+0x342>
      default:
        pclk = 0U;
 8004696:	2300      	movs	r3, #0
 8004698:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800469a:	2301      	movs	r3, #1
 800469c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80046a0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80046a2:	69fb      	ldr	r3, [r7, #28]
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d077      	beq.n	8004798 <UART_SetConfig+0x438>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80046a8:	69fb      	ldr	r3, [r7, #28]
 80046aa:	005a      	lsls	r2, r3, #1
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	685b      	ldr	r3, [r3, #4]
 80046b0:	085b      	lsrs	r3, r3, #1
 80046b2:	441a      	add	r2, r3
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	685b      	ldr	r3, [r3, #4]
 80046b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80046bc:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80046be:	69bb      	ldr	r3, [r7, #24]
 80046c0:	2b0f      	cmp	r3, #15
 80046c2:	d916      	bls.n	80046f2 <UART_SetConfig+0x392>
 80046c4:	69bb      	ldr	r3, [r7, #24]
 80046c6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80046ca:	d212      	bcs.n	80046f2 <UART_SetConfig+0x392>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80046cc:	69bb      	ldr	r3, [r7, #24]
 80046ce:	b29b      	uxth	r3, r3
 80046d0:	f023 030f 	bic.w	r3, r3, #15
 80046d4:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80046d6:	69bb      	ldr	r3, [r7, #24]
 80046d8:	085b      	lsrs	r3, r3, #1
 80046da:	b29b      	uxth	r3, r3
 80046dc:	f003 0307 	and.w	r3, r3, #7
 80046e0:	b29a      	uxth	r2, r3
 80046e2:	8afb      	ldrh	r3, [r7, #22]
 80046e4:	4313      	orrs	r3, r2
 80046e6:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	8afa      	ldrh	r2, [r7, #22]
 80046ee:	60da      	str	r2, [r3, #12]
 80046f0:	e052      	b.n	8004798 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 80046f2:	2301      	movs	r3, #1
 80046f4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80046f8:	e04e      	b.n	8004798 <UART_SetConfig+0x438>
      }
    }
  }
  else
  {
    switch (clocksource)
 80046fa:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80046fe:	2b08      	cmp	r3, #8
 8004700:	d827      	bhi.n	8004752 <UART_SetConfig+0x3f2>
 8004702:	a201      	add	r2, pc, #4	@ (adr r2, 8004708 <UART_SetConfig+0x3a8>)
 8004704:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004708:	0800472d 	.word	0x0800472d
 800470c:	08004735 	.word	0x08004735
 8004710:	0800473d 	.word	0x0800473d
 8004714:	08004753 	.word	0x08004753
 8004718:	08004743 	.word	0x08004743
 800471c:	08004753 	.word	0x08004753
 8004720:	08004753 	.word	0x08004753
 8004724:	08004753 	.word	0x08004753
 8004728:	0800474b 	.word	0x0800474b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800472c:	f7fe fe24 	bl	8003378 <HAL_RCC_GetPCLK1Freq>
 8004730:	61f8      	str	r0, [r7, #28]
        break;
 8004732:	e014      	b.n	800475e <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004734:	f7fe fe36 	bl	80033a4 <HAL_RCC_GetPCLK2Freq>
 8004738:	61f8      	str	r0, [r7, #28]
        break;
 800473a:	e010      	b.n	800475e <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800473c:	4b1d      	ldr	r3, [pc, #116]	@ (80047b4 <UART_SetConfig+0x454>)
 800473e:	61fb      	str	r3, [r7, #28]
        break;
 8004740:	e00d      	b.n	800475e <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004742:	f7fe fd81 	bl	8003248 <HAL_RCC_GetSysClockFreq>
 8004746:	61f8      	str	r0, [r7, #28]
        break;
 8004748:	e009      	b.n	800475e <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800474a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800474e:	61fb      	str	r3, [r7, #28]
        break;
 8004750:	e005      	b.n	800475e <UART_SetConfig+0x3fe>
      default:
        pclk = 0U;
 8004752:	2300      	movs	r3, #0
 8004754:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004756:	2301      	movs	r3, #1
 8004758:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800475c:	bf00      	nop
    }

    if (pclk != 0U)
 800475e:	69fb      	ldr	r3, [r7, #28]
 8004760:	2b00      	cmp	r3, #0
 8004762:	d019      	beq.n	8004798 <UART_SetConfig+0x438>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	685b      	ldr	r3, [r3, #4]
 8004768:	085a      	lsrs	r2, r3, #1
 800476a:	69fb      	ldr	r3, [r7, #28]
 800476c:	441a      	add	r2, r3
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	685b      	ldr	r3, [r3, #4]
 8004772:	fbb2 f3f3 	udiv	r3, r2, r3
 8004776:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004778:	69bb      	ldr	r3, [r7, #24]
 800477a:	2b0f      	cmp	r3, #15
 800477c:	d909      	bls.n	8004792 <UART_SetConfig+0x432>
 800477e:	69bb      	ldr	r3, [r7, #24]
 8004780:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004784:	d205      	bcs.n	8004792 <UART_SetConfig+0x432>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004786:	69bb      	ldr	r3, [r7, #24]
 8004788:	b29a      	uxth	r2, r3
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	60da      	str	r2, [r3, #12]
 8004790:	e002      	b.n	8004798 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 8004792:	2301      	movs	r3, #1
 8004794:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	2200      	movs	r2, #0
 800479c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	2200      	movs	r2, #0
 80047a2:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80047a4:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 80047a8:	4618      	mov	r0, r3
 80047aa:	3728      	adds	r7, #40	@ 0x28
 80047ac:	46bd      	mov	sp, r7
 80047ae:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80047b2:	bf00      	nop
 80047b4:	00f42400 	.word	0x00f42400

080047b8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80047b8:	b480      	push	{r7}
 80047ba:	b083      	sub	sp, #12
 80047bc:	af00      	add	r7, sp, #0
 80047be:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047c4:	f003 0308 	and.w	r3, r3, #8
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d00a      	beq.n	80047e2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	685b      	ldr	r3, [r3, #4]
 80047d2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	430a      	orrs	r2, r1
 80047e0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047e6:	f003 0301 	and.w	r3, r3, #1
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d00a      	beq.n	8004804 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	685b      	ldr	r3, [r3, #4]
 80047f4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	430a      	orrs	r2, r1
 8004802:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004808:	f003 0302 	and.w	r3, r3, #2
 800480c:	2b00      	cmp	r3, #0
 800480e:	d00a      	beq.n	8004826 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	685b      	ldr	r3, [r3, #4]
 8004816:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	430a      	orrs	r2, r1
 8004824:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800482a:	f003 0304 	and.w	r3, r3, #4
 800482e:	2b00      	cmp	r3, #0
 8004830:	d00a      	beq.n	8004848 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	685b      	ldr	r3, [r3, #4]
 8004838:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	430a      	orrs	r2, r1
 8004846:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800484c:	f003 0310 	and.w	r3, r3, #16
 8004850:	2b00      	cmp	r3, #0
 8004852:	d00a      	beq.n	800486a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	689b      	ldr	r3, [r3, #8]
 800485a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	430a      	orrs	r2, r1
 8004868:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800486e:	f003 0320 	and.w	r3, r3, #32
 8004872:	2b00      	cmp	r3, #0
 8004874:	d00a      	beq.n	800488c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	689b      	ldr	r3, [r3, #8]
 800487c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	430a      	orrs	r2, r1
 800488a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004890:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004894:	2b00      	cmp	r3, #0
 8004896:	d01a      	beq.n	80048ce <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	685b      	ldr	r3, [r3, #4]
 800489e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	430a      	orrs	r2, r1
 80048ac:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048b2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80048b6:	d10a      	bne.n	80048ce <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	685b      	ldr	r3, [r3, #4]
 80048be:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	430a      	orrs	r2, r1
 80048cc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d00a      	beq.n	80048f0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	685b      	ldr	r3, [r3, #4]
 80048e0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	430a      	orrs	r2, r1
 80048ee:	605a      	str	r2, [r3, #4]
  }
}
 80048f0:	bf00      	nop
 80048f2:	370c      	adds	r7, #12
 80048f4:	46bd      	mov	sp, r7
 80048f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048fa:	4770      	bx	lr

080048fc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80048fc:	b580      	push	{r7, lr}
 80048fe:	b098      	sub	sp, #96	@ 0x60
 8004900:	af02      	add	r7, sp, #8
 8004902:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	2200      	movs	r2, #0
 8004908:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800490c:	f7fc fa66 	bl	8000ddc <HAL_GetTick>
 8004910:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	f003 0308 	and.w	r3, r3, #8
 800491c:	2b08      	cmp	r3, #8
 800491e:	d12e      	bne.n	800497e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004920:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004924:	9300      	str	r3, [sp, #0]
 8004926:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004928:	2200      	movs	r2, #0
 800492a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800492e:	6878      	ldr	r0, [r7, #4]
 8004930:	f000 f88c 	bl	8004a4c <UART_WaitOnFlagUntilTimeout>
 8004934:	4603      	mov	r3, r0
 8004936:	2b00      	cmp	r3, #0
 8004938:	d021      	beq.n	800497e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004940:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004942:	e853 3f00 	ldrex	r3, [r3]
 8004946:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004948:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800494a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800494e:	653b      	str	r3, [r7, #80]	@ 0x50
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	461a      	mov	r2, r3
 8004956:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004958:	647b      	str	r3, [r7, #68]	@ 0x44
 800495a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800495c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800495e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004960:	e841 2300 	strex	r3, r2, [r1]
 8004964:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004966:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004968:	2b00      	cmp	r3, #0
 800496a:	d1e6      	bne.n	800493a <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	2220      	movs	r2, #32
 8004970:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	2200      	movs	r2, #0
 8004976:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800497a:	2303      	movs	r3, #3
 800497c:	e062      	b.n	8004a44 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	f003 0304 	and.w	r3, r3, #4
 8004988:	2b04      	cmp	r3, #4
 800498a:	d149      	bne.n	8004a20 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800498c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004990:	9300      	str	r3, [sp, #0]
 8004992:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004994:	2200      	movs	r2, #0
 8004996:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800499a:	6878      	ldr	r0, [r7, #4]
 800499c:	f000 f856 	bl	8004a4c <UART_WaitOnFlagUntilTimeout>
 80049a0:	4603      	mov	r3, r0
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d03c      	beq.n	8004a20 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049ae:	e853 3f00 	ldrex	r3, [r3]
 80049b2:	623b      	str	r3, [r7, #32]
   return(result);
 80049b4:	6a3b      	ldr	r3, [r7, #32]
 80049b6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80049ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	461a      	mov	r2, r3
 80049c2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80049c4:	633b      	str	r3, [r7, #48]	@ 0x30
 80049c6:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049c8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80049ca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80049cc:	e841 2300 	strex	r3, r2, [r1]
 80049d0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80049d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d1e6      	bne.n	80049a6 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	3308      	adds	r3, #8
 80049de:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049e0:	693b      	ldr	r3, [r7, #16]
 80049e2:	e853 3f00 	ldrex	r3, [r3]
 80049e6:	60fb      	str	r3, [r7, #12]
   return(result);
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	f023 0301 	bic.w	r3, r3, #1
 80049ee:	64bb      	str	r3, [r7, #72]	@ 0x48
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	3308      	adds	r3, #8
 80049f6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80049f8:	61fa      	str	r2, [r7, #28]
 80049fa:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049fc:	69b9      	ldr	r1, [r7, #24]
 80049fe:	69fa      	ldr	r2, [r7, #28]
 8004a00:	e841 2300 	strex	r3, r2, [r1]
 8004a04:	617b      	str	r3, [r7, #20]
   return(result);
 8004a06:	697b      	ldr	r3, [r7, #20]
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d1e5      	bne.n	80049d8 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	2220      	movs	r2, #32
 8004a10:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	2200      	movs	r2, #0
 8004a18:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004a1c:	2303      	movs	r3, #3
 8004a1e:	e011      	b.n	8004a44 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	2220      	movs	r2, #32
 8004a24:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	2220      	movs	r2, #32
 8004a2a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	2200      	movs	r2, #0
 8004a32:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	2200      	movs	r2, #0
 8004a38:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	2200      	movs	r2, #0
 8004a3e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8004a42:	2300      	movs	r3, #0
}
 8004a44:	4618      	mov	r0, r3
 8004a46:	3758      	adds	r7, #88	@ 0x58
 8004a48:	46bd      	mov	sp, r7
 8004a4a:	bd80      	pop	{r7, pc}

08004a4c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004a4c:	b580      	push	{r7, lr}
 8004a4e:	b084      	sub	sp, #16
 8004a50:	af00      	add	r7, sp, #0
 8004a52:	60f8      	str	r0, [r7, #12]
 8004a54:	60b9      	str	r1, [r7, #8]
 8004a56:	603b      	str	r3, [r7, #0]
 8004a58:	4613      	mov	r3, r2
 8004a5a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004a5c:	e04f      	b.n	8004afe <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004a5e:	69bb      	ldr	r3, [r7, #24]
 8004a60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a64:	d04b      	beq.n	8004afe <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a66:	f7fc f9b9 	bl	8000ddc <HAL_GetTick>
 8004a6a:	4602      	mov	r2, r0
 8004a6c:	683b      	ldr	r3, [r7, #0]
 8004a6e:	1ad3      	subs	r3, r2, r3
 8004a70:	69ba      	ldr	r2, [r7, #24]
 8004a72:	429a      	cmp	r2, r3
 8004a74:	d302      	bcc.n	8004a7c <UART_WaitOnFlagUntilTimeout+0x30>
 8004a76:	69bb      	ldr	r3, [r7, #24]
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d101      	bne.n	8004a80 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004a7c:	2303      	movs	r3, #3
 8004a7e:	e04e      	b.n	8004b1e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	f003 0304 	and.w	r3, r3, #4
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d037      	beq.n	8004afe <UART_WaitOnFlagUntilTimeout+0xb2>
 8004a8e:	68bb      	ldr	r3, [r7, #8]
 8004a90:	2b80      	cmp	r3, #128	@ 0x80
 8004a92:	d034      	beq.n	8004afe <UART_WaitOnFlagUntilTimeout+0xb2>
 8004a94:	68bb      	ldr	r3, [r7, #8]
 8004a96:	2b40      	cmp	r3, #64	@ 0x40
 8004a98:	d031      	beq.n	8004afe <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	69db      	ldr	r3, [r3, #28]
 8004aa0:	f003 0308 	and.w	r3, r3, #8
 8004aa4:	2b08      	cmp	r3, #8
 8004aa6:	d110      	bne.n	8004aca <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	2208      	movs	r2, #8
 8004aae:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004ab0:	68f8      	ldr	r0, [r7, #12]
 8004ab2:	f000 f838 	bl	8004b26 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	2208      	movs	r2, #8
 8004aba:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	2200      	movs	r2, #0
 8004ac2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8004ac6:	2301      	movs	r3, #1
 8004ac8:	e029      	b.n	8004b1e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	69db      	ldr	r3, [r3, #28]
 8004ad0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004ad4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004ad8:	d111      	bne.n	8004afe <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004ae2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004ae4:	68f8      	ldr	r0, [r7, #12]
 8004ae6:	f000 f81e 	bl	8004b26 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	2220      	movs	r2, #32
 8004aee:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	2200      	movs	r2, #0
 8004af6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8004afa:	2303      	movs	r3, #3
 8004afc:	e00f      	b.n	8004b1e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	69da      	ldr	r2, [r3, #28]
 8004b04:	68bb      	ldr	r3, [r7, #8]
 8004b06:	4013      	ands	r3, r2
 8004b08:	68ba      	ldr	r2, [r7, #8]
 8004b0a:	429a      	cmp	r2, r3
 8004b0c:	bf0c      	ite	eq
 8004b0e:	2301      	moveq	r3, #1
 8004b10:	2300      	movne	r3, #0
 8004b12:	b2db      	uxtb	r3, r3
 8004b14:	461a      	mov	r2, r3
 8004b16:	79fb      	ldrb	r3, [r7, #7]
 8004b18:	429a      	cmp	r2, r3
 8004b1a:	d0a0      	beq.n	8004a5e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004b1c:	2300      	movs	r3, #0
}
 8004b1e:	4618      	mov	r0, r3
 8004b20:	3710      	adds	r7, #16
 8004b22:	46bd      	mov	sp, r7
 8004b24:	bd80      	pop	{r7, pc}

08004b26 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004b26:	b480      	push	{r7}
 8004b28:	b095      	sub	sp, #84	@ 0x54
 8004b2a:	af00      	add	r7, sp, #0
 8004b2c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b34:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004b36:	e853 3f00 	ldrex	r3, [r3]
 8004b3a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004b3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b3e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004b42:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	461a      	mov	r2, r3
 8004b4a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004b4c:	643b      	str	r3, [r7, #64]	@ 0x40
 8004b4e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b50:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004b52:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004b54:	e841 2300 	strex	r3, r2, [r1]
 8004b58:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004b5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d1e6      	bne.n	8004b2e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	3308      	adds	r3, #8
 8004b66:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b68:	6a3b      	ldr	r3, [r7, #32]
 8004b6a:	e853 3f00 	ldrex	r3, [r3]
 8004b6e:	61fb      	str	r3, [r7, #28]
   return(result);
 8004b70:	69fb      	ldr	r3, [r7, #28]
 8004b72:	f023 0301 	bic.w	r3, r3, #1
 8004b76:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	3308      	adds	r3, #8
 8004b7e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004b80:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004b82:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b84:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004b86:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004b88:	e841 2300 	strex	r3, r2, [r1]
 8004b8c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004b8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d1e5      	bne.n	8004b60 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004b98:	2b01      	cmp	r3, #1
 8004b9a:	d118      	bne.n	8004bce <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	e853 3f00 	ldrex	r3, [r3]
 8004ba8:	60bb      	str	r3, [r7, #8]
   return(result);
 8004baa:	68bb      	ldr	r3, [r7, #8]
 8004bac:	f023 0310 	bic.w	r3, r3, #16
 8004bb0:	647b      	str	r3, [r7, #68]	@ 0x44
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	461a      	mov	r2, r3
 8004bb8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004bba:	61bb      	str	r3, [r7, #24]
 8004bbc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bbe:	6979      	ldr	r1, [r7, #20]
 8004bc0:	69ba      	ldr	r2, [r7, #24]
 8004bc2:	e841 2300 	strex	r3, r2, [r1]
 8004bc6:	613b      	str	r3, [r7, #16]
   return(result);
 8004bc8:	693b      	ldr	r3, [r7, #16]
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d1e6      	bne.n	8004b9c <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	2220      	movs	r2, #32
 8004bd2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	2200      	movs	r2, #0
 8004bda:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	2200      	movs	r2, #0
 8004be0:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8004be2:	bf00      	nop
 8004be4:	3754      	adds	r7, #84	@ 0x54
 8004be6:	46bd      	mov	sp, r7
 8004be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bec:	4770      	bx	lr
	...

08004bf0 <siprintf>:
 8004bf0:	b40e      	push	{r1, r2, r3}
 8004bf2:	b500      	push	{lr}
 8004bf4:	b09c      	sub	sp, #112	@ 0x70
 8004bf6:	ab1d      	add	r3, sp, #116	@ 0x74
 8004bf8:	9002      	str	r0, [sp, #8]
 8004bfa:	9006      	str	r0, [sp, #24]
 8004bfc:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8004c00:	4809      	ldr	r0, [pc, #36]	@ (8004c28 <siprintf+0x38>)
 8004c02:	9107      	str	r1, [sp, #28]
 8004c04:	9104      	str	r1, [sp, #16]
 8004c06:	4909      	ldr	r1, [pc, #36]	@ (8004c2c <siprintf+0x3c>)
 8004c08:	f853 2b04 	ldr.w	r2, [r3], #4
 8004c0c:	9105      	str	r1, [sp, #20]
 8004c0e:	6800      	ldr	r0, [r0, #0]
 8004c10:	9301      	str	r3, [sp, #4]
 8004c12:	a902      	add	r1, sp, #8
 8004c14:	f000 f9a6 	bl	8004f64 <_svfiprintf_r>
 8004c18:	9b02      	ldr	r3, [sp, #8]
 8004c1a:	2200      	movs	r2, #0
 8004c1c:	701a      	strb	r2, [r3, #0]
 8004c1e:	b01c      	add	sp, #112	@ 0x70
 8004c20:	f85d eb04 	ldr.w	lr, [sp], #4
 8004c24:	b003      	add	sp, #12
 8004c26:	4770      	bx	lr
 8004c28:	2000000c 	.word	0x2000000c
 8004c2c:	ffff0208 	.word	0xffff0208

08004c30 <memset>:
 8004c30:	4402      	add	r2, r0
 8004c32:	4603      	mov	r3, r0
 8004c34:	4293      	cmp	r3, r2
 8004c36:	d100      	bne.n	8004c3a <memset+0xa>
 8004c38:	4770      	bx	lr
 8004c3a:	f803 1b01 	strb.w	r1, [r3], #1
 8004c3e:	e7f9      	b.n	8004c34 <memset+0x4>

08004c40 <strncmp>:
 8004c40:	b510      	push	{r4, lr}
 8004c42:	b16a      	cbz	r2, 8004c60 <strncmp+0x20>
 8004c44:	3901      	subs	r1, #1
 8004c46:	1884      	adds	r4, r0, r2
 8004c48:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004c4c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8004c50:	429a      	cmp	r2, r3
 8004c52:	d103      	bne.n	8004c5c <strncmp+0x1c>
 8004c54:	42a0      	cmp	r0, r4
 8004c56:	d001      	beq.n	8004c5c <strncmp+0x1c>
 8004c58:	2a00      	cmp	r2, #0
 8004c5a:	d1f5      	bne.n	8004c48 <strncmp+0x8>
 8004c5c:	1ad0      	subs	r0, r2, r3
 8004c5e:	bd10      	pop	{r4, pc}
 8004c60:	4610      	mov	r0, r2
 8004c62:	e7fc      	b.n	8004c5e <strncmp+0x1e>

08004c64 <__errno>:
 8004c64:	4b01      	ldr	r3, [pc, #4]	@ (8004c6c <__errno+0x8>)
 8004c66:	6818      	ldr	r0, [r3, #0]
 8004c68:	4770      	bx	lr
 8004c6a:	bf00      	nop
 8004c6c:	2000000c 	.word	0x2000000c

08004c70 <__libc_init_array>:
 8004c70:	b570      	push	{r4, r5, r6, lr}
 8004c72:	4d0d      	ldr	r5, [pc, #52]	@ (8004ca8 <__libc_init_array+0x38>)
 8004c74:	4c0d      	ldr	r4, [pc, #52]	@ (8004cac <__libc_init_array+0x3c>)
 8004c76:	1b64      	subs	r4, r4, r5
 8004c78:	10a4      	asrs	r4, r4, #2
 8004c7a:	2600      	movs	r6, #0
 8004c7c:	42a6      	cmp	r6, r4
 8004c7e:	d109      	bne.n	8004c94 <__libc_init_array+0x24>
 8004c80:	4d0b      	ldr	r5, [pc, #44]	@ (8004cb0 <__libc_init_array+0x40>)
 8004c82:	4c0c      	ldr	r4, [pc, #48]	@ (8004cb4 <__libc_init_array+0x44>)
 8004c84:	f000 fc66 	bl	8005554 <_init>
 8004c88:	1b64      	subs	r4, r4, r5
 8004c8a:	10a4      	asrs	r4, r4, #2
 8004c8c:	2600      	movs	r6, #0
 8004c8e:	42a6      	cmp	r6, r4
 8004c90:	d105      	bne.n	8004c9e <__libc_init_array+0x2e>
 8004c92:	bd70      	pop	{r4, r5, r6, pc}
 8004c94:	f855 3b04 	ldr.w	r3, [r5], #4
 8004c98:	4798      	blx	r3
 8004c9a:	3601      	adds	r6, #1
 8004c9c:	e7ee      	b.n	8004c7c <__libc_init_array+0xc>
 8004c9e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004ca2:	4798      	blx	r3
 8004ca4:	3601      	adds	r6, #1
 8004ca6:	e7f2      	b.n	8004c8e <__libc_init_array+0x1e>
 8004ca8:	08005600 	.word	0x08005600
 8004cac:	08005600 	.word	0x08005600
 8004cb0:	08005600 	.word	0x08005600
 8004cb4:	08005604 	.word	0x08005604

08004cb8 <__retarget_lock_acquire_recursive>:
 8004cb8:	4770      	bx	lr

08004cba <__retarget_lock_release_recursive>:
 8004cba:	4770      	bx	lr

08004cbc <_free_r>:
 8004cbc:	b538      	push	{r3, r4, r5, lr}
 8004cbe:	4605      	mov	r5, r0
 8004cc0:	2900      	cmp	r1, #0
 8004cc2:	d041      	beq.n	8004d48 <_free_r+0x8c>
 8004cc4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004cc8:	1f0c      	subs	r4, r1, #4
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	bfb8      	it	lt
 8004cce:	18e4      	addlt	r4, r4, r3
 8004cd0:	f000 f8e0 	bl	8004e94 <__malloc_lock>
 8004cd4:	4a1d      	ldr	r2, [pc, #116]	@ (8004d4c <_free_r+0x90>)
 8004cd6:	6813      	ldr	r3, [r2, #0]
 8004cd8:	b933      	cbnz	r3, 8004ce8 <_free_r+0x2c>
 8004cda:	6063      	str	r3, [r4, #4]
 8004cdc:	6014      	str	r4, [r2, #0]
 8004cde:	4628      	mov	r0, r5
 8004ce0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004ce4:	f000 b8dc 	b.w	8004ea0 <__malloc_unlock>
 8004ce8:	42a3      	cmp	r3, r4
 8004cea:	d908      	bls.n	8004cfe <_free_r+0x42>
 8004cec:	6820      	ldr	r0, [r4, #0]
 8004cee:	1821      	adds	r1, r4, r0
 8004cf0:	428b      	cmp	r3, r1
 8004cf2:	bf01      	itttt	eq
 8004cf4:	6819      	ldreq	r1, [r3, #0]
 8004cf6:	685b      	ldreq	r3, [r3, #4]
 8004cf8:	1809      	addeq	r1, r1, r0
 8004cfa:	6021      	streq	r1, [r4, #0]
 8004cfc:	e7ed      	b.n	8004cda <_free_r+0x1e>
 8004cfe:	461a      	mov	r2, r3
 8004d00:	685b      	ldr	r3, [r3, #4]
 8004d02:	b10b      	cbz	r3, 8004d08 <_free_r+0x4c>
 8004d04:	42a3      	cmp	r3, r4
 8004d06:	d9fa      	bls.n	8004cfe <_free_r+0x42>
 8004d08:	6811      	ldr	r1, [r2, #0]
 8004d0a:	1850      	adds	r0, r2, r1
 8004d0c:	42a0      	cmp	r0, r4
 8004d0e:	d10b      	bne.n	8004d28 <_free_r+0x6c>
 8004d10:	6820      	ldr	r0, [r4, #0]
 8004d12:	4401      	add	r1, r0
 8004d14:	1850      	adds	r0, r2, r1
 8004d16:	4283      	cmp	r3, r0
 8004d18:	6011      	str	r1, [r2, #0]
 8004d1a:	d1e0      	bne.n	8004cde <_free_r+0x22>
 8004d1c:	6818      	ldr	r0, [r3, #0]
 8004d1e:	685b      	ldr	r3, [r3, #4]
 8004d20:	6053      	str	r3, [r2, #4]
 8004d22:	4408      	add	r0, r1
 8004d24:	6010      	str	r0, [r2, #0]
 8004d26:	e7da      	b.n	8004cde <_free_r+0x22>
 8004d28:	d902      	bls.n	8004d30 <_free_r+0x74>
 8004d2a:	230c      	movs	r3, #12
 8004d2c:	602b      	str	r3, [r5, #0]
 8004d2e:	e7d6      	b.n	8004cde <_free_r+0x22>
 8004d30:	6820      	ldr	r0, [r4, #0]
 8004d32:	1821      	adds	r1, r4, r0
 8004d34:	428b      	cmp	r3, r1
 8004d36:	bf04      	itt	eq
 8004d38:	6819      	ldreq	r1, [r3, #0]
 8004d3a:	685b      	ldreq	r3, [r3, #4]
 8004d3c:	6063      	str	r3, [r4, #4]
 8004d3e:	bf04      	itt	eq
 8004d40:	1809      	addeq	r1, r1, r0
 8004d42:	6021      	streq	r1, [r4, #0]
 8004d44:	6054      	str	r4, [r2, #4]
 8004d46:	e7ca      	b.n	8004cde <_free_r+0x22>
 8004d48:	bd38      	pop	{r3, r4, r5, pc}
 8004d4a:	bf00      	nop
 8004d4c:	20000330 	.word	0x20000330

08004d50 <sbrk_aligned>:
 8004d50:	b570      	push	{r4, r5, r6, lr}
 8004d52:	4e0f      	ldr	r6, [pc, #60]	@ (8004d90 <sbrk_aligned+0x40>)
 8004d54:	460c      	mov	r4, r1
 8004d56:	6831      	ldr	r1, [r6, #0]
 8004d58:	4605      	mov	r5, r0
 8004d5a:	b911      	cbnz	r1, 8004d62 <sbrk_aligned+0x12>
 8004d5c:	f000 fba6 	bl	80054ac <_sbrk_r>
 8004d60:	6030      	str	r0, [r6, #0]
 8004d62:	4621      	mov	r1, r4
 8004d64:	4628      	mov	r0, r5
 8004d66:	f000 fba1 	bl	80054ac <_sbrk_r>
 8004d6a:	1c43      	adds	r3, r0, #1
 8004d6c:	d103      	bne.n	8004d76 <sbrk_aligned+0x26>
 8004d6e:	f04f 34ff 	mov.w	r4, #4294967295
 8004d72:	4620      	mov	r0, r4
 8004d74:	bd70      	pop	{r4, r5, r6, pc}
 8004d76:	1cc4      	adds	r4, r0, #3
 8004d78:	f024 0403 	bic.w	r4, r4, #3
 8004d7c:	42a0      	cmp	r0, r4
 8004d7e:	d0f8      	beq.n	8004d72 <sbrk_aligned+0x22>
 8004d80:	1a21      	subs	r1, r4, r0
 8004d82:	4628      	mov	r0, r5
 8004d84:	f000 fb92 	bl	80054ac <_sbrk_r>
 8004d88:	3001      	adds	r0, #1
 8004d8a:	d1f2      	bne.n	8004d72 <sbrk_aligned+0x22>
 8004d8c:	e7ef      	b.n	8004d6e <sbrk_aligned+0x1e>
 8004d8e:	bf00      	nop
 8004d90:	2000032c 	.word	0x2000032c

08004d94 <_malloc_r>:
 8004d94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004d98:	1ccd      	adds	r5, r1, #3
 8004d9a:	f025 0503 	bic.w	r5, r5, #3
 8004d9e:	3508      	adds	r5, #8
 8004da0:	2d0c      	cmp	r5, #12
 8004da2:	bf38      	it	cc
 8004da4:	250c      	movcc	r5, #12
 8004da6:	2d00      	cmp	r5, #0
 8004da8:	4606      	mov	r6, r0
 8004daa:	db01      	blt.n	8004db0 <_malloc_r+0x1c>
 8004dac:	42a9      	cmp	r1, r5
 8004dae:	d904      	bls.n	8004dba <_malloc_r+0x26>
 8004db0:	230c      	movs	r3, #12
 8004db2:	6033      	str	r3, [r6, #0]
 8004db4:	2000      	movs	r0, #0
 8004db6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004dba:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004e90 <_malloc_r+0xfc>
 8004dbe:	f000 f869 	bl	8004e94 <__malloc_lock>
 8004dc2:	f8d8 3000 	ldr.w	r3, [r8]
 8004dc6:	461c      	mov	r4, r3
 8004dc8:	bb44      	cbnz	r4, 8004e1c <_malloc_r+0x88>
 8004dca:	4629      	mov	r1, r5
 8004dcc:	4630      	mov	r0, r6
 8004dce:	f7ff ffbf 	bl	8004d50 <sbrk_aligned>
 8004dd2:	1c43      	adds	r3, r0, #1
 8004dd4:	4604      	mov	r4, r0
 8004dd6:	d158      	bne.n	8004e8a <_malloc_r+0xf6>
 8004dd8:	f8d8 4000 	ldr.w	r4, [r8]
 8004ddc:	4627      	mov	r7, r4
 8004dde:	2f00      	cmp	r7, #0
 8004de0:	d143      	bne.n	8004e6a <_malloc_r+0xd6>
 8004de2:	2c00      	cmp	r4, #0
 8004de4:	d04b      	beq.n	8004e7e <_malloc_r+0xea>
 8004de6:	6823      	ldr	r3, [r4, #0]
 8004de8:	4639      	mov	r1, r7
 8004dea:	4630      	mov	r0, r6
 8004dec:	eb04 0903 	add.w	r9, r4, r3
 8004df0:	f000 fb5c 	bl	80054ac <_sbrk_r>
 8004df4:	4581      	cmp	r9, r0
 8004df6:	d142      	bne.n	8004e7e <_malloc_r+0xea>
 8004df8:	6821      	ldr	r1, [r4, #0]
 8004dfa:	1a6d      	subs	r5, r5, r1
 8004dfc:	4629      	mov	r1, r5
 8004dfe:	4630      	mov	r0, r6
 8004e00:	f7ff ffa6 	bl	8004d50 <sbrk_aligned>
 8004e04:	3001      	adds	r0, #1
 8004e06:	d03a      	beq.n	8004e7e <_malloc_r+0xea>
 8004e08:	6823      	ldr	r3, [r4, #0]
 8004e0a:	442b      	add	r3, r5
 8004e0c:	6023      	str	r3, [r4, #0]
 8004e0e:	f8d8 3000 	ldr.w	r3, [r8]
 8004e12:	685a      	ldr	r2, [r3, #4]
 8004e14:	bb62      	cbnz	r2, 8004e70 <_malloc_r+0xdc>
 8004e16:	f8c8 7000 	str.w	r7, [r8]
 8004e1a:	e00f      	b.n	8004e3c <_malloc_r+0xa8>
 8004e1c:	6822      	ldr	r2, [r4, #0]
 8004e1e:	1b52      	subs	r2, r2, r5
 8004e20:	d420      	bmi.n	8004e64 <_malloc_r+0xd0>
 8004e22:	2a0b      	cmp	r2, #11
 8004e24:	d917      	bls.n	8004e56 <_malloc_r+0xc2>
 8004e26:	1961      	adds	r1, r4, r5
 8004e28:	42a3      	cmp	r3, r4
 8004e2a:	6025      	str	r5, [r4, #0]
 8004e2c:	bf18      	it	ne
 8004e2e:	6059      	strne	r1, [r3, #4]
 8004e30:	6863      	ldr	r3, [r4, #4]
 8004e32:	bf08      	it	eq
 8004e34:	f8c8 1000 	streq.w	r1, [r8]
 8004e38:	5162      	str	r2, [r4, r5]
 8004e3a:	604b      	str	r3, [r1, #4]
 8004e3c:	4630      	mov	r0, r6
 8004e3e:	f000 f82f 	bl	8004ea0 <__malloc_unlock>
 8004e42:	f104 000b 	add.w	r0, r4, #11
 8004e46:	1d23      	adds	r3, r4, #4
 8004e48:	f020 0007 	bic.w	r0, r0, #7
 8004e4c:	1ac2      	subs	r2, r0, r3
 8004e4e:	bf1c      	itt	ne
 8004e50:	1a1b      	subne	r3, r3, r0
 8004e52:	50a3      	strne	r3, [r4, r2]
 8004e54:	e7af      	b.n	8004db6 <_malloc_r+0x22>
 8004e56:	6862      	ldr	r2, [r4, #4]
 8004e58:	42a3      	cmp	r3, r4
 8004e5a:	bf0c      	ite	eq
 8004e5c:	f8c8 2000 	streq.w	r2, [r8]
 8004e60:	605a      	strne	r2, [r3, #4]
 8004e62:	e7eb      	b.n	8004e3c <_malloc_r+0xa8>
 8004e64:	4623      	mov	r3, r4
 8004e66:	6864      	ldr	r4, [r4, #4]
 8004e68:	e7ae      	b.n	8004dc8 <_malloc_r+0x34>
 8004e6a:	463c      	mov	r4, r7
 8004e6c:	687f      	ldr	r7, [r7, #4]
 8004e6e:	e7b6      	b.n	8004dde <_malloc_r+0x4a>
 8004e70:	461a      	mov	r2, r3
 8004e72:	685b      	ldr	r3, [r3, #4]
 8004e74:	42a3      	cmp	r3, r4
 8004e76:	d1fb      	bne.n	8004e70 <_malloc_r+0xdc>
 8004e78:	2300      	movs	r3, #0
 8004e7a:	6053      	str	r3, [r2, #4]
 8004e7c:	e7de      	b.n	8004e3c <_malloc_r+0xa8>
 8004e7e:	230c      	movs	r3, #12
 8004e80:	6033      	str	r3, [r6, #0]
 8004e82:	4630      	mov	r0, r6
 8004e84:	f000 f80c 	bl	8004ea0 <__malloc_unlock>
 8004e88:	e794      	b.n	8004db4 <_malloc_r+0x20>
 8004e8a:	6005      	str	r5, [r0, #0]
 8004e8c:	e7d6      	b.n	8004e3c <_malloc_r+0xa8>
 8004e8e:	bf00      	nop
 8004e90:	20000330 	.word	0x20000330

08004e94 <__malloc_lock>:
 8004e94:	4801      	ldr	r0, [pc, #4]	@ (8004e9c <__malloc_lock+0x8>)
 8004e96:	f7ff bf0f 	b.w	8004cb8 <__retarget_lock_acquire_recursive>
 8004e9a:	bf00      	nop
 8004e9c:	20000328 	.word	0x20000328

08004ea0 <__malloc_unlock>:
 8004ea0:	4801      	ldr	r0, [pc, #4]	@ (8004ea8 <__malloc_unlock+0x8>)
 8004ea2:	f7ff bf0a 	b.w	8004cba <__retarget_lock_release_recursive>
 8004ea6:	bf00      	nop
 8004ea8:	20000328 	.word	0x20000328

08004eac <__ssputs_r>:
 8004eac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004eb0:	688e      	ldr	r6, [r1, #8]
 8004eb2:	461f      	mov	r7, r3
 8004eb4:	42be      	cmp	r6, r7
 8004eb6:	680b      	ldr	r3, [r1, #0]
 8004eb8:	4682      	mov	sl, r0
 8004eba:	460c      	mov	r4, r1
 8004ebc:	4690      	mov	r8, r2
 8004ebe:	d82d      	bhi.n	8004f1c <__ssputs_r+0x70>
 8004ec0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004ec4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8004ec8:	d026      	beq.n	8004f18 <__ssputs_r+0x6c>
 8004eca:	6965      	ldr	r5, [r4, #20]
 8004ecc:	6909      	ldr	r1, [r1, #16]
 8004ece:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004ed2:	eba3 0901 	sub.w	r9, r3, r1
 8004ed6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004eda:	1c7b      	adds	r3, r7, #1
 8004edc:	444b      	add	r3, r9
 8004ede:	106d      	asrs	r5, r5, #1
 8004ee0:	429d      	cmp	r5, r3
 8004ee2:	bf38      	it	cc
 8004ee4:	461d      	movcc	r5, r3
 8004ee6:	0553      	lsls	r3, r2, #21
 8004ee8:	d527      	bpl.n	8004f3a <__ssputs_r+0x8e>
 8004eea:	4629      	mov	r1, r5
 8004eec:	f7ff ff52 	bl	8004d94 <_malloc_r>
 8004ef0:	4606      	mov	r6, r0
 8004ef2:	b360      	cbz	r0, 8004f4e <__ssputs_r+0xa2>
 8004ef4:	6921      	ldr	r1, [r4, #16]
 8004ef6:	464a      	mov	r2, r9
 8004ef8:	f000 fae8 	bl	80054cc <memcpy>
 8004efc:	89a3      	ldrh	r3, [r4, #12]
 8004efe:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8004f02:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004f06:	81a3      	strh	r3, [r4, #12]
 8004f08:	6126      	str	r6, [r4, #16]
 8004f0a:	6165      	str	r5, [r4, #20]
 8004f0c:	444e      	add	r6, r9
 8004f0e:	eba5 0509 	sub.w	r5, r5, r9
 8004f12:	6026      	str	r6, [r4, #0]
 8004f14:	60a5      	str	r5, [r4, #8]
 8004f16:	463e      	mov	r6, r7
 8004f18:	42be      	cmp	r6, r7
 8004f1a:	d900      	bls.n	8004f1e <__ssputs_r+0x72>
 8004f1c:	463e      	mov	r6, r7
 8004f1e:	6820      	ldr	r0, [r4, #0]
 8004f20:	4632      	mov	r2, r6
 8004f22:	4641      	mov	r1, r8
 8004f24:	f000 faa8 	bl	8005478 <memmove>
 8004f28:	68a3      	ldr	r3, [r4, #8]
 8004f2a:	1b9b      	subs	r3, r3, r6
 8004f2c:	60a3      	str	r3, [r4, #8]
 8004f2e:	6823      	ldr	r3, [r4, #0]
 8004f30:	4433      	add	r3, r6
 8004f32:	6023      	str	r3, [r4, #0]
 8004f34:	2000      	movs	r0, #0
 8004f36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004f3a:	462a      	mov	r2, r5
 8004f3c:	f000 fad4 	bl	80054e8 <_realloc_r>
 8004f40:	4606      	mov	r6, r0
 8004f42:	2800      	cmp	r0, #0
 8004f44:	d1e0      	bne.n	8004f08 <__ssputs_r+0x5c>
 8004f46:	6921      	ldr	r1, [r4, #16]
 8004f48:	4650      	mov	r0, sl
 8004f4a:	f7ff feb7 	bl	8004cbc <_free_r>
 8004f4e:	230c      	movs	r3, #12
 8004f50:	f8ca 3000 	str.w	r3, [sl]
 8004f54:	89a3      	ldrh	r3, [r4, #12]
 8004f56:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004f5a:	81a3      	strh	r3, [r4, #12]
 8004f5c:	f04f 30ff 	mov.w	r0, #4294967295
 8004f60:	e7e9      	b.n	8004f36 <__ssputs_r+0x8a>
	...

08004f64 <_svfiprintf_r>:
 8004f64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f68:	4698      	mov	r8, r3
 8004f6a:	898b      	ldrh	r3, [r1, #12]
 8004f6c:	061b      	lsls	r3, r3, #24
 8004f6e:	b09d      	sub	sp, #116	@ 0x74
 8004f70:	4607      	mov	r7, r0
 8004f72:	460d      	mov	r5, r1
 8004f74:	4614      	mov	r4, r2
 8004f76:	d510      	bpl.n	8004f9a <_svfiprintf_r+0x36>
 8004f78:	690b      	ldr	r3, [r1, #16]
 8004f7a:	b973      	cbnz	r3, 8004f9a <_svfiprintf_r+0x36>
 8004f7c:	2140      	movs	r1, #64	@ 0x40
 8004f7e:	f7ff ff09 	bl	8004d94 <_malloc_r>
 8004f82:	6028      	str	r0, [r5, #0]
 8004f84:	6128      	str	r0, [r5, #16]
 8004f86:	b930      	cbnz	r0, 8004f96 <_svfiprintf_r+0x32>
 8004f88:	230c      	movs	r3, #12
 8004f8a:	603b      	str	r3, [r7, #0]
 8004f8c:	f04f 30ff 	mov.w	r0, #4294967295
 8004f90:	b01d      	add	sp, #116	@ 0x74
 8004f92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004f96:	2340      	movs	r3, #64	@ 0x40
 8004f98:	616b      	str	r3, [r5, #20]
 8004f9a:	2300      	movs	r3, #0
 8004f9c:	9309      	str	r3, [sp, #36]	@ 0x24
 8004f9e:	2320      	movs	r3, #32
 8004fa0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004fa4:	f8cd 800c 	str.w	r8, [sp, #12]
 8004fa8:	2330      	movs	r3, #48	@ 0x30
 8004faa:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8005148 <_svfiprintf_r+0x1e4>
 8004fae:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004fb2:	f04f 0901 	mov.w	r9, #1
 8004fb6:	4623      	mov	r3, r4
 8004fb8:	469a      	mov	sl, r3
 8004fba:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004fbe:	b10a      	cbz	r2, 8004fc4 <_svfiprintf_r+0x60>
 8004fc0:	2a25      	cmp	r2, #37	@ 0x25
 8004fc2:	d1f9      	bne.n	8004fb8 <_svfiprintf_r+0x54>
 8004fc4:	ebba 0b04 	subs.w	fp, sl, r4
 8004fc8:	d00b      	beq.n	8004fe2 <_svfiprintf_r+0x7e>
 8004fca:	465b      	mov	r3, fp
 8004fcc:	4622      	mov	r2, r4
 8004fce:	4629      	mov	r1, r5
 8004fd0:	4638      	mov	r0, r7
 8004fd2:	f7ff ff6b 	bl	8004eac <__ssputs_r>
 8004fd6:	3001      	adds	r0, #1
 8004fd8:	f000 80a7 	beq.w	800512a <_svfiprintf_r+0x1c6>
 8004fdc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004fde:	445a      	add	r2, fp
 8004fe0:	9209      	str	r2, [sp, #36]	@ 0x24
 8004fe2:	f89a 3000 	ldrb.w	r3, [sl]
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	f000 809f 	beq.w	800512a <_svfiprintf_r+0x1c6>
 8004fec:	2300      	movs	r3, #0
 8004fee:	f04f 32ff 	mov.w	r2, #4294967295
 8004ff2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004ff6:	f10a 0a01 	add.w	sl, sl, #1
 8004ffa:	9304      	str	r3, [sp, #16]
 8004ffc:	9307      	str	r3, [sp, #28]
 8004ffe:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005002:	931a      	str	r3, [sp, #104]	@ 0x68
 8005004:	4654      	mov	r4, sl
 8005006:	2205      	movs	r2, #5
 8005008:	f814 1b01 	ldrb.w	r1, [r4], #1
 800500c:	484e      	ldr	r0, [pc, #312]	@ (8005148 <_svfiprintf_r+0x1e4>)
 800500e:	f7fb f8e7 	bl	80001e0 <memchr>
 8005012:	9a04      	ldr	r2, [sp, #16]
 8005014:	b9d8      	cbnz	r0, 800504e <_svfiprintf_r+0xea>
 8005016:	06d0      	lsls	r0, r2, #27
 8005018:	bf44      	itt	mi
 800501a:	2320      	movmi	r3, #32
 800501c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005020:	0711      	lsls	r1, r2, #28
 8005022:	bf44      	itt	mi
 8005024:	232b      	movmi	r3, #43	@ 0x2b
 8005026:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800502a:	f89a 3000 	ldrb.w	r3, [sl]
 800502e:	2b2a      	cmp	r3, #42	@ 0x2a
 8005030:	d015      	beq.n	800505e <_svfiprintf_r+0xfa>
 8005032:	9a07      	ldr	r2, [sp, #28]
 8005034:	4654      	mov	r4, sl
 8005036:	2000      	movs	r0, #0
 8005038:	f04f 0c0a 	mov.w	ip, #10
 800503c:	4621      	mov	r1, r4
 800503e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005042:	3b30      	subs	r3, #48	@ 0x30
 8005044:	2b09      	cmp	r3, #9
 8005046:	d94b      	bls.n	80050e0 <_svfiprintf_r+0x17c>
 8005048:	b1b0      	cbz	r0, 8005078 <_svfiprintf_r+0x114>
 800504a:	9207      	str	r2, [sp, #28]
 800504c:	e014      	b.n	8005078 <_svfiprintf_r+0x114>
 800504e:	eba0 0308 	sub.w	r3, r0, r8
 8005052:	fa09 f303 	lsl.w	r3, r9, r3
 8005056:	4313      	orrs	r3, r2
 8005058:	9304      	str	r3, [sp, #16]
 800505a:	46a2      	mov	sl, r4
 800505c:	e7d2      	b.n	8005004 <_svfiprintf_r+0xa0>
 800505e:	9b03      	ldr	r3, [sp, #12]
 8005060:	1d19      	adds	r1, r3, #4
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	9103      	str	r1, [sp, #12]
 8005066:	2b00      	cmp	r3, #0
 8005068:	bfbb      	ittet	lt
 800506a:	425b      	neglt	r3, r3
 800506c:	f042 0202 	orrlt.w	r2, r2, #2
 8005070:	9307      	strge	r3, [sp, #28]
 8005072:	9307      	strlt	r3, [sp, #28]
 8005074:	bfb8      	it	lt
 8005076:	9204      	strlt	r2, [sp, #16]
 8005078:	7823      	ldrb	r3, [r4, #0]
 800507a:	2b2e      	cmp	r3, #46	@ 0x2e
 800507c:	d10a      	bne.n	8005094 <_svfiprintf_r+0x130>
 800507e:	7863      	ldrb	r3, [r4, #1]
 8005080:	2b2a      	cmp	r3, #42	@ 0x2a
 8005082:	d132      	bne.n	80050ea <_svfiprintf_r+0x186>
 8005084:	9b03      	ldr	r3, [sp, #12]
 8005086:	1d1a      	adds	r2, r3, #4
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	9203      	str	r2, [sp, #12]
 800508c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005090:	3402      	adds	r4, #2
 8005092:	9305      	str	r3, [sp, #20]
 8005094:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8005158 <_svfiprintf_r+0x1f4>
 8005098:	7821      	ldrb	r1, [r4, #0]
 800509a:	2203      	movs	r2, #3
 800509c:	4650      	mov	r0, sl
 800509e:	f7fb f89f 	bl	80001e0 <memchr>
 80050a2:	b138      	cbz	r0, 80050b4 <_svfiprintf_r+0x150>
 80050a4:	9b04      	ldr	r3, [sp, #16]
 80050a6:	eba0 000a 	sub.w	r0, r0, sl
 80050aa:	2240      	movs	r2, #64	@ 0x40
 80050ac:	4082      	lsls	r2, r0
 80050ae:	4313      	orrs	r3, r2
 80050b0:	3401      	adds	r4, #1
 80050b2:	9304      	str	r3, [sp, #16]
 80050b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80050b8:	4824      	ldr	r0, [pc, #144]	@ (800514c <_svfiprintf_r+0x1e8>)
 80050ba:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80050be:	2206      	movs	r2, #6
 80050c0:	f7fb f88e 	bl	80001e0 <memchr>
 80050c4:	2800      	cmp	r0, #0
 80050c6:	d036      	beq.n	8005136 <_svfiprintf_r+0x1d2>
 80050c8:	4b21      	ldr	r3, [pc, #132]	@ (8005150 <_svfiprintf_r+0x1ec>)
 80050ca:	bb1b      	cbnz	r3, 8005114 <_svfiprintf_r+0x1b0>
 80050cc:	9b03      	ldr	r3, [sp, #12]
 80050ce:	3307      	adds	r3, #7
 80050d0:	f023 0307 	bic.w	r3, r3, #7
 80050d4:	3308      	adds	r3, #8
 80050d6:	9303      	str	r3, [sp, #12]
 80050d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80050da:	4433      	add	r3, r6
 80050dc:	9309      	str	r3, [sp, #36]	@ 0x24
 80050de:	e76a      	b.n	8004fb6 <_svfiprintf_r+0x52>
 80050e0:	fb0c 3202 	mla	r2, ip, r2, r3
 80050e4:	460c      	mov	r4, r1
 80050e6:	2001      	movs	r0, #1
 80050e8:	e7a8      	b.n	800503c <_svfiprintf_r+0xd8>
 80050ea:	2300      	movs	r3, #0
 80050ec:	3401      	adds	r4, #1
 80050ee:	9305      	str	r3, [sp, #20]
 80050f0:	4619      	mov	r1, r3
 80050f2:	f04f 0c0a 	mov.w	ip, #10
 80050f6:	4620      	mov	r0, r4
 80050f8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80050fc:	3a30      	subs	r2, #48	@ 0x30
 80050fe:	2a09      	cmp	r2, #9
 8005100:	d903      	bls.n	800510a <_svfiprintf_r+0x1a6>
 8005102:	2b00      	cmp	r3, #0
 8005104:	d0c6      	beq.n	8005094 <_svfiprintf_r+0x130>
 8005106:	9105      	str	r1, [sp, #20]
 8005108:	e7c4      	b.n	8005094 <_svfiprintf_r+0x130>
 800510a:	fb0c 2101 	mla	r1, ip, r1, r2
 800510e:	4604      	mov	r4, r0
 8005110:	2301      	movs	r3, #1
 8005112:	e7f0      	b.n	80050f6 <_svfiprintf_r+0x192>
 8005114:	ab03      	add	r3, sp, #12
 8005116:	9300      	str	r3, [sp, #0]
 8005118:	462a      	mov	r2, r5
 800511a:	4b0e      	ldr	r3, [pc, #56]	@ (8005154 <_svfiprintf_r+0x1f0>)
 800511c:	a904      	add	r1, sp, #16
 800511e:	4638      	mov	r0, r7
 8005120:	f3af 8000 	nop.w
 8005124:	1c42      	adds	r2, r0, #1
 8005126:	4606      	mov	r6, r0
 8005128:	d1d6      	bne.n	80050d8 <_svfiprintf_r+0x174>
 800512a:	89ab      	ldrh	r3, [r5, #12]
 800512c:	065b      	lsls	r3, r3, #25
 800512e:	f53f af2d 	bmi.w	8004f8c <_svfiprintf_r+0x28>
 8005132:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005134:	e72c      	b.n	8004f90 <_svfiprintf_r+0x2c>
 8005136:	ab03      	add	r3, sp, #12
 8005138:	9300      	str	r3, [sp, #0]
 800513a:	462a      	mov	r2, r5
 800513c:	4b05      	ldr	r3, [pc, #20]	@ (8005154 <_svfiprintf_r+0x1f0>)
 800513e:	a904      	add	r1, sp, #16
 8005140:	4638      	mov	r0, r7
 8005142:	f000 f879 	bl	8005238 <_printf_i>
 8005146:	e7ed      	b.n	8005124 <_svfiprintf_r+0x1c0>
 8005148:	080055c4 	.word	0x080055c4
 800514c:	080055ce 	.word	0x080055ce
 8005150:	00000000 	.word	0x00000000
 8005154:	08004ead 	.word	0x08004ead
 8005158:	080055ca 	.word	0x080055ca

0800515c <_printf_common>:
 800515c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005160:	4616      	mov	r6, r2
 8005162:	4698      	mov	r8, r3
 8005164:	688a      	ldr	r2, [r1, #8]
 8005166:	690b      	ldr	r3, [r1, #16]
 8005168:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800516c:	4293      	cmp	r3, r2
 800516e:	bfb8      	it	lt
 8005170:	4613      	movlt	r3, r2
 8005172:	6033      	str	r3, [r6, #0]
 8005174:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005178:	4607      	mov	r7, r0
 800517a:	460c      	mov	r4, r1
 800517c:	b10a      	cbz	r2, 8005182 <_printf_common+0x26>
 800517e:	3301      	adds	r3, #1
 8005180:	6033      	str	r3, [r6, #0]
 8005182:	6823      	ldr	r3, [r4, #0]
 8005184:	0699      	lsls	r1, r3, #26
 8005186:	bf42      	ittt	mi
 8005188:	6833      	ldrmi	r3, [r6, #0]
 800518a:	3302      	addmi	r3, #2
 800518c:	6033      	strmi	r3, [r6, #0]
 800518e:	6825      	ldr	r5, [r4, #0]
 8005190:	f015 0506 	ands.w	r5, r5, #6
 8005194:	d106      	bne.n	80051a4 <_printf_common+0x48>
 8005196:	f104 0a19 	add.w	sl, r4, #25
 800519a:	68e3      	ldr	r3, [r4, #12]
 800519c:	6832      	ldr	r2, [r6, #0]
 800519e:	1a9b      	subs	r3, r3, r2
 80051a0:	42ab      	cmp	r3, r5
 80051a2:	dc26      	bgt.n	80051f2 <_printf_common+0x96>
 80051a4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80051a8:	6822      	ldr	r2, [r4, #0]
 80051aa:	3b00      	subs	r3, #0
 80051ac:	bf18      	it	ne
 80051ae:	2301      	movne	r3, #1
 80051b0:	0692      	lsls	r2, r2, #26
 80051b2:	d42b      	bmi.n	800520c <_printf_common+0xb0>
 80051b4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80051b8:	4641      	mov	r1, r8
 80051ba:	4638      	mov	r0, r7
 80051bc:	47c8      	blx	r9
 80051be:	3001      	adds	r0, #1
 80051c0:	d01e      	beq.n	8005200 <_printf_common+0xa4>
 80051c2:	6823      	ldr	r3, [r4, #0]
 80051c4:	6922      	ldr	r2, [r4, #16]
 80051c6:	f003 0306 	and.w	r3, r3, #6
 80051ca:	2b04      	cmp	r3, #4
 80051cc:	bf02      	ittt	eq
 80051ce:	68e5      	ldreq	r5, [r4, #12]
 80051d0:	6833      	ldreq	r3, [r6, #0]
 80051d2:	1aed      	subeq	r5, r5, r3
 80051d4:	68a3      	ldr	r3, [r4, #8]
 80051d6:	bf0c      	ite	eq
 80051d8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80051dc:	2500      	movne	r5, #0
 80051de:	4293      	cmp	r3, r2
 80051e0:	bfc4      	itt	gt
 80051e2:	1a9b      	subgt	r3, r3, r2
 80051e4:	18ed      	addgt	r5, r5, r3
 80051e6:	2600      	movs	r6, #0
 80051e8:	341a      	adds	r4, #26
 80051ea:	42b5      	cmp	r5, r6
 80051ec:	d11a      	bne.n	8005224 <_printf_common+0xc8>
 80051ee:	2000      	movs	r0, #0
 80051f0:	e008      	b.n	8005204 <_printf_common+0xa8>
 80051f2:	2301      	movs	r3, #1
 80051f4:	4652      	mov	r2, sl
 80051f6:	4641      	mov	r1, r8
 80051f8:	4638      	mov	r0, r7
 80051fa:	47c8      	blx	r9
 80051fc:	3001      	adds	r0, #1
 80051fe:	d103      	bne.n	8005208 <_printf_common+0xac>
 8005200:	f04f 30ff 	mov.w	r0, #4294967295
 8005204:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005208:	3501      	adds	r5, #1
 800520a:	e7c6      	b.n	800519a <_printf_common+0x3e>
 800520c:	18e1      	adds	r1, r4, r3
 800520e:	1c5a      	adds	r2, r3, #1
 8005210:	2030      	movs	r0, #48	@ 0x30
 8005212:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005216:	4422      	add	r2, r4
 8005218:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800521c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005220:	3302      	adds	r3, #2
 8005222:	e7c7      	b.n	80051b4 <_printf_common+0x58>
 8005224:	2301      	movs	r3, #1
 8005226:	4622      	mov	r2, r4
 8005228:	4641      	mov	r1, r8
 800522a:	4638      	mov	r0, r7
 800522c:	47c8      	blx	r9
 800522e:	3001      	adds	r0, #1
 8005230:	d0e6      	beq.n	8005200 <_printf_common+0xa4>
 8005232:	3601      	adds	r6, #1
 8005234:	e7d9      	b.n	80051ea <_printf_common+0x8e>
	...

08005238 <_printf_i>:
 8005238:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800523c:	7e0f      	ldrb	r7, [r1, #24]
 800523e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005240:	2f78      	cmp	r7, #120	@ 0x78
 8005242:	4691      	mov	r9, r2
 8005244:	4680      	mov	r8, r0
 8005246:	460c      	mov	r4, r1
 8005248:	469a      	mov	sl, r3
 800524a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800524e:	d807      	bhi.n	8005260 <_printf_i+0x28>
 8005250:	2f62      	cmp	r7, #98	@ 0x62
 8005252:	d80a      	bhi.n	800526a <_printf_i+0x32>
 8005254:	2f00      	cmp	r7, #0
 8005256:	f000 80d2 	beq.w	80053fe <_printf_i+0x1c6>
 800525a:	2f58      	cmp	r7, #88	@ 0x58
 800525c:	f000 80b9 	beq.w	80053d2 <_printf_i+0x19a>
 8005260:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005264:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005268:	e03a      	b.n	80052e0 <_printf_i+0xa8>
 800526a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800526e:	2b15      	cmp	r3, #21
 8005270:	d8f6      	bhi.n	8005260 <_printf_i+0x28>
 8005272:	a101      	add	r1, pc, #4	@ (adr r1, 8005278 <_printf_i+0x40>)
 8005274:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005278:	080052d1 	.word	0x080052d1
 800527c:	080052e5 	.word	0x080052e5
 8005280:	08005261 	.word	0x08005261
 8005284:	08005261 	.word	0x08005261
 8005288:	08005261 	.word	0x08005261
 800528c:	08005261 	.word	0x08005261
 8005290:	080052e5 	.word	0x080052e5
 8005294:	08005261 	.word	0x08005261
 8005298:	08005261 	.word	0x08005261
 800529c:	08005261 	.word	0x08005261
 80052a0:	08005261 	.word	0x08005261
 80052a4:	080053e5 	.word	0x080053e5
 80052a8:	0800530f 	.word	0x0800530f
 80052ac:	0800539f 	.word	0x0800539f
 80052b0:	08005261 	.word	0x08005261
 80052b4:	08005261 	.word	0x08005261
 80052b8:	08005407 	.word	0x08005407
 80052bc:	08005261 	.word	0x08005261
 80052c0:	0800530f 	.word	0x0800530f
 80052c4:	08005261 	.word	0x08005261
 80052c8:	08005261 	.word	0x08005261
 80052cc:	080053a7 	.word	0x080053a7
 80052d0:	6833      	ldr	r3, [r6, #0]
 80052d2:	1d1a      	adds	r2, r3, #4
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	6032      	str	r2, [r6, #0]
 80052d8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80052dc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80052e0:	2301      	movs	r3, #1
 80052e2:	e09d      	b.n	8005420 <_printf_i+0x1e8>
 80052e4:	6833      	ldr	r3, [r6, #0]
 80052e6:	6820      	ldr	r0, [r4, #0]
 80052e8:	1d19      	adds	r1, r3, #4
 80052ea:	6031      	str	r1, [r6, #0]
 80052ec:	0606      	lsls	r6, r0, #24
 80052ee:	d501      	bpl.n	80052f4 <_printf_i+0xbc>
 80052f0:	681d      	ldr	r5, [r3, #0]
 80052f2:	e003      	b.n	80052fc <_printf_i+0xc4>
 80052f4:	0645      	lsls	r5, r0, #25
 80052f6:	d5fb      	bpl.n	80052f0 <_printf_i+0xb8>
 80052f8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80052fc:	2d00      	cmp	r5, #0
 80052fe:	da03      	bge.n	8005308 <_printf_i+0xd0>
 8005300:	232d      	movs	r3, #45	@ 0x2d
 8005302:	426d      	negs	r5, r5
 8005304:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005308:	4859      	ldr	r0, [pc, #356]	@ (8005470 <_printf_i+0x238>)
 800530a:	230a      	movs	r3, #10
 800530c:	e011      	b.n	8005332 <_printf_i+0xfa>
 800530e:	6821      	ldr	r1, [r4, #0]
 8005310:	6833      	ldr	r3, [r6, #0]
 8005312:	0608      	lsls	r0, r1, #24
 8005314:	f853 5b04 	ldr.w	r5, [r3], #4
 8005318:	d402      	bmi.n	8005320 <_printf_i+0xe8>
 800531a:	0649      	lsls	r1, r1, #25
 800531c:	bf48      	it	mi
 800531e:	b2ad      	uxthmi	r5, r5
 8005320:	2f6f      	cmp	r7, #111	@ 0x6f
 8005322:	4853      	ldr	r0, [pc, #332]	@ (8005470 <_printf_i+0x238>)
 8005324:	6033      	str	r3, [r6, #0]
 8005326:	bf14      	ite	ne
 8005328:	230a      	movne	r3, #10
 800532a:	2308      	moveq	r3, #8
 800532c:	2100      	movs	r1, #0
 800532e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005332:	6866      	ldr	r6, [r4, #4]
 8005334:	60a6      	str	r6, [r4, #8]
 8005336:	2e00      	cmp	r6, #0
 8005338:	bfa2      	ittt	ge
 800533a:	6821      	ldrge	r1, [r4, #0]
 800533c:	f021 0104 	bicge.w	r1, r1, #4
 8005340:	6021      	strge	r1, [r4, #0]
 8005342:	b90d      	cbnz	r5, 8005348 <_printf_i+0x110>
 8005344:	2e00      	cmp	r6, #0
 8005346:	d04b      	beq.n	80053e0 <_printf_i+0x1a8>
 8005348:	4616      	mov	r6, r2
 800534a:	fbb5 f1f3 	udiv	r1, r5, r3
 800534e:	fb03 5711 	mls	r7, r3, r1, r5
 8005352:	5dc7      	ldrb	r7, [r0, r7]
 8005354:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005358:	462f      	mov	r7, r5
 800535a:	42bb      	cmp	r3, r7
 800535c:	460d      	mov	r5, r1
 800535e:	d9f4      	bls.n	800534a <_printf_i+0x112>
 8005360:	2b08      	cmp	r3, #8
 8005362:	d10b      	bne.n	800537c <_printf_i+0x144>
 8005364:	6823      	ldr	r3, [r4, #0]
 8005366:	07df      	lsls	r7, r3, #31
 8005368:	d508      	bpl.n	800537c <_printf_i+0x144>
 800536a:	6923      	ldr	r3, [r4, #16]
 800536c:	6861      	ldr	r1, [r4, #4]
 800536e:	4299      	cmp	r1, r3
 8005370:	bfde      	ittt	le
 8005372:	2330      	movle	r3, #48	@ 0x30
 8005374:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005378:	f106 36ff 	addle.w	r6, r6, #4294967295
 800537c:	1b92      	subs	r2, r2, r6
 800537e:	6122      	str	r2, [r4, #16]
 8005380:	f8cd a000 	str.w	sl, [sp]
 8005384:	464b      	mov	r3, r9
 8005386:	aa03      	add	r2, sp, #12
 8005388:	4621      	mov	r1, r4
 800538a:	4640      	mov	r0, r8
 800538c:	f7ff fee6 	bl	800515c <_printf_common>
 8005390:	3001      	adds	r0, #1
 8005392:	d14a      	bne.n	800542a <_printf_i+0x1f2>
 8005394:	f04f 30ff 	mov.w	r0, #4294967295
 8005398:	b004      	add	sp, #16
 800539a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800539e:	6823      	ldr	r3, [r4, #0]
 80053a0:	f043 0320 	orr.w	r3, r3, #32
 80053a4:	6023      	str	r3, [r4, #0]
 80053a6:	4833      	ldr	r0, [pc, #204]	@ (8005474 <_printf_i+0x23c>)
 80053a8:	2778      	movs	r7, #120	@ 0x78
 80053aa:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80053ae:	6823      	ldr	r3, [r4, #0]
 80053b0:	6831      	ldr	r1, [r6, #0]
 80053b2:	061f      	lsls	r7, r3, #24
 80053b4:	f851 5b04 	ldr.w	r5, [r1], #4
 80053b8:	d402      	bmi.n	80053c0 <_printf_i+0x188>
 80053ba:	065f      	lsls	r7, r3, #25
 80053bc:	bf48      	it	mi
 80053be:	b2ad      	uxthmi	r5, r5
 80053c0:	6031      	str	r1, [r6, #0]
 80053c2:	07d9      	lsls	r1, r3, #31
 80053c4:	bf44      	itt	mi
 80053c6:	f043 0320 	orrmi.w	r3, r3, #32
 80053ca:	6023      	strmi	r3, [r4, #0]
 80053cc:	b11d      	cbz	r5, 80053d6 <_printf_i+0x19e>
 80053ce:	2310      	movs	r3, #16
 80053d0:	e7ac      	b.n	800532c <_printf_i+0xf4>
 80053d2:	4827      	ldr	r0, [pc, #156]	@ (8005470 <_printf_i+0x238>)
 80053d4:	e7e9      	b.n	80053aa <_printf_i+0x172>
 80053d6:	6823      	ldr	r3, [r4, #0]
 80053d8:	f023 0320 	bic.w	r3, r3, #32
 80053dc:	6023      	str	r3, [r4, #0]
 80053de:	e7f6      	b.n	80053ce <_printf_i+0x196>
 80053e0:	4616      	mov	r6, r2
 80053e2:	e7bd      	b.n	8005360 <_printf_i+0x128>
 80053e4:	6833      	ldr	r3, [r6, #0]
 80053e6:	6825      	ldr	r5, [r4, #0]
 80053e8:	6961      	ldr	r1, [r4, #20]
 80053ea:	1d18      	adds	r0, r3, #4
 80053ec:	6030      	str	r0, [r6, #0]
 80053ee:	062e      	lsls	r6, r5, #24
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	d501      	bpl.n	80053f8 <_printf_i+0x1c0>
 80053f4:	6019      	str	r1, [r3, #0]
 80053f6:	e002      	b.n	80053fe <_printf_i+0x1c6>
 80053f8:	0668      	lsls	r0, r5, #25
 80053fa:	d5fb      	bpl.n	80053f4 <_printf_i+0x1bc>
 80053fc:	8019      	strh	r1, [r3, #0]
 80053fe:	2300      	movs	r3, #0
 8005400:	6123      	str	r3, [r4, #16]
 8005402:	4616      	mov	r6, r2
 8005404:	e7bc      	b.n	8005380 <_printf_i+0x148>
 8005406:	6833      	ldr	r3, [r6, #0]
 8005408:	1d1a      	adds	r2, r3, #4
 800540a:	6032      	str	r2, [r6, #0]
 800540c:	681e      	ldr	r6, [r3, #0]
 800540e:	6862      	ldr	r2, [r4, #4]
 8005410:	2100      	movs	r1, #0
 8005412:	4630      	mov	r0, r6
 8005414:	f7fa fee4 	bl	80001e0 <memchr>
 8005418:	b108      	cbz	r0, 800541e <_printf_i+0x1e6>
 800541a:	1b80      	subs	r0, r0, r6
 800541c:	6060      	str	r0, [r4, #4]
 800541e:	6863      	ldr	r3, [r4, #4]
 8005420:	6123      	str	r3, [r4, #16]
 8005422:	2300      	movs	r3, #0
 8005424:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005428:	e7aa      	b.n	8005380 <_printf_i+0x148>
 800542a:	6923      	ldr	r3, [r4, #16]
 800542c:	4632      	mov	r2, r6
 800542e:	4649      	mov	r1, r9
 8005430:	4640      	mov	r0, r8
 8005432:	47d0      	blx	sl
 8005434:	3001      	adds	r0, #1
 8005436:	d0ad      	beq.n	8005394 <_printf_i+0x15c>
 8005438:	6823      	ldr	r3, [r4, #0]
 800543a:	079b      	lsls	r3, r3, #30
 800543c:	d413      	bmi.n	8005466 <_printf_i+0x22e>
 800543e:	68e0      	ldr	r0, [r4, #12]
 8005440:	9b03      	ldr	r3, [sp, #12]
 8005442:	4298      	cmp	r0, r3
 8005444:	bfb8      	it	lt
 8005446:	4618      	movlt	r0, r3
 8005448:	e7a6      	b.n	8005398 <_printf_i+0x160>
 800544a:	2301      	movs	r3, #1
 800544c:	4632      	mov	r2, r6
 800544e:	4649      	mov	r1, r9
 8005450:	4640      	mov	r0, r8
 8005452:	47d0      	blx	sl
 8005454:	3001      	adds	r0, #1
 8005456:	d09d      	beq.n	8005394 <_printf_i+0x15c>
 8005458:	3501      	adds	r5, #1
 800545a:	68e3      	ldr	r3, [r4, #12]
 800545c:	9903      	ldr	r1, [sp, #12]
 800545e:	1a5b      	subs	r3, r3, r1
 8005460:	42ab      	cmp	r3, r5
 8005462:	dcf2      	bgt.n	800544a <_printf_i+0x212>
 8005464:	e7eb      	b.n	800543e <_printf_i+0x206>
 8005466:	2500      	movs	r5, #0
 8005468:	f104 0619 	add.w	r6, r4, #25
 800546c:	e7f5      	b.n	800545a <_printf_i+0x222>
 800546e:	bf00      	nop
 8005470:	080055d5 	.word	0x080055d5
 8005474:	080055e6 	.word	0x080055e6

08005478 <memmove>:
 8005478:	4288      	cmp	r0, r1
 800547a:	b510      	push	{r4, lr}
 800547c:	eb01 0402 	add.w	r4, r1, r2
 8005480:	d902      	bls.n	8005488 <memmove+0x10>
 8005482:	4284      	cmp	r4, r0
 8005484:	4623      	mov	r3, r4
 8005486:	d807      	bhi.n	8005498 <memmove+0x20>
 8005488:	1e43      	subs	r3, r0, #1
 800548a:	42a1      	cmp	r1, r4
 800548c:	d008      	beq.n	80054a0 <memmove+0x28>
 800548e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005492:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005496:	e7f8      	b.n	800548a <memmove+0x12>
 8005498:	4402      	add	r2, r0
 800549a:	4601      	mov	r1, r0
 800549c:	428a      	cmp	r2, r1
 800549e:	d100      	bne.n	80054a2 <memmove+0x2a>
 80054a0:	bd10      	pop	{r4, pc}
 80054a2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80054a6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80054aa:	e7f7      	b.n	800549c <memmove+0x24>

080054ac <_sbrk_r>:
 80054ac:	b538      	push	{r3, r4, r5, lr}
 80054ae:	4d06      	ldr	r5, [pc, #24]	@ (80054c8 <_sbrk_r+0x1c>)
 80054b0:	2300      	movs	r3, #0
 80054b2:	4604      	mov	r4, r0
 80054b4:	4608      	mov	r0, r1
 80054b6:	602b      	str	r3, [r5, #0]
 80054b8:	f7fb fbb6 	bl	8000c28 <_sbrk>
 80054bc:	1c43      	adds	r3, r0, #1
 80054be:	d102      	bne.n	80054c6 <_sbrk_r+0x1a>
 80054c0:	682b      	ldr	r3, [r5, #0]
 80054c2:	b103      	cbz	r3, 80054c6 <_sbrk_r+0x1a>
 80054c4:	6023      	str	r3, [r4, #0]
 80054c6:	bd38      	pop	{r3, r4, r5, pc}
 80054c8:	20000324 	.word	0x20000324

080054cc <memcpy>:
 80054cc:	440a      	add	r2, r1
 80054ce:	4291      	cmp	r1, r2
 80054d0:	f100 33ff 	add.w	r3, r0, #4294967295
 80054d4:	d100      	bne.n	80054d8 <memcpy+0xc>
 80054d6:	4770      	bx	lr
 80054d8:	b510      	push	{r4, lr}
 80054da:	f811 4b01 	ldrb.w	r4, [r1], #1
 80054de:	f803 4f01 	strb.w	r4, [r3, #1]!
 80054e2:	4291      	cmp	r1, r2
 80054e4:	d1f9      	bne.n	80054da <memcpy+0xe>
 80054e6:	bd10      	pop	{r4, pc}

080054e8 <_realloc_r>:
 80054e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80054ec:	4680      	mov	r8, r0
 80054ee:	4615      	mov	r5, r2
 80054f0:	460c      	mov	r4, r1
 80054f2:	b921      	cbnz	r1, 80054fe <_realloc_r+0x16>
 80054f4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80054f8:	4611      	mov	r1, r2
 80054fa:	f7ff bc4b 	b.w	8004d94 <_malloc_r>
 80054fe:	b92a      	cbnz	r2, 800550c <_realloc_r+0x24>
 8005500:	f7ff fbdc 	bl	8004cbc <_free_r>
 8005504:	2400      	movs	r4, #0
 8005506:	4620      	mov	r0, r4
 8005508:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800550c:	f000 f81a 	bl	8005544 <_malloc_usable_size_r>
 8005510:	4285      	cmp	r5, r0
 8005512:	4606      	mov	r6, r0
 8005514:	d802      	bhi.n	800551c <_realloc_r+0x34>
 8005516:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800551a:	d8f4      	bhi.n	8005506 <_realloc_r+0x1e>
 800551c:	4629      	mov	r1, r5
 800551e:	4640      	mov	r0, r8
 8005520:	f7ff fc38 	bl	8004d94 <_malloc_r>
 8005524:	4607      	mov	r7, r0
 8005526:	2800      	cmp	r0, #0
 8005528:	d0ec      	beq.n	8005504 <_realloc_r+0x1c>
 800552a:	42b5      	cmp	r5, r6
 800552c:	462a      	mov	r2, r5
 800552e:	4621      	mov	r1, r4
 8005530:	bf28      	it	cs
 8005532:	4632      	movcs	r2, r6
 8005534:	f7ff ffca 	bl	80054cc <memcpy>
 8005538:	4621      	mov	r1, r4
 800553a:	4640      	mov	r0, r8
 800553c:	f7ff fbbe 	bl	8004cbc <_free_r>
 8005540:	463c      	mov	r4, r7
 8005542:	e7e0      	b.n	8005506 <_realloc_r+0x1e>

08005544 <_malloc_usable_size_r>:
 8005544:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005548:	1f18      	subs	r0, r3, #4
 800554a:	2b00      	cmp	r3, #0
 800554c:	bfbc      	itt	lt
 800554e:	580b      	ldrlt	r3, [r1, r0]
 8005550:	18c0      	addlt	r0, r0, r3
 8005552:	4770      	bx	lr

08005554 <_init>:
 8005554:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005556:	bf00      	nop
 8005558:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800555a:	bc08      	pop	{r3}
 800555c:	469e      	mov	lr, r3
 800555e:	4770      	bx	lr

08005560 <_fini>:
 8005560:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005562:	bf00      	nop
 8005564:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005566:	bc08      	pop	{r3}
 8005568:	469e      	mov	lr, r3
 800556a:	4770      	bx	lr
