{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 27 20:40:07 2019 " "Info: Processing started: Sat Apr 27 20:40:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off adder4 -c adder4 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off adder4 -c adder4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder1.vhd 4 2 " "Info: Found 4 design units, including 2 entities, in source file adder1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_adder-bhv1 " "Info: Found design unit 1: half_adder-bhv1" {  } { { "adder1.vhd" "" { Text "E:/adder4/adder1.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 adder1-plus " "Info: Found design unit 2: adder1-plus" {  } { { "adder1.vhd" "" { Text "E:/adder4/adder1.vhd" 30 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Info: Found entity 1: half_adder" {  } { { "adder1.vhd" "" { Text "E:/adder4/adder1.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 adder1 " "Info: Found entity 2: adder1" {  } { { "adder1.vhd" "" { Text "E:/adder4/adder1.vhd" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "successive.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file successive.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder4-successive " "Info: Found design unit 1: adder4-successive" {  } { { "successive.vhd" "" { Text "E:/adder4/successive.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 adder4 " "Info: Found entity 1: adder4" {  } { { "successive.vhd" "" { Text "E:/adder4/successive.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder4-system " "Info: Found design unit 1: adder4-system" {  } { { "system.vhd" "" { Text "E:/adder4/system.vhd" 1 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ahead.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file ahead.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder4-ahead " "Info: Found design unit 1: adder4-ahead" {  } { { "ahead.vhd" "" { Text "E:/adder4/ahead.vhd" 1 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "adder4 " "Info: Elaborating entity \"adder4\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cin ahead.vhd(17) " "Warning (10492): VHDL Process Statement warning at ahead.vhd(17): signal \"cin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ahead.vhd" "" { Text "E:/adder4/ahead.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cin ahead.vhd(18) " "Warning (10492): VHDL Process Statement warning at ahead.vhd(18): signal \"cin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ahead.vhd" "" { Text "E:/adder4/ahead.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cin ahead.vhd(19) " "Warning (10492): VHDL Process Statement warning at ahead.vhd(19): signal \"cin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ahead.vhd" "" { Text "E:/adder4/ahead.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cin ahead.vhd(20) " "Warning (10492): VHDL Process Statement warning at ahead.vhd(20): signal \"cin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ahead.vhd" "" { Text "E:/adder4/ahead.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder1 adder1:fa0 " "Info: Elaborating entity \"adder1\" for hierarchy \"adder1:fa0\"" {  } { { "ahead.vhd" "fa0" { Text "E:/adder4/ahead.vhd" 11 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder adder1:fa0\|half_adder:u1 " "Info: Elaborating entity \"half_adder\" for hierarchy \"adder1:fa0\|half_adder:u1\"" {  } { { "adder1.vhd" "u1" { Text "E:/adder4/adder1.vhd" 36 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "29 " "Info: Implemented 29 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Info: Implemented 9 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Info: Implemented 5 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "15 " "Info: Implemented 15 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "264 " "Info: Peak virtual memory: 264 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 27 20:40:08 2019 " "Info: Processing ended: Sat Apr 27 20:40:08 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
