============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Jan 27 2025  02:59:46 pm
  Module:                 alu
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (23 ps) Setup Check with Pin out_q_reg[15]/CK->D
          Group: clock
     Startpoint: (R) state_reg[2]/CK
          Clock: (R) clock
       Endpoint: (F) out_q_reg[15]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     800            0     
                                              
             Setup:-       7                  
       Uncertainty:-     100                  
     Required Time:=     693                  
      Launch Clock:-       0                  
         Data Path:-     670                  
             Slack:=      23                  

#-------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc   Edge     Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  state_reg[2]/CK                        -       -      R     (arrival)        56    -     0     0       0    (-,-) 
  state_reg[2]/Q                         -       CK->Q  F     DFFRHQX1LVT       8 10.4    45    55      55    (-,-) 
  g2__5107/Y                             -       AN->Y  F     NAND2BX4LVT      14 19.8    48    43      98    (-,-) 
  g3387/Y                                -       A->Y   R     INVXLLVT          7 10.5    96    60     158    (-,-) 
  sub_103_37_Y_add_102_37_g1272__6417/Y  -       B->Y   F     XNOR2X1LVT        2  3.5    18    30     188    (-,-) 
  sub_103_37_Y_add_102_37_g1246__4319/Y  -       A1->Y  R     OAI21X1LVT        2  3.3    39    26     214    (-,-) 
  sub_103_37_Y_add_102_37_g1234/Y        -       A->Y   F     INVX1LVT          1  1.9    15    13     227    (-,-) 
  sub_103_37_Y_add_102_37_g1287__7098/Y  -       A1->Y  F     OA21X1LVT         2  3.3    17    28     255    (-,-) 
  sub_103_37_Y_add_102_37_g1286__8246/Y  -       A1->Y  F     OA21X1LVT         2  3.3    17    28     284    (-,-) 
  sub_103_37_Y_add_102_37_g1285__5122/Y  -       A1->Y  F     OA21X1LVT         2  3.3    17    28     312    (-,-) 
  sub_103_37_Y_add_102_37_g1284__1705/Y  -       A1->Y  F     OA21X1LVT         2  3.3    17    28     340    (-,-) 
  sub_103_37_Y_add_102_37_g2__2802/Y     -       A1->Y  F     OA21X1LVT         2  3.5    18    29     369    (-,-) 
  sub_103_37_Y_add_102_37_g1217__6131/Y  -       A1->Y  R     OAI21X1LVT        1  2.5    32    22     391    (-,-) 
  sub_103_37_Y_add_102_37_g1216__7098/CO -       CI->CO R     ADDFX1LVT         2  3.6    21    34     425    (-,-) 
  sub_103_37_Y_add_102_37_g1215__8246/Y  -       B->Y   F     NAND2X1LVT        2  3.4    31    22     447    (-,-) 
  sub_103_37_Y_add_102_37_g1212__2802/Y  -       A1->Y  R     OAI221X1LVT       1  2.5    45    30     476    (-,-) 
  sub_103_37_Y_add_102_37_g1210__3680/CO -       CI->CO R     ADDFX1LVT         1  2.5    16    32     509    (-,-) 
  sub_103_37_Y_add_102_37_g1209__6783/CO -       CI->CO R     ADDFX1LVT         1  2.5    16    29     538    (-,-) 
  sub_103_37_Y_add_102_37_g1208__5526/CO -       CI->CO R     ADDFX1LVT         1  2.5    16    29     566    (-,-) 
  sub_103_37_Y_add_102_37_g1207__8428/CO -       CI->CO R     ADDFX1LVT         1  2.5    16    29     595    (-,-) 
  sub_103_37_Y_add_102_37_g1206__4319/CO -       CI->CO R     ADDFX1LVT         1  2.3    15    28     623    (-,-) 
  sub_103_37_Y_add_102_37_g1205__6260/Y  -       B->Y   F     CLKXOR2X1LVT      1  1.9    11    27     650    (-,-) 
  g3270__6131/Y                          -       A1N->Y F     OAI2BB1X1LVT      1  2.0    25    20     670    (-,-) 
  out_q_reg[15]/D                        <<<     -      F     DFFRHQX1LVT       1    -     -     0     670    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

