# Pipelining
A 5-Stage Pipelined Simple RISC processor using Verilog HDL, capable of executing basic arithmetic and logical operations designed using behavioural model.
