Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date              : Wed May  3 21:15:19 2023
| Host              : Jonesy running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu7cg-ffvf1517
| Speed File        : -2  PRODUCTION 1.30 05-15-2022
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
TIMING-20  Warning           Non-clocked latch               43          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1238)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2283)
5. checking no_input_delay (0)
6. checking no_output_delay (323)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1238)
---------------------------
 There are 1056 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: CU/aluc_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: CU/aluc_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: CU/aluc_reg[2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: CU/aluc_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: PC/pc_use_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: PC/pc_use_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: PC/pc_use_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: PC/pc_use_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: PC/pc_use_reg[6]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2283)
---------------------------------------------------
 There are 2283 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (323)
---------------------------------
 There are 323 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 2606          inf        0.000                      0                 2606           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2606 Endpoints
Min Delay          2606 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PC/pc_use_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            alu/r_reg[18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.816ns  (logic 0.911ns (10.334%)  route 7.905ns (89.666%))
  Logic Levels:           9  (FDRE=1 LUT5=3 LUT6=3 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y256        FDRE                         0.000     0.000 r  PC/pc_use_reg[2]/C
    SLICE_X67Y256        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  PC/pc_use_reg[2]/Q
                         net (fo=71, routed)          1.056     1.134    PC/Q[2]
    SLICE_X69Y267        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     1.185 r  PC/do_OBUF[23]_inst_i_1/O
                         net (fo=130, routed)         0.894     2.080    REG/do_OBUF[5]
    SLICE_X69Y252        MUXF7 (Prop_F7MUX_CD_SLICEL_S_O)
                                                      0.070     2.150 f  REG/qa_OBUF[13]_inst_i_4/O
                         net (fo=1, routed)           0.348     2.498    REG/qa_OBUF[13]_inst_i_4_n_1
    SLICE_X72Y252        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124     2.622 f  REG/qa_OBUF[13]_inst_i_1/O
                         net (fo=9, routed)           1.013     3.635    REG/qa_OBUF[13]
    SLICE_X65Y259        LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     3.768 f  REG/r_reg[30]_i_18/O
                         net (fo=1, routed)           0.789     4.557    REG/r_reg[30]_i_18_n_1
    SLICE_X68Y259        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.146     4.703 r  REG/r_reg[30]_i_9/O
                         net (fo=95, routed)          2.362     7.065    PC/r_reg[0]_i_4_0
    SLICE_X68Y245        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.096     7.161 r  PC/r_reg[18]_i_7/O
                         net (fo=1, routed)           0.010     7.171    PC/r_reg[18]_i_7_n_1
    SLICE_X68Y245        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.064     7.235 r  PC/r_reg[18]_i_3/O
                         net (fo=1, routed)           0.613     7.848    PC/r_reg[18]_i_3_n_1
    SLICE_X65Y245        LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149     7.997 r  PC/r_reg[18]_i_1/O
                         net (fo=1, routed)           0.819     8.816    alu/D[18]
    SLICE_X66Y254        LDCE                                         r  alu/r_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC/pc_use_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            alu/r_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.200ns  (logic 0.877ns (10.696%)  route 7.323ns (89.304%))
  Logic Levels:           10  (FDRE=1 LUT3=1 LUT5=4 LUT6=2 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y256        FDRE                         0.000     0.000 r  PC/pc_use_reg[2]/C
    SLICE_X67Y256        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  PC/pc_use_reg[2]/Q
                         net (fo=71, routed)          0.367     0.445    PC/Q[2]
    SLICE_X67Y253        LUT5 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.137     0.582 r  PC/do_OBUF[18]_inst_i_1/O
                         net (fo=131, routed)         1.326     1.907    REG/do_OBUF[1]
    SLICE_X73Y267        LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.124     2.031 r  REG/qb_OBUF[27]_inst_i_7/O
                         net (fo=1, routed)           0.012     2.043    REG/qb_OBUF[27]_inst_i_7_n_1
    SLICE_X73Y267        MUXF7 (Prop_F7MUX_EF_SLICEM_I1_O)
                                                      0.059     2.102 r  REG/qb_OBUF[27]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.102    REG/qb_OBUF[27]_inst_i_3_n_1
    SLICE_X73Y267        MUXF8 (Prop_F8MUX_TOP_SLICEM_I1_O)
                                                      0.028     2.130 r  REG/qb_OBUF[27]_inst_i_1/O
                         net (fo=3, routed)           1.406     3.537    PC/qb[27]
    SLICE_X67Y251        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.110     3.647 r  PC/b_OBUF[27]_inst_i_1/O
                         net (fo=17, routed)          1.553     5.200    PC/b_OBUF[27]
    SLICE_X66Y243        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.051     5.251 r  PC/r_reg[19]_i_13/O
                         net (fo=4, routed)           0.110     5.361    PC/r_reg[19]_i_13_n_1
    SLICE_X66Y243        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     5.511 r  PC/r_reg[17]_i_5/O
                         net (fo=2, routed)           1.412     6.924    PC/r_reg[17]_i_5_n_1
    SLICE_X65Y247        LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050     6.974 r  PC/r_reg[17]_i_2/O
                         net (fo=1, routed)           0.087     7.061    PC/data6[17]
    SLICE_X65Y248        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     7.151 r  PC/r_reg[17]_i_1/O
                         net (fo=1, routed)           1.049     8.200    alu/D[17]
    SLICE_X65Y248        LDCE                                         r  alu/r_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC/pc_use_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            alu/r_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.892ns  (logic 0.848ns (10.745%)  route 7.044ns (89.255%))
  Logic Levels:           9  (FDRE=1 LUT5=3 LUT6=3 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y256        FDRE                         0.000     0.000 r  PC/pc_use_reg[2]/C
    SLICE_X67Y256        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  PC/pc_use_reg[2]/Q
                         net (fo=71, routed)          1.056     1.134    PC/Q[2]
    SLICE_X69Y267        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     1.185 r  PC/do_OBUF[23]_inst_i_1/O
                         net (fo=130, routed)         0.894     2.080    REG/do_OBUF[5]
    SLICE_X69Y252        MUXF7 (Prop_F7MUX_CD_SLICEL_S_O)
                                                      0.070     2.150 f  REG/qa_OBUF[13]_inst_i_4/O
                         net (fo=1, routed)           0.348     2.498    REG/qa_OBUF[13]_inst_i_4_n_1
    SLICE_X72Y252        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124     2.622 f  REG/qa_OBUF[13]_inst_i_1/O
                         net (fo=9, routed)           1.013     3.635    REG/qa_OBUF[13]
    SLICE_X65Y259        LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     3.768 f  REG/r_reg[30]_i_18/O
                         net (fo=1, routed)           0.789     4.557    REG/r_reg[30]_i_18_n_1
    SLICE_X68Y259        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.146     4.703 r  REG/r_reg[30]_i_9/O
                         net (fo=95, routed)          1.979     6.682    PC/r_reg[0]_i_4_0
    SLICE_X68Y248        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     6.717 r  PC/r_reg[14]_i_9/O
                         net (fo=1, routed)           0.008     6.725    CU/r_reg[14]_i_1_1
    SLICE_X68Y248        MUXF7 (Prop_F7MUX_GH_SLICEL_I1_O)
                                                      0.063     6.788 r  CU/r_reg[14]_i_4/O
                         net (fo=1, routed)           0.716     7.504    CU/r_reg[14]_i_4_n_1
    SLICE_X65Y250        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     7.652 r  CU/r_reg[14]_i_1/O
                         net (fo=1, routed)           0.240     7.892    alu/D[14]
    SLICE_X65Y256        LDCE                                         r  alu/r_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC/pc_use_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            alu/r_reg[16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.785ns  (logic 0.818ns (10.507%)  route 6.967ns (89.493%))
  Logic Levels:           10  (FDRE=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y256        FDRE                         0.000     0.000 r  PC/pc_use_reg[2]/C
    SLICE_X67Y256        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  PC/pc_use_reg[2]/Q
                         net (fo=71, routed)          1.056     1.134    PC/Q[2]
    SLICE_X69Y267        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     1.185 r  PC/do_OBUF[23]_inst_i_1/O
                         net (fo=130, routed)         0.972     2.158    REG/do_OBUF[5]
    SLICE_X69Y256        MUXF7 (Prop_F7MUX_AB_SLICEL_S_O)
                                                      0.072     2.230 f  REG/qa_OBUF[4]_inst_i_2/O
                         net (fo=2, routed)           0.000     2.230    REG/qa_OBUF[4]_inst_i_2_n_1
    SLICE_X69Y256        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.026     2.256 f  REG/a_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.287     2.543    PC/a[4]
    SLICE_X70Y256        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.145     2.688 f  PC/a_OBUF[4]_inst_i_1/O
                         net (fo=117, routed)         2.450     5.138    PC/a_OBUF[4]
    SLICE_X70Y243        LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.097     5.235 r  PC/r_reg[18]_i_14/O
                         net (fo=2, routed)           0.226     5.461    PC/r_reg[18]_i_14_n_1
    SLICE_X70Y243        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     5.561 r  PC/r_reg[16]_i_11/O
                         net (fo=2, routed)           0.451     6.012    PC/r_reg[16]_i_11_n_1
    SLICE_X68Y247        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.035     6.047 r  PC/r_reg[16]_i_7/O
                         net (fo=1, routed)           0.010     6.057    PC/r_reg[16]_i_7_n_1
    SLICE_X68Y247        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.064     6.121 r  PC/r_reg[16]_i_3/O
                         net (fo=1, routed)           0.261     6.382    PC/r_reg[16]_i_3_n_1
    SLICE_X68Y247        LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     6.532 r  PC/r_reg[16]_i_1/O
                         net (fo=1, routed)           1.253     7.785    alu/D[16]
    SLICE_X67Y256        LDCE                                         r  alu/r_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC/pc_use_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            alu/r_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.712ns  (logic 0.942ns (12.215%)  route 6.770ns (87.785%))
  Logic Levels:           9  (FDRE=1 LUT5=2 LUT6=4 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y256        FDRE                         0.000     0.000 r  PC/pc_use_reg[2]/C
    SLICE_X67Y256        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  PC/pc_use_reg[2]/Q
                         net (fo=71, routed)          1.056     1.134    PC/Q[2]
    SLICE_X69Y267        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     1.185 r  PC/do_OBUF[23]_inst_i_1/O
                         net (fo=130, routed)         0.894     2.080    REG/do_OBUF[5]
    SLICE_X69Y252        MUXF7 (Prop_F7MUX_CD_SLICEL_S_O)
                                                      0.070     2.150 f  REG/qa_OBUF[13]_inst_i_4/O
                         net (fo=1, routed)           0.348     2.498    REG/qa_OBUF[13]_inst_i_4_n_1
    SLICE_X72Y252        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124     2.622 f  REG/qa_OBUF[13]_inst_i_1/O
                         net (fo=9, routed)           1.013     3.635    REG/qa_OBUF[13]
    SLICE_X65Y259        LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     3.768 f  REG/r_reg[30]_i_18/O
                         net (fo=1, routed)           0.789     4.557    REG/r_reg[30]_i_18_n_1
    SLICE_X68Y259        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.146     4.703 r  REG/r_reg[30]_i_9/O
                         net (fo=95, routed)          2.389     7.092    PC/r_reg[0]_i_4_0
    SLICE_X69Y244        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     7.241 r  PC/r_reg[7]_i_6/O
                         net (fo=1, routed)           0.234     7.475    PC/r_reg[7]_i_6_n_1
    SLICE_X67Y243        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.125     7.600 r  PC/r_reg[7]_i_2/O
                         net (fo=1, routed)           0.014     7.614    PC/r_reg[7]_i_2_n_1
    SLICE_X67Y243        MUXF7 (Prop_F7MUX_GH_SLICEM_I0_O)
                                                      0.066     7.680 r  PC/r_reg[7]_i_1/O
                         net (fo=1, routed)           0.032     7.712    alu/D[7]
    SLICE_X67Y243        LDCE                                         r  alu/r_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC/pc_use_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            alu/r_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.670ns  (logic 0.864ns (11.265%)  route 6.806ns (88.735%))
  Logic Levels:           9  (FDRE=1 LUT5=3 LUT6=3 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y256        FDRE                         0.000     0.000 r  PC/pc_use_reg[2]/C
    SLICE_X67Y256        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  PC/pc_use_reg[2]/Q
                         net (fo=71, routed)          1.056     1.134    PC/Q[2]
    SLICE_X69Y267        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     1.185 r  PC/do_OBUF[23]_inst_i_1/O
                         net (fo=130, routed)         0.894     2.080    REG/do_OBUF[5]
    SLICE_X69Y252        MUXF7 (Prop_F7MUX_CD_SLICEL_S_O)
                                                      0.070     2.150 f  REG/qa_OBUF[13]_inst_i_4/O
                         net (fo=1, routed)           0.348     2.498    REG/qa_OBUF[13]_inst_i_4_n_1
    SLICE_X72Y252        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124     2.622 f  REG/qa_OBUF[13]_inst_i_1/O
                         net (fo=9, routed)           1.013     3.635    REG/qa_OBUF[13]
    SLICE_X65Y259        LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     3.768 f  REG/r_reg[30]_i_18/O
                         net (fo=1, routed)           0.789     4.557    REG/r_reg[30]_i_18_n_1
    SLICE_X68Y259        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.146     4.703 r  REG/r_reg[30]_i_9/O
                         net (fo=95, routed)          2.231     6.934    PC/r_reg[0]_i_4_0
    SLICE_X67Y245        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     7.032 r  PC/r_reg[19]_i_9/O
                         net (fo=1, routed)           0.021     7.053    PC/r_reg[19]_i_9_n_1
    SLICE_X67Y245        MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.068     7.121 r  PC/r_reg[19]_i_4/O
                         net (fo=1, routed)           0.438     7.559    PC/r_reg[19]_i_4_n_1
    SLICE_X65Y245        LUT5 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.096     7.655 r  PC/r_reg[19]_i_1/O
                         net (fo=1, routed)           0.015     7.670    alu/D[19]
    SLICE_X65Y245        LDCE                                         r  alu/r_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC/pc_use_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            b[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.661ns  (logic 1.472ns (19.215%)  route 6.189ns (80.785%))
  Logic Levels:           7  (FDRE=1 LUT3=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y256        FDRE                         0.000     0.000 r  PC/pc_use_reg[2]/C
    SLICE_X67Y256        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  PC/pc_use_reg[2]/Q
                         net (fo=71, routed)          0.367     0.445    PC/Q[2]
    SLICE_X67Y253        LUT5 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.137     0.582 r  PC/do_OBUF[18]_inst_i_1/O
                         net (fo=131, routed)         1.326     1.907    REG/do_OBUF[1]
    SLICE_X73Y267        LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.124     2.031 r  REG/qb_OBUF[27]_inst_i_7/O
                         net (fo=1, routed)           0.012     2.043    REG/qb_OBUF[27]_inst_i_7_n_1
    SLICE_X73Y267        MUXF7 (Prop_F7MUX_EF_SLICEM_I1_O)
                                                      0.059     2.102 r  REG/qb_OBUF[27]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.102    REG/qb_OBUF[27]_inst_i_3_n_1
    SLICE_X73Y267        MUXF8 (Prop_F8MUX_TOP_SLICEM_I1_O)
                                                      0.028     2.130 r  REG/qb_OBUF[27]_inst_i_1/O
                         net (fo=3, routed)           1.406     3.537    PC/qb[27]
    SLICE_X67Y251        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.110     3.647 r  PC/b_OBUF[27]_inst_i_1/O
                         net (fo=17, routed)          3.078     6.725    b_OBUF[27]
    AP26                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.936     7.661 r  b_OBUF[27]_inst/O
                         net (fo=0)                   0.000     7.661    b[27]
    AP26                                                              r  b[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC/pc_use_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            alu/r_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.561ns  (logic 0.909ns (12.022%)  route 6.652ns (87.978%))
  Logic Levels:           9  (FDRE=1 LUT5=2 LUT6=4 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y256        FDRE                         0.000     0.000 r  PC/pc_use_reg[2]/C
    SLICE_X67Y256        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  PC/pc_use_reg[2]/Q
                         net (fo=71, routed)          1.056     1.134    PC/Q[2]
    SLICE_X69Y267        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     1.185 r  PC/do_OBUF[23]_inst_i_1/O
                         net (fo=130, routed)         0.894     2.080    REG/do_OBUF[5]
    SLICE_X69Y252        MUXF7 (Prop_F7MUX_CD_SLICEL_S_O)
                                                      0.070     2.150 f  REG/qa_OBUF[13]_inst_i_4/O
                         net (fo=1, routed)           0.348     2.498    REG/qa_OBUF[13]_inst_i_4_n_1
    SLICE_X72Y252        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124     2.622 f  REG/qa_OBUF[13]_inst_i_1/O
                         net (fo=9, routed)           1.013     3.635    REG/qa_OBUF[13]
    SLICE_X65Y259        LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     3.768 f  REG/r_reg[30]_i_18/O
                         net (fo=1, routed)           0.789     4.557    REG/r_reg[30]_i_18_n_1
    SLICE_X68Y259        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.146     4.703 r  REG/r_reg[30]_i_9/O
                         net (fo=95, routed)          2.247     6.950    PC/r_reg[0]_i_4_0
    SLICE_X69Y244        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     7.039 r  PC/r_reg[6]_i_6/O
                         net (fo=1, routed)           0.258     7.297    PC/r_reg[6]_i_6_n_1
    SLICE_X67Y244        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     7.449 r  PC/r_reg[6]_i_2/O
                         net (fo=1, routed)           0.014     7.463    PC/r_reg[6]_i_2_n_1
    SLICE_X67Y244        MUXF7 (Prop_F7MUX_GH_SLICEM_I0_O)
                                                      0.066     7.529 r  PC/r_reg[6]_i_1/O
                         net (fo=1, routed)           0.032     7.561    alu/D[6]
    SLICE_X67Y244        LDCE                                         r  alu/r_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC/pc_use_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            alu/r_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.540ns  (logic 0.798ns (10.583%)  route 6.742ns (89.417%))
  Logic Levels:           9  (FDRE=1 LUT5=3 LUT6=3 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y256        FDRE                         0.000     0.000 r  PC/pc_use_reg[2]/C
    SLICE_X67Y256        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  PC/pc_use_reg[2]/Q
                         net (fo=71, routed)          1.056     1.134    PC/Q[2]
    SLICE_X69Y267        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     1.185 r  PC/do_OBUF[23]_inst_i_1/O
                         net (fo=130, routed)         0.894     2.080    REG/do_OBUF[5]
    SLICE_X69Y252        MUXF7 (Prop_F7MUX_CD_SLICEL_S_O)
                                                      0.070     2.150 f  REG/qa_OBUF[13]_inst_i_4/O
                         net (fo=1, routed)           0.348     2.498    REG/qa_OBUF[13]_inst_i_4_n_1
    SLICE_X72Y252        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124     2.622 f  REG/qa_OBUF[13]_inst_i_1/O
                         net (fo=9, routed)           1.013     3.635    REG/qa_OBUF[13]
    SLICE_X65Y259        LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     3.768 f  REG/r_reg[30]_i_18/O
                         net (fo=1, routed)           0.789     4.557    REG/r_reg[30]_i_18_n_1
    SLICE_X68Y259        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.146     4.703 r  REG/r_reg[30]_i_9/O
                         net (fo=95, routed)          2.317     7.019    PC/r_reg[0]_i_4_0
    SLICE_X69Y243        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097     7.116 r  PC/r_reg[5]_i_4/O
                         net (fo=1, routed)           0.285     7.401    PC/r_reg[5]_i_4_n_1
    SLICE_X69Y243        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.036     7.437 r  PC/r_reg[5]_i_2/O
                         net (fo=1, routed)           0.009     7.446    PC/r_reg[5]_i_2_n_1
    SLICE_X69Y243        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.063     7.509 r  PC/r_reg[5]_i_1/O
                         net (fo=1, routed)           0.031     7.540    alu/D[5]
    SLICE_X69Y243        LDCE                                         r  alu/r_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC/pc_use_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            alu/r_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.522ns  (logic 0.911ns (12.111%)  route 6.611ns (87.889%))
  Logic Levels:           9  (FDRE=1 LUT5=3 LUT6=3 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y256        FDRE                         0.000     0.000 r  PC/pc_use_reg[2]/C
    SLICE_X67Y256        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  PC/pc_use_reg[2]/Q
                         net (fo=71, routed)          1.056     1.134    PC/Q[2]
    SLICE_X69Y267        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     1.185 r  PC/do_OBUF[23]_inst_i_1/O
                         net (fo=130, routed)         0.894     2.080    REG/do_OBUF[5]
    SLICE_X69Y252        MUXF7 (Prop_F7MUX_CD_SLICEL_S_O)
                                                      0.070     2.150 f  REG/qa_OBUF[13]_inst_i_4/O
                         net (fo=1, routed)           0.348     2.498    REG/qa_OBUF[13]_inst_i_4_n_1
    SLICE_X72Y252        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124     2.622 f  REG/qa_OBUF[13]_inst_i_1/O
                         net (fo=9, routed)           1.013     3.635    REG/qa_OBUF[13]
    SLICE_X65Y259        LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     3.768 f  REG/r_reg[30]_i_18/O
                         net (fo=1, routed)           0.789     4.557    REG/r_reg[30]_i_18_n_1
    SLICE_X68Y259        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.146     4.703 r  REG/r_reg[30]_i_9/O
                         net (fo=95, routed)          2.263     6.966    PC/r_reg[0]_i_4_0
    SLICE_X69Y244        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.146     7.112 r  PC/r_reg[9]_i_4/O
                         net (fo=1, routed)           0.206     7.318    PC/r_reg[9]_i_4_n_1
    SLICE_X69Y246        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     7.417 r  PC/r_reg[9]_i_2/O
                         net (fo=1, routed)           0.010     7.427    PC/r_reg[9]_i_2_n_1
    SLICE_X69Y246        MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.064     7.491 r  PC/r_reg[9]_i_1/O
                         net (fo=1, routed)           0.031     7.522    alu/D[9]
    SLICE_X69Y246        LDCE                                         r  alu/r_reg[9]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PC/pc_use_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PC/pc_use_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.098ns  (logic 0.053ns (54.257%)  route 0.045ns (45.743%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y260        FDRE                         0.000     0.000 r  PC/pc_use_reg[30]/C
    SLICE_X68Y260        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.039 r  PC/pc_use_reg[30]/Q
                         net (fo=3, routed)           0.028     0.067    PC/Q[30]
    SLICE_X68Y260        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.014     0.081 r  PC/pc_use[30]_i_1/O
                         net (fo=1, routed)           0.017     0.098    PC/pc_use[30]_i_1_n_1
    SLICE_X68Y260        FDRE                                         r  PC/pc_use_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC/pc_use_reg[29]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PC/pc_use_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.099ns  (logic 0.053ns (53.338%)  route 0.046ns (46.662%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y260        FDRE                         0.000     0.000 r  PC/pc_use_reg[29]/C
    SLICE_X68Y260        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.039 r  PC/pc_use_reg[29]/Q
                         net (fo=3, routed)           0.030     0.069    PC/Q[29]
    SLICE_X68Y260        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     0.083 r  PC/pc_use[29]_i_1/O
                         net (fo=1, routed)           0.016     0.099    PC/pc_use[29]_i_1_n_1
    SLICE_X68Y260        FDRE                                         r  PC/pc_use_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC/pc_use_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PC/pc_use_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.128ns  (logic 0.062ns (48.299%)  route 0.066ns (51.701%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y260        FDRE                         0.000     0.000 r  PC/pc_use_reg[31]/C
    SLICE_X68Y260        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.039 r  PC/pc_use_reg[31]/Q
                         net (fo=3, routed)           0.051     0.090    PC/Q[31]
    SLICE_X68Y260        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.023     0.113 r  PC/pc_use[31]_i_1/O
                         net (fo=1, routed)           0.015     0.128    PC/pc_use[31]_i_1_n_1
    SLICE_X68Y260        FDRE                                         r  PC/pc_use_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu/r_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            DM/dataMemory_reg_0_31_13_13/SP/ADR4
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.153ns  (logic 0.059ns (38.508%)  route 0.094ns (61.492%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y244        LDCE                         0.000     0.000 r  alu/r_reg[6]/G
    SLICE_X67Y244        LDCE (EnToQ_HFF_SLICEM_G_Q)
                                                      0.059     0.059 r  alu/r_reg[6]/Q
                         net (fo=34, routed)          0.094     0.153    DM/dataMemory_reg_0_31_13_13/A4
    SLICE_X67Y249        RAMS32                                       r  DM/dataMemory_reg_0_31_13_13/SP/ADR4
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu/r_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            DM/dataMemory_reg_0_31_14_14/SP/ADR4
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.153ns  (logic 0.059ns (38.508%)  route 0.094ns (61.492%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y244        LDCE                         0.000     0.000 r  alu/r_reg[6]/G
    SLICE_X67Y244        LDCE (EnToQ_HFF_SLICEM_G_Q)
                                                      0.059     0.059 r  alu/r_reg[6]/Q
                         net (fo=34, routed)          0.094     0.153    DM/dataMemory_reg_0_31_14_14/A4
    SLICE_X67Y249        RAMS32                                       r  DM/dataMemory_reg_0_31_14_14/SP/ADR4
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu/r_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            DM/dataMemory_reg_0_31_11_11/SP/ADR4
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.155ns  (logic 0.059ns (38.012%)  route 0.096ns (61.988%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y244        LDCE                         0.000     0.000 r  alu/r_reg[6]/G
    SLICE_X67Y244        LDCE (EnToQ_HFF_SLICEM_G_Q)
                                                      0.059     0.059 r  alu/r_reg[6]/Q
                         net (fo=34, routed)          0.096     0.155    DM/dataMemory_reg_0_31_11_11/A4
    SLICE_X67Y249        RAMS32                                       r  DM/dataMemory_reg_0_31_11_11/SP/ADR4
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu/r_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            DM/dataMemory_reg_0_31_12_12/SP/ADR4
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.155ns  (logic 0.059ns (38.012%)  route 0.096ns (61.988%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y244        LDCE                         0.000     0.000 r  alu/r_reg[6]/G
    SLICE_X67Y244        LDCE (EnToQ_HFF_SLICEM_G_Q)
                                                      0.059     0.059 r  alu/r_reg[6]/Q
                         net (fo=34, routed)          0.096     0.155    DM/dataMemory_reg_0_31_12_12/A4
    SLICE_X67Y249        RAMS32                                       r  DM/dataMemory_reg_0_31_12_12/SP/ADR4
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu/r_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            DM/dataMemory_reg_0_31_15_15/SP/ADR4
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.155ns  (logic 0.059ns (38.012%)  route 0.096ns (61.988%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y244        LDCE                         0.000     0.000 r  alu/r_reg[6]/G
    SLICE_X67Y244        LDCE (EnToQ_HFF_SLICEM_G_Q)
                                                      0.059     0.059 r  alu/r_reg[6]/Q
                         net (fo=34, routed)          0.096     0.155    DM/dataMemory_reg_0_31_15_15/A4
    SLICE_X67Y249        RAMS32                                       r  DM/dataMemory_reg_0_31_15_15/SP/ADR4
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu/r_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            DM/dataMemory_reg_0_31_16_16/SP/ADR4
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.155ns  (logic 0.059ns (38.012%)  route 0.096ns (61.988%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y244        LDCE                         0.000     0.000 r  alu/r_reg[6]/G
    SLICE_X67Y244        LDCE (EnToQ_HFF_SLICEM_G_Q)
                                                      0.059     0.059 r  alu/r_reg[6]/Q
                         net (fo=34, routed)          0.096     0.155    DM/dataMemory_reg_0_31_16_16/A4
    SLICE_X67Y249        RAMS32                                       r  DM/dataMemory_reg_0_31_16_16/SP/ADR4
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu/r_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            DM/dataMemory_reg_0_31_0_0/SP/ADR4
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.156ns  (logic 0.059ns (37.769%)  route 0.097ns (62.231%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y244        LDCE                         0.000     0.000 r  alu/r_reg[6]/G
    SLICE_X67Y244        LDCE (EnToQ_HFF_SLICEM_G_Q)
                                                      0.059     0.059 r  alu/r_reg[6]/Q
                         net (fo=34, routed)          0.097     0.156    DM/dataMemory_reg_0_31_0_0/A4
    SLICE_X67Y249        RAMS32                                       r  DM/dataMemory_reg_0_31_0_0/SP/ADR4
  -------------------------------------------------------------------    -------------------





