<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="MajorTask_Phase1_Part2.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ALU.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ALU.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ALU.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ALU.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALU.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ALU.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ALU.xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ALUOp_Multiplexer.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ALUOp_Multiplexer.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ALUOp_Multiplexer.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ALUOp_Multiplexer.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALUOp_Multiplexer.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALUOp_Multiplexer.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ALUOp_Multiplexer.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ALUOp_Multiplexer.xst"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ALUOp_Multiplexer_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ALU_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ALU_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="FullAdder.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="FullAdder.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="FullAdder.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="FullAdder.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FullAdder.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="FullAdder.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="FullAdder.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="FullAdder.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="FullAdder_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="FullAdder_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="FullAdder_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Subtract_Multiplexer.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Subtract_Multiplexer.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Subtract_Multiplexer.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Subtract_Multiplexer.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Subtract_Multiplexer.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Subtract_Multiplexer.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Subtract_Multiplexer.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Subtract_Multiplexer.xst"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Subtract_Multiplexer_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="pkg_MajorTask_Phase1_Part2.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="pkg_MajorTask_Phase1_Part2.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="pkg_MajorTask_Phase1_Part2.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_ALUOp_Multiplexer_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_ALUOp_Multiplexer_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_ALU_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_ALU_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_ALU_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_ALU_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_FullAdder_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_FullAdder_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1650896215" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1650896215">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1651145163" xil_pn:in_ck="5293114486871333557" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1651145163">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="ALUOp_Multiplexer.vhd"/>
      <outfile xil_pn:name="FullAdder.vhd"/>
      <outfile xil_pn:name="Subtract_Multiplexer.vhd"/>
      <outfile xil_pn:name="pkg_MajorTask_Phase1_Part2.vhd"/>
      <outfile xil_pn:name="test_ALU.vhd"/>
      <outfile xil_pn:name="test_ALUOp_Multiplexer.vhd"/>
      <outfile xil_pn:name="test_FullAdder.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1650911590" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-9200949927507840809" xil_pn:start_ts="1650911590">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1650911590" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="3100477338176534837" xil_pn:start_ts="1650911590">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1650911231" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-3964238746545758037" xil_pn:start_ts="1650911231">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1651145167" xil_pn:in_ck="5293114486871333557" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1651145167">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="ALUOp_Multiplexer.vhd"/>
      <outfile xil_pn:name="FullAdder.vhd"/>
      <outfile xil_pn:name="Subtract_Multiplexer.vhd"/>
      <outfile xil_pn:name="pkg_MajorTask_Phase1_Part2.vhd"/>
      <outfile xil_pn:name="test_ALU.vhd"/>
      <outfile xil_pn:name="test_ALUOp_Multiplexer.vhd"/>
      <outfile xil_pn:name="test_FullAdder.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1651145171" xil_pn:in_ck="5293114486871333557" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="7239762939237600478" xil_pn:start_ts="1651145167">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_ALU_beh.prj"/>
      <outfile xil_pn:name="test_ALU_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1651179594" xil_pn:in_ck="1548068063067676538" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-6636914494170120757" xil_pn:start_ts="1651179593">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_ALU_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1650895378" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1650895378">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1650911161" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-1713701936175210205" xil_pn:start_ts="1650911161">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1650911161" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-3964238746545758037" xil_pn:start_ts="1650911161">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1650911161" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1650911161">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1650911161" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-3321771038117726843" xil_pn:start_ts="1650911161">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1650911161" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1650911161">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1650911161" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="5259964496666865269" xil_pn:start_ts="1650911161">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1650915149" xil_pn:in_ck="-6479001142853293448" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-5564880825916847054" xil_pn:start_ts="1650915141">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU.lso"/>
      <outfile xil_pn:name="ALU.ngc"/>
      <outfile xil_pn:name="ALU.ngr"/>
      <outfile xil_pn:name="ALU.prj"/>
      <outfile xil_pn:name="ALU.stx"/>
      <outfile xil_pn:name="ALU.syr"/>
      <outfile xil_pn:name="ALU.xst"/>
      <outfile xil_pn:name="ALUOp_Multiplexer.ngr"/>
      <outfile xil_pn:name="ALUOp_Multiplexer.prj"/>
      <outfile xil_pn:name="ALU_xst.xrpt"/>
      <outfile xil_pn:name="FullAdder.ngr"/>
      <outfile xil_pn:name="Subtract_Multiplexer.ngr"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
