$date
	Sun Oct 23 00:57:53 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#930858
b10 &
b10 %
1$
b10 !
1"
#930859
0"
#930862
b1 &
1#
b1 %
#930866
b0 &
b0 %
0#
0$
#1926127
b1110 !
1"
#1926130
b1110 &
b1110 %
1$
#1926131
0"
#1926134
b111 &
b111 %
#1926138
b10110 &
b10110 %
#1926142
b1011 &
b1011 %
#1926146
b100010 &
b100010 %
#1926150
b10001 &
b10001 %
#1926154
b110100 &
b110100 %
#1926158
b11010 &
b11010 %
#1926162
b1101 &
b1101 %
#1926166
b101000 &
b101000 %
#1926170
b10100 &
b10100 %
#1926174
b1010 &
b1010 %
#1926178
b101 &
b101 %
#1926182
b10000 &
b10000 %
#1926186
b1000 &
b1000 %
#1926190
b100 &
b100 %
#1926194
b10 &
b10 %
#1926198
b1 &
1#
b1 %
#1926202
b0 &
b0 %
0#
0$
#2954133
b100 !
1"
#2954134
b100 &
b100 %
1$
#2954135
0"
#2954138
b10 &
b10 %
#2954142
b1 &
1#
b1 %
#2954146
b0 &
b0 %
0#
0$
#4500012
