
---------- Begin Simulation Statistics ----------
final_tick                                27724423500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  66599                       # Simulator instruction rate (inst/s)
host_mem_usage                                 733380                       # Number of bytes of host memory used
host_op_rate                                    66599                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2807.58                       # Real time elapsed on the host
host_tick_rate                                9874840                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   186982569                       # Number of instructions simulated
sim_ops                                     186982722                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.027724                       # Number of seconds simulated
sim_ticks                                 27724423500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            84.437256                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                9462662                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            11206738                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          2541946                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         10216272                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            842460                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         845414                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            2954                       # Number of indirect misses.
system.cpu0.branchPred.lookups               12741694                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         1770                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                           142                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1300494                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   6968259                       # Number of branches committed
system.cpu0.commit.bw_lim_events               246311                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls            714                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       15160147                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            46824785                       # Number of instructions committed
system.cpu0.commit.committedOps              46824923                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples     53005167                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.883403                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.177667                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     26232643     49.49%     49.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     14153758     26.70%     76.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      8176754     15.43%     91.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      3201970      6.04%     97.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       449316      0.85%     98.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       420074      0.79%     99.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6        26762      0.05%     99.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        97579      0.18%     99.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       246311      0.46%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     53005167                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                   5376727                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1516632                       # Number of function calls committed.
system.cpu0.commit.int_insts                 44547181                       # Number of committed integer instructions.
system.cpu0.commit.loads                      3986938                       # Number of loads committed
system.cpu0.commit.membars                        411                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass          414      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        35883439     76.63%     76.63% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           1285      0.00%     76.64% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv              18      0.00%     76.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd       1510804      3.23%     79.86% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp       2266208      4.84%     84.70% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt        799842      1.71%     86.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult       755402      1.61%     88.02% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     88.02% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     88.02% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            2      0.00%     88.02% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     88.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     88.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     88.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     88.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     88.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     88.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     88.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     88.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     88.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     88.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     88.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     88.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     88.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     88.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     88.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     88.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     88.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     88.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     88.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     88.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     88.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     88.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     88.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     88.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     88.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     88.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     88.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     88.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     88.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     88.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     88.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     88.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     88.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     88.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     88.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     88.02% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        3942636      8.42%     96.44% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1620404      3.46%     99.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead        44444      0.09%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           25      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         46824923                       # Class of committed instruction
system.cpu0.commit.refs                       5607509                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   46824785                       # Number of Instructions Simulated
system.cpu0.committedOps                     46824923                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.184166                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.184166                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles              1023517                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1241608                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             8436132                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              67092926                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                13667450                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 38764549                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1300560                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              2396525                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles               552542                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   12741694                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  9456350                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     41606115                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                56847                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           45                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      75463847                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  37                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           95                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                5084054                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.229794                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          11160299                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          10305122                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       1.360977                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples          55308618                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.364418                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.355298                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                13712932     24.79%     24.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                24215259     43.78%     68.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 9264081     16.75%     85.33% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 4023985      7.28%     92.60% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 1349854      2.44%     95.04% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1207725      2.18%     97.23% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1533614      2.77%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     391      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                     777      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            55308618                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                 10220356                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                 3128482                       # number of floating regfile writes
system.cpu0.idleCycles                         139685                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1385721                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                 9244932                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    1.058393                       # Inst execution rate
system.cpu0.iew.exec_refs                     8033696                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   2045831                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                1004628                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts              6050760                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts               366                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           285884                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2441330                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           61985076                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts              5987865                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1278523                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             58686108                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                    18                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents                  569                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1300560                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles                  611                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked          479                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           89375                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses           38                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation           43                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      2063820                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       820759                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents            43                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect         4257                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1381464                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 46077661                       # num instructions consuming a value
system.cpu0.iew.wb_count                     58214237                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.826281                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 38073111                       # num instructions producing a value
system.cpu0.iew.wb_rate                      1.049883                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      58256173                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                67355070                       # number of integer regfile reads
system.cpu0.int_regfile_writes               44727647                       # number of integer regfile writes
system.cpu0.ipc                              0.844476                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.844476                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass              460      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             45825022     76.42%     76.42% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                1289      0.00%     76.42% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                   20      0.00%     76.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd            1517312      2.53%     78.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp            2842068      4.74%     83.69% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt             888895      1.48%     85.18% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult            756142      1.26%     86.44% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     86.44% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     86.44% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 2      0.00%     86.44% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     86.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     86.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     86.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     86.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     86.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     86.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     86.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     86.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     86.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     86.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     86.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     86.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     86.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     86.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     86.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     86.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     86.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     86.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     86.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     86.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     86.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     86.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     86.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     86.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     86.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     86.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     86.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     86.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     86.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     86.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     86.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     86.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     86.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     86.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     86.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     86.44% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             5985274      9.98%     96.42% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            2098495      3.50%     99.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead          49628      0.08%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            25      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              59964632                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                6054103                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads           12108175                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses      5970572                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes           6773895                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     152476                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002543                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 151479     99.35%     99.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     99.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     99.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     99.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     99.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                   27      0.02%     99.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     99.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     99.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     99.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     99.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     99.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     99.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     99.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     99.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     99.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     99.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     99.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     99.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     99.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     99.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     99.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     99.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     99.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     99.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     99.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     99.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     99.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     99.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     99.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     99.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     99.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     99.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     99.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     99.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     99.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     99.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     99.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     99.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     99.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     99.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     99.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     99.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     99.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                   519      0.34%     99.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                  447      0.29%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              54062545                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         163345943                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     52243665                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         70371364                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  61984244                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 59964632                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded                832                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       15160140                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            63761                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           118                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      3800758                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples     55308618                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.084182                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.186498                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           20108372     36.36%     36.36% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           19784820     35.77%     72.13% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           10732084     19.40%     91.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            1963358      3.55%     95.08% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1265705      2.29%     97.37% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1157964      2.09%     99.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             145378      0.26%     99.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             106834      0.19%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              44103      0.08%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       55308618                       # Number of insts issued each cycle
system.cpu0.iq.rate                          1.081451                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads              955                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             779                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads             6050760                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2441330                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                8950619                       # number of misc regfile reads
system.cpu0.misc_regfile_writes               5332258                       # number of misc regfile writes
system.cpu0.numCycles                        55448303                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                         545                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles                1006345                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             38994301                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                  5005                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                16056468                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents                   527                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.RenameLookups             85794419                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              65104669                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           53303031                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 36846736                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                  3783                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1300560                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles                90765                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                14308716                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         10757254                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        75037165                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles          7744                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts               212                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                   211744                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts           212                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   114743536                       # The number of ROB reads
system.cpu0.rob.rob_writes                  126273612                       # The number of ROB writes
system.cpu0.timesIdled                           4912                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                   30                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            84.522493                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                9444114                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            11173492                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2533878                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         10192271                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            840016                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         840057                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              41                       # Number of indirect misses.
system.cpu1.branchPred.lookups               12705005                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           27                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                             4                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1295280                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   6945792                       # Number of branches committed
system.cpu1.commit.bw_lim_events               241361                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls             18                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       15128705                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            46726915                       # Number of instructions committed
system.cpu1.commit.committedOps              46726921                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     52753807                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.885754                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.176923                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     26024826     49.33%     49.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     14127331     26.78%     76.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8173372     15.49%     91.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3194660      6.06%     97.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       447201      0.85%     98.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       419174      0.79%     99.30% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        27870      0.05%     99.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        98012      0.19%     99.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       241361      0.46%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     52753807                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                   5378900                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1511457                       # Number of function calls committed.
system.cpu1.commit.int_insts                 44450020                       # Number of committed integer instructions.
system.cpu1.commit.loads                      3964292                       # Number of loads committed
system.cpu1.commit.membars                          8                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass            8      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        35824669     76.67%     76.67% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult           1247      0.00%     76.67% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               2      0.00%     76.67% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd       1511420      3.23%     79.91% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp       2267130      4.85%     84.76% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt        800164      1.71%     86.47% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult       755710      1.62%     88.09% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     88.09% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     88.09% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     88.09% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     88.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     88.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     88.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     88.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     88.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     88.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     88.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     88.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     88.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     88.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     88.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     88.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     88.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     88.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     88.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     88.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     88.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     88.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     88.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     88.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     88.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     88.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     88.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     88.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     88.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     88.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     88.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     88.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     88.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     88.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     88.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     88.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     88.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     88.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     88.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     88.09% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        3919838      8.39%     96.48% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1602257      3.43%     99.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead        44458      0.10%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           18      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         46726921                       # Class of committed instruction
system.cpu1.commit.refs                       5566571                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   46726915                       # Number of Instructions Simulated
system.cpu1.committedOps                     46726921                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              1.178218                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        1.178218                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles              1007270                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              1238600                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             8419940                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              66946589                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                13526370                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 38669639                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1295285                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2392779                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               551007                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   12705005                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  9428282                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     41490823                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                55276                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      75298067                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5067766                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.230771                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          11024864                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          10284130                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       1.367701                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          55049571                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.367823                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.355740                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                13562912     24.64%     24.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                24135740     43.84%     68.48% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 9250097     16.80%     85.28% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 4015818      7.29%     92.58% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1343630      2.44%     95.02% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1208087      2.19%     97.21% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1533278      2.79%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       3      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                       6      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            55049571                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                 10220812                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                 3128731                       # number of floating regfile writes
system.cpu1.idleCycles                           4926                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1379898                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 9217146                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    1.063662                       # Inst execution rate
system.cpu1.iew.exec_refs                     7988998                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2026414                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                1000480                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              6023112                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts                11                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           276093                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2421184                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           61855636                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              5962584                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1269172                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             58559374                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1295285                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked          291                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           88293                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      2058820                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       818905                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents             2                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect         1299                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1378599                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 46025616                       # num instructions consuming a value
system.cpu1.iew.wb_count                     58084824                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.826217                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 38027140                       # num instructions producing a value
system.cpu1.iew.wb_rate                      1.055042                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      58126986                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                67201972                       # number of integer regfile reads
system.cpu1.int_regfile_writes               44641963                       # number of integer regfile writes
system.cpu1.ipc                              0.848739                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.848739                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass               10      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             45736488     76.45%     76.45% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                1247      0.00%     76.45% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    2      0.00%     76.45% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd            1517423      2.54%     78.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp            2842145      4.75%     83.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt             889082      1.49%     85.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult            756211      1.26%     86.48% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     86.48% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     86.48% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     86.48% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     86.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     86.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     86.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     86.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     86.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     86.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     86.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     86.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     86.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     86.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     86.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     86.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     86.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     86.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     86.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     86.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     86.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     86.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     86.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     86.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     86.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     86.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     86.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     86.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     86.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     86.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     86.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     86.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     86.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     86.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     86.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     86.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     86.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     86.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     86.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     86.48% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             5957135      9.96%     96.44% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            2079135      3.48%     99.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead          49652      0.08%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            18      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              59828548                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                6054561                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads           12109092                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses      5970894                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes           6772054                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     149340                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.002496                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 149302     99.97%     99.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     99.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     99.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    1      0.00%     99.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     99.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                   25      0.02%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                     3      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    5      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              53923317                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         162808928                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     52113930                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         70212289                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  61855617                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 59828548                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded                 19                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       15128705                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            62015                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved             1                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      3810496                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     55049571                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.086812                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.186783                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           19945827     36.23%     36.23% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           19703462     35.79%     72.02% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           10727717     19.49%     91.51% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1959935      3.56%     95.07% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1260323      2.29%     97.36% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1158669      2.10%     99.47% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             143558      0.26%     99.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             106778      0.19%     99.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              43302      0.08%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       55049571                       # Number of insts issued each cycle
system.cpu1.iq.rate                          1.086715                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads               12                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             6023112                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2421184                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                8951100                       # number of misc regfile reads
system.cpu1.misc_regfile_writes               5334424                       # number of misc regfile writes
system.cpu1.numCycles                        55054497                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                      394350                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles                1001412                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             38934580                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                  4302                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                15910566                       # Number of cycles rename is idle
system.cpu1.rename.RenameLookups             85623052                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              64960971                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           53205823                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 36756239                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                  1323                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1295285                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles                85818                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                14271229                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups         10757902                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        74865150                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles           251                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts                 7                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                   206983                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts             7                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   114368059                       # The number of ROB reads
system.cpu1.rob.rob_writes                  126007026                       # The number of ROB writes
system.cpu1.timesIdled                             59                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            84.522309                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                9443413                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            11172687                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          2536062                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         10191194                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            839940                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         839982                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses              42                       # Number of indirect misses.
system.cpu2.branchPred.lookups               12704469                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted           27                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             4                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1296382                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   6943846                       # Number of branches committed
system.cpu2.commit.bw_lim_events               242394                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls             18                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       15121918                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            46715117                       # Number of instructions committed
system.cpu2.commit.committedOps              46715123                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     52754468                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.885520                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.177130                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     26032765     49.35%     49.35% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     14126305     26.78%     76.12% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      8168326     15.48%     91.61% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3193615      6.05%     97.66% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       446411      0.85%     98.51% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       419100      0.79%     99.30% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6        27839      0.05%     99.36% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        97713      0.19%     99.54% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       242394      0.46%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     52754468                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                   5378281                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls             1511283                       # Number of function calls committed.
system.cpu2.commit.int_insts                 44438558                       # Number of committed integer instructions.
system.cpu2.commit.loads                      3962757                       # Number of loads committed
system.cpu2.commit.membars                          8                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            8      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        35815741     76.67%     76.67% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult           1247      0.00%     76.67% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               2      0.00%     76.67% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd       1511246      3.24%     79.91% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp       2266869      4.85%     84.76% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt        800072      1.71%     86.47% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult       755623      1.62%     88.09% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     88.09% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     88.09% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     88.09% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     88.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     88.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     88.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     88.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     88.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     88.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     88.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     88.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     88.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     88.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     88.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     88.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     88.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     88.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     88.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     88.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     88.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     88.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     88.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     88.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     88.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     88.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     88.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     88.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     88.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     88.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     88.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     88.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     88.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     88.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     88.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     88.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     88.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     88.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     88.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     88.09% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        3918308      8.39%     96.48% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       1601536      3.43%     99.90% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead        44453      0.10%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           18      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         46715123                       # Class of committed instruction
system.cpu2.commit.refs                       5564315                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   46715117                       # Number of Instructions Simulated
system.cpu2.committedOps                     46715123                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              1.178441                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        1.178441                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles              1007251                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred              1239682                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             8418614                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              66930948                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                13529837                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 38665025                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1296387                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts              2392911                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               551662                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   12704469                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  9428608                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     41488006                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                54790                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      75287812                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                5072134                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.230776                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          11026088                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          10283353                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       1.367601                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          55050162                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             1.367622                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.355734                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                13567390     24.65%     24.65% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                24136137     43.84%     68.49% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 9246758     16.80%     85.29% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 4015945      7.30%     92.58% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1342880      2.44%     95.02% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                 1207510      2.19%     97.21% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 1533531      2.79%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       3      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       8      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            55050162                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                 10219612                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                 3128133                       # number of floating regfile writes
system.cpu2.idleCycles                            853                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1381400                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 9214800                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    1.063430                       # Inst execution rate
system.cpu2.iew.exec_refs                     7985800                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   2025561                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                 999313                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              6021329                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                12                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           277953                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             2420079                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           61837051                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              5960239                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1269632                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             58542884                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     2                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1296387                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    2                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked          287                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           88282                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      2058571                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       818521                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             2                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect         1301                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1380099                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 46010914                       # num instructions consuming a value
system.cpu2.iew.wb_count                     58069056                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.826243                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 38016183                       # num instructions producing a value
system.cpu2.iew.wb_rate                      1.054823                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      58111310                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                67178847                       # number of integer regfile reads
system.cpu2.int_regfile_writes               44629797                       # number of integer regfile writes
system.cpu2.ipc                              0.848579                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.848579                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass               10      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             45724875     76.45%     76.45% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                1247      0.00%     76.45% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    2      0.00%     76.45% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd            1517009      2.54%     78.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp            2841886      4.75%     83.74% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt             889041      1.49%     85.22% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult            756074      1.26%     86.49% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     86.49% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     86.49% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     86.49% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     86.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     86.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     86.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     86.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     86.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     86.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     86.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     86.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     86.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     86.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     86.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     86.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     86.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     86.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     86.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     86.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     86.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     86.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     86.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     86.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     86.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     86.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     86.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     86.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     86.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     86.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     86.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     86.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     86.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     86.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     86.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     86.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     86.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     86.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     86.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     86.49% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             5954526      9.96%     96.44% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            2078148      3.47%     99.92% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead          49680      0.08%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            18      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              59812516                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                6053740                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads           12107448                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses      5970037                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes           6769579                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     149385                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.002498                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 149345     99.97%     99.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     99.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     99.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     99.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     99.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                   28      0.02%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     3      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    5      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              53908151                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         162779402                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     52099019                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         70189392                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  61837031                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 59812516                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded                 20                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       15121918                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            62271                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved             2                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      3804918                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     55050162                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        1.086509                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.186522                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           19950775     36.24%     36.24% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           19704379     35.79%     72.03% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           10726025     19.48%     91.52% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            1957103      3.56%     95.07% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1260574      2.29%     97.36% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5            1157202      2.10%     99.47% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             144760      0.26%     99.73% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             106840      0.19%     99.92% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              42504      0.08%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       55050162                       # Number of insts issued each cycle
system.cpu2.iq.rate                          1.086493                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads               12                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             6021329                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            2420079                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                8949568                       # number of misc regfile reads
system.cpu2.misc_regfile_writes               5333810                       # number of misc regfile writes
system.cpu2.numCycles                        55051015                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                      397832                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles                1000212                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             38925361                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                  4316                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                15916146                       # Number of cycles rename is idle
system.cpu2.rename.RenameLookups             85597865                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              64944610                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           53193562                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 36750112                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                  2325                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1296387                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles                86845                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                14268187                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups         10754870                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        74842995                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles           460                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 8                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                   207029                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             8                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   114349102                       # The number of ROB reads
system.cpu2.rob.rob_writes                  125969786                       # The number of ROB writes
system.cpu2.timesIdled                             36                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            84.520912                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                9443688                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            11173197                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          2534867                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         10192071                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            840055                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         840101                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses              46                       # Number of indirect misses.
system.cpu3.branchPred.lookups               12704833                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted           26                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             3                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1295826                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   6943974                       # Number of branches committed
system.cpu3.commit.bw_lim_events               241706                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls             16                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       15131785                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            46715752                       # Number of instructions committed
system.cpu3.commit.committedOps              46715755                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     52753264                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.885552                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.176820                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     26028070     49.34%     49.34% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     14127931     26.78%     76.12% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      8170439     15.49%     91.61% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3194276      6.06%     97.66% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       447297      0.85%     98.51% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       417839      0.79%     99.30% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6        27855      0.05%     99.36% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        97851      0.19%     99.54% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       241706      0.46%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     52753264                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                   5378446                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls             1511329                       # Number of function calls committed.
system.cpu3.commit.int_insts                 44439170                       # Number of committed integer instructions.
system.cpu3.commit.loads                      3962839                       # Number of loads committed
system.cpu3.commit.membars                          4                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        35816107     76.67%     76.67% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult           1247      0.00%     76.67% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               2      0.00%     76.67% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd       1511293      3.24%     79.91% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp       2266938      4.85%     84.76% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt        800097      1.71%     86.47% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult       755646      1.62%     88.09% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     88.09% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     88.09% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     88.09% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     88.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     88.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     88.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     88.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     88.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     88.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     88.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     88.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     88.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     88.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     88.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     88.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     88.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     88.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     88.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     88.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     88.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     88.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     88.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     88.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     88.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     88.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     88.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     88.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     88.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     88.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     88.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     88.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     88.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     88.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     88.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     88.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     88.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     88.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     88.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     88.09% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        3918388      8.39%     96.48% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       1601561      3.43%     99.90% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead        44454      0.10%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           18      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         46715755                       # Class of committed instruction
system.cpu3.commit.refs                       5564421                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   46715752                       # Number of Instructions Simulated
system.cpu3.committedOps                     46715755                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              1.178420                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        1.178420                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles              1008675                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred              1239041                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             8418951                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              66940708                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                13526426                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 38667282                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1295836                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts              2392875                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               551682                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   12704833                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  9428144                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     41490160                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                54704                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      75294656                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                5069754                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.230784                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          11024863                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          10283743                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       1.367731                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          55049901                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             1.367753                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.355743                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                13564730     24.64%     24.64% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                24135740     43.84%     68.48% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 9248609     16.80%     85.28% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 4016191      7.30%     92.58% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 1343432      2.44%     95.02% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                 1207802      2.19%     97.21% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                 1533388      2.79%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       3      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       6      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            55049901                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                 10220960                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                 3128390                       # number of floating regfile writes
system.cpu3.idleCycles                            877                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1380703                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 9215691                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    1.063569                       # Inst execution rate
system.cpu3.iew.exec_refs                     7987240                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   2025938                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                1000831                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              6022031                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                14                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           277572                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             2420391                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           61847549                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              5961302                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1268902                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             58550288                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     4                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1295836                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    4                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked          275                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           88292                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            5                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      2059192                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       818809                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             5                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect         1303                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       1379400                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 46016332                       # num instructions consuming a value
system.cpu3.iew.wb_count                     58075280                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.826221                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 38019669                       # num instructions producing a value
system.cpu3.iew.wb_rate                      1.054940                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      58117636                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                67186799                       # number of integer regfile reads
system.cpu3.int_regfile_writes               44635020                       # number of integer regfile writes
system.cpu3.ipc                              0.848594                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.848594                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                8      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             45729343     76.45%     76.45% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                1247      0.00%     76.45% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    2      0.00%     76.45% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd            1517177      2.54%     78.98% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp            2842439      4.75%     83.74% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt             889172      1.49%     85.22% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult            756110      1.26%     86.49% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     86.49% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     86.49% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     86.49% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     86.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     86.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     86.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     86.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     86.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     86.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     86.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     86.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     86.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     86.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     86.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     86.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     86.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     86.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     86.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     86.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     86.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     86.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     86.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     86.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     86.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     86.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     86.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     86.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     86.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     86.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     86.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     86.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     86.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     86.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     86.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     86.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     86.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     86.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     86.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     86.49% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             5955632      9.96%     96.44% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            2078358      3.47%     99.92% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead          49686      0.08%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            18      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              59819192                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                6054638                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads           12109238                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses      5970846                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes           6771875                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     149596                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.002501                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 149551     99.97%     99.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     99.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     99.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    1      0.00%     99.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     99.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                   31      0.02%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     3      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    6      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              53914142                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         162791565                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     52104434                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         70207464                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  61847531                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 59819192                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded                 18                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       15131785                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            62924                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved             2                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      3811975                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     55049901                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        1.086636                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.186589                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           19948536     36.24%     36.24% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           19703557     35.79%     72.03% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           10727594     19.49%     91.52% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            1957583      3.56%     95.07% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1261555      2.29%     97.36% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5            1157426      2.10%     99.47% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             144010      0.26%     99.73% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             106832      0.19%     99.92% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              42808      0.08%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       55049901                       # Number of insts issued each cycle
system.cpu3.iq.rate                          1.086618                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                6                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             6022031                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            2420391                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                8950622                       # number of misc regfile reads
system.cpu3.misc_regfile_writes               5333974                       # number of misc regfile writes
system.cpu3.numCycles                        55050778                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                      398069                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles                1001861                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             38925870                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                  4689                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                15911637                       # Number of cycles rename is idle
system.cpu3.rename.RenameLookups             85611830                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              64954376                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           53200984                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 36753736                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                  1560                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1295836                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles                86240                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                14275105                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups         10757592                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        74854238                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles           591                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                11                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                   206963                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts            11                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   114359046                       # The number of ROB reads
system.cpu3.rob.rob_writes                  125991727                       # The number of ROB writes
system.cpu3.timesIdled                             34                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        23483                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         48019                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        37243                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           31                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1152859                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           12                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2336101                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             43                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  27724423500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1599                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        21967                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1503                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                5                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              7                       # Transaction distribution
system.membus.trans_dist::ReadExReq             22928                       # Transaction distribution
system.membus.trans_dist::ReadExResp            22927                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1599                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            10                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        72545                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  72545                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2975552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2975552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               13                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             24549                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   24549    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               24549                       # Request fanout histogram
system.membus.respLayer1.occupancy          138627000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           141995000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean         1594000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value      1594000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value      1594000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    27722829500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED      1594000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  27724423500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      9428510                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         9428510                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      9428510                       # number of overall hits
system.cpu2.icache.overall_hits::total        9428510                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst           98                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            98                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst           98                       # number of overall misses
system.cpu2.icache.overall_misses::total           98                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst      2678500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2678500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst      2678500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2678500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      9428608                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      9428608                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      9428608                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      9428608                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000010                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000010                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 27331.632653                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 27331.632653                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 27331.632653                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 27331.632653                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks           38                       # number of writebacks
system.cpu2.icache.writebacks::total               38                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst           29                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           29                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst           29                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           29                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst           69                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           69                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst           69                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           69                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst      1580000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1580000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst      1580000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1580000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 22898.550725                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 22898.550725                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 22898.550725                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 22898.550725                       # average overall mshr miss latency
system.cpu2.icache.replacements                    38                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      9428510                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        9428510                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst           98                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           98                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst      2678500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2678500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      9428608                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      9428608                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 27331.632653                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 27331.632653                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst           29                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           29                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst           69                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           69                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst      1580000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1580000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 22898.550725                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 22898.550725                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  27724423500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           30.778529                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            9428579                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               69                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         136646.072464                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        197337000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    30.778529                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.961829                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.961829                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           31                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         18857285                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        18857285                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  27724423500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      6745430                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         6745430                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      6745430                       # number of overall hits
system.cpu2.dcache.overall_hits::total        6745430                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data       727771                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        727771                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data       727771                       # number of overall misses
system.cpu2.dcache.overall_misses::total       727771                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data   8155834475                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   8155834475                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data   8155834475                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   8155834475                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      7473201                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      7473201                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      7473201                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      7473201                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.097384                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.097384                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.097384                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.097384                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 11206.594485                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 11206.594485                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 11206.594485                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 11206.594485                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs         3189                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs              299                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    10.665552                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       281517                       # number of writebacks
system.cpu2.dcache.writebacks::total           281517                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data       438603                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       438603                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data       438603                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       438603                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       289168                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       289168                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       289168                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       289168                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data   4014262000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   4014262000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data   4014262000                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   4014262000                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.038694                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.038694                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.038694                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.038694                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 13882.110054                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 13882.110054                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 13882.110054                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 13882.110054                       # average overall mshr miss latency
system.cpu2.dcache.replacements                289131                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      5160727                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        5160727                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       710924                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       710924                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data   6837558000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   6837558000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      5871651                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      5871651                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.121077                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.121077                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data  9617.846633                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total  9617.846633                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       429909                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       429909                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       281015                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       281015                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data   3387085000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3387085000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.047860                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.047860                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 12053.039873                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 12053.039873                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1584703                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1584703                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data        16847                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        16847                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data   1318276475                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   1318276475                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      1601550                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1601550                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.010519                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.010519                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 78249.924319                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 78249.924319                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data         8694                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         8694                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data         8153                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         8153                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data    627177000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    627177000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.005091                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.005091                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 76925.916840                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 76925.916840                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data            4                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total            4                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data            1                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data         1500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total         1500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.200000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.200000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data         1500                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total         1500                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data            1                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data            2                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data            2                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data         8000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total         8000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data         4000                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data            2                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data         6000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total         6000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.500000                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data         3000                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total         3000                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data            2                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total              2                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data            2                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total            2                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data         8500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total         8500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data            4                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total            4                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.500000                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.500000                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data         4250                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total         4250                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data            2                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total            2                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data         6500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total         6500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.500000                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data         3250                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total         3250                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  27724423500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.771090                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            7034610                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           289169                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            24.326985                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        197348500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.771090                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.992847                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.992847                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         15235597                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        15235597                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON    27724423500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  27724423500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      9428059                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         9428059                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      9428059                       # number of overall hits
system.cpu3.icache.overall_hits::total        9428059                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst           85                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            85                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst           85                       # number of overall misses
system.cpu3.icache.overall_misses::total           85                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst      2693500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2693500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst      2693500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2693500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      9428144                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      9428144                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      9428144                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      9428144                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000009                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000009                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 31688.235294                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 31688.235294                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 31688.235294                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 31688.235294                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs           24                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           24                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks           38                       # number of writebacks
system.cpu3.icache.writebacks::total               38                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst           17                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst           17                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst           68                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           68                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst           68                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           68                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst      1764000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      1764000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst      1764000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      1764000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 25941.176471                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 25941.176471                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 25941.176471                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 25941.176471                       # average overall mshr miss latency
system.cpu3.icache.replacements                    38                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      9428059                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        9428059                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst           85                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           85                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst      2693500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2693500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      9428144                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      9428144                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 31688.235294                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 31688.235294                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst           17                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst           68                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           68                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst      1764000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      1764000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 25941.176471                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 25941.176471                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  27724423500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           29.784242                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            9428127                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs               68                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         138648.926471                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        199049000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    29.784242                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.930758                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.930758                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           30                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         18856356                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        18856356                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  27724423500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      6746164                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         6746164                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      6746164                       # number of overall hits
system.cpu3.dcache.overall_hits::total        6746164                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data       728118                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        728118                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data       728118                       # number of overall misses
system.cpu3.dcache.overall_misses::total       728118                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data   8140121486                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   8140121486                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data   8140121486                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   8140121486                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      7474282                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      7474282                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      7474282                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      7474282                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.097416                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.097416                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.097416                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.097416                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 11179.673468                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 11179.673468                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 11179.673468                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 11179.673468                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs         2437                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs              287                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs     8.491289                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       281684                       # number of writebacks
system.cpu3.dcache.writebacks::total           281684                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data       438930                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       438930                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data       438930                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       438930                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       289188                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       289188                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       289188                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       289188                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data   4006755000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   4006755000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data   4006755000                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   4006755000                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.038691                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.038691                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.038691                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.038691                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 13855.191087                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 13855.191087                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 13855.191087                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 13855.191087                       # average overall mshr miss latency
system.cpu3.dcache.replacements                289152                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      5161430                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        5161430                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       711278                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       711278                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data   6843492000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   6843492000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      5872708                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      5872708                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.121116                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.121116                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data  9621.402602                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total  9621.402602                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       430244                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       430244                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       281034                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       281034                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data   3388176500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   3388176500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.047854                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.047854                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 12056.108869                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 12056.108869                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1584734                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1584734                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data        16840                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        16840                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data   1296629486                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   1296629486                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      1601574                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1601574                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.010515                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.010515                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 76997.000356                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 76997.000356                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data         8686                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         8686                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data         8154                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         8154                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data    618578500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    618578500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.005091                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.005091                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 75861.969585                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 75861.969585                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data            4                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total            4                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data            3                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data        10500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total        10500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.428571                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.428571                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data         3500                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total         3500                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data            1                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data            2                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data         6000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total         6000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.285714                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.285714                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data         3000                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3000                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data            3                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total            3                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data            2                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data         8000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total         8000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.400000                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.400000                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data         4000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data            2                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data         6000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total         6000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.400000                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data         3000                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total         3000                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data            1                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total              1                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data            2                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total            2                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data         8000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total         8000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data            3                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total            3                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.666667                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.666667                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data         4000                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total         4000                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data            2                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total            2                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data         6000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total         6000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.666667                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data         3000                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total         3000                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  27724423500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.769650                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            7035367                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           289190                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            24.327836                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        199060500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.769650                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.992802                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.992802                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         15237784                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        15237784                       # Number of data accesses
system.cpu0.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean          273000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       273000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value       273000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    27724150500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED       273000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  27724423500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      9449375                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         9449375                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      9449375                       # number of overall hits
system.cpu0.icache.overall_hits::total        9449375                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst         6974                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          6974                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst         6974                       # number of overall misses
system.cpu0.icache.overall_misses::total         6974                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    186869498                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    186869498                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    186869498                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    186869498                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      9456349                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      9456349                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      9456349                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      9456349                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000737                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000737                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000737                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000737                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 26795.167479                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 26795.167479                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 26795.167479                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 26795.167479                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          932                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               25                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    37.280000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks         6378                       # number of writebacks
system.cpu0.icache.writebacks::total             6378                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst          564                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          564                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst          564                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          564                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst         6410                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         6410                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst         6410                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         6410                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    165044999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    165044999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    165044999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    165044999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000678                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000678                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000678                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000678                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 25748.049766                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 25748.049766                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 25748.049766                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 25748.049766                       # average overall mshr miss latency
system.cpu0.icache.replacements                  6378                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      9449375                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        9449375                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst         6974                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         6974                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    186869498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    186869498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      9456349                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      9456349                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000737                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000737                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 26795.167479                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 26795.167479                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst          564                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          564                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst         6410                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         6410                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    165044999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    165044999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000678                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000678                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 25748.049766                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 25748.049766                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  27724423500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.997780                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            9455785                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             6410                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          1475.161466                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.997780                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999931                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999931                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         18919108                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        18919108                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  27724423500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      6781489                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         6781489                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      6781489                       # number of overall hits
system.cpu0.dcache.overall_hits::total        6781489                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       735282                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        735282                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       735282                       # number of overall misses
system.cpu0.dcache.overall_misses::total       735282                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data   8354045387                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   8354045387                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data   8354045387                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   8354045387                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      7516771                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      7516771                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      7516771                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      7516771                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.097819                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.097819                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.097819                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.097819                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 11361.688967                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 11361.688967                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 11361.688967                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 11361.688967                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        12149                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs              528                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    23.009470                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       284882                       # number of writebacks
system.cpu0.dcache.writebacks::total           284882                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       441413                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       441413                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       441413                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       441413                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       293869                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       293869                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       293869                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       293869                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data   4114036488                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4114036488                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data   4114036488                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4114036488                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.039095                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.039095                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.039095                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.039095                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 13999.559287                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 13999.559287                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 13999.559287                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 13999.559287                       # average overall mshr miss latency
system.cpu0.dcache.replacements                293840                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      5182464                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        5182464                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       714006                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       714006                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   6932983000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   6932983000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      5896470                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      5896470                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.121090                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.121090                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data  9709.978628                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  9709.978628                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data       429880                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       429880                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       284126                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       284126                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   3455332500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3455332500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.048186                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.048186                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 12161.268240                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 12161.268240                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1599025                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1599025                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        21276                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        21276                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   1421062387                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1421062387                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1620301                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1620301                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.013131                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.013131                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 66791.802359                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 66791.802359                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        11533                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        11533                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data         9743                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         9743                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data    658703988                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    658703988                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.006013                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.006013                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 67607.922406                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 67607.922406                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          118                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          118                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data           18                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           18                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data       415500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       415500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          136                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          136                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.132353                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.132353                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 23083.333333                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 23083.333333                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data            2                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       375500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       375500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.117647                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.117647                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 23468.750000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23468.750000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          125                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          125                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data            3                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data        22500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total        22500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          128                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          128                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.023438                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.023438                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data         7500                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total         7500                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data            3                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data        19500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total        19500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.023438                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.023438                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data         6500                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         6500                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          137                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            137                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data            5                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total            5                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data        57000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total        57000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data          142                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total          142                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.035211                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.035211                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data        11400                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total        11400                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data            5                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total            5                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data        52000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total        52000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.035211                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.035211                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data        10400                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total        10400                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  27724423500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.997461                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            7075764                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           293887                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            24.076478                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.997461                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999921                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999921                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         15328241                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        15328241                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  27724423500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                5186                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              286688                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                  22                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              282828                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                  57                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              282493                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                  54                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              282660                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1139988                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               5186                       # number of overall hits
system.l2.overall_hits::.cpu0.data             286688                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                 22                       # number of overall hits
system.l2.overall_hits::.cpu1.data             282828                       # number of overall hits
system.l2.overall_hits::.cpu2.inst                 57                       # number of overall hits
system.l2.overall_hits::.cpu2.data             282493                       # number of overall hits
system.l2.overall_hits::.cpu3.inst                 54                       # number of overall hits
system.l2.overall_hits::.cpu3.data             282660                       # number of overall hits
system.l2.overall_hits::total                 1139988                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              1224                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data              6331                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst                46                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data              5646                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst                12                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data              5643                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst                14                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data              5643                       # number of demand (read+write) misses
system.l2.demand_misses::total                  24559                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             1224                       # number of overall misses
system.l2.overall_misses::.cpu0.data             6331                       # number of overall misses
system.l2.overall_misses::.cpu1.inst               46                       # number of overall misses
system.l2.overall_misses::.cpu1.data             5646                       # number of overall misses
system.l2.overall_misses::.cpu2.inst               12                       # number of overall misses
system.l2.overall_misses::.cpu2.data             5643                       # number of overall misses
system.l2.overall_misses::.cpu3.inst               14                       # number of overall misses
system.l2.overall_misses::.cpu3.data             5643                       # number of overall misses
system.l2.overall_misses::total                 24559                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    100079500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data    620689000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst      4095500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data    567842000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst       810500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data    581317500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst      1035000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data    572477000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2448346000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    100079500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data    620689000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst      4095500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data    567842000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst       810500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data    581317500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst      1035000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data    572477000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2448346000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst            6410                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          293019                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst              68                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          288474                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst              69                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          288136                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst              68                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          288303                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1164547                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst           6410                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         293019                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst             68                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         288474                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst             69                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         288136                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst             68                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         288303                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1164547                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.190952                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.021606                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.676471                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.019572                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.173913                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.019585                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.205882                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.019573                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.021089                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.190952                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.021606                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.676471                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.019572                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.173913                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.019585                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.205882                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.019573                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.021089                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81764.297386                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 98039.646185                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 89032.608696                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 100574.211831                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 67541.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 103015.683147                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 73928.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 101449.051923                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99692.414186                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81764.297386                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 98039.646185                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 89032.608696                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 100574.211831                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 67541.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 103015.683147                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 73928.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 101449.051923                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99692.414186                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               21967                       # number of writebacks
system.l2.writebacks::total                     21967                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst              9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst             11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  33                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst             9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst            11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 33                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst         1220                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data         6331                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data         5644                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data         5642                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst            9                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data         5642                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             24526                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         1220                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data         6331                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data         5644                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data         5642                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst            9                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data         5642                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            24526                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst     87612500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data    557379000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst      2812500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data    511240500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst        59500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data    524800500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst       644500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data    515960500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2200509500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst     87612500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data    557379000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst      2812500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data    511240500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst        59500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data    524800500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst       644500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data    515960500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2200509500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.190328                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.021606                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.544118                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.019565                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.014493                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.019581                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.132353                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.019570                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.021061                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.190328                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.021606                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.544118                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.019565                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.014493                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.019581                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.132353                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.019570                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.021061                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71813.524590                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 88039.646185                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 76013.513514                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 90581.236712                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst        59500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 93016.749380                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 71611.111111                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 91449.929103                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89721.499633                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71813.524590                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 88039.646185                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 76013.513514                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 90581.236712                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst        59500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 93016.749380                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 71611.111111                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 91449.929103                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89721.499633                       # average overall mshr miss latency
system.l2.replacements                          23512                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1129939                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1129939                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1129939                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1129939                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         6425                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             6425                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         6425                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         6425                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu0.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_accesses::.cpu0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu0.data             3733                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             2504                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             2505                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             2504                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 11246                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data           6001                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data           5642                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data           5642                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data           5642                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               22927                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data    592203500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data    567508000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data    581220500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data    572380500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2313312500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data         9734                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data         8146                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data         8147                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data         8146                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             34173                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.616499                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.692610                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.692525                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.692610                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.670910                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 98684.135977                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 100586.316909                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 103016.749380                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 101449.929103                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 100899.049156                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data         6001                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         5642                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data         5642                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data         5642                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          22927                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data    532193500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    511088000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data    524800500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data    515960500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2084042500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.616499                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.692610                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.692525                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.692610                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.670910                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 88684.135977                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 90586.316909                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 93016.749380                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 91449.929103                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90899.049156                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          5186                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst            22                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst            57                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst            54                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               5319                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         1224                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst           46                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst           12                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst           14                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1296                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    100079500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst      4095500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst       810500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst      1035000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    106020500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst         6410                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst           68                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst           69                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst           68                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           6615                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.190952                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.676471                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.173913                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.205882                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.195918                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81764.297386                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 89032.608696                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 67541.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 73928.571429                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81805.941358                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst            4                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst            9                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst           11                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst            5                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            29                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         1220                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst           37                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst            1                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst            9                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1267                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst     87612500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst      2812500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst        59500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst       644500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     91129000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.190328                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.544118                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.014493                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.132353                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.191534                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71813.524590                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 76013.513514                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst        59500                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 71611.111111                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71925.019732                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       282955                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       280324                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       279988                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       280156                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1123423                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data          330                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data            4                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             336                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data     28485500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data       334000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data        97000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data        96500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     29013000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       283285                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       280328                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       279989                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       280157                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1123759                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.001165                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.000014                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.000004                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.000004                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.000299                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 86319.696970                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data        83500                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data        97000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data        96500                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86348.214286                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu1.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data          330                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data            2                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          332                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data     25185500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data       152500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     25338000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.001165                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.000007                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.000295                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 76319.696970                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data        76250                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76319.277108                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            5                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 5                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data            4                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              10                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data            9                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            15                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.444444                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.666667                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data            4                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           10                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data        77000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        38500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        37000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        38500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       191000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.444444                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data        19250                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19250                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        18500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        19250                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        19100                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  27724423500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1022.560224                       # Cycle average of tags in use
system.l2.tags.total_refs                     2311499                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     24541                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     94.189275                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       2.145541                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       10.575566                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      263.945446                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.536676                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      244.710694                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.033732                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data      250.670974                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.214905                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data      249.726689                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002095                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.010328                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.257759                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000524                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.238975                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000033                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.244796                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000210                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.243874                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998594                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           73                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          520                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          102                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          320                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  18516877                       # Number of tag accesses
system.l2.tags.data_accesses                 18516877                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  27724423500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst         78080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data        405184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst          2368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data        361216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data        361088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst           576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data        361088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1569664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst        78080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst         2368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst          576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         81088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1405888                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1405888                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           1220                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data           6331                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst             37                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data           5644                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data           5642                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst              9                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data           5642                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               24526                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        21967                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              21967                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          2816289                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         14614695                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst            85412                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         13028801                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst             2308                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         13024184                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst            20776                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         13024184                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              56616651                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      2816289                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst        85412                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst         2308                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst        20776                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2924786                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       50709368                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             50709368                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       50709368                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         2816289                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        14614695                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst           85412                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        13028801                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst            2308                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        13024184                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst           20776                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        13024184                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            107326019                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     21967.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      1220.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples      6327.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples        37.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples      5644.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples         1.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples      5642.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples         9.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples      5642.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000505170500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1224                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1224                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               77602                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              20785                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       24526                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      21967                       # Number of write requests accepted
system.mem_ctrls.readBursts                     24526                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    21967                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      4                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1617                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1707                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1794                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1855                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1626                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1636                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1663                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1609                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1593                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1618                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1628                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1027                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1044                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1061                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1043                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1027                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1536                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.52                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    724779750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  122610000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1184567250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29556.31                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48306.31                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1800                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   18868                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  7.34                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.89                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 24526                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                21967                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   22781                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1262                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     248                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      98                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      46                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        25801                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    115.255068                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    80.876253                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   158.394836                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        22491     87.17%     87.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          607      2.35%     89.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          668      2.59%     92.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          712      2.76%     94.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          269      1.04%     95.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          439      1.70%     97.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          509      1.97%     99.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           63      0.24%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           43      0.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        25801                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1224                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.031863                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.529522                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     29.949504                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           1199     97.96%     97.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63             6      0.49%     98.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            12      0.98%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            4      0.33%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            1      0.08%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            1      0.08%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::992-1023            1      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1224                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1224                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.932190                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.923825                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.534479                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               72      5.88%      5.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.08%      5.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1091     89.13%     95.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               58      4.74%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.16%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1224                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                1569408                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1404736                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1569664                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1405888                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        56.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        50.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     56.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     50.71                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.84                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.44                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.40                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   27723801500                       # Total gap between requests
system.mem_ctrls.avgGap                     596300.55                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst        78080                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data       404928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst         2368                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data       361216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst           64                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data       361088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst          576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data       361088                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1404736                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 2816289.399128533434                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 14605461.498595273122                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 85412.055547340773                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 13028801.121870035306                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 2308.433933711913                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 13024184.254002612084                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 20775.905403407214                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 13024184.254002612084                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 50667816.411042772233                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         1220                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data         6331                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst           37                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data         5644                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst            1                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data         5642                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst            9                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data         5642                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        21967                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     37393750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data    295175500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst      1289750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data    277336000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst        18750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data    290919250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst       275500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data    282158750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 651877316500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30650.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     46623.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     34858.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     49138.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     18750.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     51563.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     30611.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     50010.41                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  29675300.06                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    44.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             88928700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             47266725                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            82888260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           56663100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy       2188118400                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5700782610                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       5845519680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        14010167475                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        505.336657                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  15041927000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    925600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11756896500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             95304720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             50648070                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            92198820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           57910680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy       2188118400                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       6117069000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       5494962720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        14096212410                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        508.440235                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  14121977250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    925600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  12676846250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean         2502000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value      2502000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value      2502000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    27721921500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED      2502000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  27724423500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      9428184                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         9428184                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      9428184                       # number of overall hits
system.cpu1.icache.overall_hits::total        9428184                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst           98                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            98                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst           98                       # number of overall misses
system.cpu1.icache.overall_misses::total           98                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst      6121000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      6121000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst      6121000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      6121000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      9428282                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      9428282                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      9428282                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      9428282                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000010                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000010                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 62459.183673                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 62459.183673                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 62459.183673                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 62459.183673                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks           37                       # number of writebacks
system.cpu1.icache.writebacks::total               37                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst           30                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           30                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst           30                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           30                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst           68                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           68                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst           68                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           68                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst      4463500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4463500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst      4463500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4463500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 65639.705882                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 65639.705882                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 65639.705882                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 65639.705882                       # average overall mshr miss latency
system.cpu1.icache.replacements                    37                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      9428184                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        9428184                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst           98                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           98                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst      6121000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      6121000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      9428282                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      9428282                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 62459.183673                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 62459.183673                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst           30                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           30                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst           68                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           68                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst      4463500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4463500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 65639.705882                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 65639.705882                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  27724423500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           30.780292                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            9428252                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               68                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         138650.764706                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        194688000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    30.780292                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.961884                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.961884                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           31                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         18856632                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        18856632                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  27724423500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      6747918                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         6747918                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      6747918                       # number of overall hits
system.cpu1.dcache.overall_hits::total        6747918                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       728340                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        728340                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       728340                       # number of overall misses
system.cpu1.dcache.overall_misses::total       728340                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data   8126912969                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   8126912969                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data   8126912969                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   8126912969                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      7476258                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      7476258                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      7476258                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      7476258                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.097420                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.097420                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.097420                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.097420                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 11158.130775                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 11158.130775                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 11158.130775                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 11158.130775                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         2231                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs              298                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     7.486577                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       281856                       # number of writebacks
system.cpu1.dcache.writebacks::total           281856                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       439017                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       439017                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       439017                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       439017                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       289323                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       289323                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       289323                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       289323                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   4001689999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4001689999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   4001689999                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4001689999                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.038699                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.038699                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.038699                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.038699                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 13831.219775                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 13831.219775                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 13831.219775                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 13831.219775                       # average overall mshr miss latency
system.cpu1.dcache.replacements                289287                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      5162489                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        5162489                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       711498                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       711498                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   6842563500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   6842563500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      5873987                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      5873987                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.121127                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.121127                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data  9617.122606                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  9617.122606                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       430325                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       430325                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       281173                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       281173                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   3388024000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3388024000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.047867                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.047867                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 12049.606470                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 12049.606470                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1585429                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1585429                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        16842                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        16842                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   1284349469                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1284349469                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1602271                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1602271                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.010511                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.010511                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 76258.726339                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 76258.726339                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data         8692                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         8692                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data         8150                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         8150                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data    613665999                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    613665999                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.005087                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.005087                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 75296.441595                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 75296.441595                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data            5                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            5                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data            3                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total            3                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data            1                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data         4000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total         4000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.250000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.250000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data         4000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data            1                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data         3000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total         3000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data         3000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         3000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data            2                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total              2                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data            2                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total            2                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data         8000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total         8000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data            4                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total            4                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.500000                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.500000                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data         4000                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total         4000                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data            2                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total            2                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data         6000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total         6000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.500000                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data         3000                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total         3000                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  27724423500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.772513                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            7037254                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           289325                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            24.323007                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        194699500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.772513                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.992891                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.992891                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         15241867                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        15241867                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  27724423500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1133981                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1151906                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         6491                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           33016                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               6                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             8                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             14                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            34190                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           34190                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          6615                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1127366                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           15                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           15                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        19198                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       880763                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          173                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       867089                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          176                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       866441                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side          174                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       866651                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3500665                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       818432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     36985664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         6720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     36501120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side         6848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     36457792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side         6784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     36479168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              147262528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           27148                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1637824                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1191712                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.038231                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.299275                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1169468     98.13%     98.13% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   7050      0.59%     98.73% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   7093      0.60%     99.32% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   8080      0.68%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                     21      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1191712                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2304480500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         433897707                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            109981                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         433931204                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy            105989                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         440953738                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           9629966                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         434117233                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy            107483                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
