/*************************************************************************
* Cavium Octeon Ethernet Driver
*
* Author: Cavium Networks info@caviumnetworks.com
*
* Copyright (c) 2003-2007  Cavium Networks (support@cavium.com). All rights
* reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions are
* met:
*
*     * Redistributions of source code must retain the above copyright
*       notice, this list of conditions and the following disclaimer.
*
*     * Redistributions in binary form must reproduce the above
*       copyright notice, this list of conditions and the following
*       disclaimer in the documentation and/or other materials provided
*       with the distribution.
*
*     * Neither the name of Cavium Networks nor the names of
*       its contributors may be used to endorse or promote products
*       derived from this software without specific prior written
*       permission.
*
* This Software, including technical data, may be subject to U.S.  export
* control laws, including the U.S.  Export Administration Act and its
* associated regulations, and may be subject to export or import regulations
* in other countries.  You warrant that You will comply strictly in all
* respects with all such regulations and acknowledge that you have the
* responsibility to obtain licenses to export, re-export or import the
* Software.
*
* TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
* AND WITH ALL FAULTS AND CAVIUM NETWORKS MAKES NO PROMISES, REPRESENTATIONS
* OR WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH
* RESPECT TO THE SOFTWARE, INCLUDING ITS CONDITION, ITS CONFORMITY TO ANY
* REPRESENTATION OR DESCRIPTION, OR THE EXISTENCE OF ANY LATENT OR PATENT
* DEFECTS, AND CAVIUM SPECIFICALLY DISCLAIMS ALL IMPLIED (IF ANY) WARRANTIES
* OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR
* PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET
* POSSESSION OR CORRESPONDENCE TO DESCRIPTION.  THE ENTIRE RISK ARISING OUT
* OF USE OR PERFORMANCE OF THE SOFTWARE LIES WITH YOU.
*************************************************************************/
#include <linux/kernel.h>
#include <linux/netdevice.h>
#include <linux/mii.h>
#include <net/dst.h>

#include "wrapper-cvmx-includes.h"
#include "ethernet-headers.h"

extern int octeon_is_simulation(void);
extern struct net_device *cvm_oct_device[];
DEFINE_SPINLOCK(global_register_lock);

static int number_rgmii_ports = 0;

static void cvm_oct_rgmii_poll(struct net_device *dev)
{
    cvm_oct_private_t* priv = (cvm_oct_private_t*)netdev_priv(dev);
    unsigned long flags;
    cvmx_helper_link_info_t link_info;

    /* Take the global register lock since we are going to touch
        registers that affect more than one port */
    spin_lock_irqsave(&global_register_lock, flags);

    link_info = cvmx_helper_link_get(priv->port);
    if (link_info.u64 == priv->link_info)
    {
        /* If the 10Mbps preamble workaround is supported and we're at 10Mbps
            we may need to do some special checking */
        if (USE_10MBPS_PREAMBLE_WORKAROUND && (link_info.s.speed == 10))
        {
            /* Read the GMXX_RXX_INT_REG[PCTERR] bit and see if we are getting
                preamble errors */
            int interface = INTERFACE(priv->port);
            int index = INDEX(priv->port);
            cvmx_gmxx_rxx_int_reg_t gmxx_rxx_int_reg;
            gmxx_rxx_int_reg.u64 = cvmx_read_csr(CVMX_GMXX_RXX_INT_REG(index, interface));
            if (gmxx_rxx_int_reg.s.pcterr)
            {
                /* We are getting preamble errors at 10Mbps. Most likely the
                    PHY is giving us packets with mis aligned preambles. In
                    order to get these packets we need to disable preamble
                    checking and do it in software */
                cvmx_gmxx_rxx_frm_ctl_t gmxx_rxx_frm_ctl;
                cvmx_ipd_sub_port_fcs_t ipd_sub_port_fcs;

                /* Disable preamble checking */
                gmxx_rxx_frm_ctl.u64 = cvmx_read_csr(CVMX_GMXX_RXX_FRM_CTL(index, interface));
                gmxx_rxx_frm_ctl.s.pre_chk = 0;
                cvmx_write_csr(CVMX_GMXX_RXX_FRM_CTL(index, interface), gmxx_rxx_frm_ctl.u64);
                /* Disable FCS stripping */
                ipd_sub_port_fcs.u64 = cvmx_read_csr(CVMX_IPD_SUB_PORT_FCS);
                ipd_sub_port_fcs.s.port_bit &= 0xffffffffull ^ (1ull<<priv->port);
                cvmx_write_csr(CVMX_IPD_SUB_PORT_FCS, ipd_sub_port_fcs.u64);
                /* Clear any error bits */
                cvmx_write_csr(CVMX_GMXX_RXX_INT_REG(index, interface), gmxx_rxx_int_reg.u64);
                DEBUGPRINT("%s: Using 10Mbps with software preamble removal\n", dev->name);
            }
        }
        spin_unlock_irqrestore(&global_register_lock, flags);
        return;
    }

    /* If the 10Mbps preamble workaround is allowed we need to on preamble checking,
        FCS stripping, and clear error bits on every speed change. If errors occur
        during 10Mbps operation the above cod will change this stuff */
    if (USE_10MBPS_PREAMBLE_WORKAROUND)
    {
        cvmx_gmxx_rxx_frm_ctl_t gmxx_rxx_frm_ctl;
        cvmx_ipd_sub_port_fcs_t ipd_sub_port_fcs;
        cvmx_gmxx_rxx_int_reg_t gmxx_rxx_int_reg;
        int interface = INTERFACE(priv->port);
        int index = INDEX(priv->port);

        /* Enable preamble checking */
        gmxx_rxx_frm_ctl.u64 = cvmx_read_csr(CVMX_GMXX_RXX_FRM_CTL(index, interface));
        gmxx_rxx_frm_ctl.s.pre_chk = 1;
        cvmx_write_csr(CVMX_GMXX_RXX_FRM_CTL(index, interface), gmxx_rxx_frm_ctl.u64);
        /* Enable FCS stripping */
        ipd_sub_port_fcs.u64 = cvmx_read_csr(CVMX_IPD_SUB_PORT_FCS);
        ipd_sub_port_fcs.s.port_bit |= 1ull<<priv->port;
        cvmx_write_csr(CVMX_IPD_SUB_PORT_FCS, ipd_sub_port_fcs.u64);
        /* Clear any error bits */
        gmxx_rxx_int_reg.u64 = cvmx_read_csr(CVMX_GMXX_RXX_INT_REG(index, interface));
        cvmx_write_csr(CVMX_GMXX_RXX_INT_REG(index, interface), gmxx_rxx_int_reg.u64);
    }

    link_info = cvmx_helper_link_autoconf(priv->port);
    priv->link_info = link_info.u64;
    spin_unlock_irqrestore(&global_register_lock, flags);

    /* Tell Linux */
    if (link_info.s.link_up)
    {
        if (!netif_carrier_ok(dev))
            netif_carrier_on(dev);
        if (priv->queue != -1)
            DEBUGPRINT("%s: %u Mbps %s duplex, port %2d, queue %2d\n",
                       dev->name, link_info.s.speed,
                       (link_info.s.full_duplex) ? "Full" : "Half",
                       priv->port, priv->queue);
        else
            DEBUGPRINT("%s: %u Mbps %s duplex, port %2d, POW\n",
                       dev->name, link_info.s.speed,
                       (link_info.s.full_duplex) ? "Full" : "Half",
                       priv->port);
    }
    else
    {
        if (netif_carrier_ok(dev))
            netif_carrier_off(dev);
        DEBUGPRINT("%s: Link down\n", dev->name);
    }
}


static irqreturn_t cvm_oct_rgmii_rml_interrupt(int cpl, void *dev_id)
{
    cvmx_npi_rsl_int_blocks_t rsl_int_blocks;
    int index;
    irqreturn_t return_status = IRQ_NONE;

    rsl_int_blocks.u64 = cvmx_read_csr(CVMX_NPI_RSL_INT_BLOCKS);

    /* Check and see if this interrupt was caused by the GMX0 block */
    if (rsl_int_blocks.s.gmx0)
    {
        int interface = 0;
        /* Loop through every port of this interface */
        for (index=0; index<cvmx_helper_ports_on_interface(interface); index++)
        {
            /* Read the GMX interrupt status bits */
            cvmx_gmxx_rxx_int_reg_t gmx_rx_int_reg;
            gmx_rx_int_reg.u64 = cvmx_read_csr(CVMX_GMXX_RXX_INT_REG(index, interface));
            gmx_rx_int_reg.u64 &= cvmx_read_csr(CVMX_GMXX_RXX_INT_EN(index, interface));
            /* Poll the port if inband status changed */
            if (gmx_rx_int_reg.s.phy_dupx || gmx_rx_int_reg.s.phy_link || gmx_rx_int_reg.s.phy_spd)
            {
                struct net_device *dev = cvm_oct_device[cvmx_helper_get_ipd_port(interface, index)];
                if (dev)
                    cvm_oct_rgmii_poll(dev);
                gmx_rx_int_reg.u64 = 0;
                gmx_rx_int_reg.s.phy_dupx = 1;
                gmx_rx_int_reg.s.phy_link = 1;
                gmx_rx_int_reg.s.phy_spd = 1;
                cvmx_write_csr(CVMX_GMXX_RXX_INT_REG(index, interface), gmx_rx_int_reg.u64);
                return_status = IRQ_HANDLED;
            }
        }
    }

    /* Check and see if this interrupt was caused by the GMX1 block */
    if (rsl_int_blocks.s.gmx1)
    {
        int interface = 1;
        /* Loop through every port of this interface */
        for (index=0; index<cvmx_helper_ports_on_interface(interface); index++)
        {
            /* Read the GMX interrupt status bits */
            cvmx_gmxx_rxx_int_reg_t gmx_rx_int_reg;
            gmx_rx_int_reg.u64 = cvmx_read_csr(CVMX_GMXX_RXX_INT_REG(index, interface));
            gmx_rx_int_reg.u64 &= cvmx_read_csr(CVMX_GMXX_RXX_INT_EN(index, interface));
            /* Poll the port if inband status changed */
            if (gmx_rx_int_reg.s.phy_dupx || gmx_rx_int_reg.s.phy_link || gmx_rx_int_reg.s.phy_spd)
            {
                struct net_device *dev = cvm_oct_device[cvmx_helper_get_ipd_port(interface, index)];
                if (dev)
                    cvm_oct_rgmii_poll(dev);
                gmx_rx_int_reg.u64 = 0;
                gmx_rx_int_reg.s.phy_dupx = 1;
                gmx_rx_int_reg.s.phy_link = 1;
                gmx_rx_int_reg.s.phy_spd = 1;
                cvmx_write_csr(CVMX_GMXX_RXX_INT_REG(index, interface), gmx_rx_int_reg.u64);
                return_status = IRQ_HANDLED;
            }
        }
    }
    return return_status;
}


static int cvm_oct_rgmii_open(struct net_device *dev)
{
    cvmx_gmxx_prtx_cfg_t gmx_cfg;
    cvm_oct_private_t* priv = (cvm_oct_private_t*)netdev_priv(dev);
    int interface = INTERFACE(priv->port);
    int index = INDEX(priv->port);

    gmx_cfg.u64 = cvmx_read_csr(CVMX_GMXX_PRTX_CFG(index, interface));
    gmx_cfg.s.en = 1;
    cvmx_write_csr(CVMX_GMXX_PRTX_CFG(index, interface), gmx_cfg.u64);
    return 0;
}

static int cvm_oct_rgmii_stop(struct net_device *dev)
{
    cvmx_gmxx_prtx_cfg_t gmx_cfg;
    cvm_oct_private_t* priv = (cvm_oct_private_t*)netdev_priv(dev);
    int interface = INTERFACE(priv->port);
    int index = INDEX(priv->port);

    gmx_cfg.u64 = cvmx_read_csr(CVMX_GMXX_PRTX_CFG(index, interface));
    gmx_cfg.s.en = 0;
    cvmx_write_csr(CVMX_GMXX_PRTX_CFG(index, interface), gmx_cfg.u64);
    return 0;
}

int cvm_oct_rgmii_init(struct net_device *dev)
{
    cvm_oct_private_t* priv = (cvm_oct_private_t*)netdev_priv(dev);

    cvm_oct_common_init(dev);
    dev->open = cvm_oct_rgmii_open;
    dev->stop = cvm_oct_rgmii_stop;
    dev->stop(dev);

    /* Due to GMX errata in CN3XXX series chips, it is necessary to take the
        link down immediately whne the PHY changes state. In order to do this
        we call the poll function every time the RGMII inband status changes.
        This may cause problems if the PHY doesn't implement inband status
        properly */
    if (number_rgmii_ports == 0)
    {
        if (request_irq(OCTEON_IRQ_RML, cvm_oct_rgmii_rml_interrupt, IRQF_SHARED, "RGMII", &number_rgmii_ports))
	    printk("cavium-ethernet: failed to register irq=%d\n", OCTEON_IRQ_RML);
    }
    number_rgmii_ports++;

    /* Only true RGMII ports need to be polled. In GMII mode, port 0 is really
        a RGMII port */
    if (((priv->imode == CVMX_HELPER_INTERFACE_MODE_GMII) && (priv->port == 0)) ||
        (priv->imode == CVMX_HELPER_INTERFACE_MODE_RGMII))
    {
        if (!octeon_is_simulation())
        {
            cvmx_gmxx_rxx_int_en_t gmx_rx_int_en;
            int interface = INTERFACE(priv->port);
            int index = INDEX(priv->port);

            /* Enable interrupts on inband status changes for this port */
            gmx_rx_int_en.u64 = cvmx_read_csr(CVMX_GMXX_RXX_INT_EN(index, interface));
            gmx_rx_int_en.s.phy_dupx = 1;
            gmx_rx_int_en.s.phy_link = 1;
            gmx_rx_int_en.s.phy_spd = 1;
            cvmx_write_csr(CVMX_GMXX_RXX_INT_EN(index, interface), gmx_rx_int_en.u64);
            priv->poll = cvm_oct_rgmii_poll;
        }
    }

    return 0;
}

void cvm_oct_rgmii_uninit(struct net_device *dev)
{
    cvm_oct_private_t* priv = (cvm_oct_private_t*)netdev_priv(dev);
    cvm_oct_common_uninit(dev);

    /* Only true RGMII ports need to be polled. In GMII mode, port 0 is really
        a RGMII port */
    if (((priv->imode == CVMX_HELPER_INTERFACE_MODE_GMII) && (priv->port == 0)) ||
        (priv->imode == CVMX_HELPER_INTERFACE_MODE_RGMII))
    {
        if (!octeon_is_simulation())
        {
            cvmx_gmxx_rxx_int_en_t gmx_rx_int_en;
            int interface = INTERFACE(priv->port);
            int index = INDEX(priv->port);

            /* Disable interrupts on inband status changes for this port */
            gmx_rx_int_en.u64 = cvmx_read_csr(CVMX_GMXX_RXX_INT_EN(index, interface));
            gmx_rx_int_en.s.phy_dupx = 0;
            gmx_rx_int_en.s.phy_link = 0;
            gmx_rx_int_en.s.phy_spd = 0;
            cvmx_write_csr(CVMX_GMXX_RXX_INT_EN(index, interface), gmx_rx_int_en.u64);
        }
    }

    /* Remove the interrupt handler when the last port is removed */
    number_rgmii_ports--;
    if (number_rgmii_ports == 0)
        free_irq(OCTEON_IRQ_RML, &number_rgmii_ports);
}

