// Copyright lowRISC contributors (OpenTitan project).
// Licensed under the Apache License, Version 2.0, see LICENSE for details.
// SPDX-License-Identifier: Apache-2.0
//
// Register Top module auto-generated by `reggen`

`include "prim_assert.sv"

module soc_dbg_ctrl_core_reg_top (
  input clk_i,
  input rst_ni,
  input rst_shadowed_ni,
  input  tlul_pkg::tl_h2d_t tl_i,
  output tlul_pkg::tl_d2h_t tl_o,
  // To HW
  output soc_dbg_ctrl_reg_pkg::soc_dbg_ctrl_core_reg2hw_t reg2hw, // Write
  input  soc_dbg_ctrl_reg_pkg::soc_dbg_ctrl_core_hw2reg_t hw2reg, // Read

  output logic shadowed_storage_err_o,
  output logic shadowed_update_err_o,

  // Integrity check errors
  output logic intg_err_o
);

  import soc_dbg_ctrl_reg_pkg::* ;

  localparam int AW = 5;
  localparam int DW = 32;
  localparam int DBW = DW/8;                    // Byte Width

  // register signals
  logic           reg_we;
  logic           reg_re;
  logic [AW-1:0]  reg_addr;
  logic [DW-1:0]  reg_wdata;
  logic [DBW-1:0] reg_be;
  logic [DW-1:0]  reg_rdata;
  logic           reg_error;

  logic          addrmiss, wr_err;

  logic [DW-1:0] reg_rdata_next;
  logic reg_busy;

  tlul_pkg::tl_h2d_t tl_reg_h2d;
  tlul_pkg::tl_d2h_t tl_reg_d2h;


  // incoming payload check
  logic intg_err;
  tlul_cmd_intg_chk u_chk (
    .tl_i(tl_i),
    .err_o(intg_err)
  );

  // also check for spurious write enables
  logic reg_we_err;
  logic [6:0] reg_we_check;
  prim_reg_we_check #(
    .OneHotWidth(7)
  ) u_prim_reg_we_check (
    .clk_i(clk_i),
    .rst_ni(rst_ni),
    .oh_i  (reg_we_check),
    .en_i  (reg_we && !addrmiss),
    .err_o (reg_we_err)
  );

  logic err_q;
  always_ff @(posedge clk_i or negedge rst_ni) begin
    if (!rst_ni) begin
      err_q <= '0;
    end else if (intg_err || reg_we_err) begin
      err_q <= 1'b1;
    end
  end

  // integrity error output is permanent and should be used for alert generation
  // register errors are transactional
  assign intg_err_o = err_q | intg_err | reg_we_err;

  // outgoing integrity generation
  tlul_pkg::tl_d2h_t tl_o_pre;
  tlul_rsp_intg_gen #(
    .EnableRspIntgGen(1),
    .EnableDataIntgGen(1)
  ) u_rsp_intg_gen (
    .tl_i(tl_o_pre),
    .tl_o(tl_o)
  );

  assign tl_reg_h2d = tl_i;
  assign tl_o_pre   = tl_reg_d2h;

  tlul_adapter_reg #(
    .RegAw(AW),
    .RegDw(DW),
    .EnableDataIntgGen(0)
  ) u_reg_if (
    .clk_i  (clk_i),
    .rst_ni (rst_ni),

    .tl_i (tl_reg_h2d),
    .tl_o (tl_reg_d2h),

    .en_ifetch_i(prim_mubi_pkg::MuBi4False),
    .intg_error_o(),

    .we_o    (reg_we),
    .re_o    (reg_re),
    .addr_o  (reg_addr),
    .wdata_o (reg_wdata),
    .be_o    (reg_be),
    .busy_i  (reg_busy),
    .rdata_i (reg_rdata),
    .error_i (reg_error)
  );

  // cdc oversampling signals

  assign reg_rdata = reg_rdata_next ;
  assign reg_error = addrmiss | wr_err | intg_err;

  // Define SW related signals
  // Format: <reg>_<field>_{wd|we|qs}
  //        or <reg>_{wd|we|qs} if field == 1 or 0
  logic alert_test_we;
  logic alert_test_fatal_fault_wd;
  logic alert_test_recov_ctrl_update_err_wd;
  logic debug_policy_valid_shadowed_re;
  logic debug_policy_valid_shadowed_we;
  logic [3:0] debug_policy_valid_shadowed_qs;
  logic [3:0] debug_policy_valid_shadowed_wd;
  logic debug_policy_valid_shadowed_storage_err;
  logic debug_policy_valid_shadowed_update_err;
  logic debug_policy_category_shadowed_re;
  logic debug_policy_category_shadowed_we;
  logic [6:0] debug_policy_category_shadowed_qs;
  logic [6:0] debug_policy_category_shadowed_wd;
  logic debug_policy_relocked_we;
  logic [3:0] debug_policy_relocked_qs;
  logic [3:0] debug_policy_relocked_wd;
  logic [6:0] trace_debug_policy_category_qs;
  logic [3:0] trace_debug_policy_valid_relocked_valid_qs;
  logic [3:0] trace_debug_policy_valid_relocked_relocked_qs;
  logic status_we;
  logic status_auth_debug_intent_set_qs;
  logic status_auth_debug_intent_set_wd;
  logic status_auth_window_open_qs;
  logic status_auth_window_open_wd;
  logic status_auth_window_closed_qs;
  logic status_auth_window_closed_wd;
  logic status_auth_unlock_success_qs;
  logic status_auth_unlock_success_wd;
  logic status_auth_unlock_failed_qs;
  logic status_auth_unlock_failed_wd;

  // Register instances
  // R[alert_test]: V(True)
  logic alert_test_qe;
  logic [1:0] alert_test_flds_we;
  assign alert_test_qe = &alert_test_flds_we;
  //   F[fatal_fault]: 0:0
  prim_subreg_ext #(
    .DW    (1)
  ) u_alert_test_fatal_fault (
    .re     (1'b0),
    .we     (alert_test_we),
    .wd     (alert_test_fatal_fault_wd),
    .d      ('0),
    .qre    (),
    .qe     (alert_test_flds_we[0]),
    .q      (reg2hw.alert_test.fatal_fault.q),
    .ds     (),
    .qs     ()
  );
  assign reg2hw.alert_test.fatal_fault.qe = alert_test_qe;

  //   F[recov_ctrl_update_err]: 1:1
  prim_subreg_ext #(
    .DW    (1)
  ) u_alert_test_recov_ctrl_update_err (
    .re     (1'b0),
    .we     (alert_test_we),
    .wd     (alert_test_recov_ctrl_update_err_wd),
    .d      ('0),
    .qre    (),
    .qe     (alert_test_flds_we[1]),
    .q      (reg2hw.alert_test.recov_ctrl_update_err.q),
    .ds     (),
    .qs     ()
  );
  assign reg2hw.alert_test.recov_ctrl_update_err.qe = alert_test_qe;


  // R[debug_policy_valid_shadowed]: V(False)
  prim_subreg_shadow #(
    .DW      (4),
    .SwAccess(prim_subreg_pkg::SwAccessW1S),
    .RESVAL  (4'h9),
    .Mubi    (1'b1)
  ) u_debug_policy_valid_shadowed (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),
    .rst_shadowed_ni (rst_shadowed_ni),

    // from register interface
    .re     (debug_policy_valid_shadowed_re),
    .we     (debug_policy_valid_shadowed_we),
    .wd     (debug_policy_valid_shadowed_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.debug_policy_valid_shadowed.q),
    .ds     (),

    // to register interface (read)
    .qs     (debug_policy_valid_shadowed_qs),

    // Shadow register phase. Relevant for hwext only.
    .phase  (),

    // Shadow register error conditions
    .err_update  (debug_policy_valid_shadowed_update_err),
    .err_storage (debug_policy_valid_shadowed_storage_err)
  );


  // R[debug_policy_category_shadowed]: V(True)
  logic debug_policy_category_shadowed_qe;
  logic [0:0] debug_policy_category_shadowed_flds_we;
  assign debug_policy_category_shadowed_qe = &debug_policy_category_shadowed_flds_we;
  prim_subreg_ext #(
    .DW    (7)
  ) u_debug_policy_category_shadowed (
    .re     (debug_policy_category_shadowed_re),
    .we     (debug_policy_category_shadowed_we),
    .wd     (debug_policy_category_shadowed_wd),
    .d      (hw2reg.debug_policy_category_shadowed.d),
    .qre    (reg2hw.debug_policy_category_shadowed.re),
    .qe     (debug_policy_category_shadowed_flds_we[0]),
    .q      (reg2hw.debug_policy_category_shadowed.q),
    .ds     (),
    .qs     (debug_policy_category_shadowed_qs)
  );
  assign reg2hw.debug_policy_category_shadowed.qe = debug_policy_category_shadowed_qe;


  // R[debug_policy_relocked]: V(False)
  prim_subreg #(
    .DW      (4),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (4'h9),
    .Mubi    (1'b1)
  ) u_debug_policy_relocked (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (debug_policy_relocked_we),
    .wd     (debug_policy_relocked_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.debug_policy_relocked.q),
    .ds     (),

    // to register interface (read)
    .qs     (debug_policy_relocked_qs)
  );


  // R[trace_debug_policy_category]: V(False)
  prim_subreg #(
    .DW      (7),
    .SwAccess(prim_subreg_pkg::SwAccessRO),
    .RESVAL  (7'h0),
    .Mubi    (1'b0)
  ) u_trace_debug_policy_category (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (1'b0),
    .wd     ('0),

    // from internal hardware
    .de     (hw2reg.trace_debug_policy_category.de),
    .d      (hw2reg.trace_debug_policy_category.d),

    // to internal hardware
    .qe     (),
    .q      (),
    .ds     (),

    // to register interface (read)
    .qs     (trace_debug_policy_category_qs)
  );


  // R[trace_debug_policy_valid_relocked]: V(False)
  //   F[valid]: 3:0
  prim_subreg #(
    .DW      (4),
    .SwAccess(prim_subreg_pkg::SwAccessRO),
    .RESVAL  (4'h9),
    .Mubi    (1'b1)
  ) u_trace_debug_policy_valid_relocked_valid (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (1'b0),
    .wd     ('0),

    // from internal hardware
    .de     (hw2reg.trace_debug_policy_valid_relocked.valid.de),
    .d      (hw2reg.trace_debug_policy_valid_relocked.valid.d),

    // to internal hardware
    .qe     (),
    .q      (),
    .ds     (),

    // to register interface (read)
    .qs     (trace_debug_policy_valid_relocked_valid_qs)
  );

  //   F[relocked]: 7:4
  prim_subreg #(
    .DW      (4),
    .SwAccess(prim_subreg_pkg::SwAccessRO),
    .RESVAL  (4'h9),
    .Mubi    (1'b1)
  ) u_trace_debug_policy_valid_relocked_relocked (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (1'b0),
    .wd     ('0),

    // from internal hardware
    .de     (hw2reg.trace_debug_policy_valid_relocked.relocked.de),
    .d      (hw2reg.trace_debug_policy_valid_relocked.relocked.d),

    // to internal hardware
    .qe     (),
    .q      (),
    .ds     (),

    // to register interface (read)
    .qs     (trace_debug_policy_valid_relocked_relocked_qs)
  );


  // R[status]: V(False)
  //   F[auth_debug_intent_set]: 0:0
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_status_auth_debug_intent_set (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (status_we),
    .wd     (status_auth_debug_intent_set_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.status.auth_debug_intent_set.q),
    .ds     (),

    // to register interface (read)
    .qs     (status_auth_debug_intent_set_qs)
  );

  //   F[auth_window_open]: 4:4
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_status_auth_window_open (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (status_we),
    .wd     (status_auth_window_open_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.status.auth_window_open.q),
    .ds     (),

    // to register interface (read)
    .qs     (status_auth_window_open_qs)
  );

  //   F[auth_window_closed]: 5:5
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_status_auth_window_closed (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (status_we),
    .wd     (status_auth_window_closed_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.status.auth_window_closed.q),
    .ds     (),

    // to register interface (read)
    .qs     (status_auth_window_closed_qs)
  );

  //   F[auth_unlock_success]: 6:6
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_status_auth_unlock_success (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (status_we),
    .wd     (status_auth_unlock_success_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.status.auth_unlock_success.q),
    .ds     (),

    // to register interface (read)
    .qs     (status_auth_unlock_success_qs)
  );

  //   F[auth_unlock_failed]: 7:7
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_status_auth_unlock_failed (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (status_we),
    .wd     (status_auth_unlock_failed_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.status.auth_unlock_failed.q),
    .ds     (),

    // to register interface (read)
    .qs     (status_auth_unlock_failed_qs)
  );



  logic [6:0] addr_hit;
  always_comb begin
    addr_hit = '0;
    addr_hit[0] = (reg_addr == SOC_DBG_CTRL_ALERT_TEST_OFFSET);
    addr_hit[1] = (reg_addr == SOC_DBG_CTRL_DEBUG_POLICY_VALID_SHADOWED_OFFSET);
    addr_hit[2] = (reg_addr == SOC_DBG_CTRL_DEBUG_POLICY_CATEGORY_SHADOWED_OFFSET);
    addr_hit[3] = (reg_addr == SOC_DBG_CTRL_DEBUG_POLICY_RELOCKED_OFFSET);
    addr_hit[4] = (reg_addr == SOC_DBG_CTRL_TRACE_DEBUG_POLICY_CATEGORY_OFFSET);
    addr_hit[5] = (reg_addr == SOC_DBG_CTRL_TRACE_DEBUG_POLICY_VALID_RELOCKED_OFFSET);
    addr_hit[6] = (reg_addr == SOC_DBG_CTRL_STATUS_OFFSET);
  end

  assign addrmiss = (reg_re || reg_we) ? ~|addr_hit : 1'b0 ;

  // Check sub-word write is permitted
  always_comb begin
    wr_err = (reg_we &
              ((addr_hit[0] & (|(SOC_DBG_CTRL_CORE_PERMIT[0] & ~reg_be))) |
               (addr_hit[1] & (|(SOC_DBG_CTRL_CORE_PERMIT[1] & ~reg_be))) |
               (addr_hit[2] & (|(SOC_DBG_CTRL_CORE_PERMIT[2] & ~reg_be))) |
               (addr_hit[3] & (|(SOC_DBG_CTRL_CORE_PERMIT[3] & ~reg_be))) |
               (addr_hit[4] & (|(SOC_DBG_CTRL_CORE_PERMIT[4] & ~reg_be))) |
               (addr_hit[5] & (|(SOC_DBG_CTRL_CORE_PERMIT[5] & ~reg_be))) |
               (addr_hit[6] & (|(SOC_DBG_CTRL_CORE_PERMIT[6] & ~reg_be)))));
  end

  // Generate write-enables
  assign alert_test_we = addr_hit[0] & reg_we & !reg_error;

  assign alert_test_fatal_fault_wd = reg_wdata[0];

  assign alert_test_recov_ctrl_update_err_wd = reg_wdata[1];
  assign debug_policy_valid_shadowed_re = addr_hit[1] & reg_re & !reg_error;
  assign debug_policy_valid_shadowed_we = addr_hit[1] & reg_we & !reg_error;

  assign debug_policy_valid_shadowed_wd = reg_wdata[3:0];
  assign debug_policy_category_shadowed_re = addr_hit[2] & reg_re & !reg_error;
  assign debug_policy_category_shadowed_we = addr_hit[2] & reg_we & !reg_error;

  assign debug_policy_category_shadowed_wd = reg_wdata[6:0];
  assign debug_policy_relocked_we = addr_hit[3] & reg_we & !reg_error;

  assign debug_policy_relocked_wd = reg_wdata[3:0];
  assign status_we = addr_hit[6] & reg_we & !reg_error;

  assign status_auth_debug_intent_set_wd = reg_wdata[0];

  assign status_auth_window_open_wd = reg_wdata[4];

  assign status_auth_window_closed_wd = reg_wdata[5];

  assign status_auth_unlock_success_wd = reg_wdata[6];

  assign status_auth_unlock_failed_wd = reg_wdata[7];

  // Assign write-enables to checker logic vector.
  always_comb begin
    reg_we_check = '0;
    reg_we_check[0] = alert_test_we;
    reg_we_check[1] = debug_policy_valid_shadowed_we;
    reg_we_check[2] = debug_policy_category_shadowed_we;
    reg_we_check[3] = debug_policy_relocked_we;
    reg_we_check[4] = 1'b0;
    reg_we_check[5] = 1'b0;
    reg_we_check[6] = status_we;
  end

  // Read data return
  always_comb begin
    reg_rdata_next = '0;
    unique case (1'b1)
      addr_hit[0]: begin
        reg_rdata_next[0] = '0;
        reg_rdata_next[1] = '0;
      end

      addr_hit[1]: begin
        reg_rdata_next[3:0] = debug_policy_valid_shadowed_qs;
      end

      addr_hit[2]: begin
        reg_rdata_next[6:0] = debug_policy_category_shadowed_qs;
      end

      addr_hit[3]: begin
        reg_rdata_next[3:0] = debug_policy_relocked_qs;
      end

      addr_hit[4]: begin
        reg_rdata_next[6:0] = trace_debug_policy_category_qs;
      end

      addr_hit[5]: begin
        reg_rdata_next[3:0] = trace_debug_policy_valid_relocked_valid_qs;
        reg_rdata_next[7:4] = trace_debug_policy_valid_relocked_relocked_qs;
      end

      addr_hit[6]: begin
        reg_rdata_next[0] = status_auth_debug_intent_set_qs;
        reg_rdata_next[4] = status_auth_window_open_qs;
        reg_rdata_next[5] = status_auth_window_closed_qs;
        reg_rdata_next[6] = status_auth_unlock_success_qs;
        reg_rdata_next[7] = status_auth_unlock_failed_qs;
      end

      default: begin
        reg_rdata_next = '1;
      end
    endcase
  end

  // shadow busy
  logic shadow_busy;
  logic rst_done;
  logic shadow_rst_done;
  always_ff @(posedge clk_i or negedge rst_ni) begin
    if (!rst_ni) begin
      rst_done <= '0;
    end else begin
      rst_done <= 1'b1;
    end
  end

  always_ff @(posedge clk_i or negedge rst_shadowed_ni) begin
    if (!rst_shadowed_ni) begin
      shadow_rst_done <= '0;
    end else begin
      shadow_rst_done <= 1'b1;
    end
  end

  // both shadow and normal resets have been released
  assign shadow_busy = ~(rst_done & shadow_rst_done);

  // Collect up storage and update errors
  assign shadowed_storage_err_o = |{
    debug_policy_valid_shadowed_storage_err
  };
  assign shadowed_update_err_o = |{
    debug_policy_valid_shadowed_update_err
  };

  // register busy
  assign reg_busy = shadow_busy;

  // Unused signal tieoff

  // wdata / byte enable are not always fully used
  // add a blanket unused statement to handle lint waivers
  logic unused_wdata;
  logic unused_be;
  assign unused_wdata = ^reg_wdata;
  assign unused_be = ^reg_be;

  // Assertions for Register Interface
  `ASSERT_PULSE(wePulse, reg_we, clk_i, !rst_ni)
  `ASSERT_PULSE(rePulse, reg_re, clk_i, !rst_ni)

  `ASSERT(reAfterRv, $rose(reg_re || reg_we) |=> tl_o_pre.d_valid, clk_i, !rst_ni)

  `ASSERT(en2addrHit, (reg_we || reg_re) |-> $onehot0(addr_hit), clk_i, !rst_ni)

  // this is formulated as an assumption such that the FPV testbenches do disprove this
  // property by mistake
  //`ASSUME(reqParity, tl_reg_h2d.a_valid |-> tl_reg_h2d.a_user.chk_en == tlul_pkg::CheckDis)

endmodule
