#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000010f6790 .scope module, "FlagRegisters" "FlagRegisters" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 3 "FlagIn"
    .port_info 3 /INPUT 1 "zEn"
    .port_info 4 /INPUT 1 "nEn"
    .port_info 5 /INPUT 1 "vEn"
    .port_info 6 /OUTPUT 3 "FlagOut"
o0000000001001748 .functor BUFZ 3, C4<zzz>; HiZ drive
v0000000000ffb070_0 .net "FlagIn", 2 0, o0000000001001748;  0 drivers
v0000000000ffb110_0 .net "FlagOut", 2 0, L_0000000001056c70;  1 drivers
o00000000010011d8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000ffb1b0_0 .net "clk", 0 0, o00000000010011d8;  0 drivers
o00000000010012c8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000001057ad0_0 .net "nEn", 0 0, o00000000010012c8;  0 drivers
o0000000001001268 .functor BUFZ 1, C4<z>; HiZ drive
v0000000001057710_0 .net "rst", 0 0, o0000000001001268;  0 drivers
o0000000001001478 .functor BUFZ 1, C4<z>; HiZ drive
v0000000001056450_0 .net "vEn", 0 0, o0000000001001478;  0 drivers
o0000000001001628 .functor BUFZ 1, C4<z>; HiZ drive
v0000000001056ef0_0 .net "zEn", 0 0, o0000000001001628;  0 drivers
L_0000000001057c10 .part o0000000001001748, 2, 1;
L_0000000001057490 .part o0000000001001748, 1, 1;
L_0000000001056c70 .concat8 [ 1 1 1 0], v0000000000ffa7b0_0, v0000000000ffa670_0, v0000000000ffafd0_0;
L_0000000001057210 .part o0000000001001748, 0, 1;
S_0000000000ff50d0 .scope module, "nRegister" "dff" 2 9, 3 3 0, S_00000000010f6790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000000ffad50_0 .net "clk", 0 0, o00000000010011d8;  alias, 0 drivers
v0000000000ffa990_0 .net "d", 0 0, L_0000000001057210;  1 drivers
v0000000000ffb390_0 .net "q", 0 0, v0000000000ffa7b0_0;  1 drivers
v0000000000ffab70_0 .net "rst", 0 0, o0000000001001268;  alias, 0 drivers
v0000000000ffa7b0_0 .var "state", 0 0;
v0000000000ffb250_0 .net "wen", 0 0, o00000000010012c8;  alias, 0 drivers
E_00000000010fc4a0 .event posedge, v0000000000ffad50_0;
S_0000000000ff5250 .scope module, "vRegister" "dff" 2 8, 3 3 0, S_00000000010f6790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000000ffa530_0 .net "clk", 0 0, o00000000010011d8;  alias, 0 drivers
v0000000000ffa8f0_0 .net "d", 0 0, L_0000000001057490;  1 drivers
v0000000000ffa5d0_0 .net "q", 0 0, v0000000000ffa670_0;  1 drivers
v0000000000ffaa30_0 .net "rst", 0 0, o0000000001001268;  alias, 0 drivers
v0000000000ffa670_0 .var "state", 0 0;
v0000000000ffa850_0 .net "wen", 0 0, o0000000001001478;  alias, 0 drivers
S_0000000001055ec0 .scope module, "zRegister" "dff" 2 7, 3 3 0, S_00000000010f6790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000000ffac10_0 .net "clk", 0 0, o00000000010011d8;  alias, 0 drivers
v0000000000ffadf0_0 .net "d", 0 0, L_0000000001057c10;  1 drivers
v0000000000ffae90_0 .net "q", 0 0, v0000000000ffafd0_0;  1 drivers
v0000000000ffaf30_0 .net "rst", 0 0, o0000000001001268;  alias, 0 drivers
v0000000000ffafd0_0 .var "state", 0 0;
v0000000000ffb430_0 .net "wen", 0 0, o0000000001001628;  alias, 0 drivers
    .scope S_0000000001055ec0;
T_0 ;
    %wait E_00000000010fc4a0;
    %load/vec4 v0000000000ffaf30_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v0000000000ffb430_0;
    %flag_set/vec4 9;
    %jmp/0 T_0.2, 9;
    %load/vec4 v0000000000ffadf0_0;
    %jmp/1 T_0.3, 9;
T_0.2 ; End of true expr.
    %load/vec4 v0000000000ffafd0_0;
    %jmp/0 T_0.3, 9;
 ; End of false expr.
    %blend;
T_0.3;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %store/vec4 v0000000000ffafd0_0, 0, 1;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000000ff5250;
T_1 ;
    %wait E_00000000010fc4a0;
    %load/vec4 v0000000000ffaa30_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_1.1, 8;
T_1.0 ; End of true expr.
    %load/vec4 v0000000000ffa850_0;
    %flag_set/vec4 9;
    %jmp/0 T_1.2, 9;
    %load/vec4 v0000000000ffa8f0_0;
    %jmp/1 T_1.3, 9;
T_1.2 ; End of true expr.
    %load/vec4 v0000000000ffa670_0;
    %jmp/0 T_1.3, 9;
 ; End of false expr.
    %blend;
T_1.3;
    %jmp/0 T_1.1, 8;
 ; End of false expr.
    %blend;
T_1.1;
    %store/vec4 v0000000000ffa670_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000000ff50d0;
T_2 ;
    %wait E_00000000010fc4a0;
    %load/vec4 v0000000000ffab70_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_2.1, 8;
T_2.0 ; End of true expr.
    %load/vec4 v0000000000ffb250_0;
    %flag_set/vec4 9;
    %jmp/0 T_2.2, 9;
    %load/vec4 v0000000000ffa990_0;
    %jmp/1 T_2.3, 9;
T_2.2 ; End of true expr.
    %load/vec4 v0000000000ffa7b0_0;
    %jmp/0 T_2.3, 9;
 ; End of false expr.
    %blend;
T_2.3;
    %jmp/0 T_2.1, 8;
 ; End of false expr.
    %blend;
T_2.1;
    %store/vec4 v0000000000ffa7b0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "./src/FlagRegisters.v";
    "./src/D-Flip-Flop.v";
