// Auto-generated by generate_tests.py -- do not edit manually
// Re-run ./generate_tests.py to update this file.
RUN: circt-verilog %ELAU_SRC/arith_utils.sv  %ELAU_SRC/AddV.sv  --libdir %ELAU_SRC/ -top behavioural_AddV -G width=%BW -o %t.sv.mlir
RUN: circt-opt -export-verilog %t.sv.mlir -o /dev/null > %t.sv
// Note: BW is not passed here since the generated verilog already has the parameter instantiated
RUN: %SYNTH_TOOL %t.sv -top behavioural_AddV -o %t.aig
RUN: %AIG_TOOL %t.aig -o %t.opt.aig
RUN: %judge %t.opt.aig | %submit %s --name behavioural_AddV --source-file %ELAU_SRC/AddV.sv
