// Seed: 2988505094
module module_0 (
    input logic id_0,
    output id_1,
    output id_2
);
  type_6(
      (1), 1, 1'b0, id_2, id_0
  );
  tri1 id_3;
  assign id_3[1'b0] = 1;
  integer id_4 = id_3;
endmodule
