<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="ddr_sim_tb_behav.wdb" id="1">
         <top_modules>
            <top_module name="axi_vip_pkg" />
            <top_module name="ddr_sim_tb" />
            <top_module name="glbl" />
            <top_module name="lib_pkg" />
            <top_module name="std" />
            <top_module name="vcomponents" />
            <top_module name="xil_common_vip_pkg" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="728666667fs"></ZoomStartTime>
      <ZoomEndTime time="1186666668fs"></ZoomEndTime>
      <Cursor1Time time="922167000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="329"></NameColumnWidth>
      <ValueColumnWidth column_width="317"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="17" />
   <wvobject fp_name="/ddr_sim_tb/test_status" type="array">
      <obj_property name="ElementShortName">test_status[31:0]</obj_property>
      <obj_property name="ObjectShortName">test_status[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/ddr_sim_tb/CLK" type="logic">
      <obj_property name="ElementShortName">CLK</obj_property>
      <obj_property name="ObjectShortName">CLK</obj_property>
   </wvobject>
   <wvobject fp_name="/ddr_sim_tb/EXT_RESET" type="logic">
      <obj_property name="ElementShortName">EXT_RESET</obj_property>
      <obj_property name="ObjectShortName">EXT_RESET</obj_property>
   </wvobject>
   <wvobject fp_name="/ddr_sim_tb/SET_CONFIG_0" type="logic">
      <obj_property name="ElementShortName">SET_CONFIG_0</obj_property>
      <obj_property name="ObjectShortName">SET_CONFIG_0</obj_property>
   </wvobject>
   <wvobject fp_name="/ddr_sim_tb/S_AXIS_0_tdata" type="array">
      <obj_property name="ElementShortName">S_AXIS_0_tdata[127:0]</obj_property>
      <obj_property name="ObjectShortName">S_AXIS_0_tdata[127:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/ddr_sim_tb/S_AXIS_0_tlast" type="logic">
      <obj_property name="ElementShortName">S_AXIS_0_tlast</obj_property>
      <obj_property name="ObjectShortName">S_AXIS_0_tlast</obj_property>
   </wvobject>
   <wvobject fp_name="/ddr_sim_tb/S_AXIS_0_tvalid" type="logic">
      <obj_property name="ElementShortName">S_AXIS_0_tvalid</obj_property>
      <obj_property name="ObjectShortName">S_AXIS_0_tvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/ddr_sim_tb/S_AXIS_0_tready" type="logic">
      <obj_property name="ElementShortName">S_AXIS_0_tready</obj_property>
      <obj_property name="ObjectShortName">S_AXIS_0_tready</obj_property>
   </wvobject>
   <wvobject fp_name="/ddr_sim_tb/S_AXIS_0_tkeep" type="array">
      <obj_property name="ElementShortName">S_AXIS_0_tkeep[15:0]</obj_property>
      <obj_property name="ObjectShortName">S_AXIS_0_tkeep[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/ddr_sim_tb/M_AXIS_0_tdata" type="array">
      <obj_property name="ElementShortName">M_AXIS_0_tdata[127:0]</obj_property>
      <obj_property name="ObjectShortName">M_AXIS_0_tdata[127:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/ddr_sim_tb/M_AXIS_0_tlast" type="logic">
      <obj_property name="ElementShortName">M_AXIS_0_tlast</obj_property>
      <obj_property name="ObjectShortName">M_AXIS_0_tlast</obj_property>
   </wvobject>
   <wvobject fp_name="/ddr_sim_tb/M_AXIS_0_tready" type="logic">
      <obj_property name="ElementShortName">M_AXIS_0_tready</obj_property>
      <obj_property name="ObjectShortName">M_AXIS_0_tready</obj_property>
   </wvobject>
   <wvobject fp_name="/ddr_sim_tb/M_AXIS_0_tvalid" type="logic">
      <obj_property name="ElementShortName">M_AXIS_0_tvalid</obj_property>
      <obj_property name="ObjectShortName">M_AXIS_0_tvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/ddr_sim_tb/M_AXIS_0_tkeep" type="array">
      <obj_property name="ElementShortName">M_AXIS_0_tkeep[15:0]</obj_property>
      <obj_property name="ObjectShortName">M_AXIS_0_tkeep[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="group22" type="group">
      <obj_property name="label">testbench</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/ddr_sim_tb/sample_frame_length" type="array">
         <obj_property name="ElementShortName">sample_frame_length[0:9][31:0]</obj_property>
         <obj_property name="ObjectShortName">sample_frame_length[0:9][31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/ddr_sim_tb/MAX_TRIGGER_LENGTH_0" type="array">
         <obj_property name="ElementShortName">MAX_TRIGGER_LENGTH_0[15:0]</obj_property>
         <obj_property name="ObjectShortName">MAX_TRIGGER_LENGTH_0[15:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group84" type="group">
      <obj_property name="label">pl_ddr_mmu_inst</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject fp_name="/ddr_sim_tb/DUT/ddr_sim_i/pl_ddr_mmu_0/inst/ACLK" type="logic">
         <obj_property name="ElementShortName">ACLK</obj_property>
         <obj_property name="ObjectShortName">ACLK</obj_property>
      </wvobject>
      <wvobject fp_name="/ddr_sim_tb/DUT/ddr_sim_i/pl_ddr_mmu_0/inst/ARESET" type="logic">
         <obj_property name="ElementShortName">ARESET</obj_property>
         <obj_property name="ObjectShortName">ARESET</obj_property>
      </wvobject>
      <wvobject fp_name="/ddr_sim_tb/DUT/ddr_sim_i/pl_ddr_mmu_0/inst/SET_CONFIG" type="logic">
         <obj_property name="ElementShortName">SET_CONFIG</obj_property>
         <obj_property name="ObjectShortName">SET_CONFIG</obj_property>
      </wvobject>
      <wvobject fp_name="/ddr_sim_tb/DUT/ddr_sim_i/pl_ddr_mmu_0/inst/MAX_TRIGGER_LENGTH" type="array">
         <obj_property name="ElementShortName">MAX_TRIGGER_LENGTH[15:0]</obj_property>
         <obj_property name="ObjectShortName">MAX_TRIGGER_LENGTH[15:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/ddr_sim_tb/DUT/ddr_sim_i/pl_ddr_mmu_0/inst/S_AXIS_TDATA" type="array">
         <obj_property name="ElementShortName">S_AXIS_TDATA[127:0]</obj_property>
         <obj_property name="ObjectShortName">S_AXIS_TDATA[127:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/ddr_sim_tb/DUT/ddr_sim_i/pl_ddr_mmu_0/inst/S_AXIS_TVALID" type="logic">
         <obj_property name="ElementShortName">S_AXIS_TVALID</obj_property>
         <obj_property name="ObjectShortName">S_AXIS_TVALID</obj_property>
      </wvobject>
      <wvobject fp_name="/ddr_sim_tb/DUT/ddr_sim_i/pl_ddr_mmu_0/inst/S_AXIS_TKEEP" type="array">
         <obj_property name="ElementShortName">S_AXIS_TKEEP[15:0]</obj_property>
         <obj_property name="ObjectShortName">S_AXIS_TKEEP[15:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/ddr_sim_tb/DUT/ddr_sim_i/pl_ddr_mmu_0/inst/S_AXIS_TLAST" type="logic">
         <obj_property name="ElementShortName">S_AXIS_TLAST</obj_property>
         <obj_property name="ObjectShortName">S_AXIS_TLAST</obj_property>
      </wvobject>
      <wvobject fp_name="/ddr_sim_tb/DUT/ddr_sim_i/pl_ddr_mmu_0/inst/S_AXIS_TREADY" type="logic">
         <obj_property name="ElementShortName">S_AXIS_TREADY</obj_property>
         <obj_property name="ObjectShortName">S_AXIS_TREADY</obj_property>
      </wvobject>
      <wvobject fp_name="/ddr_sim_tb/DUT/ddr_sim_i/pl_ddr_mmu_0/inst/S2MM_CMD_M_AXIS_TDATA" type="array">
         <obj_property name="ElementShortName">S2MM_CMD_M_AXIS_TDATA[71:0]</obj_property>
         <obj_property name="ObjectShortName">S2MM_CMD_M_AXIS_TDATA[71:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/ddr_sim_tb/DUT/ddr_sim_i/pl_ddr_mmu_0/inst/S2MM_CMD_M_AXIS_TVALID" type="logic">
         <obj_property name="ElementShortName">S2MM_CMD_M_AXIS_TVALID</obj_property>
         <obj_property name="ObjectShortName">S2MM_CMD_M_AXIS_TVALID</obj_property>
      </wvobject>
      <wvobject fp_name="/ddr_sim_tb/DUT/ddr_sim_i/pl_ddr_mmu_0/inst/S2MM_CMD_M_AXIS_TREADY" type="logic">
         <obj_property name="ElementShortName">S2MM_CMD_M_AXIS_TREADY</obj_property>
         <obj_property name="ObjectShortName">S2MM_CMD_M_AXIS_TREADY</obj_property>
      </wvobject>
      <wvobject fp_name="/ddr_sim_tb/DUT/ddr_sim_i/pl_ddr_mmu_0/inst/S2MM_M_AXIS_TDATA" type="array">
         <obj_property name="ElementShortName">S2MM_M_AXIS_TDATA[127:0]</obj_property>
         <obj_property name="ObjectShortName">S2MM_M_AXIS_TDATA[127:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/ddr_sim_tb/DUT/ddr_sim_i/pl_ddr_mmu_0/inst/S2MM_M_AXIS_TVALID" type="logic">
         <obj_property name="ElementShortName">S2MM_M_AXIS_TVALID</obj_property>
         <obj_property name="ObjectShortName">S2MM_M_AXIS_TVALID</obj_property>
      </wvobject>
      <wvobject fp_name="/ddr_sim_tb/DUT/ddr_sim_i/pl_ddr_mmu_0/inst/S2MM_M_AXIS_TKEEP" type="array">
         <obj_property name="ElementShortName">S2MM_M_AXIS_TKEEP[15:0]</obj_property>
         <obj_property name="ObjectShortName">S2MM_M_AXIS_TKEEP[15:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/ddr_sim_tb/DUT/ddr_sim_i/pl_ddr_mmu_0/inst/S2MM_M_AXIS_TLAST" type="logic">
         <obj_property name="ElementShortName">S2MM_M_AXIS_TLAST</obj_property>
         <obj_property name="ObjectShortName">S2MM_M_AXIS_TLAST</obj_property>
      </wvobject>
      <wvobject fp_name="/ddr_sim_tb/DUT/ddr_sim_i/pl_ddr_mmu_0/inst/S2MM_M_AXIS_TREADY" type="logic">
         <obj_property name="ElementShortName">S2MM_M_AXIS_TREADY</obj_property>
         <obj_property name="ObjectShortName">S2MM_M_AXIS_TREADY</obj_property>
      </wvobject>
      <wvobject fp_name="/ddr_sim_tb/DUT/ddr_sim_i/pl_ddr_mmu_0/inst/S2MM_WR_XFER_CMPLT" type="logic">
         <obj_property name="ElementShortName">S2MM_WR_XFER_CMPLT</obj_property>
         <obj_property name="ObjectShortName">S2MM_WR_XFER_CMPLT</obj_property>
      </wvobject>
      <wvobject fp_name="/ddr_sim_tb/DUT/ddr_sim_i/pl_ddr_mmu_0/inst/MM2S_CMD_M_AXIS_TDATA" type="array">
         <obj_property name="ElementShortName">MM2S_CMD_M_AXIS_TDATA[71:0]</obj_property>
         <obj_property name="ObjectShortName">MM2S_CMD_M_AXIS_TDATA[71:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/ddr_sim_tb/DUT/ddr_sim_i/pl_ddr_mmu_0/inst/MM2S_CMD_M_AXIS_TVALID" type="logic">
         <obj_property name="ElementShortName">MM2S_CMD_M_AXIS_TVALID</obj_property>
         <obj_property name="ObjectShortName">MM2S_CMD_M_AXIS_TVALID</obj_property>
      </wvobject>
      <wvobject fp_name="/ddr_sim_tb/DUT/ddr_sim_i/pl_ddr_mmu_0/inst/MM2S_CMD_M_AXIS_TREADY" type="logic">
         <obj_property name="ElementShortName">MM2S_CMD_M_AXIS_TREADY</obj_property>
         <obj_property name="ObjectShortName">MM2S_CMD_M_AXIS_TREADY</obj_property>
      </wvobject>
      <wvobject fp_name="/ddr_sim_tb/DUT/ddr_sim_i/pl_ddr_mmu_0/inst/MM2S_S_AXIS_TDATA" type="array">
         <obj_property name="ElementShortName">MM2S_S_AXIS_TDATA[127:0]</obj_property>
         <obj_property name="ObjectShortName">MM2S_S_AXIS_TDATA[127:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/ddr_sim_tb/DUT/ddr_sim_i/pl_ddr_mmu_0/inst/MM2S_S_AXIS_TVALID" type="logic">
         <obj_property name="ElementShortName">MM2S_S_AXIS_TVALID</obj_property>
         <obj_property name="ObjectShortName">MM2S_S_AXIS_TVALID</obj_property>
      </wvobject>
      <wvobject fp_name="/ddr_sim_tb/DUT/ddr_sim_i/pl_ddr_mmu_0/inst/MM2S_S_AXIS_TKEEP" type="array">
         <obj_property name="ElementShortName">MM2S_S_AXIS_TKEEP[15:0]</obj_property>
         <obj_property name="ObjectShortName">MM2S_S_AXIS_TKEEP[15:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/ddr_sim_tb/DUT/ddr_sim_i/pl_ddr_mmu_0/inst/MM2S_S_AXIS_TREADY" type="logic">
         <obj_property name="ElementShortName">MM2S_S_AXIS_TREADY</obj_property>
         <obj_property name="ObjectShortName">MM2S_S_AXIS_TREADY</obj_property>
      </wvobject>
      <wvobject fp_name="/ddr_sim_tb/DUT/ddr_sim_i/pl_ddr_mmu_0/inst/M_AXIS_TDATA" type="array">
         <obj_property name="ElementShortName">M_AXIS_TDATA[127:0]</obj_property>
         <obj_property name="ObjectShortName">M_AXIS_TDATA[127:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/ddr_sim_tb/DUT/ddr_sim_i/pl_ddr_mmu_0/inst/M_AXIS_TVALID" type="logic">
         <obj_property name="ElementShortName">M_AXIS_TVALID</obj_property>
         <obj_property name="ObjectShortName">M_AXIS_TVALID</obj_property>
      </wvobject>
      <wvobject fp_name="/ddr_sim_tb/DUT/ddr_sim_i/pl_ddr_mmu_0/inst/M_AXIS_TLAST" type="logic">
         <obj_property name="ElementShortName">M_AXIS_TLAST</obj_property>
         <obj_property name="ObjectShortName">M_AXIS_TLAST</obj_property>
      </wvobject>
      <wvobject fp_name="/ddr_sim_tb/DUT/ddr_sim_i/pl_ddr_mmu_0/inst/M_AXIS_TKEEP" type="array">
         <obj_property name="ElementShortName">M_AXIS_TKEEP[15:0]</obj_property>
         <obj_property name="ObjectShortName">M_AXIS_TKEEP[15:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/ddr_sim_tb/DUT/ddr_sim_i/pl_ddr_mmu_0/inst/M_AXIS_TREADY" type="logic">
         <obj_property name="ElementShortName">M_AXIS_TREADY</obj_property>
         <obj_property name="ObjectShortName">M_AXIS_TREADY</obj_property>
      </wvobject>
      <wvobject fp_name="/ddr_sim_tb/DUT/ddr_sim_i/pl_ddr_mmu_0/inst/rsvd" type="array">
         <obj_property name="ElementShortName">rsvd[3:0]</obj_property>
         <obj_property name="ObjectShortName">rsvd[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/ddr_sim_tb/DUT/ddr_sim_i/pl_ddr_mmu_0/inst/tag" type="array">
         <obj_property name="ElementShortName">tag[3:0]</obj_property>
         <obj_property name="ObjectShortName">tag[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/ddr_sim_tb/DUT/ddr_sim_i/pl_ddr_mmu_0/inst/drr" type="logic">
         <obj_property name="ElementShortName">drr</obj_property>
         <obj_property name="ObjectShortName">drr</obj_property>
      </wvobject>
      <wvobject fp_name="/ddr_sim_tb/DUT/ddr_sim_i/pl_ddr_mmu_0/inst/eof" type="logic">
         <obj_property name="ElementShortName">eof</obj_property>
         <obj_property name="ObjectShortName">eof</obj_property>
      </wvobject>
      <wvobject fp_name="/ddr_sim_tb/DUT/ddr_sim_i/pl_ddr_mmu_0/inst/dsa" type="array">
         <obj_property name="ElementShortName">dsa[5:0]</obj_property>
         <obj_property name="ObjectShortName">dsa[5:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/ddr_sim_tb/DUT/ddr_sim_i/pl_ddr_mmu_0/inst/burst_type" type="logic">
         <obj_property name="ElementShortName">burst_type</obj_property>
         <obj_property name="ObjectShortName">burst_type</obj_property>
      </wvobject>
      <wvobject fp_name="/ddr_sim_tb/DUT/ddr_sim_i/pl_ddr_mmu_0/inst/btt" type="array">
         <obj_property name="ElementShortName">btt[20:0]</obj_property>
         <obj_property name="ObjectShortName">btt[20:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/ddr_sim_tb/DUT/ddr_sim_i/pl_ddr_mmu_0/inst/addr_ram" type="array">
         <obj_property name="ElementShortName">addr_ram[15:0][16:0]</obj_property>
         <obj_property name="ObjectShortName">addr_ram[15:0][16:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/ddr_sim_tb/DUT/ddr_sim_i/pl_ddr_mmu_0/inst/addr_fifo_wp" type="array">
         <obj_property name="ElementShortName">addr_fifo_wp[4:0]</obj_property>
         <obj_property name="ObjectShortName">addr_fifo_wp[4:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/ddr_sim_tb/DUT/ddr_sim_i/pl_ddr_mmu_0/inst/addr_fifo_rp" type="array">
         <obj_property name="ElementShortName">addr_fifo_rp[4:0]</obj_property>
         <obj_property name="ObjectShortName">addr_fifo_rp[4:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/ddr_sim_tb/DUT/ddr_sim_i/pl_ddr_mmu_0/inst/addr_fifo_empty" type="logic">
         <obj_property name="ElementShortName">addr_fifo_empty</obj_property>
         <obj_property name="ObjectShortName">addr_fifo_empty</obj_property>
      </wvobject>
      <wvobject fp_name="/ddr_sim_tb/DUT/ddr_sim_i/pl_ddr_mmu_0/inst/addr_fifo_full" type="logic">
         <obj_property name="ElementShortName">addr_fifo_full</obj_property>
         <obj_property name="ObjectShortName">addr_fifo_full</obj_property>
      </wvobject>
      <wvobject fp_name="/ddr_sim_tb/DUT/ddr_sim_i/pl_ddr_mmu_0/inst/wp" type="array">
         <obj_property name="ElementShortName">wp[16:0]</obj_property>
         <obj_property name="ObjectShortName">wp[16:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/ddr_sim_tb/DUT/ddr_sim_i/pl_ddr_mmu_0/inst/ACTUAL_HIGH_ADDRESS" type="array">
         <obj_property name="ElementShortName">ACTUAL_HIGH_ADDRESS[15:0]</obj_property>
         <obj_property name="ObjectShortName">ACTUAL_HIGH_ADDRESS[15:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/ddr_sim_tb/DUT/ddr_sim_i/pl_ddr_mmu_0/inst/current_wp" type="array">
         <obj_property name="ElementShortName">current_wp[16:0]</obj_property>
         <obj_property name="ObjectShortName">current_wp[16:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/ddr_sim_tb/DUT/ddr_sim_i/pl_ddr_mmu_0/inst/rp" type="array">
         <obj_property name="ElementShortName">rp[16:0]</obj_property>
         <obj_property name="ObjectShortName">rp[16:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/ddr_sim_tb/DUT/ddr_sim_i/pl_ddr_mmu_0/inst/wr_en" type="logic">
         <obj_property name="ElementShortName">wr_en</obj_property>
         <obj_property name="ObjectShortName">wr_en</obj_property>
      </wvobject>
      <wvobject fp_name="/ddr_sim_tb/DUT/ddr_sim_i/pl_ddr_mmu_0/inst/rd_en" type="logic">
         <obj_property name="ElementShortName">rd_en</obj_property>
         <obj_property name="ObjectShortName">rd_en</obj_property>
      </wvobject>
      <wvobject fp_name="/ddr_sim_tb/DUT/ddr_sim_i/pl_ddr_mmu_0/inst/m_axis_tvalid" type="logic">
         <obj_property name="ElementShortName">m_axis_tvalid</obj_property>
         <obj_property name="ObjectShortName">m_axis_tvalid</obj_property>
      </wvobject>
      <wvobject fp_name="/ddr_sim_tb/DUT/ddr_sim_i/pl_ddr_mmu_0/inst/m_axis_tkeep" type="array">
         <obj_property name="ElementShortName">m_axis_tkeep[15:0]</obj_property>
         <obj_property name="ObjectShortName">m_axis_tkeep[15:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/ddr_sim_tb/DUT/ddr_sim_i/pl_ddr_mmu_0/inst/m_axis_tdata" type="array">
         <obj_property name="ElementShortName">m_axis_tdata[127:0]</obj_property>
         <obj_property name="ObjectShortName">m_axis_tdata[127:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/ddr_sim_tb/DUT/ddr_sim_i/pl_ddr_mmu_0/inst/EMPTY" type="logic">
         <obj_property name="ElementShortName">EMPTY</obj_property>
         <obj_property name="ObjectShortName">EMPTY</obj_property>
      </wvobject>
      <wvobject fp_name="/ddr_sim_tb/DUT/ddr_sim_i/pl_ddr_mmu_0/inst/FULL" type="logic">
         <obj_property name="ElementShortName">FULL</obj_property>
         <obj_property name="ObjectShortName">FULL</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group146" type="group">
      <obj_property name="label">axi_vip_0</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject fp_name="/ddr_sim_tb/DUT/ddr_sim_i/axi_vip_0/aclk" type="logic">
         <obj_property name="ElementShortName">aclk</obj_property>
         <obj_property name="ObjectShortName">aclk</obj_property>
      </wvobject>
      <wvobject fp_name="/ddr_sim_tb/DUT/ddr_sim_i/axi_vip_0/aresetn" type="logic">
         <obj_property name="ElementShortName">aresetn</obj_property>
         <obj_property name="ObjectShortName">aresetn</obj_property>
      </wvobject>
      <wvobject fp_name="/ddr_sim_tb/DUT/ddr_sim_i/axi_vip_0/s_axi_awid" type="array">
         <obj_property name="ElementShortName">s_axi_awid[3:0]</obj_property>
         <obj_property name="ObjectShortName">s_axi_awid[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/ddr_sim_tb/DUT/ddr_sim_i/axi_vip_0/s_axi_awaddr" type="array">
         <obj_property name="ElementShortName">s_axi_awaddr[31:0]</obj_property>
         <obj_property name="ObjectShortName">s_axi_awaddr[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/ddr_sim_tb/DUT/ddr_sim_i/axi_vip_0/s_axi_awlen" type="array">
         <obj_property name="ElementShortName">s_axi_awlen[7:0]</obj_property>
         <obj_property name="ObjectShortName">s_axi_awlen[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/ddr_sim_tb/DUT/ddr_sim_i/axi_vip_0/s_axi_awburst" type="array">
         <obj_property name="ElementShortName">s_axi_awburst[1:0]</obj_property>
         <obj_property name="ObjectShortName">s_axi_awburst[1:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/ddr_sim_tb/DUT/ddr_sim_i/axi_vip_0/s_axi_awcache" type="array">
         <obj_property name="ElementShortName">s_axi_awcache[3:0]</obj_property>
         <obj_property name="ObjectShortName">s_axi_awcache[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/ddr_sim_tb/DUT/ddr_sim_i/axi_vip_0/s_axi_awprot" type="array">
         <obj_property name="ElementShortName">s_axi_awprot[2:0]</obj_property>
         <obj_property name="ObjectShortName">s_axi_awprot[2:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/ddr_sim_tb/DUT/ddr_sim_i/axi_vip_0/s_axi_awuser" type="array">
         <obj_property name="ElementShortName">s_axi_awuser[3:0]</obj_property>
         <obj_property name="ObjectShortName">s_axi_awuser[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/ddr_sim_tb/DUT/ddr_sim_i/axi_vip_0/s_axi_awvalid" type="logic">
         <obj_property name="ElementShortName">s_axi_awvalid</obj_property>
         <obj_property name="ObjectShortName">s_axi_awvalid</obj_property>
      </wvobject>
      <wvobject fp_name="/ddr_sim_tb/DUT/ddr_sim_i/axi_vip_0/s_axi_awready" type="logic">
         <obj_property name="ElementShortName">s_axi_awready</obj_property>
         <obj_property name="ObjectShortName">s_axi_awready</obj_property>
      </wvobject>
      <wvobject fp_name="/ddr_sim_tb/DUT/ddr_sim_i/axi_vip_0/s_axi_wdata" type="array">
         <obj_property name="ElementShortName">s_axi_wdata[127:0]</obj_property>
         <obj_property name="ObjectShortName">s_axi_wdata[127:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/ddr_sim_tb/DUT/ddr_sim_i/axi_vip_0/s_axi_wstrb" type="array">
         <obj_property name="ElementShortName">s_axi_wstrb[15:0]</obj_property>
         <obj_property name="ObjectShortName">s_axi_wstrb[15:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/ddr_sim_tb/DUT/ddr_sim_i/axi_vip_0/s_axi_wlast" type="logic">
         <obj_property name="ElementShortName">s_axi_wlast</obj_property>
         <obj_property name="ObjectShortName">s_axi_wlast</obj_property>
      </wvobject>
      <wvobject fp_name="/ddr_sim_tb/DUT/ddr_sim_i/axi_vip_0/s_axi_wvalid" type="logic">
         <obj_property name="ElementShortName">s_axi_wvalid</obj_property>
         <obj_property name="ObjectShortName">s_axi_wvalid</obj_property>
      </wvobject>
      <wvobject fp_name="/ddr_sim_tb/DUT/ddr_sim_i/axi_vip_0/s_axi_wready" type="logic">
         <obj_property name="ElementShortName">s_axi_wready</obj_property>
         <obj_property name="ObjectShortName">s_axi_wready</obj_property>
      </wvobject>
      <wvobject fp_name="/ddr_sim_tb/DUT/ddr_sim_i/axi_vip_0/s_axi_bid" type="array">
         <obj_property name="ElementShortName">s_axi_bid[3:0]</obj_property>
         <obj_property name="ObjectShortName">s_axi_bid[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/ddr_sim_tb/DUT/ddr_sim_i/axi_vip_0/s_axi_bresp" type="array">
         <obj_property name="ElementShortName">s_axi_bresp[1:0]</obj_property>
         <obj_property name="ObjectShortName">s_axi_bresp[1:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/ddr_sim_tb/DUT/ddr_sim_i/axi_vip_0/s_axi_bvalid" type="logic">
         <obj_property name="ElementShortName">s_axi_bvalid</obj_property>
         <obj_property name="ObjectShortName">s_axi_bvalid</obj_property>
      </wvobject>
      <wvobject fp_name="/ddr_sim_tb/DUT/ddr_sim_i/axi_vip_0/s_axi_bready" type="logic">
         <obj_property name="ElementShortName">s_axi_bready</obj_property>
         <obj_property name="ObjectShortName">s_axi_bready</obj_property>
      </wvobject>
      <wvobject fp_name="/ddr_sim_tb/DUT/ddr_sim_i/axi_vip_0/s_axi_arid" type="array">
         <obj_property name="ElementShortName">s_axi_arid[3:0]</obj_property>
         <obj_property name="ObjectShortName">s_axi_arid[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/ddr_sim_tb/DUT/ddr_sim_i/axi_vip_0/s_axi_araddr" type="array">
         <obj_property name="ElementShortName">s_axi_araddr[31:0]</obj_property>
         <obj_property name="ObjectShortName">s_axi_araddr[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/ddr_sim_tb/DUT/ddr_sim_i/axi_vip_0/s_axi_arlen" type="array">
         <obj_property name="ElementShortName">s_axi_arlen[7:0]</obj_property>
         <obj_property name="ObjectShortName">s_axi_arlen[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/ddr_sim_tb/DUT/ddr_sim_i/axi_vip_0/s_axi_arburst" type="array">
         <obj_property name="ElementShortName">s_axi_arburst[1:0]</obj_property>
         <obj_property name="ObjectShortName">s_axi_arburst[1:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/ddr_sim_tb/DUT/ddr_sim_i/axi_vip_0/s_axi_arcache" type="array">
         <obj_property name="ElementShortName">s_axi_arcache[3:0]</obj_property>
         <obj_property name="ObjectShortName">s_axi_arcache[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/ddr_sim_tb/DUT/ddr_sim_i/axi_vip_0/s_axi_arprot" type="array">
         <obj_property name="ElementShortName">s_axi_arprot[2:0]</obj_property>
         <obj_property name="ObjectShortName">s_axi_arprot[2:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/ddr_sim_tb/DUT/ddr_sim_i/axi_vip_0/s_axi_aruser" type="array">
         <obj_property name="ElementShortName">s_axi_aruser[3:0]</obj_property>
         <obj_property name="ObjectShortName">s_axi_aruser[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/ddr_sim_tb/DUT/ddr_sim_i/axi_vip_0/s_axi_arvalid" type="logic">
         <obj_property name="ElementShortName">s_axi_arvalid</obj_property>
         <obj_property name="ObjectShortName">s_axi_arvalid</obj_property>
      </wvobject>
      <wvobject fp_name="/ddr_sim_tb/DUT/ddr_sim_i/axi_vip_0/s_axi_arready" type="logic">
         <obj_property name="ElementShortName">s_axi_arready</obj_property>
         <obj_property name="ObjectShortName">s_axi_arready</obj_property>
      </wvobject>
      <wvobject fp_name="/ddr_sim_tb/DUT/ddr_sim_i/axi_vip_0/s_axi_rid" type="array">
         <obj_property name="ElementShortName">s_axi_rid[3:0]</obj_property>
         <obj_property name="ObjectShortName">s_axi_rid[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/ddr_sim_tb/DUT/ddr_sim_i/axi_vip_0/s_axi_rdata" type="array">
         <obj_property name="ElementShortName">s_axi_rdata[127:0]</obj_property>
         <obj_property name="ObjectShortName">s_axi_rdata[127:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/ddr_sim_tb/DUT/ddr_sim_i/axi_vip_0/s_axi_rresp" type="array">
         <obj_property name="ElementShortName">s_axi_rresp[1:0]</obj_property>
         <obj_property name="ObjectShortName">s_axi_rresp[1:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/ddr_sim_tb/DUT/ddr_sim_i/axi_vip_0/s_axi_rlast" type="logic">
         <obj_property name="ElementShortName">s_axi_rlast</obj_property>
         <obj_property name="ObjectShortName">s_axi_rlast</obj_property>
      </wvobject>
      <wvobject fp_name="/ddr_sim_tb/DUT/ddr_sim_i/axi_vip_0/s_axi_rvalid" type="logic">
         <obj_property name="ElementShortName">s_axi_rvalid</obj_property>
         <obj_property name="ObjectShortName">s_axi_rvalid</obj_property>
      </wvobject>
      <wvobject fp_name="/ddr_sim_tb/DUT/ddr_sim_i/axi_vip_0/s_axi_rready" type="logic">
         <obj_property name="ElementShortName">s_axi_rready</obj_property>
         <obj_property name="ObjectShortName">s_axi_rready</obj_property>
      </wvobject>
      <wvobject fp_name="/ddr_sim_tb/DUT/ddr_sim_i/axi_vip_0/S_AXI" type="protoinst">
         <obj_property name="children_use_element_short_name">true</obj_property>
         <obj_property name="WaveformStyle">STYLE_ENUM_TRANSACTION</obj_property>
         <obj_property name="EnumTransactionColorTable">0=blank 1=#D399FF 2=pink</obj_property>
         <obj_property name="EnumTransactionValueTable">0=blank;1=Read;2=Write;3=Read/Write</obj_property>
         <obj_property name="UseCustomSignalColor">true</obj_property>
         <obj_property name="CustomSignalColor">turquoise</obj_property>
         <obj_property name="Render_Data">/ddr_sim_tb/DUT/ddr_sim_i/axi_vip_0/S_AXI.readWriteSummary</obj_property>
         <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
         <obj_property name="CellHeight">36</obj_property>
         <obj_property name="ElementShortName">S_AXI</obj_property>
         <obj_property name="ObjectShortName">S_AXI</obj_property>
      </wvobject>
   </wvobject>
</wave_config>
