ab3d43be71df5233c4e63d27232a6c129b629928
up_axi.v: fixed bus width definition
diff --git a/library/axi_dmac/axi_dmac_regmap.v b/library/axi_dmac/axi_dmac_regmap.v
index 4a180140..52667ae8 100644
--- a/library/axi_dmac/axi_dmac_regmap.v
+++ b/library/axi_dmac/axi_dmac_regmap.v
@@ -56,7 +56,7 @@ module axi_dmac_regmap #(
 
   input s_axi_awvalid,
   output s_axi_awready,
-  input [11:0] s_axi_awaddr,
+  input [10:0] s_axi_awaddr,
   input [2:0] s_axi_awprot,
 
   input s_axi_wvalid,
@@ -70,7 +70,7 @@ module axi_dmac_regmap #(
 
   input s_axi_arvalid,
   output s_axi_arready,
-  input [11:0] s_axi_araddr,
+  input [10:0] s_axi_araddr,
   input [2:0] s_axi_arprot,
 
   output s_axi_rvalid,
@@ -261,7 +261,7 @@ axi_dmac_regmap_request #(
 );
 
 up_axi #(
-  .AXI_ADDRESS_WIDTH (12)
+  .AXI_ADDRESS_WIDTH (11)
 ) i_up_axi (
   .up_rstn(s_axi_aresetn),
   .up_clk(s_axi_aclk),