Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date             : Mon Dec 10 12:56:59 2018
| Host             : SISLAB-55 running 64-bit major release  (build 9200)
| Command          : report_power -file system_top_power_routed.rpt -pb system_top_power_summary_routed.pb -rpx system_top_power_routed.rpx
| Design           : system_top
| Device           : xc7a200tfbg676-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 3.041 |
| Dynamic (W)              | 2.853 |
| Device Static (W)        | 0.187 |
| Total Off-Chip Power (W) | 1.029 |
| Effective TJA (C/W)      | 1.9   |
| Max Ambient (C)          | 79.3  |
| Junction Temperature (C) | 30.7  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.230 |       65 |       --- |             --- |
| Slice Logic              |     0.078 |   111233 |       --- |             --- |
|   LUT as Logic           |     0.066 |    49790 |    133800 |           37.21 |
|   LUT as Distributed RAM |     0.005 |     3589 |     46200 |            7.77 |
|   Register               |     0.004 |    44892 |    267600 |           16.78 |
|   CARRY4                 |     0.003 |     1319 |     33450 |            3.94 |
|   F7/F8 Muxes            |    <0.001 |     1063 |    133800 |            0.79 |
|   LUT as Shift Register  |    <0.001 |      930 |     46200 |            2.01 |
|   Others                 |    <0.001 |     4479 |       --- |             --- |
| Signals                  |     0.137 |    90137 |       --- |             --- |
| Block RAM                |     0.257 |    179.5 |       365 |           49.18 |
| MMCM                     |     0.509 |        5 |        10 |           50.00 |
| PLL                      |     0.092 |        1 |        10 |           10.00 |
| DSPs                     |     0.012 |       20 |       740 |            2.70 |
| I/O                      |     1.146 |      187 |       400 |           46.75 |
| PHASER                   |     0.392 |       44 |       --- |             --- |
| Static Power             |     0.187 |          |           |                 |
| Total                    |     3.041 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.869 |       0.825 |      0.044 |
| Vccaux    |       1.800 |     0.735 |       0.704 |      0.031 |
| Vcco33    |       3.300 |     0.007 |       0.002 |      0.005 |
| Vcco25    |       2.500 |     0.005 |       0.000 |      0.005 |
| Vcco18    |       1.800 |     0.022 |       0.017 |      0.005 |
| Vcco15    |       1.500 |     1.164 |       1.159 |      0.005 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.019 |       0.014 |      0.006 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                     | Domain                                                                                                                                                                                                                                                            | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| clk_out1_system_sys_audio_clkgen_0                                                                                                                        | i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0                                                                                                                                                                                |            81.4 |
| clk_out1_system_sys_ethernet_clkgen_0                                                                                                                     | i_system_wrapper/system_i/sys_ethernet_clkgen/inst/clk_out1_system_sys_ethernet_clkgen_0                                                                                                                                                                          |             8.0 |
| clk_pll_i                                                                                                                                                 | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/clk_pll_i                                                                                                                                                              |            10.0 |
| clkfbout                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkfbout                                                                                                                                                        |             8.0 |
| clkfbout_system_sys_audio_clkgen_0                                                                                                                        | i_system_wrapper/system_i/sys_audio_clkgen/inst/clkfbout_system_sys_audio_clkgen_0                                                                                                                                                                                |            45.0 |
| clkfbout_system_sys_ethernet_clkgen_0                                                                                                                     | i_system_wrapper/system_i/sys_ethernet_clkgen/inst/clkfbout_system_sys_ethernet_clkgen_0                                                                                                                                                                          |             5.0 |
| clkout0                                                                                                                                                   | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0                                                                                                                                                         |             8.0 |
| clkout1                                                                                                                                                   | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1                                                                                                                                                         |             8.0 |
| freq_refclk                                                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/freq_refclk                                                                                                                                                            |             1.3 |
| i_system_wrapper/system_i/sys_debug/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_reg/Q                                                                   | i_system_wrapper/system_i/sys_debug/U0/MDM_Core_I1/dbgreg_drck                                                                                                                                                                                                    |            40.0 |
| i_system_wrapper/system_i/sys_debug/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_reg/Q                                                                 | i_system_wrapper/system_i/sys_debug/U0/MDM_Core_I1/dbgreg_update                                                                                                                                                                                                  |            80.0 |
| i_system_wrapper/system_i/sys_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                                                                               | i_system_wrapper/system_i/sys_debug/U0/Use_E2.BSCAN_I/drck_i                                                                                                                                                                                                      |            33.3 |
| i_system_wrapper/system_i/sys_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                                                             | i_system_wrapper/system_i/sys_debug/U0/Use_E2.BSCAN_I/update_i                                                                                                                                                                                                    |            33.3 |
| iserdes_clkdiv                                                                                                                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv                                 |            10.0 |
| iserdes_clkdiv_1                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv                                 |            10.0 |
| iserdes_clkdiv_2                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv                                 |            10.0 |
| iserdes_clkdiv_3                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv                                 |            10.0 |
| iserdes_clkdiv_4                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv                                 |            10.0 |
| iserdes_clkdiv_5                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv                                 |            10.0 |
| iserdes_clkdiv_6                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv                                 |            10.0 |
| iserdes_clkdiv_7                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv                                 |            10.0 |
| mem_refclk                                                                                                                                                | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/mem_refclk                                                                                                                                                             |             2.5 |
| mmcm_clk_0_s                                                                                                                                              | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s                                                                                                                                                                                            |             6.7 |
| mmcm_clkout0                                                                                                                                              | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/mmcm_clkout0                                                                                                                                                           |             5.0 |
| mmcm_clkout0                                                                                                                                              | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                          |             5.0 |
| mmcm_fb_clk_s                                                                                                                                             | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_fb_clk_s                                                                                                                                                                                           |            55.0 |
| oserdes_clk                                                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk                                    |             2.5 |
| oserdes_clk_1                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk                                    |             2.5 |
| oserdes_clk_10                                                                                                                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk                                    |             2.5 |
| oserdes_clk_2                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                    |             2.5 |
| oserdes_clk_3                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk                                    |             2.5 |
| oserdes_clk_4                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk                                    |             2.5 |
| oserdes_clk_5                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                    |             2.5 |
| oserdes_clk_6                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk                                    |             2.5 |
| oserdes_clk_7                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk                                    |             2.5 |
| oserdes_clk_8                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk                                    |             2.5 |
| oserdes_clk_9                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                    |             2.5 |
| oserdes_clkdiv                                                                                                                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv                                 |             5.0 |
| oserdes_clkdiv_1                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv                                 |             5.0 |
| oserdes_clkdiv_10                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv                                 |             5.0 |
| oserdes_clkdiv_2                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv                                 |             5.0 |
| oserdes_clkdiv_3                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv                                 |             5.0 |
| oserdes_clkdiv_4                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv                                 |            10.0 |
| oserdes_clkdiv_5                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv                                 |            10.0 |
| oserdes_clkdiv_6                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv                                 |            10.0 |
| oserdes_clkdiv_7                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv                                 |             5.0 |
| oserdes_clkdiv_8                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv                                 |             5.0 |
| oserdes_clkdiv_9                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv                                 |             5.0 |
| phy_rx_clk                                                                                                                                                | phy_rx_clk                                                                                                                                                                                                                                                        |             8.0 |
| pll_clk3_out                                                                                                                                              | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/pll_clk3_out                                                                                                                                                           |            10.0 |
| pll_clkfbout                                                                                                                                              | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/pll_clkfbout                                                                                                                                                           |             5.0 |
| sync_pulse                                                                                                                                                | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/sync_pulse                                                                                                                                                             |            40.0 |
| sys_clk_p                                                                                                                                                 | sys_clk_p                                                                                                                                                                                                                                                         |             5.0 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_0 |             2.5 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_0 |             2.5 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_0 |             2.5 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_0 |             2.5 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_0 |             2.5 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_0 |             2.5 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_0 |             2.5 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_0 |             2.5 |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                | Power (W) |
+-----------------------------------------------------------------------------------------------------+-----------+
| system_top                                                                                          |     2.853 |
|   gpio_bd_IOBUF[0]_inst                                                                             |     0.002 |
|   gpio_bd_IOBUF[10]_inst                                                                            |    <0.001 |
|   gpio_bd_IOBUF[11]_inst                                                                            |    <0.001 |
|   gpio_bd_IOBUF[12]_inst                                                                            |    <0.001 |
|   gpio_bd_IOBUF[1]_inst                                                                             |     0.002 |
|   gpio_bd_IOBUF[2]_inst                                                                             |     0.002 |
|   gpio_bd_IOBUF[3]_inst                                                                             |     0.002 |
|   gpio_bd_IOBUF[4]_inst                                                                             |    <0.001 |
|   gpio_bd_IOBUF[5]_inst                                                                             |     0.002 |
|   gpio_bd_IOBUF[6]_inst                                                                             |     0.002 |
|   gpio_bd_IOBUF[7]_inst                                                                             |     0.002 |
|   gpio_bd_IOBUF[8]_inst                                                                             |     0.002 |
|   gpio_bd_IOBUF[9]_inst                                                                             |    <0.001 |
|   i_system_wrapper                                                                                  |     2.810 |
|     gpio_lcd_tri_iobuf_0                                                                            |    <0.001 |
|     gpio_lcd_tri_iobuf_1                                                                            |    <0.001 |
|     gpio_lcd_tri_iobuf_2                                                                            |    <0.001 |
|     gpio_lcd_tri_iobuf_3                                                                            |    <0.001 |
|     gpio_lcd_tri_iobuf_4                                                                            |    <0.001 |
|     gpio_lcd_tri_iobuf_5                                                                            |    <0.001 |
|     gpio_lcd_tri_iobuf_6                                                                            |    <0.001 |
|     iic_main_scl_iobuf                                                                              |     0.000 |
|     iic_main_sda_iobuf                                                                              |     0.000 |
|     mdio_mdio_iobuf                                                                                 |    <0.001 |
|     system_i                                                                                        |     2.805 |
|       axi_ddr_cntrl                                                                                 |     1.776 |
|         u_system_axi_ddr_cntrl_0_mig                                                                |     1.776 |
|           temp_mon_enabled.u_tempmon                                                                |     0.000 |
|           u_ddr3_clk_ibuf                                                                           |    <0.001 |
|           u_ddr3_infrastructure                                                                     |     0.189 |
|           u_iodelay_ctrl                                                                            |     0.003 |
|           u_memc_ui_top_axi                                                                         |     1.583 |
|             mem_intfc0                                                                              |     1.544 |
|               ddr_phy_top0                                                                          |     1.537 |
|                 u_ddr_calib_top                                                                     |     0.037 |
|                   ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl                                       |     0.005 |
|                   ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl                                                 |     0.005 |
|                   ddr_phy_tempmon_0                                                                 |    <0.001 |
|                   dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr                                     |     0.001 |
|                   mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay                                         |    <0.001 |
|                   mb_wrlvl_inst.u_ddr_phy_wrlvl                                                     |     0.003 |
|                   u_ddr_phy_init                                                                    |     0.015 |
|                   u_ddr_phy_wrcal                                                                   |     0.002 |
|                   u_ddr_prbs_gen                                                                    |     0.004 |
|                 u_ddr_mc_phy_wrapper                                                                |     1.499 |
|                   gen_dq_iobuf_default.gen_dq_iobuf[0].u_iobuf_dq                                   |     0.009 |
|                   gen_dq_iobuf_default.gen_dq_iobuf[10].u_iobuf_dq                                  |     0.009 |
|                   gen_dq_iobuf_default.gen_dq_iobuf[11].u_iobuf_dq                                  |     0.009 |
|                   gen_dq_iobuf_default.gen_dq_iobuf[12].u_iobuf_dq                                  |     0.009 |
|                   gen_dq_iobuf_default.gen_dq_iobuf[13].u_iobuf_dq                                  |     0.009 |
|                   gen_dq_iobuf_default.gen_dq_iobuf[14].u_iobuf_dq                                  |     0.009 |
|                   gen_dq_iobuf_default.gen_dq_iobuf[15].u_iobuf_dq                                  |     0.009 |
|                   gen_dq_iobuf_default.gen_dq_iobuf[16].u_iobuf_dq                                  |     0.009 |
|                   gen_dq_iobuf_default.gen_dq_iobuf[17].u_iobuf_dq                                  |     0.009 |
|                   gen_dq_iobuf_default.gen_dq_iobuf[18].u_iobuf_dq                                  |     0.009 |
|                   gen_dq_iobuf_default.gen_dq_iobuf[19].u_iobuf_dq                                  |     0.009 |
|                   gen_dq_iobuf_default.gen_dq_iobuf[1].u_iobuf_dq                                   |     0.009 |
|                   gen_dq_iobuf_default.gen_dq_iobuf[20].u_iobuf_dq                                  |     0.009 |
|                   gen_dq_iobuf_default.gen_dq_iobuf[21].u_iobuf_dq                                  |     0.009 |
|                   gen_dq_iobuf_default.gen_dq_iobuf[22].u_iobuf_dq                                  |     0.009 |
|                   gen_dq_iobuf_default.gen_dq_iobuf[23].u_iobuf_dq                                  |     0.009 |
|                   gen_dq_iobuf_default.gen_dq_iobuf[24].u_iobuf_dq                                  |     0.009 |
|                   gen_dq_iobuf_default.gen_dq_iobuf[25].u_iobuf_dq                                  |     0.009 |
|                   gen_dq_iobuf_default.gen_dq_iobuf[26].u_iobuf_dq                                  |     0.009 |
|                   gen_dq_iobuf_default.gen_dq_iobuf[27].u_iobuf_dq                                  |     0.009 |
|                   gen_dq_iobuf_default.gen_dq_iobuf[28].u_iobuf_dq                                  |     0.009 |
|                   gen_dq_iobuf_default.gen_dq_iobuf[29].u_iobuf_dq                                  |     0.009 |
|                   gen_dq_iobuf_default.gen_dq_iobuf[2].u_iobuf_dq                                   |     0.009 |
|                   gen_dq_iobuf_default.gen_dq_iobuf[30].u_iobuf_dq                                  |     0.009 |
|                   gen_dq_iobuf_default.gen_dq_iobuf[31].u_iobuf_dq                                  |     0.009 |
|                   gen_dq_iobuf_default.gen_dq_iobuf[32].u_iobuf_dq                                  |     0.009 |
|                   gen_dq_iobuf_default.gen_dq_iobuf[33].u_iobuf_dq                                  |     0.009 |
|                   gen_dq_iobuf_default.gen_dq_iobuf[34].u_iobuf_dq                                  |     0.009 |
|                   gen_dq_iobuf_default.gen_dq_iobuf[35].u_iobuf_dq                                  |     0.009 |
|                   gen_dq_iobuf_default.gen_dq_iobuf[36].u_iobuf_dq                                  |     0.009 |
|                   gen_dq_iobuf_default.gen_dq_iobuf[37].u_iobuf_dq                                  |     0.009 |
|                   gen_dq_iobuf_default.gen_dq_iobuf[38].u_iobuf_dq                                  |     0.009 |
|                   gen_dq_iobuf_default.gen_dq_iobuf[39].u_iobuf_dq                                  |     0.009 |
|                   gen_dq_iobuf_default.gen_dq_iobuf[3].u_iobuf_dq                                   |     0.009 |
|                   gen_dq_iobuf_default.gen_dq_iobuf[40].u_iobuf_dq                                  |     0.009 |
|                   gen_dq_iobuf_default.gen_dq_iobuf[41].u_iobuf_dq                                  |     0.009 |
|                   gen_dq_iobuf_default.gen_dq_iobuf[42].u_iobuf_dq                                  |     0.009 |
|                   gen_dq_iobuf_default.gen_dq_iobuf[43].u_iobuf_dq                                  |     0.009 |
|                   gen_dq_iobuf_default.gen_dq_iobuf[44].u_iobuf_dq                                  |     0.009 |
|                   gen_dq_iobuf_default.gen_dq_iobuf[45].u_iobuf_dq                                  |     0.009 |
|                   gen_dq_iobuf_default.gen_dq_iobuf[46].u_iobuf_dq                                  |     0.009 |
|                   gen_dq_iobuf_default.gen_dq_iobuf[47].u_iobuf_dq                                  |     0.009 |
|                   gen_dq_iobuf_default.gen_dq_iobuf[48].u_iobuf_dq                                  |     0.009 |
|                   gen_dq_iobuf_default.gen_dq_iobuf[49].u_iobuf_dq                                  |     0.009 |
|                   gen_dq_iobuf_default.gen_dq_iobuf[4].u_iobuf_dq                                   |     0.009 |
|                   gen_dq_iobuf_default.gen_dq_iobuf[50].u_iobuf_dq                                  |     0.009 |
|                   gen_dq_iobuf_default.gen_dq_iobuf[51].u_iobuf_dq                                  |     0.009 |
|                   gen_dq_iobuf_default.gen_dq_iobuf[52].u_iobuf_dq                                  |     0.009 |
|                   gen_dq_iobuf_default.gen_dq_iobuf[53].u_iobuf_dq                                  |     0.009 |
|                   gen_dq_iobuf_default.gen_dq_iobuf[54].u_iobuf_dq                                  |     0.009 |
|                   gen_dq_iobuf_default.gen_dq_iobuf[55].u_iobuf_dq                                  |     0.009 |
|                   gen_dq_iobuf_default.gen_dq_iobuf[56].u_iobuf_dq                                  |     0.009 |
|                   gen_dq_iobuf_default.gen_dq_iobuf[57].u_iobuf_dq                                  |     0.009 |
|                   gen_dq_iobuf_default.gen_dq_iobuf[58].u_iobuf_dq                                  |     0.009 |
|                   gen_dq_iobuf_default.gen_dq_iobuf[59].u_iobuf_dq                                  |     0.009 |
|                   gen_dq_iobuf_default.gen_dq_iobuf[5].u_iobuf_dq                                   |     0.009 |
|                   gen_dq_iobuf_default.gen_dq_iobuf[60].u_iobuf_dq                                  |     0.009 |
|                   gen_dq_iobuf_default.gen_dq_iobuf[61].u_iobuf_dq                                  |     0.009 |
|                   gen_dq_iobuf_default.gen_dq_iobuf[62].u_iobuf_dq                                  |     0.009 |
|                   gen_dq_iobuf_default.gen_dq_iobuf[63].u_iobuf_dq                                  |     0.009 |
|                   gen_dq_iobuf_default.gen_dq_iobuf[6].u_iobuf_dq                                   |     0.009 |
|                   gen_dq_iobuf_default.gen_dq_iobuf[7].u_iobuf_dq                                   |     0.009 |
|                   gen_dq_iobuf_default.gen_dq_iobuf[8].u_iobuf_dq                                   |     0.009 |
|                   gen_dq_iobuf_default.gen_dq_iobuf[9].u_iobuf_dq                                   |     0.009 |
|                   gen_dqs_iobuf_HR.gen_dqs_iobuf[0].gen_dqs_diff.u_iobuf_dqs                        |     0.021 |
|                     OBUFTDS                                                                         |     0.006 |
|                   gen_dqs_iobuf_HR.gen_dqs_iobuf[1].gen_dqs_diff.u_iobuf_dqs                        |     0.021 |
|                     OBUFTDS                                                                         |     0.006 |
|                   gen_dqs_iobuf_HR.gen_dqs_iobuf[2].gen_dqs_diff.u_iobuf_dqs                        |     0.021 |
|                     OBUFTDS                                                                         |     0.006 |
|                   gen_dqs_iobuf_HR.gen_dqs_iobuf[3].gen_dqs_diff.u_iobuf_dqs                        |     0.021 |
|                     OBUFTDS                                                                         |     0.006 |
|                   gen_dqs_iobuf_HR.gen_dqs_iobuf[4].gen_dqs_diff.u_iobuf_dqs                        |     0.021 |
|                     OBUFTDS                                                                         |     0.006 |
|                   gen_dqs_iobuf_HR.gen_dqs_iobuf[5].gen_dqs_diff.u_iobuf_dqs                        |     0.021 |
|                     OBUFTDS                                                                         |     0.006 |
|                   gen_dqs_iobuf_HR.gen_dqs_iobuf[6].gen_dqs_diff.u_iobuf_dqs                        |     0.021 |
|                     OBUFTDS                                                                         |     0.006 |
|                   gen_dqs_iobuf_HR.gen_dqs_iobuf[7].gen_dqs_diff.u_iobuf_dqs                        |     0.021 |
|                     OBUFTDS                                                                         |     0.006 |
|                   u_ddr_mc_phy                                                                      |     0.688 |
|                     ddr_phy_4lanes_0.u_ddr_phy_4lanes                                               |     0.278 |
|                       ddr_byte_lane_A.ddr_byte_lane_A                                               |     0.056 |
|                         ddr_byte_group_io                                                           |     0.032 |
|                         dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                               |    <0.001 |
|                           mem_reg_0_3_12_17                                                         |    <0.001 |
|                           mem_reg_0_3_18_23                                                         |    <0.001 |
|                           mem_reg_0_3_24_29                                                         |    <0.001 |
|                           mem_reg_0_3_30_35                                                         |    <0.001 |
|                           mem_reg_0_3_36_41                                                         |    <0.001 |
|                           mem_reg_0_3_42_47                                                         |    <0.001 |
|                           mem_reg_0_3_48_53                                                         |    <0.001 |
|                           mem_reg_0_3_54_59                                                         |    <0.001 |
|                           mem_reg_0_3_60_65                                                         |    <0.001 |
|                           mem_reg_0_3_6_11                                                          |    <0.001 |
|                           mem_reg_0_3_72_77                                                         |    <0.001 |
|                           mem_reg_0_3_78_79                                                         |    <0.001 |
|                         of_pre_fifo_gen.u_ddr_of_pre_fifo                                           |     0.001 |
|                           mem_reg_0_15_0_5                                                          |    <0.001 |
|                           mem_reg_0_15_12_17                                                        |    <0.001 |
|                           mem_reg_0_15_18_23                                                        |    <0.001 |
|                           mem_reg_0_15_24_29                                                        |    <0.001 |
|                           mem_reg_0_15_30_35                                                        |    <0.001 |
|                           mem_reg_0_15_36_41                                                        |    <0.001 |
|                           mem_reg_0_15_42_47                                                        |    <0.001 |
|                           mem_reg_0_15_48_53                                                        |    <0.001 |
|                           mem_reg_0_15_54_59                                                        |    <0.001 |
|                           mem_reg_0_15_60_65                                                        |    <0.001 |
|                           mem_reg_0_15_66_71                                                        |    <0.001 |
|                           mem_reg_0_15_6_11                                                         |    <0.001 |
|                           mem_reg_0_15_72_77                                                        |    <0.001 |
|                           mem_reg_0_15_78_79                                                        |    <0.001 |
|                       ddr_byte_lane_B.ddr_byte_lane_B                                               |     0.056 |
|                         ddr_byte_group_io                                                           |     0.032 |
|                         dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                               |    <0.001 |
|                           mem_reg_0_3_12_17                                                         |    <0.001 |
|                           mem_reg_0_3_18_23                                                         |    <0.001 |
|                           mem_reg_0_3_24_29                                                         |    <0.001 |
|                           mem_reg_0_3_30_35                                                         |    <0.001 |
|                           mem_reg_0_3_36_41                                                         |    <0.001 |
|                           mem_reg_0_3_42_47                                                         |    <0.001 |
|                           mem_reg_0_3_48_53                                                         |    <0.001 |
|                           mem_reg_0_3_54_59                                                         |    <0.001 |
|                           mem_reg_0_3_60_65                                                         |    <0.001 |
|                           mem_reg_0_3_66_71                                                         |    <0.001 |
|                           mem_reg_0_3_72_77                                                         |    <0.001 |
|                           mem_reg_0_3_78_79                                                         |    <0.001 |
|                         of_pre_fifo_gen.u_ddr_of_pre_fifo                                           |    <0.001 |
|                           mem_reg_0_15_0_5                                                          |    <0.001 |
|                           mem_reg_0_15_12_17                                                        |    <0.001 |
|                           mem_reg_0_15_18_23                                                        |    <0.001 |
|                           mem_reg_0_15_24_29                                                        |    <0.001 |
|                           mem_reg_0_15_30_35                                                        |    <0.001 |
|                           mem_reg_0_15_36_41                                                        |    <0.001 |
|                           mem_reg_0_15_42_47                                                        |    <0.001 |
|                           mem_reg_0_15_48_53                                                        |    <0.001 |
|                           mem_reg_0_15_54_59                                                        |    <0.001 |
|                           mem_reg_0_15_60_65                                                        |    <0.001 |
|                           mem_reg_0_15_66_71                                                        |    <0.001 |
|                           mem_reg_0_15_6_11                                                         |    <0.001 |
|                           mem_reg_0_15_72_77                                                        |    <0.001 |
|                           mem_reg_0_15_78_79                                                        |    <0.001 |
|                       ddr_byte_lane_C.ddr_byte_lane_C                                               |     0.057 |
|                         ddr_byte_group_io                                                           |     0.032 |
|                         dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                               |    <0.001 |
|                           mem_reg_0_3_12_17                                                         |    <0.001 |
|                           mem_reg_0_3_18_23                                                         |    <0.001 |
|                           mem_reg_0_3_24_29                                                         |    <0.001 |
|                           mem_reg_0_3_30_35                                                         |    <0.001 |
|                           mem_reg_0_3_36_41                                                         |    <0.001 |
|                           mem_reg_0_3_42_47                                                         |    <0.001 |
|                           mem_reg_0_3_48_53                                                         |    <0.001 |
|                           mem_reg_0_3_54_59                                                         |    <0.001 |
|                           mem_reg_0_3_60_65                                                         |    <0.001 |
|                           mem_reg_0_3_66_71                                                         |    <0.001 |
|                           mem_reg_0_3_72_77                                                         |    <0.001 |
|                           mem_reg_0_3_78_79                                                         |    <0.001 |
|                         of_pre_fifo_gen.u_ddr_of_pre_fifo                                           |     0.001 |
|                           mem_reg_0_15_0_5                                                          |    <0.001 |
|                           mem_reg_0_15_12_17                                                        |    <0.001 |
|                           mem_reg_0_15_18_23                                                        |    <0.001 |
|                           mem_reg_0_15_24_29                                                        |    <0.001 |
|                           mem_reg_0_15_30_35                                                        |    <0.001 |
|                           mem_reg_0_15_36_41                                                        |    <0.001 |
|                           mem_reg_0_15_42_47                                                        |    <0.001 |
|                           mem_reg_0_15_48_53                                                        |    <0.001 |
|                           mem_reg_0_15_54_59                                                        |    <0.001 |
|                           mem_reg_0_15_60_65                                                        |    <0.001 |
|                           mem_reg_0_15_66_71                                                        |    <0.001 |
|                           mem_reg_0_15_6_11                                                         |    <0.001 |
|                           mem_reg_0_15_72_77                                                        |    <0.001 |
|                           mem_reg_0_15_78_79                                                        |    <0.001 |
|                       ddr_byte_lane_D.ddr_byte_lane_D                                               |     0.057 |
|                         ddr_byte_group_io                                                           |     0.032 |
|                         dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                               |    <0.001 |
|                           mem_reg_0_3_12_17                                                         |    <0.001 |
|                           mem_reg_0_3_18_23                                                         |    <0.001 |
|                           mem_reg_0_3_24_29                                                         |    <0.001 |
|                           mem_reg_0_3_30_35                                                         |    <0.001 |
|                           mem_reg_0_3_36_41                                                         |    <0.001 |
|                           mem_reg_0_3_42_47                                                         |    <0.001 |
|                           mem_reg_0_3_48_53                                                         |    <0.001 |
|                           mem_reg_0_3_54_59                                                         |    <0.001 |
|                           mem_reg_0_3_60_65                                                         |    <0.001 |
|                           mem_reg_0_3_66_71                                                         |    <0.001 |
|                           mem_reg_0_3_72_77                                                         |    <0.001 |
|                           mem_reg_0_3_78_79                                                         |    <0.001 |
|                         of_pre_fifo_gen.u_ddr_of_pre_fifo                                           |     0.001 |
|                           mem_reg_0_15_0_5                                                          |    <0.001 |
|                           mem_reg_0_15_12_17                                                        |    <0.001 |
|                           mem_reg_0_15_18_23                                                        |    <0.001 |
|                           mem_reg_0_15_24_29                                                        |    <0.001 |
|                           mem_reg_0_15_30_35                                                        |    <0.001 |
|                           mem_reg_0_15_36_41                                                        |    <0.001 |
|                           mem_reg_0_15_42_47                                                        |    <0.001 |
|                           mem_reg_0_15_48_53                                                        |    <0.001 |
|                           mem_reg_0_15_54_59                                                        |    <0.001 |
|                           mem_reg_0_15_60_65                                                        |    <0.001 |
|                           mem_reg_0_15_66_71                                                        |    <0.001 |
|                           mem_reg_0_15_6_11                                                         |    <0.001 |
|                           mem_reg_0_15_72_77                                                        |    <0.001 |
|                           mem_reg_0_15_78_79                                                        |    <0.001 |
|                     ddr_phy_4lanes_1.u_ddr_phy_4lanes                                               |     0.132 |
|                       ddr_byte_lane_B.ddr_byte_lane_B                                               |     0.020 |
|                         ddr_byte_group_io                                                           |    <0.001 |
|                         of_pre_fifo_gen.u_ddr_of_pre_fifo                                           |    <0.001 |
|                           mem_reg_0_15_12_17                                                        |    <0.001 |
|                           mem_reg_0_15_18_23                                                        |    <0.001 |
|                           mem_reg_0_15_30_35                                                        |    <0.001 |
|                           mem_reg_0_15_36_41                                                        |    <0.001 |
|                           mem_reg_0_15_42_47                                                        |    <0.001 |
|                           mem_reg_0_15_48_53                                                        |    <0.001 |
|                           mem_reg_0_15_54_59                                                        |    <0.001 |
|                           mem_reg_0_15_6_11                                                         |    <0.001 |
|                       ddr_byte_lane_C.ddr_byte_lane_C                                               |     0.040 |
|                         ddr_byte_group_io                                                           |    <0.001 |
|                         ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_obuf                                   |     0.020 |
|                         of_pre_fifo_gen.u_ddr_of_pre_fifo                                           |    <0.001 |
|                           mem_reg_0_15_30_35                                                        |    <0.001 |
|                           mem_reg_0_15_36_41                                                        |    <0.001 |
|                           mem_reg_0_15_42_47                                                        |    <0.001 |
|                           mem_reg_0_15_48_53                                                        |    <0.001 |
|                           mem_reg_0_15_54_59                                                        |    <0.001 |
|                           mem_reg_0_15_60_65                                                        |    <0.001 |
|                           mem_reg_0_15_66_71                                                        |    <0.001 |
|                           mem_reg_0_15_6_11                                                         |    <0.001 |
|                           mem_reg_0_15_72_77                                                        |    <0.001 |
|                       ddr_byte_lane_D.ddr_byte_lane_D                                               |     0.020 |
|                         ddr_byte_group_io                                                           |    <0.001 |
|                         of_pre_fifo_gen.u_ddr_of_pre_fifo                                           |     0.001 |
|                           mem_reg_0_15_0_5                                                          |    <0.001 |
|                           mem_reg_0_15_12_17                                                        |    <0.001 |
|                           mem_reg_0_15_18_23                                                        |    <0.001 |
|                           mem_reg_0_15_24_29                                                        |    <0.001 |
|                           mem_reg_0_15_30_35                                                        |    <0.001 |
|                           mem_reg_0_15_36_41                                                        |    <0.001 |
|                           mem_reg_0_15_42_47                                                        |    <0.001 |
|                           mem_reg_0_15_48_53                                                        |    <0.001 |
|                           mem_reg_0_15_54_59                                                        |    <0.001 |
|                           mem_reg_0_15_60_65                                                        |    <0.001 |
|                           mem_reg_0_15_66_71                                                        |    <0.001 |
|                           mem_reg_0_15_6_11                                                         |    <0.001 |
|                           mem_reg_0_15_72_77                                                        |    <0.001 |
|                     ddr_phy_4lanes_2.u_ddr_phy_4lanes                                               |     0.278 |
|                       ddr_byte_lane_A.ddr_byte_lane_A                                               |     0.056 |
|                         ddr_byte_group_io                                                           |     0.032 |
|                         dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                               |    <0.001 |
|                           mem_reg_0_3_12_17                                                         |    <0.001 |
|                           mem_reg_0_3_18_23                                                         |    <0.001 |
|                           mem_reg_0_3_24_29                                                         |    <0.001 |
|                           mem_reg_0_3_30_35                                                         |    <0.001 |
|                           mem_reg_0_3_36_41                                                         |    <0.001 |
|                           mem_reg_0_3_42_47                                                         |    <0.001 |
|                           mem_reg_0_3_48_53                                                         |    <0.001 |
|                           mem_reg_0_3_54_59                                                         |    <0.001 |
|                           mem_reg_0_3_60_65                                                         |    <0.001 |
|                           mem_reg_0_3_6_11                                                          |    <0.001 |
|                           mem_reg_0_3_72_77                                                         |    <0.001 |
|                           mem_reg_0_3_78_79                                                         |    <0.001 |
|                         of_pre_fifo_gen.u_ddr_of_pre_fifo                                           |     0.001 |
|                           mem_reg_0_15_0_5                                                          |    <0.001 |
|                           mem_reg_0_15_12_17                                                        |    <0.001 |
|                           mem_reg_0_15_18_23                                                        |    <0.001 |
|                           mem_reg_0_15_24_29                                                        |    <0.001 |
|                           mem_reg_0_15_30_35                                                        |    <0.001 |
|                           mem_reg_0_15_36_41                                                        |    <0.001 |
|                           mem_reg_0_15_42_47                                                        |    <0.001 |
|                           mem_reg_0_15_48_53                                                        |    <0.001 |
|                           mem_reg_0_15_54_59                                                        |    <0.001 |
|                           mem_reg_0_15_60_65                                                        |    <0.001 |
|                           mem_reg_0_15_66_71                                                        |    <0.001 |
|                           mem_reg_0_15_6_11                                                         |    <0.001 |
|                           mem_reg_0_15_72_77                                                        |    <0.001 |
|                           mem_reg_0_15_78_79                                                        |    <0.001 |
|                       ddr_byte_lane_B.ddr_byte_lane_B                                               |     0.057 |
|                         ddr_byte_group_io                                                           |     0.032 |
|                         dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                               |    <0.001 |
|                           mem_reg_0_3_12_17                                                         |    <0.001 |
|                           mem_reg_0_3_18_23                                                         |    <0.001 |
|                           mem_reg_0_3_24_29                                                         |    <0.001 |
|                           mem_reg_0_3_30_35                                                         |    <0.001 |
|                           mem_reg_0_3_36_41                                                         |    <0.001 |
|                           mem_reg_0_3_42_47                                                         |    <0.001 |
|                           mem_reg_0_3_48_53                                                         |    <0.001 |
|                           mem_reg_0_3_54_59                                                         |    <0.001 |
|                           mem_reg_0_3_60_65                                                         |    <0.001 |
|                           mem_reg_0_3_66_71                                                         |    <0.001 |
|                           mem_reg_0_3_72_77                                                         |    <0.001 |
|                           mem_reg_0_3_78_79                                                         |    <0.001 |
|                         of_pre_fifo_gen.u_ddr_of_pre_fifo                                           |     0.001 |
|                           mem_reg_0_15_0_5                                                          |    <0.001 |
|                           mem_reg_0_15_12_17                                                        |    <0.001 |
|                           mem_reg_0_15_18_23                                                        |    <0.001 |
|                           mem_reg_0_15_24_29                                                        |    <0.001 |
|                           mem_reg_0_15_30_35                                                        |    <0.001 |
|                           mem_reg_0_15_36_41                                                        |    <0.001 |
|                           mem_reg_0_15_42_47                                                        |    <0.001 |
|                           mem_reg_0_15_48_53                                                        |    <0.001 |
|                           mem_reg_0_15_54_59                                                        |    <0.001 |
|                           mem_reg_0_15_60_65                                                        |    <0.001 |
|                           mem_reg_0_15_66_71                                                        |    <0.001 |
|                           mem_reg_0_15_6_11                                                         |    <0.001 |
|                           mem_reg_0_15_72_77                                                        |    <0.001 |
|                           mem_reg_0_15_78_79                                                        |    <0.001 |
|                       ddr_byte_lane_C.ddr_byte_lane_C                                               |     0.056 |
|                         ddr_byte_group_io                                                           |     0.032 |
|                         dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                               |    <0.001 |
|                           mem_reg_0_3_12_17                                                         |    <0.001 |
|                           mem_reg_0_3_18_23                                                         |    <0.001 |
|                           mem_reg_0_3_24_29                                                         |    <0.001 |
|                           mem_reg_0_3_30_35                                                         |    <0.001 |
|                           mem_reg_0_3_36_41                                                         |    <0.001 |
|                           mem_reg_0_3_42_47                                                         |    <0.001 |
|                           mem_reg_0_3_48_53                                                         |    <0.001 |
|                           mem_reg_0_3_54_59                                                         |    <0.001 |
|                           mem_reg_0_3_60_65                                                         |    <0.001 |
|                           mem_reg_0_3_66_71                                                         |    <0.001 |
|                           mem_reg_0_3_72_77                                                         |    <0.001 |
|                           mem_reg_0_3_78_79                                                         |    <0.001 |
|                         of_pre_fifo_gen.u_ddr_of_pre_fifo                                           |     0.001 |
|                           mem_reg_0_15_0_5                                                          |    <0.001 |
|                           mem_reg_0_15_12_17                                                        |    <0.001 |
|                           mem_reg_0_15_18_23                                                        |    <0.001 |
|                           mem_reg_0_15_24_29                                                        |    <0.001 |
|                           mem_reg_0_15_30_35                                                        |    <0.001 |
|                           mem_reg_0_15_36_41                                                        |    <0.001 |
|                           mem_reg_0_15_42_47                                                        |    <0.001 |
|                           mem_reg_0_15_48_53                                                        |    <0.001 |
|                           mem_reg_0_15_54_59                                                        |    <0.001 |
|                           mem_reg_0_15_60_65                                                        |    <0.001 |
|                           mem_reg_0_15_66_71                                                        |    <0.001 |
|                           mem_reg_0_15_6_11                                                         |    <0.001 |
|                           mem_reg_0_15_72_77                                                        |    <0.001 |
|                           mem_reg_0_15_78_79                                                        |    <0.001 |
|                       ddr_byte_lane_D.ddr_byte_lane_D                                               |     0.056 |
|                         ddr_byte_group_io                                                           |     0.032 |
|                         dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                               |    <0.001 |
|                           mem_reg_0_3_12_17                                                         |    <0.001 |
|                           mem_reg_0_3_18_23                                                         |    <0.001 |
|                           mem_reg_0_3_24_29                                                         |    <0.001 |
|                           mem_reg_0_3_30_35                                                         |    <0.001 |
|                           mem_reg_0_3_36_41                                                         |    <0.001 |
|                           mem_reg_0_3_42_47                                                         |    <0.001 |
|                           mem_reg_0_3_48_53                                                         |    <0.001 |
|                           mem_reg_0_3_54_59                                                         |    <0.001 |
|                           mem_reg_0_3_60_65                                                         |    <0.001 |
|                           mem_reg_0_3_66_71                                                         |    <0.001 |
|                           mem_reg_0_3_72_77                                                         |    <0.001 |
|                           mem_reg_0_3_78_79                                                         |    <0.001 |
|                         of_pre_fifo_gen.u_ddr_of_pre_fifo                                           |     0.001 |
|                           mem_reg_0_15_0_5                                                          |    <0.001 |
|                           mem_reg_0_15_12_17                                                        |    <0.001 |
|                           mem_reg_0_15_18_23                                                        |    <0.001 |
|                           mem_reg_0_15_24_29                                                        |    <0.001 |
|                           mem_reg_0_15_30_35                                                        |    <0.001 |
|                           mem_reg_0_15_36_41                                                        |    <0.001 |
|                           mem_reg_0_15_42_47                                                        |    <0.001 |
|                           mem_reg_0_15_48_53                                                        |    <0.001 |
|                           mem_reg_0_15_54_59                                                        |    <0.001 |
|                           mem_reg_0_15_60_65                                                        |    <0.001 |
|                           mem_reg_0_15_66_71                                                        |    <0.001 |
|                           mem_reg_0_15_6_11                                                         |    <0.001 |
|                           mem_reg_0_15_72_77                                                        |    <0.001 |
|                           mem_reg_0_15_78_79                                                        |    <0.001 |
|               mc0                                                                                   |     0.007 |
|                 bank_mach0                                                                          |     0.003 |
|                   arb_mux0                                                                          |    <0.001 |
|                     arb_row_col0                                                                    |    <0.001 |
|                       col_arb0                                                                      |    <0.001 |
|                       pre_4_1_1T_arb.pre_arb0                                                       |    <0.001 |
|                       row_arb0                                                                      |    <0.001 |
|                     arb_select0                                                                     |    <0.001 |
|                   bank_cntrl[0].bank0                                                               |    <0.001 |
|                     bank_compare0                                                                   |    <0.001 |
|                     bank_queue0                                                                     |    <0.001 |
|                     bank_state0                                                                     |    <0.001 |
|                   bank_cntrl[1].bank0                                                               |    <0.001 |
|                     bank_compare0                                                                   |    <0.001 |
|                     bank_queue0                                                                     |    <0.001 |
|                     bank_state0                                                                     |    <0.001 |
|                   bank_cntrl[2].bank0                                                               |    <0.001 |
|                     bank_compare0                                                                   |    <0.001 |
|                     bank_queue0                                                                     |    <0.001 |
|                     bank_state0                                                                     |    <0.001 |
|                   bank_cntrl[3].bank0                                                               |    <0.001 |
|                     bank_compare0                                                                   |    <0.001 |
|                     bank_queue0                                                                     |    <0.001 |
|                     bank_state0                                                                     |    <0.001 |
|                   bank_common0                                                                      |    <0.001 |
|                 col_mach0                                                                           |     0.001 |
|                   read_fifo.fifo_ram[0].RAM32M0                                                     |    <0.001 |
|                   read_fifo.fifo_ram[1].RAM32M0                                                     |    <0.001 |
|                 rank_mach0                                                                          |    <0.001 |
|                   rank_cntrl[0].rank_cntrl0                                                         |    <0.001 |
|                   rank_common0                                                                      |    <0.001 |
|                     maintenance_request.maint_arb0                                                  |    <0.001 |
|             u_axi_mc                                                                                |     0.015 |
|               axi_mc_ar_channel_0                                                                   |     0.001 |
|                 ar_cmd_fsm_0                                                                        |    <0.001 |
|                 axi_mc_cmd_translator_0                                                             |    <0.001 |
|                   axi_mc_incr_cmd_0                                                                 |    <0.001 |
|                   axi_mc_wrap_cmd_0                                                                 |    <0.001 |
|               axi_mc_aw_channel_0                                                                   |    <0.001 |
|                 aw_cmd_fsm_0                                                                        |    <0.001 |
|                 axi_mc_cmd_translator_0                                                             |    <0.001 |
|                   axi_mc_incr_cmd_0                                                                 |    <0.001 |
|                   axi_mc_wrap_cmd_0                                                                 |    <0.001 |
|               axi_mc_b_channel_0                                                                    |    <0.001 |
|                 bid_fifo_0                                                                          |    <0.001 |
|               axi_mc_cmd_arbiter_0                                                                  |    <0.001 |
|               axi_mc_r_channel_0                                                                    |     0.003 |
|                 rd_data_fifo_0                                                                      |     0.003 |
|                 transaction_fifo_0                                                                  |    <0.001 |
|               axi_mc_w_channel_0                                                                    |     0.009 |
|             u_ui_top                                                                                |     0.025 |
|               ui_cmd0                                                                               |    <0.001 |
|               ui_rd_data0                                                                           |     0.007 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0                                     |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[10].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[11].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[12].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[13].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[14].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[15].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[16].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[17].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[18].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[19].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0                                     |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[20].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[21].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[22].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[23].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[24].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[25].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[26].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[27].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[28].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[29].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0                                     |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[30].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[31].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[32].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[33].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[34].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[35].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[36].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[37].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[38].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[39].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0                                     |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[40].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[41].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[42].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[43].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[44].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[45].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[46].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[47].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[48].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[49].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0                                     |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[50].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[51].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[52].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[53].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[54].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[55].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[56].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[57].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[58].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[59].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0                                     |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[60].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[61].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[62].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[63].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[64].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[65].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[66].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[67].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[68].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[69].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[6].RAM32M0                                     |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[70].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[71].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[72].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[73].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[74].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[75].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[76].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[77].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[78].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[79].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[7].RAM32M0                                     |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[80].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[81].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[82].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[83].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[84].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[85].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[8].RAM32M0                                     |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[9].RAM32M0                                     |    <0.001 |
|                 not_strict_mode.status_ram.RAM32M0                                                  |    <0.001 |
|               ui_wr_data0                                                                           |     0.017 |
|                 pointer_ram.rams[0].RAM32M0                                                         |    <0.001 |
|                 pointer_ram.rams[1].RAM32M0                                                         |    <0.001 |
|                 write_buffer.wr_buffer_ram[0].RAM32M0                                               |    <0.001 |
|                 write_buffer.wr_buffer_ram[10].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[11].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[12].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[13].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[14].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[15].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[16].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[17].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[18].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[19].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[1].RAM32M0                                               |    <0.001 |
|                 write_buffer.wr_buffer_ram[20].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[21].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[22].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[23].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[24].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[25].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[26].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[27].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[28].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[29].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[2].RAM32M0                                               |    <0.001 |
|                 write_buffer.wr_buffer_ram[30].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[31].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[32].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[33].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[34].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[35].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[36].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[37].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[38].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[39].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[3].RAM32M0                                               |    <0.001 |
|                 write_buffer.wr_buffer_ram[40].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[41].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[42].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[43].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[44].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[45].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[46].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[47].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[48].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[49].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[4].RAM32M0                                               |    <0.001 |
|                 write_buffer.wr_buffer_ram[50].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[51].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[52].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[53].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[54].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[55].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[56].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[57].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[58].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[59].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[5].RAM32M0                                               |    <0.001 |
|                 write_buffer.wr_buffer_ram[60].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[61].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[62].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[63].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[64].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[65].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[66].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[67].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[68].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[69].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[6].RAM32M0                                               |    <0.001 |
|                 write_buffer.wr_buffer_ram[70].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[71].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[72].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[73].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[74].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[75].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[76].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[77].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[78].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[79].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[7].RAM32M0                                               |    <0.001 |
|                 write_buffer.wr_buffer_ram[80].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[81].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[82].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[83].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[84].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[85].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[86].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[87].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[88].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[89].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[8].RAM32M0                                               |    <0.001 |
|                 write_buffer.wr_buffer_ram[90].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[91].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[92].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[93].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[94].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[95].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[9].RAM32M0                                               |    <0.001 |
|       axi_ethernet                                                                                  |     0.163 |
|         inst                                                                                        |     0.163 |
|           eth_buf                                                                                   |     0.026 |
|             U0                                                                                      |     0.026 |
|               AXITX_2_TXCLIENT_FSM_GO                                                               |    <0.001 |
|                 ClkB_reset_inst                                                                     |    <0.001 |
|               CLK2AXICLK_ISR_7                                                                      |    <0.001 |
|               COMBINE_RESETS                                                                        |     0.003 |
|                 AXI_RESET_TO_GTX                                                                    |    <0.001 |
|                   ClkB_reset_inst                                                                   |    <0.001 |
|                 AXI_RESET_TO_RXCLIENT                                                               |    <0.001 |
|                   ClkB_reset_inst                                                                   |    <0.001 |
|                 AXI_RESET_TO_RXD_AXSTREAM                                                           |    <0.001 |
|                   ClkA_reset_inst                                                                   |    <0.001 |
|                   ClkB_reset_inst                                                                   |    <0.001 |
|                 AXI_RESET_TO_RXS_AXSTREAM                                                           |    <0.001 |
|                   ClkA_reset_inst                                                                   |    <0.001 |
|                   ClkB_reset_inst                                                                   |    <0.001 |
|                 AXI_RESET_TO_TXCLIENT                                                               |    <0.001 |
|                   ClkB_reset_inst                                                                   |    <0.001 |
|                 AXI_RESET_TO_TXC_AXSTREAM                                                           |    <0.001 |
|                   ClkA_reset_inst                                                                   |    <0.001 |
|                   ClkB_reset_inst                                                                   |    <0.001 |
|                 AXI_RESET_TO_TXD_AXSTREAM                                                           |    <0.001 |
|                   ClkA_reset_inst                                                                   |    <0.001 |
|                   ClkB_reset_inst                                                                   |    <0.001 |
|                 RXD_AXSTREAM_TO_RXS_AXSTREAM                                                        |    <0.001 |
|                   ClkA_reset_inst                                                                   |    <0.001 |
|                   ClkB_reset_inst                                                                   |    <0.001 |
|                 TXC_AXSTREAM_TO_RXD_AXSTREAM                                                        |    <0.001 |
|                   ClkA_reset_inst                                                                   |    <0.001 |
|                   ClkB_reset_inst                                                                   |    <0.001 |
|                 TXC_AXSTREAM_TO_RXS_AXSTREAM                                                        |    <0.001 |
|                   ClkA_reset_inst                                                                   |    <0.001 |
|                   ClkB_reset_inst                                                                   |    <0.001 |
|                 TXD_AXSTREAM_TO_RXD_AXSTREAM                                                        |    <0.001 |
|                   ClkA_reset_inst                                                                   |    <0.001 |
|                   ClkB_reset_inst                                                                   |    <0.001 |
|                 TXD_AXSTREAM_TO_RXS_AXSTREAM                                                        |    <0.001 |
|                   ClkA_reset_inst                                                                   |    <0.001 |
|                   ClkB_reset_inst                                                                   |    <0.001 |
|                 TXD_AXSTREAM_TO_TXC_AXSTREAM                                                        |    <0.001 |
|                   ClkA_reset_inst                                                                   |    <0.001 |
|                   ClkB_reset_inst                                                                   |    <0.001 |
|               I_ADDR_SHIM                                                                           |    <0.001 |
|               I_AXI_LITE_IPIF                                                                       |    <0.001 |
|                 I_SLAVE_ATTACHMENT                                                                  |    <0.001 |
|                   I_DECODER                                                                         |    <0.001 |
|               I_REGISTERS                                                                           |     0.001 |
|                 CR_I                                                                                |    <0.001 |
|                 IE_I                                                                                |    <0.001 |
|                 IFGP_I                                                                              |    <0.001 |
|                 IP_I                                                                                |    <0.001 |
|                 IS_I                                                                                |    <0.001 |
|                 RTAG_I                                                                              |    <0.001 |
|                 TPID0_I                                                                             |    <0.001 |
|                 TPID1_I                                                                             |    <0.001 |
|                 TP_I                                                                                |    <0.001 |
|                 TTAG_I                                                                              |    <0.001 |
|                 UAWL_I                                                                              |    <0.001 |
|                 UAWU_I                                                                              |    <0.001 |
|               RAF_REG_CROSS_I                                                                       |    <0.001 |
|               RCV_INTFCE_I                                                                          |     0.014 |
|                 NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I                                                     |     0.005 |
|                   SYNC_RXD_LAST_READ_GRAY_PROCESS[0].SYNC_RXD_LAST_READ_GRAY                        |    <0.001 |
|                   SYNC_RXD_LAST_READ_GRAY_PROCESS[1].SYNC_RXD_LAST_READ_GRAY                        |    <0.001 |
|                   SYNC_RXD_LAST_READ_GRAY_PROCESS[2].SYNC_RXD_LAST_READ_GRAY                        |    <0.001 |
|                   SYNC_RXD_LAST_READ_GRAY_PROCESS[35].SYNC_RXD_LAST_READ_GRAY                       |    <0.001 |
|                   SYNC_RXD_LAST_READ_GRAY_PROCESS[3].SYNC_RXD_LAST_READ_GRAY                        |    <0.001 |
|                   SYNC_RXD_LAST_READ_GRAY_PROCESS[4].SYNC_RXD_LAST_READ_GRAY                        |    <0.001 |
|                   SYNC_RXD_LAST_READ_GRAY_PROCESS[5].SYNC_RXD_LAST_READ_GRAY                        |    <0.001 |
|                   SYNC_RXD_LAST_READ_GRAY_PROCESS[6].SYNC_RXD_LAST_READ_GRAY                        |    <0.001 |
|                   SYNC_RXD_LAST_READ_GRAY_PROCESS[7].SYNC_RXD_LAST_READ_GRAY                        |    <0.001 |
|                   SYNC_RXD_LAST_READ_GRAY_PROCESS[8].SYNC_RXD_LAST_READ_GRAY                        |    <0.001 |
|                   SYNC_RXD_LAST_READ_GRAY_PROCESS[9].SYNC_RXD_LAST_READ_GRAY                        |    <0.001 |
|                   SYNC_RXS_LAST_READ_GRAY_PROCESS[0].SYNC_RXS_LAST_READ_GRAY                        |    <0.001 |
|                   SYNC_RXS_LAST_READ_GRAY_PROCESS[1].SYNC_RXS_LAST_READ_GRAY                        |    <0.001 |
|                   SYNC_RXS_LAST_READ_GRAY_PROCESS[2].SYNC_RXS_LAST_READ_GRAY                        |    <0.001 |
|                   SYNC_RXS_LAST_READ_GRAY_PROCESS[35].SYNC_RXS_LAST_READ_GRAY                       |    <0.001 |
|                   SYNC_RXS_LAST_READ_GRAY_PROCESS[3].SYNC_RXS_LAST_READ_GRAY                        |    <0.001 |
|                   SYNC_RXS_LAST_READ_GRAY_PROCESS[4].SYNC_RXS_LAST_READ_GRAY                        |    <0.001 |
|                   SYNC_RXS_LAST_READ_GRAY_PROCESS[5].SYNC_RXS_LAST_READ_GRAY                        |    <0.001 |
|                   SYNC_RXS_LAST_READ_GRAY_PROCESS[6].SYNC_RXS_LAST_READ_GRAY                        |    <0.001 |
|                   SYNC_RXS_LAST_READ_GRAY_PROCESS[7].SYNC_RXS_LAST_READ_GRAY                        |    <0.001 |
|                   SYNC_RXS_LAST_READ_GRAY_PROCESS[8].SYNC_RXS_LAST_READ_GRAY                        |    <0.001 |
|                 RX_AXISTREAM_IF_I                                                                   |     0.002 |
|                   ELASTIC_FIFO                                                                      |    <0.001 |
|                     I_BASIC_SFIFO                                                                   |    <0.001 |
|                       inst_fifo_gen                                                                 |    <0.001 |
|                         gconvfifo.rf                                                                |    <0.001 |
|                           grf.rf                                                                    |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                |    <0.001 |
|                               gr1.gdcf.dc                                                           |    <0.001 |
|                                 dc                                                                  |    <0.001 |
|                               gr1.rfwft                                                             |    <0.001 |
|                               grss.rsts                                                             |    <0.001 |
|                               rpntr                                                                 |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                |    <0.001 |
|                               gwss.wsts                                                             |    <0.001 |
|                               wpntr                                                                 |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                   |    <0.001 |
|                               gdm.dm                                                                |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                    |    <0.001 |
|                                 RAM_reg_0_31_12_17                                                  |    <0.001 |
|                                 RAM_reg_0_31_18_23                                                  |    <0.001 |
|                                 RAM_reg_0_31_24_29                                                  |    <0.001 |
|                                 RAM_reg_0_31_30_35                                                  |    <0.001 |
|                                 RAM_reg_0_31_6_11                                                   |    <0.001 |
|                 RX_DP_MEM_IF_I                                                                      |     0.006 |
|                   I_RXD_MEM                                                                         |     0.002 |
|                     FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN                                   |     0.002 |
|                       inst_blk_mem_gen                                                              |     0.002 |
|                         gnbram.gnativebmg.native_blk_mem_gen                                        |     0.002 |
|                           valid.cstr                                                                |     0.002 |
|                             ramloop[0].ram.r                                                        |     0.002 |
|                               prim_noinit.ram                                                       |     0.002 |
|                   I_RXS_MEM                                                                         |     0.004 |
|                     FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN                                   |     0.004 |
|                       inst_blk_mem_gen                                                              |     0.004 |
|                         gnbram.gnativebmg.native_blk_mem_gen                                        |     0.004 |
|                           valid.cstr                                                                |     0.004 |
|                             ramloop[0].ram.r                                                        |     0.004 |
|                               prim_noinit.ram                                                       |     0.004 |
|               RXCLCLK2AXICLK_INTRPT0                                                                |    <0.001 |
|                 data_sync                                                                           |    <0.001 |
|               RXCLCLK2AXICLK_INTRPT1                                                                |    <0.001 |
|                 data_sync                                                                           |    <0.001 |
|               RXCLCLK2AXICLK_INTRPT2                                                                |    <0.001 |
|                 data_sync                                                                           |    <0.001 |
|               RXCLCLK2AXICLK_ISR_6                                                                  |    <0.001 |
|               TXCLCLK2AXICLK_ISR_1                                                                  |    <0.001 |
|                 data_sync                                                                           |    <0.001 |
|               TXCLCLK2AXICLK_ISR_5                                                                  |    <0.001 |
|                 data_sync                                                                           |    <0.001 |
|               TXCLCLK2AXICLK_ISR_8                                                                  |    <0.001 |
|               TX_IFGP_CROSS_I                                                                       |    <0.001 |
|               TX_INTFCE_I                                                                           |     0.006 |
|                 TX_AXISTREAM_INTERFACE                                                              |     0.001 |
|                   GEN_BASIC.TX_BASIC_INTERFACE                                                      |     0.001 |
|                 TX_EMAC_INTERFACE                                                                   |     0.002 |
|                 TX_MEM_INTERFACE                                                                    |     0.003 |
|                   TXC_MEM                                                                           |     0.003 |
|                     FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN                                   |     0.003 |
|                       inst_blk_mem_gen                                                              |     0.003 |
|                         gnbram.gnativebmg.native_blk_mem_gen                                        |     0.003 |
|                           valid.cstr                                                                |     0.003 |
|                             ramloop[0].ram.r                                                        |     0.003 |
|                               prim_init.ram                                                         |     0.003 |
|                   TXD_MEM                                                                           |    <0.001 |
|                     FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN                                   |    <0.001 |
|                       inst_blk_mem_gen                                                              |    <0.001 |
|                         gnbram.gnativebmg.native_blk_mem_gen                                        |    <0.001 |
|                           valid.cstr                                                                |    <0.001 |
|                             ramloop[0].ram.r                                                        |    <0.001 |
|                               prim_noinit.ram                                                       |    <0.001 |
|               TX_PAUSE_FRAME_CROSS_I                                                                |    <0.001 |
|                 data_sync                                                                           |    <0.001 |
|               gen_sample_rx_mac_config                                                              |    <0.001 |
|                 data_sync                                                                           |    <0.001 |
|               gen_sample_tx_mac_config                                                              |    <0.001 |
|                 data_sync                                                                           |    <0.001 |
|           eth_mac                                                                                   |     0.137 |
|             inst                                                                                    |     0.137 |
|               tri_mode_ethernet_mac_i                                                               |     0.047 |
|                 axi4_lite_ipif                                                                      |    <0.001 |
|                   axi4_lite_ipif_top_wrapper                                                        |    <0.001 |
|                     axi_lite_top                                                                    |    <0.001 |
|                       I_SLAVE_ATTACHMENT                                                            |    <0.001 |
|                         I_DECODER                                                                   |    <0.001 |
|                 bd_55cd_eth_mac_0_core                                                              |     0.027 |
|                   addr_filter_top                                                                   |     0.003 |
|                     address_filter_inst                                                             |     0.002 |
|                       addr_regs.unicast_address_compare                                             |    <0.001 |
|                         byte_wide_ram[0].header_compare_dist_ram                                    |    <0.001 |
|                         byte_wide_ram[0].header_field_dist_ram                                      |    <0.001 |
|                         byte_wide_ram[1].header_compare_dist_ram                                    |    <0.001 |
|                         byte_wide_ram[1].header_field_dist_ram                                      |    <0.001 |
|                         byte_wide_ram[2].header_compare_dist_ram                                    |    <0.001 |
|                         byte_wide_ram[2].header_field_dist_ram                                      |    <0.001 |
|                         byte_wide_ram[3].header_compare_dist_ram                                    |    <0.001 |
|                         byte_wide_ram[3].header_field_dist_ram                                      |    <0.001 |
|                         byte_wide_ram[4].header_compare_dist_ram                                    |    <0.001 |
|                         byte_wide_ram[4].header_field_dist_ram                                      |    <0.001 |
|                         byte_wide_ram[5].header_compare_dist_ram                                    |    <0.001 |
|                         byte_wide_ram[5].header_field_dist_ram                                      |    <0.001 |
|                         byte_wide_ram[6].header_compare_dist_ram                                    |    <0.001 |
|                         byte_wide_ram[6].header_field_dist_ram                                      |    <0.001 |
|                         byte_wide_ram[7].header_compare_dist_ram                                    |    <0.001 |
|                         byte_wide_ram[7].header_field_dist_ram                                      |    <0.001 |
|                       address_filters[0].configurable_addresses                                     |    <0.001 |
|                         byte_wide_ram[0].header_compare_dist_ram                                    |    <0.001 |
|                         byte_wide_ram[0].header_field_dist_ram                                      |    <0.001 |
|                         byte_wide_ram[1].header_compare_dist_ram                                    |    <0.001 |
|                         byte_wide_ram[1].header_field_dist_ram                                      |    <0.001 |
|                         byte_wide_ram[2].header_compare_dist_ram                                    |    <0.001 |
|                         byte_wide_ram[2].header_field_dist_ram                                      |    <0.001 |
|                         byte_wide_ram[3].header_compare_dist_ram                                    |    <0.001 |
|                         byte_wide_ram[3].header_field_dist_ram                                      |    <0.001 |
|                         byte_wide_ram[4].header_compare_dist_ram                                    |    <0.001 |
|                         byte_wide_ram[4].header_field_dist_ram                                      |    <0.001 |
|                         byte_wide_ram[5].header_compare_dist_ram                                    |    <0.001 |
|                         byte_wide_ram[5].header_field_dist_ram                                      |    <0.001 |
|                         byte_wide_ram[6].header_compare_dist_ram                                    |    <0.001 |
|                         byte_wide_ram[6].header_field_dist_ram                                      |    <0.001 |
|                         byte_wide_ram[7].header_compare_dist_ram                                    |    <0.001 |
|                         byte_wide_ram[7].header_field_dist_ram                                      |    <0.001 |
|                       address_filters[0].sync_enable                                                |    <0.001 |
|                       address_filters[1].configurable_addresses                                     |    <0.001 |
|                         byte_wide_ram[0].header_compare_dist_ram                                    |    <0.001 |
|                         byte_wide_ram[0].header_field_dist_ram                                      |    <0.001 |
|                         byte_wide_ram[1].header_compare_dist_ram                                    |    <0.001 |
|                         byte_wide_ram[1].header_field_dist_ram                                      |    <0.001 |
|                         byte_wide_ram[2].header_compare_dist_ram                                    |    <0.001 |
|                         byte_wide_ram[2].header_field_dist_ram                                      |    <0.001 |
|                         byte_wide_ram[3].header_compare_dist_ram                                    |    <0.001 |
|                         byte_wide_ram[3].header_field_dist_ram                                      |    <0.001 |
|                         byte_wide_ram[4].header_compare_dist_ram                                    |    <0.001 |
|                         byte_wide_ram[4].header_field_dist_ram                                      |    <0.001 |
|                         byte_wide_ram[5].header_compare_dist_ram                                    |    <0.001 |
|                         byte_wide_ram[5].header_field_dist_ram                                      |    <0.001 |
|                         byte_wide_ram[6].header_compare_dist_ram                                    |    <0.001 |
|                         byte_wide_ram[6].header_field_dist_ram                                      |    <0.001 |
|                         byte_wide_ram[7].header_compare_dist_ram                                    |    <0.001 |
|                         byte_wide_ram[7].header_field_dist_ram                                      |    <0.001 |
|                       address_filters[1].sync_enable                                                |    <0.001 |
|                       address_filters[2].configurable_addresses                                     |    <0.001 |
|                         byte_wide_ram[0].header_compare_dist_ram                                    |    <0.001 |
|                         byte_wide_ram[0].header_field_dist_ram                                      |    <0.001 |
|                         byte_wide_ram[1].header_compare_dist_ram                                    |    <0.001 |
|                         byte_wide_ram[1].header_field_dist_ram                                      |    <0.001 |
|                         byte_wide_ram[2].header_compare_dist_ram                                    |    <0.001 |
|                         byte_wide_ram[2].header_field_dist_ram                                      |    <0.001 |
|                         byte_wide_ram[3].header_compare_dist_ram                                    |    <0.001 |
|                         byte_wide_ram[3].header_field_dist_ram                                      |    <0.001 |
|                         byte_wide_ram[4].header_compare_dist_ram                                    |    <0.001 |
|                         byte_wide_ram[4].header_field_dist_ram                                      |    <0.001 |
|                         byte_wide_ram[5].header_compare_dist_ram                                    |    <0.001 |
|                         byte_wide_ram[5].header_field_dist_ram                                      |    <0.001 |
|                         byte_wide_ram[6].header_compare_dist_ram                                    |    <0.001 |
|                         byte_wide_ram[6].header_field_dist_ram                                      |    <0.001 |
|                         byte_wide_ram[7].header_compare_dist_ram                                    |    <0.001 |
|                         byte_wide_ram[7].header_field_dist_ram                                      |    <0.001 |
|                       address_filters[2].sync_enable                                                |    <0.001 |
|                       address_filters[3].configurable_addresses                                     |    <0.001 |
|                         byte_wide_ram[0].header_compare_dist_ram                                    |    <0.001 |
|                         byte_wide_ram[0].header_field_dist_ram                                      |    <0.001 |
|                         byte_wide_ram[1].header_compare_dist_ram                                    |    <0.001 |
|                         byte_wide_ram[1].header_field_dist_ram                                      |    <0.001 |
|                         byte_wide_ram[2].header_compare_dist_ram                                    |    <0.001 |
|                         byte_wide_ram[2].header_field_dist_ram                                      |    <0.001 |
|                         byte_wide_ram[3].header_compare_dist_ram                                    |    <0.001 |
|                         byte_wide_ram[3].header_field_dist_ram                                      |    <0.001 |
|                         byte_wide_ram[4].header_compare_dist_ram                                    |    <0.001 |
|                         byte_wide_ram[4].header_field_dist_ram                                      |    <0.001 |
|                         byte_wide_ram[5].header_compare_dist_ram                                    |    <0.001 |
|                         byte_wide_ram[5].header_field_dist_ram                                      |    <0.001 |
|                         byte_wide_ram[6].header_compare_dist_ram                                    |    <0.001 |
|                         byte_wide_ram[6].header_field_dist_ram                                      |    <0.001 |
|                         byte_wide_ram[7].header_compare_dist_ram                                    |    <0.001 |
|                         byte_wide_ram[7].header_field_dist_ram                                      |    <0.001 |
|                       address_filters[3].sync_enable                                                |    <0.001 |
|                       byte_wide_ram[0].header_field_dist_ram                                        |    <0.001 |
|                       byte_wide_ram[1].header_field_dist_ram                                        |    <0.001 |
|                       byte_wide_ram[2].header_field_dist_ram                                        |    <0.001 |
|                       byte_wide_ram[3].header_field_dist_ram                                        |    <0.001 |
|                       byte_wide_ram[4].header_field_dist_ram                                        |    <0.001 |
|                       byte_wide_ram[5].header_field_dist_ram                                        |    <0.001 |
|                       byte_wide_ram[6].header_field_dist_ram                                        |    <0.001 |
|                       byte_wide_ram[7].header_field_dist_ram                                        |    <0.001 |
|                       resync_promiscuous_mode                                                       |    <0.001 |
|                       sync_update                                                                   |    <0.001 |
|                   flow                                                                              |     0.002 |
|                     pfc_tx                                                                          |    <0.001 |
|                     rx                                                                              |    <0.001 |
|                     rx_pause                                                                        |    <0.001 |
|                     sync_rx_enable                                                                  |    <0.001 |
|                     sync_tx_enable                                                                  |    <0.001 |
|                     tx                                                                              |    <0.001 |
|                     tx_pause                                                                        |    <0.001 |
|                       sync_good_rx                                                                  |    <0.001 |
|                   gmii_mii_rx_gen                                                                   |    <0.001 |
|                   gmii_mii_tx_gen                                                                   |    <0.001 |
|                   intc_control.intc                                                                 |    <0.001 |
|                     gen_sync[0].sync_request                                                        |    <0.001 |
|                   ipic_mux_inst                                                                     |    <0.001 |
|                   man_block.managen                                                                 |     0.001 |
|                     conf                                                                            |    <0.001 |
|                     mdio_enabled.phy                                                                |    <0.001 |
|                   man_reset.sync_bus2ip_reset_bus2ip_clk                                            |    <0.001 |
|                   man_reset.sync_glbl_rstn_bus2ip_clk                                               |    <0.001 |
|                   no_avb_tx_axi_intf.tx_axi_shim                                                    |     0.003 |
|                   rx_axi_shim                                                                       |    <0.001 |
|                   rxgen                                                                             |     0.003 |
|                     FCS_CHECK                                                                       |    <0.001 |
|                     FRAME_CHECKER                                                                   |    <0.001 |
|                     FRAME_DECODER                                                                   |    <0.001 |
|                     RX_SM                                                                           |    <0.001 |
|                   stats_block.statistics_counters                                                   |     0.010 |
|                     fast_statistic_control[0].fast_statistics                                       |    <0.001 |
|                       sync_inc_vector                                                               |    <0.001 |
|                     fast_statistic_control[1].fast_statistics                                       |    <0.001 |
|                       sync_inc_vector                                                               |    <0.001 |
|                     fast_statistic_control[2].fast_statistics                                       |    <0.001 |
|                       sync_inc_vector                                                               |    <0.001 |
|                     fast_statistic_control[3].fast_statistics                                       |    <0.001 |
|                       sync_inc_vector                                                               |    <0.001 |
|                     frame_size_bin_control1[10].frame_size_stats1                                   |    <0.001 |
|                       sync_inc_vector                                                               |    <0.001 |
|                     frame_size_bin_control1[4].frame_size_stats1                                    |    <0.001 |
|                       sync_inc_vector                                                               |    <0.001 |
|                     frame_size_bin_control1[5].frame_size_stats1                                    |    <0.001 |
|                       sync_inc_vector                                                               |    <0.001 |
|                     frame_size_bin_control1[6].frame_size_stats1                                    |    <0.001 |
|                       sync_inc_vector                                                               |    <0.001 |
|                     frame_size_bin_control1[7].frame_size_stats1                                    |    <0.001 |
|                       sync_inc_vector                                                               |    <0.001 |
|                     frame_size_bin_control1[8].frame_size_stats1                                    |    <0.001 |
|                       sync_inc_vector                                                               |    <0.001 |
|                     frame_size_bin_control1[9].frame_size_stats1                                    |    <0.001 |
|                       sync_inc_vector                                                               |    <0.001 |
|                     frame_size_bin_control2[11].frame_size_stats2                                   |    <0.001 |
|                       sync_inc_vector                                                               |    <0.001 |
|                     frame_size_bin_control2[12].frame_size_stats2                                   |    <0.001 |
|                       sync_inc_vector                                                               |    <0.001 |
|                     frame_size_bin_control2[13].frame_size_stats2                                   |    <0.001 |
|                       sync_inc_vector                                                               |    <0.001 |
|                     frame_size_bin_control2[14].frame_size_stats2                                   |    <0.001 |
|                       sync_inc_vector                                                               |    <0.001 |
|                     frame_size_bin_control2[15].frame_size_stats2                                   |    <0.001 |
|                       sync_inc_vector                                                               |    <0.001 |
|                     frame_size_bin_control2[16].frame_size_stats2                                   |    <0.001 |
|                       sync_inc_vector                                                               |    <0.001 |
|                     frame_size_bin_control2[17].frame_size_stats2                                   |    <0.001 |
|                       sync_inc_vector                                                               |    <0.001 |
|                     gen_distributed_mem[0].RAM64X1D_inst                                            |    <0.001 |
|                     gen_distributed_mem[10].RAM64X1D_inst                                           |    <0.001 |
|                     gen_distributed_mem[11].RAM64X1D_inst                                           |    <0.001 |
|                     gen_distributed_mem[12].RAM64X1D_inst                                           |    <0.001 |
|                     gen_distributed_mem[13].RAM64X1D_inst                                           |    <0.001 |
|                     gen_distributed_mem[14].RAM64X1D_inst                                           |    <0.001 |
|                     gen_distributed_mem[15].RAM64X1D_inst                                           |    <0.001 |
|                     gen_distributed_mem[16].RAM64X1D_inst                                           |    <0.001 |
|                     gen_distributed_mem[17].RAM64X1D_inst                                           |    <0.001 |
|                     gen_distributed_mem[18].RAM64X1D_inst                                           |    <0.001 |
|                     gen_distributed_mem[19].RAM64X1D_inst                                           |    <0.001 |
|                     gen_distributed_mem[1].RAM64X1D_inst                                            |    <0.001 |
|                     gen_distributed_mem[20].RAM64X1D_inst                                           |    <0.001 |
|                     gen_distributed_mem[21].RAM64X1D_inst                                           |    <0.001 |
|                     gen_distributed_mem[22].RAM64X1D_inst                                           |    <0.001 |
|                     gen_distributed_mem[23].RAM64X1D_inst                                           |    <0.001 |
|                     gen_distributed_mem[24].RAM64X1D_inst                                           |    <0.001 |
|                     gen_distributed_mem[25].RAM64X1D_inst                                           |    <0.001 |
|                     gen_distributed_mem[26].RAM64X1D_inst                                           |    <0.001 |
|                     gen_distributed_mem[27].RAM64X1D_inst                                           |    <0.001 |
|                     gen_distributed_mem[28].RAM64X1D_inst                                           |    <0.001 |
|                     gen_distributed_mem[29].RAM64X1D_inst                                           |    <0.001 |
|                     gen_distributed_mem[2].RAM64X1D_inst                                            |    <0.001 |
|                     gen_distributed_mem[30].RAM64X1D_inst                                           |    <0.001 |
|                     gen_distributed_mem[31].RAM64X1D_inst                                           |    <0.001 |
|                     gen_distributed_mem[32].RAM64X1D_inst                                           |    <0.001 |
|                     gen_distributed_mem[33].RAM64X1D_inst                                           |    <0.001 |
|                     gen_distributed_mem[34].RAM64X1D_inst                                           |    <0.001 |
|                     gen_distributed_mem[35].RAM64X1D_inst                                           |    <0.001 |
|                     gen_distributed_mem[36].RAM64X1D_inst                                           |    <0.001 |
|                     gen_distributed_mem[37].RAM64X1D_inst                                           |    <0.001 |
|                     gen_distributed_mem[38].RAM64X1D_inst                                           |    <0.001 |
|                     gen_distributed_mem[39].RAM64X1D_inst                                           |    <0.001 |
|                     gen_distributed_mem[3].RAM64X1D_inst                                            |    <0.001 |
|                     gen_distributed_mem[40].RAM64X1D_inst                                           |    <0.001 |
|                     gen_distributed_mem[41].RAM64X1D_inst                                           |    <0.001 |
|                     gen_distributed_mem[42].RAM64X1D_inst                                           |    <0.001 |
|                     gen_distributed_mem[43].RAM64X1D_inst                                           |    <0.001 |
|                     gen_distributed_mem[44].RAM64X1D_inst                                           |    <0.001 |
|                     gen_distributed_mem[45].RAM64X1D_inst                                           |    <0.001 |
|                     gen_distributed_mem[46].RAM64X1D_inst                                           |    <0.001 |
|                     gen_distributed_mem[47].RAM64X1D_inst                                           |    <0.001 |
|                     gen_distributed_mem[48].RAM64X1D_inst                                           |    <0.001 |
|                     gen_distributed_mem[49].RAM64X1D_inst                                           |    <0.001 |
|                     gen_distributed_mem[4].RAM64X1D_inst                                            |    <0.001 |
|                     gen_distributed_mem[50].RAM64X1D_inst                                           |    <0.001 |
|                     gen_distributed_mem[51].RAM64X1D_inst                                           |    <0.001 |
|                     gen_distributed_mem[52].RAM64X1D_inst                                           |    <0.001 |
|                     gen_distributed_mem[53].RAM64X1D_inst                                           |    <0.001 |
|                     gen_distributed_mem[54].RAM64X1D_inst                                           |    <0.001 |
|                     gen_distributed_mem[55].RAM64X1D_inst                                           |    <0.001 |
|                     gen_distributed_mem[56].RAM64X1D_inst                                           |    <0.001 |
|                     gen_distributed_mem[57].RAM64X1D_inst                                           |    <0.001 |
|                     gen_distributed_mem[58].RAM64X1D_inst                                           |    <0.001 |
|                     gen_distributed_mem[59].RAM64X1D_inst                                           |    <0.001 |
|                     gen_distributed_mem[5].RAM64X1D_inst                                            |    <0.001 |
|                     gen_distributed_mem[60].RAM64X1D_inst                                           |    <0.001 |
|                     gen_distributed_mem[61].RAM64X1D_inst                                           |    <0.001 |
|                     gen_distributed_mem[62].RAM64X1D_inst                                           |    <0.001 |
|                     gen_distributed_mem[63].RAM64X1D_inst                                           |    <0.001 |
|                     gen_distributed_mem[6].RAM64X1D_inst                                            |    <0.001 |
|                     gen_distributed_mem[7].RAM64X1D_inst                                            |    <0.001 |
|                     gen_distributed_mem[8].RAM64X1D_inst                                            |    <0.001 |
|                     gen_distributed_mem[9].RAM64X1D_inst                                            |    <0.001 |
|                     gen_distributed_parity[0].RAM64X1D_inst                                         |    <0.001 |
|                     gen_distributed_parity[1].RAM64X1D_inst                                         |    <0.001 |
|                     gen_distributed_parity[2].RAM64X1D_inst                                         |    <0.001 |
|                     gen_distributed_parity[3].RAM64X1D_inst                                         |    <0.001 |
|                     gen_distributed_parity[4].RAM64X1D_inst                                         |    <0.001 |
|                     gen_distributed_parity[5].RAM64X1D_inst                                         |    <0.001 |
|                     gen_distributed_parity[6].RAM64X1D_inst                                         |    <0.001 |
|                     gen_distributed_parity[7].RAM64X1D_inst                                         |    <0.001 |
|                     general_statisic_control[18].general_statisics                                  |    <0.001 |
|                       sync_inc_vector                                                               |    <0.001 |
|                     general_statisic_control[19].general_statisics                                  |    <0.001 |
|                       sync_inc_vector                                                               |    <0.001 |
|                     general_statisic_control[20].general_statisics                                  |    <0.001 |
|                       sync_inc_vector                                                               |    <0.001 |
|                     general_statisic_control[21].general_statisics                                  |    <0.001 |
|                       sync_inc_vector                                                               |    <0.001 |
|                     general_statisic_control[22].general_statisics                                  |    <0.001 |
|                       sync_inc_vector                                                               |    <0.001 |
|                     general_statisic_control[23].general_statisics                                  |    <0.001 |
|                       sync_inc_vector                                                               |    <0.001 |
|                     general_statisic_control[24].general_statisics                                  |    <0.001 |
|                       sync_inc_vector                                                               |    <0.001 |
|                     general_statisic_control[25].general_statisics                                  |    <0.001 |
|                       sync_inc_vector                                                               |    <0.001 |
|                     general_statisic_control[26].general_statisics                                  |    <0.001 |
|                       sync_inc_vector                                                               |    <0.001 |
|                     general_statisic_control[27].general_statisics                                  |    <0.001 |
|                       sync_inc_vector                                                               |    <0.001 |
|                     general_statisic_control[28].general_statisics                                  |    <0.001 |
|                       sync_inc_vector                                                               |    <0.001 |
|                     general_statisic_control[29].general_statisics                                  |    <0.001 |
|                       sync_inc_vector                                                               |    <0.001 |
|                     general_statisic_control[30].general_statisics                                  |    <0.001 |
|                       sync_inc_vector                                                               |    <0.001 |
|                     general_statisic_control[31].general_statisics                                  |    <0.001 |
|                       sync_inc_vector                                                               |    <0.001 |
|                     general_statisic_control[32].general_statisics                                  |    <0.001 |
|                       sync_inc_vector                                                               |    <0.001 |
|                     general_statisic_control[33].general_statisics                                  |    <0.001 |
|                       sync_inc_vector                                                               |    <0.001 |
|                     rx_byte_counter                                                                 |    <0.001 |
|                       SYNC_STATS_RESET                                                              |    <0.001 |
|                       accum_gray_resync[0].sync_accum_gray_i                                        |    <0.001 |
|                       accum_gray_resync[1].sync_accum_gray_i                                        |    <0.001 |
|                       accum_gray_resync[2].sync_accum_gray_i                                        |    <0.001 |
|                       accum_gray_resync[3].sync_accum_gray_i                                        |    <0.001 |
|                       accum_gray_resync[4].sync_accum_gray_i                                        |    <0.001 |
|                       accum_gray_resync[5].sync_accum_gray_i                                        |    <0.001 |
|                       accum_gray_resync[6].sync_accum_gray_i                                        |    <0.001 |
|                       accum_gray_resync[7].sync_accum_gray_i                                        |    <0.001 |
|                     rx_fragment_counter                                                             |    <0.001 |
|                       SYNC_STATS_RESET                                                              |    <0.001 |
|                       accum_gray_resync[0].sync_accum_gray_i                                        |    <0.001 |
|                       accum_gray_resync[1].sync_accum_gray_i                                        |    <0.001 |
|                       accum_gray_resync[2].sync_accum_gray_i                                        |    <0.001 |
|                       accum_gray_resync[3].sync_accum_gray_i                                        |    <0.001 |
|                       accum_gray_resync[4].sync_accum_gray_i                                        |    <0.001 |
|                       accum_gray_resync[5].sync_accum_gray_i                                        |    <0.001 |
|                       accum_gray_resync[6].sync_accum_gray_i                                        |    <0.001 |
|                       accum_gray_resync[7].sync_accum_gray_i                                        |    <0.001 |
|                     rx_undersized_counter                                                           |    <0.001 |
|                       SYNC_STATS_RESET                                                              |    <0.001 |
|                       accum_gray_resync[0].sync_accum_gray_i                                        |    <0.001 |
|                       accum_gray_resync[1].sync_accum_gray_i                                        |    <0.001 |
|                       accum_gray_resync[2].sync_accum_gray_i                                        |    <0.001 |
|                       accum_gray_resync[3].sync_accum_gray_i                                        |    <0.001 |
|                       accum_gray_resync[4].sync_accum_gray_i                                        |    <0.001 |
|                       accum_gray_resync[5].sync_accum_gray_i                                        |    <0.001 |
|                       accum_gray_resync[6].sync_accum_gray_i                                        |    <0.001 |
|                       accum_gray_resync[7].sync_accum_gray_i                                        |    <0.001 |
|                     sync_request                                                                    |    <0.001 |
|                     sync_response                                                                   |    <0.001 |
|                     tx_byte_counter                                                                 |    <0.001 |
|                       SYNC_STATS_RESET                                                              |    <0.001 |
|                       accum_gray_resync[0].sync_accum_gray_i                                        |    <0.001 |
|                       accum_gray_resync[1].sync_accum_gray_i                                        |    <0.001 |
|                       accum_gray_resync[2].sync_accum_gray_i                                        |    <0.001 |
|                       accum_gray_resync[3].sync_accum_gray_i                                        |    <0.001 |
|                       accum_gray_resync[4].sync_accum_gray_i                                        |    <0.001 |
|                       accum_gray_resync[5].sync_accum_gray_i                                        |    <0.001 |
|                       accum_gray_resync[6].sync_accum_gray_i                                        |    <0.001 |
|                       accum_gray_resync[7].sync_accum_gray_i                                        |    <0.001 |
|                   sync_axi_rx_rstn_rx_clk                                                           |    <0.001 |
|                   sync_glbl_rstn_rx_clk                                                             |    <0.001 |
|                   sync_glbl_rstn_tx_clk                                                             |    <0.001 |
|                   sync_int_rx_rst_mgmt_rx_clk                                                       |    <0.001 |
|                   sync_int_tx_rst_mgmt_tx_clk                                                       |    <0.001 |
|                   sync_stats_reset                                                                  |    <0.001 |
|                   sync_tx_axi_rstn_tx_clk                                                           |    <0.001 |
|                   txgen                                                                             |     0.003 |
|                     TX_SM1                                                                          |     0.003 |
|                       CRCGEN                                                                        |    <0.001 |
|                 enable_gen                                                                          |     0.001 |
|                   reset90gen                                                                        |    <0.001 |
|                   txspeedis100gen                                                                   |    <0.001 |
|                   txspeedis10100gen                                                                 |    <0.001 |
|                 rgmii_interface                                                                     |     0.016 |
|                 rxspeedis10100gen                                                                   |    <0.001 |
|                 tx_reset90_sync                                                                     |    <0.001 |
|                 vector_decode_inst                                                                  |    <0.001 |
|               tri_mode_ethernet_mac_support_clocking_i                                              |     0.087 |
|               tri_mode_ethernet_mac_support_resets_i                                                |     0.003 |
|                 gtx_mmcm_reset_gen                                                                  |    <0.001 |
|                 idelayctrl_reset_gen                                                                |    <0.001 |
|                 lock_sync                                                                           |    <0.001 |
|       axi_ethernet_dma                                                                              |     0.023 |
|         U0                                                                                          |     0.023 |
|           GEN_SG_ENGINE.I_SG_ENGINE                                                                 |     0.005 |
|             GEN_DESC_UPDATE.I_SG_UPDATE_MNGR                                                        |    <0.001 |
|               I_UPDT_CMDSTS_IF                                                                      |    <0.001 |
|               I_UPDT_SG                                                                             |    <0.001 |
|             GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE                                                       |    <0.001 |
|               GEN_QUEUE.I_UPDT_DESC_QUEUE                                                           |    <0.001 |
|                 GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO                             |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                  |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                         |    <0.001 |
|                     DYNSHREG_F_I                                                                    |    <0.001 |
|             GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT                                                     |    <0.001 |
|             I_SG_AXI_DATAMOVER                                                                      |     0.001 |
|               GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER                                                   |    <0.001 |
|                 I_ADDR_CNTL                                                                         |    <0.001 |
|                 I_CMD_STATUS                                                                        |    <0.001 |
|                   GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                |    <0.001 |
|                   I_CMD_FIFO                                                                        |    <0.001 |
|                 I_MSTR_SCC                                                                          |    <0.001 |
|                 I_RD_DATA_CNTL                                                                      |    <0.001 |
|                 I_RD_STATUS_CNTLR                                                                   |    <0.001 |
|                 I_RESET                                                                             |    <0.001 |
|               GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER                                                   |    <0.001 |
|                 I_ADDR_CNTL                                                                         |    <0.001 |
|                 I_CMD_STATUS                                                                        |    <0.001 |
|                   GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                |    <0.001 |
|                   I_CMD_FIFO                                                                        |    <0.001 |
|                 I_MSTR_SCC                                                                          |    <0.001 |
|                 I_RESET                                                                             |    <0.001 |
|                 I_WR_DATA_CNTL                                                                      |    <0.001 |
|                 I_WR_STATUS_CNTLR                                                                   |    <0.001 |
|                   GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO                                        |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                                        |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                                              |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                                                     |    <0.001 |
|                         DYNSHREG_F_I                                                                |    <0.001 |
|                   I_WRESP_STATUS_FIFO                                                               |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                                        |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                                              |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                                                     |    <0.001 |
|                         DYNSHREG_F_I                                                                |    <0.001 |
|             I_SG_FETCH_MNGR                                                                         |    <0.001 |
|               I_FTCH_CMDSTS_IF                                                                      |    <0.001 |
|               I_FTCH_PNTR_MNGR                                                                      |    <0.001 |
|               I_FTCH_SG                                                                             |    <0.001 |
|             I_SG_FETCH_QUEUE                                                                        |     0.002 |
|               GEN_QUEUE.FTCH_QUEUE_I                                                                |     0.002 |
|                 GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM                                         |    <0.001 |
|                   GEN_SYNC_FIFO.I_CNTRL_FIFO                                                        |    <0.001 |
|                     FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                               |    <0.001 |
|                       inst_fifo_gen                                                                 |    <0.001 |
|                         gconvfifo.rf                                                                |    <0.001 |
|                           grf.rf                                                                    |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                |    <0.001 |
|                               gr1.gr1_int.rfwft                                                     |    <0.001 |
|                               grss.rsts                                                             |    <0.001 |
|                               rpntr                                                                 |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                |    <0.001 |
|                               gwss.wsts                                                             |    <0.001 |
|                               wpntr                                                                 |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                   |    <0.001 |
|                               gdm.dm_gen.dm                                                         |    <0.001 |
|                                 RAM_reg_0_63_30_32                                                  |    <0.001 |
|                                 RAM_reg_64_127_30_32                                                |    <0.001 |
|           INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR                                            |    <0.001 |
|             GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF                               |    <0.001 |
|               GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO                                 |    <0.001 |
|                 I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                   CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                   DYNSHREG_F_I                                                                      |    <0.001 |
|             GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM                                  |    <0.001 |
|             GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS                                                      |    <0.001 |
|             GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR                                                    |    <0.001 |
|           INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN                                          |    <0.001 |
|           INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR                                            |     0.001 |
|             GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF                               |    <0.001 |
|               GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.GEN_USING_STSAPP_LENGTH.XFERRED_BYTE_FIFO    |    <0.001 |
|                 I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                   CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                   DYNSHREG_F_I                                                                      |    <0.001 |
|             GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM                                  |    <0.001 |
|             GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM                                   |    <0.001 |
|               GEN_SYNC_FIFO.I_UPDT_STS_FIFO                                                         |    <0.001 |
|                 I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                   CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                   DYNSHREG_F_I                                                                      |    <0.001 |
|             GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS                                                      |    <0.001 |
|             GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR                                                    |    <0.001 |
|           INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN                                          |    <0.001 |
|           I_AXI_DMA_REG_MODULE                                                                      |     0.001 |
|             GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                           |    <0.001 |
|             GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER                                                  |    <0.001 |
|             GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER                                                  |    <0.001 |
|           I_PRMRY_DATAMOVER                                                                         |     0.015 |
|             GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                                       |     0.007 |
|               ENABLE_AXIS_SKID.I_MM2S_SKID_BUF                                                      |    <0.001 |
|               GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64                                                   |    <0.001 |
|               GEN_INCLUDE_MM2S_SF.I_RD_SF                                                           |     0.004 |
|                 INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO                                                    |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                          |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                       |    <0.001 |
|                       DYNSHREG_F_I                                                                  |    <0.001 |
|                 I_DATA_FIFO                                                                         |     0.004 |
|                   BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                       |     0.004 |
|                     FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                               |     0.004 |
|                       inst_fifo_gen                                                                 |     0.004 |
|                         gconvfifo.rf                                                                |     0.004 |
|                           grf.rf                                                                    |     0.004 |
|                             gntv_or_sync_fifo.gl0.rd                                                |    <0.001 |
|                               gr1.gr1_int.rfwft                                                     |    <0.001 |
|                               grss.gdc.dc                                                           |    <0.001 |
|                                 gsym_dc.dc                                                          |    <0.001 |
|                               grss.rsts                                                             |    <0.001 |
|                               rpntr                                                                 |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                |    <0.001 |
|                               gwss.wsts                                                             |    <0.001 |
|                               wpntr                                                                 |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                   |     0.004 |
|                               gbm.gbmg.gbmgb.ngecc.bmg                                              |     0.004 |
|                                 inst_blk_mem_gen                                                    |     0.004 |
|                                   gnbram.gnativebmg.native_blk_mem_gen                              |     0.004 |
|                                     valid.cstr                                                      |     0.004 |
|                                       ramloop[0].ram.r                                              |     0.004 |
|                                         prim_noinit.ram                                             |     0.004 |
|               I_ADDR_CNTL                                                                           |    <0.001 |
|                 GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                      |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                          |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                       |    <0.001 |
|                       DYNSHREG_F_I                                                                  |    <0.001 |
|               I_CMD_STATUS                                                                          |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                  |    <0.001 |
|                 I_CMD_FIFO                                                                          |    <0.001 |
|               I_MSTR_PCC                                                                            |    <0.001 |
|                 I_STRT_STRB_GEN                                                                     |    <0.001 |
|               I_RD_DATA_CNTL                                                                        |    <0.001 |
|                 GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                 |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                          |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                       |    <0.001 |
|                       DYNSHREG_F_I                                                                  |    <0.001 |
|               I_RD_STATUS_CNTLR                                                                     |    <0.001 |
|               I_RESET                                                                               |    <0.001 |
|             GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                                       |     0.007 |
|               ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF                                                 |    <0.001 |
|               GEN_INCLUDE_GP_SF.I_S2MM_GP_SF                                                        |     0.003 |
|                 I_DATA_FIFO                                                                         |     0.003 |
|                   BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                       |     0.003 |
|                     FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                               |     0.003 |
|                       inst_fifo_gen                                                                 |     0.003 |
|                         gconvfifo.rf                                                                |     0.003 |
|                           grf.rf                                                                    |     0.003 |
|                             gntv_or_sync_fifo.gl0.rd                                                |    <0.001 |
|                               gr1.gr1_int.rfwft                                                     |    <0.001 |
|                               grss.rsts                                                             |    <0.001 |
|                               rpntr                                                                 |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                |    <0.001 |
|                               gwss.wsts                                                             |    <0.001 |
|                               wpntr                                                                 |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                   |     0.002 |
|                               gbm.gbmg.gbmgb.ngecc.bmg                                              |     0.002 |
|                                 inst_blk_mem_gen                                                    |     0.002 |
|                                   gnbram.gnativebmg.native_blk_mem_gen                              |     0.002 |
|                                     valid.cstr                                                      |     0.002 |
|                                       ramloop[0].ram.r                                              |     0.002 |
|                                         prim_noinit.ram                                             |     0.002 |
|                 I_WR_LEN_FIFO                                                                       |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                  |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                         |    <0.001 |
|                     DYNSHREG_F_I                                                                    |    <0.001 |
|               GEN_INCLUDE_PCC.I_MSTR_PCC                                                            |    <0.001 |
|                 I_STRT_STRB_GEN                                                                     |    <0.001 |
|               GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                                |     0.002 |
|                 GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK                                                    |    <0.001 |
|                 GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                                  |    <0.001 |
|                   I_MSSAI_SKID_BUF                                                                  |    <0.001 |
|                   I_TSTRB_FIFO                                                                      |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                                        |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                                              |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                                                     |    <0.001 |
|                         DYNSHREG_F_I                                                                |    <0.001 |
|                   SLICE_INSERTION                                                                   |    <0.001 |
|                 I_DRE_CNTL_FIFO                                                                     |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                          |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                       |    <0.001 |
|                       DYNSHREG_F_I                                                                  |    <0.001 |
|               I_ADDR_CNTL                                                                           |    <0.001 |
|                 GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                      |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                          |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                       |    <0.001 |
|                       DYNSHREG_F_I                                                                  |    <0.001 |
|               I_CMD_STATUS                                                                          |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                  |    <0.001 |
|                 I_CMD_FIFO                                                                          |    <0.001 |
|               I_RESET                                                                               |    <0.001 |
|               I_S2MM_MMAP_SKID_BUF                                                                  |    <0.001 |
|               I_WR_DATA_CNTL                                                                        |    <0.001 |
|                 GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                 |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                          |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                       |    <0.001 |
|                       DYNSHREG_F_I                                                                  |    <0.001 |
|               I_WR_STATUS_CNTLR                                                                     |    <0.001 |
|                 GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO                                          |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                          |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                       |    <0.001 |
|                       DYNSHREG_F_I                                                                  |    <0.001 |
|                 I_WRESP_STATUS_FIFO                                                                 |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                          |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                       |    <0.001 |
|                       DYNSHREG_F_I                                                                  |    <0.001 |
|           I_RST_MODULE                                                                              |    <0.001 |
|             GEN_RESET_FOR_MM2S.RESET_I                                                              |    <0.001 |
|             GEN_RESET_FOR_S2MM.RESET_I                                                              |    <0.001 |
|             REG_HRD_RST                                                                             |    <0.001 |
|             REG_HRD_RST_OUT                                                                         |    <0.001 |
|       axi_gpio                                                                                      |     0.002 |
|         U0                                                                                          |     0.002 |
|           AXI_LITE_IPIF_I                                                                           |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                                      |    <0.001 |
|               I_DECODER                                                                             |    <0.001 |
|           INTR_CTRLR_GEN.INTERRUPT_CONTROL_I                                                        |    <0.001 |
|           gpio_core_1                                                                               |     0.001 |
|             Dual.INPUT_DOUBLE_REGS4                                                                 |    <0.001 |
|       axi_gpio_lcd                                                                                  |    <0.001 |
|         U0                                                                                          |    <0.001 |
|           AXI_LITE_IPIF_I                                                                           |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                                      |    <0.001 |
|               I_DECODER                                                                             |    <0.001 |
|           INTR_CTRLR_GEN.INTERRUPT_CONTROL_I                                                        |    <0.001 |
|           gpio_core_1                                                                               |    <0.001 |
|             Not_Dual.INPUT_DOUBLE_REGS3                                                             |    <0.001 |
|       axi_hdmi_clkgen                                                                               |     0.102 |
|         inst                                                                                        |     0.102 |
|           i_mmcm_drp                                                                                |     0.100 |
|           i_up_axi                                                                                  |     0.002 |
|           i_up_clkgen                                                                               |    <0.001 |
|             i_mmcm_rst_reg                                                                          |    <0.001 |
|       axi_hdmi_core                                                                                 |     0.040 |
|         inst                                                                                        |     0.040 |
|           i_tx_core                                                                                 |     0.029 |
|             i_csc_RGB2CrYCb                                                                         |     0.018 |
|               i_csc_1_Cb                                                                            |     0.007 |
|                 i_add_c4                                                                            |     0.003 |
|                 i_mul_c1                                                                            |     0.001 |
|                   i_mult_macro                                                                      |     0.001 |
|                 i_mul_c2                                                                            |     0.001 |
|                   i_mult_macro                                                                      |     0.001 |
|                 i_mul_c3                                                                            |     0.001 |
|                   i_mult_macro                                                                      |     0.001 |
|               i_csc_1_Cr                                                                            |     0.006 |
|                 i_add_c4                                                                            |     0.003 |
|                 i_mul_c1                                                                            |     0.001 |
|                   i_mult_macro                                                                      |     0.001 |
|                 i_mul_c2                                                                            |     0.001 |
|                   i_mult_macro                                                                      |    <0.001 |
|                 i_mul_c3                                                                            |    <0.001 |
|                   i_mult_macro                                                                      |    <0.001 |
|               i_csc_1_Y                                                                             |     0.005 |
|                 i_add_c4                                                                            |     0.003 |
|                 i_mul_c1                                                                            |    <0.001 |
|                   i_mult_macro                                                                      |    <0.001 |
|                 i_mul_c2                                                                            |    <0.001 |
|                   i_mult_macro                                                                      |    <0.001 |
|                 i_mul_c3                                                                            |    <0.001 |
|                   i_mult_macro                                                                      |    <0.001 |
|             i_mem                                                                                   |     0.005 |
|           i_up                                                                                      |     0.007 |
|             i_clock_mon                                                                             |    <0.001 |
|             i_core_rst_reg                                                                          |    <0.001 |
|             i_vdma_rst_reg                                                                          |    <0.001 |
|             i_vdma_xfer_status                                                                      |    <0.001 |
|             i_xfer_cntrl                                                                            |     0.004 |
|             i_xfer_status                                                                           |    <0.001 |
|           i_up_axi                                                                                  |     0.003 |
|           i_vdma                                                                                    |    <0.001 |
|       axi_hdmi_dma                                                                                  |     0.012 |
|         U0                                                                                          |     0.012 |
|           AXI_LITE_REG_INTERFACE_I                                                                  |    <0.001 |
|             GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                           |    <0.001 |
|           GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR                                                  |     0.002 |
|             I_CMDSTS                                                                                |    <0.001 |
|             I_SM                                                                                    |    <0.001 |
|             I_STS_MNGR                                                                              |    <0.001 |
|             VIDEO_GENLOCK_I                                                                         |    <0.001 |
|               DYNAMIC_GENLOCK_FOR_SLAVE.GENLOCK_MUX_I                                               |     0.000 |
|             VIDEO_REG_I                                                                             |    <0.001 |
|               GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I                                  |    <0.001 |
|           GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I                                                            |    <0.001 |
|           GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I                                                       |    <0.001 |
|             GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO                    |    <0.001 |
|               fg_inst                                                                               |    <0.001 |
|                 inst_fifo_gen                                                                       |    <0.001 |
|                   gconvfifo.rf                                                                      |    <0.001 |
|                     grf.rf                                                                          |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                      |    <0.001 |
|                         gr1.gr1_int.rfwft                                                           |    <0.001 |
|                         grss.rsts                                                                   |    <0.001 |
|                           c1                                                                        |    <0.001 |
|                           c2                                                                        |    <0.001 |
|                         rpntr                                                                       |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                      |    <0.001 |
|                         gwss.wsts                                                                   |    <0.001 |
|                           c0                                                                        |    <0.001 |
|                           c1                                                                        |    <0.001 |
|                         wpntr                                                                       |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                         |    <0.001 |
|                         gbm.gbmg.gbmgb.ngecc.bmg                                                    |    <0.001 |
|                           inst_blk_mem_gen                                                          |    <0.001 |
|                             gnbram.gnativebmg.native_blk_mem_gen                                    |    <0.001 |
|                               valid.cstr                                                            |    <0.001 |
|                                 ramloop[0].ram.r                                                    |    <0.001 |
|                                   prim_noinit.ram                                                   |    <0.001 |
|             GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID                                        |    <0.001 |
|           GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I                                                  |    <0.001 |
|             GEN_REG_DIRECT_MODE.REGDIRECT_I                                                         |    <0.001 |
|             I_DMA_REGISTER                                                                          |    <0.001 |
|             LITE_READ_MUX_I                                                                         |     0.000 |
|           GEN_SPRT_FOR_MM2S.MM2S_SOF_I                                                              |    <0.001 |
|           GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I                                                          |    <0.001 |
|           I_AXI_DMA_INTRPT                                                                          |    <0.001 |
|           I_PRMRY_DATAMOVER                                                                         |     0.008 |
|             GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                                       |     0.008 |
|               GEN_INCLUDE_MM2S_SF.I_RD_SF                                                           |     0.005 |
|                 I_DATA_FIFO                                                                         |     0.005 |
|                   BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                       |     0.005 |
|                     FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                               |     0.005 |
|                       inst_fifo_gen                                                                 |     0.005 |
|                         gconvfifo.rf                                                                |     0.005 |
|                           grf.rf                                                                    |     0.005 |
|                             gntv_or_sync_fifo.gl0.rd                                                |    <0.001 |
|                               gr1.gr1_int.rfwft                                                     |    <0.001 |
|                               grss.gdc.dc                                                           |    <0.001 |
|                                 gsym_dc.dc                                                          |    <0.001 |
|                               grss.rsts                                                             |    <0.001 |
|                               rpntr                                                                 |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                |    <0.001 |
|                               gwss.wsts                                                             |    <0.001 |
|                               wpntr                                                                 |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                   |     0.005 |
|                               gbm.gbmg.gbmgb.ngecc.bmg                                              |     0.005 |
|                                 inst_blk_mem_gen                                                    |     0.005 |
|                                   gnbram.gnativebmg.native_blk_mem_gen                              |     0.005 |
|                                     valid.cstr                                                      |     0.005 |
|                                       ramloop[0].ram.r                                              |    <0.001 |
|                                         prim_noinit.ram                                             |    <0.001 |
|                                       ramloop[1].ram.r                                              |    <0.001 |
|                                         prim_noinit.ram                                             |    <0.001 |
|                                       ramloop[2].ram.r                                              |    <0.001 |
|                                         prim_noinit.ram                                             |    <0.001 |
|                                       ramloop[3].ram.r                                              |    <0.001 |
|                                         prim_noinit.ram                                             |    <0.001 |
|                                       ramloop[4].ram.r                                              |    <0.001 |
|                                         prim_noinit.ram                                             |    <0.001 |
|                                       ramloop[5].ram.r                                              |    <0.001 |
|                                         prim_noinit.ram                                             |    <0.001 |
|                                       ramloop[6].ram.r                                              |    <0.001 |
|                                         prim_noinit.ram                                             |    <0.001 |
|                                       ramloop[7].ram.r                                              |    <0.001 |
|                                         prim_noinit.ram                                             |    <0.001 |
|                 OMIT_DRE_CNTL.I_DRE_CNTL_FIFO                                                       |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                          |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                       |    <0.001 |
|                       DYNSHREG_F_I                                                                  |    <0.001 |
|               I_ADDR_CNTL                                                                           |    <0.001 |
|                 GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                      |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                          |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                       |    <0.001 |
|                       DYNSHREG_F_I                                                                  |    <0.001 |
|               I_CMD_STATUS                                                                          |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                  |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                          |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                       |    <0.001 |
|                       DYNSHREG_F_I                                                                  |    <0.001 |
|                 I_CMD_FIFO                                                                          |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                          |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                       |    <0.001 |
|                       DYNSHREG_F_I                                                                  |    <0.001 |
|               I_MSTR_PCC                                                                            |    <0.001 |
|               I_RD_DATA_CNTL                                                                        |    <0.001 |
|                 GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                 |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                          |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                       |    <0.001 |
|                       DYNSHREG_F_I                                                                  |    <0.001 |
|               I_RD_STATUS_CNTLR                                                                     |    <0.001 |
|               I_RESET                                                                               |    <0.001 |
|           I_RST_MODULE                                                                              |    <0.001 |
|             GEN_RESET_FOR_MM2S.RESET_I                                                              |    <0.001 |
|       axi_iic_main                                                                                  |     0.002 |
|         U0                                                                                          |     0.002 |
|           X_IIC                                                                                     |     0.002 |
|             DYN_MASTER_I                                                                            |    <0.001 |
|             FILTER_I                                                                                |    <0.001 |
|               SCL_DEBOUNCE                                                                          |    <0.001 |
|                 INPUT_DOUBLE_REGS                                                                   |    <0.001 |
|               SDA_DEBOUNCE                                                                          |    <0.001 |
|                 INPUT_DOUBLE_REGS                                                                   |    <0.001 |
|             IIC_CONTROL_I                                                                           |    <0.001 |
|               BITCNT                                                                                |    <0.001 |
|               CLKCNT                                                                                |    <0.001 |
|               I2CDATA_REG                                                                           |    <0.001 |
|               I2CHEADER_REG                                                                         |    <0.001 |
|               SETUP_CNT                                                                             |    <0.001 |
|             READ_FIFO_I                                                                             |    <0.001 |
|             REG_INTERFACE_I                                                                         |    <0.001 |
|             WRITE_FIFO_CTRL_I                                                                       |    <0.001 |
|             WRITE_FIFO_I                                                                            |    <0.001 |
|             X_AXI_IPIF_SSP1                                                                         |    <0.001 |
|               AXI_LITE_IPIF_I                                                                       |    <0.001 |
|                 I_SLAVE_ATTACHMENT                                                                  |    <0.001 |
|                   I_DECODER                                                                         |    <0.001 |
|               X_INTERRUPT_CONTROL                                                                   |    <0.001 |
|               X_SOFT_RESET                                                                          |    <0.001 |
|       axi_intc                                                                                      |    <0.001 |
|         U0                                                                                          |    <0.001 |
|           AXI_LITE_IPIF_I                                                                           |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                                      |    <0.001 |
|               I_DECODER                                                                             |    <0.001 |
|           INTC_CORE_I                                                                               |    <0.001 |
|       axi_mb0_interconnect                                                                          |     0.003 |
|         xbar                                                                                        |     0.003 |
|           inst                                                                                      |     0.003 |
|             gen_sasd.crossbar_sasd_0                                                                |     0.003 |
|               addr_arbiter_inst                                                                     |     0.002 |
|               gen_decerr.decerr_slave_inst                                                          |    <0.001 |
|               reg_slice_r                                                                           |    <0.001 |
|               splitter_ar                                                                           |    <0.001 |
|               splitter_aw                                                                           |    <0.001 |
|       axi_mem_interconnect                                                                          |     0.202 |
|         s00_couplers                                                                                |     0.012 |
|           auto_us_df                                                                                |     0.012 |
|             inst                                                                                    |     0.012 |
|               gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                         |     0.012 |
|                 USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst                               |     0.007 |
|                   dw_fifogen_ar                                                                     |     0.001 |
|                     inst_fifo_gen                                                                   |     0.001 |
|                       gaxi_full_lite.gread_ch.grach2.axi_rach                                       |     0.001 |
|                         grf.rf                                                                      |     0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                             gr1.gr1_int.rfwft                                                       |    <0.001 |
|                             grss.rsts                                                               |    <0.001 |
|                             rpntr                                                                   |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                             gwss.wsts                                                               |    <0.001 |
|                             wpntr                                                                   |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                     |    <0.001 |
|                             gdm.dm_gen.dm                                                           |    <0.001 |
|                               RAM_reg_0_31_0_5                                                      |    <0.001 |
|                               RAM_reg_0_31_12_17                                                    |    <0.001 |
|                               RAM_reg_0_31_18_23                                                    |    <0.001 |
|                               RAM_reg_0_31_24_29                                                    |    <0.001 |
|                               RAM_reg_0_31_30_35                                                    |    <0.001 |
|                               RAM_reg_0_31_36_41                                                    |    <0.001 |
|                               RAM_reg_0_31_42_47                                                    |    <0.001 |
|                               RAM_reg_0_31_48_53                                                    |    <0.001 |
|                               RAM_reg_0_31_54_59                                                    |    <0.001 |
|                               RAM_reg_0_31_60_60                                                    |    <0.001 |
|                               RAM_reg_0_31_6_11                                                     |    <0.001 |
|                           rstblk                                                                    |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                |    <0.001 |
|                   dw_fifogen_rresp                                                                  |    <0.001 |
|                     inst_fifo_gen                                                                   |    <0.001 |
|                       gconvfifo.rf                                                                  |    <0.001 |
|                         grf.rf                                                                      |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                             gr1.gr1_int.rfwft                                                       |    <0.001 |
|                             grss.rsts                                                               |    <0.001 |
|                               c1                                                                    |    <0.001 |
|                               c2                                                                    |    <0.001 |
|                             rpntr                                                                   |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                             gwss.wsts                                                               |    <0.001 |
|                               c0                                                                    |    <0.001 |
|                               c1                                                                    |    <0.001 |
|                             wpntr                                                                   |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                     |    <0.001 |
|                             gdm.dm_gen.dm                                                           |    <0.001 |
|                               RAM_reg_0_63_0_2                                                      |    <0.001 |
|                               RAM_reg_128_191_0_2                                                   |    <0.001 |
|                               RAM_reg_192_255_0_2                                                   |    <0.001 |
|                               RAM_reg_256_319_0_2                                                   |    <0.001 |
|                               RAM_reg_320_383_0_2                                                   |    <0.001 |
|                               RAM_reg_384_447_0_2                                                   |    <0.001 |
|                               RAM_reg_448_511_0_2                                                   |    <0.001 |
|                               RAM_reg_64_127_0_2                                                    |    <0.001 |
|                   m_cmd_fifo                                                                        |    <0.001 |
|                     inst_fifo_gen                                                                   |    <0.001 |
|                       gconvfifo.rf                                                                  |    <0.001 |
|                         grf.rf                                                                      |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                             gr1.gr1_int.rfwft                                                       |    <0.001 |
|                             grss.rsts                                                               |    <0.001 |
|                             rpntr                                                                   |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                             gwss.wsts                                                               |    <0.001 |
|                             wpntr                                                                   |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                     |    <0.001 |
|                             gdm.dm_gen.dm                                                           |    <0.001 |
|                               RAM_reg_0_31_0_5                                                      |    <0.001 |
|                               RAM_reg_0_31_12_17                                                    |    <0.001 |
|                               RAM_reg_0_31_18_22                                                    |    <0.001 |
|                               RAM_reg_0_31_6_11                                                     |    <0.001 |
|                   s_cmd_fifo                                                                        |    <0.001 |
|                     inst_fifo_gen                                                                   |    <0.001 |
|                       gconvfifo.rf                                                                  |    <0.001 |
|                         grf.rf                                                                      |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                             gr1.gr1_int.rfwft                                                       |    <0.001 |
|                             grss.rsts                                                               |    <0.001 |
|                             rpntr                                                                   |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                             gwss.wsts                                                               |    <0.001 |
|                             wpntr                                                                   |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                     |    <0.001 |
|                             gdm.dm_gen.dm                                                           |    <0.001 |
|                               RAM_reg_0_31_0_5                                                      |    <0.001 |
|                               RAM_reg_0_31_12_17                                                    |    <0.001 |
|                               RAM_reg_0_31_18_23                                                    |    <0.001 |
|                               RAM_reg_0_31_24_29                                                    |    <0.001 |
|                               RAM_reg_0_31_6_11                                                     |    <0.001 |
|                 USE_READ.read_addr_inst                                                             |    <0.001 |
|                 USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst                             |     0.004 |
|                   dw_fifogen_aw                                                                     |    <0.001 |
|                     inst_fifo_gen                                                                   |    <0.001 |
|                       gaxi_full_lite.gwrite_ch.gwach2.axi_wach                                      |    <0.001 |
|                         grf.rf                                                                      |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                             gr1.gr1_int.rfwft                                                       |    <0.001 |
|                             grss.rsts                                                               |    <0.001 |
|                             rpntr                                                                   |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                             gwss.wsts                                                               |    <0.001 |
|                             wpntr                                                                   |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                     |    <0.001 |
|                             gdm.dm_gen.dm                                                           |    <0.001 |
|                               RAM_reg_0_31_0_5                                                      |    <0.001 |
|                               RAM_reg_0_31_12_17                                                    |    <0.001 |
|                               RAM_reg_0_31_18_23                                                    |    <0.001 |
|                               RAM_reg_0_31_24_29                                                    |    <0.001 |
|                               RAM_reg_0_31_30_35                                                    |    <0.001 |
|                               RAM_reg_0_31_36_41                                                    |    <0.001 |
|                               RAM_reg_0_31_42_47                                                    |    <0.001 |
|                               RAM_reg_0_31_48_53                                                    |    <0.001 |
|                               RAM_reg_0_31_54_59                                                    |    <0.001 |
|                               RAM_reg_0_31_60_65                                                    |    <0.001 |
|                               RAM_reg_0_31_66_66                                                    |    <0.001 |
|                               RAM_reg_0_31_6_11                                                     |    <0.001 |
|                           rstblk                                                                    |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                |    <0.001 |
|                   s_aw_reg                                                                          |    <0.001 |
|                     aw_pipe                                                                         |    <0.001 |
|                   w_buffer                                                                          |     0.001 |
|                     inst_blk_mem_gen                                                                |     0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                                          |     0.001 |
|                         valid.cstr                                                                  |     0.001 |
|                           ramloop[0].ram.r                                                          |    <0.001 |
|                             prim_noinit.ram                                                         |    <0.001 |
|                           ramloop[1].ram.r                                                          |    <0.001 |
|                             prim_noinit.ram                                                         |    <0.001 |
|                           ramloop[2].ram.r                                                          |    <0.001 |
|                             prim_noinit.ram                                                         |    <0.001 |
|                           ramloop[3].ram.r                                                          |    <0.001 |
|                             prim_noinit.ram                                                         |    <0.001 |
|                           ramloop[4].ram.r                                                          |    <0.001 |
|                             prim_noinit.ram                                                         |    <0.001 |
|                           ramloop[5].ram.r                                                          |    <0.001 |
|                             prim_noinit.ram                                                         |    <0.001 |
|                           ramloop[6].ram.r                                                          |    <0.001 |
|                             prim_noinit.ram                                                         |    <0.001 |
|                           ramloop[7].ram.r                                                          |    <0.001 |
|                             prim_noinit.ram                                                         |    <0.001 |
|                 USE_WRITE.write_addr_inst                                                           |    <0.001 |
|                 si_register_slice_inst                                                              |    <0.001 |
|                   ar_pipe                                                                           |    <0.001 |
|                   aw_pipe                                                                           |    <0.001 |
|         s01_couplers                                                                                |     0.021 |
|           auto_us_df                                                                                |     0.021 |
|             inst                                                                                    |     0.021 |
|               gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                         |     0.021 |
|                 USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst                               |     0.021 |
|                   dw_fifogen_ar                                                                     |    <0.001 |
|                     inst_fifo_gen                                                                   |    <0.001 |
|                       gaxi_full_lite.gread_ch.grach2.axi_rach                                       |    <0.001 |
|                         grf.rf                                                                      |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                             gr1.gr1_int.rfwft                                                       |    <0.001 |
|                             grss.rsts                                                               |    <0.001 |
|                             rpntr                                                                   |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                             gwss.wsts                                                               |    <0.001 |
|                             wpntr                                                                   |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                     |    <0.001 |
|                             gdm.dm_gen.dm                                                           |    <0.001 |
|                               RAM_reg_0_31_0_5                                                      |    <0.001 |
|                               RAM_reg_0_31_12_17                                                    |    <0.001 |
|                               RAM_reg_0_31_18_23                                                    |    <0.001 |
|                               RAM_reg_0_31_24_29                                                    |    <0.001 |
|                               RAM_reg_0_31_30_35                                                    |    <0.001 |
|                               RAM_reg_0_31_36_41                                                    |    <0.001 |
|                               RAM_reg_0_31_42_47                                                    |    <0.001 |
|                               RAM_reg_0_31_48_53                                                    |    <0.001 |
|                               RAM_reg_0_31_54_59                                                    |    <0.001 |
|                               RAM_reg_0_31_60_60                                                    |    <0.001 |
|                               RAM_reg_0_31_6_11                                                     |    <0.001 |
|                           rstblk                                                                    |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                |    <0.001 |
|                   dw_fifogen_rresp                                                                  |    <0.001 |
|                     inst_fifo_gen                                                                   |    <0.001 |
|                       gconvfifo.rf                                                                  |    <0.001 |
|                         grf.rf                                                                      |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                             gr1.gr1_int.rfwft                                                       |    <0.001 |
|                             grss.rsts                                                               |    <0.001 |
|                               c1                                                                    |    <0.001 |
|                               c2                                                                    |    <0.001 |
|                             rpntr                                                                   |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                             gwss.wsts                                                               |    <0.001 |
|                               c0                                                                    |    <0.001 |
|                               c1                                                                    |    <0.001 |
|                             wpntr                                                                   |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                     |    <0.001 |
|                             gdm.dm_gen.dm                                                           |    <0.001 |
|                               RAM_reg_0_63_0_2                                                      |    <0.001 |
|                               RAM_reg_128_191_0_2                                                   |    <0.001 |
|                               RAM_reg_192_255_0_2                                                   |    <0.001 |
|                               RAM_reg_256_319_0_2                                                   |    <0.001 |
|                               RAM_reg_320_383_0_2                                                   |    <0.001 |
|                               RAM_reg_384_447_0_2                                                   |    <0.001 |
|                               RAM_reg_448_511_0_2                                                   |    <0.001 |
|                               RAM_reg_64_127_0_2                                                    |    <0.001 |
|                   m_cmd_fifo                                                                        |    <0.001 |
|                     inst_fifo_gen                                                                   |    <0.001 |
|                       gconvfifo.rf                                                                  |    <0.001 |
|                         grf.rf                                                                      |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                             gr1.gr1_int.rfwft                                                       |    <0.001 |
|                             grss.rsts                                                               |    <0.001 |
|                             rpntr                                                                   |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                             gwss.wsts                                                               |    <0.001 |
|                             wpntr                                                                   |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                     |    <0.001 |
|                             gdm.dm_gen.dm                                                           |    <0.001 |
|                               RAM_reg_0_31_0_5                                                      |    <0.001 |
|                               RAM_reg_0_31_12_17                                                    |    <0.001 |
|                               RAM_reg_0_31_18_22                                                    |    <0.001 |
|                               RAM_reg_0_31_6_11                                                     |    <0.001 |
|                   s_cmd_fifo                                                                        |    <0.001 |
|                     inst_fifo_gen                                                                   |    <0.001 |
|                       gconvfifo.rf                                                                  |    <0.001 |
|                         grf.rf                                                                      |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                             gr1.gr1_int.rfwft                                                       |    <0.001 |
|                             grss.rsts                                                               |    <0.001 |
|                             rpntr                                                                   |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                             gwss.wsts                                                               |    <0.001 |
|                             wpntr                                                                   |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                     |    <0.001 |
|                             gdm.dm_gen.dm                                                           |    <0.001 |
|                               RAM_reg_0_31_0_5                                                      |    <0.001 |
|                               RAM_reg_0_31_12_17                                                    |    <0.001 |
|                               RAM_reg_0_31_18_23                                                    |    <0.001 |
|                               RAM_reg_0_31_24_29                                                    |    <0.001 |
|                               RAM_reg_0_31_6_11                                                     |    <0.001 |
|                 USE_READ.read_addr_inst                                                             |    <0.001 |
|                 si_register_slice_inst                                                              |    <0.001 |
|                   ar_pipe                                                                           |    <0.001 |
|         s02_couplers                                                                                |     0.022 |
|           auto_us_df                                                                                |     0.022 |
|             inst                                                                                    |     0.022 |
|               gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                         |     0.022 |
|                 USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst                               |     0.018 |
|                   dw_fifogen_ar                                                                     |    <0.001 |
|                     inst_fifo_gen                                                                   |    <0.001 |
|                       gaxi_full_lite.gread_ch.grach2.axi_rach                                       |    <0.001 |
|                         grf.rf                                                                      |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                             gr1.gr1_int.rfwft                                                       |    <0.001 |
|                             grss.rsts                                                               |    <0.001 |
|                             rpntr                                                                   |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                             gwss.wsts                                                               |    <0.001 |
|                             wpntr                                                                   |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                     |    <0.001 |
|                             gdm.dm_gen.dm                                                           |    <0.001 |
|                               RAM_reg_0_31_0_5                                                      |    <0.001 |
|                               RAM_reg_0_31_12_17                                                    |    <0.001 |
|                               RAM_reg_0_31_18_23                                                    |    <0.001 |
|                               RAM_reg_0_31_24_29                                                    |    <0.001 |
|                               RAM_reg_0_31_30_35                                                    |    <0.001 |
|                               RAM_reg_0_31_36_41                                                    |    <0.001 |
|                               RAM_reg_0_31_42_47                                                    |    <0.001 |
|                               RAM_reg_0_31_48_53                                                    |    <0.001 |
|                               RAM_reg_0_31_54_59                                                    |    <0.001 |
|                               RAM_reg_0_31_60_60                                                    |    <0.001 |
|                               RAM_reg_0_31_6_11                                                     |    <0.001 |
|                           rstblk                                                                    |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                |    <0.001 |
|                   dw_fifogen_rresp                                                                  |    <0.001 |
|                     inst_fifo_gen                                                                   |    <0.001 |
|                       gconvfifo.rf                                                                  |    <0.001 |
|                         grf.rf                                                                      |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                             gr1.gr1_int.rfwft                                                       |    <0.001 |
|                             grss.rsts                                                               |    <0.001 |
|                               c1                                                                    |    <0.001 |
|                               c2                                                                    |    <0.001 |
|                             rpntr                                                                   |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                             gwss.wsts                                                               |    <0.001 |
|                               c0                                                                    |    <0.001 |
|                               c1                                                                    |    <0.001 |
|                             wpntr                                                                   |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                     |    <0.001 |
|                             gdm.dm_gen.dm                                                           |    <0.001 |
|                               RAM_reg_0_63_0_2                                                      |    <0.001 |
|                               RAM_reg_128_191_0_2                                                   |    <0.001 |
|                               RAM_reg_192_255_0_2                                                   |    <0.001 |
|                               RAM_reg_256_319_0_2                                                   |    <0.001 |
|                               RAM_reg_320_383_0_2                                                   |    <0.001 |
|                               RAM_reg_384_447_0_2                                                   |    <0.001 |
|                               RAM_reg_448_511_0_2                                                   |    <0.001 |
|                               RAM_reg_64_127_0_2                                                    |    <0.001 |
|                   m_cmd_fifo                                                                        |    <0.001 |
|                     inst_fifo_gen                                                                   |    <0.001 |
|                       gconvfifo.rf                                                                  |    <0.001 |
|                         grf.rf                                                                      |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                             gr1.gr1_int.rfwft                                                       |    <0.001 |
|                             grss.rsts                                                               |    <0.001 |
|                             rpntr                                                                   |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                             gwss.wsts                                                               |    <0.001 |
|                             wpntr                                                                   |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                     |    <0.001 |
|                             gdm.dm_gen.dm                                                           |    <0.001 |
|                               RAM_reg_0_31_0_5                                                      |    <0.001 |
|                               RAM_reg_0_31_12_17                                                    |    <0.001 |
|                               RAM_reg_0_31_18_22                                                    |    <0.001 |
|                               RAM_reg_0_31_6_11                                                     |    <0.001 |
|                   s_cmd_fifo                                                                        |    <0.001 |
|                     inst_fifo_gen                                                                   |    <0.001 |
|                       gconvfifo.rf                                                                  |    <0.001 |
|                         grf.rf                                                                      |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                             gr1.gr1_int.rfwft                                                       |    <0.001 |
|                             grss.rsts                                                               |    <0.001 |
|                             rpntr                                                                   |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                             gwss.wsts                                                               |    <0.001 |
|                             wpntr                                                                   |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                     |    <0.001 |
|                             gdm.dm_gen.dm                                                           |    <0.001 |
|                               RAM_reg_0_31_0_5                                                      |    <0.001 |
|                               RAM_reg_0_31_12_17                                                    |    <0.001 |
|                               RAM_reg_0_31_18_23                                                    |    <0.001 |
|                               RAM_reg_0_31_24_29                                                    |    <0.001 |
|                               RAM_reg_0_31_6_11                                                     |    <0.001 |
|                 USE_READ.read_addr_inst                                                             |    <0.001 |
|                 USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst                             |     0.004 |
|                   dw_fifogen_aw                                                                     |    <0.001 |
|                     inst_fifo_gen                                                                   |    <0.001 |
|                       gaxi_full_lite.gwrite_ch.gwach2.axi_wach                                      |    <0.001 |
|                         grf.rf                                                                      |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                             gr1.gr1_int.rfwft                                                       |    <0.001 |
|                             grss.rsts                                                               |    <0.001 |
|                             rpntr                                                                   |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                             gwss.wsts                                                               |    <0.001 |
|                             wpntr                                                                   |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                     |    <0.001 |
|                             gdm.dm_gen.dm                                                           |    <0.001 |
|                               RAM_reg_0_31_0_5                                                      |    <0.001 |
|                               RAM_reg_0_31_12_17                                                    |    <0.001 |
|                               RAM_reg_0_31_18_23                                                    |    <0.001 |
|                               RAM_reg_0_31_24_29                                                    |    <0.001 |
|                               RAM_reg_0_31_30_35                                                    |    <0.001 |
|                               RAM_reg_0_31_36_41                                                    |    <0.001 |
|                               RAM_reg_0_31_42_47                                                    |    <0.001 |
|                               RAM_reg_0_31_48_53                                                    |    <0.001 |
|                               RAM_reg_0_31_54_59                                                    |    <0.001 |
|                               RAM_reg_0_31_60_65                                                    |    <0.001 |
|                               RAM_reg_0_31_66_66                                                    |    <0.001 |
|                               RAM_reg_0_31_6_11                                                     |    <0.001 |
|                           rstblk                                                                    |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                |    <0.001 |
|                   s_aw_reg                                                                          |    <0.001 |
|                     aw_pipe                                                                         |    <0.001 |
|                   w_buffer                                                                          |    <0.001 |
|                     inst_blk_mem_gen                                                                |    <0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                                          |    <0.001 |
|                         valid.cstr                                                                  |    <0.001 |
|                           ramloop[0].ram.r                                                          |    <0.001 |
|                             prim_noinit.ram                                                         |    <0.001 |
|                           ramloop[1].ram.r                                                          |    <0.001 |
|                             prim_noinit.ram                                                         |    <0.001 |
|                           ramloop[2].ram.r                                                          |    <0.001 |
|                             prim_noinit.ram                                                         |    <0.001 |
|                           ramloop[3].ram.r                                                          |    <0.001 |
|                             prim_noinit.ram                                                         |    <0.001 |
|                           ramloop[4].ram.r                                                          |    <0.001 |
|                             prim_noinit.ram                                                         |    <0.001 |
|                           ramloop[5].ram.r                                                          |    <0.001 |
|                             prim_noinit.ram                                                         |    <0.001 |
|                           ramloop[6].ram.r                                                          |    <0.001 |
|                             prim_noinit.ram                                                         |    <0.001 |
|                           ramloop[7].ram.r                                                          |    <0.001 |
|                             prim_noinit.ram                                                         |    <0.001 |
|                 USE_WRITE.write_addr_inst                                                           |    <0.001 |
|                 si_register_slice_inst                                                              |    <0.001 |
|                   ar_pipe                                                                           |    <0.001 |
|                   aw_pipe                                                                           |    <0.001 |
|         s03_couplers                                                                                |     0.017 |
|           auto_us_df                                                                                |     0.017 |
|             inst                                                                                    |     0.017 |
|               gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                         |     0.017 |
|                 USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst                               |     0.017 |
|                   dw_fifogen_ar                                                                     |    <0.001 |
|                     inst_fifo_gen                                                                   |    <0.001 |
|                       gaxi_full_lite.gread_ch.grach2.axi_rach                                       |    <0.001 |
|                         grf.rf                                                                      |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                             gr1.gr1_int.rfwft                                                       |    <0.001 |
|                             grss.rsts                                                               |    <0.001 |
|                             rpntr                                                                   |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                             gwss.wsts                                                               |    <0.001 |
|                             wpntr                                                                   |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                     |    <0.001 |
|                             gdm.dm_gen.dm                                                           |    <0.001 |
|                               RAM_reg_0_31_0_5                                                      |    <0.001 |
|                               RAM_reg_0_31_12_17                                                    |    <0.001 |
|                               RAM_reg_0_31_18_23                                                    |    <0.001 |
|                               RAM_reg_0_31_24_29                                                    |    <0.001 |
|                               RAM_reg_0_31_30_35                                                    |    <0.001 |
|                               RAM_reg_0_31_36_41                                                    |    <0.001 |
|                               RAM_reg_0_31_42_47                                                    |    <0.001 |
|                               RAM_reg_0_31_48_53                                                    |    <0.001 |
|                               RAM_reg_0_31_54_59                                                    |    <0.001 |
|                               RAM_reg_0_31_60_60                                                    |    <0.001 |
|                               RAM_reg_0_31_6_11                                                     |    <0.001 |
|                           rstblk                                                                    |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                |    <0.001 |
|                   dw_fifogen_rresp                                                                  |    <0.001 |
|                     inst_fifo_gen                                                                   |    <0.001 |
|                       gconvfifo.rf                                                                  |    <0.001 |
|                         grf.rf                                                                      |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                             gr1.gr1_int.rfwft                                                       |    <0.001 |
|                             grss.rsts                                                               |    <0.001 |
|                               c1                                                                    |    <0.001 |
|                               c2                                                                    |    <0.001 |
|                             rpntr                                                                   |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                             gwss.wsts                                                               |    <0.001 |
|                               c0                                                                    |    <0.001 |
|                               c1                                                                    |    <0.001 |
|                             wpntr                                                                   |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                     |    <0.001 |
|                             gdm.dm_gen.dm                                                           |    <0.001 |
|                               RAM_reg_0_63_0_2                                                      |    <0.001 |
|                               RAM_reg_128_191_0_2                                                   |    <0.001 |
|                               RAM_reg_192_255_0_2                                                   |    <0.001 |
|                               RAM_reg_256_319_0_2                                                   |    <0.001 |
|                               RAM_reg_320_383_0_2                                                   |    <0.001 |
|                               RAM_reg_384_447_0_2                                                   |    <0.001 |
|                               RAM_reg_448_511_0_2                                                   |    <0.001 |
|                               RAM_reg_64_127_0_2                                                    |    <0.001 |
|                   m_cmd_fifo                                                                        |    <0.001 |
|                     inst_fifo_gen                                                                   |    <0.001 |
|                       gconvfifo.rf                                                                  |    <0.001 |
|                         grf.rf                                                                      |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                             gr1.gr1_int.rfwft                                                       |    <0.001 |
|                             grss.rsts                                                               |    <0.001 |
|                             rpntr                                                                   |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                             gwss.wsts                                                               |    <0.001 |
|                             wpntr                                                                   |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                     |    <0.001 |
|                             gdm.dm_gen.dm                                                           |    <0.001 |
|                               RAM_reg_0_31_0_5                                                      |    <0.001 |
|                               RAM_reg_0_31_12_17                                                    |    <0.001 |
|                               RAM_reg_0_31_18_22                                                    |    <0.001 |
|                               RAM_reg_0_31_6_11                                                     |    <0.001 |
|                   s_cmd_fifo                                                                        |    <0.001 |
|                     inst_fifo_gen                                                                   |    <0.001 |
|                       gconvfifo.rf                                                                  |    <0.001 |
|                         grf.rf                                                                      |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                             gr1.gr1_int.rfwft                                                       |    <0.001 |
|                             grss.rsts                                                               |    <0.001 |
|                             rpntr                                                                   |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                             gwss.wsts                                                               |    <0.001 |
|                             wpntr                                                                   |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                     |    <0.001 |
|                             gdm.dm_gen.dm                                                           |    <0.001 |
|                               RAM_reg_0_31_0_5                                                      |    <0.001 |
|                               RAM_reg_0_31_12_17                                                    |    <0.001 |
|                               RAM_reg_0_31_18_23                                                    |    <0.001 |
|                               RAM_reg_0_31_24_29                                                    |    <0.001 |
|                               RAM_reg_0_31_6_11                                                     |    <0.001 |
|                 USE_READ.read_addr_inst                                                             |    <0.001 |
|                 si_register_slice_inst                                                              |    <0.001 |
|                   ar_pipe                                                                           |    <0.001 |
|         s04_couplers                                                                                |     0.009 |
|           auto_us_df                                                                                |     0.009 |
|             inst                                                                                    |     0.009 |
|               gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                         |     0.009 |
|                 USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst                             |     0.009 |
|                   dw_fifogen_aw                                                                     |    <0.001 |
|                     inst_fifo_gen                                                                   |    <0.001 |
|                       gaxi_full_lite.gwrite_ch.gwach2.axi_wach                                      |    <0.001 |
|                         grf.rf                                                                      |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                             gr1.gr1_int.rfwft                                                       |    <0.001 |
|                             grss.rsts                                                               |    <0.001 |
|                             rpntr                                                                   |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                             gwss.wsts                                                               |    <0.001 |
|                             wpntr                                                                   |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                     |    <0.001 |
|                             gdm.dm_gen.dm                                                           |    <0.001 |
|                               RAM_reg_0_31_0_5                                                      |    <0.001 |
|                               RAM_reg_0_31_12_17                                                    |    <0.001 |
|                               RAM_reg_0_31_18_23                                                    |    <0.001 |
|                               RAM_reg_0_31_24_29                                                    |    <0.001 |
|                               RAM_reg_0_31_30_35                                                    |    <0.001 |
|                               RAM_reg_0_31_36_41                                                    |    <0.001 |
|                               RAM_reg_0_31_42_47                                                    |    <0.001 |
|                               RAM_reg_0_31_48_53                                                    |    <0.001 |
|                               RAM_reg_0_31_54_59                                                    |    <0.001 |
|                               RAM_reg_0_31_60_65                                                    |    <0.001 |
|                               RAM_reg_0_31_66_66                                                    |    <0.001 |
|                               RAM_reg_0_31_6_11                                                     |    <0.001 |
|                           rstblk                                                                    |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                |    <0.001 |
|                   s_aw_reg                                                                          |    <0.001 |
|                     aw_pipe                                                                         |    <0.001 |
|                   w_buffer                                                                          |     0.004 |
|                     inst_blk_mem_gen                                                                |     0.004 |
|                       gnbram.gnativebmg.native_blk_mem_gen                                          |     0.004 |
|                         valid.cstr                                                                  |     0.004 |
|                           ramloop[0].ram.r                                                          |    <0.001 |
|                             prim_noinit.ram                                                         |    <0.001 |
|                           ramloop[1].ram.r                                                          |    <0.001 |
|                             prim_noinit.ram                                                         |    <0.001 |
|                           ramloop[2].ram.r                                                          |    <0.001 |
|                             prim_noinit.ram                                                         |    <0.001 |
|                           ramloop[3].ram.r                                                          |    <0.001 |
|                             prim_noinit.ram                                                         |    <0.001 |
|                           ramloop[4].ram.r                                                          |    <0.001 |
|                             prim_noinit.ram                                                         |    <0.001 |
|                           ramloop[5].ram.r                                                          |    <0.001 |
|                             prim_noinit.ram                                                         |    <0.001 |
|                           ramloop[6].ram.r                                                          |    <0.001 |
|                             prim_noinit.ram                                                         |    <0.001 |
|                           ramloop[7].ram.r                                                          |    <0.001 |
|                             prim_noinit.ram                                                         |    <0.001 |
|                 USE_WRITE.write_addr_inst                                                           |    <0.001 |
|                 si_register_slice_inst                                                              |    <0.001 |
|                   aw_pipe                                                                           |    <0.001 |
|         s05_couplers                                                                                |     0.014 |
|           s05_data_fifo                                                                             |     0.014 |
|             inst                                                                                    |     0.014 |
|               gen_fifo.fifo_gen_inst                                                                |     0.014 |
|                 inst_fifo_gen                                                                       |     0.014 |
|                   gaxi_full_lite.gread_ch.grach2.axi_rach                                           |    <0.001 |
|                     grf.rf                                                                          |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                      |    <0.001 |
|                         gr1.gr1_int.rfwft                                                           |    <0.001 |
|                         grss.rsts                                                                   |    <0.001 |
|                         rpntr                                                                       |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                      |    <0.001 |
|                         gwss.wsts                                                                   |    <0.001 |
|                         wpntr                                                                       |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                         |    <0.001 |
|                         gdm.dm_gen.dm                                                               |    <0.001 |
|                           RAM_reg_0_31_0_5                                                          |    <0.001 |
|                           RAM_reg_0_31_18_23                                                        |    <0.001 |
|                           RAM_reg_0_31_24_29                                                        |    <0.001 |
|                           RAM_reg_0_31_30_35                                                        |    <0.001 |
|                           RAM_reg_0_31_36_41                                                        |    <0.001 |
|                           RAM_reg_0_31_42_47                                                        |    <0.001 |
|                           RAM_reg_0_31_48_53                                                        |    <0.001 |
|                           RAM_reg_0_31_54_59                                                        |    <0.001 |
|                           RAM_reg_0_31_60_62                                                        |    <0.001 |
|                           RAM_reg_0_31_6_11                                                         |    <0.001 |
|                       rstblk                                                                        |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                    |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                    |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                    |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                    |    <0.001 |
|                   gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice                      |    <0.001 |
|                     rstblk                                                                          |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                      |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                      |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                      |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                      |    <0.001 |
|                   gaxi_full_lite.gread_ch.grdch2.axi_rdch                                           |     0.013 |
|                     grf.rf                                                                          |     0.013 |
|                       gntv_or_sync_fifo.gl0.rd                                                      |    <0.001 |
|                         gr1.gr1_int.rfwft                                                           |    <0.001 |
|                         grss.rsts                                                                   |    <0.001 |
|                           c1                                                                        |    <0.001 |
|                           c2                                                                        |    <0.001 |
|                         rpntr                                                                       |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                      |    <0.001 |
|                         gwss.wsts                                                                   |    <0.001 |
|                           c0                                                                        |    <0.001 |
|                           c1                                                                        |    <0.001 |
|                         wpntr                                                                       |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                         |     0.013 |
|                         gbm.gbmg.gbmga.ngecc.bmg                                                    |     0.011 |
|                           inst_blk_mem_gen                                                          |     0.011 |
|                             gnbram.gnativebmg.native_blk_mem_gen                                    |     0.011 |
|                               valid.cstr                                                            |     0.011 |
|                                 ramloop[0].ram.r                                                    |    <0.001 |
|                                   prim_noinit.ram                                                   |    <0.001 |
|                                 ramloop[1].ram.r                                                    |     0.001 |
|                                   prim_noinit.ram                                                   |     0.001 |
|                                 ramloop[2].ram.r                                                    |     0.001 |
|                                   prim_noinit.ram                                                   |     0.001 |
|                                 ramloop[3].ram.r                                                    |     0.001 |
|                                   prim_noinit.ram                                                   |     0.001 |
|                                 ramloop[4].ram.r                                                    |     0.001 |
|                                   prim_noinit.ram                                                   |     0.001 |
|                                 ramloop[5].ram.r                                                    |     0.001 |
|                                   prim_noinit.ram                                                   |     0.001 |
|                                 ramloop[6].ram.r                                                    |     0.001 |
|                                   prim_noinit.ram                                                   |     0.001 |
|                                 ramloop[7].ram.r                                                    |     0.001 |
|                                   prim_noinit.ram                                                   |     0.001 |
|                       rstblk                                                                        |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst              |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[2].arst_sync_inst              |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[3].arst_sync_inst              |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.garst_sync_cc[1].rd_rst_wr_inst   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.garst_sync_cc[2].rd_rst_wr_inst   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                    |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                    |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                    |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                    |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst                    |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst                    |    <0.001 |
|                   reset_gen_cc.rstblk_cc                                                            |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                        |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                        |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                        |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                        |    <0.001 |
|         s06_couplers                                                                                |     0.029 |
|           auto_us_df                                                                                |     0.029 |
|             inst                                                                                    |     0.029 |
|               gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                         |     0.029 |
|                 USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst                               |     0.017 |
|                   dw_fifogen_ar                                                                     |    <0.001 |
|                     inst_fifo_gen                                                                   |    <0.001 |
|                       gaxi_full_lite.gread_ch.grach2.axi_rach                                       |    <0.001 |
|                         grf.rf                                                                      |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                             gr1.gr1_int.rfwft                                                       |    <0.001 |
|                             grss.rsts                                                               |    <0.001 |
|                             rpntr                                                                   |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                             gwss.wsts                                                               |    <0.001 |
|                             wpntr                                                                   |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                     |    <0.001 |
|                             gdm.dm_gen.dm                                                           |    <0.001 |
|                               RAM_reg_0_31_0_5                                                      |    <0.001 |
|                               RAM_reg_0_31_12_17                                                    |    <0.001 |
|                               RAM_reg_0_31_18_23                                                    |    <0.001 |
|                               RAM_reg_0_31_24_29                                                    |    <0.001 |
|                               RAM_reg_0_31_30_35                                                    |    <0.001 |
|                               RAM_reg_0_31_36_41                                                    |    <0.001 |
|                               RAM_reg_0_31_42_47                                                    |    <0.001 |
|                               RAM_reg_0_31_48_53                                                    |    <0.001 |
|                               RAM_reg_0_31_54_59                                                    |    <0.001 |
|                               RAM_reg_0_31_60_60                                                    |    <0.001 |
|                               RAM_reg_0_31_6_11                                                     |    <0.001 |
|                           rstblk                                                                    |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                |    <0.001 |
|                   dw_fifogen_rresp                                                                  |    <0.001 |
|                     inst_fifo_gen                                                                   |    <0.001 |
|                       gconvfifo.rf                                                                  |    <0.001 |
|                         grf.rf                                                                      |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                             gr1.gr1_int.rfwft                                                       |    <0.001 |
|                             grss.rsts                                                               |    <0.001 |
|                               c1                                                                    |    <0.001 |
|                               c2                                                                    |    <0.001 |
|                             rpntr                                                                   |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                             gwss.wsts                                                               |    <0.001 |
|                               c0                                                                    |    <0.001 |
|                               c1                                                                    |    <0.001 |
|                             wpntr                                                                   |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                     |    <0.001 |
|                             gdm.dm_gen.dm                                                           |    <0.001 |
|                               RAM_reg_0_63_0_2                                                      |    <0.001 |
|                               RAM_reg_128_191_0_2                                                   |    <0.001 |
|                               RAM_reg_192_255_0_2                                                   |    <0.001 |
|                               RAM_reg_256_319_0_2                                                   |    <0.001 |
|                               RAM_reg_320_383_0_2                                                   |    <0.001 |
|                               RAM_reg_384_447_0_2                                                   |    <0.001 |
|                               RAM_reg_448_511_0_2                                                   |    <0.001 |
|                               RAM_reg_64_127_0_2                                                    |    <0.001 |
|                   m_cmd_fifo                                                                        |    <0.001 |
|                     inst_fifo_gen                                                                   |    <0.001 |
|                       gconvfifo.rf                                                                  |    <0.001 |
|                         grf.rf                                                                      |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                             gr1.gr1_int.rfwft                                                       |    <0.001 |
|                             grss.rsts                                                               |    <0.001 |
|                             rpntr                                                                   |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                             gwss.wsts                                                               |    <0.001 |
|                             wpntr                                                                   |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                     |    <0.001 |
|                             gdm.dm_gen.dm                                                           |    <0.001 |
|                               RAM_reg_0_31_0_5                                                      |    <0.001 |
|                               RAM_reg_0_31_12_17                                                    |    <0.001 |
|                               RAM_reg_0_31_18_22                                                    |    <0.001 |
|                               RAM_reg_0_31_6_11                                                     |    <0.001 |
|                   s_cmd_fifo                                                                        |    <0.001 |
|                     inst_fifo_gen                                                                   |    <0.001 |
|                       gconvfifo.rf                                                                  |    <0.001 |
|                         grf.rf                                                                      |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                             gr1.gr1_int.rfwft                                                       |    <0.001 |
|                             grss.rsts                                                               |    <0.001 |
|                             rpntr                                                                   |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                             gwss.wsts                                                               |    <0.001 |
|                             wpntr                                                                   |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                     |    <0.001 |
|                             gdm.dm_gen.dm                                                           |    <0.001 |
|                               RAM_reg_0_31_0_5                                                      |    <0.001 |
|                               RAM_reg_0_31_12_17                                                    |    <0.001 |
|                               RAM_reg_0_31_18_23                                                    |    <0.001 |
|                               RAM_reg_0_31_24_29                                                    |    <0.001 |
|                               RAM_reg_0_31_6_11                                                     |    <0.001 |
|                 USE_READ.read_addr_inst                                                             |    <0.001 |
|                 USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst                             |     0.011 |
|                   dw_fifogen_aw                                                                     |    <0.001 |
|                     inst_fifo_gen                                                                   |    <0.001 |
|                       gaxi_full_lite.gwrite_ch.gwach2.axi_wach                                      |    <0.001 |
|                         grf.rf                                                                      |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                             gr1.gr1_int.rfwft                                                       |    <0.001 |
|                             grss.rsts                                                               |    <0.001 |
|                             rpntr                                                                   |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                             gwss.wsts                                                               |    <0.001 |
|                             wpntr                                                                   |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                     |    <0.001 |
|                             gdm.dm_gen.dm                                                           |    <0.001 |
|                               RAM_reg_0_31_0_5                                                      |    <0.001 |
|                               RAM_reg_0_31_12_17                                                    |    <0.001 |
|                               RAM_reg_0_31_18_23                                                    |    <0.001 |
|                               RAM_reg_0_31_24_29                                                    |    <0.001 |
|                               RAM_reg_0_31_30_35                                                    |    <0.001 |
|                               RAM_reg_0_31_36_41                                                    |    <0.001 |
|                               RAM_reg_0_31_42_47                                                    |    <0.001 |
|                               RAM_reg_0_31_48_53                                                    |    <0.001 |
|                               RAM_reg_0_31_54_59                                                    |    <0.001 |
|                               RAM_reg_0_31_60_65                                                    |    <0.001 |
|                               RAM_reg_0_31_66_66                                                    |    <0.001 |
|                               RAM_reg_0_31_6_11                                                     |    <0.001 |
|                           rstblk                                                                    |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                |    <0.001 |
|                   s_aw_reg                                                                          |    <0.001 |
|                     aw_pipe                                                                         |    <0.001 |
|                   w_buffer                                                                          |     0.007 |
|                     inst_blk_mem_gen                                                                |     0.007 |
|                       gnbram.gnativebmg.native_blk_mem_gen                                          |     0.007 |
|                         valid.cstr                                                                  |     0.007 |
|                           ramloop[0].ram.r                                                          |    <0.001 |
|                             prim_noinit.ram                                                         |    <0.001 |
|                           ramloop[1].ram.r                                                          |    <0.001 |
|                             prim_noinit.ram                                                         |    <0.001 |
|                           ramloop[2].ram.r                                                          |    <0.001 |
|                             prim_noinit.ram                                                         |    <0.001 |
|                           ramloop[3].ram.r                                                          |    <0.001 |
|                             prim_noinit.ram                                                         |    <0.001 |
|                           ramloop[4].ram.r                                                          |    <0.001 |
|                             prim_noinit.ram                                                         |    <0.001 |
|                           ramloop[5].ram.r                                                          |    <0.001 |
|                             prim_noinit.ram                                                         |    <0.001 |
|                           ramloop[6].ram.r                                                          |    <0.001 |
|                             prim_noinit.ram                                                         |    <0.001 |
|                           ramloop[7].ram.r                                                          |    <0.001 |
|                             prim_noinit.ram                                                         |    <0.001 |
|                 USE_WRITE.write_addr_inst                                                           |    <0.001 |
|                 si_register_slice_inst                                                              |    <0.001 |
|                   ar_pipe                                                                           |    <0.001 |
|                   aw_pipe                                                                           |    <0.001 |
|         s07_couplers                                                                                |     0.016 |
|           auto_us_df                                                                                |     0.016 |
|             inst                                                                                    |     0.016 |
|               gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                         |     0.016 |
|                 USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst                               |     0.016 |
|                   dw_fifogen_ar                                                                     |    <0.001 |
|                     inst_fifo_gen                                                                   |    <0.001 |
|                       gaxi_full_lite.gread_ch.grach2.axi_rach                                       |    <0.001 |
|                         grf.rf                                                                      |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                             gr1.gr1_int.rfwft                                                       |    <0.001 |
|                             grss.rsts                                                               |    <0.001 |
|                             rpntr                                                                   |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                             gwss.wsts                                                               |    <0.001 |
|                             wpntr                                                                   |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                     |    <0.001 |
|                             gdm.dm_gen.dm                                                           |    <0.001 |
|                               RAM_reg_0_31_0_5                                                      |    <0.001 |
|                               RAM_reg_0_31_12_17                                                    |    <0.001 |
|                               RAM_reg_0_31_18_23                                                    |    <0.001 |
|                               RAM_reg_0_31_24_29                                                    |    <0.001 |
|                               RAM_reg_0_31_30_35                                                    |    <0.001 |
|                               RAM_reg_0_31_36_41                                                    |    <0.001 |
|                               RAM_reg_0_31_42_47                                                    |    <0.001 |
|                               RAM_reg_0_31_48_53                                                    |    <0.001 |
|                               RAM_reg_0_31_54_59                                                    |    <0.001 |
|                               RAM_reg_0_31_60_60                                                    |    <0.001 |
|                               RAM_reg_0_31_6_11                                                     |    <0.001 |
|                           rstblk                                                                    |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                |    <0.001 |
|                   dw_fifogen_rresp                                                                  |    <0.001 |
|                     inst_fifo_gen                                                                   |    <0.001 |
|                       gconvfifo.rf                                                                  |    <0.001 |
|                         grf.rf                                                                      |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                             gr1.gr1_int.rfwft                                                       |    <0.001 |
|                             grss.rsts                                                               |    <0.001 |
|                               c1                                                                    |    <0.001 |
|                               c2                                                                    |    <0.001 |
|                             rpntr                                                                   |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                             gwss.wsts                                                               |    <0.001 |
|                               c0                                                                    |    <0.001 |
|                               c1                                                                    |    <0.001 |
|                             wpntr                                                                   |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                     |    <0.001 |
|                             gdm.dm_gen.dm                                                           |    <0.001 |
|                               RAM_reg_0_63_0_2                                                      |    <0.001 |
|                               RAM_reg_128_191_0_2                                                   |    <0.001 |
|                               RAM_reg_192_255_0_2                                                   |    <0.001 |
|                               RAM_reg_256_319_0_2                                                   |    <0.001 |
|                               RAM_reg_320_383_0_2                                                   |    <0.001 |
|                               RAM_reg_384_447_0_2                                                   |    <0.001 |
|                               RAM_reg_448_511_0_2                                                   |    <0.001 |
|                               RAM_reg_64_127_0_2                                                    |    <0.001 |
|                   m_cmd_fifo                                                                        |    <0.001 |
|                     inst_fifo_gen                                                                   |    <0.001 |
|                       gconvfifo.rf                                                                  |    <0.001 |
|                         grf.rf                                                                      |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                             gr1.gr1_int.rfwft                                                       |    <0.001 |
|                             grss.rsts                                                               |    <0.001 |
|                             rpntr                                                                   |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                             gwss.wsts                                                               |    <0.001 |
|                             wpntr                                                                   |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                     |    <0.001 |
|                             gdm.dm_gen.dm                                                           |    <0.001 |
|                               RAM_reg_0_31_0_5                                                      |    <0.001 |
|                               RAM_reg_0_31_12_17                                                    |    <0.001 |
|                               RAM_reg_0_31_18_22                                                    |    <0.001 |
|                               RAM_reg_0_31_6_11                                                     |    <0.001 |
|                   s_cmd_fifo                                                                        |    <0.001 |
|                     inst_fifo_gen                                                                   |    <0.001 |
|                       gconvfifo.rf                                                                  |    <0.001 |
|                         grf.rf                                                                      |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                             gr1.gr1_int.rfwft                                                       |    <0.001 |
|                             grss.rsts                                                               |    <0.001 |
|                             rpntr                                                                   |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                             gwss.wsts                                                               |    <0.001 |
|                             wpntr                                                                   |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                     |    <0.001 |
|                             gdm.dm_gen.dm                                                           |    <0.001 |
|                               RAM_reg_0_31_0_5                                                      |    <0.001 |
|                               RAM_reg_0_31_12_17                                                    |    <0.001 |
|                               RAM_reg_0_31_18_23                                                    |    <0.001 |
|                               RAM_reg_0_31_24_29                                                    |    <0.001 |
|                               RAM_reg_0_31_6_11                                                     |    <0.001 |
|                 USE_READ.read_addr_inst                                                             |    <0.001 |
|                 si_register_slice_inst                                                              |    <0.001 |
|                   ar_pipe                                                                           |    <0.001 |
|         s08_couplers                                                                                |     0.010 |
|           auto_us_df                                                                                |     0.010 |
|             inst                                                                                    |     0.010 |
|               gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                         |     0.010 |
|                 USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst                               |     0.005 |
|                   dw_fifogen_ar                                                                     |     0.001 |
|                     inst_fifo_gen                                                                   |     0.001 |
|                       gaxi_full_lite.gread_ch.grach2.axi_rach                                       |     0.001 |
|                         grf.rf                                                                      |     0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                             gr1.gr1_int.rfwft                                                       |    <0.001 |
|                             grss.rsts                                                               |    <0.001 |
|                             rpntr                                                                   |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                             gwss.wsts                                                               |    <0.001 |
|                             wpntr                                                                   |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                     |    <0.001 |
|                             gdm.dm_gen.dm                                                           |    <0.001 |
|                               RAM_reg_0_31_0_5                                                      |    <0.001 |
|                               RAM_reg_0_31_12_17                                                    |    <0.001 |
|                               RAM_reg_0_31_18_23                                                    |    <0.001 |
|                               RAM_reg_0_31_24_29                                                    |    <0.001 |
|                               RAM_reg_0_31_30_35                                                    |    <0.001 |
|                               RAM_reg_0_31_36_41                                                    |    <0.001 |
|                               RAM_reg_0_31_42_47                                                    |    <0.001 |
|                               RAM_reg_0_31_48_53                                                    |    <0.001 |
|                               RAM_reg_0_31_54_59                                                    |    <0.001 |
|                               RAM_reg_0_31_60_60                                                    |    <0.001 |
|                               RAM_reg_0_31_6_11                                                     |    <0.001 |
|                           rstblk                                                                    |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                |    <0.001 |
|                   dw_fifogen_rresp                                                                  |    <0.001 |
|                     inst_fifo_gen                                                                   |    <0.001 |
|                       gconvfifo.rf                                                                  |    <0.001 |
|                         grf.rf                                                                      |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                             gr1.gr1_int.rfwft                                                       |    <0.001 |
|                             grss.rsts                                                               |    <0.001 |
|                               c1                                                                    |    <0.001 |
|                               c2                                                                    |    <0.001 |
|                             rpntr                                                                   |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                             gwss.wsts                                                               |    <0.001 |
|                               c0                                                                    |    <0.001 |
|                               c1                                                                    |    <0.001 |
|                             wpntr                                                                   |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                     |    <0.001 |
|                             gdm.dm_gen.dm                                                           |    <0.001 |
|                               RAM_reg_0_63_0_2                                                      |    <0.001 |
|                               RAM_reg_128_191_0_2                                                   |    <0.001 |
|                               RAM_reg_192_255_0_2                                                   |    <0.001 |
|                               RAM_reg_256_319_0_2                                                   |    <0.001 |
|                               RAM_reg_320_383_0_2                                                   |    <0.001 |
|                               RAM_reg_384_447_0_2                                                   |    <0.001 |
|                               RAM_reg_448_511_0_2                                                   |    <0.001 |
|                               RAM_reg_64_127_0_2                                                    |    <0.001 |
|                   m_cmd_fifo                                                                        |    <0.001 |
|                     inst_fifo_gen                                                                   |    <0.001 |
|                       gconvfifo.rf                                                                  |    <0.001 |
|                         grf.rf                                                                      |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                             gr1.gr1_int.rfwft                                                       |    <0.001 |
|                             grss.rsts                                                               |    <0.001 |
|                             rpntr                                                                   |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                             gwss.wsts                                                               |    <0.001 |
|                             wpntr                                                                   |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                     |    <0.001 |
|                             gdm.dm_gen.dm                                                           |    <0.001 |
|                               RAM_reg_0_31_0_5                                                      |    <0.001 |
|                               RAM_reg_0_31_12_17                                                    |    <0.001 |
|                               RAM_reg_0_31_18_22                                                    |    <0.001 |
|                               RAM_reg_0_31_6_11                                                     |    <0.001 |
|                   s_cmd_fifo                                                                        |    <0.001 |
|                     inst_fifo_gen                                                                   |    <0.001 |
|                       gconvfifo.rf                                                                  |    <0.001 |
|                         grf.rf                                                                      |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                             gr1.gr1_int.rfwft                                                       |    <0.001 |
|                             grss.rsts                                                               |    <0.001 |
|                             rpntr                                                                   |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                             gwss.wsts                                                               |    <0.001 |
|                             wpntr                                                                   |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                     |    <0.001 |
|                             gdm.dm_gen.dm                                                           |    <0.001 |
|                               RAM_reg_0_31_0_5                                                      |    <0.001 |
|                               RAM_reg_0_31_12_17                                                    |    <0.001 |
|                               RAM_reg_0_31_18_23                                                    |    <0.001 |
|                               RAM_reg_0_31_24_29                                                    |    <0.001 |
|                               RAM_reg_0_31_6_11                                                     |    <0.001 |
|                 USE_READ.read_addr_inst                                                             |    <0.001 |
|                 USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst                             |     0.004 |
|                   dw_fifogen_aw                                                                     |    <0.001 |
|                     inst_fifo_gen                                                                   |    <0.001 |
|                       gaxi_full_lite.gwrite_ch.gwach2.axi_wach                                      |    <0.001 |
|                         grf.rf                                                                      |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                             gr1.gr1_int.rfwft                                                       |    <0.001 |
|                             grss.rsts                                                               |    <0.001 |
|                             rpntr                                                                   |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                             gwss.wsts                                                               |    <0.001 |
|                             wpntr                                                                   |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                     |    <0.001 |
|                             gdm.dm_gen.dm                                                           |    <0.001 |
|                               RAM_reg_0_31_0_5                                                      |    <0.001 |
|                               RAM_reg_0_31_12_17                                                    |    <0.001 |
|                               RAM_reg_0_31_18_23                                                    |    <0.001 |
|                               RAM_reg_0_31_24_29                                                    |    <0.001 |
|                               RAM_reg_0_31_30_35                                                    |    <0.001 |
|                               RAM_reg_0_31_36_41                                                    |    <0.001 |
|                               RAM_reg_0_31_42_47                                                    |    <0.001 |
|                               RAM_reg_0_31_48_53                                                    |    <0.001 |
|                               RAM_reg_0_31_54_59                                                    |    <0.001 |
|                               RAM_reg_0_31_60_65                                                    |    <0.001 |
|                               RAM_reg_0_31_66_66                                                    |    <0.001 |
|                               RAM_reg_0_31_6_11                                                     |    <0.001 |
|                           rstblk                                                                    |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                |    <0.001 |
|                   s_aw_reg                                                                          |    <0.001 |
|                     aw_pipe                                                                         |    <0.001 |
|                   w_buffer                                                                          |    <0.001 |
|                     inst_blk_mem_gen                                                                |    <0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                                          |    <0.001 |
|                         valid.cstr                                                                  |    <0.001 |
|                           ramloop[0].ram.r                                                          |    <0.001 |
|                             prim_noinit.ram                                                         |    <0.001 |
|                           ramloop[1].ram.r                                                          |    <0.001 |
|                             prim_noinit.ram                                                         |    <0.001 |
|                           ramloop[2].ram.r                                                          |    <0.001 |
|                             prim_noinit.ram                                                         |    <0.001 |
|                           ramloop[3].ram.r                                                          |    <0.001 |
|                             prim_noinit.ram                                                         |    <0.001 |
|                           ramloop[4].ram.r                                                          |    <0.001 |
|                             prim_noinit.ram                                                         |    <0.001 |
|                           ramloop[5].ram.r                                                          |    <0.001 |
|                             prim_noinit.ram                                                         |    <0.001 |
|                           ramloop[6].ram.r                                                          |    <0.001 |
|                             prim_noinit.ram                                                         |    <0.001 |
|                           ramloop[7].ram.r                                                          |    <0.001 |
|                             prim_noinit.ram                                                         |    <0.001 |
|                 USE_WRITE.write_addr_inst                                                           |    <0.001 |
|                 si_register_slice_inst                                                              |    <0.001 |
|                   ar_pipe                                                                           |    <0.001 |
|                   aw_pipe                                                                           |    <0.001 |
|         s09_couplers                                                                                |     0.026 |
|           auto_us_df                                                                                |     0.026 |
|             inst                                                                                    |     0.026 |
|               gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                         |     0.026 |
|                 USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst                               |     0.026 |
|                   dw_fifogen_ar                                                                     |    <0.001 |
|                     inst_fifo_gen                                                                   |    <0.001 |
|                       gaxi_full_lite.gread_ch.grach2.axi_rach                                       |    <0.001 |
|                         grf.rf                                                                      |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                             gr1.gr1_int.rfwft                                                       |    <0.001 |
|                             grss.rsts                                                               |    <0.001 |
|                             rpntr                                                                   |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                             gwss.wsts                                                               |    <0.001 |
|                             wpntr                                                                   |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                     |    <0.001 |
|                             gdm.dm_gen.dm                                                           |    <0.001 |
|                               RAM_reg_0_31_0_5                                                      |    <0.001 |
|                               RAM_reg_0_31_12_17                                                    |    <0.001 |
|                               RAM_reg_0_31_18_23                                                    |    <0.001 |
|                               RAM_reg_0_31_24_29                                                    |    <0.001 |
|                               RAM_reg_0_31_30_35                                                    |    <0.001 |
|                               RAM_reg_0_31_36_41                                                    |    <0.001 |
|                               RAM_reg_0_31_42_47                                                    |    <0.001 |
|                               RAM_reg_0_31_48_53                                                    |    <0.001 |
|                               RAM_reg_0_31_54_59                                                    |    <0.001 |
|                               RAM_reg_0_31_60_60                                                    |    <0.001 |
|                               RAM_reg_0_31_6_11                                                     |    <0.001 |
|                           rstblk                                                                    |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                |    <0.001 |
|                   dw_fifogen_rresp                                                                  |    <0.001 |
|                     inst_fifo_gen                                                                   |    <0.001 |
|                       gconvfifo.rf                                                                  |    <0.001 |
|                         grf.rf                                                                      |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                             gr1.gr1_int.rfwft                                                       |    <0.001 |
|                             grss.rsts                                                               |    <0.001 |
|                               c1                                                                    |    <0.001 |
|                               c2                                                                    |    <0.001 |
|                             rpntr                                                                   |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                             gwss.wsts                                                               |    <0.001 |
|                               c0                                                                    |    <0.001 |
|                               c1                                                                    |    <0.001 |
|                             wpntr                                                                   |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                     |    <0.001 |
|                             gdm.dm_gen.dm                                                           |    <0.001 |
|                               RAM_reg_0_63_0_2                                                      |    <0.001 |
|                               RAM_reg_128_191_0_2                                                   |    <0.001 |
|                               RAM_reg_192_255_0_2                                                   |    <0.001 |
|                               RAM_reg_256_319_0_2                                                   |    <0.001 |
|                               RAM_reg_320_383_0_2                                                   |    <0.001 |
|                               RAM_reg_384_447_0_2                                                   |    <0.001 |
|                               RAM_reg_448_511_0_2                                                   |    <0.001 |
|                               RAM_reg_64_127_0_2                                                    |    <0.001 |
|                   m_cmd_fifo                                                                        |    <0.001 |
|                     inst_fifo_gen                                                                   |    <0.001 |
|                       gconvfifo.rf                                                                  |    <0.001 |
|                         grf.rf                                                                      |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                             gr1.gr1_int.rfwft                                                       |    <0.001 |
|                             grss.rsts                                                               |    <0.001 |
|                             rpntr                                                                   |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                             gwss.wsts                                                               |    <0.001 |
|                             wpntr                                                                   |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                     |    <0.001 |
|                             gdm.dm_gen.dm                                                           |    <0.001 |
|                               RAM_reg_0_31_0_5                                                      |    <0.001 |
|                               RAM_reg_0_31_12_17                                                    |    <0.001 |
|                               RAM_reg_0_31_18_22                                                    |    <0.001 |
|                               RAM_reg_0_31_6_11                                                     |    <0.001 |
|                   s_cmd_fifo                                                                        |    <0.001 |
|                     inst_fifo_gen                                                                   |    <0.001 |
|                       gconvfifo.rf                                                                  |    <0.001 |
|                         grf.rf                                                                      |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                             gr1.gr1_int.rfwft                                                       |    <0.001 |
|                             grss.rsts                                                               |    <0.001 |
|                             rpntr                                                                   |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                             gwss.wsts                                                               |    <0.001 |
|                             wpntr                                                                   |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                     |    <0.001 |
|                             gdm.dm_gen.dm                                                           |    <0.001 |
|                               RAM_reg_0_31_0_5                                                      |    <0.001 |
|                               RAM_reg_0_31_12_17                                                    |    <0.001 |
|                               RAM_reg_0_31_18_23                                                    |    <0.001 |
|                               RAM_reg_0_31_24_29                                                    |    <0.001 |
|                               RAM_reg_0_31_6_11                                                     |    <0.001 |
|                 USE_READ.read_addr_inst                                                             |    <0.001 |
|                 si_register_slice_inst                                                              |    <0.001 |
|                   ar_pipe                                                                           |    <0.001 |
|         xbar                                                                                        |     0.025 |
|           inst                                                                                      |     0.025 |
|             gen_samd.crossbar_samd                                                                  |     0.025 |
|               addr_arbiter_ar                                                                       |     0.002 |
|               addr_arbiter_aw                                                                       |    <0.001 |
|               gen_decerr_slave.decerr_slave_inst                                                    |    <0.001 |
|               gen_master_slots[0].gen_mi_write.wdata_mux_w                                          |    <0.001 |
|                 gen_wmux.mux_w                                                                      |    <0.001 |
|                 gen_wmux.wmux_aw_fifo                                                               |    <0.001 |
|                   gen_srls[0].gen_rep[0].srl_nx1                                                    |    <0.001 |
|                   gen_srls[0].gen_rep[1].srl_nx1                                                    |    <0.001 |
|                   gen_srls[0].gen_rep[2].srl_nx1                                                    |    <0.001 |
|                   gen_srls[0].gen_rep[3].srl_nx1                                                    |    <0.001 |
|               gen_master_slots[0].reg_slice_mi                                                      |     0.018 |
|                 b_pipe                                                                              |    <0.001 |
|                 r_pipe                                                                              |     0.018 |
|               gen_master_slots[1].gen_mi_write.wdata_mux_w                                          |    <0.001 |
|                 gen_wmux.wmux_aw_fifo                                                               |    <0.001 |
|                   gen_srls[0].gen_rep[0].srl_nx1                                                    |    <0.001 |
|                   gen_srls[0].gen_rep[1].srl_nx1                                                    |    <0.001 |
|                   gen_srls[0].gen_rep[2].srl_nx1                                                    |    <0.001 |
|                   gen_srls[0].gen_rep[3].srl_nx1                                                    |    <0.001 |
|               gen_master_slots[1].reg_slice_mi                                                      |    <0.001 |
|                 b_pipe                                                                              |    <0.001 |
|                 r_pipe                                                                              |    <0.001 |
|               gen_slave_slots[0].gen_si_read.si_transactor_ar                                       |    <0.001 |
|               gen_slave_slots[0].gen_si_write.si_transactor_aw                                      |    <0.001 |
|               gen_slave_slots[0].gen_si_write.splitter_aw_si                                        |    <0.001 |
|               gen_slave_slots[0].gen_si_write.wdata_router_w                                        |    <0.001 |
|                 wrouter_aw_fifo                                                                     |    <0.001 |
|                   gen_srls[0].gen_rep[0].srl_nx1                                                    |    <0.001 |
|               gen_slave_slots[1].gen_si_read.si_transactor_ar                                       |    <0.001 |
|               gen_slave_slots[2].gen_si_read.si_transactor_ar                                       |    <0.001 |
|               gen_slave_slots[2].gen_si_write.si_transactor_aw                                      |    <0.001 |
|               gen_slave_slots[2].gen_si_write.splitter_aw_si                                        |    <0.001 |
|               gen_slave_slots[2].gen_si_write.wdata_router_w                                        |    <0.001 |
|                 wrouter_aw_fifo                                                                     |    <0.001 |
|                   gen_srls[0].gen_rep[0].srl_nx1                                                    |    <0.001 |
|               gen_slave_slots[3].gen_si_read.si_transactor_ar                                       |    <0.001 |
|               gen_slave_slots[4].gen_si_write.si_transactor_aw                                      |    <0.001 |
|               gen_slave_slots[4].gen_si_write.splitter_aw_si                                        |    <0.001 |
|               gen_slave_slots[4].gen_si_write.wdata_router_w                                        |    <0.001 |
|                 wrouter_aw_fifo                                                                     |    <0.001 |
|                   gen_srls[0].gen_rep[0].srl_nx1                                                    |    <0.001 |
|               gen_slave_slots[5].gen_si_read.si_transactor_ar                                       |    <0.001 |
|               gen_slave_slots[6].gen_si_read.si_transactor_ar                                       |    <0.001 |
|               gen_slave_slots[6].gen_si_write.si_transactor_aw                                      |    <0.001 |
|               gen_slave_slots[6].gen_si_write.splitter_aw_si                                        |    <0.001 |
|               gen_slave_slots[6].gen_si_write.wdata_router_w                                        |    <0.001 |
|                 wrouter_aw_fifo                                                                     |    <0.001 |
|                   gen_srls[0].gen_rep[0].srl_nx1                                                    |    <0.001 |
|               gen_slave_slots[7].gen_si_read.si_transactor_ar                                       |    <0.001 |
|               gen_slave_slots[8].gen_si_read.si_transactor_ar                                       |    <0.001 |
|               gen_slave_slots[8].gen_si_write.si_transactor_aw                                      |    <0.001 |
|               gen_slave_slots[8].gen_si_write.splitter_aw_si                                        |    <0.001 |
|               gen_slave_slots[8].gen_si_write.wdata_router_w                                        |    <0.001 |
|                 wrouter_aw_fifo                                                                     |    <0.001 |
|                   gen_srls[0].gen_rep[0].srl_nx1                                                    |    <0.001 |
|               gen_slave_slots[9].gen_si_read.si_transactor_ar                                       |    <0.001 |
|               splitter_aw_mi                                                                        |    <0.001 |
|       axi_spdif_tx_core                                                                             |     0.001 |
|         inst                                                                                        |     0.001 |
|           TENC                                                                                      |    <0.001 |
|           ctrlif                                                                                    |    <0.001 |
|           streaming_dma_gen.fifo                                                                    |    <0.001 |
|             fifo                                                                                    |    <0.001 |
|               data_fifo_reg_0_7_0_5                                                                 |    <0.001 |
|               data_fifo_reg_0_7_12_17                                                               |    <0.001 |
|               data_fifo_reg_0_7_18_23                                                               |    <0.001 |
|               data_fifo_reg_0_7_24_29                                                               |    <0.001 |
|               data_fifo_reg_0_7_30_31                                                               |    <0.001 |
|               data_fifo_reg_0_7_6_11                                                                |    <0.001 |
|       axi_spdif_tx_dma                                                                              |     0.012 |
|         U0                                                                                          |     0.012 |
|           GEN_SG_ENGINE.I_SG_ENGINE                                                                 |     0.004 |
|             GEN_DESC_UPDATE.I_SG_UPDATE_MNGR                                                        |    <0.001 |
|               I_UPDT_CMDSTS_IF                                                                      |    <0.001 |
|               I_UPDT_SG                                                                             |    <0.001 |
|             GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE                                                       |    <0.001 |
|               GEN_QUEUE.I_UPDT_DESC_QUEUE                                                           |    <0.001 |
|             GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT                                                     |    <0.001 |
|             I_SG_AXI_DATAMOVER                                                                      |     0.001 |
|               GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER                                                   |    <0.001 |
|                 I_ADDR_CNTL                                                                         |    <0.001 |
|                 I_CMD_STATUS                                                                        |    <0.001 |
|                   GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                |    <0.001 |
|                   I_CMD_FIFO                                                                        |    <0.001 |
|                 I_MSTR_SCC                                                                          |    <0.001 |
|                 I_RD_DATA_CNTL                                                                      |    <0.001 |
|                 I_RD_STATUS_CNTLR                                                                   |    <0.001 |
|                 I_RESET                                                                             |    <0.001 |
|               GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER                                                   |    <0.001 |
|                 I_ADDR_CNTL                                                                         |    <0.001 |
|                 I_CMD_STATUS                                                                        |    <0.001 |
|                   GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                |    <0.001 |
|                   I_CMD_FIFO                                                                        |    <0.001 |
|                 I_MSTR_SCC                                                                          |    <0.001 |
|                 I_RESET                                                                             |    <0.001 |
|                 I_WR_DATA_CNTL                                                                      |    <0.001 |
|                 I_WR_STATUS_CNTLR                                                                   |    <0.001 |
|                   GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO                                        |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                                        |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                                              |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                                                     |    <0.001 |
|                         DYNSHREG_F_I                                                                |    <0.001 |
|                   I_WRESP_STATUS_FIFO                                                               |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                                        |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                                              |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                                                     |    <0.001 |
|                         DYNSHREG_F_I                                                                |    <0.001 |
|             I_SG_FETCH_MNGR                                                                         |    <0.001 |
|               I_FTCH_CMDSTS_IF                                                                      |    <0.001 |
|               I_FTCH_PNTR_MNGR                                                                      |    <0.001 |
|               I_FTCH_SG                                                                             |    <0.001 |
|             I_SG_FETCH_QUEUE                                                                        |     0.001 |
|               GEN_QUEUE.FTCH_QUEUE_I                                                                |    <0.001 |
|           INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR                                            |    <0.001 |
|             GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF                               |    <0.001 |
|               GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO                                 |    <0.001 |
|                 I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                   CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                   DYNSHREG_F_I                                                                      |    <0.001 |
|             GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM                                  |    <0.001 |
|             GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS                                                      |    <0.001 |
|             GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR                                                    |    <0.001 |
|           INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN                                          |    <0.001 |
|           I_AXI_DMA_REG_MODULE                                                                      |    <0.001 |
|             GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                           |    <0.001 |
|             GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER                                                  |    <0.001 |
|           I_PRMRY_DATAMOVER                                                                         |     0.007 |
|             GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                                       |     0.007 |
|               ENABLE_AXIS_SKID.I_MM2S_SKID_BUF                                                      |    <0.001 |
|               GEN_INCLUDE_MM2S_SF.I_RD_SF                                                           |     0.004 |
|                 I_DATA_FIFO                                                                         |     0.004 |
|                   BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                       |     0.004 |
|                     FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                               |     0.004 |
|                       inst_fifo_gen                                                                 |     0.004 |
|                         gconvfifo.rf                                                                |     0.004 |
|                           grf.rf                                                                    |     0.004 |
|                             gntv_or_sync_fifo.gl0.rd                                                |    <0.001 |
|                               gr1.gr1_int.rfwft                                                     |    <0.001 |
|                               grss.gdc.dc                                                           |    <0.001 |
|                                 gsym_dc.dc                                                          |    <0.001 |
|                               grss.rsts                                                             |    <0.001 |
|                               rpntr                                                                 |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                |    <0.001 |
|                               gwss.wsts                                                             |    <0.001 |
|                               wpntr                                                                 |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                   |     0.004 |
|                               gbm.gbmg.gbmgb.ngecc.bmg                                              |     0.004 |
|                                 inst_blk_mem_gen                                                    |     0.004 |
|                                   gnbram.gnativebmg.native_blk_mem_gen                              |     0.004 |
|                                     valid.cstr                                                      |     0.004 |
|                                       ramloop[0].ram.r                                              |     0.004 |
|                                         prim_noinit.ram                                             |     0.004 |
|                 OMIT_DRE_CNTL.I_DRE_CNTL_FIFO                                                       |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                          |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                       |    <0.001 |
|               I_ADDR_CNTL                                                                           |    <0.001 |
|                 GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                      |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                          |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                       |    <0.001 |
|                       DYNSHREG_F_I                                                                  |    <0.001 |
|               I_CMD_STATUS                                                                          |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                  |    <0.001 |
|                 I_CMD_FIFO                                                                          |    <0.001 |
|               I_MSTR_PCC                                                                            |    <0.001 |
|                 I_STRT_STRB_GEN                                                                     |    <0.001 |
|               I_RD_DATA_CNTL                                                                        |    <0.001 |
|                 GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                 |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                          |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                       |    <0.001 |
|                       DYNSHREG_F_I                                                                  |    <0.001 |
|               I_RD_STATUS_CNTLR                                                                     |    <0.001 |
|               I_RESET                                                                               |    <0.001 |
|           I_RST_MODULE                                                                              |    <0.001 |
|             GEN_RESET_FOR_MM2S.RESET_I                                                              |    <0.001 |
|             REG_HRD_RST                                                                             |    <0.001 |
|             REG_HRD_RST_OUT                                                                         |    <0.001 |
|       axi_spi                                                                                       |     0.003 |
|         U0                                                                                          |     0.003 |
|           NO_DUAL_QUAD_MODE.QSPI_NORMAL                                                             |     0.003 |
|             QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I                                                      |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                                    |    <0.001 |
|                 I_DECODER                                                                           |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                     |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[10].MULTIPLE_CES_THIS_CS_GEN.CE_I                    |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[11].MULTIPLE_CES_THIS_CS_GEN.CE_I                    |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[12].MULTIPLE_CES_THIS_CS_GEN.CE_I                    |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[13].MULTIPLE_CES_THIS_CS_GEN.CE_I                    |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[14].MULTIPLE_CES_THIS_CS_GEN.CE_I                    |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                     |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                     |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                     |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I                     |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I                     |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                     |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I                     |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[8].MULTIPLE_CES_THIS_CS_GEN.CE_I                     |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[9].MULTIPLE_CES_THIS_CS_GEN.CE_I                     |    <0.001 |
|                   MEM_DECODE_GEN[1].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                     |    <0.001 |
|                   MEM_DECODE_GEN[1].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                     |    <0.001 |
|                   MEM_DECODE_GEN[2].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                     |    <0.001 |
|                   MEM_DECODE_GEN[2].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                     |    <0.001 |
|             QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I                                                |     0.002 |
|               CONTROL_REG_I                                                                         |    <0.001 |
|               FIFO_EXISTS.CLK_CROSS_I                                                               |    <0.001 |
|               FIFO_EXISTS.FIFO_IF_MODULE_I                                                          |    <0.001 |
|               FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC                                          |    <0.001 |
|               FIFO_EXISTS.RX_FIFO_FULL_CNTR_I                                                       |    <0.001 |
|               FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC                                         |    <0.001 |
|               FIFO_EXISTS.RX_FIFO_II                                                                |    <0.001 |
|                 USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM                                      |    <0.001 |
|                   inst_fifo_gen                                                                     |    <0.001 |
|                     gconvfifo.rf                                                                    |    <0.001 |
|                       grf.rf                                                                        |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                                  |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                                      |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                                      |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                                      |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                                      |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                                    |    <0.001 |
|                           gr1.gr1_int.rfwft                                                         |    <0.001 |
|                           gras.rsts                                                                 |    <0.001 |
|                           rpntr                                                                     |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                                    |    <0.001 |
|                           gwas.wsts                                                                 |    <0.001 |
|                           wpntr                                                                     |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                       |    <0.001 |
|                           gdm.dm_gen.dm                                                             |    <0.001 |
|                             RAM_reg_0_15_0_5                                                        |    <0.001 |
|                             RAM_reg_0_15_6_7                                                        |    <0.001 |
|                         rstblk                                                                      |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                  |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                  |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                  |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                  |    <0.001 |
|               FIFO_EXISTS.TX_FIFO_EMPTY_CNTR_I                                                      |    <0.001 |
|               FIFO_EXISTS.TX_FIFO_II                                                                |    <0.001 |
|                 USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM                                      |    <0.001 |
|                   inst_fifo_gen                                                                     |    <0.001 |
|                     gconvfifo.rf                                                                    |    <0.001 |
|                       grf.rf                                                                        |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                                  |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                                      |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                                      |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                                      |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                                      |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                                    |    <0.001 |
|                           gr1.gr1_int.rfwft                                                         |    <0.001 |
|                           gras.rsts                                                                 |    <0.001 |
|                           rpntr                                                                     |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                                    |    <0.001 |
|                           gwas.wsts                                                                 |    <0.001 |
|                           wpntr                                                                     |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                       |    <0.001 |
|                           gdm.dm_gen.dm                                                             |    <0.001 |
|                             RAM_reg_0_15_0_5                                                        |    <0.001 |
|                             RAM_reg_0_15_6_7                                                        |    <0.001 |
|                         rstblk                                                                      |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                  |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                  |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                  |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                  |    <0.001 |
|               INTERRUPT_CONTROL_I                                                                   |    <0.001 |
|               LOGIC_FOR_MD_0_GEN.SPI_MODULE_I                                                       |    <0.001 |
|               RESET_SYNC_AXI_SPI_CLK_INST                                                           |    <0.001 |
|               SOFT_RESET_I                                                                          |    <0.001 |
|               STATUS_REG_MODE_0_GEN.STATUS_SLAVE_SEL_REG_I                                          |    <0.001 |
|       axi_timer                                                                                     |     0.003 |
|         U0                                                                                          |     0.003 |
|           AXI4_LITE_I                                                                               |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                                      |    <0.001 |
|               I_DECODER                                                                             |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |     0.000 |
|           TC_CORE_I                                                                                 |     0.003 |
|             COUNTER_0_I                                                                             |     0.001 |
|               COUNTER_I                                                                             |     0.001 |
|             GEN_SECOND_TIMER.COUNTER_1_I                                                            |     0.001 |
|               COUNTER_I                                                                             |     0.001 |
|             READ_MUX_I                                                                              |     0.000 |
|             TIMER_CONTROL_I                                                                         |    <0.001 |
|               INPUT_DOUBLE_REGS3                                                                    |    <0.001 |
|       axi_timer_mb1_0                                                                               |     0.003 |
|         U0                                                                                          |     0.003 |
|           AXI4_LITE_I                                                                               |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                                      |    <0.001 |
|               I_DECODER                                                                             |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |     0.000 |
|           TC_CORE_I                                                                                 |     0.003 |
|             COUNTER_0_I                                                                             |     0.001 |
|               COUNTER_I                                                                             |     0.001 |
|             GEN_SECOND_TIMER.COUNTER_1_I                                                            |     0.001 |
|               COUNTER_I                                                                             |     0.001 |
|             READ_MUX_I                                                                              |     0.000 |
|             TIMER_CONTROL_I                                                                         |    <0.001 |
|               INPUT_DOUBLE_REGS3                                                                    |    <0.001 |
|       axi_uart                                                                                      |    <0.001 |
|         U0                                                                                          |    <0.001 |
|           AXI_LITE_IPIF_I                                                                           |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                                      |    <0.001 |
|               I_DECODER                                                                             |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|           UARTLITE_CORE_I                                                                           |    <0.001 |
|             BAUD_RATE_I                                                                             |    <0.001 |
|             UARTLITE_RX_I                                                                           |    <0.001 |
|               DELAY_16_I                                                                            |    <0.001 |
|               INPUT_DOUBLE_REGS3                                                                    |    <0.001 |
|               SRL_FIFO_I                                                                            |    <0.001 |
|                 I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                   CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                   DYNSHREG_F_I                                                                      |    <0.001 |
|             UARTLITE_TX_I                                                                           |    <0.001 |
|               MID_START_BIT_SRL16_I                                                                 |    <0.001 |
|               SRL_FIFO_I                                                                            |    <0.001 |
|                 I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                   CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                   DYNSHREG_F_I                                                                      |    <0.001 |
|       mailbox_0                                                                                     |     0.001 |
|         U0                                                                                          |     0.001 |
|           Using_Bus_0.Bus0_If                                                                       |    <0.001 |
|             Using_AXI.AXI4_If                                                                       |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                                    |    <0.001 |
|                 I_DECODER                                                                           |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                     |     0.000 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[10].MULTIPLE_CES_THIS_CS_GEN.CE_I                    |     0.000 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                     |     0.000 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I                     |     0.000 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I                     |     0.000 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                     |     0.000 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I                     |     0.000 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[8].MULTIPLE_CES_THIS_CS_GEN.CE_I                     |     0.000 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[9].MULTIPLE_CES_THIS_CS_GEN.CE_I                     |     0.000 |
|           Using_Bus_1.Bus1_If                                                                       |    <0.001 |
|             Using_AXI.AXI4_If                                                                       |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                                    |    <0.001 |
|                 I_DECODER                                                                           |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                     |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[10].MULTIPLE_CES_THIS_CS_GEN.CE_I                    |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                     |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I                     |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I                     |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                     |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I                     |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[8].MULTIPLE_CES_THIS_CS_GEN.CE_I                     |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[9].MULTIPLE_CES_THIS_CS_GEN.CE_I                     |    <0.001 |
|           fsl_0_to_1                                                                                |    <0.001 |
|             Using_FIFO.Sync_FIFO_Gen.Sync_FIFO_I1                                                   |    <0.001 |
|               Sync_FIFO_I.srl_fifo_i.FSL_FIFO                                                       |    <0.001 |
|           fsl_1_to_0                                                                                |    <0.001 |
|             Using_FIFO.Sync_FIFO_Gen.Sync_FIFO_I1                                                   |    <0.001 |
|               Sync_FIFO_I.srl_fifo_i.FSL_FIFO                                                       |    <0.001 |
|       mb0                                                                                           |     0.137 |
|         U0                                                                                          |     0.137 |
|           MicroBlaze_Core_I                                                                         |     0.136 |
|             Performance.Core                                                                        |     0.136 |
|               Data_Flow_I                                                                           |     0.020 |
|                 ALU_I                                                                               |     0.002 |
|                   Using_FPGA.ALL_Bits[0].ALU_Bit_I1                                                 |    <0.001 |
|                     Last_Bit.I_ALU_LUT_2                                                            |    <0.001 |
|                     Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                     Last_Bit.MULT_AND_I                                                             |    <0.001 |
|                     Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[10].ALU_Bit_I1                                                |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                        |    <0.001 |
|                   Using_FPGA.ALL_Bits[11].ALU_Bit_I1                                                |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                   Using_FPGA.ALL_Bits[12].ALU_Bit_I1                                                |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                   Using_FPGA.ALL_Bits[13].ALU_Bit_I1                                                |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                   Using_FPGA.ALL_Bits[14].ALU_Bit_I1                                                |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                        |    <0.001 |
|                   Using_FPGA.ALL_Bits[15].ALU_Bit_I1                                                |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                   Using_FPGA.ALL_Bits[16].ALU_Bit_I1                                                |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                   Using_FPGA.ALL_Bits[17].ALU_Bit_I1                                                |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                   Using_FPGA.ALL_Bits[18].ALU_Bit_I1                                                |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                        |    <0.001 |
|                   Using_FPGA.ALL_Bits[19].ALU_Bit_I1                                                |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                   Using_FPGA.ALL_Bits[1].ALU_Bit_I1                                                 |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                   Using_FPGA.ALL_Bits[20].ALU_Bit_I1                                                |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                   Using_FPGA.ALL_Bits[21].ALU_Bit_I1                                                |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                   Using_FPGA.ALL_Bits[22].ALU_Bit_I1                                                |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                        |    <0.001 |
|                   Using_FPGA.ALL_Bits[23].ALU_Bit_I1                                                |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                   Using_FPGA.ALL_Bits[24].ALU_Bit_I1                                                |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                        |    <0.001 |
|                   Using_FPGA.ALL_Bits[25].ALU_Bit_I1                                                |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                        |    <0.001 |
|                   Using_FPGA.ALL_Bits[26].ALU_Bit_I1                                                |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                        |    <0.001 |
|                   Using_FPGA.ALL_Bits[27].ALU_Bit_I1                                                |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                   Using_FPGA.ALL_Bits[28].ALU_Bit_I1                                                |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                   Using_FPGA.ALL_Bits[29].ALU_Bit_I1                                                |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                   Using_FPGA.ALL_Bits[2].ALU_Bit_I1                                                 |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                        |    <0.001 |
|                   Using_FPGA.ALL_Bits[30].ALU_Bit_I1                                                |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                        |    <0.001 |
|                   Using_FPGA.ALL_Bits[31].ALU_Bit_I1                                                |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                   Using_FPGA.ALL_Bits[3].ALU_Bit_I1                                                 |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                   Using_FPGA.ALL_Bits[4].ALU_Bit_I1                                                 |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                   Using_FPGA.ALL_Bits[5].ALU_Bit_I1                                                 |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                   Using_FPGA.ALL_Bits[6].ALU_Bit_I1                                                 |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                        |    <0.001 |
|                   Using_FPGA.ALL_Bits[7].ALU_Bit_I1                                                 |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                   Using_FPGA.ALL_Bits[8].ALU_Bit_I1                                                 |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                   Using_FPGA.ALL_Bits[9].ALU_Bit_I1                                                 |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 Barrel_Shifter_I                                                                    |     0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[0].MEM_Res_LUT6                                 |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[10].MEM_Res_LUT6                                |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[11].MEM_Res_LUT6                                |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[12].MEM_Res_LUT6                                |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[13].MEM_Res_LUT6                                |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[14].MEM_Res_LUT6                                |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[15].MEM_Res_LUT6                                |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[16].MEM_Res_LUT6                                |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[17].MEM_Res_LUT6                                |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[18].MEM_Res_LUT6                                |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[19].MEM_Res_LUT6                                |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[1].MEM_Res_LUT6                                 |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[20].MEM_Res_LUT6                                |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[21].MEM_Res_LUT6                                |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[22].MEM_Res_LUT6                                |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[23].MEM_Res_LUT6                                |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[24].MEM_Res_LUT6                                |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[25].MEM_Res_LUT6                                |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[26].MEM_Res_LUT6                                |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[27].MEM_Res_LUT6                                |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[28].MEM_Res_LUT6                                |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[29].MEM_Res_LUT6                                |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[2].MEM_Res_LUT6                                 |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[30].MEM_Res_LUT6                                |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[31].MEM_Res_LUT6                                |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[3].MEM_Res_LUT6                                 |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[4].MEM_Res_LUT6                                 |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[5].MEM_Res_LUT6                                 |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[6].MEM_Res_LUT6                                 |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[7].MEM_Res_LUT6                                 |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[8].MEM_Res_LUT6                                 |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[9].MEM_Res_LUT6                                 |    <0.001 |
|                 Byte_Doublet_Handle_gti_I                                                           |     0.002 |
|                 Data_Flow_Logic_I                                                                   |    <0.001 |
|                   Gen_Bits[0].MEM_EX_Result_Inst                                                    |    <0.001 |
|                   Gen_Bits[10].MEM_EX_Result_Inst                                                   |    <0.001 |
|                   Gen_Bits[11].MEM_EX_Result_Inst                                                   |    <0.001 |
|                   Gen_Bits[12].MEM_EX_Result_Inst                                                   |    <0.001 |
|                   Gen_Bits[13].MEM_EX_Result_Inst                                                   |    <0.001 |
|                   Gen_Bits[14].MEM_EX_Result_Inst                                                   |    <0.001 |
|                   Gen_Bits[15].MEM_EX_Result_Inst                                                   |    <0.001 |
|                   Gen_Bits[16].MEM_EX_Result_Inst                                                   |    <0.001 |
|                   Gen_Bits[17].MEM_EX_Result_Inst                                                   |    <0.001 |
|                   Gen_Bits[18].MEM_EX_Result_Inst                                                   |    <0.001 |
|                   Gen_Bits[19].MEM_EX_Result_Inst                                                   |    <0.001 |
|                   Gen_Bits[1].MEM_EX_Result_Inst                                                    |    <0.001 |
|                   Gen_Bits[20].MEM_EX_Result_Inst                                                   |    <0.001 |
|                   Gen_Bits[21].MEM_EX_Result_Inst                                                   |    <0.001 |
|                   Gen_Bits[22].MEM_EX_Result_Inst                                                   |    <0.001 |
|                   Gen_Bits[23].MEM_EX_Result_Inst                                                   |    <0.001 |
|                   Gen_Bits[24].MEM_EX_Result_Inst                                                   |    <0.001 |
|                   Gen_Bits[25].MEM_EX_Result_Inst                                                   |    <0.001 |
|                   Gen_Bits[26].MEM_EX_Result_Inst                                                   |    <0.001 |
|                   Gen_Bits[27].MEM_EX_Result_Inst                                                   |    <0.001 |
|                   Gen_Bits[28].MEM_EX_Result_Inst                                                   |    <0.001 |
|                   Gen_Bits[29].MEM_EX_Result_Inst                                                   |    <0.001 |
|                   Gen_Bits[2].MEM_EX_Result_Inst                                                    |    <0.001 |
|                   Gen_Bits[30].MEM_EX_Result_Inst                                                   |    <0.001 |
|                   Gen_Bits[31].MEM_EX_Result_Inst                                                   |    <0.001 |
|                   Gen_Bits[3].MEM_EX_Result_Inst                                                    |    <0.001 |
|                   Gen_Bits[4].MEM_EX_Result_Inst                                                    |    <0.001 |
|                   Gen_Bits[5].MEM_EX_Result_Inst                                                    |    <0.001 |
|                   Gen_Bits[6].MEM_EX_Result_Inst                                                    |    <0.001 |
|                   Gen_Bits[7].MEM_EX_Result_Inst                                                    |    <0.001 |
|                   Gen_Bits[8].MEM_EX_Result_Inst                                                    |    <0.001 |
|                   Gen_Bits[9].MEM_EX_Result_Inst                                                    |    <0.001 |
|                 MUL_Unit_I                                                                          |     0.003 |
|                   Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2       |    <0.001 |
|                     Using_DSP48E1.DSP48E1_I1                                                        |    <0.001 |
|                   Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3       |    <0.001 |
|                     Using_DSP48E1.DSP48E1_I1                                                        |    <0.001 |
|                   Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4       |    <0.001 |
|                     Using_DSP48E1.DSP48E1_I1                                                        |    <0.001 |
|                   Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1                                |    <0.001 |
|                     Using_DSP48E1.DSP48E1_I1                                                        |    <0.001 |
|                 Operand_Select_I                                                                    |     0.004 |
|                   Gen_Bit[0].MUXF7_I1                                                               |    <0.001 |
|                   Gen_Bit[10].MUXF7_I1                                                              |    <0.001 |
|                   Gen_Bit[11].MUXF7_I1                                                              |    <0.001 |
|                   Gen_Bit[12].MUXF7_I1                                                              |    <0.001 |
|                   Gen_Bit[13].MUXF7_I1                                                              |    <0.001 |
|                   Gen_Bit[14].MUXF7_I1                                                              |    <0.001 |
|                   Gen_Bit[15].MUXF7_I1                                                              |    <0.001 |
|                   Gen_Bit[16].MUXF7_I1                                                              |    <0.001 |
|                   Gen_Bit[17].MUXF7_I1                                                              |    <0.001 |
|                   Gen_Bit[18].MUXF7_I1                                                              |    <0.001 |
|                   Gen_Bit[19].MUXF7_I1                                                              |    <0.001 |
|                   Gen_Bit[1].MUXF7_I1                                                               |    <0.001 |
|                   Gen_Bit[20].MUXF7_I1                                                              |    <0.001 |
|                   Gen_Bit[21].MUXF7_I1                                                              |    <0.001 |
|                   Gen_Bit[22].MUXF7_I1                                                              |    <0.001 |
|                   Gen_Bit[23].MUXF7_I1                                                              |    <0.001 |
|                   Gen_Bit[24].MUXF7_I1                                                              |    <0.001 |
|                   Gen_Bit[25].MUXF7_I1                                                              |    <0.001 |
|                   Gen_Bit[26].MUXF7_I1                                                              |    <0.001 |
|                   Gen_Bit[27].MUXF7_I1                                                              |    <0.001 |
|                   Gen_Bit[28].MUXF7_I1                                                              |    <0.001 |
|                   Gen_Bit[29].MUXF7_I1                                                              |    <0.001 |
|                   Gen_Bit[2].MUXF7_I1                                                               |    <0.001 |
|                   Gen_Bit[30].MUXF7_I1                                                              |    <0.001 |
|                   Gen_Bit[31].MUXF7_I1                                                              |    <0.001 |
|                   Gen_Bit[3].MUXF7_I1                                                               |    <0.001 |
|                   Gen_Bit[4].MUXF7_I1                                                               |    <0.001 |
|                   Gen_Bit[5].MUXF7_I1                                                               |    <0.001 |
|                   Gen_Bit[6].MUXF7_I1                                                               |    <0.001 |
|                   Gen_Bit[7].MUXF7_I1                                                               |    <0.001 |
|                   Gen_Bit[8].MUXF7_I1                                                               |    <0.001 |
|                   Gen_Bit[9].MUXF7_I1                                                               |    <0.001 |
|                 PVR_I                                                                               |    <0.001 |
|                 Register_File_I                                                                     |    <0.001 |
|                   Using_LUT6.All_RAM32M[0].ram32m_i                                                 |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_LUT6.All_RAM32M[10].ram32m_i                                                |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_LUT6.All_RAM32M[11].ram32m_i                                                |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_LUT6.All_RAM32M[12].ram32m_i                                                |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_LUT6.All_RAM32M[13].ram32m_i                                                |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_LUT6.All_RAM32M[14].ram32m_i                                                |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_LUT6.All_RAM32M[15].ram32m_i                                                |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_LUT6.All_RAM32M[1].ram32m_i                                                 |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_LUT6.All_RAM32M[2].ram32m_i                                                 |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_LUT6.All_RAM32M[3].ram32m_i                                                 |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_LUT6.All_RAM32M[4].ram32m_i                                                 |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_LUT6.All_RAM32M[5].ram32m_i                                                 |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_LUT6.All_RAM32M[6].ram32m_i                                                 |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_LUT6.All_RAM32M[7].ram32m_i                                                 |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_LUT6.All_RAM32M[8].ram32m_i                                                 |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_LUT6.All_RAM32M[9].ram32m_i                                                 |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                 Shift_Logic_Module_I                                                                |     0.000 |
|                 Using_DAXI_ALU_Carry.Direct_MUXCY_I                                                 |    <0.001 |
|                 Using_DAXI_ALU_Carry.Post_MUXCY_I                                                   |     0.000 |
|                 Using_DAXI_ALU_Carry.direct_lut_INST                                                |     0.000 |
|                 Using_Div_Unit.Div_unit_I1                                                          |     0.001 |
|                   D_Handle[0].MUXCY_XOR_I                                                           |     0.000 |
|                   D_Handle[10].MUXCY_XOR_I                                                          |     0.000 |
|                   D_Handle[11].MUXCY_XOR_I                                                          |    <0.001 |
|                   D_Handle[12].MUXCY_XOR_I                                                          |     0.000 |
|                   D_Handle[13].MUXCY_XOR_I                                                          |     0.000 |
|                   D_Handle[14].MUXCY_XOR_I                                                          |     0.000 |
|                   D_Handle[15].MUXCY_XOR_I                                                          |    <0.001 |
|                   D_Handle[16].MUXCY_XOR_I                                                          |     0.000 |
|                   D_Handle[17].MUXCY_XOR_I                                                          |     0.000 |
|                   D_Handle[18].MUXCY_XOR_I                                                          |     0.000 |
|                   D_Handle[19].MUXCY_XOR_I                                                          |    <0.001 |
|                   D_Handle[1].MUXCY_XOR_I                                                           |     0.000 |
|                   D_Handle[20].MUXCY_XOR_I                                                          |     0.000 |
|                   D_Handle[21].MUXCY_XOR_I                                                          |     0.000 |
|                   D_Handle[22].MUXCY_XOR_I                                                          |     0.000 |
|                   D_Handle[23].MUXCY_XOR_I                                                          |    <0.001 |
|                   D_Handle[24].MUXCY_XOR_I                                                          |     0.000 |
|                   D_Handle[25].MUXCY_XOR_I                                                          |     0.000 |
|                   D_Handle[26].MUXCY_XOR_I                                                          |     0.000 |
|                   D_Handle[27].MUXCY_XOR_I                                                          |    <0.001 |
|                   D_Handle[28].MUXCY_XOR_I                                                          |     0.000 |
|                   D_Handle[29].MUXCY_XOR_I                                                          |     0.000 |
|                   D_Handle[2].MUXCY_XOR_I                                                           |     0.000 |
|                   D_Handle[30].MUXCY_XOR_I                                                          |     0.000 |
|                   D_Handle[31].MUXCY_XOR_I                                                          |    <0.001 |
|                   D_Handle[3].MUXCY_XOR_I                                                           |    <0.001 |
|                   D_Handle[4].MUXCY_XOR_I                                                           |     0.000 |
|                   D_Handle[5].MUXCY_XOR_I                                                           |     0.000 |
|                   D_Handle[6].MUXCY_XOR_I                                                           |     0.000 |
|                   D_Handle[7].MUXCY_XOR_I                                                           |    <0.001 |
|                   D_Handle[8].MUXCY_XOR_I                                                           |     0.000 |
|                   D_Handle[9].MUXCY_XOR_I                                                           |     0.000 |
|                   New_Q_Handle[0].MUXCY_XOR_I                                                       |    <0.001 |
|                   New_Q_Handle[0].New_Q_LUT4                                                        |    <0.001 |
|                   New_Q_Handle[10].MUXCY_XOR_I                                                      |     0.000 |
|                   New_Q_Handle[10].New_Q_LUT4                                                       |    <0.001 |
|                   New_Q_Handle[11].MUXCY_XOR_I                                                      |    <0.001 |
|                   New_Q_Handle[11].New_Q_LUT4                                                       |    <0.001 |
|                   New_Q_Handle[12].MUXCY_XOR_I                                                      |     0.000 |
|                   New_Q_Handle[12].New_Q_LUT4                                                       |    <0.001 |
|                   New_Q_Handle[13].MUXCY_XOR_I                                                      |     0.000 |
|                   New_Q_Handle[13].New_Q_LUT4                                                       |    <0.001 |
|                   New_Q_Handle[14].MUXCY_XOR_I                                                      |     0.000 |
|                   New_Q_Handle[14].New_Q_LUT4                                                       |    <0.001 |
|                   New_Q_Handle[15].MUXCY_XOR_I                                                      |    <0.001 |
|                   New_Q_Handle[15].New_Q_LUT4                                                       |    <0.001 |
|                   New_Q_Handle[16].MUXCY_XOR_I                                                      |     0.000 |
|                   New_Q_Handle[16].New_Q_LUT4                                                       |    <0.001 |
|                   New_Q_Handle[17].MUXCY_XOR_I                                                      |     0.000 |
|                   New_Q_Handle[17].New_Q_LUT4                                                       |    <0.001 |
|                   New_Q_Handle[18].MUXCY_XOR_I                                                      |     0.000 |
|                   New_Q_Handle[18].New_Q_LUT4                                                       |    <0.001 |
|                   New_Q_Handle[19].MUXCY_XOR_I                                                      |    <0.001 |
|                   New_Q_Handle[19].New_Q_LUT4                                                       |    <0.001 |
|                   New_Q_Handle[1].MUXCY_XOR_I                                                       |     0.000 |
|                   New_Q_Handle[1].New_Q_LUT4                                                        |    <0.001 |
|                   New_Q_Handle[20].MUXCY_XOR_I                                                      |     0.000 |
|                   New_Q_Handle[20].New_Q_LUT4                                                       |    <0.001 |
|                   New_Q_Handle[21].MUXCY_XOR_I                                                      |     0.000 |
|                   New_Q_Handle[21].New_Q_LUT4                                                       |    <0.001 |
|                   New_Q_Handle[22].MUXCY_XOR_I                                                      |     0.000 |
|                   New_Q_Handle[22].New_Q_LUT4                                                       |    <0.001 |
|                   New_Q_Handle[23].MUXCY_XOR_I                                                      |    <0.001 |
|                   New_Q_Handle[23].New_Q_LUT4                                                       |    <0.001 |
|                   New_Q_Handle[24].MUXCY_XOR_I                                                      |     0.000 |
|                   New_Q_Handle[24].New_Q_LUT4                                                       |    <0.001 |
|                   New_Q_Handle[25].MUXCY_XOR_I                                                      |     0.000 |
|                   New_Q_Handle[25].New_Q_LUT4                                                       |    <0.001 |
|                   New_Q_Handle[26].MUXCY_XOR_I                                                      |     0.000 |
|                   New_Q_Handle[26].New_Q_LUT4                                                       |    <0.001 |
|                   New_Q_Handle[27].MUXCY_XOR_I                                                      |    <0.001 |
|                   New_Q_Handle[27].New_Q_LUT4                                                       |    <0.001 |
|                   New_Q_Handle[28].MUXCY_XOR_I                                                      |     0.000 |
|                   New_Q_Handle[28].New_Q_LUT4                                                       |    <0.001 |
|                   New_Q_Handle[29].MUXCY_XOR_I                                                      |     0.000 |
|                   New_Q_Handle[29].New_Q_LUT4                                                       |    <0.001 |
|                   New_Q_Handle[2].MUXCY_XOR_I                                                       |     0.000 |
|                   New_Q_Handle[2].New_Q_LUT4                                                        |    <0.001 |
|                   New_Q_Handle[30].MUXCY_XOR_I                                                      |     0.000 |
|                   New_Q_Handle[30].New_Q_LUT4                                                       |    <0.001 |
|                   New_Q_Handle[31].MUXCY_XOR_I                                                      |    <0.001 |
|                   New_Q_Handle[31].New_Q_LUT4                                                       |    <0.001 |
|                   New_Q_Handle[3].MUXCY_XOR_I                                                       |    <0.001 |
|                   New_Q_Handle[3].New_Q_LUT4                                                        |    <0.001 |
|                   New_Q_Handle[4].MUXCY_XOR_I                                                       |     0.000 |
|                   New_Q_Handle[4].New_Q_LUT4                                                        |    <0.001 |
|                   New_Q_Handle[5].MUXCY_XOR_I                                                       |     0.000 |
|                   New_Q_Handle[5].New_Q_LUT4                                                        |    <0.001 |
|                   New_Q_Handle[6].MUXCY_XOR_I                                                       |     0.000 |
|                   New_Q_Handle[6].New_Q_LUT4                                                        |    <0.001 |
|                   New_Q_Handle[7].MUXCY_XOR_I                                                       |    <0.001 |
|                   New_Q_Handle[7].New_Q_LUT4                                                        |    <0.001 |
|                   New_Q_Handle[8].MUXCY_XOR_I                                                       |     0.000 |
|                   New_Q_Handle[8].New_Q_LUT4                                                        |    <0.001 |
|                   New_Q_Handle[9].MUXCY_XOR_I                                                       |     0.000 |
|                   New_Q_Handle[9].New_Q_LUT4                                                        |    <0.001 |
|                 Zero_Detect_I                                                                       |    <0.001 |
|                   Part_Of_Zero_Carry_Start                                                          |    <0.001 |
|                   Zero_Detecting[2].I_Part_Of_Zero_Detect                                           |     0.000 |
|                   Zero_Detecting[3].I_Part_Of_Zero_Detect                                           |    <0.001 |
|                   Zero_Detecting[5].I_Part_Of_Zero_Detect                                           |    <0.001 |
|                 exception_registers_I1                                                              |     0.003 |
|                   CarryIn_MUXCY                                                                     |    <0.001 |
|                   Use_LUT6.Mux_Inxt                                                                 |    <0.001 |
|                     Mux_Loop[0].I_MUX_LUT6                                                          |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Mux_Loop[10].I_MUX_LUT6                                                         |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Mux_Loop[11].I_MUX_LUT6                                                         |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Mux_Loop[12].I_MUX_LUT6                                                         |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Mux_Loop[13].I_MUX_LUT6                                                         |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Mux_Loop[14].I_MUX_LUT6                                                         |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Mux_Loop[15].I_MUX_LUT6                                                         |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Mux_Loop[1].I_MUX_LUT6                                                          |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Mux_Loop[2].I_MUX_LUT6                                                          |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Mux_Loop[3].I_MUX_LUT6                                                          |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Mux_Loop[4].I_MUX_LUT6                                                          |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Mux_Loop[5].I_MUX_LUT6                                                          |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Mux_Loop[6].I_MUX_LUT6                                                          |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Mux_Loop[7].I_MUX_LUT6                                                          |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Mux_Loop[8].I_MUX_LUT6                                                          |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Mux_Loop[9].I_MUX_LUT6                                                          |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[0].I_RET_ADDR_WB                                     |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[0].MUXCY_XOR_I                                       |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[0].WB_PC_FDE                                         |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[10].I_RET_ADDR_WB                                    |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[10].MUXCY_XOR_I                                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[10].WB_PC_FDE                                        |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[11].I_RET_ADDR_WB                                    |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[11].MUXCY_XOR_I                                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[11].WB_PC_FDE                                        |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[12].I_RET_ADDR_WB                                    |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[12].MUXCY_XOR_I                                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[12].WB_PC_FDE                                        |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[13].I_RET_ADDR_WB                                    |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[13].MUXCY_XOR_I                                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[13].WB_PC_FDE                                        |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[14].I_RET_ADDR_WB                                    |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[14].MUXCY_XOR_I                                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[14].WB_PC_FDE                                        |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[15].I_RET_ADDR_WB                                    |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[15].MUXCY_XOR_I                                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[15].WB_PC_FDE                                        |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[16].I_RET_ADDR_WB                                    |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[16].MUXCY_XOR_I                                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[16].WB_PC_FDE                                        |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[17].I_RET_ADDR_WB                                    |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[17].MUXCY_XOR_I                                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[17].WB_PC_FDE                                        |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[18].I_RET_ADDR_WB                                    |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[18].MUXCY_XOR_I                                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[18].WB_PC_FDE                                        |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[19].I_RET_ADDR_WB                                    |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[19].MUXCY_XOR_I                                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[19].WB_PC_FDE                                        |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[1].I_RET_ADDR_WB                                     |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[1].MUXCY_XOR_I                                       |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[1].WB_PC_FDE                                         |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[20].I_RET_ADDR_WB                                    |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[20].MUXCY_XOR_I                                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[20].WB_PC_FDE                                        |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[21].I_RET_ADDR_WB                                    |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[21].MUXCY_XOR_I                                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[21].WB_PC_FDE                                        |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[22].I_RET_ADDR_WB                                    |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[22].MUXCY_XOR_I                                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[22].WB_PC_FDE                                        |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[23].I_RET_ADDR_WB                                    |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[23].MUXCY_XOR_I                                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[23].WB_PC_FDE                                        |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[24].I_RET_ADDR_WB                                    |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[24].MUXCY_XOR_I                                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[24].WB_PC_FDE                                        |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[25].I_RET_ADDR_WB                                    |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[25].MUXCY_XOR_I                                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[25].WB_PC_FDE                                        |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[26].I_RET_ADDR_WB                                    |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[26].MUXCY_XOR_I                                      |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[26].WB_PC_FDE                                        |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[27].I_RET_ADDR_WB                                    |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[27].MUXCY_XOR_I                                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[27].WB_PC_FDE                                        |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[28].I_RET_ADDR_WB                                    |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[28].MUXCY_XOR_I                                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[28].WB_PC_FDE                                        |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB                                    |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[29].MUXCY_XOR_I                                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[29].WB_PC_FDE                                        |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[2].I_RET_ADDR_WB                                     |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[2].MUXCY_XOR_I                                       |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDE                                         |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[30].I_RET_ADDR_WB                                    |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[30].MUXCY_XOR_I                                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[30].WB_PC_FDE                                        |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[31].I_RET_ADDR_WB                                    |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[31].MUXCY_XOR_I                                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[31].WB_PC_FDE                                        |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[3].I_RET_ADDR_WB                                     |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[3].MUXCY_XOR_I                                       |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[3].WB_PC_FDE                                         |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[4].I_RET_ADDR_WB                                     |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[4].MUXCY_XOR_I                                       |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[4].WB_PC_FDE                                         |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[5].I_RET_ADDR_WB                                     |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[5].MUXCY_XOR_I                                       |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[5].WB_PC_FDE                                         |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[6].I_RET_ADDR_WB                                     |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[6].MUXCY_XOR_I                                       |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[6].WB_PC_FDE                                         |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[7].I_RET_ADDR_WB                                     |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[7].MUXCY_XOR_I                                       |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[7].WB_PC_FDE                                         |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[8].I_RET_ADDR_WB                                     |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[8].MUXCY_XOR_I                                       |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[8].WB_PC_FDE                                         |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[9].I_RET_ADDR_WB                                     |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[9].MUXCY_XOR_I                                       |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[9].WB_PC_FDE                                         |    <0.001 |
|                 msr_reg_i                                                                           |     0.002 |
|                   MEM_MSR_Bits[17].Using_FDR.MSR_I                                                  |    <0.001 |
|                   MEM_MSR_Bits[18].Using_FDR.MSR_I                                                  |    <0.001 |
|                   MEM_MSR_Bits[19].Using_FDR.MSR_I                                                  |    <0.001 |
|                   MEM_MSR_Bits[20].Using_FDR.MSR_I                                                  |    <0.001 |
|                   MEM_MSR_Bits[22].Using_FDR.MSR_I                                                  |    <0.001 |
|                   MEM_MSR_Bits[23].Using_FDR.MSR_I                                                  |    <0.001 |
|                   MEM_MSR_Bits[24].Using_FDR.MSR_I                                                  |    <0.001 |
|                   MEM_MSR_Bits[25].Using_FDR.MSR_I                                                  |    <0.001 |
|                   MEM_MSR_Bits[26].Using_FDR.MSR_I                                                  |    <0.001 |
|                   MEM_MSR_Bits[28].Using_FDR.MSR_I                                                  |    <0.001 |
|                   MEM_MSR_Bits[29].Using_FDR.MSR_I                                                  |    <0.001 |
|                   MEM_MSR_Bits[30].Using_FDR.MSR_I                                                  |    <0.001 |
|                   OF_EX_MSR_Bits[17].Using_FDR.MSR_ex_I                                             |    <0.001 |
|                   OF_EX_MSR_Bits[18].Using_FDR.MSR_ex_I                                             |     0.002 |
|                   OF_EX_MSR_Bits[19].Using_FDR.MSR_ex_I                                             |    <0.001 |
|                   OF_EX_MSR_Bits[20].Using_FDR.MSR_ex_I                                             |    <0.001 |
|                   OF_EX_MSR_Bits[22].Using_FDR.MSR_ex_I                                             |    <0.001 |
|                   OF_EX_MSR_Bits[22].Using_FDR.MSR_of_I                                             |    <0.001 |
|                   OF_EX_MSR_Bits[23].Using_FDR.MSR_ex_I                                             |    <0.001 |
|                   OF_EX_MSR_Bits[24].Using_FDR.MSR_ex_I                                             |    <0.001 |
|                   OF_EX_MSR_Bits[25].Using_FDR.MSR_ex_I                                             |    <0.001 |
|                   OF_EX_MSR_Bits[26].Using_FDR.MSR_ex_I                                             |    <0.001 |
|                   OF_EX_MSR_Bits[28].Using_FDR.MSR_ex_I                                             |    <0.001 |
|                   OF_EX_MSR_Bits[28].Using_FDR.MSR_of_I                                             |    <0.001 |
|                   OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I                                             |    <0.001 |
|                   OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I                                             |    <0.001 |
|                   OF_EX_MSR_Bits[30].Using_FDR.MSR_of_I                                             |    <0.001 |
|               Decode_I                                                                              |     0.011 |
|                 PC_Module_I                                                                         |     0.002 |
|                   Instruction_Prefetch_Mux[0].Gen_Instr_DFF                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[0].PC_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[10].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[10].PC_Mux_MUXF7                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[11].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[11].PC_Mux_MUXF7                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[12].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[12].PC_Mux_MUXF7                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[13].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[13].PC_Mux_MUXF7                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[14].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[14].PC_Mux_MUXF7                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[15].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[15].PC_Mux_MUXF7                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[16].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[16].PC_Mux_MUXF7                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[17].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[17].PC_Mux_MUXF7                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[18].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[18].PC_Mux_MUXF7                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[19].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[19].PC_Mux_MUXF7                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[1].Gen_Instr_DFF                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[1].PC_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[20].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[20].PC_Mux_MUXF7                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[21].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[21].PC_Mux_MUXF7                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[22].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[22].PC_Mux_MUXF7                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[23].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[23].PC_Mux_MUXF7                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[24].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[24].PC_Mux_MUXF7                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[25].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[25].PC_Mux_MUXF7                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[26].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[26].PC_Mux_MUXF7                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[27].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[27].PC_Mux_MUXF7                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[28].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[28].PC_Mux_MUXF7                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[29].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[29].PC_Mux_MUXF7                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[2].Gen_Instr_DFF                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[2].PC_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[30].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[30].PC_Mux_MUXF7                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[31].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[31].PC_Mux_MUXF7                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[3].Gen_Instr_DFF                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[3].PC_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[4].Gen_Instr_DFF                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[4].PC_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[5].Gen_Instr_DFF                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[5].PC_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[6].Gen_Instr_DFF                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[6].PC_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[7].Gen_Instr_DFF                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[7].PC_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[8].Gen_Instr_DFF                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[8].PC_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[9].Gen_Instr_DFF                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[9].PC_Mux_MUXF7                                          |    <0.001 |
|                   Using_FPGA.Incr_PC[0].MUXCY_XOR_I                                                 |    <0.001 |
|                   Using_FPGA.Incr_PC[10].MUXCY_XOR_I                                                |     0.000 |
|                   Using_FPGA.Incr_PC[11].MUXCY_XOR_I                                                |     0.000 |
|                   Using_FPGA.Incr_PC[12].MUXCY_XOR_I                                                |     0.000 |
|                   Using_FPGA.Incr_PC[13].MUXCY_XOR_I                                                |    <0.001 |
|                   Using_FPGA.Incr_PC[14].MUXCY_XOR_I                                                |     0.000 |
|                   Using_FPGA.Incr_PC[15].MUXCY_XOR_I                                                |     0.000 |
|                   Using_FPGA.Incr_PC[16].MUXCY_XOR_I                                                |     0.000 |
|                   Using_FPGA.Incr_PC[17].MUXCY_XOR_I                                                |    <0.001 |
|                   Using_FPGA.Incr_PC[18].MUXCY_XOR_I                                                |     0.000 |
|                   Using_FPGA.Incr_PC[19].MUXCY_XOR_I                                                |     0.000 |
|                   Using_FPGA.Incr_PC[1].MUXCY_XOR_I                                                 |    <0.001 |
|                   Using_FPGA.Incr_PC[20].MUXCY_XOR_I                                                |     0.000 |
|                   Using_FPGA.Incr_PC[21].MUXCY_XOR_I                                                |    <0.001 |
|                   Using_FPGA.Incr_PC[22].MUXCY_XOR_I                                                |     0.000 |
|                   Using_FPGA.Incr_PC[23].MUXCY_XOR_I                                                |     0.000 |
|                   Using_FPGA.Incr_PC[24].MUXCY_XOR_I                                                |     0.000 |
|                   Using_FPGA.Incr_PC[25].MUXCY_XOR_I                                                |    <0.001 |
|                   Using_FPGA.Incr_PC[26].MUXCY_XOR_I                                                |     0.000 |
|                   Using_FPGA.Incr_PC[27].MUXCY_XOR_I                                                |     0.000 |
|                   Using_FPGA.Incr_PC[28].MUXCY_XOR_I                                                |     0.000 |
|                   Using_FPGA.Incr_PC[29].MUXCY_XOR_I                                                |    <0.001 |
|                   Using_FPGA.Incr_PC[2].MUXCY_XOR_I                                                 |     0.000 |
|                   Using_FPGA.Incr_PC[3].MUXCY_XOR_I                                                 |     0.000 |
|                   Using_FPGA.Incr_PC[4].MUXCY_XOR_I                                                 |     0.000 |
|                   Using_FPGA.Incr_PC[5].MUXCY_XOR_I                                                 |    <0.001 |
|                   Using_FPGA.Incr_PC[6].MUXCY_XOR_I                                                 |     0.000 |
|                   Using_FPGA.Incr_PC[7].MUXCY_XOR_I                                                 |     0.000 |
|                   Using_FPGA.Incr_PC[8].MUXCY_XOR_I                                                 |    <0.001 |
|                   Using_FPGA.Incr_PC[9].MUXCY_XOR_I                                                 |    <0.001 |
|                 PreFetch_Buffer_I1                                                                  |     0.004 |
|                   Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                                                |    <0.001 |
|                   Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                                            |    <0.001 |
|                   Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                                                |    <0.001 |
|                   Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                                            |    <0.001 |
|                   Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                                                |    <0.001 |
|                   Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                                            |    <0.001 |
|                   Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                                                |    <0.001 |
|                   Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                                            |    <0.001 |
|                   Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6                   |    <0.001 |
|                   Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7                               |    <0.001 |
|                   Instruction_Prefetch_Mux[0].Gen_Instr_DFF                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[0].Instr_Mux_MUXF7                                       |    <0.001 |
|                   Instruction_Prefetch_Mux[10].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[11].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[11].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[12].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[13].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[14].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[14].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[15].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[16].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[16].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[17].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[17].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[18].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[18].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[19].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[19].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[1].Gen_Instr_DFF                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[1].Instr_Mux_MUXF7                                       |    <0.001 |
|                   Instruction_Prefetch_Mux[20].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[20].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[21].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[22].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[22].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[23].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[24].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[24].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[25].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[26].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[27].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[27].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[28].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[28].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[29].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[29].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[2].Gen_Instr_DFF                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7                                       |    <0.001 |
|                   Instruction_Prefetch_Mux[30].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[31].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[31].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[32].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[33].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[34].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[35].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[36].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[37].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[38].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[38].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[39].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[39].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[3].Gen_Instr_DFF                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7                                       |    <0.001 |
|                   Instruction_Prefetch_Mux[40].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[40].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[41].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[41].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[42].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[43].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[43].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[44].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[44].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[45].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[45].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[46].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[46].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[4].Gen_Instr_DFF                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7                                       |    <0.001 |
|                   Instruction_Prefetch_Mux[5].Gen_Instr_DFF                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[5].Instr_Mux_MUXF7                                       |    <0.001 |
|                   Instruction_Prefetch_Mux[6].Gen_Instr_DFF                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7                                       |    <0.001 |
|                   Instruction_Prefetch_Mux[7].Gen_Instr_DFF                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7                                       |    <0.001 |
|                   Instruction_Prefetch_Mux[8].Gen_Instr_DFF                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7                                       |    <0.001 |
|                   Instruction_Prefetch_Mux[9].Gen_Instr_DFF                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7                                       |    <0.001 |
|                   Last_Sel_DFF                                                                      |    <0.001 |
|                   Mux_Select_Empty_LUT6                                                             |    <0.001 |
|                   Mux_Select_OF_Valid_LUT6                                                          |    <0.001 |
|                   OF_Valid_DFF                                                                      |    <0.001 |
|                 Use_MuxCy[10].OF_Piperun_Stage                                                      |     0.000 |
|                   MUXCY_I                                                                           |     0.000 |
|                 Use_MuxCy[11].OF_Piperun_Stage                                                      |    <0.001 |
|                   MUXCY_I                                                                           |    <0.001 |
|                 Use_MuxCy[1].OF_Piperun_Stage                                                       |    <0.001 |
|                   MUXCY_I                                                                           |    <0.001 |
|                 Use_MuxCy[2].OF_Piperun_Stage                                                       |    <0.001 |
|                   MUXCY_I                                                                           |    <0.001 |
|                 Use_MuxCy[3].OF_Piperun_Stage                                                       |    <0.001 |
|                   MUXCY_I                                                                           |    <0.001 |
|                 Use_MuxCy[4].OF_Piperun_Stage                                                       |     0.000 |
|                   MUXCY_I                                                                           |     0.000 |
|                 Use_MuxCy[5].OF_Piperun_Stage                                                       |    <0.001 |
|                   MUXCY_I                                                                           |    <0.001 |
|                 Use_MuxCy[6].OF_Piperun_Stage                                                       |     0.000 |
|                   MUXCY_I                                                                           |     0.000 |
|                 Use_MuxCy[7].OF_Piperun_Stage                                                       |     0.000 |
|                   MUXCY_I                                                                           |     0.000 |
|                 Use_MuxCy[8].OF_Piperun_Stage                                                       |     0.000 |
|                   MUXCY_I                                                                           |     0.000 |
|                 Use_MuxCy[9].OF_Piperun_Stage                                                       |    <0.001 |
|                   MUXCY_I                                                                           |    <0.001 |
|                 Using_FPGA.Gen_Bits[27].MEM_EX_Result_Inst                                          |    <0.001 |
|                 Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst                                          |    <0.001 |
|                 Using_FPGA.Gen_Bits[29].MEM_EX_Result_Inst                                          |    <0.001 |
|                 Using_FPGA.Gen_Bits[30].MEM_EX_Result_Inst                                          |    <0.001 |
|                 Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst                                          |    <0.001 |
|                 Using_FPGA_2.ex_byte_access_i_Inst                                                  |    <0.001 |
|                 Using_FPGA_2.ex_doublet_access_i_Inst                                               |    <0.001 |
|                 Using_FPGA_2.ex_is_load_instr_Inst                                                  |    <0.001 |
|                 Using_FPGA_2.ex_is_lwx_instr_Inst                                                   |    <0.001 |
|                 Using_FPGA_2.ex_is_swx_instr_Inst                                                   |    <0.001 |
|                 Using_FPGA_2.ex_load_store_instr_Inst                                               |    <0.001 |
|                 Using_FPGA_2.ex_reverse_mem_access_inst                                             |    <0.001 |
|                 Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst                                            |    <0.001 |
|                 Using_FPGA_3.of_clear_MSR_BIP_hold_Inst                                             |    <0.001 |
|                 Using_FPGA_4.of_read_ex_write_op1_conflict_INST1                                    |    <0.001 |
|                 Using_FPGA_4.of_read_ex_write_op1_conflict_INST2                                    |    <0.001 |
|                 Using_FPGA_4.of_read_ex_write_op2_conflict_INST1                                    |    <0.001 |
|                 Using_FPGA_4.of_read_ex_write_op2_conflict_INST2                                    |    <0.001 |
|                 Using_FPGA_4.of_read_ex_write_op3_conflict_INST1                                    |    <0.001 |
|                 Using_FPGA_4.of_read_ex_write_op3_conflict_INST2                                    |    <0.001 |
|                 Using_FPGA_4.of_read_mem_write_op1_conflict_INST1                                   |    <0.001 |
|                 Using_FPGA_4.of_read_mem_write_op1_conflict_INST2                                   |    <0.001 |
|                 Using_FPGA_4.of_read_mem_write_op2_conflict_INST1                                   |    <0.001 |
|                 Using_FPGA_4.of_read_mem_write_op2_conflict_INST2                                   |    <0.001 |
|                 Using_FPGA_4.of_read_mem_write_op3_conflict_INST1                                   |    <0.001 |
|                 Using_FPGA_4.of_read_mem_write_op3_conflict_INST2                                   |    <0.001 |
|                 Using_ICache_Carry_Chain.Using_Latch_AS_Logic.AND2B1L_I1                            |    <0.001 |
|                 Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_and                                 |    <0.001 |
|                   MUXCY_I                                                                           |    <0.001 |
|                 Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_or                                  |     0.000 |
|                   MUXCY_I                                                                           |     0.000 |
|                 Using_ICache_Carry_Chain.ib_addr_strobe_ii_carry_and                                |     0.000 |
|                   MUXCY_I                                                                           |     0.000 |
|                 Using_ICache_Carry_Chain.ib_ready_MMU_carry_or                                      |    <0.001 |
|                   MUXCY_I                                                                           |    <0.001 |
|                 Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1                                    |    <0.001 |
|                   MUXCY_I                                                                           |    <0.001 |
|                 Using_PC_Incr_Prot.if_pc_incr_carry_and_2                                           |    <0.001 |
|                   MUXCY_I                                                                           |    <0.001 |
|                 if_pc_incr_carry_and_0                                                              |    <0.001 |
|                   MUXCY_I                                                                           |    <0.001 |
|                 if_pc_incr_carry_and_3                                                              |     0.000 |
|                   MUXCY_I                                                                           |     0.000 |
|                 jump_logic_I1                                                                       |     0.002 |
|                   MUXCY_JUMP_CARRY                                                                  |     0.000 |
|                   MUXCY_JUMP_CARRY2                                                                 |    <0.001 |
|                   MUXCY_JUMP_CARRY3                                                                 |    <0.001 |
|                   MUXCY_JUMP_CARRY4                                                                 |    <0.001 |
|                   MUXCY_JUMP_CARRY5                                                                 |    <0.001 |
|                   MUXCY_JUMP_CARRY6                                                                 |     0.002 |
|                 mem_PipeRun_carry_and                                                               |    <0.001 |
|                   MUXCY_I                                                                           |    <0.001 |
|                 mem_wait_on_ready_N_carry_or                                                        |    <0.001 |
|                   MUXCY_I                                                                           |    <0.001 |
|               MMU_I                                                                                 |     0.010 |
|                 Using_TLBS.DTLB_I                                                                   |     0.001 |
|                   Lookup_Shadow_Reg[0].No_C_STORE_TID.Mask_bits_compare                             |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[10].carry_and_I1                                                    |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[11].carry_and_I1                                                    |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[12].carry_and_I1                                                    |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[13].carry_and_I1                                                    |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[1].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[2].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[3].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[4].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[5].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[6].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[7].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[8].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[9].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                   Lookup_Shadow_Reg[0].No_C_STORE_TID.direct_compare                                |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[1].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[2].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                   Lookup_Shadow_Reg[0].No_C_STORE_TID.direct_en_carry                               |    <0.001 |
|                     MUXCY_I                                                                         |    <0.001 |
|                   Lookup_Shadow_Reg[0].Using_Extra_Carry.MUXCY_EXTRA_I                              |    <0.001 |
|                   Lookup_Shadow_Reg[1].No_C_STORE_TID.Mask_bits_compare                             |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[10].carry_and_I1                                                    |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[11].carry_and_I1                                                    |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[12].carry_and_I1                                                    |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[13].carry_and_I1                                                    |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[1].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[2].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[3].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[4].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[5].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[6].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[7].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[8].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[9].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                   Lookup_Shadow_Reg[1].No_C_STORE_TID.direct_compare                                |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[1].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[2].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                   Lookup_Shadow_Reg[1].No_C_STORE_TID.direct_en_carry                               |    <0.001 |
|                     MUXCY_I                                                                         |    <0.001 |
|                   Lookup_Shadow_Reg[1].Using_Extra_Carry.MUXCY_EXTRA_I                              |    <0.001 |
|                   Lookup_Shadow_Reg[2].No_C_STORE_TID.Mask_bits_compare                             |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[10].carry_and_I1                                                    |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[11].carry_and_I1                                                    |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[12].carry_and_I1                                                    |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[13].carry_and_I1                                                    |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[1].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[2].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[3].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[4].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[5].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[6].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[7].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[8].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[9].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                   Lookup_Shadow_Reg[2].No_C_STORE_TID.direct_compare                                |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[1].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[2].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                   Lookup_Shadow_Reg[2].No_C_STORE_TID.direct_en_carry                               |    <0.001 |
|                     MUXCY_I                                                                         |    <0.001 |
|                   Lookup_Shadow_Reg[2].Using_Extra_Carry.MUXCY_EXTRA_I                              |    <0.001 |
|                   Lookup_Shadow_Reg[3].No_C_STORE_TID.Mask_bits_compare                             |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[10].carry_and_I1                                                    |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[11].carry_and_I1                                                    |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[12].carry_and_I1                                                    |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[13].carry_and_I1                                                    |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[1].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[2].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[3].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[4].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[5].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[6].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[7].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[8].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[9].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                   Lookup_Shadow_Reg[3].No_C_STORE_TID.direct_compare                                |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[1].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[2].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                   Lookup_Shadow_Reg[3].No_C_STORE_TID.direct_en_carry                               |    <0.001 |
|                     MUXCY_I                                                                         |    <0.001 |
|                   Lookup_Shadow_Reg[3].Using_Extra_Carry.MUXCY_EXTRA_I                              |    <0.001 |
|                   Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[0].TLBLO_Mux_MUXF7                          |    <0.001 |
|                   Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[10].TLBLO_Mux_MUXF7                         |    <0.001 |
|                   Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[11].TLBLO_Mux_MUXF7                         |    <0.001 |
|                   Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[12].TLBLO_Mux_MUXF7                         |    <0.001 |
|                   Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[13].TLBLO_Mux_MUXF7                         |    <0.001 |
|                   Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[14].TLBLO_Mux_MUXF7                         |    <0.001 |
|                   Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[15].TLBLO_Mux_MUXF7                         |    <0.001 |
|                   Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[16].TLBLO_Mux_MUXF7                         |    <0.001 |
|                   Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[17].TLBLO_Mux_MUXF7                         |    <0.001 |
|                   Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[18].TLBLO_Mux_MUXF7                         |    <0.001 |
|                   Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[19].TLBLO_Mux_MUXF7                         |    <0.001 |
|                   Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[1].TLBLO_Mux_MUXF7                          |    <0.001 |
|                   Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[20].TLBLO_Mux_MUXF7                         |    <0.001 |
|                   Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[21].TLBLO_Mux_MUXF7                         |    <0.001 |
|                   Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[22].TLBLO_Mux_MUXF7                         |    <0.001 |
|                   Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[23].TLBLO_Mux_MUXF7                         |    <0.001 |
|                   Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[24].TLBLO_Mux_MUXF7                         |    <0.001 |
|                   Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[2].TLBLO_Mux_MUXF7                          |    <0.001 |
|                   Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[3].TLBLO_Mux_MUXF7                          |    <0.001 |
|                   Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[4].TLBLO_Mux_MUXF7                          |    <0.001 |
|                   Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[5].TLBLO_Mux_MUXF7                          |    <0.001 |
|                   Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[6].TLBLO_Mux_MUXF7                          |    <0.001 |
|                   Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[7].TLBLO_Mux_MUXF7                          |    <0.001 |
|                   Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[8].TLBLO_Mux_MUXF7                          |    <0.001 |
|                   Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[9].TLBLO_Mux_MUXF7                          |    <0.001 |
|                 Using_TLBS.ITLB_I                                                                   |    <0.001 |
|                   Lookup_Shadow_Reg[0].No_C_STORE_TID.Mask_bits_compare                             |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[10].carry_and_I1                                                    |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[11].carry_and_I1                                                    |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[12].carry_and_I1                                                    |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[13].carry_and_I1                                                    |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[1].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[2].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[3].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[4].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[5].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[6].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[7].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[8].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[9].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                   Lookup_Shadow_Reg[0].No_C_STORE_TID.direct_compare                                |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[1].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[2].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                   Lookup_Shadow_Reg[0].No_C_STORE_TID.direct_en_carry                               |    <0.001 |
|                     MUXCY_I                                                                         |    <0.001 |
|                   Lookup_Shadow_Reg[0].Using_Extra_Carry.MUXCY_EXTRA_I                              |    <0.001 |
|                   Lookup_Shadow_Reg[1].No_C_STORE_TID.Mask_bits_compare                             |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[10].carry_and_I1                                                    |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[11].carry_and_I1                                                    |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[12].carry_and_I1                                                    |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[13].carry_and_I1                                                    |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[1].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[2].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[3].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[4].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[5].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[6].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[7].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[8].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[9].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                   Lookup_Shadow_Reg[1].No_C_STORE_TID.direct_compare                                |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[1].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[2].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                   Lookup_Shadow_Reg[1].No_C_STORE_TID.direct_en_carry                               |    <0.001 |
|                     MUXCY_I                                                                         |    <0.001 |
|                   Lookup_Shadow_Reg[1].Using_Extra_Carry.MUXCY_EXTRA_I                              |    <0.001 |
|                 Using_TLBS.UTLB_I                                                                   |     0.006 |
|                   Hit_DirectA_carry                                                                 |    <0.001 |
|                     MUXCY_I                                                                         |    <0.001 |
|                   Hit_DirectB_carry                                                                 |    <0.001 |
|                     MUXCY_I                                                                         |    <0.001 |
|                   MMU_UTLB_RAM_I                                                                    |     0.006 |
|                   eqa1_carry_compare                                                                |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                     The_Compare[1].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                     The_Compare[2].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                   eqa1_carry_compare_mask                                                           |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                     The_Compare[1].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                     The_Compare[2].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[3].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                   eqa2_carry_compare_mask_I1                                                        |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[1].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[2].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                     The_Compare[3].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                     The_Compare[4].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                     The_Compare[5].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[6].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                     The_Compare[7].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                   eqa3_carry_compare_mask_I1                                                        |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[1].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                   eqapid_carry_compare_mask_I1                                                      |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[1].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                     The_Compare[2].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                     The_Compare[3].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                     The_Compare[4].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[5].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                     The_Compare[6].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                     The_Compare[7].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                   eqb1_carry_compare                                                                |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                     The_Compare[1].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                   eqb2_carry_compare                                                                |     0.000 |
|                     The_Compare[0].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                   eqb2_carry_compare_mask                                                           |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[1].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[2].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                     The_Compare[3].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                   eqb3_carry_compare_mask_I1                                                        |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                     The_Compare[1].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                     The_Compare[2].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                     The_Compare[3].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[4].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                     The_Compare[5].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                     The_Compare[6].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                     The_Compare[7].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[8].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                     The_Compare[9].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                   eqbpid_carry_compare_mask_I1                                                      |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                     The_Compare[1].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                     The_Compare[2].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                     The_Compare[3].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[4].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                     The_Compare[5].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                     The_Compare[6].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                     The_Compare[7].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|               Use_DBUS.DAXI_Interface_I1                                                            |    <0.001 |
|               Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1                                              |    <0.001 |
|               Use_Debug_Logic.Master_Core.Debug_Perf                                                |     0.001 |
|                 Serial_Dbg_Intf.SRL16E_1                                                            |    <0.001 |
|                 Serial_Dbg_Intf.SRL16E_2                                                            |    <0.001 |
|                 Serial_Dbg_Intf.SRL16E_3                                                            |    <0.001 |
|                 Serial_Dbg_Intf.SRL16E_4                                                            |    <0.001 |
|                 Serial_Dbg_Intf.SRL16E_7                                                            |    <0.001 |
|                 Serial_Dbg_Intf.SRL16E_8                                                            |    <0.001 |
|                 Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I                               |    <0.001 |
|                 Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I                               |    <0.001 |
|                 Serial_Dbg_Intf.The_Cache_Addresses[3].SRL16E_Cache_I                               |    <0.001 |
|                 Serial_Dbg_Intf.The_Cache_Addresses[4].SRL16E_Cache_I                               |    <0.001 |
|                 Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I                               |    <0.001 |
|                 Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I                               |    <0.001 |
|                 Serial_Dbg_Intf.The_Cache_Addresses[7].SRL16E_Cache_I                               |    <0.001 |
|                 Serial_Dbg_Intf.The_Cache_Addresses[8].SRL16E_Cache_I                               |    <0.001 |
|                 Serial_Dbg_Intf.Use_PVR_Full.SRL16E_5                                               |    <0.001 |
|                 Serial_Dbg_Intf.Use_PVR_Full.SRL16E_6                                               |    <0.001 |
|                 Serial_Dbg_Intf.sync_dbg_brk_hit                                                    |    <0.001 |
|                 Serial_Dbg_Intf.sync_dbg_hit                                                        |    <0.001 |
|                   sync_bits[0].sync_bit                                                             |    <0.001 |
|                 Serial_Dbg_Intf.sync_pause                                                          |     0.000 |
|                 Serial_Dbg_Intf.sync_running_clock                                                  |    <0.001 |
|                 Serial_Dbg_Intf.sync_sample                                                         |    <0.001 |
|                   sync_bits[0].sync_bit                                                             |    <0.001 |
|                   sync_bits[1].sync_bit                                                             |    <0.001 |
|                   sync_bits[2].sync_bit                                                             |    <0.001 |
|                   sync_bits[3].sync_bit                                                             |    <0.001 |
|                   sync_bits[4].sync_bit                                                             |    <0.001 |
|                   sync_bits[5].sync_bit                                                             |    <0.001 |
|                   sync_bits[6].sync_bit                                                             |    <0.001 |
|                   sync_bits[9].sync_bit                                                             |    <0.001 |
|                 Serial_Dbg_Intf.sync_sleep                                                          |    <0.001 |
|                 Serial_Dbg_Intf.sync_stop_CPU                                                       |    <0.001 |
|                 Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I                |    <0.001 |
|                   Compare[0].MUXCY_I                                                                |    <0.001 |
|                   Compare[0].SRLC16E_I                                                              |    <0.001 |
|                   Compare[1].MUXCY_I                                                                |     0.000 |
|                   Compare[1].SRLC16E_I                                                              |    <0.001 |
|                   Compare[2].MUXCY_I                                                                |     0.000 |
|                   Compare[2].SRLC16E_I                                                              |    <0.001 |
|                   Compare[3].MUXCY_I                                                                |     0.000 |
|                   Compare[3].SRLC16E_I                                                              |    <0.001 |
|                   Compare[4].MUXCY_I                                                                |    <0.001 |
|                   Compare[4].SRLC16E_I                                                              |    <0.001 |
|                   Compare[5].MUXCY_I                                                                |     0.000 |
|                   Compare[5].SRLC16E_I                                                              |    <0.001 |
|                   Compare[6].MUXCY_I                                                                |     0.000 |
|                   Compare[6].SRLC16E_I                                                              |    <0.001 |
|                   Compare[7].MUXCY_I                                                                |     0.000 |
|                   Compare[7].SRLC16E_I                                                              |    <0.001 |
|                   The_First_BreakPoints.MUXCY_Post                                                  |    <0.001 |
|                 sync_trig_out_0                                                                     |    <0.001 |
|               Using_DCache.Using_WriteThrough.DCache_I1                                             |     0.040 |
|                 DATA_RAM_Module                                                                     |     0.031 |
|                   Using_B36_S2.The_BRAMs[0].RAMB36_I1                                               |     0.002 |
|                   Using_B36_S2.The_BRAMs[10].RAMB36_I1                                              |     0.002 |
|                   Using_B36_S2.The_BRAMs[11].RAMB36_I1                                              |     0.002 |
|                   Using_B36_S2.The_BRAMs[12].RAMB36_I1                                              |     0.002 |
|                   Using_B36_S2.The_BRAMs[13].RAMB36_I1                                              |     0.002 |
|                   Using_B36_S2.The_BRAMs[14].RAMB36_I1                                              |     0.002 |
|                   Using_B36_S2.The_BRAMs[15].RAMB36_I1                                              |     0.002 |
|                   Using_B36_S2.The_BRAMs[1].RAMB36_I1                                               |     0.002 |
|                   Using_B36_S2.The_BRAMs[2].RAMB36_I1                                               |     0.002 |
|                   Using_B36_S2.The_BRAMs[3].RAMB36_I1                                               |     0.002 |
|                   Using_B36_S2.The_BRAMs[4].RAMB36_I1                                               |     0.002 |
|                   Using_B36_S2.The_BRAMs[5].RAMB36_I1                                               |     0.002 |
|                   Using_B36_S2.The_BRAMs[6].RAMB36_I1                                               |     0.002 |
|                   Using_B36_S2.The_BRAMs[7].RAMB36_I1                                               |     0.002 |
|                   Using_B36_S2.The_BRAMs[8].RAMB36_I1                                               |     0.002 |
|                   Using_B36_S2.The_BRAMs[9].RAMB36_I1                                               |     0.002 |
|                 Gen_WE[0].SUM_I                                                                     |    <0.001 |
|                 Gen_WE[1].SUM_I                                                                     |    <0.001 |
|                 Gen_WE[2].SUM_I                                                                     |    <0.001 |
|                 Gen_WE[3].SUM_I                                                                     |    <0.001 |
|                 TAG_RAM_Module                                                                      |     0.006 |
|                   Using_B36_S9.The_BRAMs[0].RAMB36_I1                                               |     0.002 |
|                   Using_B36_S9.The_BRAMs[1].RAMB36_I1                                               |     0.002 |
|                   Using_B36_S9.The_BRAMs[2].RAMB36_I1                                               |     0.002 |
|                 Use_XX_Accesses3.xx_access_read_miss                                                |    <0.001 |
|                   MUXCY_I                                                                           |    <0.001 |
|                 Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or                                |    <0.001 |
|                   MUXCY_I                                                                           |    <0.001 |
|                 Using_Latch_AS_Logic_1.AND2B1L_I1                                                   |    <0.001 |
|                 Using_Latch_AS_Logic_3.AND2B1L_I1                                                   |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Cache_Interface_I1                                 |     0.001 |
|                   Using_AXI.Use_AXI_Write.Addr_bit[0].Addr_bit_FDSE                                 |    <0.001 |
|                   Using_AXI.Use_AXI_Write.Addr_bit[0].Addr_bit_LUT                                  |    <0.001 |
|                   Using_AXI.Use_AXI_Write.Addr_bit[1].Addr_bit_FDSE                                 |    <0.001 |
|                   Using_AXI.Use_AXI_Write.Addr_bit[1].Addr_bit_LUT                                  |    <0.001 |
|                   Using_AXI.Use_AXI_Write.Addr_bit[2].Addr_bit_FDSE                                 |    <0.001 |
|                   Using_AXI.Use_AXI_Write.Addr_bit[2].Addr_bit_LUT                                  |    <0.001 |
|                   Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE                                 |    <0.001 |
|                   Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_LUT                                  |    <0.001 |
|                   Using_AXI.Use_AXI_Write.exist_bit_FDRE                                            |    <0.001 |
|                   Using_AXI.Use_AXI_Write.exist_bit_LUT                                             |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[0].Copy_Mem                           |    <0.001 |
|                   Retarget                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[10].Copy_Mem                          |    <0.001 |
|                   Retarget                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[11].Copy_Mem                          |    <0.001 |
|                   Retarget                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[12].Copy_Mem                          |    <0.001 |
|                   Retarget                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[13].Copy_Mem                          |    <0.001 |
|                   Retarget                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[14].Copy_Mem                          |    <0.001 |
|                   Retarget                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[15].Copy_Mem                          |    <0.001 |
|                   Retarget                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[16].Copy_Mem                          |    <0.001 |
|                   Retarget                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[17].Copy_Mem                          |    <0.001 |
|                   Retarget                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[18].Copy_Mem                          |    <0.001 |
|                   Retarget                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[19].Copy_Mem                          |    <0.001 |
|                   Retarget                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[1].Copy_Mem                           |    <0.001 |
|                   Retarget                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[20].Copy_Mem                          |    <0.001 |
|                   Retarget                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[21].Copy_Mem                          |    <0.001 |
|                   Retarget                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[22].Copy_Mem                          |    <0.001 |
|                   Retarget                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[23].Copy_Mem                          |    <0.001 |
|                   Retarget                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[24].Copy_Mem                          |    <0.001 |
|                   Retarget                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[25].Copy_Mem                          |    <0.001 |
|                   Retarget                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[26].Copy_Mem                          |    <0.001 |
|                   Retarget                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[27].Copy_Mem                          |    <0.001 |
|                   Retarget                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[28].Copy_Mem                          |    <0.001 |
|                   Retarget                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[29].Copy_Mem                          |    <0.001 |
|                   Retarget                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[2].Copy_Mem                           |    <0.001 |
|                   Retarget                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[30].Copy_Mem                          |    <0.001 |
|                   Retarget                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[31].Copy_Mem                          |    <0.001 |
|                   Retarget                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[3].Copy_Mem                           |    <0.001 |
|                   Retarget                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[4].Copy_Mem                           |    <0.001 |
|                   Retarget                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[5].Copy_Mem                           |    <0.001 |
|                   Retarget                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[6].Copy_Mem                           |    <0.001 |
|                   Retarget                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[7].Copy_Mem                           |    <0.001 |
|                   Retarget                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[8].Copy_Mem                           |    <0.001 |
|                   Retarget                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[9].Copy_Mem                           |    <0.001 |
|                   Retarget                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[0].Gen_Instr_DFF                                      |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[0].Mux_Select_LUT5                                    |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[10].Gen_Instr_DFF                                     |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[10].Mux_Select_LUT5                                   |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[11].Gen_Instr_DFF                                     |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[11].Mux_Select_LUT5                                   |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[12].Gen_Instr_DFF                                     |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[12].Mux_Select_LUT5                                   |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[13].Gen_Instr_DFF                                     |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[13].Mux_Select_LUT5                                   |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[14].Gen_Instr_DFF                                     |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[14].Mux_Select_LUT5                                   |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[15].Gen_Instr_DFF                                     |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[15].Mux_Select_LUT5                                   |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[16].Gen_Instr_DFF                                     |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[16].Mux_Select_LUT5                                   |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[17].Gen_Instr_DFF                                     |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[17].Mux_Select_LUT5                                   |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[18].Gen_Instr_DFF                                     |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[18].Mux_Select_LUT5                                   |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[19].Gen_Instr_DFF                                     |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[19].Mux_Select_LUT5                                   |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[1].Gen_Instr_DFF                                      |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[1].Mux_Select_LUT5                                    |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[20].Gen_Instr_DFF                                     |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[20].Mux_Select_LUT5                                   |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[21].Gen_Instr_DFF                                     |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[21].Mux_Select_LUT5                                   |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[22].Gen_Instr_DFF                                     |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[22].Mux_Select_LUT5                                   |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[23].Gen_Instr_DFF                                     |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[23].Mux_Select_LUT5                                   |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[24].Gen_Instr_DFF                                     |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[24].Mux_Select_LUT5                                   |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[25].Gen_Instr_DFF                                     |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[25].Mux_Select_LUT5                                   |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[26].Gen_Instr_DFF                                     |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[26].Mux_Select_LUT5                                   |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[27].Gen_Instr_DFF                                     |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[27].Mux_Select_LUT5                                   |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[28].Gen_Instr_DFF                                     |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[28].Mux_Select_LUT5                                   |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[29].Gen_Instr_DFF                                     |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[29].Mux_Select_LUT5                                   |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[2].Gen_Instr_DFF                                      |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[2].Mux_Select_LUT5                                    |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[30].Gen_Instr_DFF                                     |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[30].Mux_Select_LUT5                                   |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[31].Gen_Instr_DFF                                     |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[31].Mux_Select_LUT5                                   |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[3].Gen_Instr_DFF                                      |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[3].Mux_Select_LUT5                                    |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[4].Gen_Instr_DFF                                      |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[4].Mux_Select_LUT5                                    |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[5].Gen_Instr_DFF                                      |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[5].Mux_Select_LUT5                                    |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[6].Gen_Instr_DFF                                      |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[6].Mux_Select_LUT5                                    |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[7].Gen_Instr_DFF                                      |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[7].Mux_Select_LUT5                                    |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[8].Gen_Instr_DFF                                      |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[8].Mux_Select_LUT5                                    |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[9].Gen_Instr_DFF                                      |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[9].Mux_Select_LUT5                                    |    <0.001 |
|                 cache_valid_bit_detect_I1                                                           |     0.000 |
|                   Valid_Check_With_4word_Cacheline.lut6_valid_check_carry_and                       |     0.000 |
|                     MUXCY_I                                                                         |     0.000 |
|                 dcache_data_strobe_sel_carry_or_0                                                   |     0.000 |
|                   MUXCY_I                                                                           |     0.000 |
|                 dcache_data_strobe_sel_carry_or_1                                                   |     0.000 |
|                   MUXCY_I                                                                           |     0.000 |
|                 dcache_data_strobe_sel_carry_or_2                                                   |    <0.001 |
|                   MUXCY_I                                                                           |    <0.001 |
|                 mem_read_cache_hit_carry_or                                                         |    <0.001 |
|                   MUXCY_I                                                                           |    <0.001 |
|                 mem_read_cache_hit_direct_carry_and                                                 |    <0.001 |
|                   MUXCY_I                                                                           |    <0.001 |
|                 mem_read_cache_miss_sel_carry_and                                                   |    <0.001 |
|                   MUXCY_I                                                                           |    <0.001 |
|                 mem_tag_hit_comparator                                                              |    <0.001 |
|                   Comp_Carry_Chain[0].MUXCY_I                                                       |    <0.001 |
|                   Comp_Carry_Chain[1].MUXCY_I                                                       |     0.000 |
|                   Comp_Carry_Chain[2].MUXCY_I                                                       |     0.000 |
|                   Comp_Carry_Chain[3].MUXCY_I                                                       |     0.000 |
|                   Comp_Carry_Chain[4].MUXCY_I                                                       |    <0.001 |
|                   Comp_Carry_Chain[5].MUXCY_I                                                       |     0.000 |
|                 mem_tag_miss_comparator                                                             |    <0.001 |
|                   Comp_Carry_Chain[0].MUXCY_I                                                       |    <0.001 |
|                   Comp_Carry_Chain[3].MUXCY_I                                                       |     0.000 |
|                   Comp_Carry_Chain[4].MUXCY_I                                                       |    <0.001 |
|                   Comp_Carry_Chain[5].MUXCY_I                                                       |    <0.001 |
|               Using_Debug.Using_ICache.combined_carry_and_I2                                        |     0.000 |
|                 MUXCY_I                                                                             |     0.000 |
|               Using_Debug.Using_ICache.combined_carry_or_I                                          |     0.000 |
|                 MUXCY_I                                                                             |     0.000 |
|               Using_Debug.Using_ICache.debug_combinded_carry_or_I                                   |    <0.001 |
|                 MUXCY_I                                                                             |    <0.001 |
|               Using_ICache.ICache_I1                                                                |     0.053 |
|                 Cache_Interface_I1                                                                  |     0.001 |
|                 Data_RAM_Module                                                                     |     0.041 |
|                   Using_B36_S2.The_BRAMs[0].RAMB36_I1                                               |     0.003 |
|                   Using_B36_S2.The_BRAMs[10].RAMB36_I1                                              |     0.003 |
|                   Using_B36_S2.The_BRAMs[11].RAMB36_I1                                              |     0.003 |
|                   Using_B36_S2.The_BRAMs[12].RAMB36_I1                                              |     0.003 |
|                   Using_B36_S2.The_BRAMs[13].RAMB36_I1                                              |     0.003 |
|                   Using_B36_S2.The_BRAMs[14].RAMB36_I1                                              |     0.003 |
|                   Using_B36_S2.The_BRAMs[15].RAMB36_I1                                              |     0.003 |
|                   Using_B36_S2.The_BRAMs[1].RAMB36_I1                                               |     0.003 |
|                   Using_B36_S2.The_BRAMs[2].RAMB36_I1                                               |     0.003 |
|                   Using_B36_S2.The_BRAMs[3].RAMB36_I1                                               |     0.003 |
|                   Using_B36_S2.The_BRAMs[4].RAMB36_I1                                               |     0.003 |
|                   Using_B36_S2.The_BRAMs[5].RAMB36_I1                                               |     0.003 |
|                   Using_B36_S2.The_BRAMs[6].RAMB36_I1                                               |     0.003 |
|                   Using_B36_S2.The_BRAMs[7].RAMB36_I1                                               |     0.003 |
|                   Using_B36_S2.The_BRAMs[8].RAMB36_I1                                               |     0.003 |
|                   Using_B36_S2.The_BRAMs[9].RAMB36_I1                                               |     0.003 |
|                 Tag_RAM_Module                                                                      |     0.006 |
|                   Using_B36_S18.The_BRAMs[0].RAMB36_I1                                              |     0.003 |
|                   Using_B36_S18.The_BRAMs[1].RAMB36_I1                                              |     0.003 |
|                 Using_FPGA_FSL_1.tag_hit_comparator                                                 |    <0.001 |
|                   Comp_Carry_Chain[0].MUXCY_I                                                       |     0.000 |
|                   Comp_Carry_Chain[1].MUXCY_I                                                       |     0.000 |
|                   Comp_Carry_Chain[2].MUXCY_I                                                       |     0.000 |
|                   Comp_Carry_Chain[3].MUXCY_I                                                       |    <0.001 |
|                   Comp_Carry_Chain[4].MUXCY_I                                                       |     0.000 |
|                   Comp_Carry_Chain[5].MUXCY_I                                                       |     0.000 |
|                   Comp_Carry_Chain[6].MUXCY_I                                                       |     0.000 |
|                   Comp_Carry_Chain[7].MUXCY_I                                                       |    <0.001 |
|                   Comp_Carry_Chain[8].MUXCY_I                                                       |    <0.001 |
|                   Using_Extra_Carry.MUXCY_EXTRA_I                                                   |    <0.001 |
|                 Using_Stream.stream_cache_I1                                                        |     0.001 |
|                   Addr_Handler[0].MUXCY_XOR_I                                                       |    <0.001 |
|                   Addr_Handler[10].MUXCY_XOR_I                                                      |    <0.001 |
|                   Addr_Handler[11].MUXCY_XOR_I                                                      |    <0.001 |
|                   Addr_Handler[12].MUXCY_XOR_I                                                      |    <0.001 |
|                   Addr_Handler[13].MUXCY_XOR_I                                                      |    <0.001 |
|                   Addr_Handler[14].MUXCY_XOR_I                                                      |    <0.001 |
|                   Addr_Handler[15].MUXCY_XOR_I                                                      |    <0.001 |
|                   Addr_Handler[16].MUXCY_XOR_I                                                      |    <0.001 |
|                   Addr_Handler[17].MUXCY_XOR_I                                                      |    <0.001 |
|                   Addr_Handler[18].MUXCY_XOR_I                                                      |    <0.001 |
|                   Addr_Handler[19].MUXCY_XOR_I                                                      |    <0.001 |
|                   Addr_Handler[1].MUXCY_XOR_I                                                       |    <0.001 |
|                   Addr_Handler[20].MUXCY_XOR_I                                                      |    <0.001 |
|                   Addr_Handler[21].MUXCY_XOR_I                                                      |    <0.001 |
|                   Addr_Handler[22].MUXCY_XOR_I                                                      |    <0.001 |
|                   Addr_Handler[23].MUXCY_XOR_I                                                      |    <0.001 |
|                   Addr_Handler[24].MUXCY_XOR_I                                                      |    <0.001 |
|                   Addr_Handler[25].MUXCY_XOR_I                                                      |    <0.001 |
|                   Addr_Handler[26].MUXCY_XOR_I                                                      |    <0.001 |
|                   Addr_Handler[2].MUXCY_XOR_I                                                       |    <0.001 |
|                   Addr_Handler[3].MUXCY_XOR_I                                                       |    <0.001 |
|                   Addr_Handler[4].MUXCY_XOR_I                                                       |    <0.001 |
|                   Addr_Handler[5].MUXCY_XOR_I                                                       |    <0.001 |
|                   Addr_Handler[6].MUXCY_XOR_I                                                       |    <0.001 |
|                   Addr_Handler[7].MUXCY_XOR_I                                                       |    <0.001 |
|                   Addr_Handler[8].MUXCY_XOR_I                                                       |    <0.001 |
|                   Addr_Handler[9].MUXCY_XOR_I                                                       |    <0.001 |
|                   Next_Addr_Handler[0].MUXCY_XOR_I                                                  |    <0.001 |
|                   Next_Addr_Handler[10].MUXCY_XOR_I                                                 |    <0.001 |
|                   Next_Addr_Handler[11].MUXCY_XOR_I                                                 |    <0.001 |
|                   Next_Addr_Handler[12].MUXCY_XOR_I                                                 |    <0.001 |
|                   Next_Addr_Handler[13].MUXCY_XOR_I                                                 |    <0.001 |
|                   Next_Addr_Handler[14].MUXCY_XOR_I                                                 |    <0.001 |
|                   Next_Addr_Handler[15].MUXCY_XOR_I                                                 |    <0.001 |
|                   Next_Addr_Handler[16].MUXCY_XOR_I                                                 |    <0.001 |
|                   Next_Addr_Handler[17].MUXCY_XOR_I                                                 |    <0.001 |
|                   Next_Addr_Handler[18].MUXCY_XOR_I                                                 |    <0.001 |
|                   Next_Addr_Handler[19].MUXCY_XOR_I                                                 |    <0.001 |
|                   Next_Addr_Handler[1].MUXCY_XOR_I                                                  |    <0.001 |
|                   Next_Addr_Handler[20].MUXCY_XOR_I                                                 |    <0.001 |
|                   Next_Addr_Handler[21].MUXCY_XOR_I                                                 |    <0.001 |
|                   Next_Addr_Handler[22].MUXCY_XOR_I                                                 |    <0.001 |
|                   Next_Addr_Handler[23].MUXCY_XOR_I                                                 |    <0.001 |
|                   Next_Addr_Handler[24].MUXCY_XOR_I                                                 |    <0.001 |
|                   Next_Addr_Handler[2].MUXCY_XOR_I                                                  |    <0.001 |
|                   Next_Addr_Handler[3].MUXCY_XOR_I                                                  |    <0.001 |
|                   Next_Addr_Handler[4].MUXCY_XOR_I                                                  |    <0.001 |
|                   Next_Addr_Handler[5].MUXCY_XOR_I                                                  |    <0.001 |
|                   Next_Addr_Handler[6].MUXCY_XOR_I                                                  |    <0.001 |
|                   Next_Addr_Handler[7].MUXCY_XOR_I                                                  |    <0.001 |
|                   Next_Addr_Handler[8].MUXCY_XOR_I                                                  |    <0.001 |
|                   Next_Addr_Handler[9].MUXCY_XOR_I                                                  |    <0.001 |
|                   Read_Addr_Counter[0].FDRE_I                                                       |    <0.001 |
|                   Read_Addr_Counter[0].MUXCY_XOR_I                                                  |    <0.001 |
|                   Read_Addr_Counter[1].FDRE_I                                                       |    <0.001 |
|                   Read_Addr_Counter[1].MUXCY_XOR_I                                                  |     0.000 |
|                   Read_Addr_Counter[2].FDRE_I                                                       |    <0.001 |
|                   Read_Addr_Counter[2].MUXCY_XOR_I                                                  |     0.000 |
|                   Read_Addr_Counter[3].FDRE_I                                                       |    <0.001 |
|                   Read_Addr_Counter[3].MUXCY_XOR_I                                                  |     0.000 |
|                   Read_Addr_Counter[4].FDRE_I                                                       |    <0.001 |
|                   Read_Addr_Counter[4].MUXCY_XOR_I                                                  |    <0.001 |
|                 Using_Victim_Cache.victim_cache_I1                                                  |     0.002 |
|                   LRU_Module_I1                                                                     |    <0.001 |
|                 Using_XX_Access_Part2.carry_or_I1                                                   |    <0.001 |
|                   MUXCY_I                                                                           |    <0.001 |
|                 cache_valid_bit_detect_I1                                                           |    <0.001 |
|                   Valid_check_with_8word_cacheline.valid_check_cacheline[0].valid_check_carry_and_I |    <0.001 |
|                     MUXCY_I                                                                         |    <0.001 |
|                   Valid_check_with_8word_cacheline.valid_check_cacheline[1].valid_check_carry_and_I |     0.000 |
|                     MUXCY_I                                                                         |     0.000 |
|                   Valid_check_with_8word_cacheline.valid_check_cacheline[2].valid_check_carry_and_I |     0.000 |
|                     MUXCY_I                                                                         |     0.000 |
|               instr_mux_I                                                                           |    <0.001 |
|               mem_databus_ready_sel_carry_or                                                        |     0.000 |
|                 MUXCY_I                                                                             |     0.000 |
|               read_data_mux_I                                                                       |    <0.001 |
|             Reset_DFF                                                                               |    <0.001 |
|             Using_Async_Interrupt.Interrupt_DFF                                                     |    <0.001 |
|           Using_Victim_Cache.victim_cache_I1/RAM_reg_0_63_0_2                                       |    <0.001 |
|           Using_Victim_Cache.victim_cache_I1/RAM_reg_0_63_12_14                                     |    <0.001 |
|           Using_Victim_Cache.victim_cache_I1/RAM_reg_0_63_15_17                                     |    <0.001 |
|           Using_Victim_Cache.victim_cache_I1/RAM_reg_0_63_18_20                                     |    <0.001 |
|           Using_Victim_Cache.victim_cache_I1/RAM_reg_0_63_21_23                                     |    <0.001 |
|           Using_Victim_Cache.victim_cache_I1/RAM_reg_0_63_24_26                                     |    <0.001 |
|           Using_Victim_Cache.victim_cache_I1/RAM_reg_0_63_27_29                                     |    <0.001 |
|           Using_Victim_Cache.victim_cache_I1/RAM_reg_0_63_30_31                                     |    <0.001 |
|           Using_Victim_Cache.victim_cache_I1/RAM_reg_0_63_3_5                                       |    <0.001 |
|           Using_Victim_Cache.victim_cache_I1/RAM_reg_0_63_6_8                                       |    <0.001 |
|           Using_Victim_Cache.victim_cache_I1/RAM_reg_0_63_9_11                                      |    <0.001 |
|       mb1                                                                                           |     0.079 |
|         U0                                                                                          |     0.079 |
|           MicroBlaze_Core_I                                                                         |     0.079 |
|             Performance.Core                                                                        |     0.079 |
|               Data_Flow_I                                                                           |     0.015 |
|                 ALU_I                                                                               |     0.002 |
|                   Using_FPGA.ALL_Bits[0].ALU_Bit_I1                                                 |    <0.001 |
|                     Last_Bit.I_ALU_LUT_2                                                            |    <0.001 |
|                     Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                     Last_Bit.MULT_AND_I                                                             |    <0.001 |
|                     Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[10].ALU_Bit_I1                                                |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                        |    <0.001 |
|                   Using_FPGA.ALL_Bits[11].ALU_Bit_I1                                                |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                   Using_FPGA.ALL_Bits[12].ALU_Bit_I1                                                |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                   Using_FPGA.ALL_Bits[13].ALU_Bit_I1                                                |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                   Using_FPGA.ALL_Bits[14].ALU_Bit_I1                                                |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                        |    <0.001 |
|                   Using_FPGA.ALL_Bits[15].ALU_Bit_I1                                                |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                   Using_FPGA.ALL_Bits[16].ALU_Bit_I1                                                |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                   Using_FPGA.ALL_Bits[17].ALU_Bit_I1                                                |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                   Using_FPGA.ALL_Bits[18].ALU_Bit_I1                                                |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                        |    <0.001 |
|                   Using_FPGA.ALL_Bits[19].ALU_Bit_I1                                                |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                   Using_FPGA.ALL_Bits[1].ALU_Bit_I1                                                 |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                   Using_FPGA.ALL_Bits[20].ALU_Bit_I1                                                |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                   Using_FPGA.ALL_Bits[21].ALU_Bit_I1                                                |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                   Using_FPGA.ALL_Bits[22].ALU_Bit_I1                                                |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                        |    <0.001 |
|                   Using_FPGA.ALL_Bits[23].ALU_Bit_I1                                                |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                   Using_FPGA.ALL_Bits[24].ALU_Bit_I1                                                |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                   Using_FPGA.ALL_Bits[25].ALU_Bit_I1                                                |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                   Using_FPGA.ALL_Bits[26].ALU_Bit_I1                                                |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                        |    <0.001 |
|                   Using_FPGA.ALL_Bits[27].ALU_Bit_I1                                                |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                   Using_FPGA.ALL_Bits[28].ALU_Bit_I1                                                |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                   Using_FPGA.ALL_Bits[29].ALU_Bit_I1                                                |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                   Using_FPGA.ALL_Bits[2].ALU_Bit_I1                                                 |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                        |    <0.001 |
|                   Using_FPGA.ALL_Bits[30].ALU_Bit_I1                                                |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                        |    <0.001 |
|                   Using_FPGA.ALL_Bits[31].ALU_Bit_I1                                                |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                   Using_FPGA.ALL_Bits[3].ALU_Bit_I1                                                 |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                   Using_FPGA.ALL_Bits[4].ALU_Bit_I1                                                 |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                   Using_FPGA.ALL_Bits[5].ALU_Bit_I1                                                 |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                   Using_FPGA.ALL_Bits[6].ALU_Bit_I1                                                 |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                        |    <0.001 |
|                   Using_FPGA.ALL_Bits[7].ALU_Bit_I1                                                 |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                   Using_FPGA.ALL_Bits[8].ALU_Bit_I1                                                 |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                   Using_FPGA.ALL_Bits[9].ALU_Bit_I1                                                 |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 Barrel_Shifter_I                                                                    |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[0].MEM_Res_LUT6                                 |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[10].MEM_Res_LUT6                                |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[11].MEM_Res_LUT6                                |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[12].MEM_Res_LUT6                                |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[13].MEM_Res_LUT6                                |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[14].MEM_Res_LUT6                                |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[15].MEM_Res_LUT6                                |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[16].MEM_Res_LUT6                                |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[17].MEM_Res_LUT6                                |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[18].MEM_Res_LUT6                                |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[19].MEM_Res_LUT6                                |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[1].MEM_Res_LUT6                                 |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[20].MEM_Res_LUT6                                |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[21].MEM_Res_LUT6                                |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[22].MEM_Res_LUT6                                |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[23].MEM_Res_LUT6                                |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[24].MEM_Res_LUT6                                |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[25].MEM_Res_LUT6                                |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[26].MEM_Res_LUT6                                |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[27].MEM_Res_LUT6                                |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[28].MEM_Res_LUT6                                |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[29].MEM_Res_LUT6                                |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[2].MEM_Res_LUT6                                 |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[30].MEM_Res_LUT6                                |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[31].MEM_Res_LUT6                                |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[3].MEM_Res_LUT6                                 |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[4].MEM_Res_LUT6                                 |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[5].MEM_Res_LUT6                                 |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[6].MEM_Res_LUT6                                 |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[7].MEM_Res_LUT6                                 |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[8].MEM_Res_LUT6                                 |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[9].MEM_Res_LUT6                                 |    <0.001 |
|                 Byte_Doublet_Handle_gti_I                                                           |    <0.001 |
|                 Data_Flow_Logic_I                                                                   |    <0.001 |
|                   Gen_Bits[0].MEM_EX_Result_Inst                                                    |    <0.001 |
|                   Gen_Bits[10].MEM_EX_Result_Inst                                                   |    <0.001 |
|                   Gen_Bits[11].MEM_EX_Result_Inst                                                   |    <0.001 |
|                   Gen_Bits[12].MEM_EX_Result_Inst                                                   |    <0.001 |
|                   Gen_Bits[13].MEM_EX_Result_Inst                                                   |    <0.001 |
|                   Gen_Bits[14].MEM_EX_Result_Inst                                                   |    <0.001 |
|                   Gen_Bits[15].MEM_EX_Result_Inst                                                   |    <0.001 |
|                   Gen_Bits[16].MEM_EX_Result_Inst                                                   |    <0.001 |
|                   Gen_Bits[17].MEM_EX_Result_Inst                                                   |    <0.001 |
|                   Gen_Bits[18].MEM_EX_Result_Inst                                                   |    <0.001 |
|                   Gen_Bits[19].MEM_EX_Result_Inst                                                   |    <0.001 |
|                   Gen_Bits[1].MEM_EX_Result_Inst                                                    |    <0.001 |
|                   Gen_Bits[20].MEM_EX_Result_Inst                                                   |    <0.001 |
|                   Gen_Bits[21].MEM_EX_Result_Inst                                                   |    <0.001 |
|                   Gen_Bits[22].MEM_EX_Result_Inst                                                   |    <0.001 |
|                   Gen_Bits[23].MEM_EX_Result_Inst                                                   |    <0.001 |
|                   Gen_Bits[24].MEM_EX_Result_Inst                                                   |    <0.001 |
|                   Gen_Bits[25].MEM_EX_Result_Inst                                                   |    <0.001 |
|                   Gen_Bits[26].MEM_EX_Result_Inst                                                   |    <0.001 |
|                   Gen_Bits[27].MEM_EX_Result_Inst                                                   |    <0.001 |
|                   Gen_Bits[28].MEM_EX_Result_Inst                                                   |    <0.001 |
|                   Gen_Bits[29].MEM_EX_Result_Inst                                                   |    <0.001 |
|                   Gen_Bits[2].MEM_EX_Result_Inst                                                    |    <0.001 |
|                   Gen_Bits[30].MEM_EX_Result_Inst                                                   |    <0.001 |
|                   Gen_Bits[31].MEM_EX_Result_Inst                                                   |    <0.001 |
|                   Gen_Bits[3].MEM_EX_Result_Inst                                                    |    <0.001 |
|                   Gen_Bits[4].MEM_EX_Result_Inst                                                    |    <0.001 |
|                   Gen_Bits[5].MEM_EX_Result_Inst                                                    |    <0.001 |
|                   Gen_Bits[6].MEM_EX_Result_Inst                                                    |    <0.001 |
|                   Gen_Bits[7].MEM_EX_Result_Inst                                                    |    <0.001 |
|                   Gen_Bits[8].MEM_EX_Result_Inst                                                    |    <0.001 |
|                   Gen_Bits[9].MEM_EX_Result_Inst                                                    |    <0.001 |
|                 MUL_Unit_I                                                                          |     0.003 |
|                   Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2       |    <0.001 |
|                     Using_DSP48E1.DSP48E1_I1                                                        |    <0.001 |
|                   Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3       |    <0.001 |
|                     Using_DSP48E1.DSP48E1_I1                                                        |    <0.001 |
|                   Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4       |    <0.001 |
|                     Using_DSP48E1.DSP48E1_I1                                                        |    <0.001 |
|                   Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1                                |    <0.001 |
|                     Using_DSP48E1.DSP48E1_I1                                                        |    <0.001 |
|                 Operand_Select_I                                                                    |     0.002 |
|                   Gen_Bit[0].MUXF7_I1                                                               |    <0.001 |
|                   Gen_Bit[10].MUXF7_I1                                                              |    <0.001 |
|                   Gen_Bit[11].MUXF7_I1                                                              |    <0.001 |
|                   Gen_Bit[12].MUXF7_I1                                                              |    <0.001 |
|                   Gen_Bit[13].MUXF7_I1                                                              |    <0.001 |
|                   Gen_Bit[14].MUXF7_I1                                                              |    <0.001 |
|                   Gen_Bit[15].MUXF7_I1                                                              |    <0.001 |
|                   Gen_Bit[16].MUXF7_I1                                                              |    <0.001 |
|                   Gen_Bit[17].MUXF7_I1                                                              |    <0.001 |
|                   Gen_Bit[18].MUXF7_I1                                                              |    <0.001 |
|                   Gen_Bit[19].MUXF7_I1                                                              |    <0.001 |
|                   Gen_Bit[1].MUXF7_I1                                                               |    <0.001 |
|                   Gen_Bit[20].MUXF7_I1                                                              |    <0.001 |
|                   Gen_Bit[21].MUXF7_I1                                                              |    <0.001 |
|                   Gen_Bit[22].MUXF7_I1                                                              |    <0.001 |
|                   Gen_Bit[23].MUXF7_I1                                                              |    <0.001 |
|                   Gen_Bit[24].MUXF7_I1                                                              |    <0.001 |
|                   Gen_Bit[25].MUXF7_I1                                                              |    <0.001 |
|                   Gen_Bit[26].MUXF7_I1                                                              |    <0.001 |
|                   Gen_Bit[27].MUXF7_I1                                                              |    <0.001 |
|                   Gen_Bit[28].MUXF7_I1                                                              |    <0.001 |
|                   Gen_Bit[29].MUXF7_I1                                                              |    <0.001 |
|                   Gen_Bit[2].MUXF7_I1                                                               |    <0.001 |
|                   Gen_Bit[30].MUXF7_I1                                                              |    <0.001 |
|                   Gen_Bit[31].MUXF7_I1                                                              |    <0.001 |
|                   Gen_Bit[3].MUXF7_I1                                                               |    <0.001 |
|                   Gen_Bit[4].MUXF7_I1                                                               |    <0.001 |
|                   Gen_Bit[5].MUXF7_I1                                                               |    <0.001 |
|                   Gen_Bit[6].MUXF7_I1                                                               |    <0.001 |
|                   Gen_Bit[7].MUXF7_I1                                                               |    <0.001 |
|                   Gen_Bit[8].MUXF7_I1                                                               |    <0.001 |
|                   Gen_Bit[9].MUXF7_I1                                                               |    <0.001 |
|                 PVR_I                                                                               |    <0.001 |
|                 Register_File_I                                                                     |    <0.001 |
|                   Using_LUT6.All_RAM32M[0].ram32m_i                                                 |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_LUT6.All_RAM32M[10].ram32m_i                                                |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_LUT6.All_RAM32M[11].ram32m_i                                                |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_LUT6.All_RAM32M[12].ram32m_i                                                |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_LUT6.All_RAM32M[13].ram32m_i                                                |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_LUT6.All_RAM32M[14].ram32m_i                                                |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_LUT6.All_RAM32M[15].ram32m_i                                                |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_LUT6.All_RAM32M[1].ram32m_i                                                 |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_LUT6.All_RAM32M[2].ram32m_i                                                 |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_LUT6.All_RAM32M[3].ram32m_i                                                 |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_LUT6.All_RAM32M[4].ram32m_i                                                 |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_LUT6.All_RAM32M[5].ram32m_i                                                 |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_LUT6.All_RAM32M[6].ram32m_i                                                 |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_LUT6.All_RAM32M[7].ram32m_i                                                 |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_LUT6.All_RAM32M[8].ram32m_i                                                 |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_LUT6.All_RAM32M[9].ram32m_i                                                 |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                 Shift_Logic_Module_I                                                                |     0.000 |
|                 Using_DAXI_ALU_Carry.Direct_MUXCY_I                                                 |    <0.001 |
|                 Using_DAXI_ALU_Carry.Post_MUXCY_I                                                   |     0.000 |
|                 Using_DAXI_ALU_Carry.direct_lut_INST                                                |     0.000 |
|                 Using_Div_Unit.Div_unit_I1                                                          |     0.001 |
|                   D_Handle[0].MUXCY_XOR_I                                                           |     0.000 |
|                   D_Handle[10].MUXCY_XOR_I                                                          |     0.000 |
|                   D_Handle[11].MUXCY_XOR_I                                                          |    <0.001 |
|                   D_Handle[12].MUXCY_XOR_I                                                          |     0.000 |
|                   D_Handle[13].MUXCY_XOR_I                                                          |     0.000 |
|                   D_Handle[14].MUXCY_XOR_I                                                          |     0.000 |
|                   D_Handle[15].MUXCY_XOR_I                                                          |    <0.001 |
|                   D_Handle[16].MUXCY_XOR_I                                                          |     0.000 |
|                   D_Handle[17].MUXCY_XOR_I                                                          |     0.000 |
|                   D_Handle[18].MUXCY_XOR_I                                                          |     0.000 |
|                   D_Handle[19].MUXCY_XOR_I                                                          |    <0.001 |
|                   D_Handle[1].MUXCY_XOR_I                                                           |     0.000 |
|                   D_Handle[20].MUXCY_XOR_I                                                          |     0.000 |
|                   D_Handle[21].MUXCY_XOR_I                                                          |     0.000 |
|                   D_Handle[22].MUXCY_XOR_I                                                          |     0.000 |
|                   D_Handle[23].MUXCY_XOR_I                                                          |    <0.001 |
|                   D_Handle[24].MUXCY_XOR_I                                                          |     0.000 |
|                   D_Handle[25].MUXCY_XOR_I                                                          |     0.000 |
|                   D_Handle[26].MUXCY_XOR_I                                                          |     0.000 |
|                   D_Handle[27].MUXCY_XOR_I                                                          |    <0.001 |
|                   D_Handle[28].MUXCY_XOR_I                                                          |     0.000 |
|                   D_Handle[29].MUXCY_XOR_I                                                          |     0.000 |
|                   D_Handle[2].MUXCY_XOR_I                                                           |     0.000 |
|                   D_Handle[30].MUXCY_XOR_I                                                          |     0.000 |
|                   D_Handle[31].MUXCY_XOR_I                                                          |    <0.001 |
|                   D_Handle[3].MUXCY_XOR_I                                                           |    <0.001 |
|                   D_Handle[4].MUXCY_XOR_I                                                           |     0.000 |
|                   D_Handle[5].MUXCY_XOR_I                                                           |     0.000 |
|                   D_Handle[6].MUXCY_XOR_I                                                           |     0.000 |
|                   D_Handle[7].MUXCY_XOR_I                                                           |    <0.001 |
|                   D_Handle[8].MUXCY_XOR_I                                                           |     0.000 |
|                   D_Handle[9].MUXCY_XOR_I                                                           |     0.000 |
|                   New_Q_Handle[0].MUXCY_XOR_I                                                       |    <0.001 |
|                   New_Q_Handle[0].New_Q_LUT4                                                        |    <0.001 |
|                   New_Q_Handle[10].MUXCY_XOR_I                                                      |     0.000 |
|                   New_Q_Handle[10].New_Q_LUT4                                                       |    <0.001 |
|                   New_Q_Handle[11].MUXCY_XOR_I                                                      |    <0.001 |
|                   New_Q_Handle[11].New_Q_LUT4                                                       |    <0.001 |
|                   New_Q_Handle[12].MUXCY_XOR_I                                                      |     0.000 |
|                   New_Q_Handle[12].New_Q_LUT4                                                       |    <0.001 |
|                   New_Q_Handle[13].MUXCY_XOR_I                                                      |     0.000 |
|                   New_Q_Handle[13].New_Q_LUT4                                                       |    <0.001 |
|                   New_Q_Handle[14].MUXCY_XOR_I                                                      |     0.000 |
|                   New_Q_Handle[14].New_Q_LUT4                                                       |    <0.001 |
|                   New_Q_Handle[15].MUXCY_XOR_I                                                      |    <0.001 |
|                   New_Q_Handle[15].New_Q_LUT4                                                       |    <0.001 |
|                   New_Q_Handle[16].MUXCY_XOR_I                                                      |     0.000 |
|                   New_Q_Handle[16].New_Q_LUT4                                                       |    <0.001 |
|                   New_Q_Handle[17].MUXCY_XOR_I                                                      |     0.000 |
|                   New_Q_Handle[17].New_Q_LUT4                                                       |    <0.001 |
|                   New_Q_Handle[18].MUXCY_XOR_I                                                      |     0.000 |
|                   New_Q_Handle[18].New_Q_LUT4                                                       |    <0.001 |
|                   New_Q_Handle[19].MUXCY_XOR_I                                                      |    <0.001 |
|                   New_Q_Handle[19].New_Q_LUT4                                                       |    <0.001 |
|                   New_Q_Handle[1].MUXCY_XOR_I                                                       |     0.000 |
|                   New_Q_Handle[1].New_Q_LUT4                                                        |    <0.001 |
|                   New_Q_Handle[20].MUXCY_XOR_I                                                      |     0.000 |
|                   New_Q_Handle[20].New_Q_LUT4                                                       |    <0.001 |
|                   New_Q_Handle[21].MUXCY_XOR_I                                                      |     0.000 |
|                   New_Q_Handle[21].New_Q_LUT4                                                       |    <0.001 |
|                   New_Q_Handle[22].MUXCY_XOR_I                                                      |     0.000 |
|                   New_Q_Handle[22].New_Q_LUT4                                                       |    <0.001 |
|                   New_Q_Handle[23].MUXCY_XOR_I                                                      |    <0.001 |
|                   New_Q_Handle[23].New_Q_LUT4                                                       |    <0.001 |
|                   New_Q_Handle[24].MUXCY_XOR_I                                                      |     0.000 |
|                   New_Q_Handle[24].New_Q_LUT4                                                       |    <0.001 |
|                   New_Q_Handle[25].MUXCY_XOR_I                                                      |     0.000 |
|                   New_Q_Handle[25].New_Q_LUT4                                                       |    <0.001 |
|                   New_Q_Handle[26].MUXCY_XOR_I                                                      |     0.000 |
|                   New_Q_Handle[26].New_Q_LUT4                                                       |    <0.001 |
|                   New_Q_Handle[27].MUXCY_XOR_I                                                      |    <0.001 |
|                   New_Q_Handle[27].New_Q_LUT4                                                       |    <0.001 |
|                   New_Q_Handle[28].MUXCY_XOR_I                                                      |     0.000 |
|                   New_Q_Handle[28].New_Q_LUT4                                                       |    <0.001 |
|                   New_Q_Handle[29].MUXCY_XOR_I                                                      |     0.000 |
|                   New_Q_Handle[29].New_Q_LUT4                                                       |    <0.001 |
|                   New_Q_Handle[2].MUXCY_XOR_I                                                       |     0.000 |
|                   New_Q_Handle[2].New_Q_LUT4                                                        |    <0.001 |
|                   New_Q_Handle[30].MUXCY_XOR_I                                                      |     0.000 |
|                   New_Q_Handle[30].New_Q_LUT4                                                       |    <0.001 |
|                   New_Q_Handle[31].MUXCY_XOR_I                                                      |    <0.001 |
|                   New_Q_Handle[31].New_Q_LUT4                                                       |    <0.001 |
|                   New_Q_Handle[3].MUXCY_XOR_I                                                       |    <0.001 |
|                   New_Q_Handle[3].New_Q_LUT4                                                        |    <0.001 |
|                   New_Q_Handle[4].MUXCY_XOR_I                                                       |     0.000 |
|                   New_Q_Handle[4].New_Q_LUT4                                                        |    <0.001 |
|                   New_Q_Handle[5].MUXCY_XOR_I                                                       |     0.000 |
|                   New_Q_Handle[5].New_Q_LUT4                                                        |    <0.001 |
|                   New_Q_Handle[6].MUXCY_XOR_I                                                       |     0.000 |
|                   New_Q_Handle[6].New_Q_LUT4                                                        |    <0.001 |
|                   New_Q_Handle[7].MUXCY_XOR_I                                                       |    <0.001 |
|                   New_Q_Handle[7].New_Q_LUT4                                                        |    <0.001 |
|                   New_Q_Handle[8].MUXCY_XOR_I                                                       |     0.000 |
|                   New_Q_Handle[8].New_Q_LUT4                                                        |    <0.001 |
|                   New_Q_Handle[9].MUXCY_XOR_I                                                       |     0.000 |
|                   New_Q_Handle[9].New_Q_LUT4                                                        |    <0.001 |
|                 Zero_Detect_I                                                                       |    <0.001 |
|                   Part_Of_Zero_Carry_Start                                                          |    <0.001 |
|                   Zero_Detecting[2].I_Part_Of_Zero_Detect                                           |     0.000 |
|                   Zero_Detecting[3].I_Part_Of_Zero_Detect                                           |    <0.001 |
|                   Zero_Detecting[5].I_Part_Of_Zero_Detect                                           |    <0.001 |
|                 exception_registers_I1                                                              |     0.003 |
|                   CarryIn_MUXCY                                                                     |    <0.001 |
|                   Use_LUT6.Mux_Inxt                                                                 |    <0.001 |
|                     Mux_Loop[0].I_MUX_LUT6                                                          |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Mux_Loop[10].I_MUX_LUT6                                                         |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Mux_Loop[11].I_MUX_LUT6                                                         |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Mux_Loop[12].I_MUX_LUT6                                                         |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Mux_Loop[13].I_MUX_LUT6                                                         |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Mux_Loop[14].I_MUX_LUT6                                                         |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Mux_Loop[15].I_MUX_LUT6                                                         |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Mux_Loop[1].I_MUX_LUT6                                                          |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Mux_Loop[2].I_MUX_LUT6                                                          |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Mux_Loop[3].I_MUX_LUT6                                                          |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Mux_Loop[4].I_MUX_LUT6                                                          |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Mux_Loop[5].I_MUX_LUT6                                                          |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Mux_Loop[6].I_MUX_LUT6                                                          |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Mux_Loop[7].I_MUX_LUT6                                                          |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Mux_Loop[8].I_MUX_LUT6                                                          |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Mux_Loop[9].I_MUX_LUT6                                                          |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[0].I_RET_ADDR_WB                                     |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[0].MUXCY_XOR_I                                       |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[0].WB_PC_FDE                                         |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[10].I_RET_ADDR_WB                                    |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[10].MUXCY_XOR_I                                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[10].WB_PC_FDE                                        |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[11].I_RET_ADDR_WB                                    |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[11].MUXCY_XOR_I                                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[11].WB_PC_FDE                                        |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[12].I_RET_ADDR_WB                                    |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[12].MUXCY_XOR_I                                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[12].WB_PC_FDE                                        |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[13].I_RET_ADDR_WB                                    |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[13].MUXCY_XOR_I                                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[13].WB_PC_FDE                                        |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[14].I_RET_ADDR_WB                                    |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[14].MUXCY_XOR_I                                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[14].WB_PC_FDE                                        |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[15].I_RET_ADDR_WB                                    |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[15].MUXCY_XOR_I                                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[15].WB_PC_FDE                                        |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[16].I_RET_ADDR_WB                                    |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[16].MUXCY_XOR_I                                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[16].WB_PC_FDE                                        |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[17].I_RET_ADDR_WB                                    |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[17].MUXCY_XOR_I                                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[17].WB_PC_FDE                                        |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[18].I_RET_ADDR_WB                                    |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[18].MUXCY_XOR_I                                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[18].WB_PC_FDE                                        |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[19].I_RET_ADDR_WB                                    |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[19].MUXCY_XOR_I                                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[19].WB_PC_FDE                                        |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[1].I_RET_ADDR_WB                                     |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[1].MUXCY_XOR_I                                       |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[1].WB_PC_FDE                                         |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[20].I_RET_ADDR_WB                                    |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[20].MUXCY_XOR_I                                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[20].WB_PC_FDE                                        |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[21].I_RET_ADDR_WB                                    |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[21].MUXCY_XOR_I                                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[21].WB_PC_FDE                                        |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[22].I_RET_ADDR_WB                                    |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[22].MUXCY_XOR_I                                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[22].WB_PC_FDE                                        |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[23].I_RET_ADDR_WB                                    |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[23].MUXCY_XOR_I                                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[23].WB_PC_FDE                                        |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[24].I_RET_ADDR_WB                                    |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[24].MUXCY_XOR_I                                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[24].WB_PC_FDE                                        |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[25].I_RET_ADDR_WB                                    |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[25].MUXCY_XOR_I                                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[25].WB_PC_FDE                                        |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[26].I_RET_ADDR_WB                                    |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[26].MUXCY_XOR_I                                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[26].WB_PC_FDE                                        |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[27].I_RET_ADDR_WB                                    |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[27].MUXCY_XOR_I                                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[27].WB_PC_FDE                                        |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[28].I_RET_ADDR_WB                                    |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[28].MUXCY_XOR_I                                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[28].WB_PC_FDE                                        |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB                                    |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[29].MUXCY_XOR_I                                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[29].WB_PC_FDE                                        |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[2].I_RET_ADDR_WB                                     |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[2].MUXCY_XOR_I                                       |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDE                                         |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[30].I_RET_ADDR_WB                                    |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[30].MUXCY_XOR_I                                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[30].WB_PC_FDE                                        |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[31].I_RET_ADDR_WB                                    |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[31].MUXCY_XOR_I                                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[31].WB_PC_FDE                                        |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[3].I_RET_ADDR_WB                                     |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[3].MUXCY_XOR_I                                       |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[3].WB_PC_FDE                                         |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[4].I_RET_ADDR_WB                                     |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[4].MUXCY_XOR_I                                       |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[4].WB_PC_FDE                                         |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[5].I_RET_ADDR_WB                                     |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[5].MUXCY_XOR_I                                       |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[5].WB_PC_FDE                                         |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[6].I_RET_ADDR_WB                                     |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[6].MUXCY_XOR_I                                       |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[6].WB_PC_FDE                                         |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[7].I_RET_ADDR_WB                                     |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[7].MUXCY_XOR_I                                       |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[7].WB_PC_FDE                                         |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[8].I_RET_ADDR_WB                                     |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[8].MUXCY_XOR_I                                       |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[8].WB_PC_FDE                                         |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[9].I_RET_ADDR_WB                                     |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[9].MUXCY_XOR_I                                       |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[9].WB_PC_FDE                                         |    <0.001 |
|                 msr_reg_i                                                                           |    <0.001 |
|                   MEM_MSR_Bits[17].Using_FDR.MSR_I                                                  |    <0.001 |
|                   MEM_MSR_Bits[18].Using_FDR.MSR_I                                                  |    <0.001 |
|                   MEM_MSR_Bits[19].Using_FDR.MSR_I                                                  |    <0.001 |
|                   MEM_MSR_Bits[20].Using_FDR.MSR_I                                                  |    <0.001 |
|                   MEM_MSR_Bits[22].Using_FDR.MSR_I                                                  |    <0.001 |
|                   MEM_MSR_Bits[23].Using_FDR.MSR_I                                                  |    <0.001 |
|                   MEM_MSR_Bits[24].Using_FDR.MSR_I                                                  |    <0.001 |
|                   MEM_MSR_Bits[25].Using_FDR.MSR_I                                                  |    <0.001 |
|                   MEM_MSR_Bits[26].Using_FDR.MSR_I                                                  |    <0.001 |
|                   MEM_MSR_Bits[28].Using_FDR.MSR_I                                                  |    <0.001 |
|                   MEM_MSR_Bits[29].Using_FDR.MSR_I                                                  |    <0.001 |
|                   MEM_MSR_Bits[30].Using_FDR.MSR_I                                                  |    <0.001 |
|                   OF_EX_MSR_Bits[17].Using_FDR.MSR_ex_I                                             |    <0.001 |
|                   OF_EX_MSR_Bits[18].Using_FDR.MSR_ex_I                                             |    <0.001 |
|                   OF_EX_MSR_Bits[19].Using_FDR.MSR_ex_I                                             |    <0.001 |
|                   OF_EX_MSR_Bits[20].Using_FDR.MSR_ex_I                                             |    <0.001 |
|                   OF_EX_MSR_Bits[22].Using_FDR.MSR_ex_I                                             |    <0.001 |
|                   OF_EX_MSR_Bits[22].Using_FDR.MSR_of_I                                             |    <0.001 |
|                   OF_EX_MSR_Bits[23].Using_FDR.MSR_ex_I                                             |    <0.001 |
|                   OF_EX_MSR_Bits[24].Using_FDR.MSR_ex_I                                             |    <0.001 |
|                   OF_EX_MSR_Bits[25].Using_FDR.MSR_ex_I                                             |    <0.001 |
|                   OF_EX_MSR_Bits[26].Using_FDR.MSR_ex_I                                             |    <0.001 |
|                   OF_EX_MSR_Bits[28].Using_FDR.MSR_ex_I                                             |    <0.001 |
|                   OF_EX_MSR_Bits[28].Using_FDR.MSR_of_I                                             |    <0.001 |
|                   OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I                                             |    <0.001 |
|                   OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I                                             |    <0.001 |
|                   OF_EX_MSR_Bits[30].Using_FDR.MSR_of_I                                             |    <0.001 |
|               Decode_I                                                                              |     0.009 |
|                 PC_Module_I                                                                         |     0.001 |
|                   Instruction_Prefetch_Mux[0].Gen_Instr_DFF                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[0].PC_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[10].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[10].PC_Mux_MUXF7                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[11].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[11].PC_Mux_MUXF7                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[12].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[12].PC_Mux_MUXF7                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[13].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[13].PC_Mux_MUXF7                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[14].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[14].PC_Mux_MUXF7                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[15].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[15].PC_Mux_MUXF7                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[16].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[16].PC_Mux_MUXF7                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[17].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[17].PC_Mux_MUXF7                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[18].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[18].PC_Mux_MUXF7                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[19].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[19].PC_Mux_MUXF7                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[1].Gen_Instr_DFF                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[1].PC_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[20].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[20].PC_Mux_MUXF7                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[21].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[21].PC_Mux_MUXF7                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[22].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[22].PC_Mux_MUXF7                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[23].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[23].PC_Mux_MUXF7                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[24].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[24].PC_Mux_MUXF7                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[25].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[25].PC_Mux_MUXF7                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[26].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[26].PC_Mux_MUXF7                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[27].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[27].PC_Mux_MUXF7                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[28].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[28].PC_Mux_MUXF7                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[29].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[29].PC_Mux_MUXF7                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[2].Gen_Instr_DFF                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[2].PC_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[30].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[30].PC_Mux_MUXF7                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[31].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[31].PC_Mux_MUXF7                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[3].Gen_Instr_DFF                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[3].PC_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[4].Gen_Instr_DFF                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[4].PC_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[5].Gen_Instr_DFF                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[5].PC_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[6].Gen_Instr_DFF                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[6].PC_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[7].Gen_Instr_DFF                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[7].PC_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[8].Gen_Instr_DFF                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[8].PC_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[9].Gen_Instr_DFF                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[9].PC_Mux_MUXF7                                          |    <0.001 |
|                   Using_FPGA.Incr_PC[0].MUXCY_XOR_I                                                 |    <0.001 |
|                   Using_FPGA.Incr_PC[10].MUXCY_XOR_I                                                |     0.000 |
|                   Using_FPGA.Incr_PC[11].MUXCY_XOR_I                                                |     0.000 |
|                   Using_FPGA.Incr_PC[12].MUXCY_XOR_I                                                |     0.000 |
|                   Using_FPGA.Incr_PC[13].MUXCY_XOR_I                                                |    <0.001 |
|                   Using_FPGA.Incr_PC[14].MUXCY_XOR_I                                                |     0.000 |
|                   Using_FPGA.Incr_PC[15].MUXCY_XOR_I                                                |     0.000 |
|                   Using_FPGA.Incr_PC[16].MUXCY_XOR_I                                                |    <0.001 |
|                   Using_FPGA.Incr_PC[17].MUXCY_XOR_I                                                |    <0.001 |
|                   Using_FPGA.Incr_PC[18].MUXCY_XOR_I                                                |     0.000 |
|                   Using_FPGA.Incr_PC[19].MUXCY_XOR_I                                                |     0.000 |
|                   Using_FPGA.Incr_PC[1].MUXCY_XOR_I                                                 |    <0.001 |
|                   Using_FPGA.Incr_PC[20].MUXCY_XOR_I                                                |     0.000 |
|                   Using_FPGA.Incr_PC[21].MUXCY_XOR_I                                                |    <0.001 |
|                   Using_FPGA.Incr_PC[22].MUXCY_XOR_I                                                |     0.000 |
|                   Using_FPGA.Incr_PC[23].MUXCY_XOR_I                                                |     0.000 |
|                   Using_FPGA.Incr_PC[24].MUXCY_XOR_I                                                |     0.000 |
|                   Using_FPGA.Incr_PC[25].MUXCY_XOR_I                                                |    <0.001 |
|                   Using_FPGA.Incr_PC[26].MUXCY_XOR_I                                                |     0.000 |
|                   Using_FPGA.Incr_PC[27].MUXCY_XOR_I                                                |     0.000 |
|                   Using_FPGA.Incr_PC[28].MUXCY_XOR_I                                                |     0.000 |
|                   Using_FPGA.Incr_PC[29].MUXCY_XOR_I                                                |    <0.001 |
|                   Using_FPGA.Incr_PC[2].MUXCY_XOR_I                                                 |     0.000 |
|                   Using_FPGA.Incr_PC[3].MUXCY_XOR_I                                                 |     0.000 |
|                   Using_FPGA.Incr_PC[4].MUXCY_XOR_I                                                 |     0.000 |
|                   Using_FPGA.Incr_PC[5].MUXCY_XOR_I                                                 |    <0.001 |
|                   Using_FPGA.Incr_PC[6].MUXCY_XOR_I                                                 |     0.000 |
|                   Using_FPGA.Incr_PC[7].MUXCY_XOR_I                                                 |     0.000 |
|                   Using_FPGA.Incr_PC[8].MUXCY_XOR_I                                                 |    <0.001 |
|                   Using_FPGA.Incr_PC[9].MUXCY_XOR_I                                                 |    <0.001 |
|                 PreFetch_Buffer_I1                                                                  |     0.003 |
|                   Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                                                |    <0.001 |
|                   Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                                            |    <0.001 |
|                   Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                                                |    <0.001 |
|                   Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                                            |    <0.001 |
|                   Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                                                |    <0.001 |
|                   Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                                            |    <0.001 |
|                   Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                                                |    <0.001 |
|                   Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                                            |    <0.001 |
|                   Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6                   |    <0.001 |
|                   Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7                               |    <0.001 |
|                   Instruction_Prefetch_Mux[0].Gen_Instr_DFF                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[0].Instr_Mux_MUXF7                                       |    <0.001 |
|                   Instruction_Prefetch_Mux[10].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[11].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[11].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[12].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[13].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[14].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[14].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[15].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[16].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[16].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[17].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[17].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[18].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[18].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[19].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[19].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[1].Gen_Instr_DFF                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[1].Instr_Mux_MUXF7                                       |    <0.001 |
|                   Instruction_Prefetch_Mux[20].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[20].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[21].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[22].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[22].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[23].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[24].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[24].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[25].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[26].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[27].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[27].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[28].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[28].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[29].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[29].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[2].Gen_Instr_DFF                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7                                       |    <0.001 |
|                   Instruction_Prefetch_Mux[30].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[31].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[31].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[32].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[33].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[34].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[35].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[36].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[37].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[38].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[38].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[39].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[39].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[3].Gen_Instr_DFF                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7                                       |    <0.001 |
|                   Instruction_Prefetch_Mux[40].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[40].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[41].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[41].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[42].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[43].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[43].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[44].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[44].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[45].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[45].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[46].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[46].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[4].Gen_Instr_DFF                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7                                       |    <0.001 |
|                   Instruction_Prefetch_Mux[5].Gen_Instr_DFF                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[5].Instr_Mux_MUXF7                                       |    <0.001 |
|                   Instruction_Prefetch_Mux[6].Gen_Instr_DFF                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7                                       |    <0.001 |
|                   Instruction_Prefetch_Mux[7].Gen_Instr_DFF                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7                                       |    <0.001 |
|                   Instruction_Prefetch_Mux[8].Gen_Instr_DFF                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7                                       |    <0.001 |
|                   Instruction_Prefetch_Mux[9].Gen_Instr_DFF                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7                                       |    <0.001 |
|                   Last_Sel_DFF                                                                      |    <0.001 |
|                   Mux_Select_Empty_LUT6                                                             |    <0.001 |
|                   Mux_Select_OF_Valid_LUT6                                                          |    <0.001 |
|                   OF_Valid_DFF                                                                      |    <0.001 |
|                 Use_MuxCy[10].OF_Piperun_Stage                                                      |     0.000 |
|                   MUXCY_I                                                                           |     0.000 |
|                 Use_MuxCy[11].OF_Piperun_Stage                                                      |    <0.001 |
|                   MUXCY_I                                                                           |    <0.001 |
|                 Use_MuxCy[1].OF_Piperun_Stage                                                       |    <0.001 |
|                   MUXCY_I                                                                           |    <0.001 |
|                 Use_MuxCy[2].OF_Piperun_Stage                                                       |    <0.001 |
|                   MUXCY_I                                                                           |    <0.001 |
|                 Use_MuxCy[3].OF_Piperun_Stage                                                       |    <0.001 |
|                   MUXCY_I                                                                           |    <0.001 |
|                 Use_MuxCy[4].OF_Piperun_Stage                                                       |    <0.001 |
|                   MUXCY_I                                                                           |    <0.001 |
|                 Use_MuxCy[5].OF_Piperun_Stage                                                       |     0.000 |
|                   MUXCY_I                                                                           |     0.000 |
|                 Use_MuxCy[6].OF_Piperun_Stage                                                       |     0.000 |
|                   MUXCY_I                                                                           |     0.000 |
|                 Use_MuxCy[7].OF_Piperun_Stage                                                       |     0.000 |
|                   MUXCY_I                                                                           |     0.000 |
|                 Use_MuxCy[8].OF_Piperun_Stage                                                       |    <0.001 |
|                   MUXCY_I                                                                           |    <0.001 |
|                 Use_MuxCy[9].OF_Piperun_Stage                                                       |     0.000 |
|                   MUXCY_I                                                                           |     0.000 |
|                 Using_FPGA.Gen_Bits[27].MEM_EX_Result_Inst                                          |    <0.001 |
|                 Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst                                          |    <0.001 |
|                 Using_FPGA.Gen_Bits[29].MEM_EX_Result_Inst                                          |    <0.001 |
|                 Using_FPGA.Gen_Bits[30].MEM_EX_Result_Inst                                          |    <0.001 |
|                 Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst                                          |    <0.001 |
|                 Using_FPGA_2.ex_byte_access_i_Inst                                                  |    <0.001 |
|                 Using_FPGA_2.ex_doublet_access_i_Inst                                               |    <0.001 |
|                 Using_FPGA_2.ex_is_load_instr_Inst                                                  |    <0.001 |
|                 Using_FPGA_2.ex_is_lwx_instr_Inst                                                   |    <0.001 |
|                 Using_FPGA_2.ex_is_swx_instr_Inst                                                   |    <0.001 |
|                 Using_FPGA_2.ex_load_store_instr_Inst                                               |    <0.001 |
|                 Using_FPGA_2.ex_reverse_mem_access_inst                                             |    <0.001 |
|                 Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst                                            |    <0.001 |
|                 Using_FPGA_3.of_clear_MSR_BIP_hold_Inst                                             |    <0.001 |
|                 Using_FPGA_4.of_read_ex_write_op1_conflict_INST1                                    |    <0.001 |
|                 Using_FPGA_4.of_read_ex_write_op1_conflict_INST2                                    |    <0.001 |
|                 Using_FPGA_4.of_read_ex_write_op2_conflict_INST1                                    |    <0.001 |
|                 Using_FPGA_4.of_read_ex_write_op2_conflict_INST2                                    |    <0.001 |
|                 Using_FPGA_4.of_read_ex_write_op3_conflict_INST1                                    |    <0.001 |
|                 Using_FPGA_4.of_read_ex_write_op3_conflict_INST2                                    |    <0.001 |
|                 Using_FPGA_4.of_read_mem_write_op1_conflict_INST1                                   |    <0.001 |
|                 Using_FPGA_4.of_read_mem_write_op1_conflict_INST2                                   |    <0.001 |
|                 Using_FPGA_4.of_read_mem_write_op2_conflict_INST1                                   |    <0.001 |
|                 Using_FPGA_4.of_read_mem_write_op2_conflict_INST2                                   |    <0.001 |
|                 Using_FPGA_4.of_read_mem_write_op3_conflict_INST1                                   |    <0.001 |
|                 Using_FPGA_4.of_read_mem_write_op3_conflict_INST2                                   |    <0.001 |
|                 Using_ICache_Carry_Chain.Using_Latch_AS_Logic.AND2B1L_I1                            |    <0.001 |
|                 Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_and                                 |    <0.001 |
|                   MUXCY_I                                                                           |    <0.001 |
|                 Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_or                                  |     0.000 |
|                   MUXCY_I                                                                           |     0.000 |
|                 Using_ICache_Carry_Chain.ib_addr_strobe_ii_carry_and                                |    <0.001 |
|                   MUXCY_I                                                                           |    <0.001 |
|                 Using_ICache_Carry_Chain.ib_ready_MMU_carry_or                                      |    <0.001 |
|                   MUXCY_I                                                                           |    <0.001 |
|                 Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1                                    |    <0.001 |
|                   MUXCY_I                                                                           |    <0.001 |
|                 Using_PC_Incr_Prot.if_pc_incr_carry_and_2                                           |    <0.001 |
|                   MUXCY_I                                                                           |    <0.001 |
|                 if_pc_incr_carry_and_0                                                              |    <0.001 |
|                   MUXCY_I                                                                           |    <0.001 |
|                 if_pc_incr_carry_and_3                                                              |     0.000 |
|                   MUXCY_I                                                                           |     0.000 |
|                 jump_logic_I1                                                                       |     0.001 |
|                   MUXCY_JUMP_CARRY                                                                  |     0.000 |
|                   MUXCY_JUMP_CARRY2                                                                 |    <0.001 |
|                   MUXCY_JUMP_CARRY3                                                                 |    <0.001 |
|                   MUXCY_JUMP_CARRY4                                                                 |    <0.001 |
|                   MUXCY_JUMP_CARRY5                                                                 |    <0.001 |
|                   MUXCY_JUMP_CARRY6                                                                 |     0.001 |
|                 mem_PipeRun_carry_and                                                               |    <0.001 |
|                   MUXCY_I                                                                           |    <0.001 |
|                 mem_wait_on_ready_N_carry_or                                                        |    <0.001 |
|                   MUXCY_I                                                                           |    <0.001 |
|               MMU_I                                                                                 |     0.008 |
|                 Using_TLBS.DTLB_I                                                                   |     0.001 |
|                   Lookup_Shadow_Reg[0].No_C_STORE_TID.Mask_bits_compare                             |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[10].carry_and_I1                                                    |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[11].carry_and_I1                                                    |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[12].carry_and_I1                                                    |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[13].carry_and_I1                                                    |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[1].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[2].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[3].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[4].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[5].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[6].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[7].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[8].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[9].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                   Lookup_Shadow_Reg[0].No_C_STORE_TID.direct_compare                                |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[1].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[2].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                   Lookup_Shadow_Reg[0].No_C_STORE_TID.direct_en_carry                               |    <0.001 |
|                     MUXCY_I                                                                         |    <0.001 |
|                   Lookup_Shadow_Reg[0].Using_Extra_Carry.MUXCY_EXTRA_I                              |    <0.001 |
|                   Lookup_Shadow_Reg[1].No_C_STORE_TID.Mask_bits_compare                             |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[10].carry_and_I1                                                    |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[11].carry_and_I1                                                    |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[12].carry_and_I1                                                    |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[13].carry_and_I1                                                    |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[1].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[2].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[3].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[4].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[5].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[6].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[7].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[8].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[9].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                   Lookup_Shadow_Reg[1].No_C_STORE_TID.direct_compare                                |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[1].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[2].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                   Lookup_Shadow_Reg[1].No_C_STORE_TID.direct_en_carry                               |    <0.001 |
|                     MUXCY_I                                                                         |    <0.001 |
|                   Lookup_Shadow_Reg[1].Using_Extra_Carry.MUXCY_EXTRA_I                              |    <0.001 |
|                   Lookup_Shadow_Reg[2].No_C_STORE_TID.Mask_bits_compare                             |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[10].carry_and_I1                                                    |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[11].carry_and_I1                                                    |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[12].carry_and_I1                                                    |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[13].carry_and_I1                                                    |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[1].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[2].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[3].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[4].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[5].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[6].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[7].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[8].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[9].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                   Lookup_Shadow_Reg[2].No_C_STORE_TID.direct_compare                                |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[1].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[2].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                   Lookup_Shadow_Reg[2].No_C_STORE_TID.direct_en_carry                               |    <0.001 |
|                     MUXCY_I                                                                         |    <0.001 |
|                   Lookup_Shadow_Reg[2].Using_Extra_Carry.MUXCY_EXTRA_I                              |    <0.001 |
|                   Lookup_Shadow_Reg[3].No_C_STORE_TID.Mask_bits_compare                             |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[10].carry_and_I1                                                    |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[11].carry_and_I1                                                    |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[12].carry_and_I1                                                    |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[13].carry_and_I1                                                    |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[1].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[2].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[3].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[4].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[5].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[6].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[7].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[8].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[9].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                   Lookup_Shadow_Reg[3].No_C_STORE_TID.direct_compare                                |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[1].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[2].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                   Lookup_Shadow_Reg[3].No_C_STORE_TID.direct_en_carry                               |     0.000 |
|                     MUXCY_I                                                                         |     0.000 |
|                   Lookup_Shadow_Reg[3].Using_Extra_Carry.MUXCY_EXTRA_I                              |    <0.001 |
|                   Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[0].TLBLO_Mux_MUXF7                          |    <0.001 |
|                   Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[10].TLBLO_Mux_MUXF7                         |    <0.001 |
|                   Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[11].TLBLO_Mux_MUXF7                         |    <0.001 |
|                   Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[12].TLBLO_Mux_MUXF7                         |    <0.001 |
|                   Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[13].TLBLO_Mux_MUXF7                         |    <0.001 |
|                   Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[14].TLBLO_Mux_MUXF7                         |    <0.001 |
|                   Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[15].TLBLO_Mux_MUXF7                         |    <0.001 |
|                   Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[16].TLBLO_Mux_MUXF7                         |    <0.001 |
|                   Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[17].TLBLO_Mux_MUXF7                         |    <0.001 |
|                   Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[18].TLBLO_Mux_MUXF7                         |    <0.001 |
|                   Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[19].TLBLO_Mux_MUXF7                         |    <0.001 |
|                   Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[1].TLBLO_Mux_MUXF7                          |    <0.001 |
|                   Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[20].TLBLO_Mux_MUXF7                         |    <0.001 |
|                   Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[21].TLBLO_Mux_MUXF7                         |    <0.001 |
|                   Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[22].TLBLO_Mux_MUXF7                         |    <0.001 |
|                   Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[23].TLBLO_Mux_MUXF7                         |    <0.001 |
|                   Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[24].TLBLO_Mux_MUXF7                         |    <0.001 |
|                   Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[2].TLBLO_Mux_MUXF7                          |    <0.001 |
|                   Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[3].TLBLO_Mux_MUXF7                          |    <0.001 |
|                   Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[4].TLBLO_Mux_MUXF7                          |    <0.001 |
|                   Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[5].TLBLO_Mux_MUXF7                          |    <0.001 |
|                   Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[6].TLBLO_Mux_MUXF7                          |    <0.001 |
|                   Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[7].TLBLO_Mux_MUXF7                          |    <0.001 |
|                   Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[8].TLBLO_Mux_MUXF7                          |    <0.001 |
|                   Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[9].TLBLO_Mux_MUXF7                          |    <0.001 |
|                 Using_TLBS.ITLB_I                                                                   |    <0.001 |
|                   Lookup_Shadow_Reg[0].No_C_STORE_TID.Mask_bits_compare                             |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[10].carry_and_I1                                                    |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[11].carry_and_I1                                                    |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[12].carry_and_I1                                                    |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[13].carry_and_I1                                                    |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[1].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[2].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[3].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[4].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[5].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[6].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[7].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[8].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[9].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                   Lookup_Shadow_Reg[0].No_C_STORE_TID.direct_compare                                |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[1].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[2].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                   Lookup_Shadow_Reg[0].No_C_STORE_TID.direct_en_carry                               |    <0.001 |
|                     MUXCY_I                                                                         |    <0.001 |
|                   Lookup_Shadow_Reg[0].Using_Extra_Carry.MUXCY_EXTRA_I                              |    <0.001 |
|                   Lookup_Shadow_Reg[1].No_C_STORE_TID.Mask_bits_compare                             |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[10].carry_and_I1                                                    |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[11].carry_and_I1                                                    |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[12].carry_and_I1                                                    |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[13].carry_and_I1                                                    |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[1].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[2].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[3].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[4].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[5].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[6].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[7].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[8].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[9].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                   Lookup_Shadow_Reg[1].No_C_STORE_TID.direct_compare                                |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[1].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[2].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                   Lookup_Shadow_Reg[1].No_C_STORE_TID.direct_en_carry                               |    <0.001 |
|                     MUXCY_I                                                                         |    <0.001 |
|                   Lookup_Shadow_Reg[1].Using_Extra_Carry.MUXCY_EXTRA_I                              |    <0.001 |
|                 Using_TLBS.UTLB_I                                                                   |     0.004 |
|                   Hit_DirectA_carry                                                                 |    <0.001 |
|                     MUXCY_I                                                                         |    <0.001 |
|                   Hit_DirectB_carry                                                                 |    <0.001 |
|                     MUXCY_I                                                                         |    <0.001 |
|                   MMU_UTLB_RAM_I                                                                    |     0.004 |
|                   eqa1_carry_compare                                                                |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                     The_Compare[1].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                     The_Compare[2].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                   eqa1_carry_compare_mask                                                           |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                     The_Compare[1].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                     The_Compare[2].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[3].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                   eqa2_carry_compare_mask_I1                                                        |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[1].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[2].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                     The_Compare[3].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                     The_Compare[4].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                     The_Compare[5].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[6].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                     The_Compare[7].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                   eqa3_carry_compare_mask_I1                                                        |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[1].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                   eqapid_carry_compare_mask_I1                                                      |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[1].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                     The_Compare[2].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                     The_Compare[3].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                     The_Compare[4].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[5].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                     The_Compare[6].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                     The_Compare[7].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                   eqb1_carry_compare                                                                |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                     The_Compare[1].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                   eqb2_carry_compare                                                                |     0.000 |
|                     The_Compare[0].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                   eqb2_carry_compare_mask                                                           |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[1].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[2].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                     The_Compare[3].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                   eqb3_carry_compare_mask_I1                                                        |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                     The_Compare[1].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                     The_Compare[2].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                     The_Compare[3].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[4].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                     The_Compare[5].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                     The_Compare[6].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                     The_Compare[7].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[8].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                     The_Compare[9].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                   eqbpid_carry_compare_mask_I1                                                      |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                     The_Compare[1].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                     The_Compare[2].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                     The_Compare[3].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[4].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                     The_Compare[5].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                     The_Compare[6].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                     The_Compare[7].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|               Use_DBUS.DAXI_Interface_I1                                                            |    <0.001 |
|               Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1                                              |    <0.001 |
|               Use_Debug_Logic.Master_Core.Debug_Perf                                                |     0.017 |
|                 Serial_Dbg_Intf.SRL16E_1                                                            |    <0.001 |
|                 Serial_Dbg_Intf.SRL16E_2                                                            |    <0.001 |
|                 Serial_Dbg_Intf.SRL16E_3                                                            |    <0.001 |
|                 Serial_Dbg_Intf.SRL16E_4                                                            |    <0.001 |
|                 Serial_Dbg_Intf.SRL16E_7                                                            |    <0.001 |
|                 Serial_Dbg_Intf.SRL16E_8                                                            |    <0.001 |
|                 Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I                               |    <0.001 |
|                 Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I                               |    <0.001 |
|                 Serial_Dbg_Intf.The_Cache_Addresses[3].SRL16E_Cache_I                               |    <0.001 |
|                 Serial_Dbg_Intf.The_Cache_Addresses[4].SRL16E_Cache_I                               |    <0.001 |
|                 Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I                               |    <0.001 |
|                 Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I                               |    <0.001 |
|                 Serial_Dbg_Intf.The_Cache_Addresses[7].SRL16E_Cache_I                               |    <0.001 |
|                 Serial_Dbg_Intf.The_Cache_Addresses[8].SRL16E_Cache_I                               |    <0.001 |
|                 Serial_Dbg_Intf.Use_Extended_Features.SRL16E_10                                     |    <0.001 |
|                 Serial_Dbg_Intf.Use_Extended_Features.SRL16E_9                                      |    <0.001 |
|                 Serial_Dbg_Intf.Use_PVR_Full.SRL16E_5                                               |    <0.001 |
|                 Serial_Dbg_Intf.Use_PVR_Full.SRL16E_6                                               |    <0.001 |
|                 Serial_Dbg_Intf.sync_dbg_brk_hit                                                    |    <0.001 |
|                 Serial_Dbg_Intf.sync_dbg_hit                                                        |    <0.001 |
|                   sync_bits[0].sync_bit                                                             |    <0.001 |
|                 Serial_Dbg_Intf.sync_running_clock                                                  |    <0.001 |
|                 Serial_Dbg_Intf.sync_sample                                                         |    <0.001 |
|                   sync_bits[0].sync_bit                                                             |    <0.001 |
|                   sync_bits[1].sync_bit                                                             |    <0.001 |
|                   sync_bits[2].sync_bit                                                             |    <0.001 |
|                   sync_bits[3].sync_bit                                                             |    <0.001 |
|                   sync_bits[4].sync_bit                                                             |    <0.001 |
|                   sync_bits[5].sync_bit                                                             |    <0.001 |
|                   sync_bits[6].sync_bit                                                             |    <0.001 |
|                   sync_bits[9].sync_bit                                                             |    <0.001 |
|                 Serial_Dbg_Intf.sync_sleep                                                          |    <0.001 |
|                 Serial_Dbg_Intf.sync_stop_CPU                                                       |    <0.001 |
|                 Use_Statistics.Debug_Stat_I                                                         |     0.004 |
|                   Serial_Dbg_Intf.sync_sample                                                       |    <0.001 |
|                     sync_bits[0].sync_bit                                                           |    <0.001 |
|                     sync_bits[1].sync_bit                                                           |    <0.001 |
|                     sync_bits[2].sync_bit                                                           |    <0.001 |
|                     sync_bits[3].sync_bit                                                           |    <0.001 |
|                     sync_bits[4].sync_bit                                                           |    <0.001 |
|                     sync_bits[5].sync_bit                                                           |    <0.001 |
|                     sync_bits[6].sync_bit                                                           |    <0.001 |
|                     sync_bits[7].sync_bit                                                           |    <0.001 |
|                     sync_bits[8].sync_bit                                                           |     0.000 |
|                   all_statistics_counters[0].Debug_Stat_Counter_i                                   |    <0.001 |
|                   all_statistics_counters[1].Debug_Stat_Counter_i                                   |    <0.001 |
|                   all_statistics_counters[2].Debug_Stat_Counter_i                                   |    <0.001 |
|                   all_statistics_counters[3].Debug_Stat_Counter_i                                   |    <0.001 |
|                   all_statistics_counters[4].Debug_Stat_Counter_i                                   |    <0.001 |
|                   all_statistics_counters[5].Debug_Stat_Counter_i                                   |    <0.001 |
|                     Gen_Access_Counter.Using_DSP48_Architectures.No_MUL64.dsp_module_I2             |    <0.001 |
|                       Using_DSP48E1.DSP48E1_I1                                                      |    <0.001 |
|                     Gen_Access_Counter.Using_DSP48_Architectures.No_MUL64.dsp_module_I3             |    <0.001 |
|                       Using_DSP48E1.DSP48E1_I1                                                      |    <0.001 |
|                     Gen_Access_Counter.Using_DSP48_Architectures.dsp_module_I1                      |    <0.001 |
|                       Using_DSP48E1.DSP48E1_I1                                                      |    <0.001 |
|                 Use_Trace.Debug_Trace_I                                                             |     0.012 |
|                   Embedded_Trace.Embedded_Trace_Buffer                                              |     0.009 |
|                     Using_B36_S36.The_BRAMs[0].RAMB36_I1                                            |     0.005 |
|                     Using_B36_S36.The_BRAMs[1].RAMB36_I1                                            |     0.004 |
|                   Embedded_Trace.Serial_Dbg_Intf.sync_sample                                        |    <0.001 |
|                   Serial_Dbg_Intf.sync_cc_overflow                                                  |    <0.001 |
|                   Serial_Dbg_Intf.sync_sample                                                       |    <0.001 |
|                     sync_bits[0].sync_bit                                                           |    <0.001 |
|                     sync_bits[1].sync_bit                                                           |    <0.001 |
|                     sync_bits[2].sync_bit                                                           |    <0.001 |
|                     sync_bits[3].sync_bit                                                           |    <0.001 |
|                     sync_bits[5].sync_bit                                                           |    <0.001 |
|                     sync_bits[6].sync_bit                                                           |    <0.001 |
|                   Serial_Dbg_Intf.sync_started                                                      |    <0.001 |
|                 Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I                |    <0.001 |
|                   Compare[0].MUXCY_I                                                                |    <0.001 |
|                   Compare[0].SRLC16E_I                                                              |    <0.001 |
|                   Compare[1].MUXCY_I                                                                |     0.000 |
|                   Compare[1].SRLC16E_I                                                              |    <0.001 |
|                   Compare[2].MUXCY_I                                                                |     0.000 |
|                   Compare[2].SRLC16E_I                                                              |    <0.001 |
|                   Compare[3].MUXCY_I                                                                |     0.000 |
|                   Compare[3].SRLC16E_I                                                              |    <0.001 |
|                   Compare[4].MUXCY_I                                                                |    <0.001 |
|                   Compare[4].SRLC16E_I                                                              |    <0.001 |
|                   Compare[5].MUXCY_I                                                                |     0.000 |
|                   Compare[5].SRLC16E_I                                                              |    <0.001 |
|                   Compare[6].MUXCY_I                                                                |     0.000 |
|                   Compare[6].SRLC16E_I                                                              |    <0.001 |
|                   Compare[7].MUXCY_I                                                                |     0.000 |
|                   Compare[7].SRLC16E_I                                                              |    <0.001 |
|                   Has_Trace.AND2B1L_Trace                                                           |    <0.001 |
|                   Has_Trace.MUXCY_Trace                                                             |    <0.001 |
|                   The_First_BreakPoints.MUXCY_Post                                                  |    <0.001 |
|                 sync_trig_out_0                                                                     |    <0.001 |
|               Using_DCache.Using_WriteThrough.DCache_I1                                             |     0.011 |
|                 DATA_RAM_Module                                                                     |     0.007 |
|                   Using_B36_S18.The_BRAMs[0].RAMB36_I1                                              |     0.003 |
|                   Using_B36_S18.The_BRAMs[1].RAMB36_I1                                              |     0.003 |
|                 Gen_WE[0].SUM_I                                                                     |    <0.001 |
|                 Gen_WE[1].SUM_I                                                                     |    <0.001 |
|                 Gen_WE[2].SUM_I                                                                     |    <0.001 |
|                 Gen_WE[3].SUM_I                                                                     |    <0.001 |
|                 TAG_RAM_Module                                                                      |     0.002 |
|                   Using_B36_S36.The_BRAMs[0].RAMB36_I1                                              |     0.002 |
|                 Use_XX_Accesses3.xx_access_read_miss                                                |    <0.001 |
|                   MUXCY_I                                                                           |    <0.001 |
|                 Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or                                |    <0.001 |
|                   MUXCY_I                                                                           |    <0.001 |
|                 Using_Latch_AS_Logic_1.AND2B1L_I1                                                   |    <0.001 |
|                 Using_Latch_AS_Logic_3.AND2B1L_I1                                                   |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Cache_Interface_I1                                 |    <0.001 |
|                   Using_AXI.Use_AXI_Write.Addr_bit[0].Addr_bit_FDSE                                 |    <0.001 |
|                   Using_AXI.Use_AXI_Write.Addr_bit[0].Addr_bit_LUT                                  |    <0.001 |
|                   Using_AXI.Use_AXI_Write.Addr_bit[1].Addr_bit_FDSE                                 |    <0.001 |
|                   Using_AXI.Use_AXI_Write.Addr_bit[1].Addr_bit_LUT                                  |    <0.001 |
|                   Using_AXI.Use_AXI_Write.Addr_bit[2].Addr_bit_FDSE                                 |    <0.001 |
|                   Using_AXI.Use_AXI_Write.Addr_bit[2].Addr_bit_LUT                                  |    <0.001 |
|                   Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE                                 |    <0.001 |
|                   Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_LUT                                  |    <0.001 |
|                   Using_AXI.Use_AXI_Write.exist_bit_FDRE                                            |    <0.001 |
|                   Using_AXI.Use_AXI_Write.exist_bit_LUT                                             |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[0].Copy_Mem                           |    <0.001 |
|                   Retarget                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[10].Copy_Mem                          |    <0.001 |
|                   Retarget                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[11].Copy_Mem                          |    <0.001 |
|                   Retarget                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[12].Copy_Mem                          |    <0.001 |
|                   Retarget                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[13].Copy_Mem                          |    <0.001 |
|                   Retarget                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[14].Copy_Mem                          |    <0.001 |
|                   Retarget                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[15].Copy_Mem                          |    <0.001 |
|                   Retarget                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[16].Copy_Mem                          |    <0.001 |
|                   Retarget                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[17].Copy_Mem                          |    <0.001 |
|                   Retarget                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[18].Copy_Mem                          |    <0.001 |
|                   Retarget                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[19].Copy_Mem                          |    <0.001 |
|                   Retarget                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[1].Copy_Mem                           |    <0.001 |
|                   Retarget                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[20].Copy_Mem                          |    <0.001 |
|                   Retarget                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[21].Copy_Mem                          |    <0.001 |
|                   Retarget                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[22].Copy_Mem                          |    <0.001 |
|                   Retarget                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[23].Copy_Mem                          |    <0.001 |
|                   Retarget                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[24].Copy_Mem                          |    <0.001 |
|                   Retarget                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[25].Copy_Mem                          |    <0.001 |
|                   Retarget                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[26].Copy_Mem                          |    <0.001 |
|                   Retarget                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[27].Copy_Mem                          |    <0.001 |
|                   Retarget                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[28].Copy_Mem                          |    <0.001 |
|                   Retarget                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[29].Copy_Mem                          |    <0.001 |
|                   Retarget                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[2].Copy_Mem                           |    <0.001 |
|                   Retarget                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[30].Copy_Mem                          |    <0.001 |
|                   Retarget                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[31].Copy_Mem                          |    <0.001 |
|                   Retarget                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[3].Copy_Mem                           |    <0.001 |
|                   Retarget                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[4].Copy_Mem                           |    <0.001 |
|                   Retarget                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[5].Copy_Mem                           |    <0.001 |
|                   Retarget                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[6].Copy_Mem                           |    <0.001 |
|                   Retarget                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[7].Copy_Mem                           |    <0.001 |
|                   Retarget                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[8].Copy_Mem                           |    <0.001 |
|                   Retarget                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[9].Copy_Mem                           |    <0.001 |
|                   Retarget                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[0].Gen_Instr_DFF                                      |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[0].Mux_Select_LUT5                                    |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[10].Gen_Instr_DFF                                     |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[10].Mux_Select_LUT5                                   |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[11].Gen_Instr_DFF                                     |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[11].Mux_Select_LUT5                                   |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[12].Gen_Instr_DFF                                     |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[12].Mux_Select_LUT5                                   |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[13].Gen_Instr_DFF                                     |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[13].Mux_Select_LUT5                                   |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[14].Gen_Instr_DFF                                     |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[14].Mux_Select_LUT5                                   |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[15].Gen_Instr_DFF                                     |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[15].Mux_Select_LUT5                                   |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[16].Gen_Instr_DFF                                     |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[16].Mux_Select_LUT5                                   |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[17].Gen_Instr_DFF                                     |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[17].Mux_Select_LUT5                                   |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[18].Gen_Instr_DFF                                     |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[18].Mux_Select_LUT5                                   |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[19].Gen_Instr_DFF                                     |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[19].Mux_Select_LUT5                                   |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[1].Gen_Instr_DFF                                      |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[1].Mux_Select_LUT5                                    |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[20].Gen_Instr_DFF                                     |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[20].Mux_Select_LUT5                                   |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[21].Gen_Instr_DFF                                     |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[21].Mux_Select_LUT5                                   |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[22].Gen_Instr_DFF                                     |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[22].Mux_Select_LUT5                                   |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[23].Gen_Instr_DFF                                     |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[23].Mux_Select_LUT5                                   |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[24].Gen_Instr_DFF                                     |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[24].Mux_Select_LUT5                                   |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[25].Gen_Instr_DFF                                     |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[25].Mux_Select_LUT5                                   |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[26].Gen_Instr_DFF                                     |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[26].Mux_Select_LUT5                                   |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[27].Gen_Instr_DFF                                     |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[27].Mux_Select_LUT5                                   |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[28].Gen_Instr_DFF                                     |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[28].Mux_Select_LUT5                                   |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[29].Gen_Instr_DFF                                     |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[29].Mux_Select_LUT5                                   |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[2].Gen_Instr_DFF                                      |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[2].Mux_Select_LUT5                                    |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[30].Gen_Instr_DFF                                     |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[30].Mux_Select_LUT5                                   |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[31].Gen_Instr_DFF                                     |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[31].Mux_Select_LUT5                                   |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[3].Gen_Instr_DFF                                      |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[3].Mux_Select_LUT5                                    |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[4].Gen_Instr_DFF                                      |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[4].Mux_Select_LUT5                                    |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[5].Gen_Instr_DFF                                      |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[5].Mux_Select_LUT5                                    |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[6].Gen_Instr_DFF                                      |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[6].Mux_Select_LUT5                                    |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[7].Gen_Instr_DFF                                      |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[7].Mux_Select_LUT5                                    |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[8].Gen_Instr_DFF                                      |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[8].Mux_Select_LUT5                                    |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[9].Gen_Instr_DFF                                      |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[9].Mux_Select_LUT5                                    |    <0.001 |
|                 cache_valid_bit_detect_I1                                                           |    <0.001 |
|                   Valid_Check_With_4word_Cacheline.lut6_valid_check_carry_and                       |    <0.001 |
|                     MUXCY_I                                                                         |    <0.001 |
|                 dcache_data_strobe_sel_carry_or_0                                                   |     0.000 |
|                   MUXCY_I                                                                           |     0.000 |
|                 dcache_data_strobe_sel_carry_or_1                                                   |     0.000 |
|                   MUXCY_I                                                                           |     0.000 |
|                 dcache_data_strobe_sel_carry_or_2                                                   |    <0.001 |
|                   MUXCY_I                                                                           |    <0.001 |
|                 mem_read_cache_hit_carry_or                                                         |    <0.001 |
|                   MUXCY_I                                                                           |    <0.001 |
|                 mem_read_cache_hit_direct_carry_and                                                 |    <0.001 |
|                   MUXCY_I                                                                           |    <0.001 |
|                 mem_read_cache_miss_sel_carry_and                                                   |    <0.001 |
|                   MUXCY_I                                                                           |    <0.001 |
|                 mem_tag_hit_comparator                                                              |    <0.001 |
|                   Comp_Carry_Chain[0].MUXCY_I                                                       |    <0.001 |
|                   Comp_Carry_Chain[1].MUXCY_I                                                       |     0.000 |
|                   Comp_Carry_Chain[2].MUXCY_I                                                       |     0.000 |
|                   Comp_Carry_Chain[3].MUXCY_I                                                       |     0.000 |
|                   Comp_Carry_Chain[4].MUXCY_I                                                       |    <0.001 |
|                   Comp_Carry_Chain[5].MUXCY_I                                                       |     0.000 |
|                   Comp_Carry_Chain[6].MUXCY_I                                                       |     0.000 |
|                 mem_tag_miss_comparator                                                             |    <0.001 |
|                   Comp_Carry_Chain[0].MUXCY_I                                                       |    <0.001 |
|                   Comp_Carry_Chain[3].MUXCY_I                                                       |     0.000 |
|                   Comp_Carry_Chain[4].MUXCY_I                                                       |    <0.001 |
|                   Comp_Carry_Chain[6].MUXCY_I                                                       |    <0.001 |
|               Using_Debug.Using_ICache.combined_carry_and_I2                                        |    <0.001 |
|                 MUXCY_I                                                                             |    <0.001 |
|               Using_Debug.Using_ICache.combined_carry_or_I                                          |     0.000 |
|                 MUXCY_I                                                                             |     0.000 |
|               Using_Debug.Using_ICache.debug_combinded_carry_or_I                                   |     0.000 |
|                 MUXCY_I                                                                             |     0.000 |
|               Using_ICache.ICache_I1                                                                |     0.017 |
|                 Cache_Interface_I1                                                                  |    <0.001 |
|                 Data_RAM_Module                                                                     |     0.006 |
|                   Using_B36_S18.The_BRAMs[0].RAMB36_I1                                              |     0.003 |
|                   Using_B36_S18.The_BRAMs[1].RAMB36_I1                                              |     0.003 |
|                 Tag_RAM_Module                                                                      |     0.006 |
|                   Using_B36_S36.The_BRAMs[0].RAMB36_I1                                              |     0.003 |
|                   Using_B36_S36.The_BRAMs[1].RAMB36_I1                                              |     0.003 |
|                 Using_FPGA_FSL_1.tag_hit_comparator                                                 |    <0.001 |
|                   Comp_Carry_Chain[0].MUXCY_I                                                       |     0.000 |
|                   Comp_Carry_Chain[1].MUXCY_I                                                       |     0.000 |
|                   Comp_Carry_Chain[2].MUXCY_I                                                       |     0.000 |
|                   Comp_Carry_Chain[3].MUXCY_I                                                       |    <0.001 |
|                   Comp_Carry_Chain[4].MUXCY_I                                                       |     0.000 |
|                   Comp_Carry_Chain[5].MUXCY_I                                                       |     0.000 |
|                   Comp_Carry_Chain[6].MUXCY_I                                                       |     0.000 |
|                   Comp_Carry_Chain[7].MUXCY_I                                                       |    <0.001 |
|                   Comp_Carry_Chain[8].MUXCY_I                                                       |     0.000 |
|                   Comp_Carry_Chain[9].MUXCY_I                                                       |    <0.001 |
|                   Using_Extra_Carry.MUXCY_EXTRA_I                                                   |    <0.001 |
|                 Using_Stream.stream_cache_I1                                                        |     0.001 |
|                   Addr_Handler[0].MUXCY_XOR_I                                                       |    <0.001 |
|                   Addr_Handler[10].MUXCY_XOR_I                                                      |    <0.001 |
|                   Addr_Handler[11].MUXCY_XOR_I                                                      |    <0.001 |
|                   Addr_Handler[12].MUXCY_XOR_I                                                      |    <0.001 |
|                   Addr_Handler[13].MUXCY_XOR_I                                                      |    <0.001 |
|                   Addr_Handler[14].MUXCY_XOR_I                                                      |    <0.001 |
|                   Addr_Handler[15].MUXCY_XOR_I                                                      |    <0.001 |
|                   Addr_Handler[16].MUXCY_XOR_I                                                      |    <0.001 |
|                   Addr_Handler[17].MUXCY_XOR_I                                                      |    <0.001 |
|                   Addr_Handler[18].MUXCY_XOR_I                                                      |    <0.001 |
|                   Addr_Handler[19].MUXCY_XOR_I                                                      |    <0.001 |
|                   Addr_Handler[1].MUXCY_XOR_I                                                       |    <0.001 |
|                   Addr_Handler[20].MUXCY_XOR_I                                                      |    <0.001 |
|                   Addr_Handler[21].MUXCY_XOR_I                                                      |    <0.001 |
|                   Addr_Handler[22].MUXCY_XOR_I                                                      |    <0.001 |
|                   Addr_Handler[23].MUXCY_XOR_I                                                      |    <0.001 |
|                   Addr_Handler[24].MUXCY_XOR_I                                                      |    <0.001 |
|                   Addr_Handler[25].MUXCY_XOR_I                                                      |    <0.001 |
|                   Addr_Handler[26].MUXCY_XOR_I                                                      |    <0.001 |
|                   Addr_Handler[2].MUXCY_XOR_I                                                       |    <0.001 |
|                   Addr_Handler[3].MUXCY_XOR_I                                                       |    <0.001 |
|                   Addr_Handler[4].MUXCY_XOR_I                                                       |    <0.001 |
|                   Addr_Handler[5].MUXCY_XOR_I                                                       |    <0.001 |
|                   Addr_Handler[6].MUXCY_XOR_I                                                       |    <0.001 |
|                   Addr_Handler[7].MUXCY_XOR_I                                                       |    <0.001 |
|                   Addr_Handler[8].MUXCY_XOR_I                                                       |    <0.001 |
|                   Addr_Handler[9].MUXCY_XOR_I                                                       |    <0.001 |
|                   Next_Addr_Handler[0].MUXCY_XOR_I                                                  |    <0.001 |
|                   Next_Addr_Handler[10].MUXCY_XOR_I                                                 |    <0.001 |
|                   Next_Addr_Handler[11].MUXCY_XOR_I                                                 |    <0.001 |
|                   Next_Addr_Handler[12].MUXCY_XOR_I                                                 |    <0.001 |
|                   Next_Addr_Handler[13].MUXCY_XOR_I                                                 |    <0.001 |
|                   Next_Addr_Handler[14].MUXCY_XOR_I                                                 |    <0.001 |
|                   Next_Addr_Handler[15].MUXCY_XOR_I                                                 |    <0.001 |
|                   Next_Addr_Handler[16].MUXCY_XOR_I                                                 |    <0.001 |
|                   Next_Addr_Handler[17].MUXCY_XOR_I                                                 |    <0.001 |
|                   Next_Addr_Handler[18].MUXCY_XOR_I                                                 |    <0.001 |
|                   Next_Addr_Handler[19].MUXCY_XOR_I                                                 |    <0.001 |
|                   Next_Addr_Handler[1].MUXCY_XOR_I                                                  |    <0.001 |
|                   Next_Addr_Handler[20].MUXCY_XOR_I                                                 |    <0.001 |
|                   Next_Addr_Handler[21].MUXCY_XOR_I                                                 |    <0.001 |
|                   Next_Addr_Handler[22].MUXCY_XOR_I                                                 |    <0.001 |
|                   Next_Addr_Handler[23].MUXCY_XOR_I                                                 |    <0.001 |
|                   Next_Addr_Handler[24].MUXCY_XOR_I                                                 |    <0.001 |
|                   Next_Addr_Handler[2].MUXCY_XOR_I                                                  |    <0.001 |
|                   Next_Addr_Handler[3].MUXCY_XOR_I                                                  |    <0.001 |
|                   Next_Addr_Handler[4].MUXCY_XOR_I                                                  |    <0.001 |
|                   Next_Addr_Handler[5].MUXCY_XOR_I                                                  |    <0.001 |
|                   Next_Addr_Handler[6].MUXCY_XOR_I                                                  |    <0.001 |
|                   Next_Addr_Handler[7].MUXCY_XOR_I                                                  |    <0.001 |
|                   Next_Addr_Handler[8].MUXCY_XOR_I                                                  |    <0.001 |
|                   Next_Addr_Handler[9].MUXCY_XOR_I                                                  |    <0.001 |
|                   Read_Addr_Counter[0].FDRE_I                                                       |    <0.001 |
|                   Read_Addr_Counter[0].MUXCY_XOR_I                                                  |    <0.001 |
|                   Read_Addr_Counter[1].FDRE_I                                                       |    <0.001 |
|                   Read_Addr_Counter[1].MUXCY_XOR_I                                                  |     0.000 |
|                   Read_Addr_Counter[2].FDRE_I                                                       |    <0.001 |
|                   Read_Addr_Counter[2].MUXCY_XOR_I                                                  |     0.000 |
|                   Read_Addr_Counter[3].FDRE_I                                                       |    <0.001 |
|                   Read_Addr_Counter[3].MUXCY_XOR_I                                                  |     0.000 |
|                   Read_Addr_Counter[4].FDRE_I                                                       |    <0.001 |
|                   Read_Addr_Counter[4].MUXCY_XOR_I                                                  |    <0.001 |
|                 Using_Victim_Cache.victim_cache_I1                                                  |     0.001 |
|                   LRU_Module_I1                                                                     |    <0.001 |
|                 Using_XX_Access_Part2.carry_or_I1                                                   |    <0.001 |
|                   MUXCY_I                                                                           |    <0.001 |
|                 cache_valid_bit_detect_I1                                                           |    <0.001 |
|                   Valid_check_with_8word_cacheline.valid_check_cacheline[0].valid_check_carry_and_I |     0.000 |
|                     MUXCY_I                                                                         |     0.000 |
|                   Valid_check_with_8word_cacheline.valid_check_cacheline[1].valid_check_carry_and_I |    <0.001 |
|                     MUXCY_I                                                                         |    <0.001 |
|                   Valid_check_with_8word_cacheline.valid_check_cacheline[2].valid_check_carry_and_I |     0.000 |
|                     MUXCY_I                                                                         |     0.000 |
|               instr_mux_I                                                                           |    <0.001 |
|               mem_databus_ready_sel_carry_or                                                        |     0.000 |
|                 MUXCY_I                                                                             |     0.000 |
|               read_data_mux_I                                                                       |    <0.001 |
|             Reset_DFF                                                                               |    <0.001 |
|           Using_Victim_Cache.victim_cache_I1/RAM_reg_0_63_0_2                                       |    <0.001 |
|           Using_Victim_Cache.victim_cache_I1/RAM_reg_0_63_12_14                                     |    <0.001 |
|           Using_Victim_Cache.victim_cache_I1/RAM_reg_0_63_15_17                                     |    <0.001 |
|           Using_Victim_Cache.victim_cache_I1/RAM_reg_0_63_18_20                                     |    <0.001 |
|           Using_Victim_Cache.victim_cache_I1/RAM_reg_0_63_21_23                                     |    <0.001 |
|           Using_Victim_Cache.victim_cache_I1/RAM_reg_0_63_24_26                                     |    <0.001 |
|           Using_Victim_Cache.victim_cache_I1/RAM_reg_0_63_27_29                                     |    <0.001 |
|           Using_Victim_Cache.victim_cache_I1/RAM_reg_0_63_30_31                                     |    <0.001 |
|           Using_Victim_Cache.victim_cache_I1/RAM_reg_0_63_3_5                                       |    <0.001 |
|           Using_Victim_Cache.victim_cache_I1/RAM_reg_0_63_6_8                                       |    <0.001 |
|           Using_Victim_Cache.victim_cache_I1/RAM_reg_0_63_9_11                                      |    <0.001 |
|       mutex_0                                                                                       |    <0.001 |
|         U0                                                                                          |    <0.001 |
|           SingleAccess                                                                              |    <0.001 |
|             No_HW_Protection.Normal_Mutex_Inst                                                      |    <0.001 |
|               Mutex_Store                                                                           |    <0.001 |
|                 Use_Multi_Ch_Reg.RAM_Storage                                                        |    <0.001 |
|                   RAM_reg_0_15_0_0                                                                  |    <0.001 |
|                   RAM_reg_0_15_1_1                                                                  |    <0.001 |
|                   RAM_reg_0_15_2_2                                                                  |    <0.001 |
|                   RAM_reg_0_15_3_3                                                                  |    <0.001 |
|                   RAM_reg_0_15_4_4                                                                  |    <0.001 |
|                   RAM_reg_0_15_5_5                                                                  |    <0.001 |
|                   RAM_reg_0_15_6_6                                                                  |    <0.001 |
|                   RAM_reg_0_15_7_7                                                                  |    <0.001 |
|                   RAM_reg_0_15_8_8                                                                  |    <0.001 |
|           Using_AXI_0.AXI_If_0                                                                      |    <0.001 |
|           Using_AXI_1.AXI_If_1                                                                      |    <0.001 |
|       sys_audio_clkgen                                                                              |     0.120 |
|         inst                                                                                        |     0.120 |
|       sys_concat_intc                                                                               |     0.000 |
|       sys_debug                                                                                     |     0.003 |
|         U0                                                                                          |     0.003 |
|           MDM_Core_I1                                                                               |     0.003 |
|             JTAG_CONTROL_I                                                                          |     0.001 |
|               FDC_I                                                                                 |    <0.001 |
|               SYNC_FDRE                                                                             |    <0.001 |
|               Use_Config_SRL16E.SRL16E_1                                                            |    <0.001 |
|               Use_Config_SRL16E.SRL16E_2                                                            |    <0.001 |
|               Use_Config_SRL16E.Use_Ext_Config.SRL16E_3                                             |    <0.001 |
|               Use_ID_SRL16E.SRL16E_ID_1                                                             |    <0.001 |
|               Use_ID_SRL16E.SRL16E_ID_2                                                             |    <0.001 |
|               Use_UART.RX_FIFO_I                                                                    |    <0.001 |
|                 Addr_Counters[0].FDRE_I                                                             |    <0.001 |
|                 Addr_Counters[0].Used_MuxCY.MUXCY_L_I                                               |    <0.001 |
|                 Addr_Counters[1].FDRE_I                                                             |    <0.001 |
|                 Addr_Counters[1].Used_MuxCY.MUXCY_L_I                                               |     0.000 |
|                 Addr_Counters[2].FDRE_I                                                             |    <0.001 |
|                 Addr_Counters[2].Used_MuxCY.MUXCY_L_I                                               |     0.000 |
|                 Addr_Counters[3].FDRE_I                                                             |    <0.001 |
|                 Addr_Counters[3].No_MuxCY.XORCY_I                                                   |     0.000 |
|                 FIFO_RAM[0].D16.SRL16E_I                                                            |    <0.001 |
|                 FIFO_RAM[1].D16.SRL16E_I                                                            |    <0.001 |
|                 FIFO_RAM[2].D16.SRL16E_I                                                            |    <0.001 |
|                 FIFO_RAM[3].D16.SRL16E_I                                                            |    <0.001 |
|                 FIFO_RAM[4].D16.SRL16E_I                                                            |    <0.001 |
|                 FIFO_RAM[5].D16.SRL16E_I                                                            |    <0.001 |
|                 FIFO_RAM[6].D16.SRL16E_I                                                            |    <0.001 |
|                 FIFO_RAM[7].D16.SRL16E_I                                                            |    <0.001 |
|               Use_UART.TX_FIFO_I                                                                    |    <0.001 |
|                 Addr_Counters[0].FDRE_I                                                             |    <0.001 |
|                 Addr_Counters[0].Used_MuxCY.MUXCY_L_I                                               |    <0.001 |
|                 Addr_Counters[1].FDRE_I                                                             |    <0.001 |
|                 Addr_Counters[1].Used_MuxCY.MUXCY_L_I                                               |     0.000 |
|                 Addr_Counters[2].FDRE_I                                                             |    <0.001 |
|                 Addr_Counters[2].Used_MuxCY.MUXCY_L_I                                               |     0.000 |
|                 Addr_Counters[3].FDRE_I                                                             |    <0.001 |
|                 Addr_Counters[3].No_MuxCY.XORCY_I                                                   |     0.000 |
|                 FIFO_RAM[0].D16.SRL16E_I                                                            |    <0.001 |
|                 FIFO_RAM[1].D16.SRL16E_I                                                            |    <0.001 |
|                 FIFO_RAM[2].D16.SRL16E_I                                                            |    <0.001 |
|                 FIFO_RAM[3].D16.SRL16E_I                                                            |    <0.001 |
|                 FIFO_RAM[4].D16.SRL16E_I                                                            |    <0.001 |
|                 FIFO_RAM[5].D16.SRL16E_I                                                            |    <0.001 |
|                 FIFO_RAM[6].D16.SRL16E_I                                                            |    <0.001 |
|                 FIFO_RAM[7].D16.SRL16E_I                                                            |    <0.001 |
|             Use_Uart.TX_Buffer_Empty_FDRE                                                           |    <0.001 |
|           Use_AXI_IPIF.AXI_LITE_IPIF_I                                                              |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                                      |    <0.001 |
|               I_DECODER                                                                             |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|           Use_Dbg_Reg_Access.BUFGCTRL_DRCK                                                          |    <0.001 |
|           Use_Dbg_Reg_Access.BUFGCTRL_UPDATE                                                        |    <0.001 |
|           Use_E2.BSCAN_I                                                                            |    <0.001 |
|       sys_dlmb                                                                                      |     0.000 |
|         U0                                                                                          |     0.000 |
|       sys_dlmb_cntlr                                                                                |    <0.001 |
|         U0                                                                                          |    <0.001 |
|       sys_ethernet_clkgen                                                                           |     0.109 |
|         inst                                                                                        |     0.109 |
|       sys_ilmb                                                                                      |     0.000 |
|         U0                                                                                          |     0.000 |
|       sys_ilmb_cntlr                                                                                |    <0.001 |
|         U0                                                                                          |    <0.001 |
|       sys_lmb_bram                                                                                  |     0.001 |
|         U0                                                                                          |     0.001 |
|           inst_blk_mem_gen                                                                          |     0.001 |
|             gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                                   |     0.001 |
|               valid.cstr                                                                            |     0.001 |
|                 ramloop[0].ram.r                                                                    |    <0.001 |
|                   prim_noinit.ram                                                                   |    <0.001 |
|                 ramloop[1].ram.r                                                                    |    <0.001 |
|                   prim_noinit.ram                                                                   |    <0.001 |
|       sys_mb1_axi_intc                                                                              |     0.001 |
|         U0                                                                                          |     0.001 |
|           AXI_LITE_IPIF_I                                                                           |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                                      |    <0.001 |
|               I_DECODER                                                                             |    <0.001 |
|           INTC_CORE_I                                                                               |    <0.001 |
|             IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I                              |    <0.001 |
|               ram_reg_0_15_0_0                                                                      |    <0.001 |
|               ram_reg_0_15_10_10                                                                    |    <0.001 |
|               ram_reg_0_15_11_11                                                                    |    <0.001 |
|               ram_reg_0_15_12_12                                                                    |    <0.001 |
|               ram_reg_0_15_13_13                                                                    |    <0.001 |
|               ram_reg_0_15_14_14                                                                    |    <0.001 |
|               ram_reg_0_15_15_15                                                                    |    <0.001 |
|               ram_reg_0_15_16_16                                                                    |    <0.001 |
|               ram_reg_0_15_17_17                                                                    |    <0.001 |
|               ram_reg_0_15_18_18                                                                    |    <0.001 |
|               ram_reg_0_15_19_19                                                                    |    <0.001 |
|               ram_reg_0_15_1_1                                                                      |    <0.001 |
|               ram_reg_0_15_20_20                                                                    |    <0.001 |
|               ram_reg_0_15_21_21                                                                    |    <0.001 |
|               ram_reg_0_15_22_22                                                                    |    <0.001 |
|               ram_reg_0_15_23_23                                                                    |    <0.001 |
|               ram_reg_0_15_24_24                                                                    |    <0.001 |
|               ram_reg_0_15_25_25                                                                    |    <0.001 |
|               ram_reg_0_15_26_26                                                                    |    <0.001 |
|               ram_reg_0_15_27_27                                                                    |    <0.001 |
|               ram_reg_0_15_28_28                                                                    |    <0.001 |
|               ram_reg_0_15_29_29                                                                    |    <0.001 |
|               ram_reg_0_15_2_2                                                                      |    <0.001 |
|               ram_reg_0_15_30_30                                                                    |    <0.001 |
|               ram_reg_0_15_31_31                                                                    |    <0.001 |
|               ram_reg_0_15_3_3                                                                      |    <0.001 |
|               ram_reg_0_15_4_4                                                                      |    <0.001 |
|               ram_reg_0_15_5_5                                                                      |    <0.001 |
|               ram_reg_0_15_6_6                                                                      |    <0.001 |
|               ram_reg_0_15_7_7                                                                      |    <0.001 |
|               ram_reg_0_15_8_8                                                                      |    <0.001 |
|               ram_reg_0_15_9_9                                                                      |    <0.001 |
|       sys_mb1_interconnect                                                                          |     0.001 |
|         xbar                                                                                        |     0.001 |
|           inst                                                                                      |     0.001 |
|             gen_sasd.crossbar_sasd_0                                                                |     0.001 |
|               addr_arbiter_inst                                                                     |    <0.001 |
|               gen_decerr.decerr_slave_inst                                                          |    <0.001 |
|               reg_slice_r                                                                           |    <0.001 |
|               splitter_ar                                                                           |    <0.001 |
|               splitter_aw                                                                           |    <0.001 |
|       sys_mb1_local_memory                                                                          |     0.001 |
|         dlmb_bram_if_cntlr                                                                          |    <0.001 |
|           U0                                                                                        |    <0.001 |
|         dlmb_v10                                                                                    |     0.000 |
|           U0                                                                                        |     0.000 |
|         ilmb_bram_if_cntlr                                                                          |    <0.001 |
|           U0                                                                                        |    <0.001 |
|         ilmb_v10                                                                                    |     0.000 |
|           U0                                                                                        |     0.000 |
|         lmb_bram                                                                                    |     0.001 |
|           U0                                                                                        |     0.001 |
|             inst_blk_mem_gen                                                                        |     0.001 |
|               gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                                 |     0.001 |
|                 valid.cstr                                                                          |     0.001 |
|                   ramloop[0].ram.r                                                                  |    <0.001 |
|                     prim_noinit.ram                                                                 |    <0.001 |
|                   ramloop[1].ram.r                                                                  |    <0.001 |
|                     prim_noinit.ram                                                                 |    <0.001 |
|       sys_rstgen                                                                                    |    <0.001 |
|         U0                                                                                          |    <0.001 |
|           EXT_LPF                                                                                   |    <0.001 |
|             ACTIVE_HIGH_EXT.ACT_HI_EXT                                                              |    <0.001 |
|           SEQ                                                                                       |    <0.001 |
|             SEQ_COUNTER                                                                             |    <0.001 |
|       xlconcat_mb1_intr                                                                             |     0.000 |
+-----------------------------------------------------------------------------------------------------+-----------+


