// Seed: 1821539747
`define pp_4 0
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input id_1,
    input id_2,
    input id_3
);
endmodule
