{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1649858277919 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649858277920 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 13 15:57:41 2022 " "Processing started: Wed Apr 13 15:57:41 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649858277920 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649858277920 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Box_Muller -c Box_Muller " "Command: quartus_map --read_settings_files=on --write_settings_files=off Box_Muller -c Box_Muller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649858277920 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1649858278530 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1649858278530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sincos/sincoslut.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sincos/sincoslut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sincoslut-SYN " "Found design unit 1: sincoslut-SYN" {  } { { "sincos/sincosLUT.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/sincos/sincosLUT.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649858286949 ""} { "Info" "ISGN_ENTITY_NAME" "1 sincosLUT " "Found entity 1: sincosLUT" {  } { { "sincos/sincosLUT.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/sincos/sincosLUT.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649858286949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649858286949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f_a_lut.vhd 2 1 " "Found 2 design units, including 1 entities, in source file f_a_lut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 f_a_lut-SYN " "Found design unit 1: f_a_lut-SYN" {  } { { "f_a_lut.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_a_lut.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649858286953 ""} { "Info" "ISGN_ENTITY_NAME" "1 f_a_lut " "Found entity 1: f_a_lut" {  } { { "f_a_lut.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_a_lut.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649858286953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649858286953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "box_muller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file box_muller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Box_Muller-behavioural " "Found design unit 1: Box_Muller-behavioural" {  } { { "Box_Muller.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/Box_Muller.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649858286958 ""} { "Info" "ISGN_ENTITY_NAME" "1 Box_Muller " "Found entity 1: Box_Muller" {  } { { "Box_Muller.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/Box_Muller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649858286958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649858286958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lod_2b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lod_2b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LOD_2b-behavior " "Found design unit 1: LOD_2b-behavior" {  } { { "LOD_2b.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD_2b.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649858286962 ""} { "Info" "ISGN_ENTITY_NAME" "1 LOD_2b " "Found entity 1: LOD_2b" {  } { { "LOD_2b.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD_2b.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649858286962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649858286962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lod.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lod.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LOD-behavior " "Found design unit 1: LOD-behavior" {  } { { "LOD.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649858286966 ""} { "Info" "ISGN_ENTITY_NAME" "1 LOD " "Found entity 1: LOD" {  } { { "LOD.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649858286966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649858286966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ones_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ones_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ones_counter-behavior " "Found design unit 1: ones_counter-behavior" {  } { { "ones_counter.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/ones_counter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649858286970 ""} { "Info" "ISGN_ENTITY_NAME" "1 ones_counter " "Found entity 1: ones_counter" {  } { { "ones_counter.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/ones_counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649858286970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649858286970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "au_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file au_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 au_mux-SYN " "Found design unit 1: au_mux-SYN" {  } { { "AU_MUX.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/AU_MUX.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649858286976 ""} { "Info" "ISGN_ENTITY_NAME" "1 AU_MUX " "Found entity 1: AU_MUX" {  } { { "AU_MUX.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/AU_MUX.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649858286976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649858286976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addressing_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addressing_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addressing_unit-behavior " "Found design unit 1: addressing_unit-behavior" {  } { { "addressing_unit.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/addressing_unit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649858286980 ""} { "Info" "ISGN_ENTITY_NAME" "1 addressing_unit " "Found entity 1: addressing_unit" {  } { { "addressing_unit.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/addressing_unit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649858286980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649858286980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f_b_lut.vhd 2 1 " "Found 2 design units, including 1 entities, in source file f_b_lut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 f_b_lut-SYN " "Found design unit 1: f_b_lut-SYN" {  } { { "f_b_lut.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_b_lut.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649858286984 ""} { "Info" "ISGN_ENTITY_NAME" "1 f_b_lut " "Found entity 1: f_b_lut" {  } { { "f_b_lut.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_b_lut.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649858286984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649858286984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file f_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 f_block-behavior " "Found design unit 1: f_block-behavior" {  } { { "f_block.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_block.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649858286988 ""} { "Info" "ISGN_ENTITY_NAME" "1 f_block " "Found entity 1: f_block" {  } { { "f_block.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_block.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649858286988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649858286988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f_block_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file f_block_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 f_block_tb-behavior " "Found design unit 1: f_block_tb-behavior" {  } { { "f_block_tb.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_block_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649858286992 ""} { "Info" "ISGN_ENTITY_NAME" "1 f_block_tb " "Found entity 1: f_block_tb" {  } { { "f_block_tb.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_block_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649858286992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649858286992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addressing_unit_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addressing_unit_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addressing_unit_tb-behavior " "Found design unit 1: addressing_unit_tb-behavior" {  } { { "addressing_unit_tb.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/addressing_unit_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649858286996 ""} { "Info" "ISGN_ENTITY_NAME" "1 addressing_unit_tb " "Found entity 1: addressing_unit_tb" {  } { { "addressing_unit_tb.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/addressing_unit_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649858286996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649858286996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sincos/sincos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sincos/sincos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sincos-Behavioural " "Found design unit 1: sincos-Behavioural" {  } { { "sincos/sincos.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/sincos/sincos.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649858287000 ""} { "Info" "ISGN_ENTITY_NAME" "1 sincos " "Found entity 1: sincos" {  } { { "sincos/sincos.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/sincos/sincos.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649858287000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649858287000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lfsr_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LFSR_16-Behavioral " "Found design unit 1: LFSR_16-Behavioral" {  } { { "LFSR_16.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/LFSR_16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649858287004 ""} { "Info" "ISGN_ENTITY_NAME" "1 LFSR_16 " "Found entity 1: LFSR_16" {  } { { "LFSR_16.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/LFSR_16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649858287004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649858287004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_lfsr_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench_lfsr_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TestBench_LFSR_16-LFSR_16_arch " "Found design unit 1: TestBench_LFSR_16-LFSR_16_arch" {  } { { "TestBench_LFSR_16.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/TestBench_LFSR_16.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649858287008 ""} { "Info" "ISGN_ENTITY_NAME" "1 TestBench_LFSR_16 " "Found entity 1: TestBench_LFSR_16" {  } { { "TestBench_LFSR_16.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/TestBench_LFSR_16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649858287008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649858287008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr_33.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lfsr_33.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LFSR_33-Behavioral " "Found design unit 1: LFSR_33-Behavioral" {  } { { "LFSR_33.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/LFSR_33.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649858287012 ""} { "Info" "ISGN_ENTITY_NAME" "1 LFSR_33 " "Found entity 1: LFSR_33" {  } { { "LFSR_33.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/LFSR_33.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649858287012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649858287012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_lfsr_33.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench_lfsr_33.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TestBench_LFSR_33-LFSR_33_arch " "Found design unit 1: TestBench_LFSR_33-LFSR_33_arch" {  } { { "TestBench_LFSR_33.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/TestBench_LFSR_33.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649858287016 ""} { "Info" "ISGN_ENTITY_NAME" "1 TestBench_LFSR_33 " "Found entity 1: TestBench_LFSR_33" {  } { { "TestBench_LFSR_33.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/TestBench_LFSR_33.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649858287016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649858287016 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Box_Muller " "Elaborating entity \"Box_Muller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1649858289208 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fblockMul Box_Muller.vhd(55) " "Verilog HDL or VHDL warning at Box_Muller.vhd(55): object \"fblockMul\" assigned a value but never read" {  } { { "Box_Muller.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/Box_Muller.vhd" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649858289209 "|Box_Muller"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "OUTPUT 4 16 Box_Muller.vhd(58) " "VHDL Incomplete Partial Association warning at Box_Muller.vhd(58): port or argument \"OUTPUT\" has 4/16 unassociated elements" {  } { { "Box_Muller.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/Box_Muller.vhd" 58 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1649858289210 "|Box_Muller"}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "32 33 Box_Muller.vhd(59) " "VHDL expression error at Box_Muller.vhd(59): expression has 32 elements, but must have 33 elements" {  } { { "Box_Muller.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/Box_Muller.vhd" 59 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1649858289211 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1649858289211 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4786 " "Peak virtual memory: 4786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649858289345 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Apr 13 15:58:09 2022 " "Processing ended: Wed Apr 13 15:58:09 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649858289345 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649858289345 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649858289345 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1649858289345 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1649858290056 ""}
