ARM GAS  C:\Users\igorn\AppData\Local\Temp\ccApO7Le.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
  20              		.section	.text.HAL_MspInit,"ax",%progbits
  21              		.align	1
  22              		.global	HAL_MspInit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	HAL_MspInit:
  28              	.LFB130:
   1:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_hal_msp.c **** /**
   3:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f4xx_hal_msp.c ****   *
  10:Core/Src/stm32f4xx_hal_msp.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f4xx_hal_msp.c ****   *
  13:Core/Src/stm32f4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f4xx_hal_msp.c ****   *
  17:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f4xx_hal_msp.c ****   */
  19:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f4xx_hal_msp.c **** 
  21:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f4xx_hal_msp.c **** 
  24:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f4xx_hal_msp.c **** 
  26:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f4xx_hal_msp.c **** 
  28:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  C:\Users\igorn\AppData\Local\Temp\ccApO7Le.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32f4xx_hal_msp.c **** 
  33:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32f4xx_hal_msp.c **** 
  36:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32f4xx_hal_msp.c **** 
  38:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32f4xx_hal_msp.c **** 
  41:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32f4xx_hal_msp.c **** 
  43:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f4xx_hal_msp.c **** 
  46:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32f4xx_hal_msp.c **** 
  48:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f4xx_hal_msp.c **** 
  51:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f4xx_hal_msp.c **** 
  53:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32f4xx_hal_msp.c **** 
  56:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32f4xx_hal_msp.c **** 
  58:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32f4xx_hal_msp.c **** 
  60:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32f4xx_hal_msp.c **** /**
  62:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  63:Core/Src/stm32f4xx_hal_msp.c ****   */
  64:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  65:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 65 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              		.cfi_def_cfa_offset 8
  66:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Core/Src/stm32f4xx_hal_msp.c **** 
  68:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Core/Src/stm32f4xx_hal_msp.c **** 
  70:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  36              		.loc 1 70 3 view .LVU1
  37              	.LBB2:
  38              		.loc 1 70 3 view .LVU2
  39 0002 0021     		movs	r1, #0
  40 0004 0091     		str	r1, [sp]
  41              		.loc 1 70 3 view .LVU3
  42 0006 0B4B     		ldr	r3, .L3
  43 0008 5A6C     		ldr	r2, [r3, #68]
  44 000a 42F48042 		orr	r2, r2, #16384
  45 000e 5A64     		str	r2, [r3, #68]
ARM GAS  C:\Users\igorn\AppData\Local\Temp\ccApO7Le.s 			page 3


  46              		.loc 1 70 3 view .LVU4
  47 0010 5A6C     		ldr	r2, [r3, #68]
  48 0012 02F48042 		and	r2, r2, #16384
  49 0016 0092     		str	r2, [sp]
  50              		.loc 1 70 3 view .LVU5
  51 0018 009A     		ldr	r2, [sp]
  52              	.LBE2:
  53              		.loc 1 70 3 view .LVU6
  71:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  54              		.loc 1 71 3 view .LVU7
  55              	.LBB3:
  56              		.loc 1 71 3 view .LVU8
  57 001a 0191     		str	r1, [sp, #4]
  58              		.loc 1 71 3 view .LVU9
  59 001c 1A6C     		ldr	r2, [r3, #64]
  60 001e 42F08052 		orr	r2, r2, #268435456
  61 0022 1A64     		str	r2, [r3, #64]
  62              		.loc 1 71 3 view .LVU10
  63 0024 1B6C     		ldr	r3, [r3, #64]
  64 0026 03F08053 		and	r3, r3, #268435456
  65 002a 0193     		str	r3, [sp, #4]
  66              		.loc 1 71 3 view .LVU11
  67 002c 019B     		ldr	r3, [sp, #4]
  68              	.LBE3:
  69              		.loc 1 71 3 view .LVU12
  72:Core/Src/stm32f4xx_hal_msp.c **** 
  73:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  74:Core/Src/stm32f4xx_hal_msp.c **** 
  75:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  76:Core/Src/stm32f4xx_hal_msp.c **** 
  77:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  78:Core/Src/stm32f4xx_hal_msp.c **** }
  70              		.loc 1 78 1 is_stmt 0 view .LVU13
  71 002e 02B0     		add	sp, sp, #8
  72              		.cfi_def_cfa_offset 0
  73              		@ sp needed
  74 0030 7047     		bx	lr
  75              	.L4:
  76 0032 00BF     		.align	2
  77              	.L3:
  78 0034 00380240 		.word	1073887232
  79              		.cfi_endproc
  80              	.LFE130:
  82              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
  83              		.align	1
  84              		.global	HAL_TIM_Base_MspInit
  85              		.syntax unified
  86              		.thumb
  87              		.thumb_func
  89              	HAL_TIM_Base_MspInit:
  90              	.LVL0:
  91              	.LFB131:
  79:Core/Src/stm32f4xx_hal_msp.c **** 
  80:Core/Src/stm32f4xx_hal_msp.c **** /**
  81:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
  82:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  83:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
ARM GAS  C:\Users\igorn\AppData\Local\Temp\ccApO7Le.s 			page 4


  84:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
  85:Core/Src/stm32f4xx_hal_msp.c **** */
  86:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
  87:Core/Src/stm32f4xx_hal_msp.c **** {
  92              		.loc 1 87 1 is_stmt 1 view -0
  93              		.cfi_startproc
  94              		@ args = 0, pretend = 0, frame = 8
  95              		@ frame_needed = 0, uses_anonymous_args = 0
  96              		@ link register save eliminated.
  88:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM6)
  97              		.loc 1 88 3 view .LVU15
  98              		.loc 1 88 15 is_stmt 0 view .LVU16
  99 0000 0268     		ldr	r2, [r0]
 100              		.loc 1 88 5 view .LVU17
 101 0002 094B     		ldr	r3, .L12
 102 0004 9A42     		cmp	r2, r3
 103 0006 00D0     		beq	.L11
 104 0008 7047     		bx	lr
 105              	.L11:
  87:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM6)
 106              		.loc 1 87 1 view .LVU18
 107 000a 82B0     		sub	sp, sp, #8
 108              		.cfi_def_cfa_offset 8
  89:Core/Src/stm32f4xx_hal_msp.c ****   {
  90:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM6_MspInit 0 */
  91:Core/Src/stm32f4xx_hal_msp.c **** 
  92:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM6_MspInit 0 */
  93:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
  94:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM6_CLK_ENABLE();
 109              		.loc 1 94 5 is_stmt 1 view .LVU19
 110              	.LBB4:
 111              		.loc 1 94 5 view .LVU20
 112 000c 0023     		movs	r3, #0
 113 000e 0193     		str	r3, [sp, #4]
 114              		.loc 1 94 5 view .LVU21
 115 0010 064B     		ldr	r3, .L12+4
 116 0012 1A6C     		ldr	r2, [r3, #64]
 117 0014 42F01002 		orr	r2, r2, #16
 118 0018 1A64     		str	r2, [r3, #64]
 119              		.loc 1 94 5 view .LVU22
 120 001a 1B6C     		ldr	r3, [r3, #64]
 121 001c 03F01003 		and	r3, r3, #16
 122 0020 0193     		str	r3, [sp, #4]
 123              		.loc 1 94 5 view .LVU23
 124 0022 019B     		ldr	r3, [sp, #4]
 125              	.LBE4:
 126              		.loc 1 94 5 view .LVU24
  95:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
  96:Core/Src/stm32f4xx_hal_msp.c **** 
  97:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM6_MspInit 1 */
  98:Core/Src/stm32f4xx_hal_msp.c ****   }
  99:Core/Src/stm32f4xx_hal_msp.c **** 
 100:Core/Src/stm32f4xx_hal_msp.c **** }
 127              		.loc 1 100 1 is_stmt 0 view .LVU25
 128 0024 02B0     		add	sp, sp, #8
 129              		.cfi_def_cfa_offset 0
 130              		@ sp needed
ARM GAS  C:\Users\igorn\AppData\Local\Temp\ccApO7Le.s 			page 5


 131 0026 7047     		bx	lr
 132              	.L13:
 133              		.align	2
 134              	.L12:
 135 0028 00100040 		.word	1073745920
 136 002c 00380240 		.word	1073887232
 137              		.cfi_endproc
 138              	.LFE131:
 140              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 141              		.align	1
 142              		.global	HAL_TIM_Base_MspDeInit
 143              		.syntax unified
 144              		.thumb
 145              		.thumb_func
 147              	HAL_TIM_Base_MspDeInit:
 148              	.LVL1:
 149              	.LFB132:
 101:Core/Src/stm32f4xx_hal_msp.c **** 
 102:Core/Src/stm32f4xx_hal_msp.c **** /**
 103:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 104:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 105:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 106:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 107:Core/Src/stm32f4xx_hal_msp.c **** */
 108:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 109:Core/Src/stm32f4xx_hal_msp.c **** {
 150              		.loc 1 109 1 is_stmt 1 view -0
 151              		.cfi_startproc
 152              		@ args = 0, pretend = 0, frame = 0
 153              		@ frame_needed = 0, uses_anonymous_args = 0
 154              		@ link register save eliminated.
 110:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM6)
 155              		.loc 1 110 3 view .LVU27
 156              		.loc 1 110 15 is_stmt 0 view .LVU28
 157 0000 0268     		ldr	r2, [r0]
 158              		.loc 1 110 5 view .LVU29
 159 0002 054B     		ldr	r3, .L17
 160 0004 9A42     		cmp	r2, r3
 161 0006 00D0     		beq	.L16
 162              	.L14:
 111:Core/Src/stm32f4xx_hal_msp.c ****   {
 112:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM6_MspDeInit 0 */
 113:Core/Src/stm32f4xx_hal_msp.c **** 
 114:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM6_MspDeInit 0 */
 115:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 116:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM6_CLK_DISABLE();
 117:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
 118:Core/Src/stm32f4xx_hal_msp.c **** 
 119:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM6_MspDeInit 1 */
 120:Core/Src/stm32f4xx_hal_msp.c ****   }
 121:Core/Src/stm32f4xx_hal_msp.c **** 
 122:Core/Src/stm32f4xx_hal_msp.c **** }
 163              		.loc 1 122 1 view .LVU30
 164 0008 7047     		bx	lr
 165              	.L16:
 116:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
 166              		.loc 1 116 5 is_stmt 1 view .LVU31
ARM GAS  C:\Users\igorn\AppData\Local\Temp\ccApO7Le.s 			page 6


 167 000a 044A     		ldr	r2, .L17+4
 168 000c 136C     		ldr	r3, [r2, #64]
 169 000e 23F01003 		bic	r3, r3, #16
 170 0012 1364     		str	r3, [r2, #64]
 171              		.loc 1 122 1 is_stmt 0 view .LVU32
 172 0014 F8E7     		b	.L14
 173              	.L18:
 174 0016 00BF     		.align	2
 175              	.L17:
 176 0018 00100040 		.word	1073745920
 177 001c 00380240 		.word	1073887232
 178              		.cfi_endproc
 179              	.LFE132:
 181              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 182              		.align	1
 183              		.global	HAL_UART_MspInit
 184              		.syntax unified
 185              		.thumb
 186              		.thumb_func
 188              	HAL_UART_MspInit:
 189              	.LVL2:
 190              	.LFB133:
 123:Core/Src/stm32f4xx_hal_msp.c **** 
 124:Core/Src/stm32f4xx_hal_msp.c **** /**
 125:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP Initialization
 126:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 127:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 128:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 129:Core/Src/stm32f4xx_hal_msp.c **** */
 130:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 131:Core/Src/stm32f4xx_hal_msp.c **** {
 191              		.loc 1 131 1 is_stmt 1 view -0
 192              		.cfi_startproc
 193              		@ args = 0, pretend = 0, frame = 32
 194              		@ frame_needed = 0, uses_anonymous_args = 0
 195              		.loc 1 131 1 is_stmt 0 view .LVU34
 196 0000 10B5     		push	{r4, lr}
 197              		.cfi_def_cfa_offset 8
 198              		.cfi_offset 4, -8
 199              		.cfi_offset 14, -4
 200 0002 88B0     		sub	sp, sp, #32
 201              		.cfi_def_cfa_offset 40
 132:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 202              		.loc 1 132 3 is_stmt 1 view .LVU35
 203              		.loc 1 132 20 is_stmt 0 view .LVU36
 204 0004 0023     		movs	r3, #0
 205 0006 0393     		str	r3, [sp, #12]
 206 0008 0493     		str	r3, [sp, #16]
 207 000a 0593     		str	r3, [sp, #20]
 208 000c 0693     		str	r3, [sp, #24]
 209 000e 0793     		str	r3, [sp, #28]
 133:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART2)
 210              		.loc 1 133 3 is_stmt 1 view .LVU37
 211              		.loc 1 133 11 is_stmt 0 view .LVU38
 212 0010 0268     		ldr	r2, [r0]
 213              		.loc 1 133 5 view .LVU39
 214 0012 184B     		ldr	r3, .L23
ARM GAS  C:\Users\igorn\AppData\Local\Temp\ccApO7Le.s 			page 7


 215 0014 9A42     		cmp	r2, r3
 216 0016 01D0     		beq	.L22
 217              	.LVL3:
 218              	.L19:
 134:Core/Src/stm32f4xx_hal_msp.c ****   {
 135:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
 136:Core/Src/stm32f4xx_hal_msp.c **** 
 137:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
 138:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 139:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 140:Core/Src/stm32f4xx_hal_msp.c **** 
 141:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 142:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 143:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
 144:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 145:Core/Src/stm32f4xx_hal_msp.c ****     */
 146:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 147:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 148:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 149:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 150:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 151:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 152:Core/Src/stm32f4xx_hal_msp.c **** 
 153:Core/Src/stm32f4xx_hal_msp.c ****     /* USART2 interrupt Init */
 154:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 155:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART2_IRQn);
 156:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 157:Core/Src/stm32f4xx_hal_msp.c **** 
 158:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 159:Core/Src/stm32f4xx_hal_msp.c ****   }
 160:Core/Src/stm32f4xx_hal_msp.c **** 
 161:Core/Src/stm32f4xx_hal_msp.c **** }
 219              		.loc 1 161 1 view .LVU40
 220 0018 08B0     		add	sp, sp, #32
 221              		.cfi_remember_state
 222              		.cfi_def_cfa_offset 8
 223              		@ sp needed
 224 001a 10BD     		pop	{r4, pc}
 225              	.LVL4:
 226              	.L22:
 227              		.cfi_restore_state
 139:Core/Src/stm32f4xx_hal_msp.c **** 
 228              		.loc 1 139 5 is_stmt 1 view .LVU41
 229              	.LBB5:
 139:Core/Src/stm32f4xx_hal_msp.c **** 
 230              		.loc 1 139 5 view .LVU42
 231 001c 0024     		movs	r4, #0
 232 001e 0194     		str	r4, [sp, #4]
 139:Core/Src/stm32f4xx_hal_msp.c **** 
 233              		.loc 1 139 5 view .LVU43
 234 0020 03F5FA33 		add	r3, r3, #128000
 235 0024 1A6C     		ldr	r2, [r3, #64]
 236 0026 42F40032 		orr	r2, r2, #131072
 237 002a 1A64     		str	r2, [r3, #64]
 139:Core/Src/stm32f4xx_hal_msp.c **** 
 238              		.loc 1 139 5 view .LVU44
 239 002c 1A6C     		ldr	r2, [r3, #64]
ARM GAS  C:\Users\igorn\AppData\Local\Temp\ccApO7Le.s 			page 8


 240 002e 02F40032 		and	r2, r2, #131072
 241 0032 0192     		str	r2, [sp, #4]
 139:Core/Src/stm32f4xx_hal_msp.c **** 
 242              		.loc 1 139 5 view .LVU45
 243 0034 019A     		ldr	r2, [sp, #4]
 244              	.LBE5:
 139:Core/Src/stm32f4xx_hal_msp.c **** 
 245              		.loc 1 139 5 view .LVU46
 141:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 246              		.loc 1 141 5 view .LVU47
 247              	.LBB6:
 141:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 248              		.loc 1 141 5 view .LVU48
 249 0036 0294     		str	r4, [sp, #8]
 141:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 250              		.loc 1 141 5 view .LVU49
 251 0038 1A6B     		ldr	r2, [r3, #48]
 252 003a 42F00102 		orr	r2, r2, #1
 253 003e 1A63     		str	r2, [r3, #48]
 141:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 254              		.loc 1 141 5 view .LVU50
 255 0040 1B6B     		ldr	r3, [r3, #48]
 256 0042 03F00103 		and	r3, r3, #1
 257 0046 0293     		str	r3, [sp, #8]
 141:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 258              		.loc 1 141 5 view .LVU51
 259 0048 029B     		ldr	r3, [sp, #8]
 260              	.LBE6:
 141:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 261              		.loc 1 141 5 view .LVU52
 146:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 262              		.loc 1 146 5 view .LVU53
 146:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 263              		.loc 1 146 25 is_stmt 0 view .LVU54
 264 004a 0C23     		movs	r3, #12
 265 004c 0393     		str	r3, [sp, #12]
 147:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 266              		.loc 1 147 5 is_stmt 1 view .LVU55
 147:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 267              		.loc 1 147 26 is_stmt 0 view .LVU56
 268 004e 0223     		movs	r3, #2
 269 0050 0493     		str	r3, [sp, #16]
 148:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 270              		.loc 1 148 5 is_stmt 1 view .LVU57
 149:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 271              		.loc 1 149 5 view .LVU58
 149:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 272              		.loc 1 149 27 is_stmt 0 view .LVU59
 273 0052 0323     		movs	r3, #3
 274 0054 0693     		str	r3, [sp, #24]
 150:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 275              		.loc 1 150 5 is_stmt 1 view .LVU60
 150:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 276              		.loc 1 150 31 is_stmt 0 view .LVU61
 277 0056 0723     		movs	r3, #7
 278 0058 0793     		str	r3, [sp, #28]
 151:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  C:\Users\igorn\AppData\Local\Temp\ccApO7Le.s 			page 9


 279              		.loc 1 151 5 is_stmt 1 view .LVU62
 280 005a 03A9     		add	r1, sp, #12
 281 005c 0648     		ldr	r0, .L23+4
 282              	.LVL5:
 151:Core/Src/stm32f4xx_hal_msp.c **** 
 283              		.loc 1 151 5 is_stmt 0 view .LVU63
 284 005e FFF7FEFF 		bl	HAL_GPIO_Init
 285              	.LVL6:
 154:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART2_IRQn);
 286              		.loc 1 154 5 is_stmt 1 view .LVU64
 287 0062 2246     		mov	r2, r4
 288 0064 2146     		mov	r1, r4
 289 0066 2620     		movs	r0, #38
 290 0068 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 291              	.LVL7:
 155:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 292              		.loc 1 155 5 view .LVU65
 293 006c 2620     		movs	r0, #38
 294 006e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 295              	.LVL8:
 296              		.loc 1 161 1 is_stmt 0 view .LVU66
 297 0072 D1E7     		b	.L19
 298              	.L24:
 299              		.align	2
 300              	.L23:
 301 0074 00440040 		.word	1073759232
 302 0078 00000240 		.word	1073872896
 303              		.cfi_endproc
 304              	.LFE133:
 306              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 307              		.align	1
 308              		.global	HAL_UART_MspDeInit
 309              		.syntax unified
 310              		.thumb
 311              		.thumb_func
 313              	HAL_UART_MspDeInit:
 314              	.LVL9:
 315              	.LFB134:
 162:Core/Src/stm32f4xx_hal_msp.c **** 
 163:Core/Src/stm32f4xx_hal_msp.c **** /**
 164:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 165:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 166:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 167:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 168:Core/Src/stm32f4xx_hal_msp.c **** */
 169:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 170:Core/Src/stm32f4xx_hal_msp.c **** {
 316              		.loc 1 170 1 is_stmt 1 view -0
 317              		.cfi_startproc
 318              		@ args = 0, pretend = 0, frame = 0
 319              		@ frame_needed = 0, uses_anonymous_args = 0
 320              		.loc 1 170 1 is_stmt 0 view .LVU68
 321 0000 08B5     		push	{r3, lr}
 322              		.cfi_def_cfa_offset 8
 323              		.cfi_offset 3, -8
 324              		.cfi_offset 14, -4
 171:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART2)
ARM GAS  C:\Users\igorn\AppData\Local\Temp\ccApO7Le.s 			page 10


 325              		.loc 1 171 3 is_stmt 1 view .LVU69
 326              		.loc 1 171 11 is_stmt 0 view .LVU70
 327 0002 0268     		ldr	r2, [r0]
 328              		.loc 1 171 5 view .LVU71
 329 0004 084B     		ldr	r3, .L29
 330 0006 9A42     		cmp	r2, r3
 331 0008 00D0     		beq	.L28
 332              	.LVL10:
 333              	.L25:
 172:Core/Src/stm32f4xx_hal_msp.c ****   {
 173:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 174:Core/Src/stm32f4xx_hal_msp.c **** 
 175:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 176:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 177:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 178:Core/Src/stm32f4xx_hal_msp.c **** 
 179:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 180:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
 181:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 182:Core/Src/stm32f4xx_hal_msp.c ****     */
 183:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 184:Core/Src/stm32f4xx_hal_msp.c **** 
 185:Core/Src/stm32f4xx_hal_msp.c ****     /* USART2 interrupt DeInit */
 186:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(USART2_IRQn);
 187:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 188:Core/Src/stm32f4xx_hal_msp.c **** 
 189:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 190:Core/Src/stm32f4xx_hal_msp.c ****   }
 191:Core/Src/stm32f4xx_hal_msp.c **** 
 192:Core/Src/stm32f4xx_hal_msp.c **** }
 334              		.loc 1 192 1 view .LVU72
 335 000a 08BD     		pop	{r3, pc}
 336              	.LVL11:
 337              	.L28:
 177:Core/Src/stm32f4xx_hal_msp.c **** 
 338              		.loc 1 177 5 is_stmt 1 view .LVU73
 339 000c 074A     		ldr	r2, .L29+4
 340 000e 136C     		ldr	r3, [r2, #64]
 341 0010 23F40033 		bic	r3, r3, #131072
 342 0014 1364     		str	r3, [r2, #64]
 183:Core/Src/stm32f4xx_hal_msp.c **** 
 343              		.loc 1 183 5 view .LVU74
 344 0016 0C21     		movs	r1, #12
 345 0018 0548     		ldr	r0, .L29+8
 346              	.LVL12:
 183:Core/Src/stm32f4xx_hal_msp.c **** 
 347              		.loc 1 183 5 is_stmt 0 view .LVU75
 348 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 349              	.LVL13:
 186:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 350              		.loc 1 186 5 is_stmt 1 view .LVU76
 351 001e 2620     		movs	r0, #38
 352 0020 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 353              	.LVL14:
 354              		.loc 1 192 1 is_stmt 0 view .LVU77
 355 0024 F1E7     		b	.L25
 356              	.L30:
ARM GAS  C:\Users\igorn\AppData\Local\Temp\ccApO7Le.s 			page 11


 357 0026 00BF     		.align	2
 358              	.L29:
 359 0028 00440040 		.word	1073759232
 360 002c 00380240 		.word	1073887232
 361 0030 00000240 		.word	1073872896
 362              		.cfi_endproc
 363              	.LFE134:
 365              		.text
 366              	.Letext0:
 367              		.file 2 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 368              		.file 3 "c:\\users\\igorn\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@xpa
 369              		.file 4 "c:\\users\\igorn\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@xpa
 370              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 371              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 372              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 373              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 374              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 375              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
ARM GAS  C:\Users\igorn\AppData\Local\Temp\ccApO7Le.s 			page 12


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_hal_msp.c
C:\Users\igorn\AppData\Local\Temp\ccApO7Le.s:21     .text.HAL_MspInit:00000000 $t
C:\Users\igorn\AppData\Local\Temp\ccApO7Le.s:27     .text.HAL_MspInit:00000000 HAL_MspInit
C:\Users\igorn\AppData\Local\Temp\ccApO7Le.s:78     .text.HAL_MspInit:00000034 $d
C:\Users\igorn\AppData\Local\Temp\ccApO7Le.s:83     .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\igorn\AppData\Local\Temp\ccApO7Le.s:89     .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\igorn\AppData\Local\Temp\ccApO7Le.s:135    .text.HAL_TIM_Base_MspInit:00000028 $d
C:\Users\igorn\AppData\Local\Temp\ccApO7Le.s:141    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\igorn\AppData\Local\Temp\ccApO7Le.s:147    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\igorn\AppData\Local\Temp\ccApO7Le.s:176    .text.HAL_TIM_Base_MspDeInit:00000018 $d
C:\Users\igorn\AppData\Local\Temp\ccApO7Le.s:182    .text.HAL_UART_MspInit:00000000 $t
C:\Users\igorn\AppData\Local\Temp\ccApO7Le.s:188    .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
C:\Users\igorn\AppData\Local\Temp\ccApO7Le.s:301    .text.HAL_UART_MspInit:00000074 $d
C:\Users\igorn\AppData\Local\Temp\ccApO7Le.s:307    .text.HAL_UART_MspDeInit:00000000 $t
C:\Users\igorn\AppData\Local\Temp\ccApO7Le.s:313    .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
C:\Users\igorn\AppData\Local\Temp\ccApO7Le.s:359    .text.HAL_UART_MspDeInit:00000028 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_DeInit
HAL_NVIC_DisableIRQ
