 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 1
        -transition_time
Design : img2_jtag_tap_wrap
Scenario(s): norm.tt0p8v85c.typical_CCworst norm.ffgnp0p88vm40c.rcbest_CCbest norm.ssgnp0p72v125c.rcworst_CCworst
Version: P-2019.03-SP4
Date   : Wed Nov 20 19:47:36 2024
****************************************

 * Some/all delay information is back-annotated.
Wire Load Model Mode: Inactive.

  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datf_si[0]
            (output port clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------
  clock clock (rise edge)                          0.0000     0.0000                     
  clock network delay (ideal)                      0.0000     0.0000                     
  input external delay                             0.5000     0.5000 f                   
  tdi (in)                               0.0094    0.0052     0.5052 f                   
  tdi (net)                      6                 0.0000     0.5052 f                   
  U535/Z (BUFFD3BWP16P90CPD)             0.1318    0.0965 *   0.6017 f                   0.80
  dbg_datf_si[0] (net)           1                 0.0000     0.6017 f                   
  dbg_datf_si[0] (out)                   0.1318    0.0091 *   0.6107 f                   
  data arrival time                                           0.6107                     

  clock clock (rise edge)                          1.1860     1.1860                     
  clock network delay (ideal)                      0.0000     1.1860                     
  clock uncertainty                               -0.0700     1.1160                     
  output external delay                           -0.5000     0.6160                     
  data required time                                          0.6160                     
  ----------------------------------------------------------------------------------------------------
  data required time                                          0.6160                     
  data arrival time                                          -0.6107                     
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                 0.0053                     


  Startpoint: dbg_datm_so[0]
              (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                         0.0000     0.0000                     
  clock network delay (ideal)                                     0.0000     0.0000                     
  input external delay                                            0.5000     0.5000 r                   
  dbg_datm_so[0] (in)                                   0.0055    0.0013     0.5013 r                   
  dbg_datm_so[0] (net)                          1                 0.0000     0.5013 r                   
  U282/ZN (AOI22D1BWP16P90CPDULVT)                      0.0124    0.0094 *   0.5107 f                   0.80
  n478 (net)                                    1                 0.0000     0.5107 f                   
  U278/ZN (ND2SKNBD1BWP16P90CPDULVT)                    0.0082    0.0077 *   0.5184 r                   0.80
  n256 (net)                                    1                 0.0000     0.5184 r                   
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD4BWP16P90CPDULVT)   0.0082    0.0000 *   0.5185 r                   0.80
  data arrival time                                                          0.5185                     

  clock clock (fall edge)                                         0.5930     0.5930                     
  clock network delay (ideal)                                     0.0000     0.5930                     
  clock uncertainty                                              -0.0700     0.5230                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)           0.0000     0.5230 f                   
  library setup time                                             -0.0054     0.5176                     
  data required time                                                         0.5176                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.5176                     
  data arrival time                                                         -0.5185                     
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                          -0.0008                     


  Startpoint: i_img2_jtag_tap_tdo_reg
              (falling edge-triggered flip-flop clocked by clock)
  Endpoint: tdo (output port clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (fall edge)                                         0.5930     0.5930                     
  clock network delay (ideal)                                     0.0000     0.5930                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)   0.0400   0.0000    0.5930 f    i              0.80
  i_img2_jtag_tap_tdo_reg/Q (DFNCNQD4BWP16P90CPDULVT)   0.0064    0.0391     0.6321 r                   0.80
  n407 (net)                                    1                 0.0000     0.6321 r                   
  U537/Z (CKBD14BWP16P90CPDULVT)                        0.0215    0.0220 *   0.6541 r                   0.80
  tdo (net)                                     1                 0.0000     0.6541 r                   
  tdo (out)                                             0.0225    0.0061 *   0.6602 r                   
  data arrival time                                                          0.6602                     

  clock clock (rise edge)                                         1.1860     1.1860                     
  clock network delay (ideal)                                     0.0000     1.1860                     
  clock uncertainty                                              -0.0700     1.1160                     
  output external delay                                          -0.5000     0.6160                     
  data required time                                                         0.6160                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.6160                     
  data arrival time                                                         -0.6602                     
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                          -0.0442                     


  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                         0.0000     0.0000                     
  clock network delay (ideal)                                     0.0000     0.0000                     
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/CP (DFCNQD1BWP16P90CPD)   0.0400   0.0000   0.0000 r i  0.80
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/Q (DFCNQD1BWP16P90CPD)   0.0330   0.0841   0.0841 r 0.80
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate[3] (net)    11   0.0000   0.0841 r                  
  U300/ZN (INVD1BWP16P90CPD)                            0.0356    0.0359 *   0.1200 f                   0.80
  n392 (net)                                    8                 0.0000     0.1200 f                   
  U270/ZN (NR2D1BWP16P90CPD)                            0.0198    0.0232 *   0.1432 r                   0.80
  n219 (net)                                    3                 0.0000     0.1432 r                   
  U271/ZN (IND2D1BWP16P90CPD)                           0.0526    0.0422 *   0.1854 f                   0.80
  n217 (net)                                    7                 0.0000     0.1854 f                   
  U272/ZN (IND2D1BWP16P90CPD)                           0.0195    0.0219 *   0.2073 r                   0.80
  n141 (net)                                    2                 0.0000     0.2073 r                   
  U279/ZN (NR3SKPBD1BWP16P90CPD)                        0.0188    0.0201 *   0.2274 f                   0.80
  n143 (net)                                    1                 0.0000     0.2274 f                   
  U274/ZN (IAO21D1BWP16P90CPD)                          0.0253    0.0231 *   0.2505 r                   0.80
  n146 (net)                                    4                 0.0000     0.2505 r                   
  U273/Z (OA21D1BWP16P90CPD)                            0.0096    0.0282 *   0.2787 r                   0.80
  n464 (net)                                    1                 0.0000     0.2787 r                   
  U304/ZN (AOI21D2BWP16P90CPDULVT)                      0.0080    0.0052 *   0.2839 f                   0.80
  n479 (net)                                    1                 0.0000     0.2839 f                   
  U278/ZN (ND2SKNBD1BWP16P90CPDULVT)                    0.0082    0.0078 *   0.2917 r                   0.80
  n256 (net)                                    1                 0.0000     0.2917 r                   
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD4BWP16P90CPDULVT)   0.0082    0.0000 *   0.2918 r                   0.80
  data arrival time                                                          0.2918                     

  clock clock (fall edge)                                         0.5930     0.5930                     
  clock network delay (ideal)                                     0.0000     0.5930                     
  clock uncertainty                                              -0.0700     0.5230                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)           0.0000     0.5230 f                   
  library setup time                                             -0.0054     0.5176                     
  data required time                                                         0.5176                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.5176                     
  data arrival time                                                         -0.2918                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.2259                     


  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datf_si[0]
            (output port clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------
  clock clock (rise edge)                          0.0000     0.0000                     
  clock network delay (ideal)                      0.0000     0.0000                     
  input external delay                             0.5000     0.5000 r                   
  tdi (in)                               0.0068    0.0039     0.5039 r                   
  tdi (net)                      6                 0.0000     0.5039 r                   
  U535/Z (BUFFD3BWP16P90CPD)             0.0977    0.0732 *   0.5771 r                   0.88
  dbg_datf_si[0] (net)           1                 0.0000     0.5771 r                   
  dbg_datf_si[0] (out)                   0.0977    0.0037 *   0.5808 r                   
  data arrival time                                           0.5808                     

  clock clock (rise edge)                          1.1860     1.1860                     
  clock network delay (ideal)                      0.0000     1.1860                     
  clock uncertainty                               -0.0100     1.1760                     
  output external delay                           -0.5000     0.6760                     
  data required time                                          0.6760                     
  ----------------------------------------------------------------------------------------------------
  data required time                                          0.6760                     
  data arrival time                                          -0.5808                     
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                 0.0952                     


  Startpoint: dbg_datm_so[0]
              (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                         0.0000     0.0000                     
  clock network delay (ideal)                                     0.0000     0.0000                     
  input external delay                                            0.5000     0.5000 f                   
  dbg_datm_so[0] (in)                                   0.0039    0.0010     0.5010 f                   
  dbg_datm_so[0] (net)                          1                 0.0000     0.5010 f                   
  U282/ZN (AOI22D1BWP16P90CPDULVT)                      0.0060    0.0063 *   0.5073 r                   0.88
  n478 (net)                                    1                 0.0000     0.5073 r                   
  U278/ZN (ND2SKNBD1BWP16P90CPDULVT)                    0.0042    0.0043 *   0.5117 f                   0.88
  n256 (net)                                    1                 0.0000     0.5117 f                   
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD4BWP16P90CPDULVT)   0.0042    0.0000 *   0.5117 f                   0.88
  data arrival time                                                          0.5117                     

  clock clock (fall edge)                                         0.5930     0.5930                     
  clock network delay (ideal)                                     0.0000     0.5930                     
  clock uncertainty                                              -0.0100     0.5830                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)           0.0000     0.5830 f                   
  library setup time                                             -0.0078     0.5752                     
  data required time                                                         0.5752                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.5752                     
  data arrival time                                                         -0.5117                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.0635                     


  Startpoint: i_img2_jtag_tap_tdo_reg
              (falling edge-triggered flip-flop clocked by clock)
  Endpoint: tdo (output port clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (fall edge)                                         0.5930     0.5930                     
  clock network delay (ideal)                                     0.0000     0.5930                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)   0.0600   0.0000    0.5930 f    i              0.88
  i_img2_jtag_tap_tdo_reg/Q (DFNCNQD4BWP16P90CPDULVT)   0.0047    0.0325     0.6255 r                   0.88
  n407 (net)                                    1                 0.0000     0.6255 r                   
  U537/Z (CKBD14BWP16P90CPDULVT)                        0.0176    0.0183 *   0.6438 r                   0.88
  tdo (net)                                     1                 0.0000     0.6438 r                   
  tdo (out)                                             0.0176    0.0018 *   0.6456 r                   
  data arrival time                                                          0.6456                     

  clock clock (rise edge)                                         1.1860     1.1860                     
  clock network delay (ideal)                                     0.0000     1.1860                     
  clock uncertainty                                              -0.0100     1.1760                     
  output external delay                                          -0.5000     0.6760                     
  data required time                                                         0.6760                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.6760                     
  data arrival time                                                         -0.6456                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.0304                     


  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                         0.0000     0.0000                     
  clock network delay (ideal)                                     0.0000     0.0000                     
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/CP (DFCNQD1BWP16P90CPD)   0.0600   0.0000   0.0000 r i  0.88
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/Q (DFCNQD1BWP16P90CPD)   0.0251   0.0693   0.0693 r 0.88
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate[3] (net)    11   0.0000   0.0693 r                  
  U300/ZN (INVD1BWP16P90CPD)                            0.0246    0.0257 *   0.0950 f                   0.88
  n392 (net)                                    8                 0.0000     0.0950 f                   
  U270/ZN (NR2D1BWP16P90CPD)                            0.0142    0.0186 *   0.1136 r                   0.88
  n219 (net)                                    3                 0.0000     0.1136 r                   
  U271/ZN (IND2D1BWP16P90CPD)                           0.0338    0.0286 *   0.1421 f                   0.88
  n217 (net)                                    7                 0.0000     0.1421 f                   
  U272/ZN (IND2D1BWP16P90CPD)                           0.0134    0.0167 *   0.1589 r                   0.88
  n141 (net)                                    2                 0.0000     0.1589 r                   
  U279/ZN (NR3SKPBD1BWP16P90CPD)                        0.0137    0.0138 *   0.1727 f                   0.88
  n143 (net)                                    1                 0.0000     0.1727 f                   
  U274/ZN (IAO21D1BWP16P90CPD)                          0.0188    0.0182 *   0.1909 r                   0.88
  n146 (net)                                    4                 0.0000     0.1909 r                   
  U273/Z (OA21D1BWP16P90CPD)                            0.0072    0.0205 *   0.2114 r                   0.88
  n464 (net)                                    1                 0.0000     0.2114 r                   
  U304/ZN (AOI21D2BWP16P90CPDULVT)                      0.0058    0.0038 *   0.2152 f                   0.88
  n479 (net)                                    1                 0.0000     0.2152 f                   
  U278/ZN (ND2SKNBD1BWP16P90CPDULVT)                    0.0068    0.0067 *   0.2219 r                   0.88
  n256 (net)                                    1                 0.0000     0.2219 r                   
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD4BWP16P90CPDULVT)   0.0068    0.0000 *   0.2220 r                   0.88
  data arrival time                                                          0.2220                     

  clock clock (fall edge)                                         0.5930     0.5930                     
  clock network delay (ideal)                                     0.0000     0.5930                     
  clock uncertainty                                              -0.0100     0.5830                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)           0.0000     0.5830 f                   
  library setup time                                             -0.0022     0.5808                     
  data required time                                                         0.5808                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.5808                     
  data arrival time                                                         -0.2220                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.3589                     


  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datf_si[0]
            (output port clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------
  clock clock (rise edge)                          0.0000     0.0000                     
  clock network delay (ideal)                      0.0000     0.0000                     
  input external delay                             0.5000     0.5000 f                   
  tdi (in)                               0.0130    0.0072     0.5072 f                   
  tdi (net)                      6                 0.0000     0.5072 f                   
  U535/Z (BUFFD3BWP16P90CPD)             0.1804    0.1337 *   0.6409 f                   0.72
  dbg_datf_si[0] (net)           1                 0.0000     0.6409 f                   
  dbg_datf_si[0] (out)                   0.1804    0.0160 *   0.6569 f                   
  data arrival time                                           0.6569                     

  clock clock (rise edge)                          1.1860     1.1860                     
  clock network delay (ideal)                      0.0000     1.1860                     
  clock uncertainty                               -0.0100     1.1760                     
  output external delay                           -0.5000     0.6760                     
  data required time                                          0.6760                     
  ----------------------------------------------------------------------------------------------------
  data required time                                          0.6760                     
  data arrival time                                          -0.6569                     
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                 0.0191                     


  Startpoint: dbg_datm_so[0]
              (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                         0.0000     0.0000                     
  clock network delay (ideal)                                     0.0000     0.0000                     
  input external delay                                            0.5000     0.5000 f                   
  dbg_datm_so[0] (in)                                   0.0076    0.0018     0.5018 f                   
  dbg_datm_so[0] (net)                          1                 0.0000     0.5018 f                   
  U282/ZN (AOI22D1BWP16P90CPDULVT)                      0.0097    0.0094 *   0.5112 r                   0.72
  n478 (net)                                    1                 0.0000     0.5112 r                   
  U278/ZN (ND2SKNBD1BWP16P90CPDULVT)                    0.0077    0.0079 *   0.5191 f                   0.72
  n256 (net)                                    1                 0.0000     0.5191 f                   
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD4BWP16P90CPDULVT)   0.0077    0.0001 *   0.5192 f                   0.72
  data arrival time                                                          0.5192                     

  clock clock (fall edge)                                         0.5930     0.5930                     
  clock network delay (ideal)                                     0.0000     0.5930                     
  clock uncertainty                                              -0.0100     0.5830                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)           0.0000     0.5830 f                   
  library setup time                                             -0.0122     0.5708                     
  data required time                                                         0.5708                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.5708                     
  data arrival time                                                         -0.5192                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.0517                     


  Startpoint: i_img2_jtag_tap_tdo_reg
              (falling edge-triggered flip-flop clocked by clock)
  Endpoint: tdo (output port clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (fall edge)                                         0.5930     0.5930                     
  clock network delay (ideal)                                     0.0000     0.5930                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)   0.0700   0.0000    0.5930 f    i              0.72
  i_img2_jtag_tap_tdo_reg/Q (DFNCNQD4BWP16P90CPDULVT)   0.0080    0.0535     0.6465 r                   0.72
  n407 (net)                                    1                 0.0000     0.6465 r                   
  U537/Z (CKBD14BWP16P90CPDULVT)                        0.0261    0.0274 *   0.6739 r                   0.72
  tdo (net)                                     1                 0.0000     0.6739 r                   
  tdo (out)                                             0.0292    0.0120 *   0.6859 r                   
  data arrival time                                                          0.6859                     

  clock clock (rise edge)                                         1.1860     1.1860                     
  clock network delay (ideal)                                     0.0000     1.1860                     
  clock uncertainty                                              -0.0100     1.1760                     
  output external delay                                          -0.5000     0.6760                     
  data required time                                                         0.6760                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.6760                     
  data arrival time                                                         -0.6859                     
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                          -0.0099                     


  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                         0.0000     0.0000                     
  clock network delay (ideal)                                     0.0000     0.0000                     
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/CP (DFCNQD1BWP16P90CPD)   0.0700   0.0000   0.0000 r i  0.72
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/Q (DFCNQD1BWP16P90CPD)   0.0466   0.1350   0.1350 r 0.72
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate[3] (net)    11   0.0000   0.1350 r                  
  U300/ZN (INVD1BWP16P90CPD)                            0.0505    0.0535 *   0.1885 f                   0.72
  n392 (net)                                    8                 0.0000     0.1885 f                   
  U270/ZN (NR2D1BWP16P90CPD)                            0.0282    0.0359 *   0.2244 r                   0.72
  n219 (net)                                    3                 0.0000     0.2244 r                   
  U271/ZN (IND2D1BWP16P90CPD)                           0.0772    0.0635 *   0.2879 f                   0.72
  n217 (net)                                    7                 0.0000     0.2879 f                   
  U272/ZN (IND2D1BWP16P90CPD)                           0.0279    0.0352 *   0.3231 r                   0.72
  n141 (net)                                    2                 0.0000     0.3231 r                   
  U279/ZN (NR3SKPBD1BWP16P90CPD)                        0.0266    0.0315 *   0.3546 f                   0.72
  n143 (net)                                    1                 0.0000     0.3546 f                   
  U274/ZN (IAO21D1BWP16P90CPD)                          0.0372    0.0350 *   0.3897 r                   0.72
  n146 (net)                                    4                 0.0000     0.3897 r                   
  U273/Z (OA21D1BWP16P90CPD)                            0.0140    0.0445 *   0.4342 r                   0.72
  n464 (net)                                    1                 0.0000     0.4342 r                   
  U304/ZN (AOI21D2BWP16P90CPDULVT)                      0.0104    0.0070 *   0.4411 f                   0.72
  n479 (net)                                    1                 0.0000     0.4411 f                   
  U278/ZN (ND2SKNBD1BWP16P90CPDULVT)                    0.0103    0.0103 *   0.4514 r                   0.72
  n256 (net)                                    1                 0.0000     0.4514 r                   
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD4BWP16P90CPDULVT)   0.0103    0.0001 *   0.4515 r                   0.72
  data arrival time                                                          0.4515                     

  clock clock (fall edge)                                         0.5930     0.5930                     
  clock network delay (ideal)                                     0.0000     0.5930                     
  clock uncertainty                                              -0.0100     0.5830                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)           0.0000     0.5830 f                   
  library setup time                                             -0.0029     0.5801                     
  data required time                                                         0.5801                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.5801                     
  data arrival time                                                         -0.4515                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.1286                     


1
