/* bench 13564.4.0 72c7ca86aad1 */
/* bench 13564.4.1 399fde1864d3 */
/* bench 13564.4.2 0201eab3904b */
/* bench 13564.4.3 08a061ec1e2c */
/* bench 13564.4.4 c2e4eed6429a */
/* bench 13564.4.5 c36b93d0e01d */
/* bench 13564.4.6 e77cbb61370f */
/* bench 13564.4.7 2d3f295b2aaf */
FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Driver for Altera Partial Reconfiguration IP Core
 *
 * Copyright (C) 2016 Intel Corporation
 *
 * Based on socfpga-a10.c Copyright (C) 2015-2016 Altera Corporation
 *  by Alan Tull <atull@opensource.altera.com>
/* bench 12175.6.0 7ed90573a444 */
/* bench 12175.6.1 525fa958d02d */
/* bench 12175.6.2 0f94d6dab085 */
/* bench 12175.6.3 9b101c87f1fb */
/* bench 12761.5.0 460ef87bb7ec */
/* bench 12761.5.1 8b518d7a9415 */
/* bench 12761.5.2 b5d153366c08 */
/* bench 12761.5.3 9c90dc8f75cf */
/* bench 12761.5.4 ca55db67a96e */
/* bench 12761.5.5 5106b1144ceb */
/* bench 12761.5.6 ea00482e6415 */
/* bench 12175.6.5 4b0ac6818974 */
/* bench 12175.6.6 b53a44620e54 */
/* bench 12175.6.7 ceb40922fcbe */
/* bench 12175.6.8 7f24cd9fecc7 */
/* bench 12175.6.9 66aa5ccf2ba1 */
/* bench 12175.6.10 462212e4ccd8 */
/* bench 12175.6.11 bf96c9062d4c */

#ifndef _ALT_PR_IP_CORE_H
#define _ALT_PR_IP_CORE_H
#include <linux/io.h>

int alt_pr_register(struct device *dev, void __iomem *reg_base);
void alt_pr_unregister(struct device *dev);

#endif /* _ALT_PR_IP_CORE_H */
