#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Feb 13 10:10:37 2025
# Process ID: 13092
# Current directory: D:/Vivado Lab projects/2. bcd_seven_seg
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1284 D:\Vivado Lab projects\2. bcd_seven_seg\bcd_seven_seg.xpr
# Log file: D:/Vivado Lab projects/2. bcd_seven_seg/vivado.log
# Journal file: D:/Vivado Lab projects/2. bcd_seven_seg\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Vivado Lab projects/2. bcd_seven_seg/bcd_seven_seg.xpr}
INFO: [Project 1-313] Project file moved from 'D:/Vivado Lab projects/bcd_seven_seg' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:37 ; elapsed = 00:00:48 . Memory (MB): peak = 819.875 ; gain = 144.199
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado Lab projects/2. bcd_seven_seg/bcd_seven_seg.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado Lab projects/2. bcd_seven_seg/bcd_seven_seg.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado Lab projects/2. bcd_seven_seg/bcd_seven_seg.srcs/sources_1/new/bcd_seven_seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex_decoder
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado Lab projects/2. bcd_seven_seg/bcd_seven_seg.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 826.324 ; gain = 1.262
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado Lab projects/2. bcd_seven_seg/bcd_seven_seg.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a881185e606b4485b92a4b55b19c6b01 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_behav xil_defaultlib.top_module xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hex_decoder
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/Vivado -notrace
couldn't read file "D:/Vivado": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Feb 13 10:23:52 2025...
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 826.742 ; gain = 0.418
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado Lab projects/2. bcd_seven_seg/bcd_seven_seg.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_behav -key {Behavioral:sim_1:Functional:top_module} -tclbatch {top_module.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source top_module.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 848.531 ; gain = 21.633
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:30 . Memory (MB): peak = 848.531 ; gain = 23.637
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: top_module
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 950.977 ; gain = 102.445
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module' [D:/Vivado Lab projects/2. bcd_seven_seg/bcd_seven_seg.srcs/sources_1/new/bcd_seven_seg.v:44]
INFO: [Synth 8-6157] synthesizing module 'hex_decoder' [D:/Vivado Lab projects/2. bcd_seven_seg/bcd_seven_seg.srcs/sources_1/new/bcd_seven_seg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hex_decoder' (1#1) [D:/Vivado Lab projects/2. bcd_seven_seg/bcd_seven_seg.srcs/sources_1/new/bcd_seven_seg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (2#1) [D:/Vivado Lab projects/2. bcd_seven_seg/bcd_seven_seg.srcs/sources_1/new/bcd_seven_seg.v:44]
WARNING: [Synth 8-3917] design top_module has port AN[7] driven by constant 1
WARNING: [Synth 8-3917] design top_module has port AN[6] driven by constant 1
WARNING: [Synth 8-3917] design top_module has port AN[5] driven by constant 1
WARNING: [Synth 8-3917] design top_module has port AN[4] driven by constant 1
WARNING: [Synth 8-3917] design top_module has port AN[3] driven by constant 1
WARNING: [Synth 8-3917] design top_module has port AN[2] driven by constant 1
WARNING: [Synth 8-3917] design top_module has port AN[1] driven by constant 1
WARNING: [Synth 8-3917] design top_module has port AN[0] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 993.344 ; gain = 144.812
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 993.344 ; gain = 144.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 993.344 ; gain = 144.812
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 8 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Vivado Lab projects/2. bcd_seven_seg/bcd_seven_seg.srcs/constrs_1/new/bcd_seven_seg_xdc.xdc]
Finished Parsing XDC File [D:/Vivado Lab projects/2. bcd_seven_seg/bcd_seven_seg.srcs/constrs_1/new/bcd_seven_seg_xdc.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 1332.129 ; gain = 483.598
9 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 1332.129 ; gain = 483.598
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Vivado Lab projects/2. bcd_seven_seg/bcd_seven_seg.runs/synth_1

launch_runs synth_1 -jobs 4
[Thu Feb 13 10:38:28 2025] Launched synth_1...
Run output will be captured here: D:/Vivado Lab projects/2. bcd_seven_seg/bcd_seven_seg.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Vivado Lab projects/2. bcd_seven_seg/bcd_seven_seg.runs/synth_1

launch_runs synth_1 -jobs 4
[Thu Feb 13 10:39:43 2025] Launched synth_1...
Run output will be captured here: D:/Vivado Lab projects/2. bcd_seven_seg/bcd_seven_seg.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Thu Feb 13 10:43:04 2025] Launched impl_1...
Run output will be captured here: D:/Vivado Lab projects/2. bcd_seven_seg/bcd_seven_seg.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Feb 13 10:50:15 2025] Launched impl_1...
Run output will be captured here: D:/Vivado Lab projects/2. bcd_seven_seg/bcd_seven_seg.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 1348.523 ; gain = 1.516
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A4C6B6A
open_hw_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1978.418 ; gain = 629.895
set_property PROGRAM.FILE {D:/Vivado Lab projects/2. bcd_seven_seg/bcd_seven_seg.runs/impl_1/top_module.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Vivado Lab projects/2. bcd_seven_seg/bcd_seven_seg.runs/impl_1/top_module.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A4C6B6A
close_hw
create_project test {D:/Vivado Lab projects/test} -part xc7vx485tffg1157-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
create_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:32 . Memory (MB): peak = 2021.609 ; gain = 30.371
file mkdir D:/Vivado Lab projects/test/test.srcs/sources_1/new
file mkdir D:/Vivado Lab projects/test/test.srcs/sources_1/new
file mkdir D:/Vivado Lab projects/test/test.srcs/sources_1/new
file mkdir D:/Vivado Lab projects/test/test.srcs/sources_1/new
close_project
