<profile>

<section name = "Vitis HLS Report for 'nnlayer_Pipeline_VITIS_LOOP_45_1'" level="0">
<item name = "Date">Tue May 10 10:12:19 2022
</item>
<item name = "Version">2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)</item>
<item name = "Project">HLS_Project</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.345 ns, 1.25 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_45_1">?, ?, 3, 1, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 106, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 45, -</column>
<column name="Register">-, -, 46, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_6_fu_97_p2">+, 0, 0, 23, 16, 1</column>
<column name="ret_V_fu_124_p2">+, 0, 0, 24, 17, 13</column>
<column name="and_ln1547_fu_158_p2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln1547_1_fu_142_p2">icmp, 0, 0, 13, 17, 17</column>
<column name="icmp_ln1547_fu_116_p2">icmp, 0, 0, 13, 16, 12</column>
<column name="icmp_ln45_fu_91_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="overflow_1_fu_164_p3">select, 0, 0, 8, 1, 8</column>
<column name="overflow_2_fu_172_p3">select, 0, 0, 8, 1, 8</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_5">9, 2, 16, 32</column>
<column name="i_fu_48">9, 2, 16, 32</column>
<column name="overflow_4_fu_44">9, 2, 8, 16</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="i_fu_48">16, 0, 16, 0</column>
<column name="icmp_ln45_reg_204">1, 0, 1, 0</column>
<column name="lhs_reg_213">16, 0, 16, 0</column>
<column name="overflow_4_fu_44">8, 0, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, nnlayer_Pipeline_VITIS_LOOP_45_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, nnlayer_Pipeline_VITIS_LOOP_45_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, nnlayer_Pipeline_VITIS_LOOP_45_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, nnlayer_Pipeline_VITIS_LOOP_45_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, nnlayer_Pipeline_VITIS_LOOP_45_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, nnlayer_Pipeline_VITIS_LOOP_45_1, return value</column>
<column name="numOfOutputNeurons">in, 16, ap_none, numOfOutputNeurons, scalar</column>
<column name="overflow_4_out">out, 8, ap_vld, overflow_4_out, pointer</column>
<column name="overflow_4_out_ap_vld">out, 1, ap_vld, overflow_4_out, pointer</column>
<column name="output_V_address0">out, 7, ap_memory, output_V, array</column>
<column name="output_V_ce0">out, 1, ap_memory, output_V, array</column>
<column name="output_V_q0">in, 16, ap_memory, output_V, array</column>
</table>
</item>
</section>
</profile>
