\hypertarget{group___i_r_d_a___interrupt__definition}{}\doxysection{IRDA Interrupt Definitions}
\label{group___i_r_d_a___interrupt__definition}\index{IRDA Interrupt Definitions@{IRDA Interrupt Definitions}}
Collaboration diagram for IRDA Interrupt Definitions\+:
% FIG 0
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___i_r_d_a___interrupt__definition_ga1d2b4b601ece8f1ab0b2542412bb2533}\label{group___i_r_d_a___interrupt__definition_ga1d2b4b601ece8f1ab0b2542412bb2533}} 
\#define {\bfseries IRDA\+\_\+\+IT\+\_\+\+PE}~((uint32\+\_\+t)(IRDA\+\_\+\+CR1\+\_\+\+REG\+\_\+\+INDEX $<$$<$ 28U $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27405d413b6d355ccdb076d52fef6875}{USART\+\_\+\+CR1\+\_\+\+PEIE}}))
\item 
\mbox{\Hypertarget{group___i_r_d_a___interrupt__definition_ga5e81e9fd3d52bafcf21281c10d2ca257}\label{group___i_r_d_a___interrupt__definition_ga5e81e9fd3d52bafcf21281c10d2ca257}} 
\#define {\bfseries IRDA\+\_\+\+IT\+\_\+\+TXE}~((uint32\+\_\+t)(IRDA\+\_\+\+CR1\+\_\+\+REG\+\_\+\+INDEX $<$$<$ 28U $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70422871d15f974b464365e7fe1877e9}{USART\+\_\+\+CR1\+\_\+\+TXEIE}}))
\item 
\mbox{\Hypertarget{group___i_r_d_a___interrupt__definition_gadd3e4b796b67db171ca04c5297d4e667}\label{group___i_r_d_a___interrupt__definition_gadd3e4b796b67db171ca04c5297d4e667}} 
\#define {\bfseries IRDA\+\_\+\+IT\+\_\+\+TC}~((uint32\+\_\+t)(IRDA\+\_\+\+CR1\+\_\+\+REG\+\_\+\+INDEX $<$$<$ 28U $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa17130690a1ca95b972429eb64d4254e}{USART\+\_\+\+CR1\+\_\+\+TCIE}}))
\item 
\mbox{\Hypertarget{group___i_r_d_a___interrupt__definition_ga8f2de9c6c3cccfb2de0277ce10f23b13}\label{group___i_r_d_a___interrupt__definition_ga8f2de9c6c3cccfb2de0277ce10f23b13}} 
\#define {\bfseries IRDA\+\_\+\+IT\+\_\+\+RXNE}~((uint32\+\_\+t)(IRDA\+\_\+\+CR1\+\_\+\+REG\+\_\+\+INDEX $<$$<$ 28U $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91118f867adfdb2e805beea86666de04}{USART\+\_\+\+CR1\+\_\+\+RXNEIE}}))
\item 
\mbox{\Hypertarget{group___i_r_d_a___interrupt__definition_ga32dfb69029c5576d82feb59129d11000}\label{group___i_r_d_a___interrupt__definition_ga32dfb69029c5576d82feb59129d11000}} 
\#define {\bfseries IRDA\+\_\+\+IT\+\_\+\+IDLE}~((uint32\+\_\+t)(IRDA\+\_\+\+CR1\+\_\+\+REG\+\_\+\+INDEX $<$$<$ 28U $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5221d09eebd12445a20f221bf98066f8}{USART\+\_\+\+CR1\+\_\+\+IDLEIE}}))
\item 
\mbox{\Hypertarget{group___i_r_d_a___interrupt__definition_ga2d08dacfa9795cec98fa67f91a29ba53}\label{group___i_r_d_a___interrupt__definition_ga2d08dacfa9795cec98fa67f91a29ba53}} 
\#define {\bfseries IRDA\+\_\+\+IT\+\_\+\+LBD}~((uint32\+\_\+t)(IRDA\+\_\+\+CR2\+\_\+\+REG\+\_\+\+INDEX $<$$<$ 28U $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa02ef5d22553f028ea48e5d9f08192b4}{USART\+\_\+\+CR2\+\_\+\+LBDIE}}))
\item 
\mbox{\Hypertarget{group___i_r_d_a___interrupt__definition_gaf74d3cd0cf4b22c53718a267ae9a1174}\label{group___i_r_d_a___interrupt__definition_gaf74d3cd0cf4b22c53718a267ae9a1174}} 
\#define {\bfseries IRDA\+\_\+\+IT\+\_\+\+CTS}~((uint32\+\_\+t)(IRDA\+\_\+\+CR3\+\_\+\+REG\+\_\+\+INDEX $<$$<$ 28U $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga636d5ec2e9556949fc68d13ad45a1e90}{USART\+\_\+\+CR3\+\_\+\+CTSIE}}))
\item 
\mbox{\Hypertarget{group___i_r_d_a___interrupt__definition_ga5649210cc5343a80483178849a11ac66}\label{group___i_r_d_a___interrupt__definition_ga5649210cc5343a80483178849a11ac66}} 
\#define {\bfseries IRDA\+\_\+\+IT\+\_\+\+ERR}~((uint32\+\_\+t)(IRDA\+\_\+\+CR3\+\_\+\+REG\+\_\+\+INDEX $<$$<$ 28U $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaed1a39c551b1641128f81893ff558d0}{USART\+\_\+\+CR3\+\_\+\+EIE}}))
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Elements values convention\+: 0x\+Y000\+XXXX
\begin{DoxyItemize}
\item XXXX \+: Interrupt mask in the XX register
\item Y \+: Interrupt source register (2bits)
\begin{DoxyItemize}
\item 01\+: CR1 register
\item 10\+: CR2 register
\item 11\+: CR3 register 
\end{DoxyItemize}
\end{DoxyItemize}