Release 14.7 - par P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Mon Jun 03 14:24:47 2019

All signals are completely routed.

WARNING:ParHelpers:361 - There are 8 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   addata<0>_IBUF
   addata<1>_IBUF
   addata<2>_IBUF
   addata<3>_IBUF
   addata<4>_IBUF
   addata<5>_IBUF
   addata<6>_IBUF
   addata<7>_IBUF


