<stg><name>run_test_Pipeline_VITIS_LOOP_55_2</name>


<trans_list>

<trans id="77" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:1 %in_AOV_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %in_AOV_7

]]></Node>
<StgValue><ssdm name="in_AOV_7_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:2 %in_AOV_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %in_AOV_6

]]></Node>
<StgValue><ssdm name="in_AOV_6_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %in_AOV_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %in_AOV_5

]]></Node>
<StgValue><ssdm name="in_AOV_5_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4 %in_AOV_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %in_AOV_4

]]></Node>
<StgValue><ssdm name="in_AOV_4_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %in_AOV_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %in_AOV_3

]]></Node>
<StgValue><ssdm name="in_AOV_3_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:6 %in_AOV_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %in_AOV_2

]]></Node>
<StgValue><ssdm name="in_AOV_2_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:7 %in_AOV_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %in_AOV_1

]]></Node>
<StgValue><ssdm name="in_AOV_1_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:8 %in_AOV_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %in_AOV

]]></Node>
<StgValue><ssdm name="in_AOV_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:9 %trunc_ln1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %trunc_ln1

]]></Node>
<StgValue><ssdm name="trunc_ln1_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:10 %tmp_16_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp_16

]]></Node>
<StgValue><ssdm name="tmp_16_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:11 %store_ln0 = store i64 0, i64 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:12 %br_ln0 = br void %for.body3.i.split

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.body3.i.split:0 %j_1 = load i64 %j

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="12" op_0_bw="64">
<![CDATA[
for.body3.i.split:1 %trunc_ln59 = trunc i64 %j_1

]]></Node>
<StgValue><ssdm name="trunc_ln59"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body3.i.split:2 %add_ln59 = add i12 %tmp_16_read, i12 %trunc_ln59

]]></Node>
<StgValue><ssdm name="add_ln59"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="12">
<![CDATA[
for.body3.i.split:3 %zext_ln59 = zext i12 %add_ln59

]]></Node>
<StgValue><ssdm name="zext_ln59"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body3.i.split:4 %regions_addr = getelementptr i32 %regions, i64 0, i64 %zext_ln59

]]></Node>
<StgValue><ssdm name="regions_addr"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body3.i.split:5 %regions_1_addr = getelementptr i32 %regions_1, i64 0, i64 %zext_ln59

]]></Node>
<StgValue><ssdm name="regions_1_addr"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body3.i.split:6 %regions_2_addr = getelementptr i32 %regions_2, i64 0, i64 %zext_ln59

]]></Node>
<StgValue><ssdm name="regions_2_addr"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body3.i.split:7 %regions_3_addr = getelementptr i32 %regions_3, i64 0, i64 %zext_ln59

]]></Node>
<StgValue><ssdm name="regions_3_addr"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="12">
<![CDATA[
for.body3.i.split:11 %regions_load = load i12 %regions_addr

]]></Node>
<StgValue><ssdm name="regions_load"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="12">
<![CDATA[
for.body3.i.split:12 %regions_1_load = load i12 %regions_1_addr

]]></Node>
<StgValue><ssdm name="regions_1_load"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="64">
<![CDATA[
for.body3.i.split:14 %tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.8f32.i64, i32 %in_AOV_read, i32 %in_AOV_1_read, i32 %in_AOV_2_read, i32 %in_AOV_3_read, i32 %in_AOV_4_read, i32 %in_AOV_5_read, i32 %in_AOV_6_read, i32 %in_AOV_7_read, i64 %j_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="32" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="12">
<![CDATA[
for.body3.i.split:11 %regions_load = load i12 %regions_addr

]]></Node>
<StgValue><ssdm name="regions_load"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="12">
<![CDATA[
for.body3.i.split:12 %regions_1_load = load i12 %regions_1_addr

]]></Node>
<StgValue><ssdm name="regions_1_load"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.body3.i.split:13 %tmp_1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_load, i32 %regions_1_load, i1 %trunc_ln1_read

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32">
<![CDATA[
for.body3.i.split:15 %bitcast_ln59 = bitcast i32 %tmp_1

]]></Node>
<StgValue><ssdm name="bitcast_ln59"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body3.i.split:16 %tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln59, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="23" op_0_bw="32">
<![CDATA[
for.body3.i.split:17 %trunc_ln59_1 = trunc i32 %bitcast_ln59

]]></Node>
<StgValue><ssdm name="trunc_ln59_1"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body3.i.split:21 %icmp_ln59 = icmp_ne  i8 %tmp, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln59"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body3.i.split:22 %icmp_ln59_1 = icmp_eq  i23 %trunc_ln59_1, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln59_1"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.i.split:27 %tmp_9 = fcmp_ole  i32 %tmp_1, i32 %tmp_2

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body3.i.split:8 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body3.i.split:9 %speclooptripcount_ln57 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 8, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln57"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body3.i.split:10 %specloopname_ln55 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18

]]></Node>
<StgValue><ssdm name="specloopname_ln55"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32">
<![CDATA[
for.body3.i.split:18 %bitcast_ln59_1 = bitcast i32 %tmp_2

]]></Node>
<StgValue><ssdm name="bitcast_ln59_1"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body3.i.split:19 %tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln59_1, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="23" op_0_bw="32">
<![CDATA[
for.body3.i.split:20 %trunc_ln59_2 = trunc i32 %bitcast_ln59_1

]]></Node>
<StgValue><ssdm name="trunc_ln59_2"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body3.i.split:23 %or_ln59 = or i1 %icmp_ln59_1, i1 %icmp_ln59

]]></Node>
<StgValue><ssdm name="or_ln59"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body3.i.split:24 %icmp_ln59_2 = icmp_ne  i8 %tmp_8, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln59_2"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body3.i.split:25 %icmp_ln59_3 = icmp_eq  i23 %trunc_ln59_2, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln59_3"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body3.i.split:26 %or_ln59_1 = or i1 %icmp_ln59_3, i1 %icmp_ln59_2

]]></Node>
<StgValue><ssdm name="or_ln59_1"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.i.split:27 %tmp_9 = fcmp_ole  i32 %tmp_1, i32 %tmp_2

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body3.i.split:28 %and_ln59 = and i1 %or_ln59, i1 %or_ln59_1

]]></Node>
<StgValue><ssdm name="and_ln59"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body3.i.split:29 %and_ln59_1 = and i1 %and_ln59, i1 %tmp_9

]]></Node>
<StgValue><ssdm name="and_ln59_1"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body3.i.split:30 %add_ln55 = add i64 %j_1, i64 1

]]></Node>
<StgValue><ssdm name="add_ln55"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body3.i.split:31 %br_ln59 = br i1 %and_ln59_1, void %for.body3.i.split.for.inc19.i_crit_edge.exitStub, void %land.lhs.true.i

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln59_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="12">
<![CDATA[
land.lhs.true.i:0 %regions_2_load = load i12 %regions_2_addr

]]></Node>
<StgValue><ssdm name="regions_2_load"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln59_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="12">
<![CDATA[
land.lhs.true.i:1 %regions_3_load = load i12 %regions_3_addr

]]></Node>
<StgValue><ssdm name="regions_3_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="58" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln59_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="12">
<![CDATA[
land.lhs.true.i:0 %regions_2_load = load i12 %regions_2_addr

]]></Node>
<StgValue><ssdm name="regions_2_load"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln59_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="12">
<![CDATA[
land.lhs.true.i:1 %regions_3_load = load i12 %regions_3_addr

]]></Node>
<StgValue><ssdm name="regions_3_load"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln59_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
land.lhs.true.i:2 %tmp_3 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_2_load, i32 %regions_3_load, i1 %trunc_ln1_read

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln59_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32">
<![CDATA[
land.lhs.true.i:3 %bitcast_ln59_2 = bitcast i32 %tmp_3

]]></Node>
<StgValue><ssdm name="bitcast_ln59_2"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln59_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
land.lhs.true.i:4 %tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln59_2, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln59_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="23" op_0_bw="32">
<![CDATA[
land.lhs.true.i:5 %trunc_ln59_3 = trunc i32 %bitcast_ln59_2

]]></Node>
<StgValue><ssdm name="trunc_ln59_3"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln59_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
land.lhs.true.i:6 %icmp_ln59_4 = icmp_ne  i8 %tmp_s, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln59_4"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln59_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
land.lhs.true.i:7 %icmp_ln59_5 = icmp_eq  i23 %trunc_ln59_3, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln59_5"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln59_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.lhs.true.i:9 %tmp_4 = fcmp_oge  i32 %tmp_3, i32 %tmp_2

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="67" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln59_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true.i:8 %or_ln59_2 = or i1 %icmp_ln59_5, i1 %icmp_ln59_4

]]></Node>
<StgValue><ssdm name="or_ln59_2"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln59_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.lhs.true.i:9 %tmp_4 = fcmp_oge  i32 %tmp_3, i32 %tmp_2

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln59_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true.i:10 %and_ln59_2 = and i1 %or_ln59_2, i1 %tmp_4

]]></Node>
<StgValue><ssdm name="and_ln59_2"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln59_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true.i:11 %br_ln59 = br i1 %and_ln59_2, void %for.body3.i.split.for.inc19.i_crit_edge.exitStub, void %if.then.i

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln59_1" val="1"/>
<literal name="and_ln59_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then.i:0 %icmp_ln60 = icmp_eq  i64 %j_1, i64 7

]]></Node>
<StgValue><ssdm name="icmp_ln60"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln59_1" val="1"/>
<literal name="and_ln59_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then.i:1 %br_ln60 = br i1 %icmp_ln60, void %for.inc.i5, void %for.body3.i.split.for.inc19.i_crit_edge.exitStub

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln59_1" val="1"/>
<literal name="and_ln59_2" val="1"/>
<literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i5:0 %store_ln55 = store i64 %add_ln55, i64 %j

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln59_1" val="1"/>
<literal name="and_ln59_2" val="1"/>
<literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i5:1 %br_ln55 = br void %for.body3.i.split

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="1"/>
</and_exp><and_exp><literal name="and_ln59_2" val="0"/>
</and_exp><and_exp><literal name="and_ln59_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
for.body3.i.split.for.inc19.i_crit_edge.exitStub:0 %merge = phi i2 0, void %for.body3.i.split, i2 1, void %if.then.i, i2 2, void %land.lhs.true.i

]]></Node>
<StgValue><ssdm name="merge"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="1"/>
</and_exp><and_exp><literal name="and_ln59_2" val="0"/>
</and_exp><and_exp><literal name="and_ln59_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="2">
<![CDATA[
for.body3.i.split.for.inc19.i_crit_edge.exitStub:1 %ret_ln0 = ret i2 %merge

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
