// Seed: 3990956578
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input id_4;
  input id_3;
  output id_2;
  output id_1;
  logic id_4;
  type_7 id_5 (
      .id_0(id_2),
      .id_1(id_3),
      .id_2(1),
      .id_3(id_3 - id_2),
      .id_4(1 > 1),
      .id_5(1),
      .id_6(1),
      .id_7(1'b0)
  );
endmodule
module module_1 (
    input logic id_0,
    input logic id_1,
    input id_2,
    output logic id_3,
    output id_4,
    output logic id_5
);
  logic id_6, id_7, id_8;
  assign id_6 = 1;
  logic id_9;
  logic id_10;
  timeprecision 1ps;
  logic id_11;
endmodule
