<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — ic stem</title>
	<link href="../stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="../stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="../index.html"><img src="../stuff/bibsleigh.png" alt="BibSLEIGH" title="BibSLEIGH" class="pad"/></a>

	<div class="pad">
		<a href="../index.html"><img src="../stuff/p-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="../tag/index.html"><img src="../stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="../bundle/index.html"><img src="../stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="../person/index.html"><img src="../stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="../stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="../stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="../stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="../stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="../mailto:vadim@grammarware.net"><img src="../stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="../stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<div class="tbox">
<code>Used together with:</code><hr/><span class="tag"><a href="design.html">design</a></span> (22)
<br/><span class="tag"><a href="test.html">test</a></span> (16)
<br/><span class="tag"><a href="model.html">model</a></span> (12)
<br/><span class="tag"><a href="signal.html">signal</a></span> (12)
<br/><span class="tag"><a href="base.html">base</a></span> (11)
</div>
<h2><span class="ttl">Stem</span> ic$ (<a href="../words.html">all stems</a>)</h2>
<h3>89 papers:</h3>
<dl class="toc"><dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-CakirM.html">DATE-2015-CakirM</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/correlation.html" title="correlation">#correlation</a></span> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Hardware Trojan detection for gate-level ICs using signal correlation based clustering (<abbr title="Burçin Çakir">BÇ</abbr>, <abbr title="Sharad Malik">SM</abbr>), pp. 471–476.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-LourencoMH.html">DATE-2015-LourencoMH</a> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Layout-aware sizing of analog ICs using floorplan &amp; routing estimates for parasitic extraction (<abbr title="Nuno C. Lourenço">NCL</abbr>, <abbr title="Ricardo Martins">RM</abbr>, <abbr title="Nuno Horta">NH</abbr>), pp. 1156–1161.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/fm.png" alt="FM"/><a href="../FM-2015-KuritaIA.html">FM-2015-KuritaIA</a> <span class="tag"><a href="../tag/documentation.html" title="documentation">#documentation</a></span> <span class="tag"><a href="../tag/evolution.html" title="evolution">#evolution</a></span> <span class="tag"><a href="../tag/formal%20method.html" title="formal method">#formal method</a></span> <span class="tag"><a href="../tag/mobile.html" title="mobile">#mobile</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Practices for Formal Models as Documents: Evolution of VDM Application to “Mobile FeliCa” IC Chip Firmware (<abbr title="Taro Kurita">TK</abbr>, <abbr title="Fuyuki Ishikawa">FI</abbr>, <abbr title="Keijiro Araki">KA</abbr>), pp. 593–596.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-AghaeePE.html">DATE-2014-AghaeePE</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>An efficient temperature-gradient based burn-in technique for 3D stacked ICs (<abbr title="Nima Aghaee">NA</abbr>, <abbr title="Zebo Peng">ZP</abbr>, <abbr title="Petru Eles">PE</abbr>), pp. 1–4.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-FourmigueBN.html">DATE-2014-FourmigueBN</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Efficient transient thermal simulation of 3D ICs with liquid-cooling and through silicon vias (<abbr title="Alain Fourmigue">AF</abbr>, <abbr title="Giovanni Beltrame">GB</abbr>, <abbr title="Gabriela Nicolescu">GN</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-HamdiouiDNSBT.html">DATE-2014-HamdiouiDNSBT</a> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span></dt><dd>Hacking and protecting IC hardware (<abbr title="Said Hamdioui">SH</abbr>, <abbr title="Jean-Luc Danger">JLD</abbr>, <abbr title="Giorgio Di Natale">GDN</abbr>, <abbr title="Fethulah Smailbegovic">FS</abbr>, <abbr title="Gerard van Battum">GvB</abbr>, <abbr title="Mark Tehranipoor">MT</abbr>), pp. 1–7.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-HarrantNKGP.html">DATE-2014-HarrantNKGP</a> <span class="tag"><a href="../tag/assessment.html" title="assessment">#assessment</a></span> <span class="tag"><a href="../tag/robust.html" title="robust">#robust</a></span></dt><dd>Emulation-based robustness assessment for automotive smart-power ICs (<abbr title="Manuel Harrant">MH</abbr>, <abbr title="Thomas Nirmaier">TN</abbr>, <abbr title="Jérôme Kirscher">JK</abbr>, <abbr title="Christoph Grimm">CG</abbr>, <abbr title="Georg Pelz">GP</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-JerkeK.html">DATE-2014-JerkeK</a> <span class="tag"><a href="../tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Mission profile aware IC design — A case study (<abbr title="Göran Jerke">GJ</abbr>, <abbr title="Andrew B. Kahng">ABK</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-LeeL.html">DATE-2014-LeeL</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/gpu.html" title="gpu">#gpu</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>On GPU bus power reduction with 3D IC technologies (<abbr title="Young-Joon Lee">YJL</abbr>, <abbr title="Sung Kyu Lim">SKL</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-PuEMG.html">DATE-2014-PuEMG</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Logic synthesis of low-power ICs with ultra-wide voltage and frequency scaling (<abbr title="Yu Pu">YP</abbr>, <abbr title="Juan Diego Echeverri">JDE</abbr>, <abbr title="Maurice Meijer">MM</abbr>, <abbr title="José Pineda de Gyvez">JPdG</abbr>), pp. 1–2.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-WangFOT.html">DATE-2014-WangFOT</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>P/G TSV planning for IR-drop reduction in 3D-ICs (<abbr title="Shengcheng Wang">SW</abbr>, <abbr title="Farshad Firouzi">FF</abbr>, <abbr title="Fabian Oboril">FO</abbr>, <abbr title="Mehdi Baradaran Tahoori">MBT</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/tacas.png" alt="TACAS"/><a href="../TACAS-2014-CimattiGMT.html">TACAS-2014-CimattiGMT</a> <span class="tag"><a href="../tag/abstraction.html" title="abstraction">#abstraction</a></span> <span class="tag"><a href="../tag/modulo%20theories.html" title="modulo theories">#modulo theories</a></span></dt><dd>IC3 Modulo Theories via Implicit Predicate Abstraction (<abbr title="Alessandro Cimatti">AC</abbr>, <abbr title="Alberto Griggio">AG</abbr>, <abbr title="Sergio Mover">SM</abbr>, <abbr title="Stefano Tonetta">ST</abbr>), pp. 46–61.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-FourmigueBN.html">DATE-2013-FourmigueBN</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Explicit transient thermal simulation of liquid-cooled 3D ICs (<abbr title="Alain Fourmigue">AF</abbr>, <abbr title="Giovanni Beltrame">GB</abbr>, <abbr title="Gabriela Nicolescu">GN</abbr>), pp. 1385–1390.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-Kae-NuneP.html">DATE-2013-Kae-NuneP</a> <span class="tag"><a href="../tag/anti.html" title="anti">#anti</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Qualification and testing process to implement anti-counterfeiting technologies into IC packages (<abbr title="Nathalie Kae-Nune">NKN</abbr>, <abbr title="Stephanie Pesseguier">SP</abbr>), pp. 1131–1136.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-KahngLN.html">DATE-2013-KahngLN</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/metamodelling.html" title="metamodelling">#metamodelling</a></span> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span></dt><dd>Enhanced metamodeling techniques for high-dimensional IC design estimation problems (<abbr title="Andrew B. Kahng">ABK</abbr>, <abbr title="Bill Lin">BL</abbr>, <abbr title="Siddhartha Nath">SN</abbr>), pp. 1861–1866.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-LeeWHY.html">DATE-2013-LeeWHY</a> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>NUMANA: a hybrid <u>num</u>erical and <u>ana</u>lytical thermal simulator for 3-D ICs (<abbr title="Yu-Min Lee">YML</abbr>, <abbr title="Tsung-Heng Wu">THW</abbr>, <abbr title="Pei-Yu Huang">PYH</abbr>, <abbr title="Chi-Ping Yang">CPY</abbr>), pp. 1379–1384.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-ShihW.html">DATE-2013-ShihW</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span></dt><dd>An enhanced double-TSV scheme for defect tolerance in 3D-IC (<abbr title="Hsiu-Chuan Shih">HCS</abbr>, <abbr title="Cheng-Wen Wu">CWW</abbr>), pp. 1486–1489.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-ZouZKX.html">DATE-2013-ZouZKX</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Thermomechanical stress-aware management for 3D IC designs (<abbr title="Qiaosha Zou">QZ</abbr>, <abbr title="Tao Zhang">TZ</abbr>, <abbr title="Eren Kursun">EK</abbr>, <abbr title="Yuan Xie">YX</abbr>), pp. 1255–1258.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/keod.png" alt="KEOD"/><a href="../KEOD-2013-NiewiadomskiP.html">KEOD-2013-NiewiadomskiP</a> <span class="tag"><a href="../tag/ontology.html" title="ontology">#ontology</a></span> <span class="tag"><a href="../tag/smt.html" title="smt">#smt</a></span> <span class="tag"><a href="../tag/towards.html" title="towards">#towards</a></span></dt><dd>Towards SMT-based Abstract Planning in PlanICS Ontology (<abbr title="Artur Niewiadomski">AN</abbr>, <abbr title="Wojciech Penczek">WP</abbr>), pp. 123–131.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-ChenSZX.html">DATE-2012-ChenSZX</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/physics.html" title="physics">#physics</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>3DHLS: Incorporating high-level synthesis in physical planning of three-dimensional (3D) ICs (<abbr title="Yibo Chen">YC</abbr>, <abbr title="Guangyu Sun">GS</abbr>, <abbr title="Qiaosha Zou">QZ</abbr>, <abbr title="Yuan Xie">YX</abbr>), pp. 1185–1190.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-JiangXE.html">DATE-2012-JiangXE</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On effective TSV repair for 3D-stacked ICs (<abbr title="Li Jiang">LJ</abbr>, <abbr title="Qiang Xu">QX</abbr>, <abbr title="Bill Eklow">BE</abbr>), pp. 793–798.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-JinMM.html">DATE-2012-JinMM</a> <span class="tag"><a href="../tag/encryption.html" title="encryption">#encryption</a></span> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span></dt><dd>Post-deployment trust evaluation in wireless cryptographic ICs (<abbr title="Yier Jin">YJ</abbr>, <abbr title="Dzmitry Maliuk">DM</abbr>, <abbr title="Yiorgos Makris">YM</abbr>), pp. 965–970.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-JongheMGMTS.html">DATE-2012-JongheMGMTS</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Advances in variation-aware modeling, verification, and testing of analog ICs (<abbr title="Dimitri de Jonghe">DdJ</abbr>, <abbr title="Elie Maricau">EM</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>, <abbr title="Trent McConaghy">TM</abbr>, <abbr title="Bratislav Tasic">BT</abbr>, <abbr title="Haralampos-G. D. Stratigopoulos">HGDS</abbr>), pp. 1615–1620.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-Marinissen.html">DATE-2012-Marinissen</a> <span class="tag"><a href="../tag/2d.html" title="2d">#2d</a></span> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/challenge.html" title="challenge">#challenge</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Challenges and emerging solutions in testing TSV-based 2 1 over 2D- and 3D-stacked ICs (<abbr title="Erik Jan Marinissen">EJM</abbr>), pp. 1277–1282.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-MittagKJR.html">DATE-2012-MittagKJR</a> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/geometry.html" title="geometry">#geometry</a></span> <span class="tag"><a href="../tag/physics.html" title="physics">#physics</a></span></dt><dd>Hierarchical propagation of geometric constraints for full-custom physical design of ICs (<abbr title="Maximilian Mittag">MM</abbr>, <abbr title="Andreas Krinke">AK</abbr>, <abbr title="Göran Jerke">GJ</abbr>, <abbr title="Wolfgang Rosenstiel">WR</abbr>), pp. 1471–1474.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-XuYCJW.html">DATE-2012-XuYCJW</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient variation-aware EM-semiconductor coupled solver for the TSV structures in 3D IC (<abbr title="Yuanzhe Xu">YX</abbr>, <abbr title="Wenjian Yu">WY</abbr>, <abbr title="Quan Chen">QC</abbr>, <abbr title="Lijun Jiang">LJ</abbr>, <abbr title="Ngai Wong">NW</abbr>), pp. 1409–1412.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-2012-Bradley.html">CAV-2012-Bradley</a> <span class="tag"><a href="../tag/incremental.html" title="incremental">#incremental</a></span> <span class="tag"><a href="../tag/induction.html" title="induction">#induction</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>IC3 and beyond: Incremental, Inductive Verification (<abbr title="Aaron R. Bradley">ARB</abbr>), p. 4.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-2012-CimattiG.html">CAV-2012-CimattiG</a> <span class="tag"><a href="../tag/model%20checking.html" title="model checking">#model checking</a></span></dt><dd>Software Model Checking via IC3 (<abbr title="Alessandro Cimatti">AC</abbr>, <abbr title="Alberto Griggio">AG</abbr>), pp. 277–293.</dd> <div class="pagevis" style="width:16px"></div>
<dt><img src="../stuff/icst.png" alt="ICST"/><a href="../SAT-2012-Bradley.html">SAT-2012-Bradley</a> <span class="tag"><a href="../tag/comprehension.html" title="comprehension">#comprehension</a></span></dt><dd>Understanding IC3 (<abbr title="Aaron R. Bradley">ARB</abbr>), pp. 1–14.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-ButtrickK.html">DATE-2011-ButtrickK</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>On testing prebond dies with incomplete clock networks in a 3D IC using DLLs (<abbr title="Michael Buttrick">MB</abbr>, <abbr title="Sandip Kundu">SK</abbr>), pp. 1418–1423.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-ChenLWH.html">DATE-2011-ChenLWH</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>A new architecture for power network in 3D IC (<abbr title="Hsien-Te Chen">HTC</abbr>, <abbr title="Hong-Long Lin">HLL</abbr>, <abbr title="Zi-Cheng Wang">ZCW</abbr>, <abbr title="TingTing Hwang">TH</abbr>), pp. 401–406.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-KumarRPB.html">DATE-2011-KumarRPB</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Hyper-graph based partitioning to reduce DFT cost for pre-bond 3D-IC testing (<abbr title="Amit Kumar">AK</abbr>, <abbr title="Sudhakar M. Reddy">SMR</abbr>, <abbr title="Irith Pomeranz">IP</abbr>, <abbr title="Bernd Becker">BB</abbr>), pp. 1424–1429.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-RinaudoGCMP.html">DATE-2011-RinaudoGCMP</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Moving to Green ICT: From stand-alone power-aware IC design to an integrated approach to energy efficient design for heterogeneous electronic systems (<abbr title="Salvatore Rinaudo">SR</abbr>, <abbr title="Giuliana Gangemi">GG</abbr>, <abbr title="Andrea Calimera">AC</abbr>, <abbr title="Alberto Macii">AM</abbr>, <abbr title="Massimo Poncino">MP</abbr>), pp. 1127–1128.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-HsiehHCTTL.html">DATE-2010-HsiehHCTTL</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>TSV redundancy: Architecture and design issues in 3D IC (<abbr title="Ang-Chih Hsieh">ACH</abbr>, <abbr title="TingTing Hwang">TH</abbr>, <abbr title="Ming-Tung Chang">MTC</abbr>, <abbr title="Min-Hsiu Tsai">MHT</abbr>, <abbr title="Chih-Mou Tseng">CMT</abbr>, <abbr title="Hung-Chun Li">HCL</abbr>), pp. 166–171.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-MaricauG.html">DATE-2010-MaricauG</a> <span class="tag"><a href="../tag/complexity.html" title="complexity">#complexity</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="../tag/variability.html" title="variability">#variability</a></span></dt><dd>Variability-aware reliability simulation of mixed-signal ICs with quasi-linear complexity (<abbr title="Elie Maricau">EM</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>), pp. 1094–1099.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-Marinissen.html">DATE-2010-Marinissen</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Testing TSV-based three-dimensional stacked ICs (<abbr title="Erik Jan Marinissen">EJM</abbr>), pp. 1689–1694.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-AraniHPCYPTC.html">DATE-2009-AraniHPCYPTC</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span></dt><dd>Reliability aware through silicon via planning for 3D stacked ICs (<abbr title="Amirali Shayan Arani">ASA</abbr>, <abbr title="Xiang Hu">XH</abbr>, <abbr title="He Peng">HP</abbr>, <abbr title="Chung-Kuan Cheng">CKC</abbr>, <abbr title="Wenjian Yu">WY</abbr>, <abbr title="Mikhail Popovich">MP</abbr>, <abbr title="Thomas Toms">TT</abbr>, <abbr title="Xiaoming Chen">XC</abbr>), pp. 288–291.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-JafriKBJ.html">DATE-2009-JafriKBJ</a> <span class="tag"><a href="../tag/linear.html" title="linear">#linear</a></span></dt><dd>ASIP-based flexible MMSE-IC Linear Equalizer for MIMO turbo-equalization applications (<abbr title="Atif Raza Jafri">ARJ</abbr>, <abbr title="Daoud Karakolah">DK</abbr>, <abbr title="Amer Baghdadi">AB</abbr>, <abbr title="Michel Jézéquel">MJ</abbr>), pp. 1620–1625.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-LeeKHBJFL.html">DATE-2009-LeeKHBJFL</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/co-evolution.html" title="co-evolution">#co-evolution</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Co-design of signal, power, and thermal distribution networks for 3D ICs (<abbr title="Young-Joon Lee">YJL</abbr>, <abbr title="Yoon Jo Kim">YJK</abbr>, <abbr title="Gang Huang">GH</abbr>, <abbr title="Muhannad S. Bakir">MSB</abbr>, <abbr title="Yogendra K. Joshi">YKJ</abbr>, <abbr title="Andrei G. Fedorov">AGF</abbr>, <abbr title="Sung Kyu Lim">SKL</abbr>), pp. 610–615.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-MaricauG.html">DATE-2009-MaricauG</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="../tag/variability.html" title="variability">#variability</a></span></dt><dd>Efficient reliability simulation of analog ICs including variability and time-varying stress (<abbr title="Elie Maricau">EM</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>), pp. 1238–1241.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-BadstubnerV.html">DATE-2008-BadstubnerV</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/metric.html" title="metric">#metric</a></span></dt><dd>Quantitative Productivity Measurement in IC Design (<abbr title="Frank Badstubner">FB</abbr>, <abbr title="Andreas Vörg">AV</abbr>), pp. 934–935.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-FreuerJGN.html">DATE-2008-FreuerJGN</a> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/higher-order.html" title="higher-order">#higher-order</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>On the Verification of High-Order Constraint Compliance in IC Design (<abbr title="Jan B. Freuer">JBF</abbr>, <abbr title="Göran Jerke">GJ</abbr>, <abbr title="Joachim Gerlach">JG</abbr>, <abbr title="Wolfgang Nebel">WN</abbr>), pp. 26–31.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-HauslerPHHN.html">DATE-2008-HauslerPHHN</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Qalitative and Quantitative Analysis of IC Designs (<abbr title="Stefan Häusler">SH</abbr>, <abbr title="Frank Poppen">FP</abbr>, <abbr title="Kevin Hausmann">KH</abbr>, <abbr title="Axel Hahn">AH</abbr>, <abbr title="Wolfgang Nebel">WN</abbr>), pp. 935–936.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-WolffPBC.html">DATE-2008-WolffPBC</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span> <span class="tag"><a href="../tag/towards.html" title="towards">#towards</a></span></dt><dd>Towards Trojan-Free Trusted ICs: Problem Analysis and Detection Scheme (<abbr title="Francis G. Wolff">FGW</abbr>, <abbr title="Christos A. Papachristou">CAP</abbr>, <abbr title="Swarup Bhunia">SB</abbr>, <abbr title="Rajat Subhra Chakraborty">RSC</abbr>), pp. 1362–1365.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-Young.html">DATE-2008-Young</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/metric.html" title="metric">#metric</a></span></dt><dd>Capturing and Analyzing IC Design Productivity Metrics (<abbr title="Jonathan Young">JY</abbr>), pp. 936–937.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/fm.png" alt="FM"/><a href="../FM-2008-KuritaCN.html">FM-2008-KuritaCN</a> <span class="tag"><a href="../tag/development.html" title="development">#development</a></span> <span class="tag"><a href="../tag/mobile.html" title="mobile">#mobile</a></span> <span class="tag"><a href="../tag/specification.html" title="specification">#specification</a></span></dt><dd>Application of a Formal Specification Language in the Development of the “Mobile FeliCa” IC Chip Firmware for Embedding in Mobile Phone (<abbr title="Taro Kurita">TK</abbr>, <abbr title="Miki Chiba">MC</abbr>, <abbr title="Yasumasa Nakatsugawa">YN</abbr>), pp. 425–429.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2008-RosenkranzHL.html">SAC-2008-RosenkranzHL</a></dt><dd>Designing IC structures by variety engineering (<abbr title="Christoph Rosenkranz">CR</abbr>, <abbr title="Roland Holten">RH</abbr>, <abbr title="Marcus Laumann">ML</abbr>), pp. 518–523.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-RosselloBBS.html">DATE-2007-RosselloBBS</a> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Dynamic critical resistance: a timing-based critical resistance model for statistical delay testing of nanometer ICs (<abbr title="José Luis Rosselló">JLR</abbr>, <abbr title="Carol de Benito">CdB</abbr>, <abbr title="Sebastiàn A. Bota">SAB</abbr>, <abbr title="Jaume Segura">JS</abbr>), pp. 1271–1276.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2007-BirukouBDGKM.html">SAC-2007-BirukouBDGKM</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/development.html" title="development">#development</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/recommendation.html" title="recommendation">#recommendation</a></span></dt><dd>IC-service: a service-oriented approach to the development of recommendation systems (<abbr title="Aliaksandr Birukou">AB</abbr>, <abbr title="Enrico Blanzieri">EB</abbr>, <abbr title="Vincenzo D'Andrea">VD</abbr>, <abbr title="Paolo Giorgini">PG</abbr>, <abbr title="Natallia Kokash">NK</abbr>, <abbr title="Alessio Modena">AM</abbr>), pp. 1683–1688.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-DF-2006-AkselrodAA.html">DATE-DF-2006-AkselrodAA</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/debugging.html" title="debugging">#debugging</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/security.html" title="security">#security</a></span></dt><dd>Platform independent debug port controller architecture with security protection for multi-processor system-on-chip ICs (<abbr title="Dmitry Akselrod">DA</abbr>, <abbr title="Asaf Ashkenazi">AA</abbr>, <abbr title="Yossi Amon">YA</abbr>), pp. 30–35.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-BotaRRS.html">DATE-2005-BotaRRS</a> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Smart Temperature Sensor for Thermal Testing of Cell-Based ICs (<abbr title="Sebastiàn A. Bota">SAB</abbr>, <abbr title="M. Rosales">MR</abbr>, <abbr title="José Luis Rosselló">JLR</abbr>, <abbr title="Jaume Segura">JS</abbr>), pp. 464–465.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-RosselloCBKS.html">DATE-2005-RosselloCBKS</a> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>A Fast Concurrent Power-Thermal Model for Sub-100nm Digital ICs (<abbr title="José Luis Rosselló">JLR</abbr>, <abbr title="Vicens Canals">VC</abbr>, <abbr title="Sebastiàn A. Bota">SAB</abbr>, <abbr title="Ali Keshavarzi">AK</abbr>, <abbr title="Jaume Segura">JS</abbr>), pp. 206–211.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-TiriV05a.html">DATE-2005-TiriV05a</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>A VLSI Design Flow for Secure Side-Channel Attack Resistant ICs (<abbr title="Kris Tiri">KT</abbr>, <abbr title="Ingrid Verbauwhede">IV</abbr>), pp. 58–63.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-DF-2004-BantasKL.html">DATE-DF-2004-BantasKL</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>An Inductance Modeling Flow Seamlessly Integrated in the RF IC Design Chain (<abbr title="Sotiris Bantas">SB</abbr>, <abbr title="Yorgos Koutsoyannopoulos">YK</abbr>, <abbr title="Apostolos Liapis">AL</abbr>), pp. 39–45.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-DF-2004-Dandia.html">DATE-DF-2004-Dandia</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Package Design for High Performance ICs (<abbr title="Sanjay Dandia">SD</abbr>), p. 5.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-DF-2004-VorisekKF.html">DATE-DF-2004-VorisekKF</a> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>At-Speed Testing of SOC ICs (<abbr title="Vlado Vorisek">VV</abbr>, <abbr title="Thomas Koch">TK</abbr>, <abbr title="Hermann Fischer">HF</abbr>), pp. 120–125.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v2-2004-LanD.html">DATE-v2-2004-LanD</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Synthesized Compact Models (SCM) of Substrate Noise Coupling Analysis and Synthesis in Mixed-Signal ICs (<abbr title="Hai Lan">HL</abbr>, <abbr title="Robert W. Dutton">RWD</abbr>), pp. 836–843.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-SturmLSGZ04.html">DATE-2005-SturmLSGZ04</a></dt><dd>Optical Receiver IC for CD/DVD/Blue-Laser Application (<abbr title="Johannes Sturm">JS</abbr>, <abbr title="Martin Leifhelm">ML</abbr>, <abbr title="Harald Schatzmayr">HS</abbr>, <abbr title="Stefan Groiss">SG</abbr>, <abbr title="Horst Zimmermann">HZ</abbr>), pp. 215–218.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/ijcar.png" alt="IJCAR"/><a href="../IJCAR-2004-MouraORRS.html">IJCAR-2004-MouraORRS</a> <span class="tag"><a href="../tag/deduction.html" title="deduction">#deduction</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span></dt><dd>The ICS Decision Procedures for Embedded Deduction (<abbr title="Leonardo Mendonça de Moura">LMdM</abbr>, <abbr title="Sam Owre">SO</abbr>, <abbr title="Harald Rueß">HR</abbr>, <abbr title="John M. Rushby">JMR</abbr>, <abbr title="Natarajan Shankar">NS</abbr>), pp. 218–222.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-AartsR.html">DATE-2003-AartsR</a> <span class="tag"><a href="../tag/challenge.html" title="challenge">#challenge</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>IC Design Challenges for Ambient Intelligence (<abbr title="Emile H. L. Aarts">EHLA</abbr>, <abbr title="Raf Roovers">RR</abbr>), pp. 10002–10007.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-BurmenPT.html">DATE-2003-BurmenPT</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/robust.html" title="robust">#robust</a></span></dt><dd>Defining Cost Functions for Robust IC Design and Optimization (<abbr title="Árpád Bürmen">ÁB</abbr>, <abbr title="Janez Puhan">JP</abbr>, <abbr title="Tadej Tuma">TT</abbr>), pp. 20196–20201.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-BrandtnerW.html">DATE-2002-BrandtnerW</a> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Hierarchical Simulation of Substrate Coupling in Mixed-Signal ICs Considering the Power Supply Network (<abbr title="Thomas Brandtner">TB</abbr>, <abbr title="Robert Weigel">RW</abbr>), pp. 1028–1032.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-LechugaMMB.html">DATE-2002-LechugaMMB</a> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span></dt><dd>Built-In Dynamic Current Sensor for Hard-to-Detect Faults in Mixed-Signal Ics (<abbr title="Yolanda Lechuga">YL</abbr>, <abbr title="Román Mozuelos">RM</abbr>, <abbr title="Mar Martínez">MM</abbr>, <abbr title="Salvador Bracho">SB</abbr>), pp. 205–211.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-RahajandraibeDACMC.html">DATE-2002-RahajandraibeDACMC</a></dt><dd>Test Structure for IC(VBE) Parameter Determination of Low Voltage Applications (<abbr title="Wenceslas Rahajandraibe">WR</abbr>, <abbr title="Christian Dufaza">CD</abbr>, <abbr title="Daniel Auvergne">DA</abbr>, <abbr title="B. Cialdella">BC</abbr>, <abbr title="B. Majoux">BM</abbr>, <abbr title="V. Chowdhury">VC</abbr>), pp. 316–321.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-GielenSCMR.html">DATE-2001-GielenSCMR</a> <span class="tag"><a href="../tag/challenge.html" title="challenge">#challenge</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Design challenges and emerging EDA solutions in mixed-signal IC design (<abbr title="Georges G. E. Gielen">GGEG</abbr>, <abbr title="B. Sorensen">BS</abbr>, <abbr title="H. Casier">HC</abbr>, <abbr title="Philippe Magarshack">PM</abbr>, <abbr title="J. Rodriguez">JR</abbr>), pp. 694–695.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-2001-FilliatreORS.html">CAV-2001-FilliatreORS</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>ICS: Integrated Canonizer and Solver (<abbr title="Jean-Christophe Filliâtre">JCF</abbr>, <abbr title="Sam Owre">SO</abbr>, <abbr title="Harald Rueß">HR</abbr>, <abbr title="Natarajan Shankar">NS</abbr>), pp. 246–249.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-WegenerK.html">DATE-2000-WegenerK</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Incorporation of Hard-Fault-Coverage in Model-Based Testing of Mixed-Signal ICs (<abbr title="Carsten Wegener">CW</abbr>, <abbr title="Michael Peter Kennedy">MPK</abbr>), p. 765.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/wcre.png" alt="WCRE"/><a href="../WCRE-2000-CanforaCK.html">WCRE-2000-CanforaCK</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/component.html" title="component">#component</a></span></dt><dd>Revisiting the Delta IC Approach to Component Recovery (<abbr title="Gerardo Canfora">GC</abbr>, <abbr title="Jörg Czeranski">JC</abbr>, <abbr title="Rainer Koschke">RK</abbr>), pp. 140–149.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-CostaSC.html">DATE-1999-CostaSC</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient Techniques for Accurate Extraction and Modeling of Substrate Coupling in Mixed-Signal IC’s (<abbr title="João Paulo Costa">JPC</abbr>, <abbr title="L. Miguel Silveira">LMS</abbr>, <abbr title="Mike Chou">MC</abbr>), pp. 396–400.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-NikolosVHT.html">DATE-1999-NikolosVHT</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Path Delay Fault Testing of ICs with Embedded Intellectual Property Blocks (<abbr title="Dimitris Nikolos">DN</abbr>, <abbr title="Haridimos T. Vergos">HTV</abbr>, <abbr title="Th. Haniotakis">TH</abbr>, <abbr title="Y. Tsiatouhas">YT</abbr>), pp. 112–116.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-StopjakovaMS.html">DATE-1999-StopjakovaMS</a> <span class="tag"><a href="../tag/monitoring.html" title="monitoring">#monitoring</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>On-Chip Transient Current Monitor for Testing of Low Voltage CMOS IC (<abbr title="Viera Stopjaková">VS</abbr>, <abbr title="Hans A. R. Manhaeve">HARM</abbr>, <abbr title="M. Sidiropulos">MS</abbr>), pp. 538–542.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/re.png" alt="RE"/><a href="../RE-1999-Potts.html">RE-1999-Potts</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/requirements.html" title="requirements">#requirements</a></span></dt><dd>ScenIC: A Strategy for Inquiry-Driven Requirements Determination (<abbr title="Colin Potts">CP</abbr>), pp. 58–65.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-AdlerS.html">DATE-1998-AdlerS</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span></dt><dd>An Interactive Router for Analog IC Design (<abbr title="Thorsten Adler">TA</abbr>, <abbr title="Juergen Schaeuble">JS</abbr>), pp. 414–420.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-ArsintescuO.html">DATE-1998-ArsintescuO</a> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span></dt><dd>Constraints Space Management for the Layout of Analog IC’s (<abbr title="Bogdan G. Arsintescu">BGA</abbr>, <abbr title="Ralph H. J. M. Otten">RHJMO</abbr>), pp. 971–972.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-CostaCS.html">DATE-1998-CostaCS</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Efficient Techniques for Accurate Modeling and Simulation of Substrate Coupling in Mixed-Signal IC’s (<abbr title="João Paulo Costa">JPC</abbr>, <abbr title="Mike Chou">MC</abbr>, <abbr title="L. Miguel Silveira">LMS</abbr>), pp. 892–898.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-HeinekenM.html">DATE-1998-HeinekenM</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Performance — Manufacturability Tradeoffs in IC Design (<abbr title="Hans T. Heineken">HTH</abbr>, <abbr title="Wojciech Maly">WM</abbr>), pp. 563–567.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-KahngMSS.html">DATE-1998-KahngMSS</a></dt><dd>Interconnect Tuning Strategies for High-Performance Ics (<abbr title="Andrew B. Kahng">ABK</abbr>, <abbr title="Sudhakar Muddu">SM</abbr>, <abbr title="Egino Sarto">ES</abbr>, <abbr title="Rahul Sharma">RS</abbr>), pp. 471–478.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-Rodriguez-MontanesF.html">DATE-1998-Rodriguez-MontanesF</a> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span></dt><dd>Estimation of the Defective IDDQ Caused by Shorts in Deep-Submicron CMOS ICs (<abbr title="Rosa Rodríguez-Montañés">RRM</abbr>, <abbr title="Joan Figueras">JF</abbr>), pp. 490–494.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-FavalliM.html">EDTC-1997-FavalliM</a> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Testing scheme for IC’s clocks (<abbr title="Michele Favalli">MF</abbr>, <abbr title="Cecilia Metra">CM</abbr>), pp. 445–449.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-OlbrichGARC.html">EDTC-1997-OlbrichGARC</a> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/quality.html" title="quality">#quality</a></span></dt><dd>A new quality estimation methodology for mixed-signal and analogue ICs (<abbr title="Thomas Olbrich">TO</abbr>, <abbr title="Ian A. Grout">IAG</abbr>, <abbr title="Y. E. Aimine">YEA</abbr>, <abbr title="Andrew M. D. Richardson">AMDR</abbr>, <abbr title="J. Contensou">JC</abbr>), pp. 573–580.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-PrietoRQH.html">EDTC-1997-PrietoRQH</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>A performance-driven placement algorithm with simultaneous Place&amp;Route optimization for analog ICs (<abbr title="Juan A. Prieto">JAP</abbr>, <abbr title="Adoración Rueda">AR</abbr>, <abbr title="José M. Quintana">JMQ</abbr>, <abbr title="José Luis Huertas">JLH</abbr>), pp. 389–394.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/iclp.png" alt="ICLP"/><a href="../ILPS-1997-MonteliusM.html">ILPS-1997-MonteliusM</a> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Using SimICS to Evaluate the Penny System (<abbr title="Johan Montelius">JM</abbr>, <abbr title="Peter S. Magnusson">PSM</abbr>), pp. 133–147.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-CalvoPM.html">EDAC-1994-CalvoPM</a></dt><dd>ICM2 IC: a new ATM switching element for 2.48 Gb/s communications (<abbr title="Fermín Calvo">FC</abbr>, <abbr title="Pierre Plaza">PP</abbr>, <abbr title="Pedro Mateos">PM</abbr>), pp. 65–69.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-ChessL.html">EDAC-1994-ChessL</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span></dt><dd>Generating Test Patterns for Bridge Faults in CMOS ICs (<abbr title="Brian Chess">BC</abbr>, <abbr title="Tracy Larrabee">TL</abbr>), pp. 165–170.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-FavalliDOR.html">EDAC-1994-FavalliDOR</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Modeling of Broken Connections Faults in CMOS ICs (<abbr title="Michele Favalli">MF</abbr>, <abbr title="Marcello Dalpasso">MD</abbr>, <abbr title="Piero Olivo">PO</abbr>, <abbr title="Bruno Riccò">BR</abbr>), pp. 159–164.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-JohanssonVG.html">EDAC-1994-JohanssonVG</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>“Underground Capacitors” Very Efficient Decoupling for High Performance UHF Signal Processing ICs (<abbr title="Thomas Johansson">TJ</abbr>, <abbr title="L. R. Virtanen">LRV</abbr>, <abbr title="J. M. Gobbi">JMG</abbr>), p. 655.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-Sachdev.html">EDAC-1994-Sachdev</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Transforming Sequential Logic in Digital CMOS ICs for Voltage and IDDQ Testing (<abbr title="Manoj Sachdev">MS</abbr>), pp. 361–365.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-SousaGTW.html">EDAC-1994-SousaGTW</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Fault Modeling and Defect Level Projections in Digital ICs (<abbr title="José T. de Sousa">JTdS</abbr>, <abbr title="Fernando M. Gonçalves">FMG</abbr>, <abbr title="João Paulo Teixeira">JPT</abbr>, <abbr title="Thomas W. Williams">TWW</abbr>), pp. 436–442.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/hci.png" alt="HCI"/><a href="../HCI-SHI-1993-RetzH.html">HCI-SHI-1993-RetzH</a> <span class="tag"><a href="../tag/development.html" title="development">#development</a></span></dt><dd>Development of a Processflow Manager for an IC-Diagnosis System (<abbr title="Holger Retz">HR</abbr>, <abbr title="Axel Hunger">AH</abbr>), pp. 730–735.</dd> <div class="pagevis" style="width:5px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>