
ynotag.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009424  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000970  080094e0  080094e0  0000a4e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009e50  08009e50  0000b54c  2**0
                  CONTENTS
  4 .ARM          00000008  08009e50  08009e50  0000ae50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009e58  08009e58  0000b54c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009e58  08009e58  0000ae58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009e5c  08009e5c  0000ae5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000054c  20000000  08009e60  0000b000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000488  20000550  0800a3ac  0000b550  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200009d8  0800a3ac  0000b9d8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000b54c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001abb7  00000000  00000000  0000b574  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003446  00000000  00000000  0002612b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001820  00000000  00000000  00029578  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000013b0  00000000  00000000  0002ad98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001fa9a  00000000  00000000  0002c148  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001e570  00000000  00000000  0004bbe2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000caad9  00000000  00000000  0006a152  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00134c2b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006138  00000000  00000000  00134c70  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007d  00000000  00000000  0013ada8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000550 	.word	0x20000550
 80000dc:	00000000 	.word	0x00000000
 80000e0:	080094c8 	.word	0x080094c8

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000554 	.word	0x20000554
 8000100:	080094c8 	.word	0x080094c8

08000104 <strcmp>:
 8000104:	7802      	ldrb	r2, [r0, #0]
 8000106:	780b      	ldrb	r3, [r1, #0]
 8000108:	2a00      	cmp	r2, #0
 800010a:	d003      	beq.n	8000114 <strcmp+0x10>
 800010c:	3001      	adds	r0, #1
 800010e:	3101      	adds	r1, #1
 8000110:	429a      	cmp	r2, r3
 8000112:	d0f7      	beq.n	8000104 <strcmp>
 8000114:	1ad0      	subs	r0, r2, r3
 8000116:	4770      	bx	lr

08000118 <__gnu_thumb1_case_shi>:
 8000118:	b403      	push	{r0, r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0040      	lsls	r0, r0, #1
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	5e09      	ldrsh	r1, [r1, r0]
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	448e      	add	lr, r1
 8000128:	bc03      	pop	{r0, r1}
 800012a:	4770      	bx	lr

0800012c <__udivsi3>:
 800012c:	2200      	movs	r2, #0
 800012e:	0843      	lsrs	r3, r0, #1
 8000130:	428b      	cmp	r3, r1
 8000132:	d374      	bcc.n	800021e <__udivsi3+0xf2>
 8000134:	0903      	lsrs	r3, r0, #4
 8000136:	428b      	cmp	r3, r1
 8000138:	d35f      	bcc.n	80001fa <__udivsi3+0xce>
 800013a:	0a03      	lsrs	r3, r0, #8
 800013c:	428b      	cmp	r3, r1
 800013e:	d344      	bcc.n	80001ca <__udivsi3+0x9e>
 8000140:	0b03      	lsrs	r3, r0, #12
 8000142:	428b      	cmp	r3, r1
 8000144:	d328      	bcc.n	8000198 <__udivsi3+0x6c>
 8000146:	0c03      	lsrs	r3, r0, #16
 8000148:	428b      	cmp	r3, r1
 800014a:	d30d      	bcc.n	8000168 <__udivsi3+0x3c>
 800014c:	22ff      	movs	r2, #255	@ 0xff
 800014e:	0209      	lsls	r1, r1, #8
 8000150:	ba12      	rev	r2, r2
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d302      	bcc.n	800015e <__udivsi3+0x32>
 8000158:	1212      	asrs	r2, r2, #8
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	d065      	beq.n	800022a <__udivsi3+0xfe>
 800015e:	0b03      	lsrs	r3, r0, #12
 8000160:	428b      	cmp	r3, r1
 8000162:	d319      	bcc.n	8000198 <__udivsi3+0x6c>
 8000164:	e000      	b.n	8000168 <__udivsi3+0x3c>
 8000166:	0a09      	lsrs	r1, r1, #8
 8000168:	0bc3      	lsrs	r3, r0, #15
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x46>
 800016e:	03cb      	lsls	r3, r1, #15
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b83      	lsrs	r3, r0, #14
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x52>
 800017a:	038b      	lsls	r3, r1, #14
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b43      	lsrs	r3, r0, #13
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x5e>
 8000186:	034b      	lsls	r3, r1, #13
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b03      	lsrs	r3, r0, #12
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x6a>
 8000192:	030b      	lsls	r3, r1, #12
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0ac3      	lsrs	r3, r0, #11
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x76>
 800019e:	02cb      	lsls	r3, r1, #11
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a83      	lsrs	r3, r0, #10
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x82>
 80001aa:	028b      	lsls	r3, r1, #10
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a43      	lsrs	r3, r0, #9
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x8e>
 80001b6:	024b      	lsls	r3, r1, #9
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a03      	lsrs	r3, r0, #8
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x9a>
 80001c2:	020b      	lsls	r3, r1, #8
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	d2cd      	bcs.n	8000166 <__udivsi3+0x3a>
 80001ca:	09c3      	lsrs	r3, r0, #7
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xa8>
 80001d0:	01cb      	lsls	r3, r1, #7
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0983      	lsrs	r3, r0, #6
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xb4>
 80001dc:	018b      	lsls	r3, r1, #6
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0943      	lsrs	r3, r0, #5
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xc0>
 80001e8:	014b      	lsls	r3, r1, #5
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0903      	lsrs	r3, r0, #4
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xcc>
 80001f4:	010b      	lsls	r3, r1, #4
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	08c3      	lsrs	r3, r0, #3
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xd8>
 8000200:	00cb      	lsls	r3, r1, #3
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0883      	lsrs	r3, r0, #2
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xe4>
 800020c:	008b      	lsls	r3, r1, #2
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0843      	lsrs	r3, r0, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xf0>
 8000218:	004b      	lsls	r3, r1, #1
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	1a41      	subs	r1, r0, r1
 8000220:	d200      	bcs.n	8000224 <__udivsi3+0xf8>
 8000222:	4601      	mov	r1, r0
 8000224:	4152      	adcs	r2, r2
 8000226:	4610      	mov	r0, r2
 8000228:	4770      	bx	lr
 800022a:	e7ff      	b.n	800022c <__udivsi3+0x100>
 800022c:	b501      	push	{r0, lr}
 800022e:	2000      	movs	r0, #0
 8000230:	f000 f8f0 	bl	8000414 <__aeabi_idiv0>
 8000234:	bd02      	pop	{r1, pc}
 8000236:	46c0      	nop			@ (mov r8, r8)

08000238 <__aeabi_uidivmod>:
 8000238:	2900      	cmp	r1, #0
 800023a:	d0f7      	beq.n	800022c <__udivsi3+0x100>
 800023c:	e776      	b.n	800012c <__udivsi3>
 800023e:	4770      	bx	lr

08000240 <__divsi3>:
 8000240:	4603      	mov	r3, r0
 8000242:	430b      	orrs	r3, r1
 8000244:	d47f      	bmi.n	8000346 <__divsi3+0x106>
 8000246:	2200      	movs	r2, #0
 8000248:	0843      	lsrs	r3, r0, #1
 800024a:	428b      	cmp	r3, r1
 800024c:	d374      	bcc.n	8000338 <__divsi3+0xf8>
 800024e:	0903      	lsrs	r3, r0, #4
 8000250:	428b      	cmp	r3, r1
 8000252:	d35f      	bcc.n	8000314 <__divsi3+0xd4>
 8000254:	0a03      	lsrs	r3, r0, #8
 8000256:	428b      	cmp	r3, r1
 8000258:	d344      	bcc.n	80002e4 <__divsi3+0xa4>
 800025a:	0b03      	lsrs	r3, r0, #12
 800025c:	428b      	cmp	r3, r1
 800025e:	d328      	bcc.n	80002b2 <__divsi3+0x72>
 8000260:	0c03      	lsrs	r3, r0, #16
 8000262:	428b      	cmp	r3, r1
 8000264:	d30d      	bcc.n	8000282 <__divsi3+0x42>
 8000266:	22ff      	movs	r2, #255	@ 0xff
 8000268:	0209      	lsls	r1, r1, #8
 800026a:	ba12      	rev	r2, r2
 800026c:	0c03      	lsrs	r3, r0, #16
 800026e:	428b      	cmp	r3, r1
 8000270:	d302      	bcc.n	8000278 <__divsi3+0x38>
 8000272:	1212      	asrs	r2, r2, #8
 8000274:	0209      	lsls	r1, r1, #8
 8000276:	d065      	beq.n	8000344 <__divsi3+0x104>
 8000278:	0b03      	lsrs	r3, r0, #12
 800027a:	428b      	cmp	r3, r1
 800027c:	d319      	bcc.n	80002b2 <__divsi3+0x72>
 800027e:	e000      	b.n	8000282 <__divsi3+0x42>
 8000280:	0a09      	lsrs	r1, r1, #8
 8000282:	0bc3      	lsrs	r3, r0, #15
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x4c>
 8000288:	03cb      	lsls	r3, r1, #15
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0b83      	lsrs	r3, r0, #14
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x58>
 8000294:	038b      	lsls	r3, r1, #14
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0b43      	lsrs	r3, r0, #13
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x64>
 80002a0:	034b      	lsls	r3, r1, #13
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0b03      	lsrs	r3, r0, #12
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x70>
 80002ac:	030b      	lsls	r3, r1, #12
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0ac3      	lsrs	r3, r0, #11
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0x7c>
 80002b8:	02cb      	lsls	r3, r1, #11
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	0a83      	lsrs	r3, r0, #10
 80002c0:	428b      	cmp	r3, r1
 80002c2:	d301      	bcc.n	80002c8 <__divsi3+0x88>
 80002c4:	028b      	lsls	r3, r1, #10
 80002c6:	1ac0      	subs	r0, r0, r3
 80002c8:	4152      	adcs	r2, r2
 80002ca:	0a43      	lsrs	r3, r0, #9
 80002cc:	428b      	cmp	r3, r1
 80002ce:	d301      	bcc.n	80002d4 <__divsi3+0x94>
 80002d0:	024b      	lsls	r3, r1, #9
 80002d2:	1ac0      	subs	r0, r0, r3
 80002d4:	4152      	adcs	r2, r2
 80002d6:	0a03      	lsrs	r3, r0, #8
 80002d8:	428b      	cmp	r3, r1
 80002da:	d301      	bcc.n	80002e0 <__divsi3+0xa0>
 80002dc:	020b      	lsls	r3, r1, #8
 80002de:	1ac0      	subs	r0, r0, r3
 80002e0:	4152      	adcs	r2, r2
 80002e2:	d2cd      	bcs.n	8000280 <__divsi3+0x40>
 80002e4:	09c3      	lsrs	r3, r0, #7
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xae>
 80002ea:	01cb      	lsls	r3, r1, #7
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	0983      	lsrs	r3, r0, #6
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xba>
 80002f6:	018b      	lsls	r3, r1, #6
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0943      	lsrs	r3, r0, #5
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xc6>
 8000302:	014b      	lsls	r3, r1, #5
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0903      	lsrs	r3, r0, #4
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xd2>
 800030e:	010b      	lsls	r3, r1, #4
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	08c3      	lsrs	r3, r0, #3
 8000316:	428b      	cmp	r3, r1
 8000318:	d301      	bcc.n	800031e <__divsi3+0xde>
 800031a:	00cb      	lsls	r3, r1, #3
 800031c:	1ac0      	subs	r0, r0, r3
 800031e:	4152      	adcs	r2, r2
 8000320:	0883      	lsrs	r3, r0, #2
 8000322:	428b      	cmp	r3, r1
 8000324:	d301      	bcc.n	800032a <__divsi3+0xea>
 8000326:	008b      	lsls	r3, r1, #2
 8000328:	1ac0      	subs	r0, r0, r3
 800032a:	4152      	adcs	r2, r2
 800032c:	0843      	lsrs	r3, r0, #1
 800032e:	428b      	cmp	r3, r1
 8000330:	d301      	bcc.n	8000336 <__divsi3+0xf6>
 8000332:	004b      	lsls	r3, r1, #1
 8000334:	1ac0      	subs	r0, r0, r3
 8000336:	4152      	adcs	r2, r2
 8000338:	1a41      	subs	r1, r0, r1
 800033a:	d200      	bcs.n	800033e <__divsi3+0xfe>
 800033c:	4601      	mov	r1, r0
 800033e:	4152      	adcs	r2, r2
 8000340:	4610      	mov	r0, r2
 8000342:	4770      	bx	lr
 8000344:	e05d      	b.n	8000402 <__divsi3+0x1c2>
 8000346:	0fca      	lsrs	r2, r1, #31
 8000348:	d000      	beq.n	800034c <__divsi3+0x10c>
 800034a:	4249      	negs	r1, r1
 800034c:	1003      	asrs	r3, r0, #32
 800034e:	d300      	bcc.n	8000352 <__divsi3+0x112>
 8000350:	4240      	negs	r0, r0
 8000352:	4053      	eors	r3, r2
 8000354:	2200      	movs	r2, #0
 8000356:	469c      	mov	ip, r3
 8000358:	0903      	lsrs	r3, r0, #4
 800035a:	428b      	cmp	r3, r1
 800035c:	d32d      	bcc.n	80003ba <__divsi3+0x17a>
 800035e:	0a03      	lsrs	r3, r0, #8
 8000360:	428b      	cmp	r3, r1
 8000362:	d312      	bcc.n	800038a <__divsi3+0x14a>
 8000364:	22fc      	movs	r2, #252	@ 0xfc
 8000366:	0189      	lsls	r1, r1, #6
 8000368:	ba12      	rev	r2, r2
 800036a:	0a03      	lsrs	r3, r0, #8
 800036c:	428b      	cmp	r3, r1
 800036e:	d30c      	bcc.n	800038a <__divsi3+0x14a>
 8000370:	0189      	lsls	r1, r1, #6
 8000372:	1192      	asrs	r2, r2, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d308      	bcc.n	800038a <__divsi3+0x14a>
 8000378:	0189      	lsls	r1, r1, #6
 800037a:	1192      	asrs	r2, r2, #6
 800037c:	428b      	cmp	r3, r1
 800037e:	d304      	bcc.n	800038a <__divsi3+0x14a>
 8000380:	0189      	lsls	r1, r1, #6
 8000382:	d03a      	beq.n	80003fa <__divsi3+0x1ba>
 8000384:	1192      	asrs	r2, r2, #6
 8000386:	e000      	b.n	800038a <__divsi3+0x14a>
 8000388:	0989      	lsrs	r1, r1, #6
 800038a:	09c3      	lsrs	r3, r0, #7
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x154>
 8000390:	01cb      	lsls	r3, r1, #7
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	0983      	lsrs	r3, r0, #6
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x160>
 800039c:	018b      	lsls	r3, r1, #6
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0943      	lsrs	r3, r0, #5
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x16c>
 80003a8:	014b      	lsls	r3, r1, #5
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	0903      	lsrs	r3, r0, #4
 80003b0:	428b      	cmp	r3, r1
 80003b2:	d301      	bcc.n	80003b8 <__divsi3+0x178>
 80003b4:	010b      	lsls	r3, r1, #4
 80003b6:	1ac0      	subs	r0, r0, r3
 80003b8:	4152      	adcs	r2, r2
 80003ba:	08c3      	lsrs	r3, r0, #3
 80003bc:	428b      	cmp	r3, r1
 80003be:	d301      	bcc.n	80003c4 <__divsi3+0x184>
 80003c0:	00cb      	lsls	r3, r1, #3
 80003c2:	1ac0      	subs	r0, r0, r3
 80003c4:	4152      	adcs	r2, r2
 80003c6:	0883      	lsrs	r3, r0, #2
 80003c8:	428b      	cmp	r3, r1
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x190>
 80003cc:	008b      	lsls	r3, r1, #2
 80003ce:	1ac0      	subs	r0, r0, r3
 80003d0:	4152      	adcs	r2, r2
 80003d2:	d2d9      	bcs.n	8000388 <__divsi3+0x148>
 80003d4:	0843      	lsrs	r3, r0, #1
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d301      	bcc.n	80003de <__divsi3+0x19e>
 80003da:	004b      	lsls	r3, r1, #1
 80003dc:	1ac0      	subs	r0, r0, r3
 80003de:	4152      	adcs	r2, r2
 80003e0:	1a41      	subs	r1, r0, r1
 80003e2:	d200      	bcs.n	80003e6 <__divsi3+0x1a6>
 80003e4:	4601      	mov	r1, r0
 80003e6:	4663      	mov	r3, ip
 80003e8:	4152      	adcs	r2, r2
 80003ea:	105b      	asrs	r3, r3, #1
 80003ec:	4610      	mov	r0, r2
 80003ee:	d301      	bcc.n	80003f4 <__divsi3+0x1b4>
 80003f0:	4240      	negs	r0, r0
 80003f2:	2b00      	cmp	r3, #0
 80003f4:	d500      	bpl.n	80003f8 <__divsi3+0x1b8>
 80003f6:	4249      	negs	r1, r1
 80003f8:	4770      	bx	lr
 80003fa:	4663      	mov	r3, ip
 80003fc:	105b      	asrs	r3, r3, #1
 80003fe:	d300      	bcc.n	8000402 <__divsi3+0x1c2>
 8000400:	4240      	negs	r0, r0
 8000402:	b501      	push	{r0, lr}
 8000404:	2000      	movs	r0, #0
 8000406:	f000 f805 	bl	8000414 <__aeabi_idiv0>
 800040a:	bd02      	pop	{r1, pc}

0800040c <__aeabi_idivmod>:
 800040c:	2900      	cmp	r1, #0
 800040e:	d0f8      	beq.n	8000402 <__divsi3+0x1c2>
 8000410:	e716      	b.n	8000240 <__divsi3>
 8000412:	4770      	bx	lr

08000414 <__aeabi_idiv0>:
 8000414:	4770      	bx	lr
 8000416:	46c0      	nop			@ (mov r8, r8)

08000418 <__aeabi_uldivmod>:
 8000418:	2b00      	cmp	r3, #0
 800041a:	d111      	bne.n	8000440 <__aeabi_uldivmod+0x28>
 800041c:	2a00      	cmp	r2, #0
 800041e:	d10f      	bne.n	8000440 <__aeabi_uldivmod+0x28>
 8000420:	2900      	cmp	r1, #0
 8000422:	d100      	bne.n	8000426 <__aeabi_uldivmod+0xe>
 8000424:	2800      	cmp	r0, #0
 8000426:	d002      	beq.n	800042e <__aeabi_uldivmod+0x16>
 8000428:	2100      	movs	r1, #0
 800042a:	43c9      	mvns	r1, r1
 800042c:	0008      	movs	r0, r1
 800042e:	b407      	push	{r0, r1, r2}
 8000430:	4802      	ldr	r0, [pc, #8]	@ (800043c <__aeabi_uldivmod+0x24>)
 8000432:	a102      	add	r1, pc, #8	@ (adr r1, 800043c <__aeabi_uldivmod+0x24>)
 8000434:	1840      	adds	r0, r0, r1
 8000436:	9002      	str	r0, [sp, #8]
 8000438:	bd03      	pop	{r0, r1, pc}
 800043a:	46c0      	nop			@ (mov r8, r8)
 800043c:	ffffffd9 	.word	0xffffffd9
 8000440:	b403      	push	{r0, r1}
 8000442:	4668      	mov	r0, sp
 8000444:	b501      	push	{r0, lr}
 8000446:	9802      	ldr	r0, [sp, #8]
 8000448:	f000 f81e 	bl	8000488 <__udivmoddi4>
 800044c:	9b01      	ldr	r3, [sp, #4]
 800044e:	469e      	mov	lr, r3
 8000450:	b002      	add	sp, #8
 8000452:	bc0c      	pop	{r2, r3}
 8000454:	4770      	bx	lr
 8000456:	46c0      	nop			@ (mov r8, r8)

08000458 <__aeabi_f2uiz>:
 8000458:	219e      	movs	r1, #158	@ 0x9e
 800045a:	b510      	push	{r4, lr}
 800045c:	05c9      	lsls	r1, r1, #23
 800045e:	1c04      	adds	r4, r0, #0
 8000460:	f000 ff8a 	bl	8001378 <__aeabi_fcmpge>
 8000464:	2800      	cmp	r0, #0
 8000466:	d103      	bne.n	8000470 <__aeabi_f2uiz+0x18>
 8000468:	1c20      	adds	r0, r4, #0
 800046a:	f000 fe65 	bl	8001138 <__aeabi_f2iz>
 800046e:	bd10      	pop	{r4, pc}
 8000470:	219e      	movs	r1, #158	@ 0x9e
 8000472:	1c20      	adds	r0, r4, #0
 8000474:	05c9      	lsls	r1, r1, #23
 8000476:	f000 fcbb 	bl	8000df0 <__aeabi_fsub>
 800047a:	f000 fe5d 	bl	8001138 <__aeabi_f2iz>
 800047e:	2380      	movs	r3, #128	@ 0x80
 8000480:	061b      	lsls	r3, r3, #24
 8000482:	469c      	mov	ip, r3
 8000484:	4460      	add	r0, ip
 8000486:	e7f2      	b.n	800046e <__aeabi_f2uiz+0x16>

08000488 <__udivmoddi4>:
 8000488:	b5f0      	push	{r4, r5, r6, r7, lr}
 800048a:	4657      	mov	r7, sl
 800048c:	464e      	mov	r6, r9
 800048e:	4645      	mov	r5, r8
 8000490:	46de      	mov	lr, fp
 8000492:	b5e0      	push	{r5, r6, r7, lr}
 8000494:	0004      	movs	r4, r0
 8000496:	000d      	movs	r5, r1
 8000498:	4692      	mov	sl, r2
 800049a:	4699      	mov	r9, r3
 800049c:	b083      	sub	sp, #12
 800049e:	428b      	cmp	r3, r1
 80004a0:	d830      	bhi.n	8000504 <__udivmoddi4+0x7c>
 80004a2:	d02d      	beq.n	8000500 <__udivmoddi4+0x78>
 80004a4:	4649      	mov	r1, r9
 80004a6:	4650      	mov	r0, sl
 80004a8:	f000 ff8e 	bl	80013c8 <__clzdi2>
 80004ac:	0029      	movs	r1, r5
 80004ae:	0006      	movs	r6, r0
 80004b0:	0020      	movs	r0, r4
 80004b2:	f000 ff89 	bl	80013c8 <__clzdi2>
 80004b6:	1a33      	subs	r3, r6, r0
 80004b8:	4698      	mov	r8, r3
 80004ba:	3b20      	subs	r3, #32
 80004bc:	d434      	bmi.n	8000528 <__udivmoddi4+0xa0>
 80004be:	469b      	mov	fp, r3
 80004c0:	4653      	mov	r3, sl
 80004c2:	465a      	mov	r2, fp
 80004c4:	4093      	lsls	r3, r2
 80004c6:	4642      	mov	r2, r8
 80004c8:	001f      	movs	r7, r3
 80004ca:	4653      	mov	r3, sl
 80004cc:	4093      	lsls	r3, r2
 80004ce:	001e      	movs	r6, r3
 80004d0:	42af      	cmp	r7, r5
 80004d2:	d83b      	bhi.n	800054c <__udivmoddi4+0xc4>
 80004d4:	42af      	cmp	r7, r5
 80004d6:	d100      	bne.n	80004da <__udivmoddi4+0x52>
 80004d8:	e079      	b.n	80005ce <__udivmoddi4+0x146>
 80004da:	465b      	mov	r3, fp
 80004dc:	1ba4      	subs	r4, r4, r6
 80004de:	41bd      	sbcs	r5, r7
 80004e0:	2b00      	cmp	r3, #0
 80004e2:	da00      	bge.n	80004e6 <__udivmoddi4+0x5e>
 80004e4:	e076      	b.n	80005d4 <__udivmoddi4+0x14c>
 80004e6:	2200      	movs	r2, #0
 80004e8:	2300      	movs	r3, #0
 80004ea:	9200      	str	r2, [sp, #0]
 80004ec:	9301      	str	r3, [sp, #4]
 80004ee:	2301      	movs	r3, #1
 80004f0:	465a      	mov	r2, fp
 80004f2:	4093      	lsls	r3, r2
 80004f4:	9301      	str	r3, [sp, #4]
 80004f6:	2301      	movs	r3, #1
 80004f8:	4642      	mov	r2, r8
 80004fa:	4093      	lsls	r3, r2
 80004fc:	9300      	str	r3, [sp, #0]
 80004fe:	e029      	b.n	8000554 <__udivmoddi4+0xcc>
 8000500:	4282      	cmp	r2, r0
 8000502:	d9cf      	bls.n	80004a4 <__udivmoddi4+0x1c>
 8000504:	2200      	movs	r2, #0
 8000506:	2300      	movs	r3, #0
 8000508:	9200      	str	r2, [sp, #0]
 800050a:	9301      	str	r3, [sp, #4]
 800050c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800050e:	2b00      	cmp	r3, #0
 8000510:	d001      	beq.n	8000516 <__udivmoddi4+0x8e>
 8000512:	601c      	str	r4, [r3, #0]
 8000514:	605d      	str	r5, [r3, #4]
 8000516:	9800      	ldr	r0, [sp, #0]
 8000518:	9901      	ldr	r1, [sp, #4]
 800051a:	b003      	add	sp, #12
 800051c:	bcf0      	pop	{r4, r5, r6, r7}
 800051e:	46bb      	mov	fp, r7
 8000520:	46b2      	mov	sl, r6
 8000522:	46a9      	mov	r9, r5
 8000524:	46a0      	mov	r8, r4
 8000526:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000528:	4642      	mov	r2, r8
 800052a:	469b      	mov	fp, r3
 800052c:	2320      	movs	r3, #32
 800052e:	1a9b      	subs	r3, r3, r2
 8000530:	4652      	mov	r2, sl
 8000532:	40da      	lsrs	r2, r3
 8000534:	4641      	mov	r1, r8
 8000536:	0013      	movs	r3, r2
 8000538:	464a      	mov	r2, r9
 800053a:	408a      	lsls	r2, r1
 800053c:	0017      	movs	r7, r2
 800053e:	4642      	mov	r2, r8
 8000540:	431f      	orrs	r7, r3
 8000542:	4653      	mov	r3, sl
 8000544:	4093      	lsls	r3, r2
 8000546:	001e      	movs	r6, r3
 8000548:	42af      	cmp	r7, r5
 800054a:	d9c3      	bls.n	80004d4 <__udivmoddi4+0x4c>
 800054c:	2200      	movs	r2, #0
 800054e:	2300      	movs	r3, #0
 8000550:	9200      	str	r2, [sp, #0]
 8000552:	9301      	str	r3, [sp, #4]
 8000554:	4643      	mov	r3, r8
 8000556:	2b00      	cmp	r3, #0
 8000558:	d0d8      	beq.n	800050c <__udivmoddi4+0x84>
 800055a:	07fb      	lsls	r3, r7, #31
 800055c:	0872      	lsrs	r2, r6, #1
 800055e:	431a      	orrs	r2, r3
 8000560:	4646      	mov	r6, r8
 8000562:	087b      	lsrs	r3, r7, #1
 8000564:	e00e      	b.n	8000584 <__udivmoddi4+0xfc>
 8000566:	42ab      	cmp	r3, r5
 8000568:	d101      	bne.n	800056e <__udivmoddi4+0xe6>
 800056a:	42a2      	cmp	r2, r4
 800056c:	d80c      	bhi.n	8000588 <__udivmoddi4+0x100>
 800056e:	1aa4      	subs	r4, r4, r2
 8000570:	419d      	sbcs	r5, r3
 8000572:	2001      	movs	r0, #1
 8000574:	1924      	adds	r4, r4, r4
 8000576:	416d      	adcs	r5, r5
 8000578:	2100      	movs	r1, #0
 800057a:	3e01      	subs	r6, #1
 800057c:	1824      	adds	r4, r4, r0
 800057e:	414d      	adcs	r5, r1
 8000580:	2e00      	cmp	r6, #0
 8000582:	d006      	beq.n	8000592 <__udivmoddi4+0x10a>
 8000584:	42ab      	cmp	r3, r5
 8000586:	d9ee      	bls.n	8000566 <__udivmoddi4+0xde>
 8000588:	3e01      	subs	r6, #1
 800058a:	1924      	adds	r4, r4, r4
 800058c:	416d      	adcs	r5, r5
 800058e:	2e00      	cmp	r6, #0
 8000590:	d1f8      	bne.n	8000584 <__udivmoddi4+0xfc>
 8000592:	9800      	ldr	r0, [sp, #0]
 8000594:	9901      	ldr	r1, [sp, #4]
 8000596:	465b      	mov	r3, fp
 8000598:	1900      	adds	r0, r0, r4
 800059a:	4169      	adcs	r1, r5
 800059c:	2b00      	cmp	r3, #0
 800059e:	db24      	blt.n	80005ea <__udivmoddi4+0x162>
 80005a0:	002b      	movs	r3, r5
 80005a2:	465a      	mov	r2, fp
 80005a4:	4644      	mov	r4, r8
 80005a6:	40d3      	lsrs	r3, r2
 80005a8:	002a      	movs	r2, r5
 80005aa:	40e2      	lsrs	r2, r4
 80005ac:	001c      	movs	r4, r3
 80005ae:	465b      	mov	r3, fp
 80005b0:	0015      	movs	r5, r2
 80005b2:	2b00      	cmp	r3, #0
 80005b4:	db2a      	blt.n	800060c <__udivmoddi4+0x184>
 80005b6:	0026      	movs	r6, r4
 80005b8:	409e      	lsls	r6, r3
 80005ba:	0033      	movs	r3, r6
 80005bc:	0026      	movs	r6, r4
 80005be:	4647      	mov	r7, r8
 80005c0:	40be      	lsls	r6, r7
 80005c2:	0032      	movs	r2, r6
 80005c4:	1a80      	subs	r0, r0, r2
 80005c6:	4199      	sbcs	r1, r3
 80005c8:	9000      	str	r0, [sp, #0]
 80005ca:	9101      	str	r1, [sp, #4]
 80005cc:	e79e      	b.n	800050c <__udivmoddi4+0x84>
 80005ce:	42a3      	cmp	r3, r4
 80005d0:	d8bc      	bhi.n	800054c <__udivmoddi4+0xc4>
 80005d2:	e782      	b.n	80004da <__udivmoddi4+0x52>
 80005d4:	4642      	mov	r2, r8
 80005d6:	2320      	movs	r3, #32
 80005d8:	2100      	movs	r1, #0
 80005da:	1a9b      	subs	r3, r3, r2
 80005dc:	2200      	movs	r2, #0
 80005de:	9100      	str	r1, [sp, #0]
 80005e0:	9201      	str	r2, [sp, #4]
 80005e2:	2201      	movs	r2, #1
 80005e4:	40da      	lsrs	r2, r3
 80005e6:	9201      	str	r2, [sp, #4]
 80005e8:	e785      	b.n	80004f6 <__udivmoddi4+0x6e>
 80005ea:	4642      	mov	r2, r8
 80005ec:	2320      	movs	r3, #32
 80005ee:	1a9b      	subs	r3, r3, r2
 80005f0:	002a      	movs	r2, r5
 80005f2:	4646      	mov	r6, r8
 80005f4:	409a      	lsls	r2, r3
 80005f6:	0023      	movs	r3, r4
 80005f8:	40f3      	lsrs	r3, r6
 80005fa:	4644      	mov	r4, r8
 80005fc:	4313      	orrs	r3, r2
 80005fe:	002a      	movs	r2, r5
 8000600:	40e2      	lsrs	r2, r4
 8000602:	001c      	movs	r4, r3
 8000604:	465b      	mov	r3, fp
 8000606:	0015      	movs	r5, r2
 8000608:	2b00      	cmp	r3, #0
 800060a:	dad4      	bge.n	80005b6 <__udivmoddi4+0x12e>
 800060c:	4642      	mov	r2, r8
 800060e:	002f      	movs	r7, r5
 8000610:	2320      	movs	r3, #32
 8000612:	0026      	movs	r6, r4
 8000614:	4097      	lsls	r7, r2
 8000616:	1a9b      	subs	r3, r3, r2
 8000618:	40de      	lsrs	r6, r3
 800061a:	003b      	movs	r3, r7
 800061c:	4333      	orrs	r3, r6
 800061e:	e7cd      	b.n	80005bc <__udivmoddi4+0x134>

08000620 <__aeabi_fadd>:
 8000620:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000622:	46ce      	mov	lr, r9
 8000624:	4647      	mov	r7, r8
 8000626:	0243      	lsls	r3, r0, #9
 8000628:	0a5a      	lsrs	r2, r3, #9
 800062a:	024e      	lsls	r6, r1, #9
 800062c:	0045      	lsls	r5, r0, #1
 800062e:	0fc4      	lsrs	r4, r0, #31
 8000630:	0048      	lsls	r0, r1, #1
 8000632:	4691      	mov	r9, r2
 8000634:	0e2d      	lsrs	r5, r5, #24
 8000636:	0a72      	lsrs	r2, r6, #9
 8000638:	0e00      	lsrs	r0, r0, #24
 800063a:	4694      	mov	ip, r2
 800063c:	b580      	push	{r7, lr}
 800063e:	099b      	lsrs	r3, r3, #6
 8000640:	0fc9      	lsrs	r1, r1, #31
 8000642:	09b6      	lsrs	r6, r6, #6
 8000644:	1a2a      	subs	r2, r5, r0
 8000646:	428c      	cmp	r4, r1
 8000648:	d021      	beq.n	800068e <__aeabi_fadd+0x6e>
 800064a:	2a00      	cmp	r2, #0
 800064c:	dd0d      	ble.n	800066a <__aeabi_fadd+0x4a>
 800064e:	2800      	cmp	r0, #0
 8000650:	d12d      	bne.n	80006ae <__aeabi_fadd+0x8e>
 8000652:	2e00      	cmp	r6, #0
 8000654:	d100      	bne.n	8000658 <__aeabi_fadd+0x38>
 8000656:	e08d      	b.n	8000774 <__aeabi_fadd+0x154>
 8000658:	1e51      	subs	r1, r2, #1
 800065a:	2a01      	cmp	r2, #1
 800065c:	d100      	bne.n	8000660 <__aeabi_fadd+0x40>
 800065e:	e11d      	b.n	800089c <__aeabi_fadd+0x27c>
 8000660:	2aff      	cmp	r2, #255	@ 0xff
 8000662:	d100      	bne.n	8000666 <__aeabi_fadd+0x46>
 8000664:	e0ab      	b.n	80007be <__aeabi_fadd+0x19e>
 8000666:	000a      	movs	r2, r1
 8000668:	e027      	b.n	80006ba <__aeabi_fadd+0x9a>
 800066a:	2a00      	cmp	r2, #0
 800066c:	d04d      	beq.n	800070a <__aeabi_fadd+0xea>
 800066e:	1b42      	subs	r2, r0, r5
 8000670:	2d00      	cmp	r5, #0
 8000672:	d000      	beq.n	8000676 <__aeabi_fadd+0x56>
 8000674:	e0cc      	b.n	8000810 <__aeabi_fadd+0x1f0>
 8000676:	2b00      	cmp	r3, #0
 8000678:	d100      	bne.n	800067c <__aeabi_fadd+0x5c>
 800067a:	e079      	b.n	8000770 <__aeabi_fadd+0x150>
 800067c:	1e54      	subs	r4, r2, #1
 800067e:	2a01      	cmp	r2, #1
 8000680:	d100      	bne.n	8000684 <__aeabi_fadd+0x64>
 8000682:	e128      	b.n	80008d6 <__aeabi_fadd+0x2b6>
 8000684:	2aff      	cmp	r2, #255	@ 0xff
 8000686:	d100      	bne.n	800068a <__aeabi_fadd+0x6a>
 8000688:	e097      	b.n	80007ba <__aeabi_fadd+0x19a>
 800068a:	0022      	movs	r2, r4
 800068c:	e0c5      	b.n	800081a <__aeabi_fadd+0x1fa>
 800068e:	2a00      	cmp	r2, #0
 8000690:	dc00      	bgt.n	8000694 <__aeabi_fadd+0x74>
 8000692:	e096      	b.n	80007c2 <__aeabi_fadd+0x1a2>
 8000694:	2800      	cmp	r0, #0
 8000696:	d04f      	beq.n	8000738 <__aeabi_fadd+0x118>
 8000698:	2dff      	cmp	r5, #255	@ 0xff
 800069a:	d100      	bne.n	800069e <__aeabi_fadd+0x7e>
 800069c:	e08f      	b.n	80007be <__aeabi_fadd+0x19e>
 800069e:	2180      	movs	r1, #128	@ 0x80
 80006a0:	04c9      	lsls	r1, r1, #19
 80006a2:	430e      	orrs	r6, r1
 80006a4:	2a1b      	cmp	r2, #27
 80006a6:	dd51      	ble.n	800074c <__aeabi_fadd+0x12c>
 80006a8:	002a      	movs	r2, r5
 80006aa:	3301      	adds	r3, #1
 80006ac:	e018      	b.n	80006e0 <__aeabi_fadd+0xc0>
 80006ae:	2dff      	cmp	r5, #255	@ 0xff
 80006b0:	d100      	bne.n	80006b4 <__aeabi_fadd+0x94>
 80006b2:	e084      	b.n	80007be <__aeabi_fadd+0x19e>
 80006b4:	2180      	movs	r1, #128	@ 0x80
 80006b6:	04c9      	lsls	r1, r1, #19
 80006b8:	430e      	orrs	r6, r1
 80006ba:	2101      	movs	r1, #1
 80006bc:	2a1b      	cmp	r2, #27
 80006be:	dc08      	bgt.n	80006d2 <__aeabi_fadd+0xb2>
 80006c0:	0031      	movs	r1, r6
 80006c2:	2020      	movs	r0, #32
 80006c4:	40d1      	lsrs	r1, r2
 80006c6:	1a82      	subs	r2, r0, r2
 80006c8:	4096      	lsls	r6, r2
 80006ca:	0032      	movs	r2, r6
 80006cc:	1e50      	subs	r0, r2, #1
 80006ce:	4182      	sbcs	r2, r0
 80006d0:	4311      	orrs	r1, r2
 80006d2:	1a5b      	subs	r3, r3, r1
 80006d4:	015a      	lsls	r2, r3, #5
 80006d6:	d459      	bmi.n	800078c <__aeabi_fadd+0x16c>
 80006d8:	2107      	movs	r1, #7
 80006da:	002a      	movs	r2, r5
 80006dc:	4019      	ands	r1, r3
 80006de:	d049      	beq.n	8000774 <__aeabi_fadd+0x154>
 80006e0:	210f      	movs	r1, #15
 80006e2:	4019      	ands	r1, r3
 80006e4:	2904      	cmp	r1, #4
 80006e6:	d000      	beq.n	80006ea <__aeabi_fadd+0xca>
 80006e8:	3304      	adds	r3, #4
 80006ea:	0159      	lsls	r1, r3, #5
 80006ec:	d542      	bpl.n	8000774 <__aeabi_fadd+0x154>
 80006ee:	1c50      	adds	r0, r2, #1
 80006f0:	2afe      	cmp	r2, #254	@ 0xfe
 80006f2:	d03a      	beq.n	800076a <__aeabi_fadd+0x14a>
 80006f4:	019b      	lsls	r3, r3, #6
 80006f6:	b2c0      	uxtb	r0, r0
 80006f8:	0a5b      	lsrs	r3, r3, #9
 80006fa:	05c0      	lsls	r0, r0, #23
 80006fc:	4318      	orrs	r0, r3
 80006fe:	07e4      	lsls	r4, r4, #31
 8000700:	4320      	orrs	r0, r4
 8000702:	bcc0      	pop	{r6, r7}
 8000704:	46b9      	mov	r9, r7
 8000706:	46b0      	mov	r8, r6
 8000708:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800070a:	20fe      	movs	r0, #254	@ 0xfe
 800070c:	4680      	mov	r8, r0
 800070e:	1c6f      	adds	r7, r5, #1
 8000710:	0038      	movs	r0, r7
 8000712:	4647      	mov	r7, r8
 8000714:	4207      	tst	r7, r0
 8000716:	d000      	beq.n	800071a <__aeabi_fadd+0xfa>
 8000718:	e08e      	b.n	8000838 <__aeabi_fadd+0x218>
 800071a:	2d00      	cmp	r5, #0
 800071c:	d000      	beq.n	8000720 <__aeabi_fadd+0x100>
 800071e:	e0b4      	b.n	800088a <__aeabi_fadd+0x26a>
 8000720:	2b00      	cmp	r3, #0
 8000722:	d100      	bne.n	8000726 <__aeabi_fadd+0x106>
 8000724:	e0db      	b.n	80008de <__aeabi_fadd+0x2be>
 8000726:	2e00      	cmp	r6, #0
 8000728:	d06c      	beq.n	8000804 <__aeabi_fadd+0x1e4>
 800072a:	1b98      	subs	r0, r3, r6
 800072c:	0145      	lsls	r5, r0, #5
 800072e:	d400      	bmi.n	8000732 <__aeabi_fadd+0x112>
 8000730:	e0f7      	b.n	8000922 <__aeabi_fadd+0x302>
 8000732:	000c      	movs	r4, r1
 8000734:	1af3      	subs	r3, r6, r3
 8000736:	e03d      	b.n	80007b4 <__aeabi_fadd+0x194>
 8000738:	2e00      	cmp	r6, #0
 800073a:	d01b      	beq.n	8000774 <__aeabi_fadd+0x154>
 800073c:	1e51      	subs	r1, r2, #1
 800073e:	2a01      	cmp	r2, #1
 8000740:	d100      	bne.n	8000744 <__aeabi_fadd+0x124>
 8000742:	e082      	b.n	800084a <__aeabi_fadd+0x22a>
 8000744:	2aff      	cmp	r2, #255	@ 0xff
 8000746:	d03a      	beq.n	80007be <__aeabi_fadd+0x19e>
 8000748:	000a      	movs	r2, r1
 800074a:	e7ab      	b.n	80006a4 <__aeabi_fadd+0x84>
 800074c:	0031      	movs	r1, r6
 800074e:	2020      	movs	r0, #32
 8000750:	40d1      	lsrs	r1, r2
 8000752:	1a82      	subs	r2, r0, r2
 8000754:	4096      	lsls	r6, r2
 8000756:	0032      	movs	r2, r6
 8000758:	1e50      	subs	r0, r2, #1
 800075a:	4182      	sbcs	r2, r0
 800075c:	430a      	orrs	r2, r1
 800075e:	189b      	adds	r3, r3, r2
 8000760:	015a      	lsls	r2, r3, #5
 8000762:	d5b9      	bpl.n	80006d8 <__aeabi_fadd+0xb8>
 8000764:	1c6a      	adds	r2, r5, #1
 8000766:	2dfe      	cmp	r5, #254	@ 0xfe
 8000768:	d175      	bne.n	8000856 <__aeabi_fadd+0x236>
 800076a:	20ff      	movs	r0, #255	@ 0xff
 800076c:	2300      	movs	r3, #0
 800076e:	e7c4      	b.n	80006fa <__aeabi_fadd+0xda>
 8000770:	000c      	movs	r4, r1
 8000772:	0033      	movs	r3, r6
 8000774:	08db      	lsrs	r3, r3, #3
 8000776:	2aff      	cmp	r2, #255	@ 0xff
 8000778:	d146      	bne.n	8000808 <__aeabi_fadd+0x1e8>
 800077a:	2b00      	cmp	r3, #0
 800077c:	d0f5      	beq.n	800076a <__aeabi_fadd+0x14a>
 800077e:	2280      	movs	r2, #128	@ 0x80
 8000780:	03d2      	lsls	r2, r2, #15
 8000782:	4313      	orrs	r3, r2
 8000784:	025b      	lsls	r3, r3, #9
 8000786:	20ff      	movs	r0, #255	@ 0xff
 8000788:	0a5b      	lsrs	r3, r3, #9
 800078a:	e7b6      	b.n	80006fa <__aeabi_fadd+0xda>
 800078c:	019f      	lsls	r7, r3, #6
 800078e:	09bf      	lsrs	r7, r7, #6
 8000790:	0038      	movs	r0, r7
 8000792:	f000 fdfb 	bl	800138c <__clzsi2>
 8000796:	3805      	subs	r0, #5
 8000798:	4087      	lsls	r7, r0
 800079a:	4285      	cmp	r5, r0
 800079c:	dc24      	bgt.n	80007e8 <__aeabi_fadd+0x1c8>
 800079e:	003b      	movs	r3, r7
 80007a0:	2120      	movs	r1, #32
 80007a2:	1b42      	subs	r2, r0, r5
 80007a4:	3201      	adds	r2, #1
 80007a6:	40d3      	lsrs	r3, r2
 80007a8:	1a8a      	subs	r2, r1, r2
 80007aa:	4097      	lsls	r7, r2
 80007ac:	1e7a      	subs	r2, r7, #1
 80007ae:	4197      	sbcs	r7, r2
 80007b0:	2200      	movs	r2, #0
 80007b2:	433b      	orrs	r3, r7
 80007b4:	0759      	lsls	r1, r3, #29
 80007b6:	d193      	bne.n	80006e0 <__aeabi_fadd+0xc0>
 80007b8:	e797      	b.n	80006ea <__aeabi_fadd+0xca>
 80007ba:	000c      	movs	r4, r1
 80007bc:	0033      	movs	r3, r6
 80007be:	08db      	lsrs	r3, r3, #3
 80007c0:	e7db      	b.n	800077a <__aeabi_fadd+0x15a>
 80007c2:	2a00      	cmp	r2, #0
 80007c4:	d014      	beq.n	80007f0 <__aeabi_fadd+0x1d0>
 80007c6:	1b42      	subs	r2, r0, r5
 80007c8:	2d00      	cmp	r5, #0
 80007ca:	d14b      	bne.n	8000864 <__aeabi_fadd+0x244>
 80007cc:	2b00      	cmp	r3, #0
 80007ce:	d0d0      	beq.n	8000772 <__aeabi_fadd+0x152>
 80007d0:	1e51      	subs	r1, r2, #1
 80007d2:	2a01      	cmp	r2, #1
 80007d4:	d100      	bne.n	80007d8 <__aeabi_fadd+0x1b8>
 80007d6:	e09e      	b.n	8000916 <__aeabi_fadd+0x2f6>
 80007d8:	2aff      	cmp	r2, #255	@ 0xff
 80007da:	d0ef      	beq.n	80007bc <__aeabi_fadd+0x19c>
 80007dc:	000a      	movs	r2, r1
 80007de:	2a1b      	cmp	r2, #27
 80007e0:	dd5f      	ble.n	80008a2 <__aeabi_fadd+0x282>
 80007e2:	0002      	movs	r2, r0
 80007e4:	1c73      	adds	r3, r6, #1
 80007e6:	e77b      	b.n	80006e0 <__aeabi_fadd+0xc0>
 80007e8:	4b50      	ldr	r3, [pc, #320]	@ (800092c <__aeabi_fadd+0x30c>)
 80007ea:	1a2a      	subs	r2, r5, r0
 80007ec:	403b      	ands	r3, r7
 80007ee:	e7e1      	b.n	80007b4 <__aeabi_fadd+0x194>
 80007f0:	21fe      	movs	r1, #254	@ 0xfe
 80007f2:	1c6a      	adds	r2, r5, #1
 80007f4:	4211      	tst	r1, r2
 80007f6:	d13b      	bne.n	8000870 <__aeabi_fadd+0x250>
 80007f8:	2d00      	cmp	r5, #0
 80007fa:	d15d      	bne.n	80008b8 <__aeabi_fadd+0x298>
 80007fc:	2b00      	cmp	r3, #0
 80007fe:	d07f      	beq.n	8000900 <__aeabi_fadd+0x2e0>
 8000800:	2e00      	cmp	r6, #0
 8000802:	d17f      	bne.n	8000904 <__aeabi_fadd+0x2e4>
 8000804:	2200      	movs	r2, #0
 8000806:	08db      	lsrs	r3, r3, #3
 8000808:	025b      	lsls	r3, r3, #9
 800080a:	0a5b      	lsrs	r3, r3, #9
 800080c:	b2d0      	uxtb	r0, r2
 800080e:	e774      	b.n	80006fa <__aeabi_fadd+0xda>
 8000810:	28ff      	cmp	r0, #255	@ 0xff
 8000812:	d0d2      	beq.n	80007ba <__aeabi_fadd+0x19a>
 8000814:	2480      	movs	r4, #128	@ 0x80
 8000816:	04e4      	lsls	r4, r4, #19
 8000818:	4323      	orrs	r3, r4
 800081a:	2401      	movs	r4, #1
 800081c:	2a1b      	cmp	r2, #27
 800081e:	dc07      	bgt.n	8000830 <__aeabi_fadd+0x210>
 8000820:	001c      	movs	r4, r3
 8000822:	2520      	movs	r5, #32
 8000824:	40d4      	lsrs	r4, r2
 8000826:	1aaa      	subs	r2, r5, r2
 8000828:	4093      	lsls	r3, r2
 800082a:	1e5a      	subs	r2, r3, #1
 800082c:	4193      	sbcs	r3, r2
 800082e:	431c      	orrs	r4, r3
 8000830:	1b33      	subs	r3, r6, r4
 8000832:	0005      	movs	r5, r0
 8000834:	000c      	movs	r4, r1
 8000836:	e74d      	b.n	80006d4 <__aeabi_fadd+0xb4>
 8000838:	1b9f      	subs	r7, r3, r6
 800083a:	017a      	lsls	r2, r7, #5
 800083c:	d422      	bmi.n	8000884 <__aeabi_fadd+0x264>
 800083e:	2f00      	cmp	r7, #0
 8000840:	d1a6      	bne.n	8000790 <__aeabi_fadd+0x170>
 8000842:	2400      	movs	r4, #0
 8000844:	2000      	movs	r0, #0
 8000846:	2300      	movs	r3, #0
 8000848:	e757      	b.n	80006fa <__aeabi_fadd+0xda>
 800084a:	199b      	adds	r3, r3, r6
 800084c:	2501      	movs	r5, #1
 800084e:	3201      	adds	r2, #1
 8000850:	0159      	lsls	r1, r3, #5
 8000852:	d400      	bmi.n	8000856 <__aeabi_fadd+0x236>
 8000854:	e740      	b.n	80006d8 <__aeabi_fadd+0xb8>
 8000856:	2101      	movs	r1, #1
 8000858:	4835      	ldr	r0, [pc, #212]	@ (8000930 <__aeabi_fadd+0x310>)
 800085a:	4019      	ands	r1, r3
 800085c:	085b      	lsrs	r3, r3, #1
 800085e:	4003      	ands	r3, r0
 8000860:	430b      	orrs	r3, r1
 8000862:	e7a7      	b.n	80007b4 <__aeabi_fadd+0x194>
 8000864:	28ff      	cmp	r0, #255	@ 0xff
 8000866:	d0a9      	beq.n	80007bc <__aeabi_fadd+0x19c>
 8000868:	2180      	movs	r1, #128	@ 0x80
 800086a:	04c9      	lsls	r1, r1, #19
 800086c:	430b      	orrs	r3, r1
 800086e:	e7b6      	b.n	80007de <__aeabi_fadd+0x1be>
 8000870:	2aff      	cmp	r2, #255	@ 0xff
 8000872:	d100      	bne.n	8000876 <__aeabi_fadd+0x256>
 8000874:	e779      	b.n	800076a <__aeabi_fadd+0x14a>
 8000876:	199b      	adds	r3, r3, r6
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	0759      	lsls	r1, r3, #29
 800087c:	d000      	beq.n	8000880 <__aeabi_fadd+0x260>
 800087e:	e72f      	b.n	80006e0 <__aeabi_fadd+0xc0>
 8000880:	08db      	lsrs	r3, r3, #3
 8000882:	e7c1      	b.n	8000808 <__aeabi_fadd+0x1e8>
 8000884:	000c      	movs	r4, r1
 8000886:	1af7      	subs	r7, r6, r3
 8000888:	e782      	b.n	8000790 <__aeabi_fadd+0x170>
 800088a:	2b00      	cmp	r3, #0
 800088c:	d12c      	bne.n	80008e8 <__aeabi_fadd+0x2c8>
 800088e:	2e00      	cmp	r6, #0
 8000890:	d193      	bne.n	80007ba <__aeabi_fadd+0x19a>
 8000892:	2380      	movs	r3, #128	@ 0x80
 8000894:	2400      	movs	r4, #0
 8000896:	20ff      	movs	r0, #255	@ 0xff
 8000898:	03db      	lsls	r3, r3, #15
 800089a:	e72e      	b.n	80006fa <__aeabi_fadd+0xda>
 800089c:	2501      	movs	r5, #1
 800089e:	1b9b      	subs	r3, r3, r6
 80008a0:	e718      	b.n	80006d4 <__aeabi_fadd+0xb4>
 80008a2:	0019      	movs	r1, r3
 80008a4:	2520      	movs	r5, #32
 80008a6:	40d1      	lsrs	r1, r2
 80008a8:	1aaa      	subs	r2, r5, r2
 80008aa:	4093      	lsls	r3, r2
 80008ac:	1e5a      	subs	r2, r3, #1
 80008ae:	4193      	sbcs	r3, r2
 80008b0:	430b      	orrs	r3, r1
 80008b2:	0005      	movs	r5, r0
 80008b4:	199b      	adds	r3, r3, r6
 80008b6:	e753      	b.n	8000760 <__aeabi_fadd+0x140>
 80008b8:	2b00      	cmp	r3, #0
 80008ba:	d100      	bne.n	80008be <__aeabi_fadd+0x29e>
 80008bc:	e77e      	b.n	80007bc <__aeabi_fadd+0x19c>
 80008be:	2e00      	cmp	r6, #0
 80008c0:	d100      	bne.n	80008c4 <__aeabi_fadd+0x2a4>
 80008c2:	e77c      	b.n	80007be <__aeabi_fadd+0x19e>
 80008c4:	2280      	movs	r2, #128	@ 0x80
 80008c6:	03d2      	lsls	r2, r2, #15
 80008c8:	4591      	cmp	r9, r2
 80008ca:	d302      	bcc.n	80008d2 <__aeabi_fadd+0x2b2>
 80008cc:	4594      	cmp	ip, r2
 80008ce:	d200      	bcs.n	80008d2 <__aeabi_fadd+0x2b2>
 80008d0:	0033      	movs	r3, r6
 80008d2:	08db      	lsrs	r3, r3, #3
 80008d4:	e753      	b.n	800077e <__aeabi_fadd+0x15e>
 80008d6:	000c      	movs	r4, r1
 80008d8:	1af3      	subs	r3, r6, r3
 80008da:	3501      	adds	r5, #1
 80008dc:	e6fa      	b.n	80006d4 <__aeabi_fadd+0xb4>
 80008de:	2e00      	cmp	r6, #0
 80008e0:	d0af      	beq.n	8000842 <__aeabi_fadd+0x222>
 80008e2:	000c      	movs	r4, r1
 80008e4:	0033      	movs	r3, r6
 80008e6:	e78d      	b.n	8000804 <__aeabi_fadd+0x1e4>
 80008e8:	2e00      	cmp	r6, #0
 80008ea:	d100      	bne.n	80008ee <__aeabi_fadd+0x2ce>
 80008ec:	e767      	b.n	80007be <__aeabi_fadd+0x19e>
 80008ee:	2280      	movs	r2, #128	@ 0x80
 80008f0:	03d2      	lsls	r2, r2, #15
 80008f2:	4591      	cmp	r9, r2
 80008f4:	d3ed      	bcc.n	80008d2 <__aeabi_fadd+0x2b2>
 80008f6:	4594      	cmp	ip, r2
 80008f8:	d2eb      	bcs.n	80008d2 <__aeabi_fadd+0x2b2>
 80008fa:	000c      	movs	r4, r1
 80008fc:	0033      	movs	r3, r6
 80008fe:	e7e8      	b.n	80008d2 <__aeabi_fadd+0x2b2>
 8000900:	0033      	movs	r3, r6
 8000902:	e77f      	b.n	8000804 <__aeabi_fadd+0x1e4>
 8000904:	199b      	adds	r3, r3, r6
 8000906:	2200      	movs	r2, #0
 8000908:	0159      	lsls	r1, r3, #5
 800090a:	d5b9      	bpl.n	8000880 <__aeabi_fadd+0x260>
 800090c:	4a07      	ldr	r2, [pc, #28]	@ (800092c <__aeabi_fadd+0x30c>)
 800090e:	4013      	ands	r3, r2
 8000910:	08db      	lsrs	r3, r3, #3
 8000912:	2201      	movs	r2, #1
 8000914:	e778      	b.n	8000808 <__aeabi_fadd+0x1e8>
 8000916:	199b      	adds	r3, r3, r6
 8000918:	3201      	adds	r2, #1
 800091a:	3501      	adds	r5, #1
 800091c:	0159      	lsls	r1, r3, #5
 800091e:	d49a      	bmi.n	8000856 <__aeabi_fadd+0x236>
 8000920:	e6da      	b.n	80006d8 <__aeabi_fadd+0xb8>
 8000922:	1e03      	subs	r3, r0, #0
 8000924:	d08d      	beq.n	8000842 <__aeabi_fadd+0x222>
 8000926:	08db      	lsrs	r3, r3, #3
 8000928:	e76e      	b.n	8000808 <__aeabi_fadd+0x1e8>
 800092a:	46c0      	nop			@ (mov r8, r8)
 800092c:	fbffffff 	.word	0xfbffffff
 8000930:	7dffffff 	.word	0x7dffffff

08000934 <__aeabi_fdiv>:
 8000934:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000936:	464f      	mov	r7, r9
 8000938:	4646      	mov	r6, r8
 800093a:	46d6      	mov	lr, sl
 800093c:	0244      	lsls	r4, r0, #9
 800093e:	b5c0      	push	{r6, r7, lr}
 8000940:	0047      	lsls	r7, r0, #1
 8000942:	1c0e      	adds	r6, r1, #0
 8000944:	0a64      	lsrs	r4, r4, #9
 8000946:	0e3f      	lsrs	r7, r7, #24
 8000948:	0fc5      	lsrs	r5, r0, #31
 800094a:	2f00      	cmp	r7, #0
 800094c:	d03c      	beq.n	80009c8 <__aeabi_fdiv+0x94>
 800094e:	2fff      	cmp	r7, #255	@ 0xff
 8000950:	d042      	beq.n	80009d8 <__aeabi_fdiv+0xa4>
 8000952:	2300      	movs	r3, #0
 8000954:	2280      	movs	r2, #128	@ 0x80
 8000956:	4699      	mov	r9, r3
 8000958:	469a      	mov	sl, r3
 800095a:	00e4      	lsls	r4, r4, #3
 800095c:	04d2      	lsls	r2, r2, #19
 800095e:	4314      	orrs	r4, r2
 8000960:	3f7f      	subs	r7, #127	@ 0x7f
 8000962:	0273      	lsls	r3, r6, #9
 8000964:	0a5b      	lsrs	r3, r3, #9
 8000966:	4698      	mov	r8, r3
 8000968:	0073      	lsls	r3, r6, #1
 800096a:	0e1b      	lsrs	r3, r3, #24
 800096c:	0ff6      	lsrs	r6, r6, #31
 800096e:	2b00      	cmp	r3, #0
 8000970:	d01b      	beq.n	80009aa <__aeabi_fdiv+0x76>
 8000972:	2bff      	cmp	r3, #255	@ 0xff
 8000974:	d013      	beq.n	800099e <__aeabi_fdiv+0x6a>
 8000976:	4642      	mov	r2, r8
 8000978:	2180      	movs	r1, #128	@ 0x80
 800097a:	00d2      	lsls	r2, r2, #3
 800097c:	04c9      	lsls	r1, r1, #19
 800097e:	4311      	orrs	r1, r2
 8000980:	4688      	mov	r8, r1
 8000982:	2000      	movs	r0, #0
 8000984:	3b7f      	subs	r3, #127	@ 0x7f
 8000986:	0029      	movs	r1, r5
 8000988:	1aff      	subs	r7, r7, r3
 800098a:	464b      	mov	r3, r9
 800098c:	4071      	eors	r1, r6
 800098e:	b2c9      	uxtb	r1, r1
 8000990:	2b0f      	cmp	r3, #15
 8000992:	d900      	bls.n	8000996 <__aeabi_fdiv+0x62>
 8000994:	e0b5      	b.n	8000b02 <__aeabi_fdiv+0x1ce>
 8000996:	4a74      	ldr	r2, [pc, #464]	@ (8000b68 <__aeabi_fdiv+0x234>)
 8000998:	009b      	lsls	r3, r3, #2
 800099a:	58d3      	ldr	r3, [r2, r3]
 800099c:	469f      	mov	pc, r3
 800099e:	4643      	mov	r3, r8
 80009a0:	2b00      	cmp	r3, #0
 80009a2:	d13f      	bne.n	8000a24 <__aeabi_fdiv+0xf0>
 80009a4:	3fff      	subs	r7, #255	@ 0xff
 80009a6:	3302      	adds	r3, #2
 80009a8:	e003      	b.n	80009b2 <__aeabi_fdiv+0x7e>
 80009aa:	4643      	mov	r3, r8
 80009ac:	2b00      	cmp	r3, #0
 80009ae:	d12d      	bne.n	8000a0c <__aeabi_fdiv+0xd8>
 80009b0:	2301      	movs	r3, #1
 80009b2:	0029      	movs	r1, r5
 80009b4:	464a      	mov	r2, r9
 80009b6:	4071      	eors	r1, r6
 80009b8:	b2c9      	uxtb	r1, r1
 80009ba:	431a      	orrs	r2, r3
 80009bc:	2a0e      	cmp	r2, #14
 80009be:	d838      	bhi.n	8000a32 <__aeabi_fdiv+0xfe>
 80009c0:	486a      	ldr	r0, [pc, #424]	@ (8000b6c <__aeabi_fdiv+0x238>)
 80009c2:	0092      	lsls	r2, r2, #2
 80009c4:	5882      	ldr	r2, [r0, r2]
 80009c6:	4697      	mov	pc, r2
 80009c8:	2c00      	cmp	r4, #0
 80009ca:	d113      	bne.n	80009f4 <__aeabi_fdiv+0xc0>
 80009cc:	2304      	movs	r3, #4
 80009ce:	4699      	mov	r9, r3
 80009d0:	3b03      	subs	r3, #3
 80009d2:	2700      	movs	r7, #0
 80009d4:	469a      	mov	sl, r3
 80009d6:	e7c4      	b.n	8000962 <__aeabi_fdiv+0x2e>
 80009d8:	2c00      	cmp	r4, #0
 80009da:	d105      	bne.n	80009e8 <__aeabi_fdiv+0xb4>
 80009dc:	2308      	movs	r3, #8
 80009de:	4699      	mov	r9, r3
 80009e0:	3b06      	subs	r3, #6
 80009e2:	27ff      	movs	r7, #255	@ 0xff
 80009e4:	469a      	mov	sl, r3
 80009e6:	e7bc      	b.n	8000962 <__aeabi_fdiv+0x2e>
 80009e8:	230c      	movs	r3, #12
 80009ea:	4699      	mov	r9, r3
 80009ec:	3b09      	subs	r3, #9
 80009ee:	27ff      	movs	r7, #255	@ 0xff
 80009f0:	469a      	mov	sl, r3
 80009f2:	e7b6      	b.n	8000962 <__aeabi_fdiv+0x2e>
 80009f4:	0020      	movs	r0, r4
 80009f6:	f000 fcc9 	bl	800138c <__clzsi2>
 80009fa:	2776      	movs	r7, #118	@ 0x76
 80009fc:	1f43      	subs	r3, r0, #5
 80009fe:	409c      	lsls	r4, r3
 8000a00:	2300      	movs	r3, #0
 8000a02:	427f      	negs	r7, r7
 8000a04:	4699      	mov	r9, r3
 8000a06:	469a      	mov	sl, r3
 8000a08:	1a3f      	subs	r7, r7, r0
 8000a0a:	e7aa      	b.n	8000962 <__aeabi_fdiv+0x2e>
 8000a0c:	4640      	mov	r0, r8
 8000a0e:	f000 fcbd 	bl	800138c <__clzsi2>
 8000a12:	4642      	mov	r2, r8
 8000a14:	1f43      	subs	r3, r0, #5
 8000a16:	409a      	lsls	r2, r3
 8000a18:	2376      	movs	r3, #118	@ 0x76
 8000a1a:	425b      	negs	r3, r3
 8000a1c:	1a1b      	subs	r3, r3, r0
 8000a1e:	4690      	mov	r8, r2
 8000a20:	2000      	movs	r0, #0
 8000a22:	e7b0      	b.n	8000986 <__aeabi_fdiv+0x52>
 8000a24:	2303      	movs	r3, #3
 8000a26:	464a      	mov	r2, r9
 8000a28:	431a      	orrs	r2, r3
 8000a2a:	4691      	mov	r9, r2
 8000a2c:	2003      	movs	r0, #3
 8000a2e:	33fc      	adds	r3, #252	@ 0xfc
 8000a30:	e7a9      	b.n	8000986 <__aeabi_fdiv+0x52>
 8000a32:	000d      	movs	r5, r1
 8000a34:	20ff      	movs	r0, #255	@ 0xff
 8000a36:	2200      	movs	r2, #0
 8000a38:	05c0      	lsls	r0, r0, #23
 8000a3a:	07ed      	lsls	r5, r5, #31
 8000a3c:	4310      	orrs	r0, r2
 8000a3e:	4328      	orrs	r0, r5
 8000a40:	bce0      	pop	{r5, r6, r7}
 8000a42:	46ba      	mov	sl, r7
 8000a44:	46b1      	mov	r9, r6
 8000a46:	46a8      	mov	r8, r5
 8000a48:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000a4a:	000d      	movs	r5, r1
 8000a4c:	2000      	movs	r0, #0
 8000a4e:	2200      	movs	r2, #0
 8000a50:	e7f2      	b.n	8000a38 <__aeabi_fdiv+0x104>
 8000a52:	4653      	mov	r3, sl
 8000a54:	2b02      	cmp	r3, #2
 8000a56:	d0ed      	beq.n	8000a34 <__aeabi_fdiv+0x100>
 8000a58:	2b03      	cmp	r3, #3
 8000a5a:	d033      	beq.n	8000ac4 <__aeabi_fdiv+0x190>
 8000a5c:	46a0      	mov	r8, r4
 8000a5e:	2b01      	cmp	r3, #1
 8000a60:	d105      	bne.n	8000a6e <__aeabi_fdiv+0x13a>
 8000a62:	2000      	movs	r0, #0
 8000a64:	2200      	movs	r2, #0
 8000a66:	e7e7      	b.n	8000a38 <__aeabi_fdiv+0x104>
 8000a68:	0035      	movs	r5, r6
 8000a6a:	2803      	cmp	r0, #3
 8000a6c:	d07a      	beq.n	8000b64 <__aeabi_fdiv+0x230>
 8000a6e:	003b      	movs	r3, r7
 8000a70:	337f      	adds	r3, #127	@ 0x7f
 8000a72:	2b00      	cmp	r3, #0
 8000a74:	dd2d      	ble.n	8000ad2 <__aeabi_fdiv+0x19e>
 8000a76:	4642      	mov	r2, r8
 8000a78:	0752      	lsls	r2, r2, #29
 8000a7a:	d007      	beq.n	8000a8c <__aeabi_fdiv+0x158>
 8000a7c:	220f      	movs	r2, #15
 8000a7e:	4641      	mov	r1, r8
 8000a80:	400a      	ands	r2, r1
 8000a82:	2a04      	cmp	r2, #4
 8000a84:	d002      	beq.n	8000a8c <__aeabi_fdiv+0x158>
 8000a86:	2204      	movs	r2, #4
 8000a88:	4694      	mov	ip, r2
 8000a8a:	44e0      	add	r8, ip
 8000a8c:	4642      	mov	r2, r8
 8000a8e:	0112      	lsls	r2, r2, #4
 8000a90:	d505      	bpl.n	8000a9e <__aeabi_fdiv+0x16a>
 8000a92:	4642      	mov	r2, r8
 8000a94:	4b36      	ldr	r3, [pc, #216]	@ (8000b70 <__aeabi_fdiv+0x23c>)
 8000a96:	401a      	ands	r2, r3
 8000a98:	003b      	movs	r3, r7
 8000a9a:	4690      	mov	r8, r2
 8000a9c:	3380      	adds	r3, #128	@ 0x80
 8000a9e:	2bfe      	cmp	r3, #254	@ 0xfe
 8000aa0:	dcc8      	bgt.n	8000a34 <__aeabi_fdiv+0x100>
 8000aa2:	4642      	mov	r2, r8
 8000aa4:	0192      	lsls	r2, r2, #6
 8000aa6:	0a52      	lsrs	r2, r2, #9
 8000aa8:	b2d8      	uxtb	r0, r3
 8000aaa:	e7c5      	b.n	8000a38 <__aeabi_fdiv+0x104>
 8000aac:	2280      	movs	r2, #128	@ 0x80
 8000aae:	2500      	movs	r5, #0
 8000ab0:	20ff      	movs	r0, #255	@ 0xff
 8000ab2:	03d2      	lsls	r2, r2, #15
 8000ab4:	e7c0      	b.n	8000a38 <__aeabi_fdiv+0x104>
 8000ab6:	2280      	movs	r2, #128	@ 0x80
 8000ab8:	03d2      	lsls	r2, r2, #15
 8000aba:	4214      	tst	r4, r2
 8000abc:	d002      	beq.n	8000ac4 <__aeabi_fdiv+0x190>
 8000abe:	4643      	mov	r3, r8
 8000ac0:	4213      	tst	r3, r2
 8000ac2:	d049      	beq.n	8000b58 <__aeabi_fdiv+0x224>
 8000ac4:	2280      	movs	r2, #128	@ 0x80
 8000ac6:	03d2      	lsls	r2, r2, #15
 8000ac8:	4322      	orrs	r2, r4
 8000aca:	0252      	lsls	r2, r2, #9
 8000acc:	20ff      	movs	r0, #255	@ 0xff
 8000ace:	0a52      	lsrs	r2, r2, #9
 8000ad0:	e7b2      	b.n	8000a38 <__aeabi_fdiv+0x104>
 8000ad2:	2201      	movs	r2, #1
 8000ad4:	1ad3      	subs	r3, r2, r3
 8000ad6:	2b1b      	cmp	r3, #27
 8000ad8:	dcc3      	bgt.n	8000a62 <__aeabi_fdiv+0x12e>
 8000ada:	4642      	mov	r2, r8
 8000adc:	40da      	lsrs	r2, r3
 8000ade:	4643      	mov	r3, r8
 8000ae0:	379e      	adds	r7, #158	@ 0x9e
 8000ae2:	40bb      	lsls	r3, r7
 8000ae4:	1e59      	subs	r1, r3, #1
 8000ae6:	418b      	sbcs	r3, r1
 8000ae8:	431a      	orrs	r2, r3
 8000aea:	0753      	lsls	r3, r2, #29
 8000aec:	d004      	beq.n	8000af8 <__aeabi_fdiv+0x1c4>
 8000aee:	230f      	movs	r3, #15
 8000af0:	4013      	ands	r3, r2
 8000af2:	2b04      	cmp	r3, #4
 8000af4:	d000      	beq.n	8000af8 <__aeabi_fdiv+0x1c4>
 8000af6:	3204      	adds	r2, #4
 8000af8:	0153      	lsls	r3, r2, #5
 8000afa:	d529      	bpl.n	8000b50 <__aeabi_fdiv+0x21c>
 8000afc:	2001      	movs	r0, #1
 8000afe:	2200      	movs	r2, #0
 8000b00:	e79a      	b.n	8000a38 <__aeabi_fdiv+0x104>
 8000b02:	4642      	mov	r2, r8
 8000b04:	0163      	lsls	r3, r4, #5
 8000b06:	0155      	lsls	r5, r2, #5
 8000b08:	42ab      	cmp	r3, r5
 8000b0a:	d215      	bcs.n	8000b38 <__aeabi_fdiv+0x204>
 8000b0c:	201b      	movs	r0, #27
 8000b0e:	2200      	movs	r2, #0
 8000b10:	3f01      	subs	r7, #1
 8000b12:	2601      	movs	r6, #1
 8000b14:	001c      	movs	r4, r3
 8000b16:	0052      	lsls	r2, r2, #1
 8000b18:	005b      	lsls	r3, r3, #1
 8000b1a:	2c00      	cmp	r4, #0
 8000b1c:	db01      	blt.n	8000b22 <__aeabi_fdiv+0x1ee>
 8000b1e:	429d      	cmp	r5, r3
 8000b20:	d801      	bhi.n	8000b26 <__aeabi_fdiv+0x1f2>
 8000b22:	1b5b      	subs	r3, r3, r5
 8000b24:	4332      	orrs	r2, r6
 8000b26:	3801      	subs	r0, #1
 8000b28:	2800      	cmp	r0, #0
 8000b2a:	d1f3      	bne.n	8000b14 <__aeabi_fdiv+0x1e0>
 8000b2c:	1e58      	subs	r0, r3, #1
 8000b2e:	4183      	sbcs	r3, r0
 8000b30:	4313      	orrs	r3, r2
 8000b32:	4698      	mov	r8, r3
 8000b34:	000d      	movs	r5, r1
 8000b36:	e79a      	b.n	8000a6e <__aeabi_fdiv+0x13a>
 8000b38:	201a      	movs	r0, #26
 8000b3a:	2201      	movs	r2, #1
 8000b3c:	1b5b      	subs	r3, r3, r5
 8000b3e:	e7e8      	b.n	8000b12 <__aeabi_fdiv+0x1de>
 8000b40:	3b02      	subs	r3, #2
 8000b42:	425a      	negs	r2, r3
 8000b44:	4153      	adcs	r3, r2
 8000b46:	425b      	negs	r3, r3
 8000b48:	0035      	movs	r5, r6
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	b2d8      	uxtb	r0, r3
 8000b4e:	e773      	b.n	8000a38 <__aeabi_fdiv+0x104>
 8000b50:	0192      	lsls	r2, r2, #6
 8000b52:	2000      	movs	r0, #0
 8000b54:	0a52      	lsrs	r2, r2, #9
 8000b56:	e76f      	b.n	8000a38 <__aeabi_fdiv+0x104>
 8000b58:	431a      	orrs	r2, r3
 8000b5a:	0252      	lsls	r2, r2, #9
 8000b5c:	0035      	movs	r5, r6
 8000b5e:	20ff      	movs	r0, #255	@ 0xff
 8000b60:	0a52      	lsrs	r2, r2, #9
 8000b62:	e769      	b.n	8000a38 <__aeabi_fdiv+0x104>
 8000b64:	4644      	mov	r4, r8
 8000b66:	e7ad      	b.n	8000ac4 <__aeabi_fdiv+0x190>
 8000b68:	08009590 	.word	0x08009590
 8000b6c:	080095d0 	.word	0x080095d0
 8000b70:	f7ffffff 	.word	0xf7ffffff

08000b74 <__aeabi_fmul>:
 8000b74:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000b76:	464f      	mov	r7, r9
 8000b78:	4646      	mov	r6, r8
 8000b7a:	46d6      	mov	lr, sl
 8000b7c:	0243      	lsls	r3, r0, #9
 8000b7e:	0a5b      	lsrs	r3, r3, #9
 8000b80:	0045      	lsls	r5, r0, #1
 8000b82:	b5c0      	push	{r6, r7, lr}
 8000b84:	4699      	mov	r9, r3
 8000b86:	1c0f      	adds	r7, r1, #0
 8000b88:	0e2d      	lsrs	r5, r5, #24
 8000b8a:	0fc6      	lsrs	r6, r0, #31
 8000b8c:	2d00      	cmp	r5, #0
 8000b8e:	d100      	bne.n	8000b92 <__aeabi_fmul+0x1e>
 8000b90:	e088      	b.n	8000ca4 <__aeabi_fmul+0x130>
 8000b92:	2dff      	cmp	r5, #255	@ 0xff
 8000b94:	d100      	bne.n	8000b98 <__aeabi_fmul+0x24>
 8000b96:	e08d      	b.n	8000cb4 <__aeabi_fmul+0x140>
 8000b98:	2280      	movs	r2, #128	@ 0x80
 8000b9a:	00db      	lsls	r3, r3, #3
 8000b9c:	04d2      	lsls	r2, r2, #19
 8000b9e:	431a      	orrs	r2, r3
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	4691      	mov	r9, r2
 8000ba4:	4698      	mov	r8, r3
 8000ba6:	469a      	mov	sl, r3
 8000ba8:	3d7f      	subs	r5, #127	@ 0x7f
 8000baa:	027c      	lsls	r4, r7, #9
 8000bac:	007b      	lsls	r3, r7, #1
 8000bae:	0a64      	lsrs	r4, r4, #9
 8000bb0:	0e1b      	lsrs	r3, r3, #24
 8000bb2:	0fff      	lsrs	r7, r7, #31
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	d068      	beq.n	8000c8a <__aeabi_fmul+0x116>
 8000bb8:	2bff      	cmp	r3, #255	@ 0xff
 8000bba:	d021      	beq.n	8000c00 <__aeabi_fmul+0x8c>
 8000bbc:	2280      	movs	r2, #128	@ 0x80
 8000bbe:	00e4      	lsls	r4, r4, #3
 8000bc0:	04d2      	lsls	r2, r2, #19
 8000bc2:	4314      	orrs	r4, r2
 8000bc4:	4642      	mov	r2, r8
 8000bc6:	3b7f      	subs	r3, #127	@ 0x7f
 8000bc8:	195b      	adds	r3, r3, r5
 8000bca:	2100      	movs	r1, #0
 8000bcc:	1c5d      	adds	r5, r3, #1
 8000bce:	2a0a      	cmp	r2, #10
 8000bd0:	dc2e      	bgt.n	8000c30 <__aeabi_fmul+0xbc>
 8000bd2:	407e      	eors	r6, r7
 8000bd4:	4642      	mov	r2, r8
 8000bd6:	2a02      	cmp	r2, #2
 8000bd8:	dc23      	bgt.n	8000c22 <__aeabi_fmul+0xae>
 8000bda:	3a01      	subs	r2, #1
 8000bdc:	2a01      	cmp	r2, #1
 8000bde:	d900      	bls.n	8000be2 <__aeabi_fmul+0x6e>
 8000be0:	e0bd      	b.n	8000d5e <__aeabi_fmul+0x1ea>
 8000be2:	2902      	cmp	r1, #2
 8000be4:	d06e      	beq.n	8000cc4 <__aeabi_fmul+0x150>
 8000be6:	2901      	cmp	r1, #1
 8000be8:	d12c      	bne.n	8000c44 <__aeabi_fmul+0xd0>
 8000bea:	2000      	movs	r0, #0
 8000bec:	2200      	movs	r2, #0
 8000bee:	05c0      	lsls	r0, r0, #23
 8000bf0:	07f6      	lsls	r6, r6, #31
 8000bf2:	4310      	orrs	r0, r2
 8000bf4:	4330      	orrs	r0, r6
 8000bf6:	bce0      	pop	{r5, r6, r7}
 8000bf8:	46ba      	mov	sl, r7
 8000bfa:	46b1      	mov	r9, r6
 8000bfc:	46a8      	mov	r8, r5
 8000bfe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000c00:	002b      	movs	r3, r5
 8000c02:	33ff      	adds	r3, #255	@ 0xff
 8000c04:	2c00      	cmp	r4, #0
 8000c06:	d065      	beq.n	8000cd4 <__aeabi_fmul+0x160>
 8000c08:	2203      	movs	r2, #3
 8000c0a:	4641      	mov	r1, r8
 8000c0c:	4311      	orrs	r1, r2
 8000c0e:	0032      	movs	r2, r6
 8000c10:	3501      	adds	r5, #1
 8000c12:	4688      	mov	r8, r1
 8000c14:	407a      	eors	r2, r7
 8000c16:	35ff      	adds	r5, #255	@ 0xff
 8000c18:	290a      	cmp	r1, #10
 8000c1a:	dd00      	ble.n	8000c1e <__aeabi_fmul+0xaa>
 8000c1c:	e0d8      	b.n	8000dd0 <__aeabi_fmul+0x25c>
 8000c1e:	0016      	movs	r6, r2
 8000c20:	2103      	movs	r1, #3
 8000c22:	4640      	mov	r0, r8
 8000c24:	2201      	movs	r2, #1
 8000c26:	4082      	lsls	r2, r0
 8000c28:	20a6      	movs	r0, #166	@ 0xa6
 8000c2a:	00c0      	lsls	r0, r0, #3
 8000c2c:	4202      	tst	r2, r0
 8000c2e:	d020      	beq.n	8000c72 <__aeabi_fmul+0xfe>
 8000c30:	4653      	mov	r3, sl
 8000c32:	2b02      	cmp	r3, #2
 8000c34:	d046      	beq.n	8000cc4 <__aeabi_fmul+0x150>
 8000c36:	2b03      	cmp	r3, #3
 8000c38:	d100      	bne.n	8000c3c <__aeabi_fmul+0xc8>
 8000c3a:	e0bb      	b.n	8000db4 <__aeabi_fmul+0x240>
 8000c3c:	4651      	mov	r1, sl
 8000c3e:	464c      	mov	r4, r9
 8000c40:	2901      	cmp	r1, #1
 8000c42:	d0d2      	beq.n	8000bea <__aeabi_fmul+0x76>
 8000c44:	002b      	movs	r3, r5
 8000c46:	337f      	adds	r3, #127	@ 0x7f
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	dd70      	ble.n	8000d2e <__aeabi_fmul+0x1ba>
 8000c4c:	0762      	lsls	r2, r4, #29
 8000c4e:	d004      	beq.n	8000c5a <__aeabi_fmul+0xe6>
 8000c50:	220f      	movs	r2, #15
 8000c52:	4022      	ands	r2, r4
 8000c54:	2a04      	cmp	r2, #4
 8000c56:	d000      	beq.n	8000c5a <__aeabi_fmul+0xe6>
 8000c58:	3404      	adds	r4, #4
 8000c5a:	0122      	lsls	r2, r4, #4
 8000c5c:	d503      	bpl.n	8000c66 <__aeabi_fmul+0xf2>
 8000c5e:	4b63      	ldr	r3, [pc, #396]	@ (8000dec <__aeabi_fmul+0x278>)
 8000c60:	401c      	ands	r4, r3
 8000c62:	002b      	movs	r3, r5
 8000c64:	3380      	adds	r3, #128	@ 0x80
 8000c66:	2bfe      	cmp	r3, #254	@ 0xfe
 8000c68:	dc2c      	bgt.n	8000cc4 <__aeabi_fmul+0x150>
 8000c6a:	01a2      	lsls	r2, r4, #6
 8000c6c:	0a52      	lsrs	r2, r2, #9
 8000c6e:	b2d8      	uxtb	r0, r3
 8000c70:	e7bd      	b.n	8000bee <__aeabi_fmul+0x7a>
 8000c72:	2090      	movs	r0, #144	@ 0x90
 8000c74:	0080      	lsls	r0, r0, #2
 8000c76:	4202      	tst	r2, r0
 8000c78:	d127      	bne.n	8000cca <__aeabi_fmul+0x156>
 8000c7a:	38b9      	subs	r0, #185	@ 0xb9
 8000c7c:	38ff      	subs	r0, #255	@ 0xff
 8000c7e:	4210      	tst	r0, r2
 8000c80:	d06d      	beq.n	8000d5e <__aeabi_fmul+0x1ea>
 8000c82:	003e      	movs	r6, r7
 8000c84:	46a1      	mov	r9, r4
 8000c86:	468a      	mov	sl, r1
 8000c88:	e7d2      	b.n	8000c30 <__aeabi_fmul+0xbc>
 8000c8a:	2c00      	cmp	r4, #0
 8000c8c:	d141      	bne.n	8000d12 <__aeabi_fmul+0x19e>
 8000c8e:	2301      	movs	r3, #1
 8000c90:	4642      	mov	r2, r8
 8000c92:	431a      	orrs	r2, r3
 8000c94:	4690      	mov	r8, r2
 8000c96:	002b      	movs	r3, r5
 8000c98:	4642      	mov	r2, r8
 8000c9a:	2101      	movs	r1, #1
 8000c9c:	1c5d      	adds	r5, r3, #1
 8000c9e:	2a0a      	cmp	r2, #10
 8000ca0:	dd97      	ble.n	8000bd2 <__aeabi_fmul+0x5e>
 8000ca2:	e7c5      	b.n	8000c30 <__aeabi_fmul+0xbc>
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	d126      	bne.n	8000cf6 <__aeabi_fmul+0x182>
 8000ca8:	2304      	movs	r3, #4
 8000caa:	4698      	mov	r8, r3
 8000cac:	3b03      	subs	r3, #3
 8000cae:	2500      	movs	r5, #0
 8000cb0:	469a      	mov	sl, r3
 8000cb2:	e77a      	b.n	8000baa <__aeabi_fmul+0x36>
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d118      	bne.n	8000cea <__aeabi_fmul+0x176>
 8000cb8:	2308      	movs	r3, #8
 8000cba:	4698      	mov	r8, r3
 8000cbc:	3b06      	subs	r3, #6
 8000cbe:	25ff      	movs	r5, #255	@ 0xff
 8000cc0:	469a      	mov	sl, r3
 8000cc2:	e772      	b.n	8000baa <__aeabi_fmul+0x36>
 8000cc4:	20ff      	movs	r0, #255	@ 0xff
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	e791      	b.n	8000bee <__aeabi_fmul+0x7a>
 8000cca:	2280      	movs	r2, #128	@ 0x80
 8000ccc:	2600      	movs	r6, #0
 8000cce:	20ff      	movs	r0, #255	@ 0xff
 8000cd0:	03d2      	lsls	r2, r2, #15
 8000cd2:	e78c      	b.n	8000bee <__aeabi_fmul+0x7a>
 8000cd4:	4641      	mov	r1, r8
 8000cd6:	2202      	movs	r2, #2
 8000cd8:	3501      	adds	r5, #1
 8000cda:	4311      	orrs	r1, r2
 8000cdc:	4688      	mov	r8, r1
 8000cde:	35ff      	adds	r5, #255	@ 0xff
 8000ce0:	290a      	cmp	r1, #10
 8000ce2:	dca5      	bgt.n	8000c30 <__aeabi_fmul+0xbc>
 8000ce4:	2102      	movs	r1, #2
 8000ce6:	407e      	eors	r6, r7
 8000ce8:	e774      	b.n	8000bd4 <__aeabi_fmul+0x60>
 8000cea:	230c      	movs	r3, #12
 8000cec:	4698      	mov	r8, r3
 8000cee:	3b09      	subs	r3, #9
 8000cf0:	25ff      	movs	r5, #255	@ 0xff
 8000cf2:	469a      	mov	sl, r3
 8000cf4:	e759      	b.n	8000baa <__aeabi_fmul+0x36>
 8000cf6:	0018      	movs	r0, r3
 8000cf8:	f000 fb48 	bl	800138c <__clzsi2>
 8000cfc:	464a      	mov	r2, r9
 8000cfe:	1f43      	subs	r3, r0, #5
 8000d00:	2576      	movs	r5, #118	@ 0x76
 8000d02:	409a      	lsls	r2, r3
 8000d04:	2300      	movs	r3, #0
 8000d06:	426d      	negs	r5, r5
 8000d08:	4691      	mov	r9, r2
 8000d0a:	4698      	mov	r8, r3
 8000d0c:	469a      	mov	sl, r3
 8000d0e:	1a2d      	subs	r5, r5, r0
 8000d10:	e74b      	b.n	8000baa <__aeabi_fmul+0x36>
 8000d12:	0020      	movs	r0, r4
 8000d14:	f000 fb3a 	bl	800138c <__clzsi2>
 8000d18:	4642      	mov	r2, r8
 8000d1a:	1f43      	subs	r3, r0, #5
 8000d1c:	409c      	lsls	r4, r3
 8000d1e:	1a2b      	subs	r3, r5, r0
 8000d20:	3b76      	subs	r3, #118	@ 0x76
 8000d22:	2100      	movs	r1, #0
 8000d24:	1c5d      	adds	r5, r3, #1
 8000d26:	2a0a      	cmp	r2, #10
 8000d28:	dc00      	bgt.n	8000d2c <__aeabi_fmul+0x1b8>
 8000d2a:	e752      	b.n	8000bd2 <__aeabi_fmul+0x5e>
 8000d2c:	e780      	b.n	8000c30 <__aeabi_fmul+0xbc>
 8000d2e:	2201      	movs	r2, #1
 8000d30:	1ad3      	subs	r3, r2, r3
 8000d32:	2b1b      	cmp	r3, #27
 8000d34:	dd00      	ble.n	8000d38 <__aeabi_fmul+0x1c4>
 8000d36:	e758      	b.n	8000bea <__aeabi_fmul+0x76>
 8000d38:	359e      	adds	r5, #158	@ 0x9e
 8000d3a:	0022      	movs	r2, r4
 8000d3c:	40ac      	lsls	r4, r5
 8000d3e:	40da      	lsrs	r2, r3
 8000d40:	1e63      	subs	r3, r4, #1
 8000d42:	419c      	sbcs	r4, r3
 8000d44:	4322      	orrs	r2, r4
 8000d46:	0753      	lsls	r3, r2, #29
 8000d48:	d004      	beq.n	8000d54 <__aeabi_fmul+0x1e0>
 8000d4a:	230f      	movs	r3, #15
 8000d4c:	4013      	ands	r3, r2
 8000d4e:	2b04      	cmp	r3, #4
 8000d50:	d000      	beq.n	8000d54 <__aeabi_fmul+0x1e0>
 8000d52:	3204      	adds	r2, #4
 8000d54:	0153      	lsls	r3, r2, #5
 8000d56:	d537      	bpl.n	8000dc8 <__aeabi_fmul+0x254>
 8000d58:	2001      	movs	r0, #1
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	e747      	b.n	8000bee <__aeabi_fmul+0x7a>
 8000d5e:	0c21      	lsrs	r1, r4, #16
 8000d60:	464a      	mov	r2, r9
 8000d62:	0424      	lsls	r4, r4, #16
 8000d64:	0c24      	lsrs	r4, r4, #16
 8000d66:	0027      	movs	r7, r4
 8000d68:	0c10      	lsrs	r0, r2, #16
 8000d6a:	0412      	lsls	r2, r2, #16
 8000d6c:	0c12      	lsrs	r2, r2, #16
 8000d6e:	4344      	muls	r4, r0
 8000d70:	4357      	muls	r7, r2
 8000d72:	4348      	muls	r0, r1
 8000d74:	4351      	muls	r1, r2
 8000d76:	0c3a      	lsrs	r2, r7, #16
 8000d78:	1909      	adds	r1, r1, r4
 8000d7a:	1852      	adds	r2, r2, r1
 8000d7c:	4294      	cmp	r4, r2
 8000d7e:	d903      	bls.n	8000d88 <__aeabi_fmul+0x214>
 8000d80:	2180      	movs	r1, #128	@ 0x80
 8000d82:	0249      	lsls	r1, r1, #9
 8000d84:	468c      	mov	ip, r1
 8000d86:	4460      	add	r0, ip
 8000d88:	043f      	lsls	r7, r7, #16
 8000d8a:	0411      	lsls	r1, r2, #16
 8000d8c:	0c3f      	lsrs	r7, r7, #16
 8000d8e:	19c9      	adds	r1, r1, r7
 8000d90:	018c      	lsls	r4, r1, #6
 8000d92:	1e67      	subs	r7, r4, #1
 8000d94:	41bc      	sbcs	r4, r7
 8000d96:	0c12      	lsrs	r2, r2, #16
 8000d98:	0e89      	lsrs	r1, r1, #26
 8000d9a:	1812      	adds	r2, r2, r0
 8000d9c:	430c      	orrs	r4, r1
 8000d9e:	0192      	lsls	r2, r2, #6
 8000da0:	4314      	orrs	r4, r2
 8000da2:	0112      	lsls	r2, r2, #4
 8000da4:	d50e      	bpl.n	8000dc4 <__aeabi_fmul+0x250>
 8000da6:	2301      	movs	r3, #1
 8000da8:	0862      	lsrs	r2, r4, #1
 8000daa:	401c      	ands	r4, r3
 8000dac:	4314      	orrs	r4, r2
 8000dae:	e749      	b.n	8000c44 <__aeabi_fmul+0xd0>
 8000db0:	003e      	movs	r6, r7
 8000db2:	46a1      	mov	r9, r4
 8000db4:	2280      	movs	r2, #128	@ 0x80
 8000db6:	464b      	mov	r3, r9
 8000db8:	03d2      	lsls	r2, r2, #15
 8000dba:	431a      	orrs	r2, r3
 8000dbc:	0252      	lsls	r2, r2, #9
 8000dbe:	20ff      	movs	r0, #255	@ 0xff
 8000dc0:	0a52      	lsrs	r2, r2, #9
 8000dc2:	e714      	b.n	8000bee <__aeabi_fmul+0x7a>
 8000dc4:	001d      	movs	r5, r3
 8000dc6:	e73d      	b.n	8000c44 <__aeabi_fmul+0xd0>
 8000dc8:	0192      	lsls	r2, r2, #6
 8000dca:	2000      	movs	r0, #0
 8000dcc:	0a52      	lsrs	r2, r2, #9
 8000dce:	e70e      	b.n	8000bee <__aeabi_fmul+0x7a>
 8000dd0:	290f      	cmp	r1, #15
 8000dd2:	d1ed      	bne.n	8000db0 <__aeabi_fmul+0x23c>
 8000dd4:	2280      	movs	r2, #128	@ 0x80
 8000dd6:	464b      	mov	r3, r9
 8000dd8:	03d2      	lsls	r2, r2, #15
 8000dda:	4213      	tst	r3, r2
 8000ddc:	d0ea      	beq.n	8000db4 <__aeabi_fmul+0x240>
 8000dde:	4214      	tst	r4, r2
 8000de0:	d1e8      	bne.n	8000db4 <__aeabi_fmul+0x240>
 8000de2:	003e      	movs	r6, r7
 8000de4:	20ff      	movs	r0, #255	@ 0xff
 8000de6:	4322      	orrs	r2, r4
 8000de8:	e701      	b.n	8000bee <__aeabi_fmul+0x7a>
 8000dea:	46c0      	nop			@ (mov r8, r8)
 8000dec:	f7ffffff 	.word	0xf7ffffff

08000df0 <__aeabi_fsub>:
 8000df0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000df2:	4647      	mov	r7, r8
 8000df4:	46ce      	mov	lr, r9
 8000df6:	024e      	lsls	r6, r1, #9
 8000df8:	0243      	lsls	r3, r0, #9
 8000dfa:	0045      	lsls	r5, r0, #1
 8000dfc:	0a72      	lsrs	r2, r6, #9
 8000dfe:	0fc4      	lsrs	r4, r0, #31
 8000e00:	0048      	lsls	r0, r1, #1
 8000e02:	b580      	push	{r7, lr}
 8000e04:	4694      	mov	ip, r2
 8000e06:	0a5f      	lsrs	r7, r3, #9
 8000e08:	0e2d      	lsrs	r5, r5, #24
 8000e0a:	099b      	lsrs	r3, r3, #6
 8000e0c:	0e00      	lsrs	r0, r0, #24
 8000e0e:	0fc9      	lsrs	r1, r1, #31
 8000e10:	09b6      	lsrs	r6, r6, #6
 8000e12:	28ff      	cmp	r0, #255	@ 0xff
 8000e14:	d024      	beq.n	8000e60 <__aeabi_fsub+0x70>
 8000e16:	2201      	movs	r2, #1
 8000e18:	4051      	eors	r1, r2
 8000e1a:	1a2a      	subs	r2, r5, r0
 8000e1c:	428c      	cmp	r4, r1
 8000e1e:	d00f      	beq.n	8000e40 <__aeabi_fsub+0x50>
 8000e20:	2a00      	cmp	r2, #0
 8000e22:	dc00      	bgt.n	8000e26 <__aeabi_fsub+0x36>
 8000e24:	e16a      	b.n	80010fc <__aeabi_fsub+0x30c>
 8000e26:	2800      	cmp	r0, #0
 8000e28:	d135      	bne.n	8000e96 <__aeabi_fsub+0xa6>
 8000e2a:	2e00      	cmp	r6, #0
 8000e2c:	d100      	bne.n	8000e30 <__aeabi_fsub+0x40>
 8000e2e:	e0a2      	b.n	8000f76 <__aeabi_fsub+0x186>
 8000e30:	1e51      	subs	r1, r2, #1
 8000e32:	2a01      	cmp	r2, #1
 8000e34:	d100      	bne.n	8000e38 <__aeabi_fsub+0x48>
 8000e36:	e124      	b.n	8001082 <__aeabi_fsub+0x292>
 8000e38:	2aff      	cmp	r2, #255	@ 0xff
 8000e3a:	d021      	beq.n	8000e80 <__aeabi_fsub+0x90>
 8000e3c:	000a      	movs	r2, r1
 8000e3e:	e02f      	b.n	8000ea0 <__aeabi_fsub+0xb0>
 8000e40:	2a00      	cmp	r2, #0
 8000e42:	dc00      	bgt.n	8000e46 <__aeabi_fsub+0x56>
 8000e44:	e167      	b.n	8001116 <__aeabi_fsub+0x326>
 8000e46:	2800      	cmp	r0, #0
 8000e48:	d05e      	beq.n	8000f08 <__aeabi_fsub+0x118>
 8000e4a:	2dff      	cmp	r5, #255	@ 0xff
 8000e4c:	d018      	beq.n	8000e80 <__aeabi_fsub+0x90>
 8000e4e:	2180      	movs	r1, #128	@ 0x80
 8000e50:	04c9      	lsls	r1, r1, #19
 8000e52:	430e      	orrs	r6, r1
 8000e54:	2a1b      	cmp	r2, #27
 8000e56:	dc00      	bgt.n	8000e5a <__aeabi_fsub+0x6a>
 8000e58:	e076      	b.n	8000f48 <__aeabi_fsub+0x158>
 8000e5a:	002a      	movs	r2, r5
 8000e5c:	3301      	adds	r3, #1
 8000e5e:	e032      	b.n	8000ec6 <__aeabi_fsub+0xd6>
 8000e60:	002a      	movs	r2, r5
 8000e62:	3aff      	subs	r2, #255	@ 0xff
 8000e64:	4691      	mov	r9, r2
 8000e66:	2e00      	cmp	r6, #0
 8000e68:	d042      	beq.n	8000ef0 <__aeabi_fsub+0x100>
 8000e6a:	428c      	cmp	r4, r1
 8000e6c:	d055      	beq.n	8000f1a <__aeabi_fsub+0x12a>
 8000e6e:	464a      	mov	r2, r9
 8000e70:	2a00      	cmp	r2, #0
 8000e72:	d100      	bne.n	8000e76 <__aeabi_fsub+0x86>
 8000e74:	e09c      	b.n	8000fb0 <__aeabi_fsub+0x1c0>
 8000e76:	2d00      	cmp	r5, #0
 8000e78:	d100      	bne.n	8000e7c <__aeabi_fsub+0x8c>
 8000e7a:	e077      	b.n	8000f6c <__aeabi_fsub+0x17c>
 8000e7c:	000c      	movs	r4, r1
 8000e7e:	0033      	movs	r3, r6
 8000e80:	08db      	lsrs	r3, r3, #3
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	d100      	bne.n	8000e88 <__aeabi_fsub+0x98>
 8000e86:	e06e      	b.n	8000f66 <__aeabi_fsub+0x176>
 8000e88:	2280      	movs	r2, #128	@ 0x80
 8000e8a:	03d2      	lsls	r2, r2, #15
 8000e8c:	4313      	orrs	r3, r2
 8000e8e:	025b      	lsls	r3, r3, #9
 8000e90:	20ff      	movs	r0, #255	@ 0xff
 8000e92:	0a5b      	lsrs	r3, r3, #9
 8000e94:	e024      	b.n	8000ee0 <__aeabi_fsub+0xf0>
 8000e96:	2dff      	cmp	r5, #255	@ 0xff
 8000e98:	d0f2      	beq.n	8000e80 <__aeabi_fsub+0x90>
 8000e9a:	2180      	movs	r1, #128	@ 0x80
 8000e9c:	04c9      	lsls	r1, r1, #19
 8000e9e:	430e      	orrs	r6, r1
 8000ea0:	2101      	movs	r1, #1
 8000ea2:	2a1b      	cmp	r2, #27
 8000ea4:	dc08      	bgt.n	8000eb8 <__aeabi_fsub+0xc8>
 8000ea6:	0031      	movs	r1, r6
 8000ea8:	2020      	movs	r0, #32
 8000eaa:	40d1      	lsrs	r1, r2
 8000eac:	1a82      	subs	r2, r0, r2
 8000eae:	4096      	lsls	r6, r2
 8000eb0:	0032      	movs	r2, r6
 8000eb2:	1e50      	subs	r0, r2, #1
 8000eb4:	4182      	sbcs	r2, r0
 8000eb6:	4311      	orrs	r1, r2
 8000eb8:	1a5b      	subs	r3, r3, r1
 8000eba:	015a      	lsls	r2, r3, #5
 8000ebc:	d460      	bmi.n	8000f80 <__aeabi_fsub+0x190>
 8000ebe:	2107      	movs	r1, #7
 8000ec0:	002a      	movs	r2, r5
 8000ec2:	4019      	ands	r1, r3
 8000ec4:	d057      	beq.n	8000f76 <__aeabi_fsub+0x186>
 8000ec6:	210f      	movs	r1, #15
 8000ec8:	4019      	ands	r1, r3
 8000eca:	2904      	cmp	r1, #4
 8000ecc:	d000      	beq.n	8000ed0 <__aeabi_fsub+0xe0>
 8000ece:	3304      	adds	r3, #4
 8000ed0:	0159      	lsls	r1, r3, #5
 8000ed2:	d550      	bpl.n	8000f76 <__aeabi_fsub+0x186>
 8000ed4:	1c50      	adds	r0, r2, #1
 8000ed6:	2afe      	cmp	r2, #254	@ 0xfe
 8000ed8:	d045      	beq.n	8000f66 <__aeabi_fsub+0x176>
 8000eda:	019b      	lsls	r3, r3, #6
 8000edc:	b2c0      	uxtb	r0, r0
 8000ede:	0a5b      	lsrs	r3, r3, #9
 8000ee0:	05c0      	lsls	r0, r0, #23
 8000ee2:	4318      	orrs	r0, r3
 8000ee4:	07e4      	lsls	r4, r4, #31
 8000ee6:	4320      	orrs	r0, r4
 8000ee8:	bcc0      	pop	{r6, r7}
 8000eea:	46b9      	mov	r9, r7
 8000eec:	46b0      	mov	r8, r6
 8000eee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000ef0:	2201      	movs	r2, #1
 8000ef2:	4051      	eors	r1, r2
 8000ef4:	428c      	cmp	r4, r1
 8000ef6:	d1ba      	bne.n	8000e6e <__aeabi_fsub+0x7e>
 8000ef8:	464a      	mov	r2, r9
 8000efa:	2a00      	cmp	r2, #0
 8000efc:	d010      	beq.n	8000f20 <__aeabi_fsub+0x130>
 8000efe:	2d00      	cmp	r5, #0
 8000f00:	d100      	bne.n	8000f04 <__aeabi_fsub+0x114>
 8000f02:	e098      	b.n	8001036 <__aeabi_fsub+0x246>
 8000f04:	2300      	movs	r3, #0
 8000f06:	e7bb      	b.n	8000e80 <__aeabi_fsub+0x90>
 8000f08:	2e00      	cmp	r6, #0
 8000f0a:	d034      	beq.n	8000f76 <__aeabi_fsub+0x186>
 8000f0c:	1e51      	subs	r1, r2, #1
 8000f0e:	2a01      	cmp	r2, #1
 8000f10:	d06e      	beq.n	8000ff0 <__aeabi_fsub+0x200>
 8000f12:	2aff      	cmp	r2, #255	@ 0xff
 8000f14:	d0b4      	beq.n	8000e80 <__aeabi_fsub+0x90>
 8000f16:	000a      	movs	r2, r1
 8000f18:	e79c      	b.n	8000e54 <__aeabi_fsub+0x64>
 8000f1a:	2a00      	cmp	r2, #0
 8000f1c:	d000      	beq.n	8000f20 <__aeabi_fsub+0x130>
 8000f1e:	e088      	b.n	8001032 <__aeabi_fsub+0x242>
 8000f20:	20fe      	movs	r0, #254	@ 0xfe
 8000f22:	1c6a      	adds	r2, r5, #1
 8000f24:	4210      	tst	r0, r2
 8000f26:	d000      	beq.n	8000f2a <__aeabi_fsub+0x13a>
 8000f28:	e092      	b.n	8001050 <__aeabi_fsub+0x260>
 8000f2a:	2d00      	cmp	r5, #0
 8000f2c:	d000      	beq.n	8000f30 <__aeabi_fsub+0x140>
 8000f2e:	e0a4      	b.n	800107a <__aeabi_fsub+0x28a>
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d100      	bne.n	8000f36 <__aeabi_fsub+0x146>
 8000f34:	e0cb      	b.n	80010ce <__aeabi_fsub+0x2de>
 8000f36:	2e00      	cmp	r6, #0
 8000f38:	d000      	beq.n	8000f3c <__aeabi_fsub+0x14c>
 8000f3a:	e0ca      	b.n	80010d2 <__aeabi_fsub+0x2e2>
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	08db      	lsrs	r3, r3, #3
 8000f40:	025b      	lsls	r3, r3, #9
 8000f42:	0a5b      	lsrs	r3, r3, #9
 8000f44:	b2d0      	uxtb	r0, r2
 8000f46:	e7cb      	b.n	8000ee0 <__aeabi_fsub+0xf0>
 8000f48:	0031      	movs	r1, r6
 8000f4a:	2020      	movs	r0, #32
 8000f4c:	40d1      	lsrs	r1, r2
 8000f4e:	1a82      	subs	r2, r0, r2
 8000f50:	4096      	lsls	r6, r2
 8000f52:	0032      	movs	r2, r6
 8000f54:	1e50      	subs	r0, r2, #1
 8000f56:	4182      	sbcs	r2, r0
 8000f58:	430a      	orrs	r2, r1
 8000f5a:	189b      	adds	r3, r3, r2
 8000f5c:	015a      	lsls	r2, r3, #5
 8000f5e:	d5ae      	bpl.n	8000ebe <__aeabi_fsub+0xce>
 8000f60:	1c6a      	adds	r2, r5, #1
 8000f62:	2dfe      	cmp	r5, #254	@ 0xfe
 8000f64:	d14a      	bne.n	8000ffc <__aeabi_fsub+0x20c>
 8000f66:	20ff      	movs	r0, #255	@ 0xff
 8000f68:	2300      	movs	r3, #0
 8000f6a:	e7b9      	b.n	8000ee0 <__aeabi_fsub+0xf0>
 8000f6c:	22ff      	movs	r2, #255	@ 0xff
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d14b      	bne.n	800100a <__aeabi_fsub+0x21a>
 8000f72:	000c      	movs	r4, r1
 8000f74:	0033      	movs	r3, r6
 8000f76:	08db      	lsrs	r3, r3, #3
 8000f78:	2aff      	cmp	r2, #255	@ 0xff
 8000f7a:	d100      	bne.n	8000f7e <__aeabi_fsub+0x18e>
 8000f7c:	e781      	b.n	8000e82 <__aeabi_fsub+0x92>
 8000f7e:	e7df      	b.n	8000f40 <__aeabi_fsub+0x150>
 8000f80:	019f      	lsls	r7, r3, #6
 8000f82:	09bf      	lsrs	r7, r7, #6
 8000f84:	0038      	movs	r0, r7
 8000f86:	f000 fa01 	bl	800138c <__clzsi2>
 8000f8a:	3805      	subs	r0, #5
 8000f8c:	4087      	lsls	r7, r0
 8000f8e:	4285      	cmp	r5, r0
 8000f90:	dc21      	bgt.n	8000fd6 <__aeabi_fsub+0x1e6>
 8000f92:	003b      	movs	r3, r7
 8000f94:	2120      	movs	r1, #32
 8000f96:	1b42      	subs	r2, r0, r5
 8000f98:	3201      	adds	r2, #1
 8000f9a:	40d3      	lsrs	r3, r2
 8000f9c:	1a8a      	subs	r2, r1, r2
 8000f9e:	4097      	lsls	r7, r2
 8000fa0:	1e7a      	subs	r2, r7, #1
 8000fa2:	4197      	sbcs	r7, r2
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	433b      	orrs	r3, r7
 8000fa8:	0759      	lsls	r1, r3, #29
 8000faa:	d000      	beq.n	8000fae <__aeabi_fsub+0x1be>
 8000fac:	e78b      	b.n	8000ec6 <__aeabi_fsub+0xd6>
 8000fae:	e78f      	b.n	8000ed0 <__aeabi_fsub+0xe0>
 8000fb0:	20fe      	movs	r0, #254	@ 0xfe
 8000fb2:	1c6a      	adds	r2, r5, #1
 8000fb4:	4210      	tst	r0, r2
 8000fb6:	d112      	bne.n	8000fde <__aeabi_fsub+0x1ee>
 8000fb8:	2d00      	cmp	r5, #0
 8000fba:	d152      	bne.n	8001062 <__aeabi_fsub+0x272>
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d07c      	beq.n	80010ba <__aeabi_fsub+0x2ca>
 8000fc0:	2e00      	cmp	r6, #0
 8000fc2:	d0bb      	beq.n	8000f3c <__aeabi_fsub+0x14c>
 8000fc4:	1b9a      	subs	r2, r3, r6
 8000fc6:	0150      	lsls	r0, r2, #5
 8000fc8:	d400      	bmi.n	8000fcc <__aeabi_fsub+0x1dc>
 8000fca:	e08b      	b.n	80010e4 <__aeabi_fsub+0x2f4>
 8000fcc:	2401      	movs	r4, #1
 8000fce:	2200      	movs	r2, #0
 8000fd0:	1af3      	subs	r3, r6, r3
 8000fd2:	400c      	ands	r4, r1
 8000fd4:	e7e8      	b.n	8000fa8 <__aeabi_fsub+0x1b8>
 8000fd6:	4b56      	ldr	r3, [pc, #344]	@ (8001130 <__aeabi_fsub+0x340>)
 8000fd8:	1a2a      	subs	r2, r5, r0
 8000fda:	403b      	ands	r3, r7
 8000fdc:	e7e4      	b.n	8000fa8 <__aeabi_fsub+0x1b8>
 8000fde:	1b9f      	subs	r7, r3, r6
 8000fe0:	017a      	lsls	r2, r7, #5
 8000fe2:	d446      	bmi.n	8001072 <__aeabi_fsub+0x282>
 8000fe4:	2f00      	cmp	r7, #0
 8000fe6:	d1cd      	bne.n	8000f84 <__aeabi_fsub+0x194>
 8000fe8:	2400      	movs	r4, #0
 8000fea:	2000      	movs	r0, #0
 8000fec:	2300      	movs	r3, #0
 8000fee:	e777      	b.n	8000ee0 <__aeabi_fsub+0xf0>
 8000ff0:	199b      	adds	r3, r3, r6
 8000ff2:	2501      	movs	r5, #1
 8000ff4:	3201      	adds	r2, #1
 8000ff6:	0159      	lsls	r1, r3, #5
 8000ff8:	d400      	bmi.n	8000ffc <__aeabi_fsub+0x20c>
 8000ffa:	e760      	b.n	8000ebe <__aeabi_fsub+0xce>
 8000ffc:	2101      	movs	r1, #1
 8000ffe:	484d      	ldr	r0, [pc, #308]	@ (8001134 <__aeabi_fsub+0x344>)
 8001000:	4019      	ands	r1, r3
 8001002:	085b      	lsrs	r3, r3, #1
 8001004:	4003      	ands	r3, r0
 8001006:	430b      	orrs	r3, r1
 8001008:	e7ce      	b.n	8000fa8 <__aeabi_fsub+0x1b8>
 800100a:	1e57      	subs	r7, r2, #1
 800100c:	2a01      	cmp	r2, #1
 800100e:	d05a      	beq.n	80010c6 <__aeabi_fsub+0x2d6>
 8001010:	000c      	movs	r4, r1
 8001012:	2aff      	cmp	r2, #255	@ 0xff
 8001014:	d033      	beq.n	800107e <__aeabi_fsub+0x28e>
 8001016:	2201      	movs	r2, #1
 8001018:	2f1b      	cmp	r7, #27
 800101a:	dc07      	bgt.n	800102c <__aeabi_fsub+0x23c>
 800101c:	2120      	movs	r1, #32
 800101e:	1bc9      	subs	r1, r1, r7
 8001020:	001a      	movs	r2, r3
 8001022:	408b      	lsls	r3, r1
 8001024:	40fa      	lsrs	r2, r7
 8001026:	1e59      	subs	r1, r3, #1
 8001028:	418b      	sbcs	r3, r1
 800102a:	431a      	orrs	r2, r3
 800102c:	0005      	movs	r5, r0
 800102e:	1ab3      	subs	r3, r6, r2
 8001030:	e743      	b.n	8000eba <__aeabi_fsub+0xca>
 8001032:	2d00      	cmp	r5, #0
 8001034:	d123      	bne.n	800107e <__aeabi_fsub+0x28e>
 8001036:	22ff      	movs	r2, #255	@ 0xff
 8001038:	2b00      	cmp	r3, #0
 800103a:	d09b      	beq.n	8000f74 <__aeabi_fsub+0x184>
 800103c:	1e51      	subs	r1, r2, #1
 800103e:	2a01      	cmp	r2, #1
 8001040:	d0d6      	beq.n	8000ff0 <__aeabi_fsub+0x200>
 8001042:	2aff      	cmp	r2, #255	@ 0xff
 8001044:	d01b      	beq.n	800107e <__aeabi_fsub+0x28e>
 8001046:	291b      	cmp	r1, #27
 8001048:	dd2c      	ble.n	80010a4 <__aeabi_fsub+0x2b4>
 800104a:	0002      	movs	r2, r0
 800104c:	1c73      	adds	r3, r6, #1
 800104e:	e73a      	b.n	8000ec6 <__aeabi_fsub+0xd6>
 8001050:	2aff      	cmp	r2, #255	@ 0xff
 8001052:	d088      	beq.n	8000f66 <__aeabi_fsub+0x176>
 8001054:	199b      	adds	r3, r3, r6
 8001056:	085b      	lsrs	r3, r3, #1
 8001058:	0759      	lsls	r1, r3, #29
 800105a:	d000      	beq.n	800105e <__aeabi_fsub+0x26e>
 800105c:	e733      	b.n	8000ec6 <__aeabi_fsub+0xd6>
 800105e:	08db      	lsrs	r3, r3, #3
 8001060:	e76e      	b.n	8000f40 <__aeabi_fsub+0x150>
 8001062:	2b00      	cmp	r3, #0
 8001064:	d110      	bne.n	8001088 <__aeabi_fsub+0x298>
 8001066:	2e00      	cmp	r6, #0
 8001068:	d043      	beq.n	80010f2 <__aeabi_fsub+0x302>
 800106a:	2401      	movs	r4, #1
 800106c:	0033      	movs	r3, r6
 800106e:	400c      	ands	r4, r1
 8001070:	e706      	b.n	8000e80 <__aeabi_fsub+0x90>
 8001072:	2401      	movs	r4, #1
 8001074:	1af7      	subs	r7, r6, r3
 8001076:	400c      	ands	r4, r1
 8001078:	e784      	b.n	8000f84 <__aeabi_fsub+0x194>
 800107a:	2b00      	cmp	r3, #0
 800107c:	d104      	bne.n	8001088 <__aeabi_fsub+0x298>
 800107e:	0033      	movs	r3, r6
 8001080:	e6fe      	b.n	8000e80 <__aeabi_fsub+0x90>
 8001082:	2501      	movs	r5, #1
 8001084:	1b9b      	subs	r3, r3, r6
 8001086:	e718      	b.n	8000eba <__aeabi_fsub+0xca>
 8001088:	2e00      	cmp	r6, #0
 800108a:	d100      	bne.n	800108e <__aeabi_fsub+0x29e>
 800108c:	e6f8      	b.n	8000e80 <__aeabi_fsub+0x90>
 800108e:	2280      	movs	r2, #128	@ 0x80
 8001090:	03d2      	lsls	r2, r2, #15
 8001092:	4297      	cmp	r7, r2
 8001094:	d304      	bcc.n	80010a0 <__aeabi_fsub+0x2b0>
 8001096:	4594      	cmp	ip, r2
 8001098:	d202      	bcs.n	80010a0 <__aeabi_fsub+0x2b0>
 800109a:	2401      	movs	r4, #1
 800109c:	0033      	movs	r3, r6
 800109e:	400c      	ands	r4, r1
 80010a0:	08db      	lsrs	r3, r3, #3
 80010a2:	e6f1      	b.n	8000e88 <__aeabi_fsub+0x98>
 80010a4:	001a      	movs	r2, r3
 80010a6:	2520      	movs	r5, #32
 80010a8:	40ca      	lsrs	r2, r1
 80010aa:	1a69      	subs	r1, r5, r1
 80010ac:	408b      	lsls	r3, r1
 80010ae:	1e59      	subs	r1, r3, #1
 80010b0:	418b      	sbcs	r3, r1
 80010b2:	4313      	orrs	r3, r2
 80010b4:	0005      	movs	r5, r0
 80010b6:	199b      	adds	r3, r3, r6
 80010b8:	e750      	b.n	8000f5c <__aeabi_fsub+0x16c>
 80010ba:	2e00      	cmp	r6, #0
 80010bc:	d094      	beq.n	8000fe8 <__aeabi_fsub+0x1f8>
 80010be:	2401      	movs	r4, #1
 80010c0:	0033      	movs	r3, r6
 80010c2:	400c      	ands	r4, r1
 80010c4:	e73a      	b.n	8000f3c <__aeabi_fsub+0x14c>
 80010c6:	000c      	movs	r4, r1
 80010c8:	2501      	movs	r5, #1
 80010ca:	1af3      	subs	r3, r6, r3
 80010cc:	e6f5      	b.n	8000eba <__aeabi_fsub+0xca>
 80010ce:	0033      	movs	r3, r6
 80010d0:	e734      	b.n	8000f3c <__aeabi_fsub+0x14c>
 80010d2:	199b      	adds	r3, r3, r6
 80010d4:	2200      	movs	r2, #0
 80010d6:	0159      	lsls	r1, r3, #5
 80010d8:	d5c1      	bpl.n	800105e <__aeabi_fsub+0x26e>
 80010da:	4a15      	ldr	r2, [pc, #84]	@ (8001130 <__aeabi_fsub+0x340>)
 80010dc:	4013      	ands	r3, r2
 80010de:	08db      	lsrs	r3, r3, #3
 80010e0:	2201      	movs	r2, #1
 80010e2:	e72d      	b.n	8000f40 <__aeabi_fsub+0x150>
 80010e4:	2a00      	cmp	r2, #0
 80010e6:	d100      	bne.n	80010ea <__aeabi_fsub+0x2fa>
 80010e8:	e77e      	b.n	8000fe8 <__aeabi_fsub+0x1f8>
 80010ea:	0013      	movs	r3, r2
 80010ec:	2200      	movs	r2, #0
 80010ee:	08db      	lsrs	r3, r3, #3
 80010f0:	e726      	b.n	8000f40 <__aeabi_fsub+0x150>
 80010f2:	2380      	movs	r3, #128	@ 0x80
 80010f4:	2400      	movs	r4, #0
 80010f6:	20ff      	movs	r0, #255	@ 0xff
 80010f8:	03db      	lsls	r3, r3, #15
 80010fa:	e6f1      	b.n	8000ee0 <__aeabi_fsub+0xf0>
 80010fc:	2a00      	cmp	r2, #0
 80010fe:	d100      	bne.n	8001102 <__aeabi_fsub+0x312>
 8001100:	e756      	b.n	8000fb0 <__aeabi_fsub+0x1c0>
 8001102:	1b47      	subs	r7, r0, r5
 8001104:	003a      	movs	r2, r7
 8001106:	2d00      	cmp	r5, #0
 8001108:	d100      	bne.n	800110c <__aeabi_fsub+0x31c>
 800110a:	e730      	b.n	8000f6e <__aeabi_fsub+0x17e>
 800110c:	2280      	movs	r2, #128	@ 0x80
 800110e:	04d2      	lsls	r2, r2, #19
 8001110:	000c      	movs	r4, r1
 8001112:	4313      	orrs	r3, r2
 8001114:	e77f      	b.n	8001016 <__aeabi_fsub+0x226>
 8001116:	2a00      	cmp	r2, #0
 8001118:	d100      	bne.n	800111c <__aeabi_fsub+0x32c>
 800111a:	e701      	b.n	8000f20 <__aeabi_fsub+0x130>
 800111c:	1b41      	subs	r1, r0, r5
 800111e:	2d00      	cmp	r5, #0
 8001120:	d101      	bne.n	8001126 <__aeabi_fsub+0x336>
 8001122:	000a      	movs	r2, r1
 8001124:	e788      	b.n	8001038 <__aeabi_fsub+0x248>
 8001126:	2280      	movs	r2, #128	@ 0x80
 8001128:	04d2      	lsls	r2, r2, #19
 800112a:	4313      	orrs	r3, r2
 800112c:	e78b      	b.n	8001046 <__aeabi_fsub+0x256>
 800112e:	46c0      	nop			@ (mov r8, r8)
 8001130:	fbffffff 	.word	0xfbffffff
 8001134:	7dffffff 	.word	0x7dffffff

08001138 <__aeabi_f2iz>:
 8001138:	0241      	lsls	r1, r0, #9
 800113a:	0042      	lsls	r2, r0, #1
 800113c:	0fc3      	lsrs	r3, r0, #31
 800113e:	0a49      	lsrs	r1, r1, #9
 8001140:	2000      	movs	r0, #0
 8001142:	0e12      	lsrs	r2, r2, #24
 8001144:	2a7e      	cmp	r2, #126	@ 0x7e
 8001146:	dd03      	ble.n	8001150 <__aeabi_f2iz+0x18>
 8001148:	2a9d      	cmp	r2, #157	@ 0x9d
 800114a:	dd02      	ble.n	8001152 <__aeabi_f2iz+0x1a>
 800114c:	4a09      	ldr	r2, [pc, #36]	@ (8001174 <__aeabi_f2iz+0x3c>)
 800114e:	1898      	adds	r0, r3, r2
 8001150:	4770      	bx	lr
 8001152:	2080      	movs	r0, #128	@ 0x80
 8001154:	0400      	lsls	r0, r0, #16
 8001156:	4301      	orrs	r1, r0
 8001158:	2a95      	cmp	r2, #149	@ 0x95
 800115a:	dc07      	bgt.n	800116c <__aeabi_f2iz+0x34>
 800115c:	2096      	movs	r0, #150	@ 0x96
 800115e:	1a82      	subs	r2, r0, r2
 8001160:	40d1      	lsrs	r1, r2
 8001162:	4248      	negs	r0, r1
 8001164:	2b00      	cmp	r3, #0
 8001166:	d1f3      	bne.n	8001150 <__aeabi_f2iz+0x18>
 8001168:	0008      	movs	r0, r1
 800116a:	e7f1      	b.n	8001150 <__aeabi_f2iz+0x18>
 800116c:	3a96      	subs	r2, #150	@ 0x96
 800116e:	4091      	lsls	r1, r2
 8001170:	e7f7      	b.n	8001162 <__aeabi_f2iz+0x2a>
 8001172:	46c0      	nop			@ (mov r8, r8)
 8001174:	7fffffff 	.word	0x7fffffff

08001178 <__aeabi_i2f>:
 8001178:	b570      	push	{r4, r5, r6, lr}
 800117a:	2800      	cmp	r0, #0
 800117c:	d013      	beq.n	80011a6 <__aeabi_i2f+0x2e>
 800117e:	17c3      	asrs	r3, r0, #31
 8001180:	18c5      	adds	r5, r0, r3
 8001182:	405d      	eors	r5, r3
 8001184:	0fc4      	lsrs	r4, r0, #31
 8001186:	0028      	movs	r0, r5
 8001188:	f000 f900 	bl	800138c <__clzsi2>
 800118c:	239e      	movs	r3, #158	@ 0x9e
 800118e:	0001      	movs	r1, r0
 8001190:	1a1b      	subs	r3, r3, r0
 8001192:	2b96      	cmp	r3, #150	@ 0x96
 8001194:	dc0f      	bgt.n	80011b6 <__aeabi_i2f+0x3e>
 8001196:	2808      	cmp	r0, #8
 8001198:	d034      	beq.n	8001204 <__aeabi_i2f+0x8c>
 800119a:	3908      	subs	r1, #8
 800119c:	408d      	lsls	r5, r1
 800119e:	026d      	lsls	r5, r5, #9
 80011a0:	0a6d      	lsrs	r5, r5, #9
 80011a2:	b2d8      	uxtb	r0, r3
 80011a4:	e002      	b.n	80011ac <__aeabi_i2f+0x34>
 80011a6:	2400      	movs	r4, #0
 80011a8:	2000      	movs	r0, #0
 80011aa:	2500      	movs	r5, #0
 80011ac:	05c0      	lsls	r0, r0, #23
 80011ae:	4328      	orrs	r0, r5
 80011b0:	07e4      	lsls	r4, r4, #31
 80011b2:	4320      	orrs	r0, r4
 80011b4:	bd70      	pop	{r4, r5, r6, pc}
 80011b6:	2b99      	cmp	r3, #153	@ 0x99
 80011b8:	dc16      	bgt.n	80011e8 <__aeabi_i2f+0x70>
 80011ba:	1f42      	subs	r2, r0, #5
 80011bc:	2805      	cmp	r0, #5
 80011be:	d000      	beq.n	80011c2 <__aeabi_i2f+0x4a>
 80011c0:	4095      	lsls	r5, r2
 80011c2:	002a      	movs	r2, r5
 80011c4:	4811      	ldr	r0, [pc, #68]	@ (800120c <__aeabi_i2f+0x94>)
 80011c6:	4002      	ands	r2, r0
 80011c8:	076e      	lsls	r6, r5, #29
 80011ca:	d009      	beq.n	80011e0 <__aeabi_i2f+0x68>
 80011cc:	260f      	movs	r6, #15
 80011ce:	4035      	ands	r5, r6
 80011d0:	2d04      	cmp	r5, #4
 80011d2:	d005      	beq.n	80011e0 <__aeabi_i2f+0x68>
 80011d4:	3204      	adds	r2, #4
 80011d6:	0155      	lsls	r5, r2, #5
 80011d8:	d502      	bpl.n	80011e0 <__aeabi_i2f+0x68>
 80011da:	239f      	movs	r3, #159	@ 0x9f
 80011dc:	4002      	ands	r2, r0
 80011de:	1a5b      	subs	r3, r3, r1
 80011e0:	0192      	lsls	r2, r2, #6
 80011e2:	0a55      	lsrs	r5, r2, #9
 80011e4:	b2d8      	uxtb	r0, r3
 80011e6:	e7e1      	b.n	80011ac <__aeabi_i2f+0x34>
 80011e8:	2205      	movs	r2, #5
 80011ea:	1a12      	subs	r2, r2, r0
 80011ec:	0028      	movs	r0, r5
 80011ee:	40d0      	lsrs	r0, r2
 80011f0:	0002      	movs	r2, r0
 80011f2:	0008      	movs	r0, r1
 80011f4:	301b      	adds	r0, #27
 80011f6:	4085      	lsls	r5, r0
 80011f8:	0028      	movs	r0, r5
 80011fa:	1e45      	subs	r5, r0, #1
 80011fc:	41a8      	sbcs	r0, r5
 80011fe:	4302      	orrs	r2, r0
 8001200:	0015      	movs	r5, r2
 8001202:	e7de      	b.n	80011c2 <__aeabi_i2f+0x4a>
 8001204:	026d      	lsls	r5, r5, #9
 8001206:	2096      	movs	r0, #150	@ 0x96
 8001208:	0a6d      	lsrs	r5, r5, #9
 800120a:	e7cf      	b.n	80011ac <__aeabi_i2f+0x34>
 800120c:	fbffffff 	.word	0xfbffffff

08001210 <__aeabi_d2f>:
 8001210:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001212:	004b      	lsls	r3, r1, #1
 8001214:	030f      	lsls	r7, r1, #12
 8001216:	0d5b      	lsrs	r3, r3, #21
 8001218:	4c3b      	ldr	r4, [pc, #236]	@ (8001308 <__aeabi_d2f+0xf8>)
 800121a:	0f45      	lsrs	r5, r0, #29
 800121c:	b083      	sub	sp, #12
 800121e:	0a7f      	lsrs	r7, r7, #9
 8001220:	1c5e      	adds	r6, r3, #1
 8001222:	432f      	orrs	r7, r5
 8001224:	9000      	str	r0, [sp, #0]
 8001226:	9101      	str	r1, [sp, #4]
 8001228:	0fca      	lsrs	r2, r1, #31
 800122a:	00c5      	lsls	r5, r0, #3
 800122c:	4226      	tst	r6, r4
 800122e:	d00b      	beq.n	8001248 <__aeabi_d2f+0x38>
 8001230:	4936      	ldr	r1, [pc, #216]	@ (800130c <__aeabi_d2f+0xfc>)
 8001232:	185c      	adds	r4, r3, r1
 8001234:	2cfe      	cmp	r4, #254	@ 0xfe
 8001236:	dd13      	ble.n	8001260 <__aeabi_d2f+0x50>
 8001238:	20ff      	movs	r0, #255	@ 0xff
 800123a:	2300      	movs	r3, #0
 800123c:	05c0      	lsls	r0, r0, #23
 800123e:	4318      	orrs	r0, r3
 8001240:	07d2      	lsls	r2, r2, #31
 8001242:	4310      	orrs	r0, r2
 8001244:	b003      	add	sp, #12
 8001246:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001248:	2b00      	cmp	r3, #0
 800124a:	d102      	bne.n	8001252 <__aeabi_d2f+0x42>
 800124c:	2000      	movs	r0, #0
 800124e:	2300      	movs	r3, #0
 8001250:	e7f4      	b.n	800123c <__aeabi_d2f+0x2c>
 8001252:	433d      	orrs	r5, r7
 8001254:	d0f0      	beq.n	8001238 <__aeabi_d2f+0x28>
 8001256:	2380      	movs	r3, #128	@ 0x80
 8001258:	03db      	lsls	r3, r3, #15
 800125a:	20ff      	movs	r0, #255	@ 0xff
 800125c:	433b      	orrs	r3, r7
 800125e:	e7ed      	b.n	800123c <__aeabi_d2f+0x2c>
 8001260:	2c00      	cmp	r4, #0
 8001262:	dd14      	ble.n	800128e <__aeabi_d2f+0x7e>
 8001264:	9b00      	ldr	r3, [sp, #0]
 8001266:	00ff      	lsls	r7, r7, #3
 8001268:	019b      	lsls	r3, r3, #6
 800126a:	1e58      	subs	r0, r3, #1
 800126c:	4183      	sbcs	r3, r0
 800126e:	0f69      	lsrs	r1, r5, #29
 8001270:	433b      	orrs	r3, r7
 8001272:	430b      	orrs	r3, r1
 8001274:	0759      	lsls	r1, r3, #29
 8001276:	d041      	beq.n	80012fc <__aeabi_d2f+0xec>
 8001278:	210f      	movs	r1, #15
 800127a:	4019      	ands	r1, r3
 800127c:	2904      	cmp	r1, #4
 800127e:	d028      	beq.n	80012d2 <__aeabi_d2f+0xc2>
 8001280:	3304      	adds	r3, #4
 8001282:	0159      	lsls	r1, r3, #5
 8001284:	d525      	bpl.n	80012d2 <__aeabi_d2f+0xc2>
 8001286:	3401      	adds	r4, #1
 8001288:	2300      	movs	r3, #0
 800128a:	b2e0      	uxtb	r0, r4
 800128c:	e7d6      	b.n	800123c <__aeabi_d2f+0x2c>
 800128e:	0021      	movs	r1, r4
 8001290:	3117      	adds	r1, #23
 8001292:	dbdb      	blt.n	800124c <__aeabi_d2f+0x3c>
 8001294:	2180      	movs	r1, #128	@ 0x80
 8001296:	201e      	movs	r0, #30
 8001298:	0409      	lsls	r1, r1, #16
 800129a:	4339      	orrs	r1, r7
 800129c:	1b00      	subs	r0, r0, r4
 800129e:	281f      	cmp	r0, #31
 80012a0:	dd1b      	ble.n	80012da <__aeabi_d2f+0xca>
 80012a2:	2602      	movs	r6, #2
 80012a4:	4276      	negs	r6, r6
 80012a6:	1b34      	subs	r4, r6, r4
 80012a8:	000e      	movs	r6, r1
 80012aa:	40e6      	lsrs	r6, r4
 80012ac:	0034      	movs	r4, r6
 80012ae:	2820      	cmp	r0, #32
 80012b0:	d004      	beq.n	80012bc <__aeabi_d2f+0xac>
 80012b2:	4817      	ldr	r0, [pc, #92]	@ (8001310 <__aeabi_d2f+0x100>)
 80012b4:	4684      	mov	ip, r0
 80012b6:	4463      	add	r3, ip
 80012b8:	4099      	lsls	r1, r3
 80012ba:	430d      	orrs	r5, r1
 80012bc:	002b      	movs	r3, r5
 80012be:	1e59      	subs	r1, r3, #1
 80012c0:	418b      	sbcs	r3, r1
 80012c2:	4323      	orrs	r3, r4
 80012c4:	0759      	lsls	r1, r3, #29
 80012c6:	d015      	beq.n	80012f4 <__aeabi_d2f+0xe4>
 80012c8:	210f      	movs	r1, #15
 80012ca:	2400      	movs	r4, #0
 80012cc:	4019      	ands	r1, r3
 80012ce:	2904      	cmp	r1, #4
 80012d0:	d117      	bne.n	8001302 <__aeabi_d2f+0xf2>
 80012d2:	019b      	lsls	r3, r3, #6
 80012d4:	0a5b      	lsrs	r3, r3, #9
 80012d6:	b2e0      	uxtb	r0, r4
 80012d8:	e7b0      	b.n	800123c <__aeabi_d2f+0x2c>
 80012da:	4c0e      	ldr	r4, [pc, #56]	@ (8001314 <__aeabi_d2f+0x104>)
 80012dc:	191c      	adds	r4, r3, r4
 80012de:	002b      	movs	r3, r5
 80012e0:	40a5      	lsls	r5, r4
 80012e2:	40c3      	lsrs	r3, r0
 80012e4:	40a1      	lsls	r1, r4
 80012e6:	1e68      	subs	r0, r5, #1
 80012e8:	4185      	sbcs	r5, r0
 80012ea:	4329      	orrs	r1, r5
 80012ec:	430b      	orrs	r3, r1
 80012ee:	2400      	movs	r4, #0
 80012f0:	0759      	lsls	r1, r3, #29
 80012f2:	d1c1      	bne.n	8001278 <__aeabi_d2f+0x68>
 80012f4:	019b      	lsls	r3, r3, #6
 80012f6:	2000      	movs	r0, #0
 80012f8:	0a5b      	lsrs	r3, r3, #9
 80012fa:	e79f      	b.n	800123c <__aeabi_d2f+0x2c>
 80012fc:	08db      	lsrs	r3, r3, #3
 80012fe:	b2e0      	uxtb	r0, r4
 8001300:	e79c      	b.n	800123c <__aeabi_d2f+0x2c>
 8001302:	3304      	adds	r3, #4
 8001304:	e7e5      	b.n	80012d2 <__aeabi_d2f+0xc2>
 8001306:	46c0      	nop			@ (mov r8, r8)
 8001308:	000007fe 	.word	0x000007fe
 800130c:	fffffc80 	.word	0xfffffc80
 8001310:	fffffca2 	.word	0xfffffca2
 8001314:	fffffc82 	.word	0xfffffc82

08001318 <__aeabi_cfrcmple>:
 8001318:	4684      	mov	ip, r0
 800131a:	0008      	movs	r0, r1
 800131c:	4661      	mov	r1, ip
 800131e:	e7ff      	b.n	8001320 <__aeabi_cfcmpeq>

08001320 <__aeabi_cfcmpeq>:
 8001320:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8001322:	f000 f8d5 	bl	80014d0 <__lesf2>
 8001326:	2800      	cmp	r0, #0
 8001328:	d401      	bmi.n	800132e <__aeabi_cfcmpeq+0xe>
 800132a:	2100      	movs	r1, #0
 800132c:	42c8      	cmn	r0, r1
 800132e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08001330 <__aeabi_fcmpeq>:
 8001330:	b510      	push	{r4, lr}
 8001332:	f000 f855 	bl	80013e0 <__eqsf2>
 8001336:	4240      	negs	r0, r0
 8001338:	3001      	adds	r0, #1
 800133a:	bd10      	pop	{r4, pc}

0800133c <__aeabi_fcmplt>:
 800133c:	b510      	push	{r4, lr}
 800133e:	f000 f8c7 	bl	80014d0 <__lesf2>
 8001342:	2800      	cmp	r0, #0
 8001344:	db01      	blt.n	800134a <__aeabi_fcmplt+0xe>
 8001346:	2000      	movs	r0, #0
 8001348:	bd10      	pop	{r4, pc}
 800134a:	2001      	movs	r0, #1
 800134c:	bd10      	pop	{r4, pc}
 800134e:	46c0      	nop			@ (mov r8, r8)

08001350 <__aeabi_fcmple>:
 8001350:	b510      	push	{r4, lr}
 8001352:	f000 f8bd 	bl	80014d0 <__lesf2>
 8001356:	2800      	cmp	r0, #0
 8001358:	dd01      	ble.n	800135e <__aeabi_fcmple+0xe>
 800135a:	2000      	movs	r0, #0
 800135c:	bd10      	pop	{r4, pc}
 800135e:	2001      	movs	r0, #1
 8001360:	bd10      	pop	{r4, pc}
 8001362:	46c0      	nop			@ (mov r8, r8)

08001364 <__aeabi_fcmpgt>:
 8001364:	b510      	push	{r4, lr}
 8001366:	f000 f863 	bl	8001430 <__gesf2>
 800136a:	2800      	cmp	r0, #0
 800136c:	dc01      	bgt.n	8001372 <__aeabi_fcmpgt+0xe>
 800136e:	2000      	movs	r0, #0
 8001370:	bd10      	pop	{r4, pc}
 8001372:	2001      	movs	r0, #1
 8001374:	bd10      	pop	{r4, pc}
 8001376:	46c0      	nop			@ (mov r8, r8)

08001378 <__aeabi_fcmpge>:
 8001378:	b510      	push	{r4, lr}
 800137a:	f000 f859 	bl	8001430 <__gesf2>
 800137e:	2800      	cmp	r0, #0
 8001380:	da01      	bge.n	8001386 <__aeabi_fcmpge+0xe>
 8001382:	2000      	movs	r0, #0
 8001384:	bd10      	pop	{r4, pc}
 8001386:	2001      	movs	r0, #1
 8001388:	bd10      	pop	{r4, pc}
 800138a:	46c0      	nop			@ (mov r8, r8)

0800138c <__clzsi2>:
 800138c:	211c      	movs	r1, #28
 800138e:	2301      	movs	r3, #1
 8001390:	041b      	lsls	r3, r3, #16
 8001392:	4298      	cmp	r0, r3
 8001394:	d301      	bcc.n	800139a <__clzsi2+0xe>
 8001396:	0c00      	lsrs	r0, r0, #16
 8001398:	3910      	subs	r1, #16
 800139a:	0a1b      	lsrs	r3, r3, #8
 800139c:	4298      	cmp	r0, r3
 800139e:	d301      	bcc.n	80013a4 <__clzsi2+0x18>
 80013a0:	0a00      	lsrs	r0, r0, #8
 80013a2:	3908      	subs	r1, #8
 80013a4:	091b      	lsrs	r3, r3, #4
 80013a6:	4298      	cmp	r0, r3
 80013a8:	d301      	bcc.n	80013ae <__clzsi2+0x22>
 80013aa:	0900      	lsrs	r0, r0, #4
 80013ac:	3904      	subs	r1, #4
 80013ae:	a202      	add	r2, pc, #8	@ (adr r2, 80013b8 <__clzsi2+0x2c>)
 80013b0:	5c10      	ldrb	r0, [r2, r0]
 80013b2:	1840      	adds	r0, r0, r1
 80013b4:	4770      	bx	lr
 80013b6:	46c0      	nop			@ (mov r8, r8)
 80013b8:	02020304 	.word	0x02020304
 80013bc:	01010101 	.word	0x01010101
	...

080013c8 <__clzdi2>:
 80013c8:	b510      	push	{r4, lr}
 80013ca:	2900      	cmp	r1, #0
 80013cc:	d103      	bne.n	80013d6 <__clzdi2+0xe>
 80013ce:	f7ff ffdd 	bl	800138c <__clzsi2>
 80013d2:	3020      	adds	r0, #32
 80013d4:	e002      	b.n	80013dc <__clzdi2+0x14>
 80013d6:	0008      	movs	r0, r1
 80013d8:	f7ff ffd8 	bl	800138c <__clzsi2>
 80013dc:	bd10      	pop	{r4, pc}
 80013de:	46c0      	nop			@ (mov r8, r8)

080013e0 <__eqsf2>:
 80013e0:	b570      	push	{r4, r5, r6, lr}
 80013e2:	0042      	lsls	r2, r0, #1
 80013e4:	024e      	lsls	r6, r1, #9
 80013e6:	004c      	lsls	r4, r1, #1
 80013e8:	0245      	lsls	r5, r0, #9
 80013ea:	0a6d      	lsrs	r5, r5, #9
 80013ec:	0e12      	lsrs	r2, r2, #24
 80013ee:	0fc3      	lsrs	r3, r0, #31
 80013f0:	0a76      	lsrs	r6, r6, #9
 80013f2:	0e24      	lsrs	r4, r4, #24
 80013f4:	0fc9      	lsrs	r1, r1, #31
 80013f6:	2aff      	cmp	r2, #255	@ 0xff
 80013f8:	d010      	beq.n	800141c <__eqsf2+0x3c>
 80013fa:	2cff      	cmp	r4, #255	@ 0xff
 80013fc:	d00c      	beq.n	8001418 <__eqsf2+0x38>
 80013fe:	2001      	movs	r0, #1
 8001400:	42a2      	cmp	r2, r4
 8001402:	d10a      	bne.n	800141a <__eqsf2+0x3a>
 8001404:	42b5      	cmp	r5, r6
 8001406:	d108      	bne.n	800141a <__eqsf2+0x3a>
 8001408:	428b      	cmp	r3, r1
 800140a:	d00f      	beq.n	800142c <__eqsf2+0x4c>
 800140c:	2a00      	cmp	r2, #0
 800140e:	d104      	bne.n	800141a <__eqsf2+0x3a>
 8001410:	0028      	movs	r0, r5
 8001412:	1e43      	subs	r3, r0, #1
 8001414:	4198      	sbcs	r0, r3
 8001416:	e000      	b.n	800141a <__eqsf2+0x3a>
 8001418:	2001      	movs	r0, #1
 800141a:	bd70      	pop	{r4, r5, r6, pc}
 800141c:	2001      	movs	r0, #1
 800141e:	2cff      	cmp	r4, #255	@ 0xff
 8001420:	d1fb      	bne.n	800141a <__eqsf2+0x3a>
 8001422:	4335      	orrs	r5, r6
 8001424:	d1f9      	bne.n	800141a <__eqsf2+0x3a>
 8001426:	404b      	eors	r3, r1
 8001428:	0018      	movs	r0, r3
 800142a:	e7f6      	b.n	800141a <__eqsf2+0x3a>
 800142c:	2000      	movs	r0, #0
 800142e:	e7f4      	b.n	800141a <__eqsf2+0x3a>

08001430 <__gesf2>:
 8001430:	b530      	push	{r4, r5, lr}
 8001432:	0042      	lsls	r2, r0, #1
 8001434:	0244      	lsls	r4, r0, #9
 8001436:	024d      	lsls	r5, r1, #9
 8001438:	0fc3      	lsrs	r3, r0, #31
 800143a:	0048      	lsls	r0, r1, #1
 800143c:	0a64      	lsrs	r4, r4, #9
 800143e:	0e12      	lsrs	r2, r2, #24
 8001440:	0a6d      	lsrs	r5, r5, #9
 8001442:	0e00      	lsrs	r0, r0, #24
 8001444:	0fc9      	lsrs	r1, r1, #31
 8001446:	2aff      	cmp	r2, #255	@ 0xff
 8001448:	d019      	beq.n	800147e <__gesf2+0x4e>
 800144a:	28ff      	cmp	r0, #255	@ 0xff
 800144c:	d00b      	beq.n	8001466 <__gesf2+0x36>
 800144e:	2a00      	cmp	r2, #0
 8001450:	d11e      	bne.n	8001490 <__gesf2+0x60>
 8001452:	2800      	cmp	r0, #0
 8001454:	d10b      	bne.n	800146e <__gesf2+0x3e>
 8001456:	2d00      	cmp	r5, #0
 8001458:	d027      	beq.n	80014aa <__gesf2+0x7a>
 800145a:	2c00      	cmp	r4, #0
 800145c:	d134      	bne.n	80014c8 <__gesf2+0x98>
 800145e:	2900      	cmp	r1, #0
 8001460:	d02f      	beq.n	80014c2 <__gesf2+0x92>
 8001462:	0008      	movs	r0, r1
 8001464:	bd30      	pop	{r4, r5, pc}
 8001466:	2d00      	cmp	r5, #0
 8001468:	d128      	bne.n	80014bc <__gesf2+0x8c>
 800146a:	2a00      	cmp	r2, #0
 800146c:	d101      	bne.n	8001472 <__gesf2+0x42>
 800146e:	2c00      	cmp	r4, #0
 8001470:	d0f5      	beq.n	800145e <__gesf2+0x2e>
 8001472:	428b      	cmp	r3, r1
 8001474:	d107      	bne.n	8001486 <__gesf2+0x56>
 8001476:	2b00      	cmp	r3, #0
 8001478:	d023      	beq.n	80014c2 <__gesf2+0x92>
 800147a:	0018      	movs	r0, r3
 800147c:	e7f2      	b.n	8001464 <__gesf2+0x34>
 800147e:	2c00      	cmp	r4, #0
 8001480:	d11c      	bne.n	80014bc <__gesf2+0x8c>
 8001482:	28ff      	cmp	r0, #255	@ 0xff
 8001484:	d014      	beq.n	80014b0 <__gesf2+0x80>
 8001486:	1e58      	subs	r0, r3, #1
 8001488:	2302      	movs	r3, #2
 800148a:	4018      	ands	r0, r3
 800148c:	3801      	subs	r0, #1
 800148e:	e7e9      	b.n	8001464 <__gesf2+0x34>
 8001490:	2800      	cmp	r0, #0
 8001492:	d0f8      	beq.n	8001486 <__gesf2+0x56>
 8001494:	428b      	cmp	r3, r1
 8001496:	d1f6      	bne.n	8001486 <__gesf2+0x56>
 8001498:	4282      	cmp	r2, r0
 800149a:	dcf4      	bgt.n	8001486 <__gesf2+0x56>
 800149c:	dbeb      	blt.n	8001476 <__gesf2+0x46>
 800149e:	42ac      	cmp	r4, r5
 80014a0:	d8f1      	bhi.n	8001486 <__gesf2+0x56>
 80014a2:	2000      	movs	r0, #0
 80014a4:	42ac      	cmp	r4, r5
 80014a6:	d2dd      	bcs.n	8001464 <__gesf2+0x34>
 80014a8:	e7e5      	b.n	8001476 <__gesf2+0x46>
 80014aa:	2c00      	cmp	r4, #0
 80014ac:	d0da      	beq.n	8001464 <__gesf2+0x34>
 80014ae:	e7ea      	b.n	8001486 <__gesf2+0x56>
 80014b0:	2d00      	cmp	r5, #0
 80014b2:	d103      	bne.n	80014bc <__gesf2+0x8c>
 80014b4:	428b      	cmp	r3, r1
 80014b6:	d1e6      	bne.n	8001486 <__gesf2+0x56>
 80014b8:	2000      	movs	r0, #0
 80014ba:	e7d3      	b.n	8001464 <__gesf2+0x34>
 80014bc:	2002      	movs	r0, #2
 80014be:	4240      	negs	r0, r0
 80014c0:	e7d0      	b.n	8001464 <__gesf2+0x34>
 80014c2:	2001      	movs	r0, #1
 80014c4:	4240      	negs	r0, r0
 80014c6:	e7cd      	b.n	8001464 <__gesf2+0x34>
 80014c8:	428b      	cmp	r3, r1
 80014ca:	d0e8      	beq.n	800149e <__gesf2+0x6e>
 80014cc:	e7db      	b.n	8001486 <__gesf2+0x56>
 80014ce:	46c0      	nop			@ (mov r8, r8)

080014d0 <__lesf2>:
 80014d0:	b530      	push	{r4, r5, lr}
 80014d2:	0042      	lsls	r2, r0, #1
 80014d4:	0244      	lsls	r4, r0, #9
 80014d6:	024d      	lsls	r5, r1, #9
 80014d8:	0fc3      	lsrs	r3, r0, #31
 80014da:	0048      	lsls	r0, r1, #1
 80014dc:	0a64      	lsrs	r4, r4, #9
 80014de:	0e12      	lsrs	r2, r2, #24
 80014e0:	0a6d      	lsrs	r5, r5, #9
 80014e2:	0e00      	lsrs	r0, r0, #24
 80014e4:	0fc9      	lsrs	r1, r1, #31
 80014e6:	2aff      	cmp	r2, #255	@ 0xff
 80014e8:	d01a      	beq.n	8001520 <__lesf2+0x50>
 80014ea:	28ff      	cmp	r0, #255	@ 0xff
 80014ec:	d00e      	beq.n	800150c <__lesf2+0x3c>
 80014ee:	2a00      	cmp	r2, #0
 80014f0:	d11e      	bne.n	8001530 <__lesf2+0x60>
 80014f2:	2800      	cmp	r0, #0
 80014f4:	d10e      	bne.n	8001514 <__lesf2+0x44>
 80014f6:	2d00      	cmp	r5, #0
 80014f8:	d02a      	beq.n	8001550 <__lesf2+0x80>
 80014fa:	2c00      	cmp	r4, #0
 80014fc:	d00c      	beq.n	8001518 <__lesf2+0x48>
 80014fe:	428b      	cmp	r3, r1
 8001500:	d01d      	beq.n	800153e <__lesf2+0x6e>
 8001502:	1e58      	subs	r0, r3, #1
 8001504:	2302      	movs	r3, #2
 8001506:	4018      	ands	r0, r3
 8001508:	3801      	subs	r0, #1
 800150a:	e010      	b.n	800152e <__lesf2+0x5e>
 800150c:	2d00      	cmp	r5, #0
 800150e:	d10d      	bne.n	800152c <__lesf2+0x5c>
 8001510:	2a00      	cmp	r2, #0
 8001512:	d120      	bne.n	8001556 <__lesf2+0x86>
 8001514:	2c00      	cmp	r4, #0
 8001516:	d11e      	bne.n	8001556 <__lesf2+0x86>
 8001518:	2900      	cmp	r1, #0
 800151a:	d023      	beq.n	8001564 <__lesf2+0x94>
 800151c:	0008      	movs	r0, r1
 800151e:	e006      	b.n	800152e <__lesf2+0x5e>
 8001520:	2c00      	cmp	r4, #0
 8001522:	d103      	bne.n	800152c <__lesf2+0x5c>
 8001524:	28ff      	cmp	r0, #255	@ 0xff
 8001526:	d1ec      	bne.n	8001502 <__lesf2+0x32>
 8001528:	2d00      	cmp	r5, #0
 800152a:	d017      	beq.n	800155c <__lesf2+0x8c>
 800152c:	2002      	movs	r0, #2
 800152e:	bd30      	pop	{r4, r5, pc}
 8001530:	2800      	cmp	r0, #0
 8001532:	d0e6      	beq.n	8001502 <__lesf2+0x32>
 8001534:	428b      	cmp	r3, r1
 8001536:	d1e4      	bne.n	8001502 <__lesf2+0x32>
 8001538:	4282      	cmp	r2, r0
 800153a:	dce2      	bgt.n	8001502 <__lesf2+0x32>
 800153c:	db04      	blt.n	8001548 <__lesf2+0x78>
 800153e:	42ac      	cmp	r4, r5
 8001540:	d8df      	bhi.n	8001502 <__lesf2+0x32>
 8001542:	2000      	movs	r0, #0
 8001544:	42ac      	cmp	r4, r5
 8001546:	d2f2      	bcs.n	800152e <__lesf2+0x5e>
 8001548:	2b00      	cmp	r3, #0
 800154a:	d00b      	beq.n	8001564 <__lesf2+0x94>
 800154c:	0018      	movs	r0, r3
 800154e:	e7ee      	b.n	800152e <__lesf2+0x5e>
 8001550:	2c00      	cmp	r4, #0
 8001552:	d0ec      	beq.n	800152e <__lesf2+0x5e>
 8001554:	e7d5      	b.n	8001502 <__lesf2+0x32>
 8001556:	428b      	cmp	r3, r1
 8001558:	d1d3      	bne.n	8001502 <__lesf2+0x32>
 800155a:	e7f5      	b.n	8001548 <__lesf2+0x78>
 800155c:	2000      	movs	r0, #0
 800155e:	428b      	cmp	r3, r1
 8001560:	d0e5      	beq.n	800152e <__lesf2+0x5e>
 8001562:	e7ce      	b.n	8001502 <__lesf2+0x32>
 8001564:	2001      	movs	r0, #1
 8001566:	4240      	negs	r0, r0
 8001568:	e7e1      	b.n	800152e <__lesf2+0x5e>
 800156a:	46c0      	nop			@ (mov r8, r8)

0800156c <drawPixel>:
extern uint8_t _rowstart;       ///< Some displays need this changed to offset
extern uint8_t _xstart;
extern uint8_t _ystart;

void drawPixel(int16_t x, int16_t y, uint16_t color)
{
 800156c:	b590      	push	{r4, r7, lr}
 800156e:	b083      	sub	sp, #12
 8001570:	af00      	add	r7, sp, #0
 8001572:	0004      	movs	r4, r0
 8001574:	0008      	movs	r0, r1
 8001576:	0011      	movs	r1, r2
 8001578:	1dbb      	adds	r3, r7, #6
 800157a:	1c22      	adds	r2, r4, #0
 800157c:	801a      	strh	r2, [r3, #0]
 800157e:	1d3b      	adds	r3, r7, #4
 8001580:	1c02      	adds	r2, r0, #0
 8001582:	801a      	strh	r2, [r3, #0]
 8001584:	1cbb      	adds	r3, r7, #2
 8001586:	1c0a      	adds	r2, r1, #0
 8001588:	801a      	strh	r2, [r3, #0]
	ST7735_DrawPixel(y,x, color);
 800158a:	1d3b      	adds	r3, r7, #4
 800158c:	8818      	ldrh	r0, [r3, #0]
 800158e:	1dbb      	adds	r3, r7, #6
 8001590:	8819      	ldrh	r1, [r3, #0]
 8001592:	1cbb      	adds	r3, r7, #2
 8001594:	881b      	ldrh	r3, [r3, #0]
 8001596:	001a      	movs	r2, r3
 8001598:	f000 fccc 	bl	8001f34 <ST7735_DrawPixel>
}
 800159c:	46c0      	nop			@ (mov r8, r8)
 800159e:	46bd      	mov	sp, r7
 80015a0:	b003      	add	sp, #12
 80015a2:	bd90      	pop	{r4, r7, pc}

080015a4 <fillRect>:

void fillRect(int16_t x, int16_t y, int16_t w, int16_t h, uint16_t color)
{
 80015a4:	b5b0      	push	{r4, r5, r7, lr}
 80015a6:	b084      	sub	sp, #16
 80015a8:	af02      	add	r7, sp, #8
 80015aa:	0005      	movs	r5, r0
 80015ac:	000c      	movs	r4, r1
 80015ae:	0010      	movs	r0, r2
 80015b0:	0019      	movs	r1, r3
 80015b2:	1dbb      	adds	r3, r7, #6
 80015b4:	1c2a      	adds	r2, r5, #0
 80015b6:	801a      	strh	r2, [r3, #0]
 80015b8:	1d3b      	adds	r3, r7, #4
 80015ba:	1c22      	adds	r2, r4, #0
 80015bc:	801a      	strh	r2, [r3, #0]
 80015be:	1cbb      	adds	r3, r7, #2
 80015c0:	1c02      	adds	r2, r0, #0
 80015c2:	801a      	strh	r2, [r3, #0]
 80015c4:	003b      	movs	r3, r7
 80015c6:	1c0a      	adds	r2, r1, #0
 80015c8:	801a      	strh	r2, [r3, #0]
	ST7735_FillRectangle(x, y, w, h, color);
 80015ca:	1dbb      	adds	r3, r7, #6
 80015cc:	8818      	ldrh	r0, [r3, #0]
 80015ce:	1d3b      	adds	r3, r7, #4
 80015d0:	8819      	ldrh	r1, [r3, #0]
 80015d2:	1cbb      	adds	r3, r7, #2
 80015d4:	881a      	ldrh	r2, [r3, #0]
 80015d6:	003b      	movs	r3, r7
 80015d8:	881c      	ldrh	r4, [r3, #0]
 80015da:	2318      	movs	r3, #24
 80015dc:	18fb      	adds	r3, r7, r3
 80015de:	881b      	ldrh	r3, [r3, #0]
 80015e0:	9300      	str	r3, [sp, #0]
 80015e2:	0023      	movs	r3, r4
 80015e4:	f000 fcf4 	bl	8001fd0 <ST7735_FillRectangle>
}
 80015e8:	46c0      	nop			@ (mov r8, r8)
 80015ea:	46bd      	mov	sp, r7
 80015ec:	b002      	add	sp, #8
 80015ee:	bdb0      	pop	{r4, r5, r7, pc}

080015f0 <writePixel>:

#define min(a, b) (((a) < (b)) ? (a) : (b))


void writePixel(int16_t x, int16_t y, uint16_t color)
{
 80015f0:	b590      	push	{r4, r7, lr}
 80015f2:	b083      	sub	sp, #12
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	0004      	movs	r4, r0
 80015f8:	0008      	movs	r0, r1
 80015fa:	0011      	movs	r1, r2
 80015fc:	1dbb      	adds	r3, r7, #6
 80015fe:	1c22      	adds	r2, r4, #0
 8001600:	801a      	strh	r2, [r3, #0]
 8001602:	1d3b      	adds	r3, r7, #4
 8001604:	1c02      	adds	r2, r0, #0
 8001606:	801a      	strh	r2, [r3, #0]
 8001608:	1cbb      	adds	r3, r7, #2
 800160a:	1c0a      	adds	r2, r1, #0
 800160c:	801a      	strh	r2, [r3, #0]
    drawPixel(x, y, color);
 800160e:	1cbb      	adds	r3, r7, #2
 8001610:	881a      	ldrh	r2, [r3, #0]
 8001612:	1d3b      	adds	r3, r7, #4
 8001614:	2100      	movs	r1, #0
 8001616:	5e59      	ldrsh	r1, [r3, r1]
 8001618:	1dbb      	adds	r3, r7, #6
 800161a:	2000      	movs	r0, #0
 800161c:	5e1b      	ldrsh	r3, [r3, r0]
 800161e:	0018      	movs	r0, r3
 8001620:	f7ff ffa4 	bl	800156c <drawPixel>
}
 8001624:	46c0      	nop			@ (mov r8, r8)
 8001626:	46bd      	mov	sp, r7
 8001628:	b003      	add	sp, #12
 800162a:	bd90      	pop	{r4, r7, pc}

0800162c <drawString>:
    } else {
        writeLine(x0, y0, x1, y1, color);
    }
}
void drawString(int16_t x, int16_t y, char* c, int16_t textColor, int16_t bgColor, uint8_t size, uint8_t spacing)
{
 800162c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800162e:	b089      	sub	sp, #36	@ 0x24
 8001630:	af02      	add	r7, sp, #8
 8001632:	0004      	movs	r4, r0
 8001634:	0008      	movs	r0, r1
 8001636:	60ba      	str	r2, [r7, #8]
 8001638:	0019      	movs	r1, r3
 800163a:	230e      	movs	r3, #14
 800163c:	18fb      	adds	r3, r7, r3
 800163e:	1c22      	adds	r2, r4, #0
 8001640:	801a      	strh	r2, [r3, #0]
 8001642:	230c      	movs	r3, #12
 8001644:	18fb      	adds	r3, r7, r3
 8001646:	1c02      	adds	r2, r0, #0
 8001648:	801a      	strh	r2, [r3, #0]
 800164a:	1dbb      	adds	r3, r7, #6
 800164c:	1c0a      	adds	r2, r1, #0
 800164e:	801a      	strh	r2, [r3, #0]
	uint16_t i =0;
 8001650:	2316      	movs	r3, #22
 8001652:	18fb      	adds	r3, r7, r3
 8001654:	2200      	movs	r2, #0
 8001656:	801a      	strh	r2, [r3, #0]

	while(c[i])
 8001658:	e03f      	b.n	80016da <drawString+0xae>
	{
		drawChar(x, y, c[i], textColor, bgColor, size);
 800165a:	2516      	movs	r5, #22
 800165c:	197b      	adds	r3, r7, r5
 800165e:	881b      	ldrh	r3, [r3, #0]
 8001660:	68ba      	ldr	r2, [r7, #8]
 8001662:	18d3      	adds	r3, r2, r3
 8001664:	781b      	ldrb	r3, [r3, #0]
 8001666:	469c      	mov	ip, r3
 8001668:	1dbb      	adds	r3, r7, #6
 800166a:	2400      	movs	r4, #0
 800166c:	5f1c      	ldrsh	r4, [r3, r4]
 800166e:	230c      	movs	r3, #12
 8001670:	18fb      	adds	r3, r7, r3
 8001672:	2100      	movs	r1, #0
 8001674:	5e59      	ldrsh	r1, [r3, r1]
 8001676:	260e      	movs	r6, #14
 8001678:	19bb      	adds	r3, r7, r6
 800167a:	2000      	movs	r0, #0
 800167c:	5e18      	ldrsh	r0, [r3, r0]
 800167e:	232c      	movs	r3, #44	@ 0x2c
 8001680:	2208      	movs	r2, #8
 8001682:	189b      	adds	r3, r3, r2
 8001684:	19db      	adds	r3, r3, r7
 8001686:	781b      	ldrb	r3, [r3, #0]
 8001688:	9301      	str	r3, [sp, #4]
 800168a:	2328      	movs	r3, #40	@ 0x28
 800168c:	189b      	adds	r3, r3, r2
 800168e:	19db      	adds	r3, r3, r7
 8001690:	2200      	movs	r2, #0
 8001692:	5e9b      	ldrsh	r3, [r3, r2]
 8001694:	9300      	str	r3, [sp, #0]
 8001696:	0023      	movs	r3, r4
 8001698:	4662      	mov	r2, ip
 800169a:	f000 f82b 	bl	80016f4 <drawChar>
		x+=(size*6)+spacing;
 800169e:	232c      	movs	r3, #44	@ 0x2c
 80016a0:	2108      	movs	r1, #8
 80016a2:	185b      	adds	r3, r3, r1
 80016a4:	19db      	adds	r3, r3, r7
 80016a6:	781b      	ldrb	r3, [r3, #0]
 80016a8:	b29b      	uxth	r3, r3
 80016aa:	1c1a      	adds	r2, r3, #0
 80016ac:	1c13      	adds	r3, r2, #0
 80016ae:	18db      	adds	r3, r3, r3
 80016b0:	189b      	adds	r3, r3, r2
 80016b2:	18db      	adds	r3, r3, r3
 80016b4:	b29a      	uxth	r2, r3
 80016b6:	2330      	movs	r3, #48	@ 0x30
 80016b8:	185b      	adds	r3, r3, r1
 80016ba:	19db      	adds	r3, r3, r7
 80016bc:	781b      	ldrb	r3, [r3, #0]
 80016be:	b29b      	uxth	r3, r3
 80016c0:	18d3      	adds	r3, r2, r3
 80016c2:	b29a      	uxth	r2, r3
 80016c4:	19bb      	adds	r3, r7, r6
 80016c6:	881b      	ldrh	r3, [r3, #0]
 80016c8:	18d3      	adds	r3, r2, r3
 80016ca:	b29a      	uxth	r2, r3
 80016cc:	19bb      	adds	r3, r7, r6
 80016ce:	801a      	strh	r2, [r3, #0]
		i++;
 80016d0:	197b      	adds	r3, r7, r5
 80016d2:	881a      	ldrh	r2, [r3, #0]
 80016d4:	197b      	adds	r3, r7, r5
 80016d6:	3201      	adds	r2, #1
 80016d8:	801a      	strh	r2, [r3, #0]
	while(c[i])
 80016da:	2316      	movs	r3, #22
 80016dc:	18fb      	adds	r3, r7, r3
 80016de:	881b      	ldrh	r3, [r3, #0]
 80016e0:	68ba      	ldr	r2, [r7, #8]
 80016e2:	18d3      	adds	r3, r2, r3
 80016e4:	781b      	ldrb	r3, [r3, #0]
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d1b7      	bne.n	800165a <drawString+0x2e>
	}
}
 80016ea:	46c0      	nop			@ (mov r8, r8)
 80016ec:	46c0      	nop			@ (mov r8, r8)
 80016ee:	46bd      	mov	sp, r7
 80016f0:	b007      	add	sp, #28
 80016f2:	bdf0      	pop	{r4, r5, r6, r7, pc}

080016f4 <drawChar>:
void drawChar(int16_t x, int16_t y, char c, int16_t textColor, int16_t bgColor, uint8_t size){
 80016f4:	b5b0      	push	{r4, r5, r7, lr}
 80016f6:	b088      	sub	sp, #32
 80016f8:	af02      	add	r7, sp, #8
 80016fa:	0005      	movs	r5, r0
 80016fc:	000c      	movs	r4, r1
 80016fe:	0010      	movs	r0, r2
 8001700:	0019      	movs	r1, r3
 8001702:	1dbb      	adds	r3, r7, #6
 8001704:	1c2a      	adds	r2, r5, #0
 8001706:	801a      	strh	r2, [r3, #0]
 8001708:	1d3b      	adds	r3, r7, #4
 800170a:	1c22      	adds	r2, r4, #0
 800170c:	801a      	strh	r2, [r3, #0]
 800170e:	1cfb      	adds	r3, r7, #3
 8001710:	1c02      	adds	r2, r0, #0
 8001712:	701a      	strb	r2, [r3, #0]
 8001714:	003b      	movs	r3, r7
 8001716:	1c0a      	adds	r2, r1, #0
 8001718:	801a      	strh	r2, [r3, #0]
  uint8_t line;
  int32_t i, j;
  if((x >= _width)            ||
 800171a:	4b79      	ldr	r3, [pc, #484]	@ (8001900 <drawChar+0x20c>)
 800171c:	2200      	movs	r2, #0
 800171e:	5e9b      	ldrsh	r3, [r3, r2]
 8001720:	1dba      	adds	r2, r7, #6
 8001722:	2100      	movs	r1, #0
 8001724:	5e52      	ldrsh	r2, [r2, r1]
 8001726:	429a      	cmp	r2, r3
 8001728:	db00      	blt.n	800172c <drawChar+0x38>
 800172a:	e0e5      	b.n	80018f8 <drawChar+0x204>
     (y >= _height)           ||
 800172c:	4b75      	ldr	r3, [pc, #468]	@ (8001904 <drawChar+0x210>)
 800172e:	2200      	movs	r2, #0
 8001730:	5e9b      	ldrsh	r3, [r3, r2]
  if((x >= _width)            ||
 8001732:	1d3a      	adds	r2, r7, #4
 8001734:	2100      	movs	r1, #0
 8001736:	5e52      	ldrsh	r2, [r2, r1]
 8001738:	429a      	cmp	r2, r3
 800173a:	db00      	blt.n	800173e <drawChar+0x4a>
 800173c:	e0dc      	b.n	80018f8 <drawChar+0x204>
     ((x + 5 * size - 1) < 0) ||
 800173e:	1dbb      	adds	r3, r7, #6
 8001740:	2100      	movs	r1, #0
 8001742:	5e59      	ldrsh	r1, [r3, r1]
 8001744:	202c      	movs	r0, #44	@ 0x2c
 8001746:	183b      	adds	r3, r7, r0
 8001748:	781a      	ldrb	r2, [r3, #0]
 800174a:	0013      	movs	r3, r2
 800174c:	009b      	lsls	r3, r3, #2
 800174e:	189b      	adds	r3, r3, r2
 8001750:	18cb      	adds	r3, r1, r3
     (y >= _height)           ||
 8001752:	2b00      	cmp	r3, #0
 8001754:	dc00      	bgt.n	8001758 <drawChar+0x64>
 8001756:	e0cf      	b.n	80018f8 <drawChar+0x204>
     ((y + 8 * size - 1) < 0))
 8001758:	1d3b      	adds	r3, r7, #4
 800175a:	2200      	movs	r2, #0
 800175c:	5e9a      	ldrsh	r2, [r3, r2]
 800175e:	183b      	adds	r3, r7, r0
 8001760:	781b      	ldrb	r3, [r3, #0]
 8001762:	00db      	lsls	r3, r3, #3
 8001764:	18d3      	adds	r3, r2, r3
     ((x + 5 * size - 1) < 0) ||
 8001766:	2b00      	cmp	r3, #0
 8001768:	dc00      	bgt.n	800176c <drawChar+0x78>
 800176a:	e0c5      	b.n	80018f8 <drawChar+0x204>
    return;

  for (i=0; i<6; i++ ) {
 800176c:	2300      	movs	r3, #0
 800176e:	613b      	str	r3, [r7, #16]
 8001770:	e0bd      	b.n	80018ee <drawChar+0x1fa>
    if ((i) == 5)
 8001772:	693b      	ldr	r3, [r7, #16]
 8001774:	2b05      	cmp	r3, #5
 8001776:	d104      	bne.n	8001782 <drawChar+0x8e>
      line = 0x0;
 8001778:	2317      	movs	r3, #23
 800177a:	18fb      	adds	r3, r7, r3
 800177c:	2200      	movs	r2, #0
 800177e:	701a      	strb	r2, [r3, #0]
 8001780:	e00b      	b.n	800179a <drawChar+0xa6>
    else
      line = Font[(c*5)+(i)];
 8001782:	1cfb      	adds	r3, r7, #3
 8001784:	781a      	ldrb	r2, [r3, #0]
 8001786:	0013      	movs	r3, r2
 8001788:	009b      	lsls	r3, r3, #2
 800178a:	189a      	adds	r2, r3, r2
 800178c:	693b      	ldr	r3, [r7, #16]
 800178e:	18d2      	adds	r2, r2, r3
 8001790:	2317      	movs	r3, #23
 8001792:	18fb      	adds	r3, r7, r3
 8001794:	495c      	ldr	r1, [pc, #368]	@ (8001908 <drawChar+0x214>)
 8001796:	5c8a      	ldrb	r2, [r1, r2]
 8001798:	701a      	strb	r2, [r3, #0]
    for (j = 0; j<8; j++) {
 800179a:	2300      	movs	r3, #0
 800179c:	60fb      	str	r3, [r7, #12]
 800179e:	e09f      	b.n	80018e0 <drawChar+0x1ec>
      if (line & 0x1) {
 80017a0:	2317      	movs	r3, #23
 80017a2:	18fb      	adds	r3, r7, r3
 80017a4:	781b      	ldrb	r3, [r3, #0]
 80017a6:	2201      	movs	r2, #1
 80017a8:	4013      	ands	r3, r2
 80017aa:	d043      	beq.n	8001834 <drawChar+0x140>
        if (size == 1)
 80017ac:	232c      	movs	r3, #44	@ 0x2c
 80017ae:	18fb      	adds	r3, r7, r3
 80017b0:	781b      	ldrb	r3, [r3, #0]
 80017b2:	2b01      	cmp	r3, #1
 80017b4:	d115      	bne.n	80017e2 <drawChar+0xee>
          writePixel(x+(i), y+(7-j), textColor);
 80017b6:	693b      	ldr	r3, [r7, #16]
 80017b8:	b29a      	uxth	r2, r3
 80017ba:	1dbb      	adds	r3, r7, #6
 80017bc:	881b      	ldrh	r3, [r3, #0]
 80017be:	18d3      	adds	r3, r2, r3
 80017c0:	b29b      	uxth	r3, r3
 80017c2:	b218      	sxth	r0, r3
 80017c4:	1d3b      	adds	r3, r7, #4
 80017c6:	881a      	ldrh	r2, [r3, #0]
 80017c8:	68fb      	ldr	r3, [r7, #12]
 80017ca:	b29b      	uxth	r3, r3
 80017cc:	1ad3      	subs	r3, r2, r3
 80017ce:	b29b      	uxth	r3, r3
 80017d0:	3307      	adds	r3, #7
 80017d2:	b29b      	uxth	r3, r3
 80017d4:	b219      	sxth	r1, r3
 80017d6:	003b      	movs	r3, r7
 80017d8:	881b      	ldrh	r3, [r3, #0]
 80017da:	001a      	movs	r2, r3
 80017dc:	f7ff ff08 	bl	80015f0 <writePixel>
 80017e0:	e075      	b.n	80018ce <drawChar+0x1da>
        else {
          fillRect(x+((i)*size), y+((7-j)*size), size, size, textColor);
 80017e2:	212c      	movs	r1, #44	@ 0x2c
 80017e4:	187b      	adds	r3, r7, r1
 80017e6:	781b      	ldrb	r3, [r3, #0]
 80017e8:	b29b      	uxth	r3, r3
 80017ea:	693a      	ldr	r2, [r7, #16]
 80017ec:	b292      	uxth	r2, r2
 80017ee:	4353      	muls	r3, r2
 80017f0:	b29a      	uxth	r2, r3
 80017f2:	1dbb      	adds	r3, r7, #6
 80017f4:	881b      	ldrh	r3, [r3, #0]
 80017f6:	18d3      	adds	r3, r2, r3
 80017f8:	b29b      	uxth	r3, r3
 80017fa:	b218      	sxth	r0, r3
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	2207      	movs	r2, #7
 8001800:	1ad3      	subs	r3, r2, r3
 8001802:	b29b      	uxth	r3, r3
 8001804:	000c      	movs	r4, r1
 8001806:	187a      	adds	r2, r7, r1
 8001808:	7812      	ldrb	r2, [r2, #0]
 800180a:	b292      	uxth	r2, r2
 800180c:	4353      	muls	r3, r2
 800180e:	b29a      	uxth	r2, r3
 8001810:	1d3b      	adds	r3, r7, #4
 8001812:	881b      	ldrh	r3, [r3, #0]
 8001814:	18d3      	adds	r3, r2, r3
 8001816:	b29b      	uxth	r3, r3
 8001818:	b219      	sxth	r1, r3
 800181a:	193b      	adds	r3, r7, r4
 800181c:	781b      	ldrb	r3, [r3, #0]
 800181e:	b21a      	sxth	r2, r3
 8001820:	193b      	adds	r3, r7, r4
 8001822:	781b      	ldrb	r3, [r3, #0]
 8001824:	b21c      	sxth	r4, r3
 8001826:	003b      	movs	r3, r7
 8001828:	881b      	ldrh	r3, [r3, #0]
 800182a:	9300      	str	r3, [sp, #0]
 800182c:	0023      	movs	r3, r4
 800182e:	f7ff feb9 	bl	80015a4 <fillRect>
 8001832:	e04c      	b.n	80018ce <drawChar+0x1da>
        }
      } else if (bgColor != textColor) {
 8001834:	2428      	movs	r4, #40	@ 0x28
 8001836:	193b      	adds	r3, r7, r4
 8001838:	0039      	movs	r1, r7
 800183a:	2200      	movs	r2, #0
 800183c:	5e9a      	ldrsh	r2, [r3, r2]
 800183e:	2300      	movs	r3, #0
 8001840:	5ecb      	ldrsh	r3, [r1, r3]
 8001842:	429a      	cmp	r2, r3
 8001844:	d043      	beq.n	80018ce <drawChar+0x1da>
        if (size == 1) // default size
 8001846:	232c      	movs	r3, #44	@ 0x2c
 8001848:	18fb      	adds	r3, r7, r3
 800184a:	781b      	ldrb	r3, [r3, #0]
 800184c:	2b01      	cmp	r3, #1
 800184e:	d115      	bne.n	800187c <drawChar+0x188>
          writePixel(x+(i), y+(7-j), bgColor);
 8001850:	693b      	ldr	r3, [r7, #16]
 8001852:	b29a      	uxth	r2, r3
 8001854:	1dbb      	adds	r3, r7, #6
 8001856:	881b      	ldrh	r3, [r3, #0]
 8001858:	18d3      	adds	r3, r2, r3
 800185a:	b29b      	uxth	r3, r3
 800185c:	b218      	sxth	r0, r3
 800185e:	1d3b      	adds	r3, r7, #4
 8001860:	881a      	ldrh	r2, [r3, #0]
 8001862:	68fb      	ldr	r3, [r7, #12]
 8001864:	b29b      	uxth	r3, r3
 8001866:	1ad3      	subs	r3, r2, r3
 8001868:	b29b      	uxth	r3, r3
 800186a:	3307      	adds	r3, #7
 800186c:	b29b      	uxth	r3, r3
 800186e:	b219      	sxth	r1, r3
 8001870:	193b      	adds	r3, r7, r4
 8001872:	881b      	ldrh	r3, [r3, #0]
 8001874:	001a      	movs	r2, r3
 8001876:	f7ff febb 	bl	80015f0 <writePixel>
 800187a:	e028      	b.n	80018ce <drawChar+0x1da>
        else {  // big size
          fillRect(x+(i)*size, y+(7-j)*size, size, size, bgColor);
 800187c:	212c      	movs	r1, #44	@ 0x2c
 800187e:	187b      	adds	r3, r7, r1
 8001880:	781b      	ldrb	r3, [r3, #0]
 8001882:	b29b      	uxth	r3, r3
 8001884:	693a      	ldr	r2, [r7, #16]
 8001886:	b292      	uxth	r2, r2
 8001888:	4353      	muls	r3, r2
 800188a:	b29a      	uxth	r2, r3
 800188c:	1dbb      	adds	r3, r7, #6
 800188e:	881b      	ldrh	r3, [r3, #0]
 8001890:	18d3      	adds	r3, r2, r3
 8001892:	b29b      	uxth	r3, r3
 8001894:	b218      	sxth	r0, r3
 8001896:	68fb      	ldr	r3, [r7, #12]
 8001898:	2207      	movs	r2, #7
 800189a:	1ad3      	subs	r3, r2, r3
 800189c:	b29b      	uxth	r3, r3
 800189e:	000c      	movs	r4, r1
 80018a0:	187a      	adds	r2, r7, r1
 80018a2:	7812      	ldrb	r2, [r2, #0]
 80018a4:	b292      	uxth	r2, r2
 80018a6:	4353      	muls	r3, r2
 80018a8:	b29a      	uxth	r2, r3
 80018aa:	1d3b      	adds	r3, r7, #4
 80018ac:	881b      	ldrh	r3, [r3, #0]
 80018ae:	18d3      	adds	r3, r2, r3
 80018b0:	b29b      	uxth	r3, r3
 80018b2:	b219      	sxth	r1, r3
 80018b4:	193b      	adds	r3, r7, r4
 80018b6:	781b      	ldrb	r3, [r3, #0]
 80018b8:	b21a      	sxth	r2, r3
 80018ba:	193b      	adds	r3, r7, r4
 80018bc:	781b      	ldrb	r3, [r3, #0]
 80018be:	b21c      	sxth	r4, r3
 80018c0:	2328      	movs	r3, #40	@ 0x28
 80018c2:	18fb      	adds	r3, r7, r3
 80018c4:	881b      	ldrh	r3, [r3, #0]
 80018c6:	9300      	str	r3, [sp, #0]
 80018c8:	0023      	movs	r3, r4
 80018ca:	f7ff fe6b 	bl	80015a4 <fillRect>
        }
      }
      line >>= 1;
 80018ce:	2217      	movs	r2, #23
 80018d0:	18bb      	adds	r3, r7, r2
 80018d2:	18ba      	adds	r2, r7, r2
 80018d4:	7812      	ldrb	r2, [r2, #0]
 80018d6:	0852      	lsrs	r2, r2, #1
 80018d8:	701a      	strb	r2, [r3, #0]
    for (j = 0; j<8; j++) {
 80018da:	68fb      	ldr	r3, [r7, #12]
 80018dc:	3301      	adds	r3, #1
 80018de:	60fb      	str	r3, [r7, #12]
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	2b07      	cmp	r3, #7
 80018e4:	dc00      	bgt.n	80018e8 <drawChar+0x1f4>
 80018e6:	e75b      	b.n	80017a0 <drawChar+0xac>
  for (i=0; i<6; i++ ) {
 80018e8:	693b      	ldr	r3, [r7, #16]
 80018ea:	3301      	adds	r3, #1
 80018ec:	613b      	str	r3, [r7, #16]
 80018ee:	693b      	ldr	r3, [r7, #16]
 80018f0:	2b05      	cmp	r3, #5
 80018f2:	dc00      	bgt.n	80018f6 <drawChar+0x202>
 80018f4:	e73d      	b.n	8001772 <drawChar+0x7e>
 80018f6:	e000      	b.n	80018fa <drawChar+0x206>
    return;
 80018f8:	46c0      	nop			@ (mov r8, r8)
    }
  }
}
 80018fa:	46bd      	mov	sp, r7
 80018fc:	b006      	add	sp, #24
 80018fe:	bdb0      	pop	{r4, r5, r7, pc}
 8001900:	2000056c 	.word	0x2000056c
 8001904:	2000056e 	.word	0x2000056e
 8001908:	0800960c 	.word	0x0800960c

0800190c <fillScreen>:
        if(a > b) _swap_int16_t(a,b);
        drawFastHLine(a, y, b-a+1, color);
    }
}

void fillScreen(uint16_t color) {
 800190c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800190e:	b091      	sub	sp, #68	@ 0x44
 8001910:	af04      	add	r7, sp, #16
 8001912:	231e      	movs	r3, #30
 8001914:	18f9      	adds	r1, r7, r3
 8001916:	8008      	strh	r0, [r1, #0]
 8001918:	4669      	mov	r1, sp
 800191a:	000e      	movs	r6, r1
    uint16_t pallette[] = {color};
 800191c:	210c      	movs	r1, #12
 800191e:	2318      	movs	r3, #24
 8001920:	18cb      	adds	r3, r1, r3
 8001922:	19d9      	adds	r1, r3, r7
 8001924:	231e      	movs	r3, #30
 8001926:	18f8      	adds	r0, r7, r3
 8001928:	8800      	ldrh	r0, [r0, #0]
 800192a:	8008      	strh	r0, [r1, #0]
    uint16_t pixels[_width*_height][2];
 800192c:	492f      	ldr	r1, [pc, #188]	@ (80019ec <fillScreen+0xe0>)
 800192e:	2300      	movs	r3, #0
 8001930:	5ec9      	ldrsh	r1, [r1, r3]
 8001932:	0008      	movs	r0, r1
 8001934:	492e      	ldr	r1, [pc, #184]	@ (80019f0 <fillScreen+0xe4>)
 8001936:	2300      	movs	r3, #0
 8001938:	5ec9      	ldrsh	r1, [r1, r3]
 800193a:	4341      	muls	r1, r0
 800193c:	1e48      	subs	r0, r1, #1
 800193e:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8001940:	0008      	movs	r0, r1
 8001942:	6138      	str	r0, [r7, #16]
 8001944:	2000      	movs	r0, #0
 8001946:	6178      	str	r0, [r7, #20]
 8001948:	693a      	ldr	r2, [r7, #16]
 800194a:	697b      	ldr	r3, [r7, #20]
 800194c:	0010      	movs	r0, r2
 800194e:	0ec0      	lsrs	r0, r0, #27
 8001950:	613a      	str	r2, [r7, #16]
 8001952:	617b      	str	r3, [r7, #20]
 8001954:	015d      	lsls	r5, r3, #5
 8001956:	4305      	orrs	r5, r0
 8001958:	693b      	ldr	r3, [r7, #16]
 800195a:	015c      	lsls	r4, r3, #5
 800195c:	0008      	movs	r0, r1
 800195e:	6038      	str	r0, [r7, #0]
 8001960:	2000      	movs	r0, #0
 8001962:	6078      	str	r0, [r7, #4]
 8001964:	683c      	ldr	r4, [r7, #0]
 8001966:	687d      	ldr	r5, [r7, #4]
 8001968:	0023      	movs	r3, r4
 800196a:	0ed8      	lsrs	r0, r3, #27
 800196c:	002b      	movs	r3, r5
 800196e:	015b      	lsls	r3, r3, #5
 8001970:	60fb      	str	r3, [r7, #12]
 8001972:	68fb      	ldr	r3, [r7, #12]
 8001974:	4303      	orrs	r3, r0
 8001976:	60fb      	str	r3, [r7, #12]
 8001978:	0023      	movs	r3, r4
 800197a:	015b      	lsls	r3, r3, #5
 800197c:	60bb      	str	r3, [r7, #8]
 800197e:	000b      	movs	r3, r1
 8001980:	009b      	lsls	r3, r3, #2
 8001982:	3307      	adds	r3, #7
 8001984:	08db      	lsrs	r3, r3, #3
 8001986:	00db      	lsls	r3, r3, #3
 8001988:	466a      	mov	r2, sp
 800198a:	1ad3      	subs	r3, r2, r3
 800198c:	469d      	mov	sp, r3
 800198e:	ab04      	add	r3, sp, #16
 8001990:	3301      	adds	r3, #1
 8001992:	085b      	lsrs	r3, r3, #1
 8001994:	005b      	lsls	r3, r3, #1
 8001996:	62bb      	str	r3, [r7, #40]	@ 0x28

    pixels[0][0] = 0;
 8001998:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800199a:	2200      	movs	r2, #0
 800199c:	801a      	strh	r2, [r3, #0]
    pixels[0][1] = _width*_height;
 800199e:	4b13      	ldr	r3, [pc, #76]	@ (80019ec <fillScreen+0xe0>)
 80019a0:	2200      	movs	r2, #0
 80019a2:	5e9b      	ldrsh	r3, [r3, r2]
 80019a4:	b29b      	uxth	r3, r3
 80019a6:	4a12      	ldr	r2, [pc, #72]	@ (80019f0 <fillScreen+0xe4>)
 80019a8:	2000      	movs	r0, #0
 80019aa:	5e12      	ldrsh	r2, [r2, r0]
 80019ac:	b292      	uxth	r2, r2
 80019ae:	4353      	muls	r3, r2
 80019b0:	b29a      	uxth	r2, r3
 80019b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80019b4:	805a      	strh	r2, [r3, #2]
    drawImage(pixels, pallette, 0, 0, _width, _height, 1);
 80019b6:	4b0d      	ldr	r3, [pc, #52]	@ (80019ec <fillScreen+0xe0>)
 80019b8:	2200      	movs	r2, #0
 80019ba:	5e9b      	ldrsh	r3, [r3, r2]
 80019bc:	b29b      	uxth	r3, r3
 80019be:	4a0c      	ldr	r2, [pc, #48]	@ (80019f0 <fillScreen+0xe4>)
 80019c0:	2000      	movs	r0, #0
 80019c2:	5e12      	ldrsh	r2, [r2, r0]
 80019c4:	b292      	uxth	r2, r2
 80019c6:	210c      	movs	r1, #12
 80019c8:	2018      	movs	r0, #24
 80019ca:	1809      	adds	r1, r1, r0
 80019cc:	19c9      	adds	r1, r1, r7
 80019ce:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80019d0:	2401      	movs	r4, #1
 80019d2:	9402      	str	r4, [sp, #8]
 80019d4:	9201      	str	r2, [sp, #4]
 80019d6:	9300      	str	r3, [sp, #0]
 80019d8:	2300      	movs	r3, #0
 80019da:	2200      	movs	r2, #0
 80019dc:	f000 f80a 	bl	80019f4 <drawImage>
 80019e0:	46b5      	mov	sp, r6
	//fillRect(0, 0, _width, _height, color);
}
 80019e2:	46c0      	nop			@ (mov r8, r8)
 80019e4:	46bd      	mov	sp, r7
 80019e6:	b00d      	add	sp, #52	@ 0x34
 80019e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80019ea:	46c0      	nop			@ (mov r8, r8)
 80019ec:	2000056c 	.word	0x2000056c
 80019f0:	2000056e 	.word	0x2000056e

080019f4 <drawImage>:

void drawImage(uint16_t image[][2], uint16_t palette[], uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t c)
{
 80019f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80019f6:	46c6      	mov	lr, r8
 80019f8:	b500      	push	{lr}
 80019fa:	b092      	sub	sp, #72	@ 0x48
 80019fc:	af02      	add	r7, sp, #8
 80019fe:	6278      	str	r0, [r7, #36]	@ 0x24
 8001a00:	6239      	str	r1, [r7, #32]
 8001a02:	0019      	movs	r1, r3
 8001a04:	231e      	movs	r3, #30
 8001a06:	18fb      	adds	r3, r7, r3
 8001a08:	801a      	strh	r2, [r3, #0]
 8001a0a:	231c      	movs	r3, #28
 8001a0c:	18fb      	adds	r3, r7, r3
 8001a0e:	1c0a      	adds	r2, r1, #0
 8001a10:	801a      	strh	r2, [r3, #0]
 8001a12:	466b      	mov	r3, sp
 8001a14:	4698      	mov	r8, r3
	uint16_t i;
	uint16_t j;
	uint16_t totalInd =0;
 8001a16:	2322      	movs	r3, #34	@ 0x22
 8001a18:	2118      	movs	r1, #24
 8001a1a:	185b      	adds	r3, r3, r1
 8001a1c:	19db      	adds	r3, r3, r7
 8001a1e:	2200      	movs	r2, #0
 8001a20:	801a      	strh	r2, [r3, #0]
	uint16_t ind;
	uint16_t count;
	uint16_t bufffer[w*h];
 8001a22:	2340      	movs	r3, #64	@ 0x40
 8001a24:	185b      	adds	r3, r3, r1
 8001a26:	19db      	adds	r3, r3, r7
 8001a28:	881b      	ldrh	r3, [r3, #0]
 8001a2a:	2244      	movs	r2, #68	@ 0x44
 8001a2c:	1852      	adds	r2, r2, r1
 8001a2e:	19d2      	adds	r2, r2, r7
 8001a30:	8812      	ldrh	r2, [r2, #0]
 8001a32:	4353      	muls	r3, r2
 8001a34:	1e5a      	subs	r2, r3, #1
 8001a36:	637a      	str	r2, [r7, #52]	@ 0x34
 8001a38:	001a      	movs	r2, r3
 8001a3a:	60ba      	str	r2, [r7, #8]
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	60fa      	str	r2, [r7, #12]
 8001a40:	68b8      	ldr	r0, [r7, #8]
 8001a42:	68f9      	ldr	r1, [r7, #12]
 8001a44:	0002      	movs	r2, r0
 8001a46:	0f12      	lsrs	r2, r2, #28
 8001a48:	000e      	movs	r6, r1
 8001a4a:	0136      	lsls	r6, r6, #4
 8001a4c:	617e      	str	r6, [r7, #20]
 8001a4e:	697e      	ldr	r6, [r7, #20]
 8001a50:	4316      	orrs	r6, r2
 8001a52:	617e      	str	r6, [r7, #20]
 8001a54:	0002      	movs	r2, r0
 8001a56:	0112      	lsls	r2, r2, #4
 8001a58:	613a      	str	r2, [r7, #16]
 8001a5a:	001a      	movs	r2, r3
 8001a5c:	603a      	str	r2, [r7, #0]
 8001a5e:	2200      	movs	r2, #0
 8001a60:	607a      	str	r2, [r7, #4]
 8001a62:	6838      	ldr	r0, [r7, #0]
 8001a64:	6879      	ldr	r1, [r7, #4]
 8001a66:	0002      	movs	r2, r0
 8001a68:	0f12      	lsrs	r2, r2, #28
 8001a6a:	000e      	movs	r6, r1
 8001a6c:	0135      	lsls	r5, r6, #4
 8001a6e:	4315      	orrs	r5, r2
 8001a70:	0002      	movs	r2, r0
 8001a72:	0114      	lsls	r4, r2, #4
 8001a74:	005b      	lsls	r3, r3, #1
 8001a76:	3307      	adds	r3, #7
 8001a78:	08db      	lsrs	r3, r3, #3
 8001a7a:	00db      	lsls	r3, r3, #3
 8001a7c:	466a      	mov	r2, sp
 8001a7e:	1ad3      	subs	r3, r2, r3
 8001a80:	469d      	mov	sp, r3
 8001a82:	ab02      	add	r3, sp, #8
 8001a84:	3301      	adds	r3, #1
 8001a86:	085b      	lsrs	r3, r3, #1
 8001a88:	005b      	lsls	r3, r3, #1
 8001a8a:	633b      	str	r3, [r7, #48]	@ 0x30
for(i=0; i<c; i++)
 8001a8c:	2326      	movs	r3, #38	@ 0x26
 8001a8e:	2118      	movs	r1, #24
 8001a90:	185b      	adds	r3, r3, r1
 8001a92:	19db      	adds	r3, r3, r7
 8001a94:	2200      	movs	r2, #0
 8001a96:	801a      	strh	r2, [r3, #0]
 8001a98:	e04d      	b.n	8001b36 <drawImage+0x142>
{
	ind = image[i][0];
 8001a9a:	2126      	movs	r1, #38	@ 0x26
 8001a9c:	2018      	movs	r0, #24
 8001a9e:	180b      	adds	r3, r1, r0
 8001aa0:	19db      	adds	r3, r3, r7
 8001aa2:	881b      	ldrh	r3, [r3, #0]
 8001aa4:	009b      	lsls	r3, r3, #2
 8001aa6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001aa8:	18d2      	adds	r2, r2, r3
 8001aaa:	2316      	movs	r3, #22
 8001aac:	181b      	adds	r3, r3, r0
 8001aae:	19db      	adds	r3, r3, r7
 8001ab0:	8812      	ldrh	r2, [r2, #0]
 8001ab2:	801a      	strh	r2, [r3, #0]
	count = image[i][1];
 8001ab4:	180b      	adds	r3, r1, r0
 8001ab6:	19db      	adds	r3, r3, r7
 8001ab8:	881b      	ldrh	r3, [r3, #0]
 8001aba:	009b      	lsls	r3, r3, #2
 8001abc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001abe:	18d2      	adds	r2, r2, r3
 8001ac0:	2314      	movs	r3, #20
 8001ac2:	181b      	adds	r3, r3, r0
 8001ac4:	19db      	adds	r3, r3, r7
 8001ac6:	8852      	ldrh	r2, [r2, #2]
 8001ac8:	801a      	strh	r2, [r3, #0]
	for(j=0; j<count; j++)
 8001aca:	2324      	movs	r3, #36	@ 0x24
 8001acc:	181b      	adds	r3, r3, r0
 8001ace:	19db      	adds	r3, r3, r7
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	801a      	strh	r2, [r3, #0]
 8001ad4:	e01c      	b.n	8001b10 <drawImage+0x11c>
	{
		bufffer[totalInd++] = palette[ind];
 8001ad6:	2316      	movs	r3, #22
 8001ad8:	2418      	movs	r4, #24
 8001ada:	191b      	adds	r3, r3, r4
 8001adc:	19db      	adds	r3, r3, r7
 8001ade:	881b      	ldrh	r3, [r3, #0]
 8001ae0:	005b      	lsls	r3, r3, #1
 8001ae2:	6a3a      	ldr	r2, [r7, #32]
 8001ae4:	18d2      	adds	r2, r2, r3
 8001ae6:	2122      	movs	r1, #34	@ 0x22
 8001ae8:	190b      	adds	r3, r1, r4
 8001aea:	19db      	adds	r3, r3, r7
 8001aec:	881b      	ldrh	r3, [r3, #0]
 8001aee:	1909      	adds	r1, r1, r4
 8001af0:	19c9      	adds	r1, r1, r7
 8001af2:	1c58      	adds	r0, r3, #1
 8001af4:	8008      	strh	r0, [r1, #0]
 8001af6:	0018      	movs	r0, r3
 8001af8:	8811      	ldrh	r1, [r2, #0]
 8001afa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001afc:	0042      	lsls	r2, r0, #1
 8001afe:	52d1      	strh	r1, [r2, r3]
	for(j=0; j<count; j++)
 8001b00:	2124      	movs	r1, #36	@ 0x24
 8001b02:	190b      	adds	r3, r1, r4
 8001b04:	19db      	adds	r3, r3, r7
 8001b06:	881a      	ldrh	r2, [r3, #0]
 8001b08:	190b      	adds	r3, r1, r4
 8001b0a:	19db      	adds	r3, r3, r7
 8001b0c:	3201      	adds	r2, #1
 8001b0e:	801a      	strh	r2, [r3, #0]
 8001b10:	2324      	movs	r3, #36	@ 0x24
 8001b12:	2018      	movs	r0, #24
 8001b14:	181b      	adds	r3, r3, r0
 8001b16:	19da      	adds	r2, r3, r7
 8001b18:	2314      	movs	r3, #20
 8001b1a:	181b      	adds	r3, r3, r0
 8001b1c:	19db      	adds	r3, r3, r7
 8001b1e:	8812      	ldrh	r2, [r2, #0]
 8001b20:	881b      	ldrh	r3, [r3, #0]
 8001b22:	429a      	cmp	r2, r3
 8001b24:	d3d7      	bcc.n	8001ad6 <drawImage+0xe2>
for(i=0; i<c; i++)
 8001b26:	2126      	movs	r1, #38	@ 0x26
 8001b28:	180b      	adds	r3, r1, r0
 8001b2a:	19db      	adds	r3, r3, r7
 8001b2c:	881a      	ldrh	r2, [r3, #0]
 8001b2e:	180b      	adds	r3, r1, r0
 8001b30:	19db      	adds	r3, r3, r7
 8001b32:	3201      	adds	r2, #1
 8001b34:	801a      	strh	r2, [r3, #0]
 8001b36:	2326      	movs	r3, #38	@ 0x26
 8001b38:	2118      	movs	r1, #24
 8001b3a:	185b      	adds	r3, r3, r1
 8001b3c:	19da      	adds	r2, r3, r7
 8001b3e:	2348      	movs	r3, #72	@ 0x48
 8001b40:	185b      	adds	r3, r3, r1
 8001b42:	19db      	adds	r3, r3, r7
 8001b44:	8812      	ldrh	r2, [r2, #0]
 8001b46:	881b      	ldrh	r3, [r3, #0]
 8001b48:	429a      	cmp	r2, r3
 8001b4a:	d3a6      	bcc.n	8001a9a <drawImage+0xa6>
	}
}
ST7735_DrawImage(x, y, w, h, bufffer);
 8001b4c:	2344      	movs	r3, #68	@ 0x44
 8001b4e:	185b      	adds	r3, r3, r1
 8001b50:	19db      	adds	r3, r3, r7
 8001b52:	881c      	ldrh	r4, [r3, #0]
 8001b54:	2340      	movs	r3, #64	@ 0x40
 8001b56:	185b      	adds	r3, r3, r1
 8001b58:	19db      	adds	r3, r3, r7
 8001b5a:	881a      	ldrh	r2, [r3, #0]
 8001b5c:	231c      	movs	r3, #28
 8001b5e:	18fb      	adds	r3, r7, r3
 8001b60:	8819      	ldrh	r1, [r3, #0]
 8001b62:	231e      	movs	r3, #30
 8001b64:	18fb      	adds	r3, r7, r3
 8001b66:	8818      	ldrh	r0, [r3, #0]
 8001b68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001b6a:	9300      	str	r3, [sp, #0]
 8001b6c:	0023      	movs	r3, r4
 8001b6e:	f000 fadd 	bl	800212c <ST7735_DrawImage>
 8001b72:	46c5      	mov	sp, r8
}
 8001b74:	46c0      	nop			@ (mov r8, r8)
 8001b76:	46bd      	mov	sp, r7
 8001b78:	b010      	add	sp, #64	@ 0x40
 8001b7a:	bc80      	pop	{r7}
 8001b7c:	46b8      	mov	r8, r7
 8001b7e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001b80 <ST7735_Select>:
      10,                     //     10 ms delay
    ST7735_DISPON ,    DELAY, //  4: Main screen turn on, no args w/delay
      100 };                  //     100 ms delay

void ST7735_Select()
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_RESET);
 8001b84:	23a0      	movs	r3, #160	@ 0xa0
 8001b86:	05db      	lsls	r3, r3, #23
 8001b88:	2200      	movs	r2, #0
 8001b8a:	2120      	movs	r1, #32
 8001b8c:	0018      	movs	r0, r3
 8001b8e:	f002 fa29 	bl	8003fe4 <HAL_GPIO_WritePin>
}
 8001b92:	46c0      	nop			@ (mov r8, r8)
 8001b94:	46bd      	mov	sp, r7
 8001b96:	bd80      	pop	{r7, pc}

08001b98 <ST7735_Unselect>:

void ST7735_Unselect()
{
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_SET);
 8001b9c:	23a0      	movs	r3, #160	@ 0xa0
 8001b9e:	05db      	lsls	r3, r3, #23
 8001ba0:	2201      	movs	r2, #1
 8001ba2:	2120      	movs	r1, #32
 8001ba4:	0018      	movs	r0, r3
 8001ba6:	f002 fa1d 	bl	8003fe4 <HAL_GPIO_WritePin>
}
 8001baa:	46c0      	nop			@ (mov r8, r8)
 8001bac:	46bd      	mov	sp, r7
 8001bae:	bd80      	pop	{r7, pc}

08001bb0 <ST7735_Reset>:

void ST7735_Reset()
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(RST_PORT, RST_PIN, GPIO_PIN_RESET);
 8001bb4:	23a0      	movs	r3, #160	@ 0xa0
 8001bb6:	05db      	lsls	r3, r3, #23
 8001bb8:	2200      	movs	r2, #0
 8001bba:	2108      	movs	r1, #8
 8001bbc:	0018      	movs	r0, r3
 8001bbe:	f002 fa11 	bl	8003fe4 <HAL_GPIO_WritePin>
    HAL_Delay(5);
 8001bc2:	2005      	movs	r0, #5
 8001bc4:	f001 ff8a 	bl	8003adc <HAL_Delay>
    HAL_GPIO_WritePin(RST_PORT, RST_PIN, GPIO_PIN_SET);
 8001bc8:	23a0      	movs	r3, #160	@ 0xa0
 8001bca:	05db      	lsls	r3, r3, #23
 8001bcc:	2201      	movs	r2, #1
 8001bce:	2108      	movs	r1, #8
 8001bd0:	0018      	movs	r0, r3
 8001bd2:	f002 fa07 	bl	8003fe4 <HAL_GPIO_WritePin>
}
 8001bd6:	46c0      	nop			@ (mov r8, r8)
 8001bd8:	46bd      	mov	sp, r7
 8001bda:	bd80      	pop	{r7, pc}

08001bdc <ST7735_WriteCommand>:

  void ST7735_WriteCommand(uint8_t cmd)
  {
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b082      	sub	sp, #8
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	0002      	movs	r2, r0
 8001be4:	1dfb      	adds	r3, r7, #7
 8001be6:	701a      	strb	r2, [r3, #0]
    HAL_GPIO_WritePin(DC_PORT, DC_PIN, GPIO_PIN_RESET);
 8001be8:	23a0      	movs	r3, #160	@ 0xa0
 8001bea:	05db      	lsls	r3, r3, #23
 8001bec:	2200      	movs	r2, #0
 8001bee:	2110      	movs	r1, #16
 8001bf0:	0018      	movs	r0, r3
 8001bf2:	f002 f9f7 	bl	8003fe4 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7735_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 8001bf6:	2301      	movs	r3, #1
 8001bf8:	425b      	negs	r3, r3
 8001bfa:	1df9      	adds	r1, r7, #7
 8001bfc:	4803      	ldr	r0, [pc, #12]	@ (8001c0c <ST7735_WriteCommand+0x30>)
 8001bfe:	2201      	movs	r2, #1
 8001c00:	f004 fdb4 	bl	800676c <HAL_SPI_Transmit>
}
 8001c04:	46c0      	nop			@ (mov r8, r8)
 8001c06:	46bd      	mov	sp, r7
 8001c08:	b002      	add	sp, #8
 8001c0a:	bd80      	pop	{r7, pc}
 8001c0c:	20000744 	.word	0x20000744

08001c10 <ST7735_WriteData>:

void ST7735_WriteData(uint8_t* buff, size_t buff_size)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b082      	sub	sp, #8
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
 8001c18:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(DC_PORT, DC_PIN, GPIO_PIN_SET);
 8001c1a:	23a0      	movs	r3, #160	@ 0xa0
 8001c1c:	05db      	lsls	r3, r3, #23
 8001c1e:	2201      	movs	r2, #1
 8001c20:	2110      	movs	r1, #16
 8001c22:	0018      	movs	r0, r3
 8001c24:	f002 f9de 	bl	8003fe4 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7735_SPI_PORT, buff, buff_size, HAL_MAX_DELAY);
 8001c28:	683b      	ldr	r3, [r7, #0]
 8001c2a:	b29a      	uxth	r2, r3
 8001c2c:	2301      	movs	r3, #1
 8001c2e:	425b      	negs	r3, r3
 8001c30:	6879      	ldr	r1, [r7, #4]
 8001c32:	4803      	ldr	r0, [pc, #12]	@ (8001c40 <ST7735_WriteData+0x30>)
 8001c34:	f004 fd9a 	bl	800676c <HAL_SPI_Transmit>
}
 8001c38:	46c0      	nop			@ (mov r8, r8)
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	b002      	add	sp, #8
 8001c3e:	bd80      	pop	{r7, pc}
 8001c40:	20000744 	.word	0x20000744

08001c44 <DisplayInit>:

void DisplayInit(const uint8_t *addr)
{
 8001c44:	b590      	push	{r4, r7, lr}
 8001c46:	b085      	sub	sp, #20
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	6078      	str	r0, [r7, #4]
    uint8_t numCommands, numArgs;
    uint16_t ms;

    numCommands = *addr++;
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	1c5a      	adds	r2, r3, #1
 8001c50:	607a      	str	r2, [r7, #4]
 8001c52:	220f      	movs	r2, #15
 8001c54:	18ba      	adds	r2, r7, r2
 8001c56:	781b      	ldrb	r3, [r3, #0]
 8001c58:	7013      	strb	r3, [r2, #0]
    while(numCommands--) {
 8001c5a:	e04a      	b.n	8001cf2 <DisplayInit+0xae>
        uint8_t cmd = *addr++;
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	1c5a      	adds	r2, r3, #1
 8001c60:	607a      	str	r2, [r7, #4]
 8001c62:	210b      	movs	r1, #11
 8001c64:	187a      	adds	r2, r7, r1
 8001c66:	781b      	ldrb	r3, [r3, #0]
 8001c68:	7013      	strb	r3, [r2, #0]
        ST7735_WriteCommand(cmd);
 8001c6a:	187b      	adds	r3, r7, r1
 8001c6c:	781b      	ldrb	r3, [r3, #0]
 8001c6e:	0018      	movs	r0, r3
 8001c70:	f7ff ffb4 	bl	8001bdc <ST7735_WriteCommand>

        numArgs = *addr++;
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	1c5a      	adds	r2, r3, #1
 8001c78:	607a      	str	r2, [r7, #4]
 8001c7a:	200a      	movs	r0, #10
 8001c7c:	183a      	adds	r2, r7, r0
 8001c7e:	781b      	ldrb	r3, [r3, #0]
 8001c80:	7013      	strb	r3, [r2, #0]
        // If high bit set, delay follows args
        ms = numArgs & DELAY;
 8001c82:	183b      	adds	r3, r7, r0
 8001c84:	781b      	ldrb	r3, [r3, #0]
 8001c86:	b29a      	uxth	r2, r3
 8001c88:	230c      	movs	r3, #12
 8001c8a:	18fb      	adds	r3, r7, r3
 8001c8c:	2180      	movs	r1, #128	@ 0x80
 8001c8e:	400a      	ands	r2, r1
 8001c90:	801a      	strh	r2, [r3, #0]
        numArgs &= ~DELAY;
 8001c92:	183b      	adds	r3, r7, r0
 8001c94:	183a      	adds	r2, r7, r0
 8001c96:	7812      	ldrb	r2, [r2, #0]
 8001c98:	217f      	movs	r1, #127	@ 0x7f
 8001c9a:	400a      	ands	r2, r1
 8001c9c:	701a      	strb	r2, [r3, #0]
        if(numArgs) {
 8001c9e:	183b      	adds	r3, r7, r0
 8001ca0:	781b      	ldrb	r3, [r3, #0]
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d00c      	beq.n	8001cc0 <DisplayInit+0x7c>
            ST7735_WriteData((uint8_t*)addr, numArgs);
 8001ca6:	0004      	movs	r4, r0
 8001ca8:	183b      	adds	r3, r7, r0
 8001caa:	781a      	ldrb	r2, [r3, #0]
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	0011      	movs	r1, r2
 8001cb0:	0018      	movs	r0, r3
 8001cb2:	f7ff ffad 	bl	8001c10 <ST7735_WriteData>
            addr += numArgs;
 8001cb6:	193b      	adds	r3, r7, r4
 8001cb8:	781b      	ldrb	r3, [r3, #0]
 8001cba:	687a      	ldr	r2, [r7, #4]
 8001cbc:	18d3      	adds	r3, r2, r3
 8001cbe:	607b      	str	r3, [r7, #4]
        }

        if(ms) {
 8001cc0:	210c      	movs	r1, #12
 8001cc2:	187b      	adds	r3, r7, r1
 8001cc4:	881b      	ldrh	r3, [r3, #0]
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d013      	beq.n	8001cf2 <DisplayInit+0xae>
            ms = *addr++;
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	1c5a      	adds	r2, r3, #1
 8001cce:	607a      	str	r2, [r7, #4]
 8001cd0:	781a      	ldrb	r2, [r3, #0]
 8001cd2:	187b      	adds	r3, r7, r1
 8001cd4:	801a      	strh	r2, [r3, #0]
            if(ms == 255) ms = 500;
 8001cd6:	187b      	adds	r3, r7, r1
 8001cd8:	881b      	ldrh	r3, [r3, #0]
 8001cda:	2bff      	cmp	r3, #255	@ 0xff
 8001cdc:	d103      	bne.n	8001ce6 <DisplayInit+0xa2>
 8001cde:	187b      	adds	r3, r7, r1
 8001ce0:	22fa      	movs	r2, #250	@ 0xfa
 8001ce2:	0052      	lsls	r2, r2, #1
 8001ce4:	801a      	strh	r2, [r3, #0]
            HAL_Delay(ms);
 8001ce6:	230c      	movs	r3, #12
 8001ce8:	18fb      	adds	r3, r7, r3
 8001cea:	881b      	ldrh	r3, [r3, #0]
 8001cec:	0018      	movs	r0, r3
 8001cee:	f001 fef5 	bl	8003adc <HAL_Delay>
    while(numCommands--) {
 8001cf2:	220f      	movs	r2, #15
 8001cf4:	18bb      	adds	r3, r7, r2
 8001cf6:	781b      	ldrb	r3, [r3, #0]
 8001cf8:	18ba      	adds	r2, r7, r2
 8001cfa:	1e59      	subs	r1, r3, #1
 8001cfc:	7011      	strb	r1, [r2, #0]
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d1ac      	bne.n	8001c5c <DisplayInit+0x18>
        }
    }
}
 8001d02:	46c0      	nop			@ (mov r8, r8)
 8001d04:	46c0      	nop			@ (mov r8, r8)
 8001d06:	46bd      	mov	sp, r7
 8001d08:	b005      	add	sp, #20
 8001d0a:	bd90      	pop	{r4, r7, pc}

08001d0c <ST7735_SetAddressWindow>:

void ST7735_SetAddressWindow(uint8_t x0, uint8_t y0, uint8_t x1, uint8_t y1)
{
 8001d0c:	b5b0      	push	{r4, r5, r7, lr}
 8001d0e:	b084      	sub	sp, #16
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	0005      	movs	r5, r0
 8001d14:	000c      	movs	r4, r1
 8001d16:	0010      	movs	r0, r2
 8001d18:	0019      	movs	r1, r3
 8001d1a:	1dfb      	adds	r3, r7, #7
 8001d1c:	1c2a      	adds	r2, r5, #0
 8001d1e:	701a      	strb	r2, [r3, #0]
 8001d20:	1dbb      	adds	r3, r7, #6
 8001d22:	1c22      	adds	r2, r4, #0
 8001d24:	701a      	strb	r2, [r3, #0]
 8001d26:	1d7b      	adds	r3, r7, #5
 8001d28:	1c02      	adds	r2, r0, #0
 8001d2a:	701a      	strb	r2, [r3, #0]
 8001d2c:	1d3b      	adds	r3, r7, #4
 8001d2e:	1c0a      	adds	r2, r1, #0
 8001d30:	701a      	strb	r2, [r3, #0]
    // column address set
    ST7735_WriteCommand(ST7735_CASET);
 8001d32:	202a      	movs	r0, #42	@ 0x2a
 8001d34:	f7ff ff52 	bl	8001bdc <ST7735_WriteCommand>
    uint8_t data[] = { 0x00, x0 + _xstart, 0x00, x1 + _xstart };
 8001d38:	210c      	movs	r1, #12
 8001d3a:	187b      	adds	r3, r7, r1
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	701a      	strb	r2, [r3, #0]
 8001d40:	4b1c      	ldr	r3, [pc, #112]	@ (8001db4 <ST7735_SetAddressWindow+0xa8>)
 8001d42:	781a      	ldrb	r2, [r3, #0]
 8001d44:	1dfb      	adds	r3, r7, #7
 8001d46:	781b      	ldrb	r3, [r3, #0]
 8001d48:	18d3      	adds	r3, r2, r3
 8001d4a:	b2da      	uxtb	r2, r3
 8001d4c:	187b      	adds	r3, r7, r1
 8001d4e:	705a      	strb	r2, [r3, #1]
 8001d50:	187b      	adds	r3, r7, r1
 8001d52:	2200      	movs	r2, #0
 8001d54:	709a      	strb	r2, [r3, #2]
 8001d56:	4b17      	ldr	r3, [pc, #92]	@ (8001db4 <ST7735_SetAddressWindow+0xa8>)
 8001d58:	781a      	ldrb	r2, [r3, #0]
 8001d5a:	1d7b      	adds	r3, r7, #5
 8001d5c:	781b      	ldrb	r3, [r3, #0]
 8001d5e:	18d3      	adds	r3, r2, r3
 8001d60:	b2da      	uxtb	r2, r3
 8001d62:	187b      	adds	r3, r7, r1
 8001d64:	70da      	strb	r2, [r3, #3]
    ST7735_WriteData(data, sizeof(data));
 8001d66:	000c      	movs	r4, r1
 8001d68:	187b      	adds	r3, r7, r1
 8001d6a:	2104      	movs	r1, #4
 8001d6c:	0018      	movs	r0, r3
 8001d6e:	f7ff ff4f 	bl	8001c10 <ST7735_WriteData>

    // row address set
    ST7735_WriteCommand(ST7735_RASET);
 8001d72:	202b      	movs	r0, #43	@ 0x2b
 8001d74:	f7ff ff32 	bl	8001bdc <ST7735_WriteCommand>
    data[1] = y0 + _ystart;
 8001d78:	4b0f      	ldr	r3, [pc, #60]	@ (8001db8 <ST7735_SetAddressWindow+0xac>)
 8001d7a:	781a      	ldrb	r2, [r3, #0]
 8001d7c:	1dbb      	adds	r3, r7, #6
 8001d7e:	781b      	ldrb	r3, [r3, #0]
 8001d80:	18d3      	adds	r3, r2, r3
 8001d82:	b2da      	uxtb	r2, r3
 8001d84:	0021      	movs	r1, r4
 8001d86:	187b      	adds	r3, r7, r1
 8001d88:	705a      	strb	r2, [r3, #1]
    data[3] = y1 + _ystart;
 8001d8a:	4b0b      	ldr	r3, [pc, #44]	@ (8001db8 <ST7735_SetAddressWindow+0xac>)
 8001d8c:	781a      	ldrb	r2, [r3, #0]
 8001d8e:	1d3b      	adds	r3, r7, #4
 8001d90:	781b      	ldrb	r3, [r3, #0]
 8001d92:	18d3      	adds	r3, r2, r3
 8001d94:	b2da      	uxtb	r2, r3
 8001d96:	187b      	adds	r3, r7, r1
 8001d98:	70da      	strb	r2, [r3, #3]
    ST7735_WriteData(data, sizeof(data));
 8001d9a:	187b      	adds	r3, r7, r1
 8001d9c:	2104      	movs	r1, #4
 8001d9e:	0018      	movs	r0, r3
 8001da0:	f7ff ff36 	bl	8001c10 <ST7735_WriteData>

    // write to RAM
    ST7735_WriteCommand(ST7735_RAMWR);
 8001da4:	202c      	movs	r0, #44	@ 0x2c
 8001da6:	f7ff ff19 	bl	8001bdc <ST7735_WriteCommand>
}
 8001daa:	46c0      	nop			@ (mov r8, r8)
 8001dac:	46bd      	mov	sp, r7
 8001dae:	b004      	add	sp, #16
 8001db0:	bdb0      	pop	{r4, r5, r7, pc}
 8001db2:	46c0      	nop			@ (mov r8, r8)
 8001db4:	20000573 	.word	0x20000573
 8001db8:	20000574 	.word	0x20000574

08001dbc <ST7735_Init>:

void ST7735_Init(uint8_t rotation)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	b082      	sub	sp, #8
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	0002      	movs	r2, r0
 8001dc4:	1dfb      	adds	r3, r7, #7
 8001dc6:	701a      	strb	r2, [r3, #0]
    ST7735_Select();
 8001dc8:	f7ff feda 	bl	8001b80 <ST7735_Select>
    ST7735_Reset();
 8001dcc:	f7ff fef0 	bl	8001bb0 <ST7735_Reset>
    DisplayInit(init_cmds1);
 8001dd0:	4b0e      	ldr	r3, [pc, #56]	@ (8001e0c <ST7735_Init+0x50>)
 8001dd2:	0018      	movs	r0, r3
 8001dd4:	f7ff ff36 	bl	8001c44 <DisplayInit>
    DisplayInit(init_cmds2);
 8001dd8:	4b0d      	ldr	r3, [pc, #52]	@ (8001e10 <ST7735_Init+0x54>)
 8001dda:	0018      	movs	r0, r3
 8001ddc:	f7ff ff32 	bl	8001c44 <DisplayInit>
    DisplayInit(init_cmds3);
 8001de0:	4b0c      	ldr	r3, [pc, #48]	@ (8001e14 <ST7735_Init+0x58>)
 8001de2:	0018      	movs	r0, r3
 8001de4:	f7ff ff2e 	bl	8001c44 <DisplayInit>

#elif ST7735_IS_128X128
    _colstart = 2;
    _rowstart = 3;
#else
    _colstart = 0;
 8001de8:	4b0b      	ldr	r3, [pc, #44]	@ (8001e18 <ST7735_Init+0x5c>)
 8001dea:	2200      	movs	r2, #0
 8001dec:	701a      	strb	r2, [r3, #0]
    _rowstart = 0;
 8001dee:	4b0b      	ldr	r3, [pc, #44]	@ (8001e1c <ST7735_Init+0x60>)
 8001df0:	2200      	movs	r2, #0
 8001df2:	701a      	strb	r2, [r3, #0]
#endif
    ST7735_SetRotation (rotation);
 8001df4:	1dfb      	adds	r3, r7, #7
 8001df6:	781b      	ldrb	r3, [r3, #0]
 8001df8:	0018      	movs	r0, r3
 8001dfa:	f000 f811 	bl	8001e20 <ST7735_SetRotation>
    ST7735_Unselect();
 8001dfe:	f7ff fecb 	bl	8001b98 <ST7735_Unselect>

}
 8001e02:	46c0      	nop			@ (mov r8, r8)
 8001e04:	46bd      	mov	sp, r7
 8001e06:	b002      	add	sp, #8
 8001e08:	bd80      	pop	{r7, pc}
 8001e0a:	46c0      	nop			@ (mov r8, r8)
 8001e0c:	08009b08 	.word	0x08009b08
 8001e10:	08009b40 	.word	0x08009b40
 8001e14:	08009b50 	.word	0x08009b50
 8001e18:	20000571 	.word	0x20000571
 8001e1c:	20000572 	.word	0x20000572

08001e20 <ST7735_SetRotation>:

void ST7735_SetRotation(uint8_t m)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b084      	sub	sp, #16
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	0002      	movs	r2, r0
 8001e28:	1dfb      	adds	r3, r7, #7
 8001e2a:	701a      	strb	r2, [r3, #0]

  uint8_t madctl = 0;
 8001e2c:	230f      	movs	r3, #15
 8001e2e:	18fb      	adds	r3, r7, r3
 8001e30:	2200      	movs	r2, #0
 8001e32:	701a      	strb	r2, [r3, #0]

  rotation = m % 4; // can't be higher than 3
 8001e34:	1dfb      	adds	r3, r7, #7
 8001e36:	781b      	ldrb	r3, [r3, #0]
 8001e38:	2203      	movs	r2, #3
 8001e3a:	4013      	ands	r3, r2
 8001e3c:	b2da      	uxtb	r2, r3
 8001e3e:	4b36      	ldr	r3, [pc, #216]	@ (8001f18 <ST7735_SetRotation+0xf8>)
 8001e40:	701a      	strb	r2, [r3, #0]

  switch (rotation)
 8001e42:	4b35      	ldr	r3, [pc, #212]	@ (8001f18 <ST7735_SetRotation+0xf8>)
 8001e44:	781b      	ldrb	r3, [r3, #0]
 8001e46:	2b03      	cmp	r3, #3
 8001e48:	d041      	beq.n	8001ece <ST7735_SetRotation+0xae>
 8001e4a:	dc53      	bgt.n	8001ef4 <ST7735_SetRotation+0xd4>
 8001e4c:	2b02      	cmp	r3, #2
 8001e4e:	d02b      	beq.n	8001ea8 <ST7735_SetRotation+0x88>
 8001e50:	dc50      	bgt.n	8001ef4 <ST7735_SetRotation+0xd4>
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d002      	beq.n	8001e5c <ST7735_SetRotation+0x3c>
 8001e56:	2b01      	cmp	r3, #1
 8001e58:	d013      	beq.n	8001e82 <ST7735_SetRotation+0x62>
 8001e5a:	e04b      	b.n	8001ef4 <ST7735_SetRotation+0xd4>
  {
  case 0:
#if ST7735_IS_160X80
	  madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MY | ST7735_MADCTL_BGR;
#else
      madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MY | ST7735_MADCTL_RGB;
 8001e5c:	230f      	movs	r3, #15
 8001e5e:	18fb      	adds	r3, r7, r3
 8001e60:	22c0      	movs	r2, #192	@ 0xc0
 8001e62:	701a      	strb	r2, [r3, #0]
      _height = ST7735_HEIGHT;
 8001e64:	4b2d      	ldr	r3, [pc, #180]	@ (8001f1c <ST7735_SetRotation+0xfc>)
 8001e66:	22a0      	movs	r2, #160	@ 0xa0
 8001e68:	801a      	strh	r2, [r3, #0]
      _width = ST7735_WIDTH;
 8001e6a:	4b2d      	ldr	r3, [pc, #180]	@ (8001f20 <ST7735_SetRotation+0x100>)
 8001e6c:	2280      	movs	r2, #128	@ 0x80
 8001e6e:	801a      	strh	r2, [r3, #0]
      _xstart = _colstart;
 8001e70:	4b2c      	ldr	r3, [pc, #176]	@ (8001f24 <ST7735_SetRotation+0x104>)
 8001e72:	781a      	ldrb	r2, [r3, #0]
 8001e74:	4b2c      	ldr	r3, [pc, #176]	@ (8001f28 <ST7735_SetRotation+0x108>)
 8001e76:	701a      	strb	r2, [r3, #0]
      _ystart = _rowstart;
 8001e78:	4b2c      	ldr	r3, [pc, #176]	@ (8001f2c <ST7735_SetRotation+0x10c>)
 8001e7a:	781a      	ldrb	r2, [r3, #0]
 8001e7c:	4b2c      	ldr	r3, [pc, #176]	@ (8001f30 <ST7735_SetRotation+0x110>)
 8001e7e:	701a      	strb	r2, [r3, #0]
#endif
    break;
 8001e80:	e038      	b.n	8001ef4 <ST7735_SetRotation+0xd4>
  case 1:
#if ST7735_IS_160X80
	  madctl = ST7735_MADCTL_MY | ST7735_MADCTL_MV | ST7735_MADCTL_BGR;
#else
      madctl = ST7735_MADCTL_MY | ST7735_MADCTL_MV | ST7735_MADCTL_RGB;
 8001e82:	230f      	movs	r3, #15
 8001e84:	18fb      	adds	r3, r7, r3
 8001e86:	22a0      	movs	r2, #160	@ 0xa0
 8001e88:	701a      	strb	r2, [r3, #0]
      _width = ST7735_HEIGHT;
 8001e8a:	4b25      	ldr	r3, [pc, #148]	@ (8001f20 <ST7735_SetRotation+0x100>)
 8001e8c:	22a0      	movs	r2, #160	@ 0xa0
 8001e8e:	801a      	strh	r2, [r3, #0]
      _height = ST7735_WIDTH;
 8001e90:	4b22      	ldr	r3, [pc, #136]	@ (8001f1c <ST7735_SetRotation+0xfc>)
 8001e92:	2280      	movs	r2, #128	@ 0x80
 8001e94:	801a      	strh	r2, [r3, #0]
    _ystart = _colstart;
 8001e96:	4b23      	ldr	r3, [pc, #140]	@ (8001f24 <ST7735_SetRotation+0x104>)
 8001e98:	781a      	ldrb	r2, [r3, #0]
 8001e9a:	4b25      	ldr	r3, [pc, #148]	@ (8001f30 <ST7735_SetRotation+0x110>)
 8001e9c:	701a      	strb	r2, [r3, #0]
    _xstart = _rowstart;
 8001e9e:	4b23      	ldr	r3, [pc, #140]	@ (8001f2c <ST7735_SetRotation+0x10c>)
 8001ea0:	781a      	ldrb	r2, [r3, #0]
 8001ea2:	4b21      	ldr	r3, [pc, #132]	@ (8001f28 <ST7735_SetRotation+0x108>)
 8001ea4:	701a      	strb	r2, [r3, #0]
#endif
    break;
 8001ea6:	e025      	b.n	8001ef4 <ST7735_SetRotation+0xd4>
  case 2:
#if ST7735_IS_160X80
	  madctl = ST7735_MADCTL_BGR;
#else
      madctl = ST7735_MADCTL_RGB;
 8001ea8:	230f      	movs	r3, #15
 8001eaa:	18fb      	adds	r3, r7, r3
 8001eac:	2200      	movs	r2, #0
 8001eae:	701a      	strb	r2, [r3, #0]
      _height = ST7735_HEIGHT;
 8001eb0:	4b1a      	ldr	r3, [pc, #104]	@ (8001f1c <ST7735_SetRotation+0xfc>)
 8001eb2:	22a0      	movs	r2, #160	@ 0xa0
 8001eb4:	801a      	strh	r2, [r3, #0]
      _width = ST7735_WIDTH;
 8001eb6:	4b1a      	ldr	r3, [pc, #104]	@ (8001f20 <ST7735_SetRotation+0x100>)
 8001eb8:	2280      	movs	r2, #128	@ 0x80
 8001eba:	801a      	strh	r2, [r3, #0]
    _xstart = _colstart;
 8001ebc:	4b19      	ldr	r3, [pc, #100]	@ (8001f24 <ST7735_SetRotation+0x104>)
 8001ebe:	781a      	ldrb	r2, [r3, #0]
 8001ec0:	4b19      	ldr	r3, [pc, #100]	@ (8001f28 <ST7735_SetRotation+0x108>)
 8001ec2:	701a      	strb	r2, [r3, #0]
    _ystart = _rowstart;
 8001ec4:	4b19      	ldr	r3, [pc, #100]	@ (8001f2c <ST7735_SetRotation+0x10c>)
 8001ec6:	781a      	ldrb	r2, [r3, #0]
 8001ec8:	4b19      	ldr	r3, [pc, #100]	@ (8001f30 <ST7735_SetRotation+0x110>)
 8001eca:	701a      	strb	r2, [r3, #0]
#endif
    break;
 8001ecc:	e012      	b.n	8001ef4 <ST7735_SetRotation+0xd4>
  case 3:
#if ST7735_IS_160X80
	  madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MV | ST7735_MADCTL_BGR;
#else
      madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MV | ST7735_MADCTL_RGB;
 8001ece:	230f      	movs	r3, #15
 8001ed0:	18fb      	adds	r3, r7, r3
 8001ed2:	2260      	movs	r2, #96	@ 0x60
 8001ed4:	701a      	strb	r2, [r3, #0]
      _width = ST7735_HEIGHT;
 8001ed6:	4b12      	ldr	r3, [pc, #72]	@ (8001f20 <ST7735_SetRotation+0x100>)
 8001ed8:	22a0      	movs	r2, #160	@ 0xa0
 8001eda:	801a      	strh	r2, [r3, #0]
      _height = ST7735_WIDTH;
 8001edc:	4b0f      	ldr	r3, [pc, #60]	@ (8001f1c <ST7735_SetRotation+0xfc>)
 8001ede:	2280      	movs	r2, #128	@ 0x80
 8001ee0:	801a      	strh	r2, [r3, #0]
    _ystart = _colstart;
 8001ee2:	4b10      	ldr	r3, [pc, #64]	@ (8001f24 <ST7735_SetRotation+0x104>)
 8001ee4:	781a      	ldrb	r2, [r3, #0]
 8001ee6:	4b12      	ldr	r3, [pc, #72]	@ (8001f30 <ST7735_SetRotation+0x110>)
 8001ee8:	701a      	strb	r2, [r3, #0]
    _xstart = _rowstart;
 8001eea:	4b10      	ldr	r3, [pc, #64]	@ (8001f2c <ST7735_SetRotation+0x10c>)
 8001eec:	781a      	ldrb	r2, [r3, #0]
 8001eee:	4b0e      	ldr	r3, [pc, #56]	@ (8001f28 <ST7735_SetRotation+0x108>)
 8001ef0:	701a      	strb	r2, [r3, #0]
#endif
    break;
 8001ef2:	46c0      	nop			@ (mov r8, r8)
  }
  ST7735_Select();
 8001ef4:	f7ff fe44 	bl	8001b80 <ST7735_Select>
  ST7735_WriteCommand(ST7735_MADCTL);
 8001ef8:	2036      	movs	r0, #54	@ 0x36
 8001efa:	f7ff fe6f 	bl	8001bdc <ST7735_WriteCommand>
  ST7735_WriteData(&madctl,1);
 8001efe:	230f      	movs	r3, #15
 8001f00:	18fb      	adds	r3, r7, r3
 8001f02:	2101      	movs	r1, #1
 8001f04:	0018      	movs	r0, r3
 8001f06:	f7ff fe83 	bl	8001c10 <ST7735_WriteData>
  ST7735_Unselect();
 8001f0a:	f7ff fe45 	bl	8001b98 <ST7735_Unselect>
}
 8001f0e:	46c0      	nop			@ (mov r8, r8)
 8001f10:	46bd      	mov	sp, r7
 8001f12:	b004      	add	sp, #16
 8001f14:	bd80      	pop	{r7, pc}
 8001f16:	46c0      	nop			@ (mov r8, r8)
 8001f18:	20000570 	.word	0x20000570
 8001f1c:	2000056e 	.word	0x2000056e
 8001f20:	2000056c 	.word	0x2000056c
 8001f24:	20000571 	.word	0x20000571
 8001f28:	20000573 	.word	0x20000573
 8001f2c:	20000572 	.word	0x20000572
 8001f30:	20000574 	.word	0x20000574

08001f34 <ST7735_DrawPixel>:

void ST7735_DrawPixel(uint16_t x, uint16_t y, uint16_t color) {
 8001f34:	b590      	push	{r4, r7, lr}
 8001f36:	b085      	sub	sp, #20
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	0004      	movs	r4, r0
 8001f3c:	0008      	movs	r0, r1
 8001f3e:	0011      	movs	r1, r2
 8001f40:	1dbb      	adds	r3, r7, #6
 8001f42:	1c22      	adds	r2, r4, #0
 8001f44:	801a      	strh	r2, [r3, #0]
 8001f46:	1d3b      	adds	r3, r7, #4
 8001f48:	1c02      	adds	r2, r0, #0
 8001f4a:	801a      	strh	r2, [r3, #0]
 8001f4c:	1cbb      	adds	r3, r7, #2
 8001f4e:	1c0a      	adds	r2, r1, #0
 8001f50:	801a      	strh	r2, [r3, #0]
    if((x >= _width) || (y >= _height))
 8001f52:	1dbb      	adds	r3, r7, #6
 8001f54:	881b      	ldrh	r3, [r3, #0]
 8001f56:	4a1c      	ldr	r2, [pc, #112]	@ (8001fc8 <ST7735_DrawPixel+0x94>)
 8001f58:	2100      	movs	r1, #0
 8001f5a:	5e52      	ldrsh	r2, [r2, r1]
 8001f5c:	4293      	cmp	r3, r2
 8001f5e:	da2f      	bge.n	8001fc0 <ST7735_DrawPixel+0x8c>
 8001f60:	1d3b      	adds	r3, r7, #4
 8001f62:	881b      	ldrh	r3, [r3, #0]
 8001f64:	4a19      	ldr	r2, [pc, #100]	@ (8001fcc <ST7735_DrawPixel+0x98>)
 8001f66:	2100      	movs	r1, #0
 8001f68:	5e52      	ldrsh	r2, [r2, r1]
 8001f6a:	4293      	cmp	r3, r2
 8001f6c:	da28      	bge.n	8001fc0 <ST7735_DrawPixel+0x8c>
        return;

    ST7735_Select();
 8001f6e:	f7ff fe07 	bl	8001b80 <ST7735_Select>

    ST7735_SetAddressWindow(x, y, x+1, y+1);
 8001f72:	1dbb      	adds	r3, r7, #6
 8001f74:	881b      	ldrh	r3, [r3, #0]
 8001f76:	b2d8      	uxtb	r0, r3
 8001f78:	1d3b      	adds	r3, r7, #4
 8001f7a:	881b      	ldrh	r3, [r3, #0]
 8001f7c:	b2d9      	uxtb	r1, r3
 8001f7e:	1dbb      	adds	r3, r7, #6
 8001f80:	881b      	ldrh	r3, [r3, #0]
 8001f82:	b2db      	uxtb	r3, r3
 8001f84:	3301      	adds	r3, #1
 8001f86:	b2da      	uxtb	r2, r3
 8001f88:	1d3b      	adds	r3, r7, #4
 8001f8a:	881b      	ldrh	r3, [r3, #0]
 8001f8c:	b2db      	uxtb	r3, r3
 8001f8e:	3301      	adds	r3, #1
 8001f90:	b2db      	uxtb	r3, r3
 8001f92:	f7ff febb 	bl	8001d0c <ST7735_SetAddressWindow>
    uint8_t data[] = { color >> 8, color & 0xFF };
 8001f96:	1cbb      	adds	r3, r7, #2
 8001f98:	881b      	ldrh	r3, [r3, #0]
 8001f9a:	0a1b      	lsrs	r3, r3, #8
 8001f9c:	b29b      	uxth	r3, r3
 8001f9e:	b2da      	uxtb	r2, r3
 8001fa0:	210c      	movs	r1, #12
 8001fa2:	187b      	adds	r3, r7, r1
 8001fa4:	701a      	strb	r2, [r3, #0]
 8001fa6:	1cbb      	adds	r3, r7, #2
 8001fa8:	881b      	ldrh	r3, [r3, #0]
 8001faa:	b2da      	uxtb	r2, r3
 8001fac:	187b      	adds	r3, r7, r1
 8001fae:	705a      	strb	r2, [r3, #1]
    ST7735_WriteData(data, sizeof(data));
 8001fb0:	187b      	adds	r3, r7, r1
 8001fb2:	2102      	movs	r1, #2
 8001fb4:	0018      	movs	r0, r3
 8001fb6:	f7ff fe2b 	bl	8001c10 <ST7735_WriteData>

    ST7735_Unselect();
 8001fba:	f7ff fded 	bl	8001b98 <ST7735_Unselect>
 8001fbe:	e000      	b.n	8001fc2 <ST7735_DrawPixel+0x8e>
        return;
 8001fc0:	46c0      	nop			@ (mov r8, r8)
}
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	b005      	add	sp, #20
 8001fc6:	bd90      	pop	{r4, r7, pc}
 8001fc8:	2000056c 	.word	0x2000056c
 8001fcc:	2000056e 	.word	0x2000056e

08001fd0 <ST7735_FillRectangle>:

    ST7735_Unselect();
}

void ST7735_FillRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color)
{
 8001fd0:	b5b0      	push	{r4, r5, r7, lr}
 8001fd2:	b084      	sub	sp, #16
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	0005      	movs	r5, r0
 8001fd8:	000c      	movs	r4, r1
 8001fda:	0010      	movs	r0, r2
 8001fdc:	0019      	movs	r1, r3
 8001fde:	1dbb      	adds	r3, r7, #6
 8001fe0:	1c2a      	adds	r2, r5, #0
 8001fe2:	801a      	strh	r2, [r3, #0]
 8001fe4:	1d3b      	adds	r3, r7, #4
 8001fe6:	1c22      	adds	r2, r4, #0
 8001fe8:	801a      	strh	r2, [r3, #0]
 8001fea:	1cbb      	adds	r3, r7, #2
 8001fec:	1c02      	adds	r2, r0, #0
 8001fee:	801a      	strh	r2, [r3, #0]
 8001ff0:	003b      	movs	r3, r7
 8001ff2:	1c0a      	adds	r2, r1, #0
 8001ff4:	801a      	strh	r2, [r3, #0]
    if((x >= _width) || (y >= _height)) return;
 8001ff6:	1dbb      	adds	r3, r7, #6
 8001ff8:	881b      	ldrh	r3, [r3, #0]
 8001ffa:	4a49      	ldr	r2, [pc, #292]	@ (8002120 <ST7735_FillRectangle+0x150>)
 8001ffc:	2100      	movs	r1, #0
 8001ffe:	5e52      	ldrsh	r2, [r2, r1]
 8002000:	4293      	cmp	r3, r2
 8002002:	db00      	blt.n	8002006 <ST7735_FillRectangle+0x36>
 8002004:	e088      	b.n	8002118 <ST7735_FillRectangle+0x148>
 8002006:	1d3b      	adds	r3, r7, #4
 8002008:	881b      	ldrh	r3, [r3, #0]
 800200a:	4a46      	ldr	r2, [pc, #280]	@ (8002124 <ST7735_FillRectangle+0x154>)
 800200c:	2100      	movs	r1, #0
 800200e:	5e52      	ldrsh	r2, [r2, r1]
 8002010:	4293      	cmp	r3, r2
 8002012:	db00      	blt.n	8002016 <ST7735_FillRectangle+0x46>
 8002014:	e080      	b.n	8002118 <ST7735_FillRectangle+0x148>
    if((x + w - 1) >= _width) w = _width - x;
 8002016:	1dbb      	adds	r3, r7, #6
 8002018:	881a      	ldrh	r2, [r3, #0]
 800201a:	1cbb      	adds	r3, r7, #2
 800201c:	881b      	ldrh	r3, [r3, #0]
 800201e:	18d3      	adds	r3, r2, r3
 8002020:	4a3f      	ldr	r2, [pc, #252]	@ (8002120 <ST7735_FillRectangle+0x150>)
 8002022:	2100      	movs	r1, #0
 8002024:	5e52      	ldrsh	r2, [r2, r1]
 8002026:	4293      	cmp	r3, r2
 8002028:	dd08      	ble.n	800203c <ST7735_FillRectangle+0x6c>
 800202a:	4b3d      	ldr	r3, [pc, #244]	@ (8002120 <ST7735_FillRectangle+0x150>)
 800202c:	2200      	movs	r2, #0
 800202e:	5e9b      	ldrsh	r3, [r3, r2]
 8002030:	b299      	uxth	r1, r3
 8002032:	1cbb      	adds	r3, r7, #2
 8002034:	1dba      	adds	r2, r7, #6
 8002036:	8812      	ldrh	r2, [r2, #0]
 8002038:	1a8a      	subs	r2, r1, r2
 800203a:	801a      	strh	r2, [r3, #0]
    if((y + h - 1) >= _height) h = _height - y;
 800203c:	1d3b      	adds	r3, r7, #4
 800203e:	881a      	ldrh	r2, [r3, #0]
 8002040:	003b      	movs	r3, r7
 8002042:	881b      	ldrh	r3, [r3, #0]
 8002044:	18d3      	adds	r3, r2, r3
 8002046:	4a37      	ldr	r2, [pc, #220]	@ (8002124 <ST7735_FillRectangle+0x154>)
 8002048:	2100      	movs	r1, #0
 800204a:	5e52      	ldrsh	r2, [r2, r1]
 800204c:	4293      	cmp	r3, r2
 800204e:	dd08      	ble.n	8002062 <ST7735_FillRectangle+0x92>
 8002050:	4b34      	ldr	r3, [pc, #208]	@ (8002124 <ST7735_FillRectangle+0x154>)
 8002052:	2200      	movs	r2, #0
 8002054:	5e9b      	ldrsh	r3, [r3, r2]
 8002056:	b299      	uxth	r1, r3
 8002058:	003b      	movs	r3, r7
 800205a:	1d3a      	adds	r2, r7, #4
 800205c:	8812      	ldrh	r2, [r2, #0]
 800205e:	1a8a      	subs	r2, r1, r2
 8002060:	801a      	strh	r2, [r3, #0]

    ST7735_Select();
 8002062:	f7ff fd8d 	bl	8001b80 <ST7735_Select>
    ST7735_SetAddressWindow(x, y, x+w-1, y+h-1);
 8002066:	1dbb      	adds	r3, r7, #6
 8002068:	881b      	ldrh	r3, [r3, #0]
 800206a:	b2d8      	uxtb	r0, r3
 800206c:	1d3b      	adds	r3, r7, #4
 800206e:	881b      	ldrh	r3, [r3, #0]
 8002070:	b2d9      	uxtb	r1, r3
 8002072:	1dbb      	adds	r3, r7, #6
 8002074:	881b      	ldrh	r3, [r3, #0]
 8002076:	b2da      	uxtb	r2, r3
 8002078:	1cbb      	adds	r3, r7, #2
 800207a:	881b      	ldrh	r3, [r3, #0]
 800207c:	b2db      	uxtb	r3, r3
 800207e:	18d3      	adds	r3, r2, r3
 8002080:	b2db      	uxtb	r3, r3
 8002082:	3b01      	subs	r3, #1
 8002084:	b2dc      	uxtb	r4, r3
 8002086:	1d3b      	adds	r3, r7, #4
 8002088:	881b      	ldrh	r3, [r3, #0]
 800208a:	b2da      	uxtb	r2, r3
 800208c:	003b      	movs	r3, r7
 800208e:	881b      	ldrh	r3, [r3, #0]
 8002090:	b2db      	uxtb	r3, r3
 8002092:	18d3      	adds	r3, r2, r3
 8002094:	b2db      	uxtb	r3, r3
 8002096:	3b01      	subs	r3, #1
 8002098:	b2db      	uxtb	r3, r3
 800209a:	0022      	movs	r2, r4
 800209c:	f7ff fe36 	bl	8001d0c <ST7735_SetAddressWindow>

    uint8_t data[] = { color >> 8, color & 0xFF };
 80020a0:	2120      	movs	r1, #32
 80020a2:	187b      	adds	r3, r7, r1
 80020a4:	881b      	ldrh	r3, [r3, #0]
 80020a6:	0a1b      	lsrs	r3, r3, #8
 80020a8:	b29b      	uxth	r3, r3
 80020aa:	b2da      	uxtb	r2, r3
 80020ac:	200c      	movs	r0, #12
 80020ae:	183b      	adds	r3, r7, r0
 80020b0:	701a      	strb	r2, [r3, #0]
 80020b2:	187b      	adds	r3, r7, r1
 80020b4:	881b      	ldrh	r3, [r3, #0]
 80020b6:	b2da      	uxtb	r2, r3
 80020b8:	183b      	adds	r3, r7, r0
 80020ba:	705a      	strb	r2, [r3, #1]
    HAL_GPIO_WritePin(DC_PORT, DC_PIN, GPIO_PIN_SET);
 80020bc:	23a0      	movs	r3, #160	@ 0xa0
 80020be:	05db      	lsls	r3, r3, #23
 80020c0:	2201      	movs	r2, #1
 80020c2:	2110      	movs	r1, #16
 80020c4:	0018      	movs	r0, r3
 80020c6:	f001 ff8d 	bl	8003fe4 <HAL_GPIO_WritePin>
    for(y = h; y > 0; y--) {
 80020ca:	1d3b      	adds	r3, r7, #4
 80020cc:	003a      	movs	r2, r7
 80020ce:	8812      	ldrh	r2, [r2, #0]
 80020d0:	801a      	strh	r2, [r3, #0]
 80020d2:	e01a      	b.n	800210a <ST7735_FillRectangle+0x13a>
        for(x = w; x > 0; x--) {
 80020d4:	1dbb      	adds	r3, r7, #6
 80020d6:	1cba      	adds	r2, r7, #2
 80020d8:	8812      	ldrh	r2, [r2, #0]
 80020da:	801a      	strh	r2, [r3, #0]
 80020dc:	e00c      	b.n	80020f8 <ST7735_FillRectangle+0x128>
            HAL_SPI_Transmit(&ST7735_SPI_PORT, data, sizeof(data), HAL_MAX_DELAY);
 80020de:	2301      	movs	r3, #1
 80020e0:	425b      	negs	r3, r3
 80020e2:	220c      	movs	r2, #12
 80020e4:	18b9      	adds	r1, r7, r2
 80020e6:	4810      	ldr	r0, [pc, #64]	@ (8002128 <ST7735_FillRectangle+0x158>)
 80020e8:	2202      	movs	r2, #2
 80020ea:	f004 fb3f 	bl	800676c <HAL_SPI_Transmit>
        for(x = w; x > 0; x--) {
 80020ee:	1dbb      	adds	r3, r7, #6
 80020f0:	881a      	ldrh	r2, [r3, #0]
 80020f2:	1dbb      	adds	r3, r7, #6
 80020f4:	3a01      	subs	r2, #1
 80020f6:	801a      	strh	r2, [r3, #0]
 80020f8:	1dbb      	adds	r3, r7, #6
 80020fa:	881b      	ldrh	r3, [r3, #0]
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d1ee      	bne.n	80020de <ST7735_FillRectangle+0x10e>
    for(y = h; y > 0; y--) {
 8002100:	1d3b      	adds	r3, r7, #4
 8002102:	881a      	ldrh	r2, [r3, #0]
 8002104:	1d3b      	adds	r3, r7, #4
 8002106:	3a01      	subs	r2, #1
 8002108:	801a      	strh	r2, [r3, #0]
 800210a:	1d3b      	adds	r3, r7, #4
 800210c:	881b      	ldrh	r3, [r3, #0]
 800210e:	2b00      	cmp	r3, #0
 8002110:	d1e0      	bne.n	80020d4 <ST7735_FillRectangle+0x104>
        }
    }

    ST7735_Unselect();
 8002112:	f7ff fd41 	bl	8001b98 <ST7735_Unselect>
 8002116:	e000      	b.n	800211a <ST7735_FillRectangle+0x14a>
    if((x >= _width) || (y >= _height)) return;
 8002118:	46c0      	nop			@ (mov r8, r8)
}
 800211a:	46bd      	mov	sp, r7
 800211c:	b004      	add	sp, #16
 800211e:	bdb0      	pop	{r4, r5, r7, pc}
 8002120:	2000056c 	.word	0x2000056c
 8002124:	2000056e 	.word	0x2000056e
 8002128:	20000744 	.word	0x20000744

0800212c <ST7735_DrawImage>:

void ST7735_DrawImage(uint16_t x, uint16_t y, uint16_t w, uint16_t h, const uint16_t* data) {
 800212c:	b5b0      	push	{r4, r5, r7, lr}
 800212e:	b082      	sub	sp, #8
 8002130:	af00      	add	r7, sp, #0
 8002132:	0005      	movs	r5, r0
 8002134:	000c      	movs	r4, r1
 8002136:	0010      	movs	r0, r2
 8002138:	0019      	movs	r1, r3
 800213a:	1dbb      	adds	r3, r7, #6
 800213c:	1c2a      	adds	r2, r5, #0
 800213e:	801a      	strh	r2, [r3, #0]
 8002140:	1d3b      	adds	r3, r7, #4
 8002142:	1c22      	adds	r2, r4, #0
 8002144:	801a      	strh	r2, [r3, #0]
 8002146:	1cbb      	adds	r3, r7, #2
 8002148:	1c02      	adds	r2, r0, #0
 800214a:	801a      	strh	r2, [r3, #0]
 800214c:	003b      	movs	r3, r7
 800214e:	1c0a      	adds	r2, r1, #0
 8002150:	801a      	strh	r2, [r3, #0]
    if((x >= _width) || (y >= _height)) return;
 8002152:	1dbb      	adds	r3, r7, #6
 8002154:	881b      	ldrh	r3, [r3, #0]
 8002156:	4a2a      	ldr	r2, [pc, #168]	@ (8002200 <ST7735_DrawImage+0xd4>)
 8002158:	2100      	movs	r1, #0
 800215a:	5e52      	ldrsh	r2, [r2, r1]
 800215c:	4293      	cmp	r3, r2
 800215e:	da47      	bge.n	80021f0 <ST7735_DrawImage+0xc4>
 8002160:	1d3b      	adds	r3, r7, #4
 8002162:	881b      	ldrh	r3, [r3, #0]
 8002164:	4a27      	ldr	r2, [pc, #156]	@ (8002204 <ST7735_DrawImage+0xd8>)
 8002166:	2100      	movs	r1, #0
 8002168:	5e52      	ldrsh	r2, [r2, r1]
 800216a:	4293      	cmp	r3, r2
 800216c:	da40      	bge.n	80021f0 <ST7735_DrawImage+0xc4>
    if((x + w - 1) >= _width) return;
 800216e:	1dbb      	adds	r3, r7, #6
 8002170:	881a      	ldrh	r2, [r3, #0]
 8002172:	1cbb      	adds	r3, r7, #2
 8002174:	881b      	ldrh	r3, [r3, #0]
 8002176:	18d3      	adds	r3, r2, r3
 8002178:	4a21      	ldr	r2, [pc, #132]	@ (8002200 <ST7735_DrawImage+0xd4>)
 800217a:	2100      	movs	r1, #0
 800217c:	5e52      	ldrsh	r2, [r2, r1]
 800217e:	4293      	cmp	r3, r2
 8002180:	dc38      	bgt.n	80021f4 <ST7735_DrawImage+0xc8>
    if((y + h - 1) >= _height) return;
 8002182:	1d3b      	adds	r3, r7, #4
 8002184:	881a      	ldrh	r2, [r3, #0]
 8002186:	003b      	movs	r3, r7
 8002188:	881b      	ldrh	r3, [r3, #0]
 800218a:	18d3      	adds	r3, r2, r3
 800218c:	4a1d      	ldr	r2, [pc, #116]	@ (8002204 <ST7735_DrawImage+0xd8>)
 800218e:	2100      	movs	r1, #0
 8002190:	5e52      	ldrsh	r2, [r2, r1]
 8002192:	4293      	cmp	r3, r2
 8002194:	dc30      	bgt.n	80021f8 <ST7735_DrawImage+0xcc>

    ST7735_Select();
 8002196:	f7ff fcf3 	bl	8001b80 <ST7735_Select>
    ST7735_SetAddressWindow(x, y, x+w-1, y+h-1);
 800219a:	1dbb      	adds	r3, r7, #6
 800219c:	881b      	ldrh	r3, [r3, #0]
 800219e:	b2d8      	uxtb	r0, r3
 80021a0:	1d3b      	adds	r3, r7, #4
 80021a2:	881b      	ldrh	r3, [r3, #0]
 80021a4:	b2d9      	uxtb	r1, r3
 80021a6:	1dbb      	adds	r3, r7, #6
 80021a8:	881b      	ldrh	r3, [r3, #0]
 80021aa:	b2da      	uxtb	r2, r3
 80021ac:	1cbb      	adds	r3, r7, #2
 80021ae:	881b      	ldrh	r3, [r3, #0]
 80021b0:	b2db      	uxtb	r3, r3
 80021b2:	18d3      	adds	r3, r2, r3
 80021b4:	b2db      	uxtb	r3, r3
 80021b6:	3b01      	subs	r3, #1
 80021b8:	b2dc      	uxtb	r4, r3
 80021ba:	1d3b      	adds	r3, r7, #4
 80021bc:	881b      	ldrh	r3, [r3, #0]
 80021be:	b2da      	uxtb	r2, r3
 80021c0:	003b      	movs	r3, r7
 80021c2:	881b      	ldrh	r3, [r3, #0]
 80021c4:	b2db      	uxtb	r3, r3
 80021c6:	18d3      	adds	r3, r2, r3
 80021c8:	b2db      	uxtb	r3, r3
 80021ca:	3b01      	subs	r3, #1
 80021cc:	b2db      	uxtb	r3, r3
 80021ce:	0022      	movs	r2, r4
 80021d0:	f7ff fd9c 	bl	8001d0c <ST7735_SetAddressWindow>
    ST7735_WriteData((uint8_t*)data, sizeof(uint16_t)*w*h);
 80021d4:	1cbb      	adds	r3, r7, #2
 80021d6:	881b      	ldrh	r3, [r3, #0]
 80021d8:	003a      	movs	r2, r7
 80021da:	8812      	ldrh	r2, [r2, #0]
 80021dc:	4353      	muls	r3, r2
 80021de:	005a      	lsls	r2, r3, #1
 80021e0:	69bb      	ldr	r3, [r7, #24]
 80021e2:	0011      	movs	r1, r2
 80021e4:	0018      	movs	r0, r3
 80021e6:	f7ff fd13 	bl	8001c10 <ST7735_WriteData>
    ST7735_Unselect();
 80021ea:	f7ff fcd5 	bl	8001b98 <ST7735_Unselect>
 80021ee:	e004      	b.n	80021fa <ST7735_DrawImage+0xce>
    if((x >= _width) || (y >= _height)) return;
 80021f0:	46c0      	nop			@ (mov r8, r8)
 80021f2:	e002      	b.n	80021fa <ST7735_DrawImage+0xce>
    if((x + w - 1) >= _width) return;
 80021f4:	46c0      	nop			@ (mov r8, r8)
 80021f6:	e000      	b.n	80021fa <ST7735_DrawImage+0xce>
    if((y + h - 1) >= _height) return;
 80021f8:	46c0      	nop			@ (mov r8, r8)
}
 80021fa:	46bd      	mov	sp, r7
 80021fc:	b002      	add	sp, #8
 80021fe:	bdb0      	pop	{r4, r5, r7, pc}
 8002200:	2000056c 	.word	0x2000056c
 8002204:	2000056e 	.word	0x2000056e

08002208 <minmea_tocoord>:
/**
 * Convert a raw coordinate to a floating point DD.DDD... value.
 * Returns NaN for "unknown" values.
 */
static inline float minmea_tocoord(struct minmea_float *f)
{
 8002208:	b5b0      	push	{r4, r5, r7, lr}
 800220a:	b084      	sub	sp, #16
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]
    if (f->scale == 0)
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	685b      	ldr	r3, [r3, #4]
 8002214:	2b00      	cmp	r3, #0
 8002216:	d101      	bne.n	800221c <minmea_tocoord+0x14>
        return NAN;
 8002218:	4b1c      	ldr	r3, [pc, #112]	@ (800228c <minmea_tocoord+0x84>)
 800221a:	e033      	b.n	8002284 <minmea_tocoord+0x7c>
    int_least32_t degrees = f->value / (f->scale * 100);
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681a      	ldr	r2, [r3, #0]
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	685b      	ldr	r3, [r3, #4]
 8002224:	2164      	movs	r1, #100	@ 0x64
 8002226:	434b      	muls	r3, r1
 8002228:	0019      	movs	r1, r3
 800222a:	0010      	movs	r0, r2
 800222c:	f7fe f808 	bl	8000240 <__divsi3>
 8002230:	0003      	movs	r3, r0
 8002232:	60fb      	str	r3, [r7, #12]
    int_least32_t minutes = f->value % (f->scale * 100);
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681a      	ldr	r2, [r3, #0]
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	685b      	ldr	r3, [r3, #4]
 800223c:	2164      	movs	r1, #100	@ 0x64
 800223e:	434b      	muls	r3, r1
 8002240:	0019      	movs	r1, r3
 8002242:	0010      	movs	r0, r2
 8002244:	f7fe f8e2 	bl	800040c <__aeabi_idivmod>
 8002248:	000b      	movs	r3, r1
 800224a:	60bb      	str	r3, [r7, #8]
    return (float) degrees + (float) minutes / (60 * f->scale);
 800224c:	68f8      	ldr	r0, [r7, #12]
 800224e:	f7fe ff93 	bl	8001178 <__aeabi_i2f>
 8002252:	1c04      	adds	r4, r0, #0
 8002254:	68b8      	ldr	r0, [r7, #8]
 8002256:	f7fe ff8f 	bl	8001178 <__aeabi_i2f>
 800225a:	1c05      	adds	r5, r0, #0
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	685a      	ldr	r2, [r3, #4]
 8002260:	0013      	movs	r3, r2
 8002262:	011b      	lsls	r3, r3, #4
 8002264:	1a9b      	subs	r3, r3, r2
 8002266:	009b      	lsls	r3, r3, #2
 8002268:	0018      	movs	r0, r3
 800226a:	f7fe ff85 	bl	8001178 <__aeabi_i2f>
 800226e:	1c03      	adds	r3, r0, #0
 8002270:	1c19      	adds	r1, r3, #0
 8002272:	1c28      	adds	r0, r5, #0
 8002274:	f7fe fb5e 	bl	8000934 <__aeabi_fdiv>
 8002278:	1c03      	adds	r3, r0, #0
 800227a:	1c19      	adds	r1, r3, #0
 800227c:	1c20      	adds	r0, r4, #0
 800227e:	f7fe f9cf 	bl	8000620 <__aeabi_fadd>
 8002282:	1c03      	adds	r3, r0, #0
}
 8002284:	1c18      	adds	r0, r3, #0
 8002286:	46bd      	mov	sp, r7
 8002288:	b004      	add	sp, #16
 800228a:	bdb0      	pop	{r4, r5, r7, pc}
 800228c:	7fc00000 	.word	0x7fc00000

08002290 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002290:	b590      	push	{r4, r7, lr}
 8002292:	b085      	sub	sp, #20
 8002294:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002296:	f001 fb9b 	bl	80039d0 <HAL_Init>

  /* USER CODE BEGIN Init */
  MX_I2C1_Init();
 800229a:	f000 f9eb 	bl	8002674 <MX_I2C1_Init>
  //_ADXL343_Init();

    //Pedometer Setup
    _ADXL343_WriteReg8(0x19, 0x02);
 800229e:	2102      	movs	r1, #2
 80022a0:	2019      	movs	r0, #25
 80022a2:	f000 fc59 	bl	8002b58 <_ADXL343_WriteReg8>
    ////wait

    _ADXL343_WriteReg8(0x7C, 0x01);
 80022a6:	2101      	movs	r1, #1
 80022a8:	207c      	movs	r0, #124	@ 0x7c
 80022aa:	f000 fc55 	bl	8002b58 <_ADXL343_WriteReg8>
     _ADXL343_WriteReg8(0x1A, 0x38);
 80022ae:	2138      	movs	r1, #56	@ 0x38
 80022b0:	201a      	movs	r0, #26
 80022b2:	f000 fc51 	bl	8002b58 <_ADXL343_WriteReg8>
    _ADXL343_WriteReg8(0x1B, 0x04);
 80022b6:	2104      	movs	r1, #4
 80022b8:	201b      	movs	r0, #27
 80022ba:	f000 fc4d 	bl	8002b58 <_ADXL343_WriteReg8>
    _ADXL343_WriteReg8(0x1F, 0x80);
 80022be:	2180      	movs	r1, #128	@ 0x80
 80022c0:	201f      	movs	r0, #31
 80022c2:	f000 fc49 	bl	8002b58 <_ADXL343_WriteReg8>
    _ADXL343_WriteReg8(0x21, 0x80);
 80022c6:	2180      	movs	r1, #128	@ 0x80
 80022c8:	2021      	movs	r0, #33	@ 0x21
 80022ca:	f000 fc45 	bl	8002b58 <_ADXL343_WriteReg8>



    //  //Step Counter
    _ADXL343_WriteReg8(0x18, 0x01); // enable walking mode
 80022ce:	2101      	movs	r1, #1
 80022d0:	2018      	movs	r0, #24
 80022d2:	f000 fc41 	bl	8002b58 <_ADXL343_WriteReg8>
    _ADXL343_WriteReg8(0x20, 0x01); // enable step interrupt
 80022d6:	2101      	movs	r1, #1
 80022d8:	2020      	movs	r0, #32
 80022da:	f000 fc3d 	bl	8002b58 <_ADXL343_WriteReg8>
    _ADXL343_WriteReg8(0x59, 0x01); // step ctr config
 80022de:	2101      	movs	r1, #1
 80022e0:	2059      	movs	r0, #89	@ 0x59
 80022e2:	f000 fc39 	bl	8002b58 <_ADXL343_WriteReg8>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80022e6:	f000 f963 	bl	80025b0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80022ea:	f000 fbbd 	bl	8002a68 <MX_GPIO_Init>
  MX_I2C1_Init();
 80022ee:	f000 f9c1 	bl	8002674 <MX_I2C1_Init>
  MX_SPI1_Init();
 80022f2:	f000 faa3 	bl	800283c <MX_SPI1_Init>
  MX_TIM17_Init();
 80022f6:	f000 fae1 	bl	80028bc <MX_TIM17_Init>
  MX_USART1_UART_Init();
 80022fa:	f000 fb67 	bl	80029cc <MX_USART1_UART_Init>
  //MX_USART2_UART_Init();
  MX_RTC_Init();
 80022fe:	f000 f9f9 	bl	80026f4 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim17, TIM_CHANNEL_1);
 8002302:	4b8f      	ldr	r3, [pc, #572]	@ (8002540 <main+0x2b0>)
 8002304:	2100      	movs	r1, #0
 8002306:	0018      	movs	r0, r3
 8002308:	f004 fdbe 	bl	8006e88 <HAL_TIM_PWM_Start>
  ST7735_Unselect();
 800230c:	f7ff fc44 	bl	8001b98 <ST7735_Unselect>
  ST7735_Init(1);
 8002310:	2001      	movs	r0, #1
 8002312:	f7ff fd53 	bl	8001dbc <ST7735_Init>
  fillScreen(RED);
 8002316:	23f8      	movs	r3, #248	@ 0xf8
 8002318:	021b      	lsls	r3, r3, #8
 800231a:	0018      	movs	r0, r3
 800231c:	f7ff faf6 	bl	800190c <fillScreen>
  buffer[0] = 'A';
 8002320:	4b88      	ldr	r3, [pc, #544]	@ (8002544 <main+0x2b4>)
 8002322:	2241      	movs	r2, #65	@ 0x41
 8002324:	701a      	strb	r2, [r3, #0]
  buffer[1] = 'B';
 8002326:	4b87      	ldr	r3, [pc, #540]	@ (8002544 <main+0x2b4>)
 8002328:	2242      	movs	r2, #66	@ 0x42
 800232a:	705a      	strb	r2, [r3, #1]
  TIM17->CCR1 = 5;
 800232c:	4b86      	ldr	r3, [pc, #536]	@ (8002548 <main+0x2b8>)
 800232e:	2205      	movs	r2, #5
 8002330:	635a      	str	r2, [r3, #52]	@ 0x34
  TIM17->PSC=64;
 8002332:	4b85      	ldr	r3, [pc, #532]	@ (8002548 <main+0x2b8>)
 8002334:	2240      	movs	r2, #64	@ 0x40
 8002336:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  freq = freqs[(toneIndex++)%8];
 8002338:	4b84      	ldr	r3, [pc, #528]	@ (800254c <main+0x2bc>)
 800233a:	881b      	ldrh	r3, [r3, #0]
 800233c:	b29b      	uxth	r3, r3
 800233e:	1c5a      	adds	r2, r3, #1
 8002340:	b291      	uxth	r1, r2
 8002342:	4a82      	ldr	r2, [pc, #520]	@ (800254c <main+0x2bc>)
 8002344:	8011      	strh	r1, [r2, #0]
 8002346:	001a      	movs	r2, r3
 8002348:	2307      	movs	r3, #7
 800234a:	4013      	ands	r3, r2
 800234c:	4a80      	ldr	r2, [pc, #512]	@ (8002550 <main+0x2c0>)
 800234e:	00db      	lsls	r3, r3, #3
 8002350:	18d3      	adds	r3, r2, r3
 8002352:	681a      	ldr	r2, [r3, #0]
 8002354:	685b      	ldr	r3, [r3, #4]
 8002356:	497f      	ldr	r1, [pc, #508]	@ (8002554 <main+0x2c4>)
 8002358:	600a      	str	r2, [r1, #0]
 800235a:	604b      	str	r3, [r1, #4]
	  TIM17->ARR=(uint32_t)(987*(float)1000/(float)freq);
 800235c:	4b7d      	ldr	r3, [pc, #500]	@ (8002554 <main+0x2c4>)
 800235e:	681a      	ldr	r2, [r3, #0]
 8002360:	685b      	ldr	r3, [r3, #4]
 8002362:	0010      	movs	r0, r2
 8002364:	0019      	movs	r1, r3
 8002366:	f7fe ff53 	bl	8001210 <__aeabi_d2f>
 800236a:	1c03      	adds	r3, r0, #0
 800236c:	1c19      	adds	r1, r3, #0
 800236e:	487a      	ldr	r0, [pc, #488]	@ (8002558 <main+0x2c8>)
 8002370:	f7fe fae0 	bl	8000934 <__aeabi_fdiv>
 8002374:	1c03      	adds	r3, r0, #0
 8002376:	4c74      	ldr	r4, [pc, #464]	@ (8002548 <main+0x2b8>)
 8002378:	1c18      	adds	r0, r3, #0
 800237a:	f7fe f86d 	bl	8000458 <__aeabi_f2uiz>
 800237e:	0003      	movs	r3, r0
 8002380:	62e3      	str	r3, [r4, #44]	@ 0x2c
	  //fillScreen(WHITE);
	  drawImage(testImage, palette, 40, 40, 64, 64, 296);
 8002382:	4976      	ldr	r1, [pc, #472]	@ (800255c <main+0x2cc>)
 8002384:	4876      	ldr	r0, [pc, #472]	@ (8002560 <main+0x2d0>)
 8002386:	2394      	movs	r3, #148	@ 0x94
 8002388:	005b      	lsls	r3, r3, #1
 800238a:	9302      	str	r3, [sp, #8]
 800238c:	2340      	movs	r3, #64	@ 0x40
 800238e:	9301      	str	r3, [sp, #4]
 8002390:	2340      	movs	r3, #64	@ 0x40
 8002392:	9300      	str	r3, [sp, #0]
 8002394:	2328      	movs	r3, #40	@ 0x28
 8002396:	2228      	movs	r2, #40	@ 0x28
 8002398:	f7ff fb2c 	bl	80019f4 <drawImage>
	  //drawImage(testImage, palette, 10, 40, 64, 64);
	  //drawImage(testImage, palette, 70, 40, 64, 64);
	  //drawImage(testImage, palette, 100, 40, 64, 64);
	  _ADXL343_ReadReg8(0x04, &accelX, 1);
 800239c:	4b71      	ldr	r3, [pc, #452]	@ (8002564 <main+0x2d4>)
 800239e:	2201      	movs	r2, #1
 80023a0:	0019      	movs	r1, r3
 80023a2:	2004      	movs	r0, #4
 80023a4:	f000 fba4 	bl	8002af0 <_ADXL343_ReadReg8>
	  _ADXL343_ReadReg8(0x06, &accelY, 1);
 80023a8:	4b6f      	ldr	r3, [pc, #444]	@ (8002568 <main+0x2d8>)
 80023aa:	2201      	movs	r2, #1
 80023ac:	0019      	movs	r1, r3
 80023ae:	2006      	movs	r0, #6
 80023b0:	f000 fb9e 	bl	8002af0 <_ADXL343_ReadReg8>
	  _ADXL343_ReadReg8(0x08, &accelZ, 1);
 80023b4:	4b6d      	ldr	r3, [pc, #436]	@ (800256c <main+0x2dc>)
 80023b6:	2201      	movs	r2, #1
 80023b8:	0019      	movs	r1, r3
 80023ba:	2008      	movs	r0, #8
 80023bc:	f000 fb98 	bl	8002af0 <_ADXL343_ReadReg8>
	  if(accelY!=0){
 80023c0:	4b69      	ldr	r3, [pc, #420]	@ (8002568 <main+0x2d8>)
 80023c2:	781b      	ldrb	r3, [r3, #0]
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d01a      	beq.n	80023fe <main+0x16e>
	  sprintf(buffer2, "X:%d - Y:%d - Z:%d ", accelX, accelY, accelZ);
 80023c8:	4b66      	ldr	r3, [pc, #408]	@ (8002564 <main+0x2d4>)
 80023ca:	781b      	ldrb	r3, [r3, #0]
 80023cc:	001a      	movs	r2, r3
 80023ce:	4b66      	ldr	r3, [pc, #408]	@ (8002568 <main+0x2d8>)
 80023d0:	781b      	ldrb	r3, [r3, #0]
 80023d2:	001c      	movs	r4, r3
 80023d4:	4b65      	ldr	r3, [pc, #404]	@ (800256c <main+0x2dc>)
 80023d6:	781b      	ldrb	r3, [r3, #0]
 80023d8:	4965      	ldr	r1, [pc, #404]	@ (8002570 <main+0x2e0>)
 80023da:	4866      	ldr	r0, [pc, #408]	@ (8002574 <main+0x2e4>)
 80023dc:	9300      	str	r3, [sp, #0]
 80023de:	0023      	movs	r3, r4
 80023e0:	f006 fbd4 	bl	8008b8c <siprintf>
	  drawString(10, 10, buffer2, BLACK, GREEN, 1, 1);
 80023e4:	4a63      	ldr	r2, [pc, #396]	@ (8002574 <main+0x2e4>)
 80023e6:	2301      	movs	r3, #1
 80023e8:	9302      	str	r3, [sp, #8]
 80023ea:	2301      	movs	r3, #1
 80023ec:	9301      	str	r3, [sp, #4]
 80023ee:	23fc      	movs	r3, #252	@ 0xfc
 80023f0:	00db      	lsls	r3, r3, #3
 80023f2:	9300      	str	r3, [sp, #0]
 80023f4:	2300      	movs	r3, #0
 80023f6:	210a      	movs	r1, #10
 80023f8:	200a      	movs	r0, #10
 80023fa:	f7ff f917 	bl	800162c <drawString>
	  }
	  _ADXL343_ReadReg8(0x15, &steps, 1);
 80023fe:	4b5e      	ldr	r3, [pc, #376]	@ (8002578 <main+0x2e8>)
 8002400:	2201      	movs	r2, #1
 8002402:	0019      	movs	r1, r3
 8002404:	2015      	movs	r0, #21
 8002406:	f000 fb73 	bl	8002af0 <_ADXL343_ReadReg8>

	  sprintf(buffer2, "Steps: %d ", steps);
 800240a:	4b5b      	ldr	r3, [pc, #364]	@ (8002578 <main+0x2e8>)
 800240c:	781b      	ldrb	r3, [r3, #0]
 800240e:	001a      	movs	r2, r3
 8002410:	495a      	ldr	r1, [pc, #360]	@ (800257c <main+0x2ec>)
 8002412:	4b58      	ldr	r3, [pc, #352]	@ (8002574 <main+0x2e4>)
 8002414:	0018      	movs	r0, r3
 8002416:	f006 fbb9 	bl	8008b8c <siprintf>
	  drawString(20, 20, buffer2, BLACK, GREEN, 1, 1);
 800241a:	4a56      	ldr	r2, [pc, #344]	@ (8002574 <main+0x2e4>)
 800241c:	2301      	movs	r3, #1
 800241e:	9302      	str	r3, [sp, #8]
 8002420:	2301      	movs	r3, #1
 8002422:	9301      	str	r3, [sp, #4]
 8002424:	23fc      	movs	r3, #252	@ 0xfc
 8002426:	00db      	lsls	r3, r3, #3
 8002428:	9300      	str	r3, [sp, #0]
 800242a:	2300      	movs	r3, #0
 800242c:	2114      	movs	r1, #20
 800242e:	2014      	movs	r0, #20
 8002430:	f7ff f8fc 	bl	800162c <drawString>

	  //while(true){
		 // ii++;
		 // if(ii>60000) break;
		  while(HAL_UART_Receive(&huart1, &(buffer[i]), 1, 0xFFFF)==HAL_OK)
 8002434:	e075      	b.n	8002522 <main+0x292>
		  	{
			  //printf("aaa");
			  if(buffer[i]&&buffer[i]=='\n')
 8002436:	4b52      	ldr	r3, [pc, #328]	@ (8002580 <main+0x2f0>)
 8002438:	881b      	ldrh	r3, [r3, #0]
 800243a:	b29b      	uxth	r3, r3
 800243c:	001a      	movs	r2, r3
 800243e:	4b41      	ldr	r3, [pc, #260]	@ (8002544 <main+0x2b4>)
 8002440:	5c9b      	ldrb	r3, [r3, r2]
 8002442:	2b00      	cmp	r3, #0
 8002444:	d066      	beq.n	8002514 <main+0x284>
 8002446:	4b4e      	ldr	r3, [pc, #312]	@ (8002580 <main+0x2f0>)
 8002448:	881b      	ldrh	r3, [r3, #0]
 800244a:	b29b      	uxth	r3, r3
 800244c:	001a      	movs	r2, r3
 800244e:	4b3d      	ldr	r3, [pc, #244]	@ (8002544 <main+0x2b4>)
 8002450:	5c9b      	ldrb	r3, [r3, r2]
 8002452:	2b0a      	cmp	r3, #10
 8002454:	d15e      	bne.n	8002514 <main+0x284>
				  {


				  if(minmea_parse_rmc(&rmcStruct, &(buffer[1]))){
 8002456:	4a4b      	ldr	r2, [pc, #300]	@ (8002584 <main+0x2f4>)
 8002458:	4b4b      	ldr	r3, [pc, #300]	@ (8002588 <main+0x2f8>)
 800245a:	0011      	movs	r1, r2
 800245c:	0018      	movs	r0, r3
 800245e:	f000 ff97 	bl	8003390 <minmea_parse_rmc>
 8002462:	1e03      	subs	r3, r0, #0
 8002464:	d039      	beq.n	80024da <main+0x24a>
				      //printf("FIX?:");
				      lat = minmea_tocoord(&rmcStruct.latitude);
 8002466:	4b49      	ldr	r3, [pc, #292]	@ (800258c <main+0x2fc>)
 8002468:	0018      	movs	r0, r3
 800246a:	f7ff fecd 	bl	8002208 <minmea_tocoord>
 800246e:	1c02      	adds	r2, r0, #0
 8002470:	4b47      	ldr	r3, [pc, #284]	@ (8002590 <main+0x300>)
 8002472:	601a      	str	r2, [r3, #0]
				      lon = minmea_tocoord(&rmcStruct.longitude);
 8002474:	4b47      	ldr	r3, [pc, #284]	@ (8002594 <main+0x304>)
 8002476:	0018      	movs	r0, r3
 8002478:	f7ff fec6 	bl	8002208 <minmea_tocoord>
 800247c:	1c02      	adds	r2, r0, #0
 800247e:	4b46      	ldr	r3, [pc, #280]	@ (8002598 <main+0x308>)
 8002480:	601a      	str	r2, [r3, #0]
				      sprintf(buffer, "lat:%d, %d", (int)(lat*100), (int)(lon*100));
 8002482:	4b43      	ldr	r3, [pc, #268]	@ (8002590 <main+0x300>)
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	4945      	ldr	r1, [pc, #276]	@ (800259c <main+0x30c>)
 8002488:	1c18      	adds	r0, r3, #0
 800248a:	f7fe fb73 	bl	8000b74 <__aeabi_fmul>
 800248e:	1c03      	adds	r3, r0, #0
 8002490:	1c18      	adds	r0, r3, #0
 8002492:	f7fe fe51 	bl	8001138 <__aeabi_f2iz>
 8002496:	0004      	movs	r4, r0
 8002498:	4b3f      	ldr	r3, [pc, #252]	@ (8002598 <main+0x308>)
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	493f      	ldr	r1, [pc, #252]	@ (800259c <main+0x30c>)
 800249e:	1c18      	adds	r0, r3, #0
 80024a0:	f7fe fb68 	bl	8000b74 <__aeabi_fmul>
 80024a4:	1c03      	adds	r3, r0, #0
 80024a6:	1c18      	adds	r0, r3, #0
 80024a8:	f7fe fe46 	bl	8001138 <__aeabi_f2iz>
 80024ac:	0003      	movs	r3, r0
 80024ae:	493c      	ldr	r1, [pc, #240]	@ (80025a0 <main+0x310>)
 80024b0:	4824      	ldr	r0, [pc, #144]	@ (8002544 <main+0x2b4>)
 80024b2:	0022      	movs	r2, r4
 80024b4:	f006 fb6a 	bl	8008b8c <siprintf>
				      if(rmcStruct.valid!=0)
 80024b8:	4b33      	ldr	r3, [pc, #204]	@ (8002588 <main+0x2f8>)
 80024ba:	7c1b      	ldrb	r3, [r3, #16]
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d00c      	beq.n	80024da <main+0x24a>
				      {drawString(30, 30, buffer, BLACK, GREEN, 1, 1);
 80024c0:	4a20      	ldr	r2, [pc, #128]	@ (8002544 <main+0x2b4>)
 80024c2:	2301      	movs	r3, #1
 80024c4:	9302      	str	r3, [sp, #8]
 80024c6:	2301      	movs	r3, #1
 80024c8:	9301      	str	r3, [sp, #4]
 80024ca:	23fc      	movs	r3, #252	@ 0xfc
 80024cc:	00db      	lsls	r3, r3, #3
 80024ce:	9300      	str	r3, [sp, #0]
 80024d0:	2300      	movs	r3, #0
 80024d2:	211e      	movs	r1, #30
 80024d4:	201e      	movs	r0, #30
 80024d6:	f7ff f8a9 	bl	800162c <drawString>
				    }
				  }
				  //buffer[0]='_';
				  //drawString(70, 70, buffer, BLACK, GREEN, 1, 1);
				  for(ii=0;ii<=i;ii++) buffer[ii]=0;
 80024da:	4b32      	ldr	r3, [pc, #200]	@ (80025a4 <main+0x314>)
 80024dc:	2200      	movs	r2, #0
 80024de:	801a      	strh	r2, [r3, #0]
 80024e0:	e00d      	b.n	80024fe <main+0x26e>
 80024e2:	4b30      	ldr	r3, [pc, #192]	@ (80025a4 <main+0x314>)
 80024e4:	881b      	ldrh	r3, [r3, #0]
 80024e6:	b29b      	uxth	r3, r3
 80024e8:	001a      	movs	r2, r3
 80024ea:	4b16      	ldr	r3, [pc, #88]	@ (8002544 <main+0x2b4>)
 80024ec:	2100      	movs	r1, #0
 80024ee:	5499      	strb	r1, [r3, r2]
 80024f0:	4b2c      	ldr	r3, [pc, #176]	@ (80025a4 <main+0x314>)
 80024f2:	881b      	ldrh	r3, [r3, #0]
 80024f4:	b29b      	uxth	r3, r3
 80024f6:	3301      	adds	r3, #1
 80024f8:	b29a      	uxth	r2, r3
 80024fa:	4b2a      	ldr	r3, [pc, #168]	@ (80025a4 <main+0x314>)
 80024fc:	801a      	strh	r2, [r3, #0]
 80024fe:	4b29      	ldr	r3, [pc, #164]	@ (80025a4 <main+0x314>)
 8002500:	881b      	ldrh	r3, [r3, #0]
 8002502:	b29a      	uxth	r2, r3
 8002504:	4b1e      	ldr	r3, [pc, #120]	@ (8002580 <main+0x2f0>)
 8002506:	881b      	ldrh	r3, [r3, #0]
 8002508:	b29b      	uxth	r3, r3
 800250a:	429a      	cmp	r2, r3
 800250c:	d9e9      	bls.n	80024e2 <main+0x252>
				 i=0;
 800250e:	4b1c      	ldr	r3, [pc, #112]	@ (8002580 <main+0x2f0>)
 8002510:	2200      	movs	r2, #0
 8002512:	801a      	strh	r2, [r3, #0]
				  }
			  	        i++;
 8002514:	4b1a      	ldr	r3, [pc, #104]	@ (8002580 <main+0x2f0>)
 8002516:	881b      	ldrh	r3, [r3, #0]
 8002518:	b29b      	uxth	r3, r3
 800251a:	3301      	adds	r3, #1
 800251c:	b29a      	uxth	r2, r3
 800251e:	4b18      	ldr	r3, [pc, #96]	@ (8002580 <main+0x2f0>)
 8002520:	801a      	strh	r2, [r3, #0]
		  while(HAL_UART_Receive(&huart1, &(buffer[i]), 1, 0xFFFF)==HAL_OK)
 8002522:	4b17      	ldr	r3, [pc, #92]	@ (8002580 <main+0x2f0>)
 8002524:	881b      	ldrh	r3, [r3, #0]
 8002526:	b29b      	uxth	r3, r3
 8002528:	001a      	movs	r2, r3
 800252a:	4b06      	ldr	r3, [pc, #24]	@ (8002544 <main+0x2b4>)
 800252c:	18d1      	adds	r1, r2, r3
 800252e:	4b1e      	ldr	r3, [pc, #120]	@ (80025a8 <main+0x318>)
 8002530:	481e      	ldr	r0, [pc, #120]	@ (80025ac <main+0x31c>)
 8002532:	2201      	movs	r2, #1
 8002534:	f005 fb0a 	bl	8007b4c <HAL_UART_Receive>
 8002538:	1e03      	subs	r3, r0, #0
 800253a:	d100      	bne.n	800253e <main+0x2ae>
 800253c:	e77b      	b.n	8002436 <main+0x1a6>
	  freq = freqs[(toneIndex++)%8];
 800253e:	e6fb      	b.n	8002338 <main+0xa8>
 8002540:	200007a8 	.word	0x200007a8
 8002544:	200005c4 	.word	0x200005c4
 8002548:	40014800 	.word	0x40014800
 800254c:	20000658 	.word	0x20000658
 8002550:	200004b0 	.word	0x200004b0
 8002554:	20000650 	.word	0x20000650
 8002558:	4970f780 	.word	0x4970f780
 800255c:	200004a0 	.word	0x200004a0
 8002560:	20000000 	.word	0x20000000
 8002564:	200006c0 	.word	0x200006c0
 8002568:	200006c1 	.word	0x200006c1
 800256c:	200006c2 	.word	0x200006c2
 8002570:	080094e0 	.word	0x080094e0
 8002574:	2000065c 	.word	0x2000065c
 8002578:	200006c3 	.word	0x200006c3
 800257c:	080094f4 	.word	0x080094f4
 8002580:	20000576 	.word	0x20000576
 8002584:	200005c5 	.word	0x200005c5
 8002588:	2000057c 	.word	0x2000057c
 800258c:	20000590 	.word	0x20000590
 8002590:	20000644 	.word	0x20000644
 8002594:	20000598 	.word	0x20000598
 8002598:	20000648 	.word	0x20000648
 800259c:	42c80000 	.word	0x42c80000
 80025a0:	08009500 	.word	0x08009500
 80025a4:	20000578 	.word	0x20000578
 80025a8:	0000ffff 	.word	0x0000ffff
 80025ac:	200007f4 	.word	0x200007f4

080025b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80025b0:	b590      	push	{r4, r7, lr}
 80025b2:	b095      	sub	sp, #84	@ 0x54
 80025b4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80025b6:	2414      	movs	r4, #20
 80025b8:	193b      	adds	r3, r7, r4
 80025ba:	0018      	movs	r0, r3
 80025bc:	233c      	movs	r3, #60	@ 0x3c
 80025be:	001a      	movs	r2, r3
 80025c0:	2100      	movs	r1, #0
 80025c2:	f006 fb03 	bl	8008bcc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80025c6:	1d3b      	adds	r3, r7, #4
 80025c8:	0018      	movs	r0, r3
 80025ca:	2310      	movs	r3, #16
 80025cc:	001a      	movs	r2, r3
 80025ce:	2100      	movs	r1, #0
 80025d0:	f006 fafc 	bl	8008bcc <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80025d4:	2380      	movs	r3, #128	@ 0x80
 80025d6:	009b      	lsls	r3, r3, #2
 80025d8:	0018      	movs	r0, r3
 80025da:	f002 fb65 	bl	8004ca8 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 80025de:	193b      	adds	r3, r7, r4
 80025e0:	220a      	movs	r2, #10
 80025e2:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80025e4:	193b      	adds	r3, r7, r4
 80025e6:	2280      	movs	r2, #128	@ 0x80
 80025e8:	0052      	lsls	r2, r2, #1
 80025ea:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80025ec:	0021      	movs	r1, r4
 80025ee:	187b      	adds	r3, r7, r1
 80025f0:	2200      	movs	r2, #0
 80025f2:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80025f4:	187b      	adds	r3, r7, r1
 80025f6:	2240      	movs	r2, #64	@ 0x40
 80025f8:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80025fa:	187b      	adds	r3, r7, r1
 80025fc:	2201      	movs	r2, #1
 80025fe:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002600:	187b      	adds	r3, r7, r1
 8002602:	2202      	movs	r2, #2
 8002604:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002606:	187b      	adds	r3, r7, r1
 8002608:	2202      	movs	r2, #2
 800260a:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 800260c:	187b      	adds	r3, r7, r1
 800260e:	2200      	movs	r2, #0
 8002610:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLN = 8;
 8002612:	187b      	adds	r3, r7, r1
 8002614:	2208      	movs	r2, #8
 8002616:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002618:	187b      	adds	r3, r7, r1
 800261a:	2280      	movs	r2, #128	@ 0x80
 800261c:	0292      	lsls	r2, r2, #10
 800261e:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002620:	187b      	adds	r3, r7, r1
 8002622:	2280      	movs	r2, #128	@ 0x80
 8002624:	0492      	lsls	r2, r2, #18
 8002626:	635a      	str	r2, [r3, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002628:	187b      	adds	r3, r7, r1
 800262a:	2280      	movs	r2, #128	@ 0x80
 800262c:	0592      	lsls	r2, r2, #22
 800262e:	639a      	str	r2, [r3, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002630:	187b      	adds	r3, r7, r1
 8002632:	0018      	movs	r0, r3
 8002634:	f002 fb84 	bl	8004d40 <HAL_RCC_OscConfig>
 8002638:	1e03      	subs	r3, r0, #0
 800263a:	d001      	beq.n	8002640 <SystemClock_Config+0x90>
  {
    Error_Handler();
 800263c:	f000 faec 	bl	8002c18 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002640:	1d3b      	adds	r3, r7, #4
 8002642:	2207      	movs	r2, #7
 8002644:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002646:	1d3b      	adds	r3, r7, #4
 8002648:	2202      	movs	r2, #2
 800264a:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800264c:	1d3b      	adds	r3, r7, #4
 800264e:	2200      	movs	r2, #0
 8002650:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002652:	1d3b      	adds	r3, r7, #4
 8002654:	2200      	movs	r2, #0
 8002656:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002658:	1d3b      	adds	r3, r7, #4
 800265a:	2102      	movs	r1, #2
 800265c:	0018      	movs	r0, r3
 800265e:	f002 fecf 	bl	8005400 <HAL_RCC_ClockConfig>
 8002662:	1e03      	subs	r3, r0, #0
 8002664:	d001      	beq.n	800266a <SystemClock_Config+0xba>
  {
    Error_Handler();
 8002666:	f000 fad7 	bl	8002c18 <Error_Handler>
  }
}
 800266a:	46c0      	nop			@ (mov r8, r8)
 800266c:	46bd      	mov	sp, r7
 800266e:	b015      	add	sp, #84	@ 0x54
 8002670:	bd90      	pop	{r4, r7, pc}
	...

08002674 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002674:	b580      	push	{r7, lr}
 8002676:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002678:	4b1b      	ldr	r3, [pc, #108]	@ (80026e8 <MX_I2C1_Init+0x74>)
 800267a:	4a1c      	ldr	r2, [pc, #112]	@ (80026ec <MX_I2C1_Init+0x78>)
 800267c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10B17DB5;
 800267e:	4b1a      	ldr	r3, [pc, #104]	@ (80026e8 <MX_I2C1_Init+0x74>)
 8002680:	4a1b      	ldr	r2, [pc, #108]	@ (80026f0 <MX_I2C1_Init+0x7c>)
 8002682:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002684:	4b18      	ldr	r3, [pc, #96]	@ (80026e8 <MX_I2C1_Init+0x74>)
 8002686:	2200      	movs	r2, #0
 8002688:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800268a:	4b17      	ldr	r3, [pc, #92]	@ (80026e8 <MX_I2C1_Init+0x74>)
 800268c:	2201      	movs	r2, #1
 800268e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002690:	4b15      	ldr	r3, [pc, #84]	@ (80026e8 <MX_I2C1_Init+0x74>)
 8002692:	2200      	movs	r2, #0
 8002694:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002696:	4b14      	ldr	r3, [pc, #80]	@ (80026e8 <MX_I2C1_Init+0x74>)
 8002698:	2200      	movs	r2, #0
 800269a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800269c:	4b12      	ldr	r3, [pc, #72]	@ (80026e8 <MX_I2C1_Init+0x74>)
 800269e:	2200      	movs	r2, #0
 80026a0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80026a2:	4b11      	ldr	r3, [pc, #68]	@ (80026e8 <MX_I2C1_Init+0x74>)
 80026a4:	2200      	movs	r2, #0
 80026a6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80026a8:	4b0f      	ldr	r3, [pc, #60]	@ (80026e8 <MX_I2C1_Init+0x74>)
 80026aa:	2200      	movs	r2, #0
 80026ac:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80026ae:	4b0e      	ldr	r3, [pc, #56]	@ (80026e8 <MX_I2C1_Init+0x74>)
 80026b0:	0018      	movs	r0, r3
 80026b2:	f001 fcb5 	bl	8004020 <HAL_I2C_Init>
 80026b6:	1e03      	subs	r3, r0, #0
 80026b8:	d001      	beq.n	80026be <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80026ba:	f000 faad 	bl	8002c18 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80026be:	4b0a      	ldr	r3, [pc, #40]	@ (80026e8 <MX_I2C1_Init+0x74>)
 80026c0:	2100      	movs	r1, #0
 80026c2:	0018      	movs	r0, r3
 80026c4:	f002 fa58 	bl	8004b78 <HAL_I2CEx_ConfigAnalogFilter>
 80026c8:	1e03      	subs	r3, r0, #0
 80026ca:	d001      	beq.n	80026d0 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80026cc:	f000 faa4 	bl	8002c18 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80026d0:	4b05      	ldr	r3, [pc, #20]	@ (80026e8 <MX_I2C1_Init+0x74>)
 80026d2:	2100      	movs	r1, #0
 80026d4:	0018      	movs	r0, r3
 80026d6:	f002 fa9b 	bl	8004c10 <HAL_I2CEx_ConfigDigitalFilter>
 80026da:	1e03      	subs	r3, r0, #0
 80026dc:	d001      	beq.n	80026e2 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80026de:	f000 fa9b 	bl	8002c18 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80026e2:	46c0      	nop			@ (mov r8, r8)
 80026e4:	46bd      	mov	sp, r7
 80026e6:	bd80      	pop	{r7, pc}
 80026e8:	200006c4 	.word	0x200006c4
 80026ec:	40005400 	.word	0x40005400
 80026f0:	10b17db5 	.word	0x10b17db5

080026f4 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	b090      	sub	sp, #64	@ 0x40
 80026f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80026fa:	232c      	movs	r3, #44	@ 0x2c
 80026fc:	18fb      	adds	r3, r7, r3
 80026fe:	0018      	movs	r0, r3
 8002700:	2314      	movs	r3, #20
 8002702:	001a      	movs	r2, r3
 8002704:	2100      	movs	r1, #0
 8002706:	f006 fa61 	bl	8008bcc <memset>
  RTC_DateTypeDef sDate = {0};
 800270a:	2328      	movs	r3, #40	@ 0x28
 800270c:	18fb      	adds	r3, r7, r3
 800270e:	2200      	movs	r2, #0
 8002710:	601a      	str	r2, [r3, #0]
  RTC_AlarmTypeDef sAlarm = {0};
 8002712:	003b      	movs	r3, r7
 8002714:	0018      	movs	r0, r3
 8002716:	2328      	movs	r3, #40	@ 0x28
 8002718:	001a      	movs	r2, r3
 800271a:	2100      	movs	r1, #0
 800271c:	f006 fa56 	bl	8008bcc <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8002720:	4b44      	ldr	r3, [pc, #272]	@ (8002834 <MX_RTC_Init+0x140>)
 8002722:	4a45      	ldr	r2, [pc, #276]	@ (8002838 <MX_RTC_Init+0x144>)
 8002724:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8002726:	4b43      	ldr	r3, [pc, #268]	@ (8002834 <MX_RTC_Init+0x140>)
 8002728:	2200      	movs	r2, #0
 800272a:	609a      	str	r2, [r3, #8]
  hrtc.Init.AsynchPrediv = 127;
 800272c:	4b41      	ldr	r3, [pc, #260]	@ (8002834 <MX_RTC_Init+0x140>)
 800272e:	227f      	movs	r2, #127	@ 0x7f
 8002730:	60da      	str	r2, [r3, #12]
  hrtc.Init.SynchPrediv = 255;
 8002732:	4b40      	ldr	r3, [pc, #256]	@ (8002834 <MX_RTC_Init+0x140>)
 8002734:	22ff      	movs	r2, #255	@ 0xff
 8002736:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8002738:	4b3e      	ldr	r3, [pc, #248]	@ (8002834 <MX_RTC_Init+0x140>)
 800273a:	2200      	movs	r2, #0
 800273c:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 800273e:	4b3d      	ldr	r3, [pc, #244]	@ (8002834 <MX_RTC_Init+0x140>)
 8002740:	2200      	movs	r2, #0
 8002742:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8002744:	4b3b      	ldr	r3, [pc, #236]	@ (8002834 <MX_RTC_Init+0x140>)
 8002746:	2200      	movs	r2, #0
 8002748:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800274a:	4b3a      	ldr	r3, [pc, #232]	@ (8002834 <MX_RTC_Init+0x140>)
 800274c:	2280      	movs	r2, #128	@ 0x80
 800274e:	05d2      	lsls	r2, r2, #23
 8002750:	621a      	str	r2, [r3, #32]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8002752:	4b38      	ldr	r3, [pc, #224]	@ (8002834 <MX_RTC_Init+0x140>)
 8002754:	2200      	movs	r2, #0
 8002756:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002758:	4b36      	ldr	r3, [pc, #216]	@ (8002834 <MX_RTC_Init+0x140>)
 800275a:	0018      	movs	r0, r3
 800275c:	f003 fa36 	bl	8005bcc <HAL_RTC_Init>
 8002760:	1e03      	subs	r3, r0, #0
 8002762:	d001      	beq.n	8002768 <MX_RTC_Init+0x74>
  {
    Error_Handler();
 8002764:	f000 fa58 	bl	8002c18 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8002768:	212c      	movs	r1, #44	@ 0x2c
 800276a:	187b      	adds	r3, r7, r1
 800276c:	2200      	movs	r2, #0
 800276e:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0x0;
 8002770:	187b      	adds	r3, r7, r1
 8002772:	2200      	movs	r2, #0
 8002774:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0x0;
 8002776:	187b      	adds	r3, r7, r1
 8002778:	2200      	movs	r2, #0
 800277a:	709a      	strb	r2, [r3, #2]
  sTime.SubSeconds = 0x0;
 800277c:	187b      	adds	r3, r7, r1
 800277e:	2200      	movs	r2, #0
 8002780:	605a      	str	r2, [r3, #4]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002782:	187b      	adds	r3, r7, r1
 8002784:	2200      	movs	r2, #0
 8002786:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002788:	187b      	adds	r3, r7, r1
 800278a:	2200      	movs	r2, #0
 800278c:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 800278e:	1879      	adds	r1, r7, r1
 8002790:	4b28      	ldr	r3, [pc, #160]	@ (8002834 <MX_RTC_Init+0x140>)
 8002792:	2201      	movs	r2, #1
 8002794:	0018      	movs	r0, r3
 8002796:	f003 fabb 	bl	8005d10 <HAL_RTC_SetTime>
 800279a:	1e03      	subs	r3, r0, #0
 800279c:	d001      	beq.n	80027a2 <MX_RTC_Init+0xae>
  {
    Error_Handler();
 800279e:	f000 fa3b 	bl	8002c18 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 80027a2:	2128      	movs	r1, #40	@ 0x28
 80027a4:	187b      	adds	r3, r7, r1
 80027a6:	2201      	movs	r2, #1
 80027a8:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 80027aa:	187b      	adds	r3, r7, r1
 80027ac:	2201      	movs	r2, #1
 80027ae:	705a      	strb	r2, [r3, #1]
  sDate.Date = 0x1;
 80027b0:	187b      	adds	r3, r7, r1
 80027b2:	2201      	movs	r2, #1
 80027b4:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0x0;
 80027b6:	187b      	adds	r3, r7, r1
 80027b8:	2200      	movs	r2, #0
 80027ba:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 80027bc:	1879      	adds	r1, r7, r1
 80027be:	4b1d      	ldr	r3, [pc, #116]	@ (8002834 <MX_RTC_Init+0x140>)
 80027c0:	2201      	movs	r2, #1
 80027c2:	0018      	movs	r0, r3
 80027c4:	f003 fb4c 	bl	8005e60 <HAL_RTC_SetDate>
 80027c8:	1e03      	subs	r3, r0, #0
 80027ca:	d001      	beq.n	80027d0 <MX_RTC_Init+0xdc>
  {
    Error_Handler();
 80027cc:	f000 fa24 	bl	8002c18 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 80027d0:	003b      	movs	r3, r7
 80027d2:	2200      	movs	r2, #0
 80027d4:	701a      	strb	r2, [r3, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 80027d6:	003b      	movs	r3, r7
 80027d8:	2200      	movs	r2, #0
 80027da:	705a      	strb	r2, [r3, #1]
  sAlarm.AlarmTime.Seconds = 0x1;
 80027dc:	003b      	movs	r3, r7
 80027de:	2201      	movs	r2, #1
 80027e0:	709a      	strb	r2, [r3, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 80027e2:	003b      	movs	r3, r7
 80027e4:	2200      	movs	r2, #0
 80027e6:	605a      	str	r2, [r3, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80027e8:	003b      	movs	r3, r7
 80027ea:	2200      	movs	r2, #0
 80027ec:	60da      	str	r2, [r3, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80027ee:	003b      	movs	r3, r7
 80027f0:	2200      	movs	r2, #0
 80027f2:	611a      	str	r2, [r3, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 80027f4:	003b      	movs	r3, r7
 80027f6:	2200      	movs	r2, #0
 80027f8:	615a      	str	r2, [r3, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 80027fa:	003b      	movs	r3, r7
 80027fc:	2200      	movs	r2, #0
 80027fe:	619a      	str	r2, [r3, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8002800:	003b      	movs	r3, r7
 8002802:	2200      	movs	r2, #0
 8002804:	61da      	str	r2, [r3, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 8002806:	003b      	movs	r3, r7
 8002808:	2220      	movs	r2, #32
 800280a:	2101      	movs	r1, #1
 800280c:	5499      	strb	r1, [r3, r2]
  sAlarm.Alarm = RTC_ALARM_A;
 800280e:	003b      	movs	r3, r7
 8002810:	2280      	movs	r2, #128	@ 0x80
 8002812:	0052      	lsls	r2, r2, #1
 8002814:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8002816:	0039      	movs	r1, r7
 8002818:	4b06      	ldr	r3, [pc, #24]	@ (8002834 <MX_RTC_Init+0x140>)
 800281a:	2201      	movs	r2, #1
 800281c:	0018      	movs	r0, r3
 800281e:	f003 fbb1 	bl	8005f84 <HAL_RTC_SetAlarm_IT>
 8002822:	1e03      	subs	r3, r0, #0
 8002824:	d001      	beq.n	800282a <MX_RTC_Init+0x136>
  {
    Error_Handler();
 8002826:	f000 f9f7 	bl	8002c18 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800282a:	46c0      	nop			@ (mov r8, r8)
 800282c:	46bd      	mov	sp, r7
 800282e:	b010      	add	sp, #64	@ 0x40
 8002830:	bd80      	pop	{r7, pc}
 8002832:	46c0      	nop			@ (mov r8, r8)
 8002834:	20000718 	.word	0x20000718
 8002838:	40002800 	.word	0x40002800

0800283c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800283c:	b580      	push	{r7, lr}
 800283e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002840:	4b1c      	ldr	r3, [pc, #112]	@ (80028b4 <MX_SPI1_Init+0x78>)
 8002842:	4a1d      	ldr	r2, [pc, #116]	@ (80028b8 <MX_SPI1_Init+0x7c>)
 8002844:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002846:	4b1b      	ldr	r3, [pc, #108]	@ (80028b4 <MX_SPI1_Init+0x78>)
 8002848:	2282      	movs	r2, #130	@ 0x82
 800284a:	0052      	lsls	r2, r2, #1
 800284c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 800284e:	4b19      	ldr	r3, [pc, #100]	@ (80028b4 <MX_SPI1_Init+0x78>)
 8002850:	2280      	movs	r2, #128	@ 0x80
 8002852:	0212      	lsls	r2, r2, #8
 8002854:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002856:	4b17      	ldr	r3, [pc, #92]	@ (80028b4 <MX_SPI1_Init+0x78>)
 8002858:	22e0      	movs	r2, #224	@ 0xe0
 800285a:	00d2      	lsls	r2, r2, #3
 800285c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800285e:	4b15      	ldr	r3, [pc, #84]	@ (80028b4 <MX_SPI1_Init+0x78>)
 8002860:	2200      	movs	r2, #0
 8002862:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002864:	4b13      	ldr	r3, [pc, #76]	@ (80028b4 <MX_SPI1_Init+0x78>)
 8002866:	2200      	movs	r2, #0
 8002868:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800286a:	4b12      	ldr	r3, [pc, #72]	@ (80028b4 <MX_SPI1_Init+0x78>)
 800286c:	2280      	movs	r2, #128	@ 0x80
 800286e:	0092      	lsls	r2, r2, #2
 8002870:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8002872:	4b10      	ldr	r3, [pc, #64]	@ (80028b4 <MX_SPI1_Init+0x78>)
 8002874:	2220      	movs	r2, #32
 8002876:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002878:	4b0e      	ldr	r3, [pc, #56]	@ (80028b4 <MX_SPI1_Init+0x78>)
 800287a:	2200      	movs	r2, #0
 800287c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800287e:	4b0d      	ldr	r3, [pc, #52]	@ (80028b4 <MX_SPI1_Init+0x78>)
 8002880:	2200      	movs	r2, #0
 8002882:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002884:	4b0b      	ldr	r3, [pc, #44]	@ (80028b4 <MX_SPI1_Init+0x78>)
 8002886:	2200      	movs	r2, #0
 8002888:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 800288a:	4b0a      	ldr	r3, [pc, #40]	@ (80028b4 <MX_SPI1_Init+0x78>)
 800288c:	2207      	movs	r2, #7
 800288e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002890:	4b08      	ldr	r3, [pc, #32]	@ (80028b4 <MX_SPI1_Init+0x78>)
 8002892:	2200      	movs	r2, #0
 8002894:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002896:	4b07      	ldr	r3, [pc, #28]	@ (80028b4 <MX_SPI1_Init+0x78>)
 8002898:	2208      	movs	r2, #8
 800289a:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800289c:	4b05      	ldr	r3, [pc, #20]	@ (80028b4 <MX_SPI1_Init+0x78>)
 800289e:	0018      	movs	r0, r3
 80028a0:	f003 feac 	bl	80065fc <HAL_SPI_Init>
 80028a4:	1e03      	subs	r3, r0, #0
 80028a6:	d001      	beq.n	80028ac <MX_SPI1_Init+0x70>
  {
    Error_Handler();
 80028a8:	f000 f9b6 	bl	8002c18 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80028ac:	46c0      	nop			@ (mov r8, r8)
 80028ae:	46bd      	mov	sp, r7
 80028b0:	bd80      	pop	{r7, pc}
 80028b2:	46c0      	nop			@ (mov r8, r8)
 80028b4:	20000744 	.word	0x20000744
 80028b8:	40013000 	.word	0x40013000

080028bc <MX_TIM17_Init>:
  * @brief TIM17 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM17_Init(void)
{
 80028bc:	b580      	push	{r7, lr}
 80028be:	b094      	sub	sp, #80	@ 0x50
 80028c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM17_Init 0 */

  /* USER CODE END TIM17_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 80028c2:	2334      	movs	r3, #52	@ 0x34
 80028c4:	18fb      	adds	r3, r7, r3
 80028c6:	0018      	movs	r0, r3
 80028c8:	231c      	movs	r3, #28
 80028ca:	001a      	movs	r2, r3
 80028cc:	2100      	movs	r1, #0
 80028ce:	f006 f97d 	bl	8008bcc <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80028d2:	003b      	movs	r3, r7
 80028d4:	0018      	movs	r0, r3
 80028d6:	2334      	movs	r3, #52	@ 0x34
 80028d8:	001a      	movs	r2, r3
 80028da:	2100      	movs	r1, #0
 80028dc:	f006 f976 	bl	8008bcc <memset>

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 80028e0:	4b37      	ldr	r3, [pc, #220]	@ (80029c0 <MX_TIM17_Init+0x104>)
 80028e2:	4a38      	ldr	r2, [pc, #224]	@ (80029c4 <MX_TIM17_Init+0x108>)
 80028e4:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 0;
 80028e6:	4b36      	ldr	r3, [pc, #216]	@ (80029c0 <MX_TIM17_Init+0x104>)
 80028e8:	2200      	movs	r2, #0
 80028ea:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 80028ec:	4b34      	ldr	r3, [pc, #208]	@ (80029c0 <MX_TIM17_Init+0x104>)
 80028ee:	2200      	movs	r2, #0
 80028f0:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 65535;
 80028f2:	4b33      	ldr	r3, [pc, #204]	@ (80029c0 <MX_TIM17_Init+0x104>)
 80028f4:	4a34      	ldr	r2, [pc, #208]	@ (80029c8 <MX_TIM17_Init+0x10c>)
 80028f6:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80028f8:	4b31      	ldr	r3, [pc, #196]	@ (80029c0 <MX_TIM17_Init+0x104>)
 80028fa:	2200      	movs	r2, #0
 80028fc:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 80028fe:	4b30      	ldr	r3, [pc, #192]	@ (80029c0 <MX_TIM17_Init+0x104>)
 8002900:	2200      	movs	r2, #0
 8002902:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002904:	4b2e      	ldr	r3, [pc, #184]	@ (80029c0 <MX_TIM17_Init+0x104>)
 8002906:	2200      	movs	r2, #0
 8002908:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 800290a:	4b2d      	ldr	r3, [pc, #180]	@ (80029c0 <MX_TIM17_Init+0x104>)
 800290c:	0018      	movs	r0, r3
 800290e:	f004 fa03 	bl	8006d18 <HAL_TIM_Base_Init>
 8002912:	1e03      	subs	r3, r0, #0
 8002914:	d001      	beq.n	800291a <MX_TIM17_Init+0x5e>
  {
    Error_Handler();
 8002916:	f000 f97f 	bl	8002c18 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim17) != HAL_OK)
 800291a:	4b29      	ldr	r3, [pc, #164]	@ (80029c0 <MX_TIM17_Init+0x104>)
 800291c:	0018      	movs	r0, r3
 800291e:	f004 fa53 	bl	8006dc8 <HAL_TIM_PWM_Init>
 8002922:	1e03      	subs	r3, r0, #0
 8002924:	d001      	beq.n	800292a <MX_TIM17_Init+0x6e>
  {
    Error_Handler();
 8002926:	f000 f977 	bl	8002c18 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800292a:	2134      	movs	r1, #52	@ 0x34
 800292c:	187b      	adds	r3, r7, r1
 800292e:	2260      	movs	r2, #96	@ 0x60
 8002930:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8002932:	187b      	adds	r3, r7, r1
 8002934:	2200      	movs	r2, #0
 8002936:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002938:	187b      	adds	r3, r7, r1
 800293a:	2200      	movs	r2, #0
 800293c:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800293e:	187b      	adds	r3, r7, r1
 8002940:	2200      	movs	r2, #0
 8002942:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002944:	187b      	adds	r3, r7, r1
 8002946:	2200      	movs	r2, #0
 8002948:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800294a:	187b      	adds	r3, r7, r1
 800294c:	2200      	movs	r2, #0
 800294e:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002950:	187b      	adds	r3, r7, r1
 8002952:	2200      	movs	r2, #0
 8002954:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002956:	1879      	adds	r1, r7, r1
 8002958:	4b19      	ldr	r3, [pc, #100]	@ (80029c0 <MX_TIM17_Init+0x104>)
 800295a:	2200      	movs	r2, #0
 800295c:	0018      	movs	r0, r3
 800295e:	f004 fb83 	bl	8007068 <HAL_TIM_PWM_ConfigChannel>
 8002962:	1e03      	subs	r3, r0, #0
 8002964:	d001      	beq.n	800296a <MX_TIM17_Init+0xae>
  {
    Error_Handler();
 8002966:	f000 f957 	bl	8002c18 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800296a:	003b      	movs	r3, r7
 800296c:	2200      	movs	r2, #0
 800296e:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002970:	003b      	movs	r3, r7
 8002972:	2200      	movs	r2, #0
 8002974:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002976:	003b      	movs	r3, r7
 8002978:	2200      	movs	r2, #0
 800297a:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 800297c:	003b      	movs	r3, r7
 800297e:	2200      	movs	r2, #0
 8002980:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002982:	003b      	movs	r3, r7
 8002984:	2200      	movs	r2, #0
 8002986:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002988:	003b      	movs	r3, r7
 800298a:	2280      	movs	r2, #128	@ 0x80
 800298c:	0192      	lsls	r2, r2, #6
 800298e:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8002990:	003b      	movs	r3, r7
 8002992:	2200      	movs	r2, #0
 8002994:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002996:	003b      	movs	r3, r7
 8002998:	2200      	movs	r2, #0
 800299a:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig) != HAL_OK)
 800299c:	003a      	movs	r2, r7
 800299e:	4b08      	ldr	r3, [pc, #32]	@ (80029c0 <MX_TIM17_Init+0x104>)
 80029a0:	0011      	movs	r1, r2
 80029a2:	0018      	movs	r0, r3
 80029a4:	f004 ffe0 	bl	8007968 <HAL_TIMEx_ConfigBreakDeadTime>
 80029a8:	1e03      	subs	r3, r0, #0
 80029aa:	d001      	beq.n	80029b0 <MX_TIM17_Init+0xf4>
  {
    Error_Handler();
 80029ac:	f000 f934 	bl	8002c18 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */
  HAL_TIM_MspPostInit(&htim17);
 80029b0:	4b03      	ldr	r3, [pc, #12]	@ (80029c0 <MX_TIM17_Init+0x104>)
 80029b2:	0018      	movs	r0, r3
 80029b4:	f000 fe9a 	bl	80036ec <HAL_TIM_MspPostInit>

}
 80029b8:	46c0      	nop			@ (mov r8, r8)
 80029ba:	46bd      	mov	sp, r7
 80029bc:	b014      	add	sp, #80	@ 0x50
 80029be:	bd80      	pop	{r7, pc}
 80029c0:	200007a8 	.word	0x200007a8
 80029c4:	40014800 	.word	0x40014800
 80029c8:	0000ffff 	.word	0x0000ffff

080029cc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80029d0:	4b23      	ldr	r3, [pc, #140]	@ (8002a60 <MX_USART1_UART_Init+0x94>)
 80029d2:	4a24      	ldr	r2, [pc, #144]	@ (8002a64 <MX_USART1_UART_Init+0x98>)
 80029d4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80029d6:	4b22      	ldr	r3, [pc, #136]	@ (8002a60 <MX_USART1_UART_Init+0x94>)
 80029d8:	2296      	movs	r2, #150	@ 0x96
 80029da:	0192      	lsls	r2, r2, #6
 80029dc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80029de:	4b20      	ldr	r3, [pc, #128]	@ (8002a60 <MX_USART1_UART_Init+0x94>)
 80029e0:	2200      	movs	r2, #0
 80029e2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80029e4:	4b1e      	ldr	r3, [pc, #120]	@ (8002a60 <MX_USART1_UART_Init+0x94>)
 80029e6:	2200      	movs	r2, #0
 80029e8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80029ea:	4b1d      	ldr	r3, [pc, #116]	@ (8002a60 <MX_USART1_UART_Init+0x94>)
 80029ec:	2200      	movs	r2, #0
 80029ee:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80029f0:	4b1b      	ldr	r3, [pc, #108]	@ (8002a60 <MX_USART1_UART_Init+0x94>)
 80029f2:	220c      	movs	r2, #12
 80029f4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80029f6:	4b1a      	ldr	r3, [pc, #104]	@ (8002a60 <MX_USART1_UART_Init+0x94>)
 80029f8:	2200      	movs	r2, #0
 80029fa:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80029fc:	4b18      	ldr	r3, [pc, #96]	@ (8002a60 <MX_USART1_UART_Init+0x94>)
 80029fe:	2200      	movs	r2, #0
 8002a00:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002a02:	4b17      	ldr	r3, [pc, #92]	@ (8002a60 <MX_USART1_UART_Init+0x94>)
 8002a04:	2200      	movs	r2, #0
 8002a06:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002a08:	4b15      	ldr	r3, [pc, #84]	@ (8002a60 <MX_USART1_UART_Init+0x94>)
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002a0e:	4b14      	ldr	r3, [pc, #80]	@ (8002a60 <MX_USART1_UART_Init+0x94>)
 8002a10:	2200      	movs	r2, #0
 8002a12:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002a14:	4b12      	ldr	r3, [pc, #72]	@ (8002a60 <MX_USART1_UART_Init+0x94>)
 8002a16:	0018      	movs	r0, r3
 8002a18:	f005 f842 	bl	8007aa0 <HAL_UART_Init>
 8002a1c:	1e03      	subs	r3, r0, #0
 8002a1e:	d001      	beq.n	8002a24 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8002a20:	f000 f8fa 	bl	8002c18 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002a24:	4b0e      	ldr	r3, [pc, #56]	@ (8002a60 <MX_USART1_UART_Init+0x94>)
 8002a26:	2100      	movs	r1, #0
 8002a28:	0018      	movs	r0, r3
 8002a2a:	f005 ff39 	bl	80088a0 <HAL_UARTEx_SetTxFifoThreshold>
 8002a2e:	1e03      	subs	r3, r0, #0
 8002a30:	d001      	beq.n	8002a36 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8002a32:	f000 f8f1 	bl	8002c18 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002a36:	4b0a      	ldr	r3, [pc, #40]	@ (8002a60 <MX_USART1_UART_Init+0x94>)
 8002a38:	2100      	movs	r1, #0
 8002a3a:	0018      	movs	r0, r3
 8002a3c:	f005 ff70 	bl	8008920 <HAL_UARTEx_SetRxFifoThreshold>
 8002a40:	1e03      	subs	r3, r0, #0
 8002a42:	d001      	beq.n	8002a48 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8002a44:	f000 f8e8 	bl	8002c18 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8002a48:	4b05      	ldr	r3, [pc, #20]	@ (8002a60 <MX_USART1_UART_Init+0x94>)
 8002a4a:	0018      	movs	r0, r3
 8002a4c:	f005 feee 	bl	800882c <HAL_UARTEx_DisableFifoMode>
 8002a50:	1e03      	subs	r3, r0, #0
 8002a52:	d001      	beq.n	8002a58 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8002a54:	f000 f8e0 	bl	8002c18 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002a58:	46c0      	nop			@ (mov r8, r8)
 8002a5a:	46bd      	mov	sp, r7
 8002a5c:	bd80      	pop	{r7, pc}
 8002a5e:	46c0      	nop			@ (mov r8, r8)
 8002a60:	200007f4 	.word	0x200007f4
 8002a64:	40013800 	.word	0x40013800

08002a68 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002a68:	b590      	push	{r4, r7, lr}
 8002a6a:	b089      	sub	sp, #36	@ 0x24
 8002a6c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a6e:	240c      	movs	r4, #12
 8002a70:	193b      	adds	r3, r7, r4
 8002a72:	0018      	movs	r0, r3
 8002a74:	2314      	movs	r3, #20
 8002a76:	001a      	movs	r2, r3
 8002a78:	2100      	movs	r1, #0
 8002a7a:	f006 f8a7 	bl	8008bcc <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a7e:	4b1b      	ldr	r3, [pc, #108]	@ (8002aec <MX_GPIO_Init+0x84>)
 8002a80:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002a82:	4b1a      	ldr	r3, [pc, #104]	@ (8002aec <MX_GPIO_Init+0x84>)
 8002a84:	2101      	movs	r1, #1
 8002a86:	430a      	orrs	r2, r1
 8002a88:	635a      	str	r2, [r3, #52]	@ 0x34
 8002a8a:	4b18      	ldr	r3, [pc, #96]	@ (8002aec <MX_GPIO_Init+0x84>)
 8002a8c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a8e:	2201      	movs	r2, #1
 8002a90:	4013      	ands	r3, r2
 8002a92:	60bb      	str	r3, [r7, #8]
 8002a94:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002a96:	4b15      	ldr	r3, [pc, #84]	@ (8002aec <MX_GPIO_Init+0x84>)
 8002a98:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002a9a:	4b14      	ldr	r3, [pc, #80]	@ (8002aec <MX_GPIO_Init+0x84>)
 8002a9c:	2104      	movs	r1, #4
 8002a9e:	430a      	orrs	r2, r1
 8002aa0:	635a      	str	r2, [r3, #52]	@ 0x34
 8002aa2:	4b12      	ldr	r3, [pc, #72]	@ (8002aec <MX_GPIO_Init+0x84>)
 8002aa4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002aa6:	2204      	movs	r2, #4
 8002aa8:	4013      	ands	r3, r2
 8002aaa:	607b      	str	r3, [r7, #4]
 8002aac:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 8002aae:	23a0      	movs	r3, #160	@ 0xa0
 8002ab0:	05db      	lsls	r3, r3, #23
 8002ab2:	2200      	movs	r2, #0
 8002ab4:	2138      	movs	r1, #56	@ 0x38
 8002ab6:	0018      	movs	r0, r3
 8002ab8:	f001 fa94 	bl	8003fe4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA3 PA4 PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8002abc:	0021      	movs	r1, r4
 8002abe:	187b      	adds	r3, r7, r1
 8002ac0:	2238      	movs	r2, #56	@ 0x38
 8002ac2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ac4:	187b      	adds	r3, r7, r1
 8002ac6:	2201      	movs	r2, #1
 8002ac8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002aca:	187b      	adds	r3, r7, r1
 8002acc:	2200      	movs	r2, #0
 8002ace:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ad0:	187b      	adds	r3, r7, r1
 8002ad2:	2200      	movs	r2, #0
 8002ad4:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ad6:	187a      	adds	r2, r7, r1
 8002ad8:	23a0      	movs	r3, #160	@ 0xa0
 8002ada:	05db      	lsls	r3, r3, #23
 8002adc:	0011      	movs	r1, r2
 8002ade:	0018      	movs	r0, r3
 8002ae0:	f001 f914 	bl	8003d0c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8002ae4:	46c0      	nop			@ (mov r8, r8)
 8002ae6:	46bd      	mov	sp, r7
 8002ae8:	b009      	add	sp, #36	@ 0x24
 8002aea:	bd90      	pop	{r4, r7, pc}
 8002aec:	40021000 	.word	0x40021000

08002af0 <_ADXL343_ReadReg8>:

/* USER CODE BEGIN 4 */
int _ADXL343_ReadReg8 (unsigned char TargetRegister, unsigned char * TargetValue, uint8_t size)
{
 8002af0:	b580      	push	{r7, lr}
 8002af2:	b084      	sub	sp, #16
 8002af4:	af02      	add	r7, sp, #8
 8002af6:	6039      	str	r1, [r7, #0]
 8002af8:	0011      	movs	r1, r2
 8002afa:	1dfb      	adds	r3, r7, #7
 8002afc:	1c02      	adds	r2, r0, #0
 8002afe:	701a      	strb	r2, [r3, #0]
 8002b00:	1dbb      	adds	r3, r7, #6
 8002b02:	1c0a      	adds	r2, r1, #0
 8002b04:	701a      	strb	r2, [r3, #0]
  if (!HAL_I2C_Master_Transmit(&hi2c1, 0x14<<1, TargetRegister, 1, 1000)==HAL_OK)
 8002b06:	1dfb      	adds	r3, r7, #7
 8002b08:	781b      	ldrb	r3, [r3, #0]
 8002b0a:	001a      	movs	r2, r3
 8002b0c:	4811      	ldr	r0, [pc, #68]	@ (8002b54 <_ADXL343_ReadReg8+0x64>)
 8002b0e:	23fa      	movs	r3, #250	@ 0xfa
 8002b10:	009b      	lsls	r3, r3, #2
 8002b12:	9300      	str	r3, [sp, #0]
 8002b14:	2301      	movs	r3, #1
 8002b16:	2128      	movs	r1, #40	@ 0x28
 8002b18:	f001 fb28 	bl	800416c <HAL_I2C_Master_Transmit>
 8002b1c:	1e03      	subs	r3, r0, #0
 8002b1e:	d002      	beq.n	8002b26 <_ADXL343_ReadReg8+0x36>
      return -1;
 8002b20:	2301      	movs	r3, #1
 8002b22:	425b      	negs	r3, r3
 8002b24:	e011      	b.n	8002b4a <_ADXL343_ReadReg8+0x5a>

  if (!HAL_I2C_Master_Receive(&hi2c1, 0x14<<1, TargetValue, size, 1000)==HAL_OK)
 8002b26:	1dbb      	adds	r3, r7, #6
 8002b28:	781b      	ldrb	r3, [r3, #0]
 8002b2a:	b299      	uxth	r1, r3
 8002b2c:	683a      	ldr	r2, [r7, #0]
 8002b2e:	4809      	ldr	r0, [pc, #36]	@ (8002b54 <_ADXL343_ReadReg8+0x64>)
 8002b30:	23fa      	movs	r3, #250	@ 0xfa
 8002b32:	009b      	lsls	r3, r3, #2
 8002b34:	9300      	str	r3, [sp, #0]
 8002b36:	000b      	movs	r3, r1
 8002b38:	2128      	movs	r1, #40	@ 0x28
 8002b3a:	f001 fc41 	bl	80043c0 <HAL_I2C_Master_Receive>
 8002b3e:	1e03      	subs	r3, r0, #0
 8002b40:	d002      	beq.n	8002b48 <_ADXL343_ReadReg8+0x58>
    return -2;
 8002b42:	2302      	movs	r3, #2
 8002b44:	425b      	negs	r3, r3
 8002b46:	e000      	b.n	8002b4a <_ADXL343_ReadReg8+0x5a>

  return 0;
 8002b48:	2300      	movs	r3, #0
}
 8002b4a:	0018      	movs	r0, r3
 8002b4c:	46bd      	mov	sp, r7
 8002b4e:	b002      	add	sp, #8
 8002b50:	bd80      	pop	{r7, pc}
 8002b52:	46c0      	nop			@ (mov r8, r8)
 8002b54:	200006c4 	.word	0x200006c4

08002b58 <_ADXL343_WriteReg8>:

int _ADXL343_WriteReg8 (unsigned char TargetRegister, unsigned char TargetValue)
{
 8002b58:	b580      	push	{r7, lr}
 8002b5a:	b086      	sub	sp, #24
 8002b5c:	af02      	add	r7, sp, #8
 8002b5e:	0002      	movs	r2, r0
 8002b60:	1dfb      	adds	r3, r7, #7
 8002b62:	701a      	strb	r2, [r3, #0]
 8002b64:	1dbb      	adds	r3, r7, #6
 8002b66:	1c0a      	adds	r2, r1, #0
 8002b68:	701a      	strb	r2, [r3, #0]
  unsigned char buff [2];
  buff[0] = TargetRegister;
 8002b6a:	210c      	movs	r1, #12
 8002b6c:	187b      	adds	r3, r7, r1
 8002b6e:	1dfa      	adds	r2, r7, #7
 8002b70:	7812      	ldrb	r2, [r2, #0]
 8002b72:	701a      	strb	r2, [r3, #0]
  buff[1] = TargetValue;
 8002b74:	187b      	adds	r3, r7, r1
 8002b76:	1dba      	adds	r2, r7, #6
 8002b78:	7812      	ldrb	r2, [r2, #0]
 8002b7a:	705a      	strb	r2, [r3, #1]

  if (HAL_I2C_Master_Transmit(&hi2c1, 0x14<<1, buff, 2, 100))
 8002b7c:	187a      	adds	r2, r7, r1
 8002b7e:	4808      	ldr	r0, [pc, #32]	@ (8002ba0 <_ADXL343_WriteReg8+0x48>)
 8002b80:	2364      	movs	r3, #100	@ 0x64
 8002b82:	9300      	str	r3, [sp, #0]
 8002b84:	2302      	movs	r3, #2
 8002b86:	2128      	movs	r1, #40	@ 0x28
 8002b88:	f001 faf0 	bl	800416c <HAL_I2C_Master_Transmit>
 8002b8c:	1e03      	subs	r3, r0, #0
 8002b8e:	d002      	beq.n	8002b96 <_ADXL343_WriteReg8+0x3e>
      return -1;
 8002b90:	2301      	movs	r3, #1
 8002b92:	425b      	negs	r3, r3
 8002b94:	e000      	b.n	8002b98 <_ADXL343_WriteReg8+0x40>

  return 0;
 8002b96:	2300      	movs	r3, #0
}
 8002b98:	0018      	movs	r0, r3
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	b004      	add	sp, #16
 8002b9e:	bd80      	pop	{r7, pc}
 8002ba0:	200006c4 	.word	0x200006c4

08002ba4 <HAL_RTC_AlarmAEventCallback>:

void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc) {
 8002ba4:	b590      	push	{r4, r7, lr}
 8002ba6:	b091      	sub	sp, #68	@ 0x44
 8002ba8:	af04      	add	r7, sp, #16
 8002baa:	6078      	str	r0, [r7, #4]
  RTC_AlarmTypeDef sAlarm;
  HAL_RTC_GetAlarm(hrtc,&sAlarm,RTC_ALARM_A,FORMAT_BIN);
 8002bac:	2380      	movs	r3, #128	@ 0x80
 8002bae:	005a      	lsls	r2, r3, #1
 8002bb0:	2408      	movs	r4, #8
 8002bb2:	1939      	adds	r1, r7, r4
 8002bb4:	6878      	ldr	r0, [r7, #4]
 8002bb6:	2300      	movs	r3, #0
 8002bb8:	f003 fb22 	bl	8006200 <HAL_RTC_GetAlarm>
  if(sAlarm.AlarmTime.Seconds>58) {
 8002bbc:	0022      	movs	r2, r4
 8002bbe:	18bb      	adds	r3, r7, r2
 8002bc0:	789b      	ldrb	r3, [r3, #2]
 8002bc2:	2b3a      	cmp	r3, #58	@ 0x3a
 8002bc4:	d903      	bls.n	8002bce <HAL_RTC_AlarmAEventCallback+0x2a>
    sAlarm.AlarmTime.Seconds=0;
 8002bc6:	18bb      	adds	r3, r7, r2
 8002bc8:	2200      	movs	r2, #0
 8002bca:	709a      	strb	r2, [r3, #2]
 8002bcc:	e006      	b.n	8002bdc <HAL_RTC_AlarmAEventCallback+0x38>
  }else{
    sAlarm.AlarmTime.Seconds=sAlarm.AlarmTime.Seconds+1;
 8002bce:	2108      	movs	r1, #8
 8002bd0:	187b      	adds	r3, r7, r1
 8002bd2:	789b      	ldrb	r3, [r3, #2]
 8002bd4:	3301      	adds	r3, #1
 8002bd6:	b2da      	uxtb	r2, r3
 8002bd8:	187b      	adds	r3, r7, r1
 8002bda:	709a      	strb	r2, [r3, #2]
  }
    while(HAL_RTC_SetAlarm_IT(hrtc, &sAlarm, FORMAT_BIN)!=HAL_OK){}
 8002bdc:	46c0      	nop			@ (mov r8, r8)
 8002bde:	2308      	movs	r3, #8
 8002be0:	18f9      	adds	r1, r7, r3
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	2200      	movs	r2, #0
 8002be6:	0018      	movs	r0, r3
 8002be8:	f003 f9cc 	bl	8005f84 <HAL_RTC_SetAlarm_IT>
 8002bec:	1e03      	subs	r3, r0, #0
 8002bee:	d1f6      	bne.n	8002bde <HAL_RTC_AlarmAEventCallback+0x3a>
  	  drawString(30, 30, "testTime", BLACK, GREEN, 1, 1);
 8002bf0:	4a08      	ldr	r2, [pc, #32]	@ (8002c14 <HAL_RTC_AlarmAEventCallback+0x70>)
 8002bf2:	2301      	movs	r3, #1
 8002bf4:	9302      	str	r3, [sp, #8]
 8002bf6:	2301      	movs	r3, #1
 8002bf8:	9301      	str	r3, [sp, #4]
 8002bfa:	23fc      	movs	r3, #252	@ 0xfc
 8002bfc:	00db      	lsls	r3, r3, #3
 8002bfe:	9300      	str	r3, [sp, #0]
 8002c00:	2300      	movs	r3, #0
 8002c02:	211e      	movs	r1, #30
 8002c04:	201e      	movs	r0, #30
 8002c06:	f7fe fd11 	bl	800162c <drawString>
}
 8002c0a:	46c0      	nop			@ (mov r8, r8)
 8002c0c:	46bd      	mov	sp, r7
 8002c0e:	b00d      	add	sp, #52	@ 0x34
 8002c10:	bd90      	pop	{r4, r7, pc}
 8002c12:	46c0      	nop			@ (mov r8, r8)
 8002c14:	0800950c 	.word	0x0800950c

08002c18 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002c18:	b580      	push	{r7, lr}
 8002c1a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002c1c:	b672      	cpsid	i
}
 8002c1e:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002c20:	46c0      	nop			@ (mov r8, r8)
 8002c22:	e7fd      	b.n	8002c20 <Error_Handler+0x8>

08002c24 <minmea_isfield>:
        return false;

    return true;
}

static inline bool minmea_isfield(char c) {
 8002c24:	b580      	push	{r7, lr}
 8002c26:	b082      	sub	sp, #8
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	0002      	movs	r2, r0
 8002c2c:	1dfb      	adds	r3, r7, #7
 8002c2e:	701a      	strb	r2, [r3, #0]
    return isprint((unsigned char) c) && c != ',' && c != '*';
 8002c30:	1dfb      	adds	r3, r7, #7
 8002c32:	781b      	ldrb	r3, [r3, #0]
 8002c34:	1c5a      	adds	r2, r3, #1
 8002c36:	4b0d      	ldr	r3, [pc, #52]	@ (8002c6c <minmea_isfield+0x48>)
 8002c38:	18d3      	adds	r3, r2, r3
 8002c3a:	781b      	ldrb	r3, [r3, #0]
 8002c3c:	001a      	movs	r2, r3
 8002c3e:	2397      	movs	r3, #151	@ 0x97
 8002c40:	4013      	ands	r3, r2
 8002c42:	d009      	beq.n	8002c58 <minmea_isfield+0x34>
 8002c44:	1dfb      	adds	r3, r7, #7
 8002c46:	781b      	ldrb	r3, [r3, #0]
 8002c48:	2b2c      	cmp	r3, #44	@ 0x2c
 8002c4a:	d005      	beq.n	8002c58 <minmea_isfield+0x34>
 8002c4c:	1dfb      	adds	r3, r7, #7
 8002c4e:	781b      	ldrb	r3, [r3, #0]
 8002c50:	2b2a      	cmp	r3, #42	@ 0x2a
 8002c52:	d001      	beq.n	8002c58 <minmea_isfield+0x34>
 8002c54:	2301      	movs	r3, #1
 8002c56:	e000      	b.n	8002c5a <minmea_isfield+0x36>
 8002c58:	2300      	movs	r3, #0
 8002c5a:	1c1a      	adds	r2, r3, #0
 8002c5c:	2301      	movs	r3, #1
 8002c5e:	4013      	ands	r3, r2
 8002c60:	b2db      	uxtb	r3, r3
}
 8002c62:	0018      	movs	r0, r3
 8002c64:	46bd      	mov	sp, r7
 8002c66:	b002      	add	sp, #8
 8002c68:	bd80      	pop	{r7, pc}
 8002c6a:	46c0      	nop			@ (mov r8, r8)
 8002c6c:	08009d1c 	.word	0x08009d1c

08002c70 <minmea_scan>:

bool minmea_scan(const char *sentence, const char *format, ...)
{
 8002c70:	b40e      	push	{r1, r2, r3}
 8002c72:	b5b0      	push	{r4, r5, r7, lr}
 8002c74:	b0a7      	sub	sp, #156	@ 0x9c
 8002c76:	af00      	add	r7, sp, #0
 8002c78:	6078      	str	r0, [r7, #4]
    bool result = false;
 8002c7a:	2397      	movs	r3, #151	@ 0x97
 8002c7c:	18fb      	adds	r3, r7, r3
 8002c7e:	2200      	movs	r2, #0
 8002c80:	701a      	strb	r2, [r3, #0]
    bool optional = false;
 8002c82:	2396      	movs	r3, #150	@ 0x96
 8002c84:	18fb      	adds	r3, r7, r3
 8002c86:	2200      	movs	r2, #0
 8002c88:	701a      	strb	r2, [r3, #0]
    va_list ap;
    va_start(ap, format);
 8002c8a:	23a8      	movs	r3, #168	@ 0xa8
 8002c8c:	2208      	movs	r2, #8
 8002c8e:	189b      	adds	r3, r3, r2
 8002c90:	19db      	adds	r3, r3, r7
 8002c92:	62fb      	str	r3, [r7, #44]	@ 0x2c

    const char *field = sentence;
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	2290      	movs	r2, #144	@ 0x90
 8002c98:	18ba      	adds	r2, r7, r2
 8002c9a:	6013      	str	r3, [r2, #0]
        } else { \
            field = NULL; \
        } \
    } while (0)

    while (*format) {
 8002c9c:	e345      	b.n	800332a <minmea_scan+0x6ba>
        char type = *format++;
 8002c9e:	21a4      	movs	r1, #164	@ 0xa4
 8002ca0:	2008      	movs	r0, #8
 8002ca2:	180b      	adds	r3, r1, r0
 8002ca4:	19db      	adds	r3, r3, r7
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	1c5a      	adds	r2, r3, #1
 8002caa:	1809      	adds	r1, r1, r0
 8002cac:	19c9      	adds	r1, r1, r7
 8002cae:	600a      	str	r2, [r1, #0]
 8002cb0:	2143      	movs	r1, #67	@ 0x43
 8002cb2:	187a      	adds	r2, r7, r1
 8002cb4:	781b      	ldrb	r3, [r3, #0]
 8002cb6:	7013      	strb	r3, [r2, #0]

        if (type == ';') {
 8002cb8:	187b      	adds	r3, r7, r1
 8002cba:	781b      	ldrb	r3, [r3, #0]
 8002cbc:	2b3b      	cmp	r3, #59	@ 0x3b
 8002cbe:	d104      	bne.n	8002cca <minmea_scan+0x5a>
            // All further fields are optional.
            optional = true;
 8002cc0:	2396      	movs	r3, #150	@ 0x96
 8002cc2:	18fb      	adds	r3, r7, r3
 8002cc4:	2201      	movs	r2, #1
 8002cc6:	701a      	strb	r2, [r3, #0]
            continue;
 8002cc8:	e32f      	b.n	800332a <minmea_scan+0x6ba>
        }

        if (!field && !optional) {
 8002cca:	2390      	movs	r3, #144	@ 0x90
 8002ccc:	18fb      	adds	r3, r7, r3
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d108      	bne.n	8002ce6 <minmea_scan+0x76>
 8002cd4:	2396      	movs	r3, #150	@ 0x96
 8002cd6:	18fb      	adds	r3, r7, r3
 8002cd8:	781b      	ldrb	r3, [r3, #0]
 8002cda:	2201      	movs	r2, #1
 8002cdc:	4053      	eors	r3, r2
 8002cde:	b2db      	uxtb	r3, r3
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d000      	beq.n	8002ce6 <minmea_scan+0x76>
 8002ce4:	e32f      	b.n	8003346 <minmea_scan+0x6d6>
            // Field requested but we ran out if input. Bail out.
            goto parse_error;
        }

        switch (type) {
 8002ce6:	2343      	movs	r3, #67	@ 0x43
 8002ce8:	18fb      	adds	r3, r7, r3
 8002cea:	781b      	ldrb	r3, [r3, #0]
 8002cec:	3b44      	subs	r3, #68	@ 0x44
 8002cee:	2b30      	cmp	r3, #48	@ 0x30
 8002cf0:	d900      	bls.n	8002cf4 <minmea_scan+0x84>
 8002cf2:	e32a      	b.n	800334a <minmea_scan+0x6da>
 8002cf4:	009a      	lsls	r2, r3, #2
 8002cf6:	4bbd      	ldr	r3, [pc, #756]	@ (8002fec <minmea_scan+0x37c>)
 8002cf8:	18d3      	adds	r3, r2, r3
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	469f      	mov	pc, r3
            case 'c': { // Single character field (char).
                char value = '\0';
 8002cfe:	258f      	movs	r5, #143	@ 0x8f
 8002d00:	197b      	adds	r3, r7, r5
 8002d02:	2200      	movs	r2, #0
 8002d04:	701a      	strb	r2, [r3, #0]

                if (field && minmea_isfield(*field))
 8002d06:	2490      	movs	r4, #144	@ 0x90
 8002d08:	193b      	adds	r3, r7, r4
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d00c      	beq.n	8002d2a <minmea_scan+0xba>
 8002d10:	193b      	adds	r3, r7, r4
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	781b      	ldrb	r3, [r3, #0]
 8002d16:	0018      	movs	r0, r3
 8002d18:	f7ff ff84 	bl	8002c24 <minmea_isfield>
 8002d1c:	1e03      	subs	r3, r0, #0
 8002d1e:	d004      	beq.n	8002d2a <minmea_scan+0xba>
                    value = *field;
 8002d20:	197b      	adds	r3, r7, r5
 8002d22:	193a      	adds	r2, r7, r4
 8002d24:	6812      	ldr	r2, [r2, #0]
 8002d26:	7812      	ldrb	r2, [r2, #0]
 8002d28:	701a      	strb	r2, [r3, #0]

                *va_arg(ap, char *) = value;
 8002d2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d2c:	1d1a      	adds	r2, r3, #4
 8002d2e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	228f      	movs	r2, #143	@ 0x8f
 8002d34:	18ba      	adds	r2, r7, r2
 8002d36:	7812      	ldrb	r2, [r2, #0]
 8002d38:	701a      	strb	r2, [r3, #0]
            } break;
 8002d3a:	e2db      	b.n	80032f4 <minmea_scan+0x684>

            case 'd': { // Single character direction field (int).
                int value = 0;
 8002d3c:	2300      	movs	r3, #0
 8002d3e:	2288      	movs	r2, #136	@ 0x88
 8002d40:	18ba      	adds	r2, r7, r2
 8002d42:	6013      	str	r3, [r2, #0]

                if (field && minmea_isfield(*field)) {
 8002d44:	2490      	movs	r4, #144	@ 0x90
 8002d46:	193b      	adds	r3, r7, r4
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d022      	beq.n	8002d94 <minmea_scan+0x124>
 8002d4e:	193b      	adds	r3, r7, r4
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	781b      	ldrb	r3, [r3, #0]
 8002d54:	0018      	movs	r0, r3
 8002d56:	f7ff ff65 	bl	8002c24 <minmea_isfield>
 8002d5a:	1e03      	subs	r3, r0, #0
 8002d5c:	d01a      	beq.n	8002d94 <minmea_scan+0x124>
                    switch (*field) {
 8002d5e:	193b      	adds	r3, r7, r4
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	781b      	ldrb	r3, [r3, #0]
 8002d64:	2b57      	cmp	r3, #87	@ 0x57
 8002d66:	d00f      	beq.n	8002d88 <minmea_scan+0x118>
 8002d68:	dd00      	ble.n	8002d6c <minmea_scan+0xfc>
 8002d6a:	e2f0      	b.n	800334e <minmea_scan+0x6de>
 8002d6c:	2b53      	cmp	r3, #83	@ 0x53
 8002d6e:	d00b      	beq.n	8002d88 <minmea_scan+0x118>
 8002d70:	dd00      	ble.n	8002d74 <minmea_scan+0x104>
 8002d72:	e2ec      	b.n	800334e <minmea_scan+0x6de>
 8002d74:	2b45      	cmp	r3, #69	@ 0x45
 8002d76:	d002      	beq.n	8002d7e <minmea_scan+0x10e>
 8002d78:	2b4e      	cmp	r3, #78	@ 0x4e
 8002d7a:	d000      	beq.n	8002d7e <minmea_scan+0x10e>
 8002d7c:	e2e7      	b.n	800334e <minmea_scan+0x6de>
                        case 'N':
                        case 'E':
                            value = 1;
 8002d7e:	2301      	movs	r3, #1
 8002d80:	2288      	movs	r2, #136	@ 0x88
 8002d82:	18ba      	adds	r2, r7, r2
 8002d84:	6013      	str	r3, [r2, #0]
                            break;
 8002d86:	e005      	b.n	8002d94 <minmea_scan+0x124>
                        case 'S':
                        case 'W':
                            value = -1;
 8002d88:	2301      	movs	r3, #1
 8002d8a:	425b      	negs	r3, r3
 8002d8c:	2288      	movs	r2, #136	@ 0x88
 8002d8e:	18ba      	adds	r2, r7, r2
 8002d90:	6013      	str	r3, [r2, #0]
                            break;
 8002d92:	46c0      	nop			@ (mov r8, r8)
                        default:
                            goto parse_error;
                    }
                }

                *va_arg(ap, int *) = value;
 8002d94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d96:	1d1a      	adds	r2, r3, #4
 8002d98:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	2288      	movs	r2, #136	@ 0x88
 8002d9e:	18ba      	adds	r2, r7, r2
 8002da0:	6812      	ldr	r2, [r2, #0]
 8002da2:	601a      	str	r2, [r3, #0]
            } break;
 8002da4:	e2a6      	b.n	80032f4 <minmea_scan+0x684>

            case 'f': { // Fractional value with scale (struct minmea_float).
                int sign = 0;
 8002da6:	2300      	movs	r3, #0
 8002da8:	2284      	movs	r2, #132	@ 0x84
 8002daa:	18ba      	adds	r2, r7, r2
 8002dac:	6013      	str	r3, [r2, #0]
                int_least32_t value = -1;
 8002dae:	2301      	movs	r3, #1
 8002db0:	425b      	negs	r3, r3
 8002db2:	2280      	movs	r2, #128	@ 0x80
 8002db4:	18ba      	adds	r2, r7, r2
 8002db6:	6013      	str	r3, [r2, #0]
                int_least32_t scale = 0;
 8002db8:	2300      	movs	r3, #0
 8002dba:	67fb      	str	r3, [r7, #124]	@ 0x7c

                if (field) {
 8002dbc:	2390      	movs	r3, #144	@ 0x90
 8002dbe:	18fb      	adds	r3, r7, r3
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d100      	bne.n	8002dc8 <minmea_scan+0x158>
 8002dc6:	e088      	b.n	8002eda <minmea_scan+0x26a>
                    while (minmea_isfield(*field)) {
 8002dc8:	e07d      	b.n	8002ec6 <minmea_scan+0x256>
                        if (*field == '+' && !sign && value == -1) {
 8002dca:	2390      	movs	r3, #144	@ 0x90
 8002dcc:	18fb      	adds	r3, r7, r3
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	781b      	ldrb	r3, [r3, #0]
 8002dd2:	2b2b      	cmp	r3, #43	@ 0x2b
 8002dd4:	d10d      	bne.n	8002df2 <minmea_scan+0x182>
 8002dd6:	2284      	movs	r2, #132	@ 0x84
 8002dd8:	18bb      	adds	r3, r7, r2
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d108      	bne.n	8002df2 <minmea_scan+0x182>
 8002de0:	2380      	movs	r3, #128	@ 0x80
 8002de2:	18fb      	adds	r3, r7, r3
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	3301      	adds	r3, #1
 8002de8:	d103      	bne.n	8002df2 <minmea_scan+0x182>
                            sign = 1;
 8002dea:	2301      	movs	r3, #1
 8002dec:	18ba      	adds	r2, r7, r2
 8002dee:	6013      	str	r3, [r2, #0]
 8002df0:	e063      	b.n	8002eba <minmea_scan+0x24a>
                        } else if (*field == '-' && !sign && value == -1) {
 8002df2:	2390      	movs	r3, #144	@ 0x90
 8002df4:	18fb      	adds	r3, r7, r3
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	781b      	ldrb	r3, [r3, #0]
 8002dfa:	2b2d      	cmp	r3, #45	@ 0x2d
 8002dfc:	d10e      	bne.n	8002e1c <minmea_scan+0x1ac>
 8002dfe:	2284      	movs	r2, #132	@ 0x84
 8002e00:	18bb      	adds	r3, r7, r2
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d109      	bne.n	8002e1c <minmea_scan+0x1ac>
 8002e08:	2380      	movs	r3, #128	@ 0x80
 8002e0a:	18fb      	adds	r3, r7, r3
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	3301      	adds	r3, #1
 8002e10:	d104      	bne.n	8002e1c <minmea_scan+0x1ac>
                            sign = -1;
 8002e12:	2301      	movs	r3, #1
 8002e14:	425b      	negs	r3, r3
 8002e16:	18ba      	adds	r2, r7, r2
 8002e18:	6013      	str	r3, [r2, #0]
 8002e1a:	e04e      	b.n	8002eba <minmea_scan+0x24a>
                        } else if (isdigit((unsigned char) *field)) {
 8002e1c:	2190      	movs	r1, #144	@ 0x90
 8002e1e:	187b      	adds	r3, r7, r1
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	781b      	ldrb	r3, [r3, #0]
 8002e24:	1c5a      	adds	r2, r3, #1
 8002e26:	4b72      	ldr	r3, [pc, #456]	@ (8002ff0 <minmea_scan+0x380>)
 8002e28:	18d3      	adds	r3, r2, r3
 8002e2a:	781b      	ldrb	r3, [r3, #0]
 8002e2c:	001a      	movs	r2, r3
 8002e2e:	2304      	movs	r3, #4
 8002e30:	4013      	ands	r3, r2
 8002e32:	d035      	beq.n	8002ea0 <minmea_scan+0x230>
                            int digit = *field - '0';
 8002e34:	187b      	adds	r3, r7, r1
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	781b      	ldrb	r3, [r3, #0]
 8002e3a:	3b30      	subs	r3, #48	@ 0x30
 8002e3c:	63bb      	str	r3, [r7, #56]	@ 0x38
                            if (value == -1)
 8002e3e:	2280      	movs	r2, #128	@ 0x80
 8002e40:	18bb      	adds	r3, r7, r2
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	3301      	adds	r3, #1
 8002e46:	d102      	bne.n	8002e4e <minmea_scan+0x1de>
                                value = 0;
 8002e48:	2300      	movs	r3, #0
 8002e4a:	18ba      	adds	r2, r7, r2
 8002e4c:	6013      	str	r3, [r2, #0]
                            if (value > (INT_LEAST32_MAX-digit) / 10) {
 8002e4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002e50:	4a68      	ldr	r2, [pc, #416]	@ (8002ff4 <minmea_scan+0x384>)
 8002e52:	1ad3      	subs	r3, r2, r3
 8002e54:	210a      	movs	r1, #10
 8002e56:	0018      	movs	r0, r3
 8002e58:	f7fd f9f2 	bl	8000240 <__divsi3>
 8002e5c:	0003      	movs	r3, r0
 8002e5e:	001a      	movs	r2, r3
 8002e60:	2380      	movs	r3, #128	@ 0x80
 8002e62:	18fb      	adds	r3, r7, r3
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	4293      	cmp	r3, r2
 8002e68:	dd04      	ble.n	8002e74 <minmea_scan+0x204>
                                /* we ran out of bits, what do we do? */
                                if (scale) {
 8002e6a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d100      	bne.n	8002e72 <minmea_scan+0x202>
 8002e70:	e26f      	b.n	8003352 <minmea_scan+0x6e2>
                                    /* truncate extra precision */
                                    break;
 8002e72:	e032      	b.n	8002eda <minmea_scan+0x26a>
                                } else {
                                    /* integer overflow. bail out. */
                                    goto parse_error;
                                }
                            }
                            value = (10 * value) + digit;
 8002e74:	2180      	movs	r1, #128	@ 0x80
 8002e76:	187b      	adds	r3, r7, r1
 8002e78:	681a      	ldr	r2, [r3, #0]
 8002e7a:	0013      	movs	r3, r2
 8002e7c:	009b      	lsls	r3, r3, #2
 8002e7e:	189b      	adds	r3, r3, r2
 8002e80:	005b      	lsls	r3, r3, #1
 8002e82:	001a      	movs	r2, r3
 8002e84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002e86:	189b      	adds	r3, r3, r2
 8002e88:	187a      	adds	r2, r7, r1
 8002e8a:	6013      	str	r3, [r2, #0]
                            if (scale)
 8002e8c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d013      	beq.n	8002eba <minmea_scan+0x24a>
                                scale *= 10;
 8002e92:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8002e94:	0013      	movs	r3, r2
 8002e96:	009b      	lsls	r3, r3, #2
 8002e98:	189b      	adds	r3, r3, r2
 8002e9a:	005b      	lsls	r3, r3, #1
 8002e9c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002e9e:	e00c      	b.n	8002eba <minmea_scan+0x24a>
                        } else if (*field == '.' && scale == 0) {
 8002ea0:	2390      	movs	r3, #144	@ 0x90
 8002ea2:	18fb      	adds	r3, r7, r3
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	781b      	ldrb	r3, [r3, #0]
 8002ea8:	2b2e      	cmp	r3, #46	@ 0x2e
 8002eaa:	d000      	beq.n	8002eae <minmea_scan+0x23e>
 8002eac:	e253      	b.n	8003356 <minmea_scan+0x6e6>
 8002eae:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d000      	beq.n	8002eb6 <minmea_scan+0x246>
 8002eb4:	e24f      	b.n	8003356 <minmea_scan+0x6e6>
                            scale = 1;
 8002eb6:	2301      	movs	r3, #1
 8002eb8:	67fb      	str	r3, [r7, #124]	@ 0x7c
                        } else {
                            goto parse_error;
                        }
                        field++;
 8002eba:	2290      	movs	r2, #144	@ 0x90
 8002ebc:	18bb      	adds	r3, r7, r2
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	3301      	adds	r3, #1
 8002ec2:	18ba      	adds	r2, r7, r2
 8002ec4:	6013      	str	r3, [r2, #0]
                    while (minmea_isfield(*field)) {
 8002ec6:	2390      	movs	r3, #144	@ 0x90
 8002ec8:	18fb      	adds	r3, r7, r3
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	781b      	ldrb	r3, [r3, #0]
 8002ece:	0018      	movs	r0, r3
 8002ed0:	f7ff fea8 	bl	8002c24 <minmea_isfield>
 8002ed4:	1e03      	subs	r3, r0, #0
 8002ed6:	d000      	beq.n	8002eda <minmea_scan+0x26a>
 8002ed8:	e777      	b.n	8002dca <minmea_scan+0x15a>
                    }
                }

                if ((sign || scale) && value == -1)
 8002eda:	2384      	movs	r3, #132	@ 0x84
 8002edc:	18fb      	adds	r3, r7, r3
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d102      	bne.n	8002eea <minmea_scan+0x27a>
 8002ee4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d005      	beq.n	8002ef6 <minmea_scan+0x286>
 8002eea:	2380      	movs	r3, #128	@ 0x80
 8002eec:	18fb      	adds	r3, r7, r3
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	3301      	adds	r3, #1
 8002ef2:	d100      	bne.n	8002ef6 <minmea_scan+0x286>
 8002ef4:	e231      	b.n	800335a <minmea_scan+0x6ea>
                    goto parse_error;

                if (value == -1) {
 8002ef6:	2280      	movs	r2, #128	@ 0x80
 8002ef8:	18bb      	adds	r3, r7, r2
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	3301      	adds	r3, #1
 8002efe:	d105      	bne.n	8002f0c <minmea_scan+0x29c>
                    /* No digits were scanned. */
                    value = 0;
 8002f00:	2300      	movs	r3, #0
 8002f02:	18ba      	adds	r2, r7, r2
 8002f04:	6013      	str	r3, [r2, #0]
                    scale = 0;
 8002f06:	2300      	movs	r3, #0
 8002f08:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002f0a:	e004      	b.n	8002f16 <minmea_scan+0x2a6>
                } else if (scale == 0) {
 8002f0c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d101      	bne.n	8002f16 <minmea_scan+0x2a6>
                    /* No decimal point. */
                    scale = 1;
 8002f12:	2301      	movs	r3, #1
 8002f14:	67fb      	str	r3, [r7, #124]	@ 0x7c
                }
                if (sign)
 8002f16:	2284      	movs	r2, #132	@ 0x84
 8002f18:	18bb      	adds	r3, r7, r2
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d007      	beq.n	8002f30 <minmea_scan+0x2c0>
                    value *= sign;
 8002f20:	2180      	movs	r1, #128	@ 0x80
 8002f22:	187b      	adds	r3, r7, r1
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	18ba      	adds	r2, r7, r2
 8002f28:	6812      	ldr	r2, [r2, #0]
 8002f2a:	4353      	muls	r3, r2
 8002f2c:	187a      	adds	r2, r7, r1
 8002f2e:	6013      	str	r3, [r2, #0]

                *va_arg(ap, struct minmea_float *) = (struct minmea_float) {value, scale};
 8002f30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f32:	1d1a      	adds	r2, r3, #4
 8002f34:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	2280      	movs	r2, #128	@ 0x80
 8002f3a:	18ba      	adds	r2, r7, r2
 8002f3c:	6812      	ldr	r2, [r2, #0]
 8002f3e:	601a      	str	r2, [r3, #0]
 8002f40:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8002f42:	605a      	str	r2, [r3, #4]
            } break;
 8002f44:	e1d6      	b.n	80032f4 <minmea_scan+0x684>

            case 'i': { // Integer value, default 0 (int).
                int value = 0;
 8002f46:	2300      	movs	r3, #0
 8002f48:	67bb      	str	r3, [r7, #120]	@ 0x78

                if (field) {
 8002f4a:	2290      	movs	r2, #144	@ 0x90
 8002f4c:	18bb      	adds	r3, r7, r2
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d011      	beq.n	8002f78 <minmea_scan+0x308>
                    char *endptr;
                    value = strtol(field, &endptr, 10);
 8002f54:	2320      	movs	r3, #32
 8002f56:	18f9      	adds	r1, r7, r3
 8002f58:	18bb      	adds	r3, r7, r2
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	220a      	movs	r2, #10
 8002f5e:	0018      	movs	r0, r3
 8002f60:	f005 fe08 	bl	8008b74 <strtol>
 8002f64:	0003      	movs	r3, r0
 8002f66:	67bb      	str	r3, [r7, #120]	@ 0x78
                    if (minmea_isfield(*endptr))
 8002f68:	6a3b      	ldr	r3, [r7, #32]
 8002f6a:	781b      	ldrb	r3, [r3, #0]
 8002f6c:	0018      	movs	r0, r3
 8002f6e:	f7ff fe59 	bl	8002c24 <minmea_isfield>
 8002f72:	1e03      	subs	r3, r0, #0
 8002f74:	d000      	beq.n	8002f78 <minmea_scan+0x308>
 8002f76:	e1f2      	b.n	800335e <minmea_scan+0x6ee>
                        goto parse_error;
                }

                *va_arg(ap, int *) = value;
 8002f78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f7a:	1d1a      	adds	r2, r3, #4
 8002f7c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8002f82:	601a      	str	r2, [r3, #0]
            } break;
 8002f84:	e1b6      	b.n	80032f4 <minmea_scan+0x684>

            case 's': { // String value (char *).
                char *buf = va_arg(ap, char *);
 8002f86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f88:	1d1a      	adds	r2, r3, #4
 8002f8a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	677b      	str	r3, [r7, #116]	@ 0x74

                if (field) {
 8002f90:	2390      	movs	r3, #144	@ 0x90
 8002f92:	18fb      	adds	r3, r7, r3
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d014      	beq.n	8002fc4 <minmea_scan+0x354>
                    while (minmea_isfield(*field))
 8002f9a:	e00a      	b.n	8002fb2 <minmea_scan+0x342>
                        *buf++ = *field++;
 8002f9c:	2190      	movs	r1, #144	@ 0x90
 8002f9e:	187b      	adds	r3, r7, r1
 8002fa0:	681a      	ldr	r2, [r3, #0]
 8002fa2:	1c53      	adds	r3, r2, #1
 8002fa4:	1879      	adds	r1, r7, r1
 8002fa6:	600b      	str	r3, [r1, #0]
 8002fa8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002faa:	1c59      	adds	r1, r3, #1
 8002fac:	6779      	str	r1, [r7, #116]	@ 0x74
 8002fae:	7812      	ldrb	r2, [r2, #0]
 8002fb0:	701a      	strb	r2, [r3, #0]
                    while (minmea_isfield(*field))
 8002fb2:	2390      	movs	r3, #144	@ 0x90
 8002fb4:	18fb      	adds	r3, r7, r3
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	781b      	ldrb	r3, [r3, #0]
 8002fba:	0018      	movs	r0, r3
 8002fbc:	f7ff fe32 	bl	8002c24 <minmea_isfield>
 8002fc0:	1e03      	subs	r3, r0, #0
 8002fc2:	d1eb      	bne.n	8002f9c <minmea_scan+0x32c>
                }

                *buf = '\0';
 8002fc4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	701a      	strb	r2, [r3, #0]
            } break;
 8002fca:	e193      	b.n	80032f4 <minmea_scan+0x684>

            case 't': { // NMEA talker+sentence identifier (char *).
                // This field is always mandatory.
                if (!field)
 8002fcc:	2290      	movs	r2, #144	@ 0x90
 8002fce:	18bb      	adds	r3, r7, r2
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d100      	bne.n	8002fd8 <minmea_scan+0x368>
 8002fd6:	e1c4      	b.n	8003362 <minmea_scan+0x6f2>
                    goto parse_error;

                if (field[0] != '$')
 8002fd8:	18bb      	adds	r3, r7, r2
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	781b      	ldrb	r3, [r3, #0]
 8002fde:	2b24      	cmp	r3, #36	@ 0x24
 8002fe0:	d000      	beq.n	8002fe4 <minmea_scan+0x374>
 8002fe2:	e1c0      	b.n	8003366 <minmea_scan+0x6f6>
                    goto parse_error;
                for (int i=0; i<5; i++)
 8002fe4:	2300      	movs	r3, #0
 8002fe6:	673b      	str	r3, [r7, #112]	@ 0x70
 8002fe8:	e01c      	b.n	8003024 <minmea_scan+0x3b4>
 8002fea:	46c0      	nop			@ (mov r8, r8)
 8002fec:	08009b7c 	.word	0x08009b7c
 8002ff0:	08009d1c 	.word	0x08009d1c
 8002ff4:	7fffffff 	.word	0x7fffffff
                    if (!minmea_isfield(field[1+i]))
 8002ff8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002ffa:	3301      	adds	r3, #1
 8002ffc:	001a      	movs	r2, r3
 8002ffe:	2390      	movs	r3, #144	@ 0x90
 8003000:	18fb      	adds	r3, r7, r3
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	189b      	adds	r3, r3, r2
 8003006:	781b      	ldrb	r3, [r3, #0]
 8003008:	0018      	movs	r0, r3
 800300a:	f7ff fe0b 	bl	8002c24 <minmea_isfield>
 800300e:	0003      	movs	r3, r0
 8003010:	001a      	movs	r2, r3
 8003012:	2301      	movs	r3, #1
 8003014:	4053      	eors	r3, r2
 8003016:	b2db      	uxtb	r3, r3
 8003018:	2b00      	cmp	r3, #0
 800301a:	d000      	beq.n	800301e <minmea_scan+0x3ae>
 800301c:	e1a5      	b.n	800336a <minmea_scan+0x6fa>
                for (int i=0; i<5; i++)
 800301e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003020:	3301      	adds	r3, #1
 8003022:	673b      	str	r3, [r7, #112]	@ 0x70
 8003024:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003026:	2b04      	cmp	r3, #4
 8003028:	dde6      	ble.n	8002ff8 <minmea_scan+0x388>
                        goto parse_error;

                char *buf = va_arg(ap, char *);
 800302a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800302c:	1d1a      	adds	r2, r3, #4
 800302e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	63fb      	str	r3, [r7, #60]	@ 0x3c
                memcpy(buf, field+1, 5);
 8003034:	2390      	movs	r3, #144	@ 0x90
 8003036:	18fb      	adds	r3, r7, r3
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	1c59      	adds	r1, r3, #1
 800303c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800303e:	2205      	movs	r2, #5
 8003040:	0018      	movs	r0, r3
 8003042:	f005 fdf7 	bl	8008c34 <memcpy>
                buf[5] = '\0';
 8003046:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003048:	3305      	adds	r3, #5
 800304a:	2200      	movs	r2, #0
 800304c:	701a      	strb	r2, [r3, #0]
            } break;
 800304e:	e151      	b.n	80032f4 <minmea_scan+0x684>

            case 'D': { // Date (int, int, int), -1 if empty.
                struct minmea_date *date = va_arg(ap, struct minmea_date *);
 8003050:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003052:	1d1a      	adds	r2, r3, #4
 8003054:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	633b      	str	r3, [r7, #48]	@ 0x30

                int d = -1, m = -1, y = -1;
 800305a:	2301      	movs	r3, #1
 800305c:	425b      	negs	r3, r3
 800305e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003060:	2301      	movs	r3, #1
 8003062:	425b      	negs	r3, r3
 8003064:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003066:	2301      	movs	r3, #1
 8003068:	425b      	negs	r3, r3
 800306a:	667b      	str	r3, [r7, #100]	@ 0x64

                if (field && minmea_isfield(*field)) {
 800306c:	2290      	movs	r2, #144	@ 0x90
 800306e:	18bb      	adds	r3, r7, r2
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	2b00      	cmp	r3, #0
 8003074:	d067      	beq.n	8003146 <minmea_scan+0x4d6>
 8003076:	18bb      	adds	r3, r7, r2
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	781b      	ldrb	r3, [r3, #0]
 800307c:	0018      	movs	r0, r3
 800307e:	f7ff fdd1 	bl	8002c24 <minmea_isfield>
 8003082:	1e03      	subs	r3, r0, #0
 8003084:	d05f      	beq.n	8003146 <minmea_scan+0x4d6>
                    // Always six digits.
                    for (int i=0; i<6; i++)
 8003086:	2300      	movs	r3, #0
 8003088:	663b      	str	r3, [r7, #96]	@ 0x60
 800308a:	e011      	b.n	80030b0 <minmea_scan+0x440>
                        if (!isdigit((unsigned char) field[i]))
 800308c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800308e:	2290      	movs	r2, #144	@ 0x90
 8003090:	18ba      	adds	r2, r7, r2
 8003092:	6812      	ldr	r2, [r2, #0]
 8003094:	18d3      	adds	r3, r2, r3
 8003096:	781b      	ldrb	r3, [r3, #0]
 8003098:	1c5a      	adds	r2, r3, #1
 800309a:	4bbb      	ldr	r3, [pc, #748]	@ (8003388 <minmea_scan+0x718>)
 800309c:	18d3      	adds	r3, r2, r3
 800309e:	781b      	ldrb	r3, [r3, #0]
 80030a0:	001a      	movs	r2, r3
 80030a2:	2304      	movs	r3, #4
 80030a4:	4013      	ands	r3, r2
 80030a6:	d100      	bne.n	80030aa <minmea_scan+0x43a>
 80030a8:	e161      	b.n	800336e <minmea_scan+0x6fe>
                    for (int i=0; i<6; i++)
 80030aa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80030ac:	3301      	adds	r3, #1
 80030ae:	663b      	str	r3, [r7, #96]	@ 0x60
 80030b0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80030b2:	2b05      	cmp	r3, #5
 80030b4:	ddea      	ble.n	800308c <minmea_scan+0x41c>
                            goto parse_error;

                    d = strtol((char[]) {field[0], field[1], '\0'}, NULL, 10);
 80030b6:	2490      	movs	r4, #144	@ 0x90
 80030b8:	193b      	adds	r3, r7, r4
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	781a      	ldrb	r2, [r3, #0]
 80030be:	211c      	movs	r1, #28
 80030c0:	187b      	adds	r3, r7, r1
 80030c2:	701a      	strb	r2, [r3, #0]
 80030c4:	193b      	adds	r3, r7, r4
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	3301      	adds	r3, #1
 80030ca:	781a      	ldrb	r2, [r3, #0]
 80030cc:	187b      	adds	r3, r7, r1
 80030ce:	705a      	strb	r2, [r3, #1]
 80030d0:	187b      	adds	r3, r7, r1
 80030d2:	2200      	movs	r2, #0
 80030d4:	709a      	strb	r2, [r3, #2]
 80030d6:	187b      	adds	r3, r7, r1
 80030d8:	220a      	movs	r2, #10
 80030da:	2100      	movs	r1, #0
 80030dc:	0018      	movs	r0, r3
 80030de:	f005 fd49 	bl	8008b74 <strtol>
 80030e2:	0003      	movs	r3, r0
 80030e4:	66fb      	str	r3, [r7, #108]	@ 0x6c
                    m = strtol((char[]) {field[2], field[3], '\0'}, NULL, 10);
 80030e6:	193b      	adds	r3, r7, r4
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	3302      	adds	r3, #2
 80030ec:	781a      	ldrb	r2, [r3, #0]
 80030ee:	2118      	movs	r1, #24
 80030f0:	187b      	adds	r3, r7, r1
 80030f2:	701a      	strb	r2, [r3, #0]
 80030f4:	193b      	adds	r3, r7, r4
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	3303      	adds	r3, #3
 80030fa:	781a      	ldrb	r2, [r3, #0]
 80030fc:	187b      	adds	r3, r7, r1
 80030fe:	705a      	strb	r2, [r3, #1]
 8003100:	187b      	adds	r3, r7, r1
 8003102:	2200      	movs	r2, #0
 8003104:	709a      	strb	r2, [r3, #2]
 8003106:	187b      	adds	r3, r7, r1
 8003108:	220a      	movs	r2, #10
 800310a:	2100      	movs	r1, #0
 800310c:	0018      	movs	r0, r3
 800310e:	f005 fd31 	bl	8008b74 <strtol>
 8003112:	0003      	movs	r3, r0
 8003114:	66bb      	str	r3, [r7, #104]	@ 0x68
                    y = strtol((char[]) {field[4], field[5], '\0'}, NULL, 10);
 8003116:	193b      	adds	r3, r7, r4
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	3304      	adds	r3, #4
 800311c:	781a      	ldrb	r2, [r3, #0]
 800311e:	2114      	movs	r1, #20
 8003120:	187b      	adds	r3, r7, r1
 8003122:	701a      	strb	r2, [r3, #0]
 8003124:	193b      	adds	r3, r7, r4
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	3305      	adds	r3, #5
 800312a:	781a      	ldrb	r2, [r3, #0]
 800312c:	187b      	adds	r3, r7, r1
 800312e:	705a      	strb	r2, [r3, #1]
 8003130:	187b      	adds	r3, r7, r1
 8003132:	2200      	movs	r2, #0
 8003134:	709a      	strb	r2, [r3, #2]
 8003136:	187b      	adds	r3, r7, r1
 8003138:	220a      	movs	r2, #10
 800313a:	2100      	movs	r1, #0
 800313c:	0018      	movs	r0, r3
 800313e:	f005 fd19 	bl	8008b74 <strtol>
 8003142:	0003      	movs	r3, r0
 8003144:	667b      	str	r3, [r7, #100]	@ 0x64
                }

                date->day = d;
 8003146:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003148:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800314a:	601a      	str	r2, [r3, #0]
                date->month = m;
 800314c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800314e:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8003150:	605a      	str	r2, [r3, #4]
                date->year = y;
 8003152:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003154:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8003156:	609a      	str	r2, [r3, #8]
            } break;
 8003158:	e0cc      	b.n	80032f4 <minmea_scan+0x684>

            case 'T': { // Time (int, int, int, int), -1 if empty.
                struct minmea_time *time = va_arg(ap, struct minmea_time *);
 800315a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800315c:	1d1a      	adds	r2, r3, #4
 800315e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	637b      	str	r3, [r7, #52]	@ 0x34

                int h = -1, i = -1, s = -1, u = -1;
 8003164:	2301      	movs	r3, #1
 8003166:	425b      	negs	r3, r3
 8003168:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800316a:	2301      	movs	r3, #1
 800316c:	425b      	negs	r3, r3
 800316e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003170:	2301      	movs	r3, #1
 8003172:	425b      	negs	r3, r3
 8003174:	657b      	str	r3, [r7, #84]	@ 0x54
 8003176:	2301      	movs	r3, #1
 8003178:	425b      	negs	r3, r3
 800317a:	653b      	str	r3, [r7, #80]	@ 0x50

                if (field && minmea_isfield(*field)) {
 800317c:	2290      	movs	r2, #144	@ 0x90
 800317e:	18bb      	adds	r3, r7, r2
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	2b00      	cmp	r3, #0
 8003184:	d100      	bne.n	8003188 <minmea_scan+0x518>
 8003186:	e0a7      	b.n	80032d8 <minmea_scan+0x668>
 8003188:	18bb      	adds	r3, r7, r2
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	781b      	ldrb	r3, [r3, #0]
 800318e:	0018      	movs	r0, r3
 8003190:	f7ff fd48 	bl	8002c24 <minmea_isfield>
 8003194:	1e03      	subs	r3, r0, #0
 8003196:	d100      	bne.n	800319a <minmea_scan+0x52a>
 8003198:	e09e      	b.n	80032d8 <minmea_scan+0x668>
                    // Minimum required: integer time.
                    for (int i=0; i<6; i++)
 800319a:	2300      	movs	r3, #0
 800319c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800319e:	e011      	b.n	80031c4 <minmea_scan+0x554>
                        if (!isdigit((unsigned char) field[i]))
 80031a0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80031a2:	2290      	movs	r2, #144	@ 0x90
 80031a4:	18ba      	adds	r2, r7, r2
 80031a6:	6812      	ldr	r2, [r2, #0]
 80031a8:	18d3      	adds	r3, r2, r3
 80031aa:	781b      	ldrb	r3, [r3, #0]
 80031ac:	1c5a      	adds	r2, r3, #1
 80031ae:	4b76      	ldr	r3, [pc, #472]	@ (8003388 <minmea_scan+0x718>)
 80031b0:	18d3      	adds	r3, r2, r3
 80031b2:	781b      	ldrb	r3, [r3, #0]
 80031b4:	001a      	movs	r2, r3
 80031b6:	2304      	movs	r3, #4
 80031b8:	4013      	ands	r3, r2
 80031ba:	d100      	bne.n	80031be <minmea_scan+0x54e>
 80031bc:	e0d9      	b.n	8003372 <minmea_scan+0x702>
                    for (int i=0; i<6; i++)
 80031be:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80031c0:	3301      	adds	r3, #1
 80031c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80031c4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80031c6:	2b05      	cmp	r3, #5
 80031c8:	ddea      	ble.n	80031a0 <minmea_scan+0x530>
                            goto parse_error;

                    h = strtol((char[]) {field[0], field[1], '\0'}, NULL, 10);
 80031ca:	2490      	movs	r4, #144	@ 0x90
 80031cc:	193b      	adds	r3, r7, r4
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	781a      	ldrb	r2, [r3, #0]
 80031d2:	2110      	movs	r1, #16
 80031d4:	187b      	adds	r3, r7, r1
 80031d6:	701a      	strb	r2, [r3, #0]
 80031d8:	193b      	adds	r3, r7, r4
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	3301      	adds	r3, #1
 80031de:	781a      	ldrb	r2, [r3, #0]
 80031e0:	187b      	adds	r3, r7, r1
 80031e2:	705a      	strb	r2, [r3, #1]
 80031e4:	187b      	adds	r3, r7, r1
 80031e6:	2200      	movs	r2, #0
 80031e8:	709a      	strb	r2, [r3, #2]
 80031ea:	187b      	adds	r3, r7, r1
 80031ec:	220a      	movs	r2, #10
 80031ee:	2100      	movs	r1, #0
 80031f0:	0018      	movs	r0, r3
 80031f2:	f005 fcbf 	bl	8008b74 <strtol>
 80031f6:	0003      	movs	r3, r0
 80031f8:	65fb      	str	r3, [r7, #92]	@ 0x5c
                    i = strtol((char[]) {field[2], field[3], '\0'}, NULL, 10);
 80031fa:	193b      	adds	r3, r7, r4
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	3302      	adds	r3, #2
 8003200:	781a      	ldrb	r2, [r3, #0]
 8003202:	210c      	movs	r1, #12
 8003204:	187b      	adds	r3, r7, r1
 8003206:	701a      	strb	r2, [r3, #0]
 8003208:	193b      	adds	r3, r7, r4
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	3303      	adds	r3, #3
 800320e:	781a      	ldrb	r2, [r3, #0]
 8003210:	187b      	adds	r3, r7, r1
 8003212:	705a      	strb	r2, [r3, #1]
 8003214:	187b      	adds	r3, r7, r1
 8003216:	2200      	movs	r2, #0
 8003218:	709a      	strb	r2, [r3, #2]
 800321a:	187b      	adds	r3, r7, r1
 800321c:	220a      	movs	r2, #10
 800321e:	2100      	movs	r1, #0
 8003220:	0018      	movs	r0, r3
 8003222:	f005 fca7 	bl	8008b74 <strtol>
 8003226:	0003      	movs	r3, r0
 8003228:	65bb      	str	r3, [r7, #88]	@ 0x58
                    s = strtol((char[]) {field[4], field[5], '\0'}, NULL, 10);
 800322a:	193b      	adds	r3, r7, r4
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	3304      	adds	r3, #4
 8003230:	781a      	ldrb	r2, [r3, #0]
 8003232:	2108      	movs	r1, #8
 8003234:	187b      	adds	r3, r7, r1
 8003236:	701a      	strb	r2, [r3, #0]
 8003238:	193b      	adds	r3, r7, r4
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	3305      	adds	r3, #5
 800323e:	781a      	ldrb	r2, [r3, #0]
 8003240:	187b      	adds	r3, r7, r1
 8003242:	705a      	strb	r2, [r3, #1]
 8003244:	187b      	adds	r3, r7, r1
 8003246:	2200      	movs	r2, #0
 8003248:	709a      	strb	r2, [r3, #2]
 800324a:	187b      	adds	r3, r7, r1
 800324c:	220a      	movs	r2, #10
 800324e:	2100      	movs	r1, #0
 8003250:	0018      	movs	r0, r3
 8003252:	f005 fc8f 	bl	8008b74 <strtol>
 8003256:	0003      	movs	r3, r0
 8003258:	657b      	str	r3, [r7, #84]	@ 0x54
                    field += 6;
 800325a:	193b      	adds	r3, r7, r4
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	3306      	adds	r3, #6
 8003260:	193a      	adds	r2, r7, r4
 8003262:	6013      	str	r3, [r2, #0]

                    // Extra: fractional time. Saved as microseconds.
                    if (*field++ == '.') {
 8003264:	193b      	adds	r3, r7, r4
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	1c5a      	adds	r2, r3, #1
 800326a:	1939      	adds	r1, r7, r4
 800326c:	600a      	str	r2, [r1, #0]
 800326e:	781b      	ldrb	r3, [r3, #0]
 8003270:	2b2e      	cmp	r3, #46	@ 0x2e
 8003272:	d12f      	bne.n	80032d4 <minmea_scan+0x664>
                        int value = 0;
 8003274:	2300      	movs	r3, #0
 8003276:	64bb      	str	r3, [r7, #72]	@ 0x48
                        int scale = 1000000;
 8003278:	4b44      	ldr	r3, [pc, #272]	@ (800338c <minmea_scan+0x71c>)
 800327a:	647b      	str	r3, [r7, #68]	@ 0x44
                        while (isdigit((unsigned char) *field) && scale > 1) {
 800327c:	e016      	b.n	80032ac <minmea_scan+0x63c>
                            value = (value * 10) + (*field++ - '0');
 800327e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003280:	0013      	movs	r3, r2
 8003282:	009b      	lsls	r3, r3, #2
 8003284:	189b      	adds	r3, r3, r2
 8003286:	005b      	lsls	r3, r3, #1
 8003288:	0019      	movs	r1, r3
 800328a:	2090      	movs	r0, #144	@ 0x90
 800328c:	183b      	adds	r3, r7, r0
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	1c5a      	adds	r2, r3, #1
 8003292:	1838      	adds	r0, r7, r0
 8003294:	6002      	str	r2, [r0, #0]
 8003296:	781b      	ldrb	r3, [r3, #0]
 8003298:	3b30      	subs	r3, #48	@ 0x30
 800329a:	18cb      	adds	r3, r1, r3
 800329c:	64bb      	str	r3, [r7, #72]	@ 0x48
                            scale /= 10;
 800329e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80032a0:	210a      	movs	r1, #10
 80032a2:	0018      	movs	r0, r3
 80032a4:	f7fc ffcc 	bl	8000240 <__divsi3>
 80032a8:	0003      	movs	r3, r0
 80032aa:	647b      	str	r3, [r7, #68]	@ 0x44
                        while (isdigit((unsigned char) *field) && scale > 1) {
 80032ac:	2390      	movs	r3, #144	@ 0x90
 80032ae:	18fb      	adds	r3, r7, r3
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	781b      	ldrb	r3, [r3, #0]
 80032b4:	1c5a      	adds	r2, r3, #1
 80032b6:	4b34      	ldr	r3, [pc, #208]	@ (8003388 <minmea_scan+0x718>)
 80032b8:	18d3      	adds	r3, r2, r3
 80032ba:	781b      	ldrb	r3, [r3, #0]
 80032bc:	001a      	movs	r2, r3
 80032be:	2304      	movs	r3, #4
 80032c0:	4013      	ands	r3, r2
 80032c2:	d002      	beq.n	80032ca <minmea_scan+0x65a>
 80032c4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80032c6:	2b01      	cmp	r3, #1
 80032c8:	dcd9      	bgt.n	800327e <minmea_scan+0x60e>
                        }
                        u = value * scale;
 80032ca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80032cc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80032ce:	4353      	muls	r3, r2
 80032d0:	653b      	str	r3, [r7, #80]	@ 0x50
 80032d2:	e001      	b.n	80032d8 <minmea_scan+0x668>
                    } else {
                        u = 0;
 80032d4:	2300      	movs	r3, #0
 80032d6:	653b      	str	r3, [r7, #80]	@ 0x50
                    }
                }

                time->hours = h;
 80032d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80032da:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80032dc:	601a      	str	r2, [r3, #0]
                time->minutes = i;
 80032de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80032e0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80032e2:	605a      	str	r2, [r3, #4]
                time->seconds = s;
 80032e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80032e6:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80032e8:	609a      	str	r2, [r3, #8]
                time->microseconds = u;
 80032ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80032ec:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80032ee:	60da      	str	r2, [r3, #12]
            } break;
 80032f0:	e000      	b.n	80032f4 <minmea_scan+0x684>

            case '_': { // Ignore the field.
            } break;
 80032f2:	46c0      	nop			@ (mov r8, r8)
            default: { // Unknown.
                goto parse_error;
            } break;
        }

        next_field();
 80032f4:	e002      	b.n	80032fc <minmea_scan+0x68c>
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	3301      	adds	r3, #1
 80032fa:	607b      	str	r3, [r7, #4]
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	781b      	ldrb	r3, [r3, #0]
 8003300:	0018      	movs	r0, r3
 8003302:	f7ff fc8f 	bl	8002c24 <minmea_isfield>
 8003306:	1e03      	subs	r3, r0, #0
 8003308:	d1f5      	bne.n	80032f6 <minmea_scan+0x686>
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	781b      	ldrb	r3, [r3, #0]
 800330e:	2b2c      	cmp	r3, #44	@ 0x2c
 8003310:	d107      	bne.n	8003322 <minmea_scan+0x6b2>
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	3301      	adds	r3, #1
 8003316:	607b      	str	r3, [r7, #4]
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	2290      	movs	r2, #144	@ 0x90
 800331c:	18ba      	adds	r2, r7, r2
 800331e:	6013      	str	r3, [r2, #0]
 8003320:	e003      	b.n	800332a <minmea_scan+0x6ba>
 8003322:	2300      	movs	r3, #0
 8003324:	2290      	movs	r2, #144	@ 0x90
 8003326:	18ba      	adds	r2, r7, r2
 8003328:	6013      	str	r3, [r2, #0]
    while (*format) {
 800332a:	23a4      	movs	r3, #164	@ 0xa4
 800332c:	2208      	movs	r2, #8
 800332e:	189b      	adds	r3, r3, r2
 8003330:	19db      	adds	r3, r3, r7
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	781b      	ldrb	r3, [r3, #0]
 8003336:	2b00      	cmp	r3, #0
 8003338:	d000      	beq.n	800333c <minmea_scan+0x6cc>
 800333a:	e4b0      	b.n	8002c9e <minmea_scan+0x2e>
    }

    result = true;
 800333c:	2397      	movs	r3, #151	@ 0x97
 800333e:	18fb      	adds	r3, r7, r3
 8003340:	2201      	movs	r2, #1
 8003342:	701a      	strb	r2, [r3, #0]
 8003344:	e016      	b.n	8003374 <minmea_scan+0x704>
            goto parse_error;
 8003346:	46c0      	nop			@ (mov r8, r8)
 8003348:	e014      	b.n	8003374 <minmea_scan+0x704>
                goto parse_error;
 800334a:	46c0      	nop			@ (mov r8, r8)
 800334c:	e012      	b.n	8003374 <minmea_scan+0x704>
                            goto parse_error;
 800334e:	46c0      	nop			@ (mov r8, r8)
 8003350:	e010      	b.n	8003374 <minmea_scan+0x704>
                                    goto parse_error;
 8003352:	46c0      	nop			@ (mov r8, r8)
 8003354:	e00e      	b.n	8003374 <minmea_scan+0x704>
                            goto parse_error;
 8003356:	46c0      	nop			@ (mov r8, r8)
 8003358:	e00c      	b.n	8003374 <minmea_scan+0x704>
                    goto parse_error;
 800335a:	46c0      	nop			@ (mov r8, r8)
 800335c:	e00a      	b.n	8003374 <minmea_scan+0x704>
                        goto parse_error;
 800335e:	46c0      	nop			@ (mov r8, r8)
 8003360:	e008      	b.n	8003374 <minmea_scan+0x704>
                    goto parse_error;
 8003362:	46c0      	nop			@ (mov r8, r8)
 8003364:	e006      	b.n	8003374 <minmea_scan+0x704>
                    goto parse_error;
 8003366:	46c0      	nop			@ (mov r8, r8)
 8003368:	e004      	b.n	8003374 <minmea_scan+0x704>
                        goto parse_error;
 800336a:	46c0      	nop			@ (mov r8, r8)
 800336c:	e002      	b.n	8003374 <minmea_scan+0x704>
                            goto parse_error;
 800336e:	46c0      	nop			@ (mov r8, r8)
 8003370:	e000      	b.n	8003374 <minmea_scan+0x704>
                            goto parse_error;
 8003372:	46c0      	nop			@ (mov r8, r8)

parse_error:
    va_end(ap);
    return result;
 8003374:	2397      	movs	r3, #151	@ 0x97
 8003376:	18fb      	adds	r3, r7, r3
 8003378:	781b      	ldrb	r3, [r3, #0]
}
 800337a:	0018      	movs	r0, r3
 800337c:	46bd      	mov	sp, r7
 800337e:	b027      	add	sp, #156	@ 0x9c
 8003380:	bcb0      	pop	{r4, r5, r7}
 8003382:	bc08      	pop	{r3}
 8003384:	b003      	add	sp, #12
 8003386:	4718      	bx	r3
 8003388:	08009d1c 	.word	0x08009d1c
 800338c:	000f4240 	.word	0x000f4240

08003390 <minmea_parse_rmc>:

    return MINMEA_UNKNOWN;
}

bool minmea_parse_rmc(struct minmea_sentence_rmc *frame, const char *sentence)
{
 8003390:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003392:	46d6      	mov	lr, sl
 8003394:	464f      	mov	r7, r9
 8003396:	4646      	mov	r6, r8
 8003398:	b5c0      	push	{r6, r7, lr}
 800339a:	b092      	sub	sp, #72	@ 0x48
 800339c:	af0a      	add	r7, sp, #40	@ 0x28
 800339e:	6078      	str	r0, [r7, #4]
 80033a0:	6039      	str	r1, [r7, #0]
    char type[6];
    char validity;
    int latitude_direction;
    int longitude_direction;
    int variation_direction;
    if (!minmea_scan(sentence, "tTcfdfdffDfd",
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	469a      	mov	sl, r3
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	3314      	adds	r3, #20
 80033aa:	687a      	ldr	r2, [r7, #4]
 80033ac:	321c      	adds	r2, #28
 80033ae:	6879      	ldr	r1, [r7, #4]
 80033b0:	3124      	adds	r1, #36	@ 0x24
 80033b2:	6878      	ldr	r0, [r7, #4]
 80033b4:	302c      	adds	r0, #44	@ 0x2c
 80033b6:	687c      	ldr	r4, [r7, #4]
 80033b8:	3434      	adds	r4, #52	@ 0x34
 80033ba:	687d      	ldr	r5, [r7, #4]
 80033bc:	3540      	adds	r5, #64	@ 0x40
 80033be:	2618      	movs	r6, #24
 80033c0:	46b1      	mov	r9, r6
 80033c2:	44b9      	add	r9, r7
 80033c4:	4e2a      	ldr	r6, [pc, #168]	@ (8003470 <minmea_parse_rmc+0xe0>)
 80033c6:	46b0      	mov	r8, r6
 80033c8:	683e      	ldr	r6, [r7, #0]
 80033ca:	46b4      	mov	ip, r6
 80033cc:	2608      	movs	r6, #8
 80033ce:	19be      	adds	r6, r7, r6
 80033d0:	9609      	str	r6, [sp, #36]	@ 0x24
 80033d2:	9508      	str	r5, [sp, #32]
 80033d4:	9407      	str	r4, [sp, #28]
 80033d6:	9006      	str	r0, [sp, #24]
 80033d8:	9105      	str	r1, [sp, #20]
 80033da:	210c      	movs	r1, #12
 80033dc:	1879      	adds	r1, r7, r1
 80033de:	9104      	str	r1, [sp, #16]
 80033e0:	9203      	str	r2, [sp, #12]
 80033e2:	2210      	movs	r2, #16
 80033e4:	18ba      	adds	r2, r7, r2
 80033e6:	9202      	str	r2, [sp, #8]
 80033e8:	9301      	str	r3, [sp, #4]
 80033ea:	2317      	movs	r3, #23
 80033ec:	18fb      	adds	r3, r7, r3
 80033ee:	9300      	str	r3, [sp, #0]
 80033f0:	4653      	mov	r3, sl
 80033f2:	464a      	mov	r2, r9
 80033f4:	4641      	mov	r1, r8
 80033f6:	4660      	mov	r0, ip
 80033f8:	f7ff fc3a 	bl	8002c70 <minmea_scan>
 80033fc:	0003      	movs	r3, r0
 80033fe:	001a      	movs	r2, r3
 8003400:	2301      	movs	r3, #1
 8003402:	4053      	eors	r3, r2
 8003404:	b2db      	uxtb	r3, r3
 8003406:	2b00      	cmp	r3, #0
 8003408:	d001      	beq.n	800340e <minmea_parse_rmc+0x7e>
            &frame->longitude, &longitude_direction,
            &frame->speed,
            &frame->course,
            &frame->date,
            &frame->variation, &variation_direction))
        return false;
 800340a:	2300      	movs	r3, #0
 800340c:	e027      	b.n	800345e <minmea_parse_rmc+0xce>
    if (strcmp(type+2, "RMC"))
 800340e:	2318      	movs	r3, #24
 8003410:	18fb      	adds	r3, r7, r3
 8003412:	3302      	adds	r3, #2
 8003414:	4a17      	ldr	r2, [pc, #92]	@ (8003474 <minmea_parse_rmc+0xe4>)
 8003416:	0011      	movs	r1, r2
 8003418:	0018      	movs	r0, r3
 800341a:	f7fc fe73 	bl	8000104 <strcmp>
 800341e:	1e03      	subs	r3, r0, #0
 8003420:	d001      	beq.n	8003426 <minmea_parse_rmc+0x96>
        return false;
 8003422:	2300      	movs	r3, #0
 8003424:	e01b      	b.n	800345e <minmea_parse_rmc+0xce>

    frame->valid = (validity == 'A');
 8003426:	2317      	movs	r3, #23
 8003428:	18fb      	adds	r3, r7, r3
 800342a:	781b      	ldrb	r3, [r3, #0]
 800342c:	3b41      	subs	r3, #65	@ 0x41
 800342e:	425a      	negs	r2, r3
 8003430:	4153      	adcs	r3, r2
 8003432:	b2da      	uxtb	r2, r3
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	741a      	strb	r2, [r3, #16]
    frame->latitude.value *= latitude_direction;
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	695b      	ldr	r3, [r3, #20]
 800343c:	693a      	ldr	r2, [r7, #16]
 800343e:	435a      	muls	r2, r3
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	615a      	str	r2, [r3, #20]
    frame->longitude.value *= longitude_direction;
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	69db      	ldr	r3, [r3, #28]
 8003448:	68fa      	ldr	r2, [r7, #12]
 800344a:	435a      	muls	r2, r3
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	61da      	str	r2, [r3, #28]
    frame->variation.value *= variation_direction;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003454:	68ba      	ldr	r2, [r7, #8]
 8003456:	435a      	muls	r2, r3
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	641a      	str	r2, [r3, #64]	@ 0x40

    return true;
 800345c:	2301      	movs	r3, #1
}
 800345e:	0018      	movs	r0, r3
 8003460:	46bd      	mov	sp, r7
 8003462:	b008      	add	sp, #32
 8003464:	bce0      	pop	{r5, r6, r7}
 8003466:	46ba      	mov	sl, r7
 8003468:	46b1      	mov	r9, r6
 800346a:	46a8      	mov	r8, r5
 800346c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800346e:	46c0      	nop			@ (mov r8, r8)
 8003470:	08009538 	.word	0x08009538
 8003474:	08009524 	.word	0x08009524

08003478 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003478:	b580      	push	{r7, lr}
 800347a:	b082      	sub	sp, #8
 800347c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800347e:	4b11      	ldr	r3, [pc, #68]	@ (80034c4 <HAL_MspInit+0x4c>)
 8003480:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003482:	4b10      	ldr	r3, [pc, #64]	@ (80034c4 <HAL_MspInit+0x4c>)
 8003484:	2101      	movs	r1, #1
 8003486:	430a      	orrs	r2, r1
 8003488:	641a      	str	r2, [r3, #64]	@ 0x40
 800348a:	4b0e      	ldr	r3, [pc, #56]	@ (80034c4 <HAL_MspInit+0x4c>)
 800348c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800348e:	2201      	movs	r2, #1
 8003490:	4013      	ands	r3, r2
 8003492:	607b      	str	r3, [r7, #4]
 8003494:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003496:	4b0b      	ldr	r3, [pc, #44]	@ (80034c4 <HAL_MspInit+0x4c>)
 8003498:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800349a:	4b0a      	ldr	r3, [pc, #40]	@ (80034c4 <HAL_MspInit+0x4c>)
 800349c:	2180      	movs	r1, #128	@ 0x80
 800349e:	0549      	lsls	r1, r1, #21
 80034a0:	430a      	orrs	r2, r1
 80034a2:	63da      	str	r2, [r3, #60]	@ 0x3c
 80034a4:	4b07      	ldr	r3, [pc, #28]	@ (80034c4 <HAL_MspInit+0x4c>)
 80034a6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80034a8:	2380      	movs	r3, #128	@ 0x80
 80034aa:	055b      	lsls	r3, r3, #21
 80034ac:	4013      	ands	r3, r2
 80034ae:	603b      	str	r3, [r7, #0]
 80034b0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 80034b2:	23c0      	movs	r3, #192	@ 0xc0
 80034b4:	00db      	lsls	r3, r3, #3
 80034b6:	0018      	movs	r0, r3
 80034b8:	f000 fb34 	bl	8003b24 <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80034bc:	46c0      	nop			@ (mov r8, r8)
 80034be:	46bd      	mov	sp, r7
 80034c0:	b002      	add	sp, #8
 80034c2:	bd80      	pop	{r7, pc}
 80034c4:	40021000 	.word	0x40021000

080034c8 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80034c8:	b590      	push	{r4, r7, lr}
 80034ca:	b09d      	sub	sp, #116	@ 0x74
 80034cc:	af00      	add	r7, sp, #0
 80034ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034d0:	235c      	movs	r3, #92	@ 0x5c
 80034d2:	18fb      	adds	r3, r7, r3
 80034d4:	0018      	movs	r0, r3
 80034d6:	2314      	movs	r3, #20
 80034d8:	001a      	movs	r2, r3
 80034da:	2100      	movs	r1, #0
 80034dc:	f005 fb76 	bl	8008bcc <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80034e0:	2410      	movs	r4, #16
 80034e2:	193b      	adds	r3, r7, r4
 80034e4:	0018      	movs	r0, r3
 80034e6:	234c      	movs	r3, #76	@ 0x4c
 80034e8:	001a      	movs	r2, r3
 80034ea:	2100      	movs	r1, #0
 80034ec:	f005 fb6e 	bl	8008bcc <memset>
  if(hi2c->Instance==I2C1)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	4a23      	ldr	r2, [pc, #140]	@ (8003584 <HAL_I2C_MspInit+0xbc>)
 80034f6:	4293      	cmp	r3, r2
 80034f8:	d13f      	bne.n	800357a <HAL_I2C_MspInit+0xb2>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80034fa:	193b      	adds	r3, r7, r4
 80034fc:	2220      	movs	r2, #32
 80034fe:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8003500:	193b      	adds	r3, r7, r4
 8003502:	2200      	movs	r2, #0
 8003504:	619a      	str	r2, [r3, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003506:	193b      	adds	r3, r7, r4
 8003508:	0018      	movs	r0, r3
 800350a:	f002 f923 	bl	8005754 <HAL_RCCEx_PeriphCLKConfig>
 800350e:	1e03      	subs	r3, r0, #0
 8003510:	d001      	beq.n	8003516 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8003512:	f7ff fb81 	bl	8002c18 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003516:	4b1c      	ldr	r3, [pc, #112]	@ (8003588 <HAL_I2C_MspInit+0xc0>)
 8003518:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800351a:	4b1b      	ldr	r3, [pc, #108]	@ (8003588 <HAL_I2C_MspInit+0xc0>)
 800351c:	2101      	movs	r1, #1
 800351e:	430a      	orrs	r2, r1
 8003520:	635a      	str	r2, [r3, #52]	@ 0x34
 8003522:	4b19      	ldr	r3, [pc, #100]	@ (8003588 <HAL_I2C_MspInit+0xc0>)
 8003524:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003526:	2201      	movs	r2, #1
 8003528:	4013      	ands	r3, r2
 800352a:	60fb      	str	r3, [r7, #12]
 800352c:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800352e:	215c      	movs	r1, #92	@ 0x5c
 8003530:	187b      	adds	r3, r7, r1
 8003532:	22c0      	movs	r2, #192	@ 0xc0
 8003534:	00d2      	lsls	r2, r2, #3
 8003536:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003538:	187b      	adds	r3, r7, r1
 800353a:	2212      	movs	r2, #18
 800353c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800353e:	187b      	adds	r3, r7, r1
 8003540:	2200      	movs	r2, #0
 8003542:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003544:	187b      	adds	r3, r7, r1
 8003546:	2200      	movs	r2, #0
 8003548:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 800354a:	187b      	adds	r3, r7, r1
 800354c:	2206      	movs	r2, #6
 800354e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003550:	187a      	adds	r2, r7, r1
 8003552:	23a0      	movs	r3, #160	@ 0xa0
 8003554:	05db      	lsls	r3, r3, #23
 8003556:	0011      	movs	r1, r2
 8003558:	0018      	movs	r0, r3
 800355a:	f000 fbd7 	bl	8003d0c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800355e:	4b0a      	ldr	r3, [pc, #40]	@ (8003588 <HAL_I2C_MspInit+0xc0>)
 8003560:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003562:	4b09      	ldr	r3, [pc, #36]	@ (8003588 <HAL_I2C_MspInit+0xc0>)
 8003564:	2180      	movs	r1, #128	@ 0x80
 8003566:	0389      	lsls	r1, r1, #14
 8003568:	430a      	orrs	r2, r1
 800356a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800356c:	4b06      	ldr	r3, [pc, #24]	@ (8003588 <HAL_I2C_MspInit+0xc0>)
 800356e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003570:	2380      	movs	r3, #128	@ 0x80
 8003572:	039b      	lsls	r3, r3, #14
 8003574:	4013      	ands	r3, r2
 8003576:	60bb      	str	r3, [r7, #8]
 8003578:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 800357a:	46c0      	nop			@ (mov r8, r8)
 800357c:	46bd      	mov	sp, r7
 800357e:	b01d      	add	sp, #116	@ 0x74
 8003580:	bd90      	pop	{r4, r7, pc}
 8003582:	46c0      	nop			@ (mov r8, r8)
 8003584:	40005400 	.word	0x40005400
 8003588:	40021000 	.word	0x40021000

0800358c <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 800358c:	b590      	push	{r4, r7, lr}
 800358e:	b097      	sub	sp, #92	@ 0x5c
 8003590:	af00      	add	r7, sp, #0
 8003592:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003594:	240c      	movs	r4, #12
 8003596:	193b      	adds	r3, r7, r4
 8003598:	0018      	movs	r0, r3
 800359a:	234c      	movs	r3, #76	@ 0x4c
 800359c:	001a      	movs	r2, r3
 800359e:	2100      	movs	r1, #0
 80035a0:	f005 fb14 	bl	8008bcc <memset>
  if(hrtc->Instance==RTC)
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	4a19      	ldr	r2, [pc, #100]	@ (8003610 <HAL_RTC_MspInit+0x84>)
 80035aa:	4293      	cmp	r3, r2
 80035ac:	d12c      	bne.n	8003608 <HAL_RTC_MspInit+0x7c>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80035ae:	193b      	adds	r3, r7, r4
 80035b0:	2280      	movs	r2, #128	@ 0x80
 80035b2:	0292      	lsls	r2, r2, #10
 80035b4:	601a      	str	r2, [r3, #0]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80035b6:	193b      	adds	r3, r7, r4
 80035b8:	2280      	movs	r2, #128	@ 0x80
 80035ba:	0092      	lsls	r2, r2, #2
 80035bc:	641a      	str	r2, [r3, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80035be:	193b      	adds	r3, r7, r4
 80035c0:	0018      	movs	r0, r3
 80035c2:	f002 f8c7 	bl	8005754 <HAL_RCCEx_PeriphCLKConfig>
 80035c6:	1e03      	subs	r3, r0, #0
 80035c8:	d001      	beq.n	80035ce <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 80035ca:	f7ff fb25 	bl	8002c18 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80035ce:	4b11      	ldr	r3, [pc, #68]	@ (8003614 <HAL_RTC_MspInit+0x88>)
 80035d0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80035d2:	4b10      	ldr	r3, [pc, #64]	@ (8003614 <HAL_RTC_MspInit+0x88>)
 80035d4:	2180      	movs	r1, #128	@ 0x80
 80035d6:	0209      	lsls	r1, r1, #8
 80035d8:	430a      	orrs	r2, r1
 80035da:	65da      	str	r2, [r3, #92]	@ 0x5c
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 80035dc:	4b0d      	ldr	r3, [pc, #52]	@ (8003614 <HAL_RTC_MspInit+0x88>)
 80035de:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80035e0:	4b0c      	ldr	r3, [pc, #48]	@ (8003614 <HAL_RTC_MspInit+0x88>)
 80035e2:	2180      	movs	r1, #128	@ 0x80
 80035e4:	00c9      	lsls	r1, r1, #3
 80035e6:	430a      	orrs	r2, r1
 80035e8:	63da      	str	r2, [r3, #60]	@ 0x3c
 80035ea:	4b0a      	ldr	r3, [pc, #40]	@ (8003614 <HAL_RTC_MspInit+0x88>)
 80035ec:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80035ee:	2380      	movs	r3, #128	@ 0x80
 80035f0:	00db      	lsls	r3, r3, #3
 80035f2:	4013      	ands	r3, r2
 80035f4:	60bb      	str	r3, [r7, #8]
 80035f6:	68bb      	ldr	r3, [r7, #8]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_TAMP_IRQn, 0, 0);
 80035f8:	2200      	movs	r2, #0
 80035fa:	2100      	movs	r1, #0
 80035fc:	2002      	movs	r0, #2
 80035fe:	f000 fb53 	bl	8003ca8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_TAMP_IRQn);
 8003602:	2002      	movs	r0, #2
 8003604:	f000 fb65 	bl	8003cd2 <HAL_NVIC_EnableIRQ>

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8003608:	46c0      	nop			@ (mov r8, r8)
 800360a:	46bd      	mov	sp, r7
 800360c:	b017      	add	sp, #92	@ 0x5c
 800360e:	bd90      	pop	{r4, r7, pc}
 8003610:	40002800 	.word	0x40002800
 8003614:	40021000 	.word	0x40021000

08003618 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003618:	b590      	push	{r4, r7, lr}
 800361a:	b08b      	sub	sp, #44	@ 0x2c
 800361c:	af00      	add	r7, sp, #0
 800361e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003620:	2414      	movs	r4, #20
 8003622:	193b      	adds	r3, r7, r4
 8003624:	0018      	movs	r0, r3
 8003626:	2314      	movs	r3, #20
 8003628:	001a      	movs	r2, r3
 800362a:	2100      	movs	r1, #0
 800362c:	f005 face 	bl	8008bcc <memset>
  if(hspi->Instance==SPI1)
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	4a1b      	ldr	r2, [pc, #108]	@ (80036a4 <HAL_SPI_MspInit+0x8c>)
 8003636:	4293      	cmp	r3, r2
 8003638:	d130      	bne.n	800369c <HAL_SPI_MspInit+0x84>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800363a:	4b1b      	ldr	r3, [pc, #108]	@ (80036a8 <HAL_SPI_MspInit+0x90>)
 800363c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800363e:	4b1a      	ldr	r3, [pc, #104]	@ (80036a8 <HAL_SPI_MspInit+0x90>)
 8003640:	2180      	movs	r1, #128	@ 0x80
 8003642:	0149      	lsls	r1, r1, #5
 8003644:	430a      	orrs	r2, r1
 8003646:	641a      	str	r2, [r3, #64]	@ 0x40
 8003648:	4b17      	ldr	r3, [pc, #92]	@ (80036a8 <HAL_SPI_MspInit+0x90>)
 800364a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800364c:	2380      	movs	r3, #128	@ 0x80
 800364e:	015b      	lsls	r3, r3, #5
 8003650:	4013      	ands	r3, r2
 8003652:	613b      	str	r3, [r7, #16]
 8003654:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003656:	4b14      	ldr	r3, [pc, #80]	@ (80036a8 <HAL_SPI_MspInit+0x90>)
 8003658:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800365a:	4b13      	ldr	r3, [pc, #76]	@ (80036a8 <HAL_SPI_MspInit+0x90>)
 800365c:	2101      	movs	r1, #1
 800365e:	430a      	orrs	r2, r1
 8003660:	635a      	str	r2, [r3, #52]	@ 0x34
 8003662:	4b11      	ldr	r3, [pc, #68]	@ (80036a8 <HAL_SPI_MspInit+0x90>)
 8003664:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003666:	2201      	movs	r2, #1
 8003668:	4013      	ands	r3, r2
 800366a:	60fb      	str	r3, [r7, #12]
 800366c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA1     ------> SPI1_SCK
    PA2     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 800366e:	0021      	movs	r1, r4
 8003670:	187b      	adds	r3, r7, r1
 8003672:	2206      	movs	r2, #6
 8003674:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003676:	187b      	adds	r3, r7, r1
 8003678:	2202      	movs	r2, #2
 800367a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800367c:	187b      	adds	r3, r7, r1
 800367e:	2200      	movs	r2, #0
 8003680:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003682:	187b      	adds	r3, r7, r1
 8003684:	2200      	movs	r2, #0
 8003686:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8003688:	187b      	adds	r3, r7, r1
 800368a:	2200      	movs	r2, #0
 800368c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800368e:	187a      	adds	r2, r7, r1
 8003690:	23a0      	movs	r3, #160	@ 0xa0
 8003692:	05db      	lsls	r3, r3, #23
 8003694:	0011      	movs	r1, r2
 8003696:	0018      	movs	r0, r3
 8003698:	f000 fb38 	bl	8003d0c <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 800369c:	46c0      	nop			@ (mov r8, r8)
 800369e:	46bd      	mov	sp, r7
 80036a0:	b00b      	add	sp, #44	@ 0x2c
 80036a2:	bd90      	pop	{r4, r7, pc}
 80036a4:	40013000 	.word	0x40013000
 80036a8:	40021000 	.word	0x40021000

080036ac <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80036ac:	b580      	push	{r7, lr}
 80036ae:	b084      	sub	sp, #16
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM17)
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	4a0a      	ldr	r2, [pc, #40]	@ (80036e4 <HAL_TIM_Base_MspInit+0x38>)
 80036ba:	4293      	cmp	r3, r2
 80036bc:	d10d      	bne.n	80036da <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM17_MspInit 0 */

    /* USER CODE END TIM17_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM17_CLK_ENABLE();
 80036be:	4b0a      	ldr	r3, [pc, #40]	@ (80036e8 <HAL_TIM_Base_MspInit+0x3c>)
 80036c0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80036c2:	4b09      	ldr	r3, [pc, #36]	@ (80036e8 <HAL_TIM_Base_MspInit+0x3c>)
 80036c4:	2180      	movs	r1, #128	@ 0x80
 80036c6:	02c9      	lsls	r1, r1, #11
 80036c8:	430a      	orrs	r2, r1
 80036ca:	641a      	str	r2, [r3, #64]	@ 0x40
 80036cc:	4b06      	ldr	r3, [pc, #24]	@ (80036e8 <HAL_TIM_Base_MspInit+0x3c>)
 80036ce:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80036d0:	2380      	movs	r3, #128	@ 0x80
 80036d2:	02db      	lsls	r3, r3, #11
 80036d4:	4013      	ands	r3, r2
 80036d6:	60fb      	str	r3, [r7, #12]
 80036d8:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM17_MspInit 1 */

  }

}
 80036da:	46c0      	nop			@ (mov r8, r8)
 80036dc:	46bd      	mov	sp, r7
 80036de:	b004      	add	sp, #16
 80036e0:	bd80      	pop	{r7, pc}
 80036e2:	46c0      	nop			@ (mov r8, r8)
 80036e4:	40014800 	.word	0x40014800
 80036e8:	40021000 	.word	0x40021000

080036ec <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80036ec:	b590      	push	{r4, r7, lr}
 80036ee:	b089      	sub	sp, #36	@ 0x24
 80036f0:	af00      	add	r7, sp, #0
 80036f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80036f4:	240c      	movs	r4, #12
 80036f6:	193b      	adds	r3, r7, r4
 80036f8:	0018      	movs	r0, r3
 80036fa:	2314      	movs	r3, #20
 80036fc:	001a      	movs	r2, r3
 80036fe:	2100      	movs	r1, #0
 8003700:	f005 fa64 	bl	8008bcc <memset>
  if(htim->Instance==TIM17)
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	4a14      	ldr	r2, [pc, #80]	@ (800375c <HAL_TIM_MspPostInit+0x70>)
 800370a:	4293      	cmp	r3, r2
 800370c:	d122      	bne.n	8003754 <HAL_TIM_MspPostInit+0x68>
  {
    /* USER CODE BEGIN TIM17_MspPostInit 0 */

    /* USER CODE END TIM17_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800370e:	4b14      	ldr	r3, [pc, #80]	@ (8003760 <HAL_TIM_MspPostInit+0x74>)
 8003710:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003712:	4b13      	ldr	r3, [pc, #76]	@ (8003760 <HAL_TIM_MspPostInit+0x74>)
 8003714:	2101      	movs	r1, #1
 8003716:	430a      	orrs	r2, r1
 8003718:	635a      	str	r2, [r3, #52]	@ 0x34
 800371a:	4b11      	ldr	r3, [pc, #68]	@ (8003760 <HAL_TIM_MspPostInit+0x74>)
 800371c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800371e:	2201      	movs	r2, #1
 8003720:	4013      	ands	r3, r2
 8003722:	60bb      	str	r3, [r7, #8]
 8003724:	68bb      	ldr	r3, [r7, #8]
    /**TIM17 GPIO Configuration
    PA7     ------> TIM17_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8003726:	0021      	movs	r1, r4
 8003728:	187b      	adds	r3, r7, r1
 800372a:	2280      	movs	r2, #128	@ 0x80
 800372c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800372e:	187b      	adds	r3, r7, r1
 8003730:	2202      	movs	r2, #2
 8003732:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003734:	187b      	adds	r3, r7, r1
 8003736:	2200      	movs	r2, #0
 8003738:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800373a:	187b      	adds	r3, r7, r1
 800373c:	2200      	movs	r2, #0
 800373e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_TIM17;
 8003740:	187b      	adds	r3, r7, r1
 8003742:	2205      	movs	r2, #5
 8003744:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003746:	187a      	adds	r2, r7, r1
 8003748:	23a0      	movs	r3, #160	@ 0xa0
 800374a:	05db      	lsls	r3, r3, #23
 800374c:	0011      	movs	r1, r2
 800374e:	0018      	movs	r0, r3
 8003750:	f000 fadc 	bl	8003d0c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM17_MspPostInit 1 */

    /* USER CODE END TIM17_MspPostInit 1 */
  }

}
 8003754:	46c0      	nop			@ (mov r8, r8)
 8003756:	46bd      	mov	sp, r7
 8003758:	b009      	add	sp, #36	@ 0x24
 800375a:	bd90      	pop	{r4, r7, pc}
 800375c:	40014800 	.word	0x40014800
 8003760:	40021000 	.word	0x40021000

08003764 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003764:	b590      	push	{r4, r7, lr}
 8003766:	b09f      	sub	sp, #124	@ 0x7c
 8003768:	af00      	add	r7, sp, #0
 800376a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800376c:	2364      	movs	r3, #100	@ 0x64
 800376e:	18fb      	adds	r3, r7, r3
 8003770:	0018      	movs	r0, r3
 8003772:	2314      	movs	r3, #20
 8003774:	001a      	movs	r2, r3
 8003776:	2100      	movs	r1, #0
 8003778:	f005 fa28 	bl	8008bcc <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800377c:	2418      	movs	r4, #24
 800377e:	193b      	adds	r3, r7, r4
 8003780:	0018      	movs	r0, r3
 8003782:	234c      	movs	r3, #76	@ 0x4c
 8003784:	001a      	movs	r2, r3
 8003786:	2100      	movs	r1, #0
 8003788:	f005 fa20 	bl	8008bcc <memset>
  if(huart->Instance==USART1)
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	4a45      	ldr	r2, [pc, #276]	@ (80038a8 <HAL_UART_MspInit+0x144>)
 8003792:	4293      	cmp	r3, r2
 8003794:	d13e      	bne.n	8003814 <HAL_UART_MspInit+0xb0>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8003796:	193b      	adds	r3, r7, r4
 8003798:	2201      	movs	r2, #1
 800379a:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 800379c:	193b      	adds	r3, r7, r4
 800379e:	2200      	movs	r2, #0
 80037a0:	605a      	str	r2, [r3, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80037a2:	193b      	adds	r3, r7, r4
 80037a4:	0018      	movs	r0, r3
 80037a6:	f001 ffd5 	bl	8005754 <HAL_RCCEx_PeriphCLKConfig>
 80037aa:	1e03      	subs	r3, r0, #0
 80037ac:	d001      	beq.n	80037b2 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80037ae:	f7ff fa33 	bl	8002c18 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80037b2:	4b3e      	ldr	r3, [pc, #248]	@ (80038ac <HAL_UART_MspInit+0x148>)
 80037b4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80037b6:	4b3d      	ldr	r3, [pc, #244]	@ (80038ac <HAL_UART_MspInit+0x148>)
 80037b8:	2180      	movs	r1, #128	@ 0x80
 80037ba:	01c9      	lsls	r1, r1, #7
 80037bc:	430a      	orrs	r2, r1
 80037be:	641a      	str	r2, [r3, #64]	@ 0x40
 80037c0:	4b3a      	ldr	r3, [pc, #232]	@ (80038ac <HAL_UART_MspInit+0x148>)
 80037c2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80037c4:	2380      	movs	r3, #128	@ 0x80
 80037c6:	01db      	lsls	r3, r3, #7
 80037c8:	4013      	ands	r3, r2
 80037ca:	617b      	str	r3, [r7, #20]
 80037cc:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80037ce:	4b37      	ldr	r3, [pc, #220]	@ (80038ac <HAL_UART_MspInit+0x148>)
 80037d0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80037d2:	4b36      	ldr	r3, [pc, #216]	@ (80038ac <HAL_UART_MspInit+0x148>)
 80037d4:	2104      	movs	r1, #4
 80037d6:	430a      	orrs	r2, r1
 80037d8:	635a      	str	r2, [r3, #52]	@ 0x34
 80037da:	4b34      	ldr	r3, [pc, #208]	@ (80038ac <HAL_UART_MspInit+0x148>)
 80037dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80037de:	2204      	movs	r2, #4
 80037e0:	4013      	ands	r3, r2
 80037e2:	613b      	str	r3, [r7, #16]
 80037e4:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PC5     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80037e6:	2164      	movs	r1, #100	@ 0x64
 80037e8:	187b      	adds	r3, r7, r1
 80037ea:	2230      	movs	r2, #48	@ 0x30
 80037ec:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80037ee:	187b      	adds	r3, r7, r1
 80037f0:	2202      	movs	r2, #2
 80037f2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037f4:	187b      	adds	r3, r7, r1
 80037f6:	2200      	movs	r2, #0
 80037f8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80037fa:	187b      	adds	r3, r7, r1
 80037fc:	2200      	movs	r2, #0
 80037fe:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8003800:	187b      	adds	r3, r7, r1
 8003802:	2201      	movs	r2, #1
 8003804:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003806:	187b      	adds	r3, r7, r1
 8003808:	4a29      	ldr	r2, [pc, #164]	@ (80038b0 <HAL_UART_MspInit+0x14c>)
 800380a:	0019      	movs	r1, r3
 800380c:	0010      	movs	r0, r2
 800380e:	f000 fa7d 	bl	8003d0c <HAL_GPIO_Init>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 8003812:	e045      	b.n	80038a0 <HAL_UART_MspInit+0x13c>
  else if(huart->Instance==USART2)
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	4a26      	ldr	r2, [pc, #152]	@ (80038b4 <HAL_UART_MspInit+0x150>)
 800381a:	4293      	cmp	r3, r2
 800381c:	d140      	bne.n	80038a0 <HAL_UART_MspInit+0x13c>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800381e:	2118      	movs	r1, #24
 8003820:	187b      	adds	r3, r7, r1
 8003822:	2202      	movs	r2, #2
 8003824:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8003826:	187b      	adds	r3, r7, r1
 8003828:	2200      	movs	r2, #0
 800382a:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800382c:	187b      	adds	r3, r7, r1
 800382e:	0018      	movs	r0, r3
 8003830:	f001 ff90 	bl	8005754 <HAL_RCCEx_PeriphCLKConfig>
 8003834:	1e03      	subs	r3, r0, #0
 8003836:	d001      	beq.n	800383c <HAL_UART_MspInit+0xd8>
      Error_Handler();
 8003838:	f7ff f9ee 	bl	8002c18 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 800383c:	4b1b      	ldr	r3, [pc, #108]	@ (80038ac <HAL_UART_MspInit+0x148>)
 800383e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003840:	4b1a      	ldr	r3, [pc, #104]	@ (80038ac <HAL_UART_MspInit+0x148>)
 8003842:	2180      	movs	r1, #128	@ 0x80
 8003844:	0289      	lsls	r1, r1, #10
 8003846:	430a      	orrs	r2, r1
 8003848:	63da      	str	r2, [r3, #60]	@ 0x3c
 800384a:	4b18      	ldr	r3, [pc, #96]	@ (80038ac <HAL_UART_MspInit+0x148>)
 800384c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800384e:	2380      	movs	r3, #128	@ 0x80
 8003850:	029b      	lsls	r3, r3, #10
 8003852:	4013      	ands	r3, r2
 8003854:	60fb      	str	r3, [r7, #12]
 8003856:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003858:	4b14      	ldr	r3, [pc, #80]	@ (80038ac <HAL_UART_MspInit+0x148>)
 800385a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800385c:	4b13      	ldr	r3, [pc, #76]	@ (80038ac <HAL_UART_MspInit+0x148>)
 800385e:	2101      	movs	r1, #1
 8003860:	430a      	orrs	r2, r1
 8003862:	635a      	str	r2, [r3, #52]	@ 0x34
 8003864:	4b11      	ldr	r3, [pc, #68]	@ (80038ac <HAL_UART_MspInit+0x148>)
 8003866:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003868:	2201      	movs	r2, #1
 800386a:	4013      	ands	r3, r2
 800386c:	60bb      	str	r3, [r7, #8]
 800386e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8003870:	2164      	movs	r1, #100	@ 0x64
 8003872:	187b      	adds	r3, r7, r1
 8003874:	22c0      	movs	r2, #192	@ 0xc0
 8003876:	0212      	lsls	r2, r2, #8
 8003878:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800387a:	187b      	adds	r3, r7, r1
 800387c:	2202      	movs	r2, #2
 800387e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003880:	187b      	adds	r3, r7, r1
 8003882:	2200      	movs	r2, #0
 8003884:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003886:	187b      	adds	r3, r7, r1
 8003888:	2200      	movs	r2, #0
 800388a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 800388c:	187b      	adds	r3, r7, r1
 800388e:	2201      	movs	r2, #1
 8003890:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003892:	187a      	adds	r2, r7, r1
 8003894:	23a0      	movs	r3, #160	@ 0xa0
 8003896:	05db      	lsls	r3, r3, #23
 8003898:	0011      	movs	r1, r2
 800389a:	0018      	movs	r0, r3
 800389c:	f000 fa36 	bl	8003d0c <HAL_GPIO_Init>
}
 80038a0:	46c0      	nop			@ (mov r8, r8)
 80038a2:	46bd      	mov	sp, r7
 80038a4:	b01f      	add	sp, #124	@ 0x7c
 80038a6:	bd90      	pop	{r4, r7, pc}
 80038a8:	40013800 	.word	0x40013800
 80038ac:	40021000 	.word	0x40021000
 80038b0:	50000800 	.word	0x50000800
 80038b4:	40004400 	.word	0x40004400

080038b8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80038b8:	b580      	push	{r7, lr}
 80038ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80038bc:	46c0      	nop			@ (mov r8, r8)
 80038be:	e7fd      	b.n	80038bc <NMI_Handler+0x4>

080038c0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80038c0:	b580      	push	{r7, lr}
 80038c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80038c4:	46c0      	nop			@ (mov r8, r8)
 80038c6:	e7fd      	b.n	80038c4 <HardFault_Handler+0x4>

080038c8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80038c8:	b580      	push	{r7, lr}
 80038ca:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80038cc:	46c0      	nop			@ (mov r8, r8)
 80038ce:	46bd      	mov	sp, r7
 80038d0:	bd80      	pop	{r7, pc}

080038d2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80038d2:	b580      	push	{r7, lr}
 80038d4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80038d6:	46c0      	nop			@ (mov r8, r8)
 80038d8:	46bd      	mov	sp, r7
 80038da:	bd80      	pop	{r7, pc}

080038dc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80038dc:	b580      	push	{r7, lr}
 80038de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80038e0:	f000 f8e0 	bl	8003aa4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80038e4:	46c0      	nop			@ (mov r8, r8)
 80038e6:	46bd      	mov	sp, r7
 80038e8:	bd80      	pop	{r7, pc}
	...

080038ec <RTC_TAMP_IRQHandler>:

/**
  * @brief This function handles RTC and TAMP interrupts through EXTI lines 19 and 21.
  */
void RTC_TAMP_IRQHandler(void)
{
 80038ec:	b580      	push	{r7, lr}
 80038ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_TAMP_IRQn 0 */

  /* USER CODE END RTC_TAMP_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 80038f0:	4b03      	ldr	r3, [pc, #12]	@ (8003900 <RTC_TAMP_IRQHandler+0x14>)
 80038f2:	0018      	movs	r0, r3
 80038f4:	f002 fd4a 	bl	800638c <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_TAMP_IRQn 1 */

  /* USER CODE END RTC_TAMP_IRQn 1 */
}
 80038f8:	46c0      	nop			@ (mov r8, r8)
 80038fa:	46bd      	mov	sp, r7
 80038fc:	bd80      	pop	{r7, pc}
 80038fe:	46c0      	nop			@ (mov r8, r8)
 8003900:	20000718 	.word	0x20000718

08003904 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003904:	b580      	push	{r7, lr}
 8003906:	b086      	sub	sp, #24
 8003908:	af00      	add	r7, sp, #0
 800390a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800390c:	4a14      	ldr	r2, [pc, #80]	@ (8003960 <_sbrk+0x5c>)
 800390e:	4b15      	ldr	r3, [pc, #84]	@ (8003964 <_sbrk+0x60>)
 8003910:	1ad3      	subs	r3, r2, r3
 8003912:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003914:	697b      	ldr	r3, [r7, #20]
 8003916:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003918:	4b13      	ldr	r3, [pc, #76]	@ (8003968 <_sbrk+0x64>)
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	2b00      	cmp	r3, #0
 800391e:	d102      	bne.n	8003926 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003920:	4b11      	ldr	r3, [pc, #68]	@ (8003968 <_sbrk+0x64>)
 8003922:	4a12      	ldr	r2, [pc, #72]	@ (800396c <_sbrk+0x68>)
 8003924:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003926:	4b10      	ldr	r3, [pc, #64]	@ (8003968 <_sbrk+0x64>)
 8003928:	681a      	ldr	r2, [r3, #0]
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	18d3      	adds	r3, r2, r3
 800392e:	693a      	ldr	r2, [r7, #16]
 8003930:	429a      	cmp	r2, r3
 8003932:	d207      	bcs.n	8003944 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003934:	f005 f952 	bl	8008bdc <__errno>
 8003938:	0003      	movs	r3, r0
 800393a:	220c      	movs	r2, #12
 800393c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800393e:	2301      	movs	r3, #1
 8003940:	425b      	negs	r3, r3
 8003942:	e009      	b.n	8003958 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003944:	4b08      	ldr	r3, [pc, #32]	@ (8003968 <_sbrk+0x64>)
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800394a:	4b07      	ldr	r3, [pc, #28]	@ (8003968 <_sbrk+0x64>)
 800394c:	681a      	ldr	r2, [r3, #0]
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	18d2      	adds	r2, r2, r3
 8003952:	4b05      	ldr	r3, [pc, #20]	@ (8003968 <_sbrk+0x64>)
 8003954:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8003956:	68fb      	ldr	r3, [r7, #12]
}
 8003958:	0018      	movs	r0, r3
 800395a:	46bd      	mov	sp, r7
 800395c:	b006      	add	sp, #24
 800395e:	bd80      	pop	{r7, pc}
 8003960:	20024000 	.word	0x20024000
 8003964:	00000400 	.word	0x00000400
 8003968:	20000888 	.word	0x20000888
 800396c:	200009d8 	.word	0x200009d8

08003970 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003970:	b580      	push	{r7, lr}
 8003972:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003974:	46c0      	nop			@ (mov r8, r8)
 8003976:	46bd      	mov	sp, r7
 8003978:	bd80      	pop	{r7, pc}
	...

0800397c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800397c:	480d      	ldr	r0, [pc, #52]	@ (80039b4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800397e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8003980:	f7ff fff6 	bl	8003970 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003984:	480c      	ldr	r0, [pc, #48]	@ (80039b8 <LoopForever+0x6>)
  ldr r1, =_edata
 8003986:	490d      	ldr	r1, [pc, #52]	@ (80039bc <LoopForever+0xa>)
  ldr r2, =_sidata
 8003988:	4a0d      	ldr	r2, [pc, #52]	@ (80039c0 <LoopForever+0xe>)
  movs r3, #0
 800398a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800398c:	e002      	b.n	8003994 <LoopCopyDataInit>

0800398e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800398e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003990:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003992:	3304      	adds	r3, #4

08003994 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003994:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003996:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003998:	d3f9      	bcc.n	800398e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800399a:	4a0a      	ldr	r2, [pc, #40]	@ (80039c4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800399c:	4c0a      	ldr	r4, [pc, #40]	@ (80039c8 <LoopForever+0x16>)
  movs r3, #0
 800399e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80039a0:	e001      	b.n	80039a6 <LoopFillZerobss>

080039a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80039a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80039a4:	3204      	adds	r2, #4

080039a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80039a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80039a8:	d3fb      	bcc.n	80039a2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80039aa:	f005 f91d 	bl	8008be8 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80039ae:	f7fe fc6f 	bl	8002290 <main>

080039b2 <LoopForever>:

LoopForever:
  b LoopForever
 80039b2:	e7fe      	b.n	80039b2 <LoopForever>
  ldr   r0, =_estack
 80039b4:	20024000 	.word	0x20024000
  ldr r0, =_sdata
 80039b8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80039bc:	2000054c 	.word	0x2000054c
  ldr r2, =_sidata
 80039c0:	08009e60 	.word	0x08009e60
  ldr r2, =_sbss
 80039c4:	20000550 	.word	0x20000550
  ldr r4, =_ebss
 80039c8:	200009d8 	.word	0x200009d8

080039cc <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80039cc:	e7fe      	b.n	80039cc <ADC1_COMP_IRQHandler>
	...

080039d0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80039d0:	b580      	push	{r7, lr}
 80039d2:	b082      	sub	sp, #8
 80039d4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80039d6:	1dfb      	adds	r3, r7, #7
 80039d8:	2200      	movs	r2, #0
 80039da:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80039dc:	4b0b      	ldr	r3, [pc, #44]	@ (8003a0c <HAL_Init+0x3c>)
 80039de:	681a      	ldr	r2, [r3, #0]
 80039e0:	4b0a      	ldr	r3, [pc, #40]	@ (8003a0c <HAL_Init+0x3c>)
 80039e2:	2180      	movs	r1, #128	@ 0x80
 80039e4:	0049      	lsls	r1, r1, #1
 80039e6:	430a      	orrs	r2, r1
 80039e8:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80039ea:	2003      	movs	r0, #3
 80039ec:	f000 f810 	bl	8003a10 <HAL_InitTick>
 80039f0:	1e03      	subs	r3, r0, #0
 80039f2:	d003      	beq.n	80039fc <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 80039f4:	1dfb      	adds	r3, r7, #7
 80039f6:	2201      	movs	r2, #1
 80039f8:	701a      	strb	r2, [r3, #0]
 80039fa:	e001      	b.n	8003a00 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 80039fc:	f7ff fd3c 	bl	8003478 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003a00:	1dfb      	adds	r3, r7, #7
 8003a02:	781b      	ldrb	r3, [r3, #0]
}
 8003a04:	0018      	movs	r0, r3
 8003a06:	46bd      	mov	sp, r7
 8003a08:	b002      	add	sp, #8
 8003a0a:	bd80      	pop	{r7, pc}
 8003a0c:	40022000 	.word	0x40022000

08003a10 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003a10:	b590      	push	{r4, r7, lr}
 8003a12:	b085      	sub	sp, #20
 8003a14:	af00      	add	r7, sp, #0
 8003a16:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003a18:	230f      	movs	r3, #15
 8003a1a:	18fb      	adds	r3, r7, r3
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8003a20:	4b1d      	ldr	r3, [pc, #116]	@ (8003a98 <HAL_InitTick+0x88>)
 8003a22:	781b      	ldrb	r3, [r3, #0]
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d02b      	beq.n	8003a80 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8003a28:	4b1c      	ldr	r3, [pc, #112]	@ (8003a9c <HAL_InitTick+0x8c>)
 8003a2a:	681c      	ldr	r4, [r3, #0]
 8003a2c:	4b1a      	ldr	r3, [pc, #104]	@ (8003a98 <HAL_InitTick+0x88>)
 8003a2e:	781b      	ldrb	r3, [r3, #0]
 8003a30:	0019      	movs	r1, r3
 8003a32:	23fa      	movs	r3, #250	@ 0xfa
 8003a34:	0098      	lsls	r0, r3, #2
 8003a36:	f7fc fb79 	bl	800012c <__udivsi3>
 8003a3a:	0003      	movs	r3, r0
 8003a3c:	0019      	movs	r1, r3
 8003a3e:	0020      	movs	r0, r4
 8003a40:	f7fc fb74 	bl	800012c <__udivsi3>
 8003a44:	0003      	movs	r3, r0
 8003a46:	0018      	movs	r0, r3
 8003a48:	f000 f953 	bl	8003cf2 <HAL_SYSTICK_Config>
 8003a4c:	1e03      	subs	r3, r0, #0
 8003a4e:	d112      	bne.n	8003a76 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	2b03      	cmp	r3, #3
 8003a54:	d80a      	bhi.n	8003a6c <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003a56:	6879      	ldr	r1, [r7, #4]
 8003a58:	2301      	movs	r3, #1
 8003a5a:	425b      	negs	r3, r3
 8003a5c:	2200      	movs	r2, #0
 8003a5e:	0018      	movs	r0, r3
 8003a60:	f000 f922 	bl	8003ca8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003a64:	4b0e      	ldr	r3, [pc, #56]	@ (8003aa0 <HAL_InitTick+0x90>)
 8003a66:	687a      	ldr	r2, [r7, #4]
 8003a68:	601a      	str	r2, [r3, #0]
 8003a6a:	e00d      	b.n	8003a88 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8003a6c:	230f      	movs	r3, #15
 8003a6e:	18fb      	adds	r3, r7, r3
 8003a70:	2201      	movs	r2, #1
 8003a72:	701a      	strb	r2, [r3, #0]
 8003a74:	e008      	b.n	8003a88 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003a76:	230f      	movs	r3, #15
 8003a78:	18fb      	adds	r3, r7, r3
 8003a7a:	2201      	movs	r2, #1
 8003a7c:	701a      	strb	r2, [r3, #0]
 8003a7e:	e003      	b.n	8003a88 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003a80:	230f      	movs	r3, #15
 8003a82:	18fb      	adds	r3, r7, r3
 8003a84:	2201      	movs	r2, #1
 8003a86:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8003a88:	230f      	movs	r3, #15
 8003a8a:	18fb      	adds	r3, r7, r3
 8003a8c:	781b      	ldrb	r3, [r3, #0]
}
 8003a8e:	0018      	movs	r0, r3
 8003a90:	46bd      	mov	sp, r7
 8003a92:	b005      	add	sp, #20
 8003a94:	bd90      	pop	{r4, r7, pc}
 8003a96:	46c0      	nop			@ (mov r8, r8)
 8003a98:	200004f8 	.word	0x200004f8
 8003a9c:	200004f0 	.word	0x200004f0
 8003aa0:	200004f4 	.word	0x200004f4

08003aa4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003aa4:	b580      	push	{r7, lr}
 8003aa6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003aa8:	4b05      	ldr	r3, [pc, #20]	@ (8003ac0 <HAL_IncTick+0x1c>)
 8003aaa:	781b      	ldrb	r3, [r3, #0]
 8003aac:	001a      	movs	r2, r3
 8003aae:	4b05      	ldr	r3, [pc, #20]	@ (8003ac4 <HAL_IncTick+0x20>)
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	18d2      	adds	r2, r2, r3
 8003ab4:	4b03      	ldr	r3, [pc, #12]	@ (8003ac4 <HAL_IncTick+0x20>)
 8003ab6:	601a      	str	r2, [r3, #0]
}
 8003ab8:	46c0      	nop			@ (mov r8, r8)
 8003aba:	46bd      	mov	sp, r7
 8003abc:	bd80      	pop	{r7, pc}
 8003abe:	46c0      	nop			@ (mov r8, r8)
 8003ac0:	200004f8 	.word	0x200004f8
 8003ac4:	2000088c 	.word	0x2000088c

08003ac8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003ac8:	b580      	push	{r7, lr}
 8003aca:	af00      	add	r7, sp, #0
  return uwTick;
 8003acc:	4b02      	ldr	r3, [pc, #8]	@ (8003ad8 <HAL_GetTick+0x10>)
 8003ace:	681b      	ldr	r3, [r3, #0]
}
 8003ad0:	0018      	movs	r0, r3
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	bd80      	pop	{r7, pc}
 8003ad6:	46c0      	nop			@ (mov r8, r8)
 8003ad8:	2000088c 	.word	0x2000088c

08003adc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003adc:	b580      	push	{r7, lr}
 8003ade:	b084      	sub	sp, #16
 8003ae0:	af00      	add	r7, sp, #0
 8003ae2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003ae4:	f7ff fff0 	bl	8003ac8 <HAL_GetTick>
 8003ae8:	0003      	movs	r3, r0
 8003aea:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	3301      	adds	r3, #1
 8003af4:	d005      	beq.n	8003b02 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003af6:	4b0a      	ldr	r3, [pc, #40]	@ (8003b20 <HAL_Delay+0x44>)
 8003af8:	781b      	ldrb	r3, [r3, #0]
 8003afa:	001a      	movs	r2, r3
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	189b      	adds	r3, r3, r2
 8003b00:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003b02:	46c0      	nop			@ (mov r8, r8)
 8003b04:	f7ff ffe0 	bl	8003ac8 <HAL_GetTick>
 8003b08:	0002      	movs	r2, r0
 8003b0a:	68bb      	ldr	r3, [r7, #8]
 8003b0c:	1ad3      	subs	r3, r2, r3
 8003b0e:	68fa      	ldr	r2, [r7, #12]
 8003b10:	429a      	cmp	r2, r3
 8003b12:	d8f7      	bhi.n	8003b04 <HAL_Delay+0x28>
  {
  }
}
 8003b14:	46c0      	nop			@ (mov r8, r8)
 8003b16:	46c0      	nop			@ (mov r8, r8)
 8003b18:	46bd      	mov	sp, r7
 8003b1a:	b004      	add	sp, #16
 8003b1c:	bd80      	pop	{r7, pc}
 8003b1e:	46c0      	nop			@ (mov r8, r8)
 8003b20:	200004f8 	.word	0x200004f8

08003b24 <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 8003b24:	b580      	push	{r7, lr}
 8003b26:	b082      	sub	sp, #8
 8003b28:	af00      	add	r7, sp, #0
 8003b2a:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 8003b2c:	4b06      	ldr	r3, [pc, #24]	@ (8003b48 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	4a06      	ldr	r2, [pc, #24]	@ (8003b4c <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 8003b32:	4013      	ands	r3, r2
 8003b34:	0019      	movs	r1, r3
 8003b36:	4b04      	ldr	r3, [pc, #16]	@ (8003b48 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8003b38:	687a      	ldr	r2, [r7, #4]
 8003b3a:	430a      	orrs	r2, r1
 8003b3c:	601a      	str	r2, [r3, #0]
}
 8003b3e:	46c0      	nop			@ (mov r8, r8)
 8003b40:	46bd      	mov	sp, r7
 8003b42:	b002      	add	sp, #8
 8003b44:	bd80      	pop	{r7, pc}
 8003b46:	46c0      	nop			@ (mov r8, r8)
 8003b48:	40010000 	.word	0x40010000
 8003b4c:	fffff9ff 	.word	0xfffff9ff

08003b50 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003b50:	b580      	push	{r7, lr}
 8003b52:	b082      	sub	sp, #8
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	0002      	movs	r2, r0
 8003b58:	1dfb      	adds	r3, r7, #7
 8003b5a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003b5c:	1dfb      	adds	r3, r7, #7
 8003b5e:	781b      	ldrb	r3, [r3, #0]
 8003b60:	2b7f      	cmp	r3, #127	@ 0x7f
 8003b62:	d809      	bhi.n	8003b78 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003b64:	1dfb      	adds	r3, r7, #7
 8003b66:	781b      	ldrb	r3, [r3, #0]
 8003b68:	001a      	movs	r2, r3
 8003b6a:	231f      	movs	r3, #31
 8003b6c:	401a      	ands	r2, r3
 8003b6e:	4b04      	ldr	r3, [pc, #16]	@ (8003b80 <__NVIC_EnableIRQ+0x30>)
 8003b70:	2101      	movs	r1, #1
 8003b72:	4091      	lsls	r1, r2
 8003b74:	000a      	movs	r2, r1
 8003b76:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8003b78:	46c0      	nop			@ (mov r8, r8)
 8003b7a:	46bd      	mov	sp, r7
 8003b7c:	b002      	add	sp, #8
 8003b7e:	bd80      	pop	{r7, pc}
 8003b80:	e000e100 	.word	0xe000e100

08003b84 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003b84:	b590      	push	{r4, r7, lr}
 8003b86:	b083      	sub	sp, #12
 8003b88:	af00      	add	r7, sp, #0
 8003b8a:	0002      	movs	r2, r0
 8003b8c:	6039      	str	r1, [r7, #0]
 8003b8e:	1dfb      	adds	r3, r7, #7
 8003b90:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003b92:	1dfb      	adds	r3, r7, #7
 8003b94:	781b      	ldrb	r3, [r3, #0]
 8003b96:	2b7f      	cmp	r3, #127	@ 0x7f
 8003b98:	d828      	bhi.n	8003bec <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003b9a:	4a2f      	ldr	r2, [pc, #188]	@ (8003c58 <__NVIC_SetPriority+0xd4>)
 8003b9c:	1dfb      	adds	r3, r7, #7
 8003b9e:	781b      	ldrb	r3, [r3, #0]
 8003ba0:	b25b      	sxtb	r3, r3
 8003ba2:	089b      	lsrs	r3, r3, #2
 8003ba4:	33c0      	adds	r3, #192	@ 0xc0
 8003ba6:	009b      	lsls	r3, r3, #2
 8003ba8:	589b      	ldr	r3, [r3, r2]
 8003baa:	1dfa      	adds	r2, r7, #7
 8003bac:	7812      	ldrb	r2, [r2, #0]
 8003bae:	0011      	movs	r1, r2
 8003bb0:	2203      	movs	r2, #3
 8003bb2:	400a      	ands	r2, r1
 8003bb4:	00d2      	lsls	r2, r2, #3
 8003bb6:	21ff      	movs	r1, #255	@ 0xff
 8003bb8:	4091      	lsls	r1, r2
 8003bba:	000a      	movs	r2, r1
 8003bbc:	43d2      	mvns	r2, r2
 8003bbe:	401a      	ands	r2, r3
 8003bc0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003bc2:	683b      	ldr	r3, [r7, #0]
 8003bc4:	019b      	lsls	r3, r3, #6
 8003bc6:	22ff      	movs	r2, #255	@ 0xff
 8003bc8:	401a      	ands	r2, r3
 8003bca:	1dfb      	adds	r3, r7, #7
 8003bcc:	781b      	ldrb	r3, [r3, #0]
 8003bce:	0018      	movs	r0, r3
 8003bd0:	2303      	movs	r3, #3
 8003bd2:	4003      	ands	r3, r0
 8003bd4:	00db      	lsls	r3, r3, #3
 8003bd6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003bd8:	481f      	ldr	r0, [pc, #124]	@ (8003c58 <__NVIC_SetPriority+0xd4>)
 8003bda:	1dfb      	adds	r3, r7, #7
 8003bdc:	781b      	ldrb	r3, [r3, #0]
 8003bde:	b25b      	sxtb	r3, r3
 8003be0:	089b      	lsrs	r3, r3, #2
 8003be2:	430a      	orrs	r2, r1
 8003be4:	33c0      	adds	r3, #192	@ 0xc0
 8003be6:	009b      	lsls	r3, r3, #2
 8003be8:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8003bea:	e031      	b.n	8003c50 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003bec:	4a1b      	ldr	r2, [pc, #108]	@ (8003c5c <__NVIC_SetPriority+0xd8>)
 8003bee:	1dfb      	adds	r3, r7, #7
 8003bf0:	781b      	ldrb	r3, [r3, #0]
 8003bf2:	0019      	movs	r1, r3
 8003bf4:	230f      	movs	r3, #15
 8003bf6:	400b      	ands	r3, r1
 8003bf8:	3b08      	subs	r3, #8
 8003bfa:	089b      	lsrs	r3, r3, #2
 8003bfc:	3306      	adds	r3, #6
 8003bfe:	009b      	lsls	r3, r3, #2
 8003c00:	18d3      	adds	r3, r2, r3
 8003c02:	3304      	adds	r3, #4
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	1dfa      	adds	r2, r7, #7
 8003c08:	7812      	ldrb	r2, [r2, #0]
 8003c0a:	0011      	movs	r1, r2
 8003c0c:	2203      	movs	r2, #3
 8003c0e:	400a      	ands	r2, r1
 8003c10:	00d2      	lsls	r2, r2, #3
 8003c12:	21ff      	movs	r1, #255	@ 0xff
 8003c14:	4091      	lsls	r1, r2
 8003c16:	000a      	movs	r2, r1
 8003c18:	43d2      	mvns	r2, r2
 8003c1a:	401a      	ands	r2, r3
 8003c1c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003c1e:	683b      	ldr	r3, [r7, #0]
 8003c20:	019b      	lsls	r3, r3, #6
 8003c22:	22ff      	movs	r2, #255	@ 0xff
 8003c24:	401a      	ands	r2, r3
 8003c26:	1dfb      	adds	r3, r7, #7
 8003c28:	781b      	ldrb	r3, [r3, #0]
 8003c2a:	0018      	movs	r0, r3
 8003c2c:	2303      	movs	r3, #3
 8003c2e:	4003      	ands	r3, r0
 8003c30:	00db      	lsls	r3, r3, #3
 8003c32:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003c34:	4809      	ldr	r0, [pc, #36]	@ (8003c5c <__NVIC_SetPriority+0xd8>)
 8003c36:	1dfb      	adds	r3, r7, #7
 8003c38:	781b      	ldrb	r3, [r3, #0]
 8003c3a:	001c      	movs	r4, r3
 8003c3c:	230f      	movs	r3, #15
 8003c3e:	4023      	ands	r3, r4
 8003c40:	3b08      	subs	r3, #8
 8003c42:	089b      	lsrs	r3, r3, #2
 8003c44:	430a      	orrs	r2, r1
 8003c46:	3306      	adds	r3, #6
 8003c48:	009b      	lsls	r3, r3, #2
 8003c4a:	18c3      	adds	r3, r0, r3
 8003c4c:	3304      	adds	r3, #4
 8003c4e:	601a      	str	r2, [r3, #0]
}
 8003c50:	46c0      	nop			@ (mov r8, r8)
 8003c52:	46bd      	mov	sp, r7
 8003c54:	b003      	add	sp, #12
 8003c56:	bd90      	pop	{r4, r7, pc}
 8003c58:	e000e100 	.word	0xe000e100
 8003c5c:	e000ed00 	.word	0xe000ed00

08003c60 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003c60:	b580      	push	{r7, lr}
 8003c62:	b082      	sub	sp, #8
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	1e5a      	subs	r2, r3, #1
 8003c6c:	2380      	movs	r3, #128	@ 0x80
 8003c6e:	045b      	lsls	r3, r3, #17
 8003c70:	429a      	cmp	r2, r3
 8003c72:	d301      	bcc.n	8003c78 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003c74:	2301      	movs	r3, #1
 8003c76:	e010      	b.n	8003c9a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003c78:	4b0a      	ldr	r3, [pc, #40]	@ (8003ca4 <SysTick_Config+0x44>)
 8003c7a:	687a      	ldr	r2, [r7, #4]
 8003c7c:	3a01      	subs	r2, #1
 8003c7e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003c80:	2301      	movs	r3, #1
 8003c82:	425b      	negs	r3, r3
 8003c84:	2103      	movs	r1, #3
 8003c86:	0018      	movs	r0, r3
 8003c88:	f7ff ff7c 	bl	8003b84 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003c8c:	4b05      	ldr	r3, [pc, #20]	@ (8003ca4 <SysTick_Config+0x44>)
 8003c8e:	2200      	movs	r2, #0
 8003c90:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003c92:	4b04      	ldr	r3, [pc, #16]	@ (8003ca4 <SysTick_Config+0x44>)
 8003c94:	2207      	movs	r2, #7
 8003c96:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003c98:	2300      	movs	r3, #0
}
 8003c9a:	0018      	movs	r0, r3
 8003c9c:	46bd      	mov	sp, r7
 8003c9e:	b002      	add	sp, #8
 8003ca0:	bd80      	pop	{r7, pc}
 8003ca2:	46c0      	nop			@ (mov r8, r8)
 8003ca4:	e000e010 	.word	0xe000e010

08003ca8 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003ca8:	b580      	push	{r7, lr}
 8003caa:	b084      	sub	sp, #16
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	60b9      	str	r1, [r7, #8]
 8003cb0:	607a      	str	r2, [r7, #4]
 8003cb2:	210f      	movs	r1, #15
 8003cb4:	187b      	adds	r3, r7, r1
 8003cb6:	1c02      	adds	r2, r0, #0
 8003cb8:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8003cba:	68ba      	ldr	r2, [r7, #8]
 8003cbc:	187b      	adds	r3, r7, r1
 8003cbe:	781b      	ldrb	r3, [r3, #0]
 8003cc0:	b25b      	sxtb	r3, r3
 8003cc2:	0011      	movs	r1, r2
 8003cc4:	0018      	movs	r0, r3
 8003cc6:	f7ff ff5d 	bl	8003b84 <__NVIC_SetPriority>
}
 8003cca:	46c0      	nop			@ (mov r8, r8)
 8003ccc:	46bd      	mov	sp, r7
 8003cce:	b004      	add	sp, #16
 8003cd0:	bd80      	pop	{r7, pc}

08003cd2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003cd2:	b580      	push	{r7, lr}
 8003cd4:	b082      	sub	sp, #8
 8003cd6:	af00      	add	r7, sp, #0
 8003cd8:	0002      	movs	r2, r0
 8003cda:	1dfb      	adds	r3, r7, #7
 8003cdc:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003cde:	1dfb      	adds	r3, r7, #7
 8003ce0:	781b      	ldrb	r3, [r3, #0]
 8003ce2:	b25b      	sxtb	r3, r3
 8003ce4:	0018      	movs	r0, r3
 8003ce6:	f7ff ff33 	bl	8003b50 <__NVIC_EnableIRQ>
}
 8003cea:	46c0      	nop			@ (mov r8, r8)
 8003cec:	46bd      	mov	sp, r7
 8003cee:	b002      	add	sp, #8
 8003cf0:	bd80      	pop	{r7, pc}

08003cf2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003cf2:	b580      	push	{r7, lr}
 8003cf4:	b082      	sub	sp, #8
 8003cf6:	af00      	add	r7, sp, #0
 8003cf8:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	0018      	movs	r0, r3
 8003cfe:	f7ff ffaf 	bl	8003c60 <SysTick_Config>
 8003d02:	0003      	movs	r3, r0
}
 8003d04:	0018      	movs	r0, r3
 8003d06:	46bd      	mov	sp, r7
 8003d08:	b002      	add	sp, #8
 8003d0a:	bd80      	pop	{r7, pc}

08003d0c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003d0c:	b580      	push	{r7, lr}
 8003d0e:	b086      	sub	sp, #24
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	6078      	str	r0, [r7, #4]
 8003d14:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003d16:	2300      	movs	r3, #0
 8003d18:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003d1a:	e14d      	b.n	8003fb8 <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003d1c:	683b      	ldr	r3, [r7, #0]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	2101      	movs	r1, #1
 8003d22:	697a      	ldr	r2, [r7, #20]
 8003d24:	4091      	lsls	r1, r2
 8003d26:	000a      	movs	r2, r1
 8003d28:	4013      	ands	r3, r2
 8003d2a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d100      	bne.n	8003d34 <HAL_GPIO_Init+0x28>
 8003d32:	e13e      	b.n	8003fb2 <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003d34:	683b      	ldr	r3, [r7, #0]
 8003d36:	685b      	ldr	r3, [r3, #4]
 8003d38:	2203      	movs	r2, #3
 8003d3a:	4013      	ands	r3, r2
 8003d3c:	2b01      	cmp	r3, #1
 8003d3e:	d005      	beq.n	8003d4c <HAL_GPIO_Init+0x40>
 8003d40:	683b      	ldr	r3, [r7, #0]
 8003d42:	685b      	ldr	r3, [r3, #4]
 8003d44:	2203      	movs	r2, #3
 8003d46:	4013      	ands	r3, r2
 8003d48:	2b02      	cmp	r3, #2
 8003d4a:	d130      	bne.n	8003dae <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	689b      	ldr	r3, [r3, #8]
 8003d50:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003d52:	697b      	ldr	r3, [r7, #20]
 8003d54:	005b      	lsls	r3, r3, #1
 8003d56:	2203      	movs	r2, #3
 8003d58:	409a      	lsls	r2, r3
 8003d5a:	0013      	movs	r3, r2
 8003d5c:	43da      	mvns	r2, r3
 8003d5e:	693b      	ldr	r3, [r7, #16]
 8003d60:	4013      	ands	r3, r2
 8003d62:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003d64:	683b      	ldr	r3, [r7, #0]
 8003d66:	68da      	ldr	r2, [r3, #12]
 8003d68:	697b      	ldr	r3, [r7, #20]
 8003d6a:	005b      	lsls	r3, r3, #1
 8003d6c:	409a      	lsls	r2, r3
 8003d6e:	0013      	movs	r3, r2
 8003d70:	693a      	ldr	r2, [r7, #16]
 8003d72:	4313      	orrs	r3, r2
 8003d74:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	693a      	ldr	r2, [r7, #16]
 8003d7a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	685b      	ldr	r3, [r3, #4]
 8003d80:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003d82:	2201      	movs	r2, #1
 8003d84:	697b      	ldr	r3, [r7, #20]
 8003d86:	409a      	lsls	r2, r3
 8003d88:	0013      	movs	r3, r2
 8003d8a:	43da      	mvns	r2, r3
 8003d8c:	693b      	ldr	r3, [r7, #16]
 8003d8e:	4013      	ands	r3, r2
 8003d90:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003d92:	683b      	ldr	r3, [r7, #0]
 8003d94:	685b      	ldr	r3, [r3, #4]
 8003d96:	091b      	lsrs	r3, r3, #4
 8003d98:	2201      	movs	r2, #1
 8003d9a:	401a      	ands	r2, r3
 8003d9c:	697b      	ldr	r3, [r7, #20]
 8003d9e:	409a      	lsls	r2, r3
 8003da0:	0013      	movs	r3, r2
 8003da2:	693a      	ldr	r2, [r7, #16]
 8003da4:	4313      	orrs	r3, r2
 8003da6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	693a      	ldr	r2, [r7, #16]
 8003dac:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003dae:	683b      	ldr	r3, [r7, #0]
 8003db0:	685b      	ldr	r3, [r3, #4]
 8003db2:	2203      	movs	r2, #3
 8003db4:	4013      	ands	r3, r2
 8003db6:	2b03      	cmp	r3, #3
 8003db8:	d017      	beq.n	8003dea <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	68db      	ldr	r3, [r3, #12]
 8003dbe:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8003dc0:	697b      	ldr	r3, [r7, #20]
 8003dc2:	005b      	lsls	r3, r3, #1
 8003dc4:	2203      	movs	r2, #3
 8003dc6:	409a      	lsls	r2, r3
 8003dc8:	0013      	movs	r3, r2
 8003dca:	43da      	mvns	r2, r3
 8003dcc:	693b      	ldr	r3, [r7, #16]
 8003dce:	4013      	ands	r3, r2
 8003dd0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003dd2:	683b      	ldr	r3, [r7, #0]
 8003dd4:	689a      	ldr	r2, [r3, #8]
 8003dd6:	697b      	ldr	r3, [r7, #20]
 8003dd8:	005b      	lsls	r3, r3, #1
 8003dda:	409a      	lsls	r2, r3
 8003ddc:	0013      	movs	r3, r2
 8003dde:	693a      	ldr	r2, [r7, #16]
 8003de0:	4313      	orrs	r3, r2
 8003de2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	693a      	ldr	r2, [r7, #16]
 8003de8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003dea:	683b      	ldr	r3, [r7, #0]
 8003dec:	685b      	ldr	r3, [r3, #4]
 8003dee:	2203      	movs	r2, #3
 8003df0:	4013      	ands	r3, r2
 8003df2:	2b02      	cmp	r3, #2
 8003df4:	d123      	bne.n	8003e3e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003df6:	697b      	ldr	r3, [r7, #20]
 8003df8:	08da      	lsrs	r2, r3, #3
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	3208      	adds	r2, #8
 8003dfe:	0092      	lsls	r2, r2, #2
 8003e00:	58d3      	ldr	r3, [r2, r3]
 8003e02:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003e04:	697b      	ldr	r3, [r7, #20]
 8003e06:	2207      	movs	r2, #7
 8003e08:	4013      	ands	r3, r2
 8003e0a:	009b      	lsls	r3, r3, #2
 8003e0c:	220f      	movs	r2, #15
 8003e0e:	409a      	lsls	r2, r3
 8003e10:	0013      	movs	r3, r2
 8003e12:	43da      	mvns	r2, r3
 8003e14:	693b      	ldr	r3, [r7, #16]
 8003e16:	4013      	ands	r3, r2
 8003e18:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003e1a:	683b      	ldr	r3, [r7, #0]
 8003e1c:	691a      	ldr	r2, [r3, #16]
 8003e1e:	697b      	ldr	r3, [r7, #20]
 8003e20:	2107      	movs	r1, #7
 8003e22:	400b      	ands	r3, r1
 8003e24:	009b      	lsls	r3, r3, #2
 8003e26:	409a      	lsls	r2, r3
 8003e28:	0013      	movs	r3, r2
 8003e2a:	693a      	ldr	r2, [r7, #16]
 8003e2c:	4313      	orrs	r3, r2
 8003e2e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003e30:	697b      	ldr	r3, [r7, #20]
 8003e32:	08da      	lsrs	r2, r3, #3
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	3208      	adds	r2, #8
 8003e38:	0092      	lsls	r2, r2, #2
 8003e3a:	6939      	ldr	r1, [r7, #16]
 8003e3c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003e44:	697b      	ldr	r3, [r7, #20]
 8003e46:	005b      	lsls	r3, r3, #1
 8003e48:	2203      	movs	r2, #3
 8003e4a:	409a      	lsls	r2, r3
 8003e4c:	0013      	movs	r3, r2
 8003e4e:	43da      	mvns	r2, r3
 8003e50:	693b      	ldr	r3, [r7, #16]
 8003e52:	4013      	ands	r3, r2
 8003e54:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003e56:	683b      	ldr	r3, [r7, #0]
 8003e58:	685b      	ldr	r3, [r3, #4]
 8003e5a:	2203      	movs	r2, #3
 8003e5c:	401a      	ands	r2, r3
 8003e5e:	697b      	ldr	r3, [r7, #20]
 8003e60:	005b      	lsls	r3, r3, #1
 8003e62:	409a      	lsls	r2, r3
 8003e64:	0013      	movs	r3, r2
 8003e66:	693a      	ldr	r2, [r7, #16]
 8003e68:	4313      	orrs	r3, r2
 8003e6a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	693a      	ldr	r2, [r7, #16]
 8003e70:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003e72:	683b      	ldr	r3, [r7, #0]
 8003e74:	685a      	ldr	r2, [r3, #4]
 8003e76:	23c0      	movs	r3, #192	@ 0xc0
 8003e78:	029b      	lsls	r3, r3, #10
 8003e7a:	4013      	ands	r3, r2
 8003e7c:	d100      	bne.n	8003e80 <HAL_GPIO_Init+0x174>
 8003e7e:	e098      	b.n	8003fb2 <HAL_GPIO_Init+0x2a6>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8003e80:	4a53      	ldr	r2, [pc, #332]	@ (8003fd0 <HAL_GPIO_Init+0x2c4>)
 8003e82:	697b      	ldr	r3, [r7, #20]
 8003e84:	089b      	lsrs	r3, r3, #2
 8003e86:	3318      	adds	r3, #24
 8003e88:	009b      	lsls	r3, r3, #2
 8003e8a:	589b      	ldr	r3, [r3, r2]
 8003e8c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8003e8e:	697b      	ldr	r3, [r7, #20]
 8003e90:	2203      	movs	r2, #3
 8003e92:	4013      	ands	r3, r2
 8003e94:	00db      	lsls	r3, r3, #3
 8003e96:	220f      	movs	r2, #15
 8003e98:	409a      	lsls	r2, r3
 8003e9a:	0013      	movs	r3, r2
 8003e9c:	43da      	mvns	r2, r3
 8003e9e:	693b      	ldr	r3, [r7, #16]
 8003ea0:	4013      	ands	r3, r2
 8003ea2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8003ea4:	687a      	ldr	r2, [r7, #4]
 8003ea6:	23a0      	movs	r3, #160	@ 0xa0
 8003ea8:	05db      	lsls	r3, r3, #23
 8003eaa:	429a      	cmp	r2, r3
 8003eac:	d019      	beq.n	8003ee2 <HAL_GPIO_Init+0x1d6>
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	4a48      	ldr	r2, [pc, #288]	@ (8003fd4 <HAL_GPIO_Init+0x2c8>)
 8003eb2:	4293      	cmp	r3, r2
 8003eb4:	d013      	beq.n	8003ede <HAL_GPIO_Init+0x1d2>
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	4a47      	ldr	r2, [pc, #284]	@ (8003fd8 <HAL_GPIO_Init+0x2cc>)
 8003eba:	4293      	cmp	r3, r2
 8003ebc:	d00d      	beq.n	8003eda <HAL_GPIO_Init+0x1ce>
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	4a46      	ldr	r2, [pc, #280]	@ (8003fdc <HAL_GPIO_Init+0x2d0>)
 8003ec2:	4293      	cmp	r3, r2
 8003ec4:	d007      	beq.n	8003ed6 <HAL_GPIO_Init+0x1ca>
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	4a45      	ldr	r2, [pc, #276]	@ (8003fe0 <HAL_GPIO_Init+0x2d4>)
 8003eca:	4293      	cmp	r3, r2
 8003ecc:	d101      	bne.n	8003ed2 <HAL_GPIO_Init+0x1c6>
 8003ece:	2304      	movs	r3, #4
 8003ed0:	e008      	b.n	8003ee4 <HAL_GPIO_Init+0x1d8>
 8003ed2:	2305      	movs	r3, #5
 8003ed4:	e006      	b.n	8003ee4 <HAL_GPIO_Init+0x1d8>
 8003ed6:	2303      	movs	r3, #3
 8003ed8:	e004      	b.n	8003ee4 <HAL_GPIO_Init+0x1d8>
 8003eda:	2302      	movs	r3, #2
 8003edc:	e002      	b.n	8003ee4 <HAL_GPIO_Init+0x1d8>
 8003ede:	2301      	movs	r3, #1
 8003ee0:	e000      	b.n	8003ee4 <HAL_GPIO_Init+0x1d8>
 8003ee2:	2300      	movs	r3, #0
 8003ee4:	697a      	ldr	r2, [r7, #20]
 8003ee6:	2103      	movs	r1, #3
 8003ee8:	400a      	ands	r2, r1
 8003eea:	00d2      	lsls	r2, r2, #3
 8003eec:	4093      	lsls	r3, r2
 8003eee:	693a      	ldr	r2, [r7, #16]
 8003ef0:	4313      	orrs	r3, r2
 8003ef2:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8003ef4:	4936      	ldr	r1, [pc, #216]	@ (8003fd0 <HAL_GPIO_Init+0x2c4>)
 8003ef6:	697b      	ldr	r3, [r7, #20]
 8003ef8:	089b      	lsrs	r3, r3, #2
 8003efa:	3318      	adds	r3, #24
 8003efc:	009b      	lsls	r3, r3, #2
 8003efe:	693a      	ldr	r2, [r7, #16]
 8003f00:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003f02:	4b33      	ldr	r3, [pc, #204]	@ (8003fd0 <HAL_GPIO_Init+0x2c4>)
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	43da      	mvns	r2, r3
 8003f0c:	693b      	ldr	r3, [r7, #16]
 8003f0e:	4013      	ands	r3, r2
 8003f10:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003f12:	683b      	ldr	r3, [r7, #0]
 8003f14:	685a      	ldr	r2, [r3, #4]
 8003f16:	2380      	movs	r3, #128	@ 0x80
 8003f18:	035b      	lsls	r3, r3, #13
 8003f1a:	4013      	ands	r3, r2
 8003f1c:	d003      	beq.n	8003f26 <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 8003f1e:	693a      	ldr	r2, [r7, #16]
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	4313      	orrs	r3, r2
 8003f24:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003f26:	4b2a      	ldr	r3, [pc, #168]	@ (8003fd0 <HAL_GPIO_Init+0x2c4>)
 8003f28:	693a      	ldr	r2, [r7, #16]
 8003f2a:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8003f2c:	4b28      	ldr	r3, [pc, #160]	@ (8003fd0 <HAL_GPIO_Init+0x2c4>)
 8003f2e:	685b      	ldr	r3, [r3, #4]
 8003f30:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	43da      	mvns	r2, r3
 8003f36:	693b      	ldr	r3, [r7, #16]
 8003f38:	4013      	ands	r3, r2
 8003f3a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003f3c:	683b      	ldr	r3, [r7, #0]
 8003f3e:	685a      	ldr	r2, [r3, #4]
 8003f40:	2380      	movs	r3, #128	@ 0x80
 8003f42:	039b      	lsls	r3, r3, #14
 8003f44:	4013      	ands	r3, r2
 8003f46:	d003      	beq.n	8003f50 <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 8003f48:	693a      	ldr	r2, [r7, #16]
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	4313      	orrs	r3, r2
 8003f4e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003f50:	4b1f      	ldr	r3, [pc, #124]	@ (8003fd0 <HAL_GPIO_Init+0x2c4>)
 8003f52:	693a      	ldr	r2, [r7, #16]
 8003f54:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003f56:	4a1e      	ldr	r2, [pc, #120]	@ (8003fd0 <HAL_GPIO_Init+0x2c4>)
 8003f58:	2384      	movs	r3, #132	@ 0x84
 8003f5a:	58d3      	ldr	r3, [r2, r3]
 8003f5c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	43da      	mvns	r2, r3
 8003f62:	693b      	ldr	r3, [r7, #16]
 8003f64:	4013      	ands	r3, r2
 8003f66:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003f68:	683b      	ldr	r3, [r7, #0]
 8003f6a:	685a      	ldr	r2, [r3, #4]
 8003f6c:	2380      	movs	r3, #128	@ 0x80
 8003f6e:	029b      	lsls	r3, r3, #10
 8003f70:	4013      	ands	r3, r2
 8003f72:	d003      	beq.n	8003f7c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003f74:	693a      	ldr	r2, [r7, #16]
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	4313      	orrs	r3, r2
 8003f7a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003f7c:	4914      	ldr	r1, [pc, #80]	@ (8003fd0 <HAL_GPIO_Init+0x2c4>)
 8003f7e:	2284      	movs	r2, #132	@ 0x84
 8003f80:	693b      	ldr	r3, [r7, #16]
 8003f82:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8003f84:	4a12      	ldr	r2, [pc, #72]	@ (8003fd0 <HAL_GPIO_Init+0x2c4>)
 8003f86:	2380      	movs	r3, #128	@ 0x80
 8003f88:	58d3      	ldr	r3, [r2, r3]
 8003f8a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	43da      	mvns	r2, r3
 8003f90:	693b      	ldr	r3, [r7, #16]
 8003f92:	4013      	ands	r3, r2
 8003f94:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003f96:	683b      	ldr	r3, [r7, #0]
 8003f98:	685a      	ldr	r2, [r3, #4]
 8003f9a:	2380      	movs	r3, #128	@ 0x80
 8003f9c:	025b      	lsls	r3, r3, #9
 8003f9e:	4013      	ands	r3, r2
 8003fa0:	d003      	beq.n	8003faa <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8003fa2:	693a      	ldr	r2, [r7, #16]
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	4313      	orrs	r3, r2
 8003fa8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003faa:	4909      	ldr	r1, [pc, #36]	@ (8003fd0 <HAL_GPIO_Init+0x2c4>)
 8003fac:	2280      	movs	r2, #128	@ 0x80
 8003fae:	693b      	ldr	r3, [r7, #16]
 8003fb0:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8003fb2:	697b      	ldr	r3, [r7, #20]
 8003fb4:	3301      	adds	r3, #1
 8003fb6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003fb8:	683b      	ldr	r3, [r7, #0]
 8003fba:	681a      	ldr	r2, [r3, #0]
 8003fbc:	697b      	ldr	r3, [r7, #20]
 8003fbe:	40da      	lsrs	r2, r3
 8003fc0:	1e13      	subs	r3, r2, #0
 8003fc2:	d000      	beq.n	8003fc6 <HAL_GPIO_Init+0x2ba>
 8003fc4:	e6aa      	b.n	8003d1c <HAL_GPIO_Init+0x10>
  }
}
 8003fc6:	46c0      	nop			@ (mov r8, r8)
 8003fc8:	46c0      	nop			@ (mov r8, r8)
 8003fca:	46bd      	mov	sp, r7
 8003fcc:	b006      	add	sp, #24
 8003fce:	bd80      	pop	{r7, pc}
 8003fd0:	40021800 	.word	0x40021800
 8003fd4:	50000400 	.word	0x50000400
 8003fd8:	50000800 	.word	0x50000800
 8003fdc:	50000c00 	.word	0x50000c00
 8003fe0:	50001000 	.word	0x50001000

08003fe4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003fe4:	b580      	push	{r7, lr}
 8003fe6:	b082      	sub	sp, #8
 8003fe8:	af00      	add	r7, sp, #0
 8003fea:	6078      	str	r0, [r7, #4]
 8003fec:	0008      	movs	r0, r1
 8003fee:	0011      	movs	r1, r2
 8003ff0:	1cbb      	adds	r3, r7, #2
 8003ff2:	1c02      	adds	r2, r0, #0
 8003ff4:	801a      	strh	r2, [r3, #0]
 8003ff6:	1c7b      	adds	r3, r7, #1
 8003ff8:	1c0a      	adds	r2, r1, #0
 8003ffa:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003ffc:	1c7b      	adds	r3, r7, #1
 8003ffe:	781b      	ldrb	r3, [r3, #0]
 8004000:	2b00      	cmp	r3, #0
 8004002:	d004      	beq.n	800400e <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004004:	1cbb      	adds	r3, r7, #2
 8004006:	881a      	ldrh	r2, [r3, #0]
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800400c:	e003      	b.n	8004016 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800400e:	1cbb      	adds	r3, r7, #2
 8004010:	881a      	ldrh	r2, [r3, #0]
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004016:	46c0      	nop			@ (mov r8, r8)
 8004018:	46bd      	mov	sp, r7
 800401a:	b002      	add	sp, #8
 800401c:	bd80      	pop	{r7, pc}
	...

08004020 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004020:	b580      	push	{r7, lr}
 8004022:	b082      	sub	sp, #8
 8004024:	af00      	add	r7, sp, #0
 8004026:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	2b00      	cmp	r3, #0
 800402c:	d101      	bne.n	8004032 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800402e:	2301      	movs	r3, #1
 8004030:	e08f      	b.n	8004152 <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	2241      	movs	r2, #65	@ 0x41
 8004036:	5c9b      	ldrb	r3, [r3, r2]
 8004038:	b2db      	uxtb	r3, r3
 800403a:	2b00      	cmp	r3, #0
 800403c:	d107      	bne.n	800404e <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	2240      	movs	r2, #64	@ 0x40
 8004042:	2100      	movs	r1, #0
 8004044:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	0018      	movs	r0, r3
 800404a:	f7ff fa3d 	bl	80034c8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	2241      	movs	r2, #65	@ 0x41
 8004052:	2124      	movs	r1, #36	@ 0x24
 8004054:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	681a      	ldr	r2, [r3, #0]
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	2101      	movs	r1, #1
 8004062:	438a      	bics	r2, r1
 8004064:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	685a      	ldr	r2, [r3, #4]
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	493b      	ldr	r1, [pc, #236]	@ (800415c <HAL_I2C_Init+0x13c>)
 8004070:	400a      	ands	r2, r1
 8004072:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	689a      	ldr	r2, [r3, #8]
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	4938      	ldr	r1, [pc, #224]	@ (8004160 <HAL_I2C_Init+0x140>)
 8004080:	400a      	ands	r2, r1
 8004082:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	68db      	ldr	r3, [r3, #12]
 8004088:	2b01      	cmp	r3, #1
 800408a:	d108      	bne.n	800409e <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	689a      	ldr	r2, [r3, #8]
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	2180      	movs	r1, #128	@ 0x80
 8004096:	0209      	lsls	r1, r1, #8
 8004098:	430a      	orrs	r2, r1
 800409a:	609a      	str	r2, [r3, #8]
 800409c:	e007      	b.n	80040ae <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	689a      	ldr	r2, [r3, #8]
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	2184      	movs	r1, #132	@ 0x84
 80040a8:	0209      	lsls	r1, r1, #8
 80040aa:	430a      	orrs	r2, r1
 80040ac:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	68db      	ldr	r3, [r3, #12]
 80040b2:	2b02      	cmp	r3, #2
 80040b4:	d109      	bne.n	80040ca <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	685a      	ldr	r2, [r3, #4]
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	2180      	movs	r1, #128	@ 0x80
 80040c2:	0109      	lsls	r1, r1, #4
 80040c4:	430a      	orrs	r2, r1
 80040c6:	605a      	str	r2, [r3, #4]
 80040c8:	e007      	b.n	80040da <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	685a      	ldr	r2, [r3, #4]
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	4923      	ldr	r1, [pc, #140]	@ (8004164 <HAL_I2C_Init+0x144>)
 80040d6:	400a      	ands	r2, r1
 80040d8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	685a      	ldr	r2, [r3, #4]
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	4920      	ldr	r1, [pc, #128]	@ (8004168 <HAL_I2C_Init+0x148>)
 80040e6:	430a      	orrs	r2, r1
 80040e8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	68da      	ldr	r2, [r3, #12]
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	491a      	ldr	r1, [pc, #104]	@ (8004160 <HAL_I2C_Init+0x140>)
 80040f6:	400a      	ands	r2, r1
 80040f8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	691a      	ldr	r2, [r3, #16]
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	695b      	ldr	r3, [r3, #20]
 8004102:	431a      	orrs	r2, r3
 8004104:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	699b      	ldr	r3, [r3, #24]
 800410a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	430a      	orrs	r2, r1
 8004112:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	69d9      	ldr	r1, [r3, #28]
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	6a1a      	ldr	r2, [r3, #32]
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	430a      	orrs	r2, r1
 8004122:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	681a      	ldr	r2, [r3, #0]
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	2101      	movs	r1, #1
 8004130:	430a      	orrs	r2, r1
 8004132:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	2200      	movs	r2, #0
 8004138:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	2241      	movs	r2, #65	@ 0x41
 800413e:	2120      	movs	r1, #32
 8004140:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	2200      	movs	r2, #0
 8004146:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	2242      	movs	r2, #66	@ 0x42
 800414c:	2100      	movs	r1, #0
 800414e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004150:	2300      	movs	r3, #0
}
 8004152:	0018      	movs	r0, r3
 8004154:	46bd      	mov	sp, r7
 8004156:	b002      	add	sp, #8
 8004158:	bd80      	pop	{r7, pc}
 800415a:	46c0      	nop			@ (mov r8, r8)
 800415c:	f0ffffff 	.word	0xf0ffffff
 8004160:	ffff7fff 	.word	0xffff7fff
 8004164:	fffff7ff 	.word	0xfffff7ff
 8004168:	02008000 	.word	0x02008000

0800416c <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 800416c:	b590      	push	{r4, r7, lr}
 800416e:	b089      	sub	sp, #36	@ 0x24
 8004170:	af02      	add	r7, sp, #8
 8004172:	60f8      	str	r0, [r7, #12]
 8004174:	0008      	movs	r0, r1
 8004176:	607a      	str	r2, [r7, #4]
 8004178:	0019      	movs	r1, r3
 800417a:	230a      	movs	r3, #10
 800417c:	18fb      	adds	r3, r7, r3
 800417e:	1c02      	adds	r2, r0, #0
 8004180:	801a      	strh	r2, [r3, #0]
 8004182:	2308      	movs	r3, #8
 8004184:	18fb      	adds	r3, r7, r3
 8004186:	1c0a      	adds	r2, r1, #0
 8004188:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	2241      	movs	r2, #65	@ 0x41
 800418e:	5c9b      	ldrb	r3, [r3, r2]
 8004190:	b2db      	uxtb	r3, r3
 8004192:	2b20      	cmp	r3, #32
 8004194:	d000      	beq.n	8004198 <HAL_I2C_Master_Transmit+0x2c>
 8004196:	e10a      	b.n	80043ae <HAL_I2C_Master_Transmit+0x242>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	2240      	movs	r2, #64	@ 0x40
 800419c:	5c9b      	ldrb	r3, [r3, r2]
 800419e:	2b01      	cmp	r3, #1
 80041a0:	d101      	bne.n	80041a6 <HAL_I2C_Master_Transmit+0x3a>
 80041a2:	2302      	movs	r3, #2
 80041a4:	e104      	b.n	80043b0 <HAL_I2C_Master_Transmit+0x244>
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	2240      	movs	r2, #64	@ 0x40
 80041aa:	2101      	movs	r1, #1
 80041ac:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80041ae:	f7ff fc8b 	bl	8003ac8 <HAL_GetTick>
 80041b2:	0003      	movs	r3, r0
 80041b4:	613b      	str	r3, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80041b6:	2380      	movs	r3, #128	@ 0x80
 80041b8:	0219      	lsls	r1, r3, #8
 80041ba:	68f8      	ldr	r0, [r7, #12]
 80041bc:	693b      	ldr	r3, [r7, #16]
 80041be:	9300      	str	r3, [sp, #0]
 80041c0:	2319      	movs	r3, #25
 80041c2:	2201      	movs	r2, #1
 80041c4:	f000 fa26 	bl	8004614 <I2C_WaitOnFlagUntilTimeout>
 80041c8:	1e03      	subs	r3, r0, #0
 80041ca:	d001      	beq.n	80041d0 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 80041cc:	2301      	movs	r3, #1
 80041ce:	e0ef      	b.n	80043b0 <HAL_I2C_Master_Transmit+0x244>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	2241      	movs	r2, #65	@ 0x41
 80041d4:	2121      	movs	r1, #33	@ 0x21
 80041d6:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	2242      	movs	r2, #66	@ 0x42
 80041dc:	2110      	movs	r1, #16
 80041de:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	2200      	movs	r2, #0
 80041e4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	687a      	ldr	r2, [r7, #4]
 80041ea:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	2208      	movs	r2, #8
 80041f0:	18ba      	adds	r2, r7, r2
 80041f2:	8812      	ldrh	r2, [r2, #0]
 80041f4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	2200      	movs	r2, #0
 80041fa:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004200:	b29b      	uxth	r3, r3
 8004202:	2bff      	cmp	r3, #255	@ 0xff
 8004204:	d906      	bls.n	8004214 <HAL_I2C_Master_Transmit+0xa8>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	22ff      	movs	r2, #255	@ 0xff
 800420a:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 800420c:	2380      	movs	r3, #128	@ 0x80
 800420e:	045b      	lsls	r3, r3, #17
 8004210:	617b      	str	r3, [r7, #20]
 8004212:	e007      	b.n	8004224 <HAL_I2C_Master_Transmit+0xb8>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004218:	b29a      	uxth	r2, r3
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 800421e:	2380      	movs	r3, #128	@ 0x80
 8004220:	049b      	lsls	r3, r3, #18
 8004222:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004228:	2b00      	cmp	r3, #0
 800422a:	d027      	beq.n	800427c <HAL_I2C_Master_Transmit+0x110>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004230:	781a      	ldrb	r2, [r3, #0]
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800423c:	1c5a      	adds	r2, r3, #1
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004246:	b29b      	uxth	r3, r3
 8004248:	3b01      	subs	r3, #1
 800424a:	b29a      	uxth	r2, r3
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004254:	3b01      	subs	r3, #1
 8004256:	b29a      	uxth	r2, r3
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004260:	b2db      	uxtb	r3, r3
 8004262:	3301      	adds	r3, #1
 8004264:	b2da      	uxtb	r2, r3
 8004266:	697c      	ldr	r4, [r7, #20]
 8004268:	230a      	movs	r3, #10
 800426a:	18fb      	adds	r3, r7, r3
 800426c:	8819      	ldrh	r1, [r3, #0]
 800426e:	68f8      	ldr	r0, [r7, #12]
 8004270:	4b51      	ldr	r3, [pc, #324]	@ (80043b8 <HAL_I2C_Master_Transmit+0x24c>)
 8004272:	9300      	str	r3, [sp, #0]
 8004274:	0023      	movs	r3, r4
 8004276:	f000 fc45 	bl	8004b04 <I2C_TransferConfig>
 800427a:	e06f      	b.n	800435c <HAL_I2C_Master_Transmit+0x1f0>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004280:	b2da      	uxtb	r2, r3
 8004282:	697c      	ldr	r4, [r7, #20]
 8004284:	230a      	movs	r3, #10
 8004286:	18fb      	adds	r3, r7, r3
 8004288:	8819      	ldrh	r1, [r3, #0]
 800428a:	68f8      	ldr	r0, [r7, #12]
 800428c:	4b4a      	ldr	r3, [pc, #296]	@ (80043b8 <HAL_I2C_Master_Transmit+0x24c>)
 800428e:	9300      	str	r3, [sp, #0]
 8004290:	0023      	movs	r3, r4
 8004292:	f000 fc37 	bl	8004b04 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8004296:	e061      	b.n	800435c <HAL_I2C_Master_Transmit+0x1f0>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004298:	693a      	ldr	r2, [r7, #16]
 800429a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	0018      	movs	r0, r3
 80042a0:	f000 fa10 	bl	80046c4 <I2C_WaitOnTXISFlagUntilTimeout>
 80042a4:	1e03      	subs	r3, r0, #0
 80042a6:	d001      	beq.n	80042ac <HAL_I2C_Master_Transmit+0x140>
      {
        return HAL_ERROR;
 80042a8:	2301      	movs	r3, #1
 80042aa:	e081      	b.n	80043b0 <HAL_I2C_Master_Transmit+0x244>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042b0:	781a      	ldrb	r2, [r3, #0]
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042bc:	1c5a      	adds	r2, r3, #1
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042c6:	b29b      	uxth	r3, r3
 80042c8:	3b01      	subs	r3, #1
 80042ca:	b29a      	uxth	r2, r3
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042d4:	3b01      	subs	r3, #1
 80042d6:	b29a      	uxth	r2, r3
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042e0:	b29b      	uxth	r3, r3
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d03a      	beq.n	800435c <HAL_I2C_Master_Transmit+0x1f0>
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d136      	bne.n	800435c <HAL_I2C_Master_Transmit+0x1f0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80042ee:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80042f0:	68f8      	ldr	r0, [r7, #12]
 80042f2:	693b      	ldr	r3, [r7, #16]
 80042f4:	9300      	str	r3, [sp, #0]
 80042f6:	0013      	movs	r3, r2
 80042f8:	2200      	movs	r2, #0
 80042fa:	2180      	movs	r1, #128	@ 0x80
 80042fc:	f000 f98a 	bl	8004614 <I2C_WaitOnFlagUntilTimeout>
 8004300:	1e03      	subs	r3, r0, #0
 8004302:	d001      	beq.n	8004308 <HAL_I2C_Master_Transmit+0x19c>
        {
          return HAL_ERROR;
 8004304:	2301      	movs	r3, #1
 8004306:	e053      	b.n	80043b0 <HAL_I2C_Master_Transmit+0x244>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800430c:	b29b      	uxth	r3, r3
 800430e:	2bff      	cmp	r3, #255	@ 0xff
 8004310:	d911      	bls.n	8004336 <HAL_I2C_Master_Transmit+0x1ca>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	22ff      	movs	r2, #255	@ 0xff
 8004316:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800431c:	b2da      	uxtb	r2, r3
 800431e:	2380      	movs	r3, #128	@ 0x80
 8004320:	045c      	lsls	r4, r3, #17
 8004322:	230a      	movs	r3, #10
 8004324:	18fb      	adds	r3, r7, r3
 8004326:	8819      	ldrh	r1, [r3, #0]
 8004328:	68f8      	ldr	r0, [r7, #12]
 800432a:	2300      	movs	r3, #0
 800432c:	9300      	str	r3, [sp, #0]
 800432e:	0023      	movs	r3, r4
 8004330:	f000 fbe8 	bl	8004b04 <I2C_TransferConfig>
 8004334:	e012      	b.n	800435c <HAL_I2C_Master_Transmit+0x1f0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800433a:	b29a      	uxth	r2, r3
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004344:	b2da      	uxtb	r2, r3
 8004346:	2380      	movs	r3, #128	@ 0x80
 8004348:	049c      	lsls	r4, r3, #18
 800434a:	230a      	movs	r3, #10
 800434c:	18fb      	adds	r3, r7, r3
 800434e:	8819      	ldrh	r1, [r3, #0]
 8004350:	68f8      	ldr	r0, [r7, #12]
 8004352:	2300      	movs	r3, #0
 8004354:	9300      	str	r3, [sp, #0]
 8004356:	0023      	movs	r3, r4
 8004358:	f000 fbd4 	bl	8004b04 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004360:	b29b      	uxth	r3, r3
 8004362:	2b00      	cmp	r3, #0
 8004364:	d198      	bne.n	8004298 <HAL_I2C_Master_Transmit+0x12c>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004366:	693a      	ldr	r2, [r7, #16]
 8004368:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	0018      	movs	r0, r3
 800436e:	f000 f9ef 	bl	8004750 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004372:	1e03      	subs	r3, r0, #0
 8004374:	d001      	beq.n	800437a <HAL_I2C_Master_Transmit+0x20e>
    {
      return HAL_ERROR;
 8004376:	2301      	movs	r3, #1
 8004378:	e01a      	b.n	80043b0 <HAL_I2C_Master_Transmit+0x244>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	2220      	movs	r2, #32
 8004380:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	685a      	ldr	r2, [r3, #4]
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	490b      	ldr	r1, [pc, #44]	@ (80043bc <HAL_I2C_Master_Transmit+0x250>)
 800438e:	400a      	ands	r2, r1
 8004390:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	2241      	movs	r2, #65	@ 0x41
 8004396:	2120      	movs	r1, #32
 8004398:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	2242      	movs	r2, #66	@ 0x42
 800439e:	2100      	movs	r1, #0
 80043a0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	2240      	movs	r2, #64	@ 0x40
 80043a6:	2100      	movs	r1, #0
 80043a8:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80043aa:	2300      	movs	r3, #0
 80043ac:	e000      	b.n	80043b0 <HAL_I2C_Master_Transmit+0x244>
  }
  else
  {
    return HAL_BUSY;
 80043ae:	2302      	movs	r3, #2
  }
}
 80043b0:	0018      	movs	r0, r3
 80043b2:	46bd      	mov	sp, r7
 80043b4:	b007      	add	sp, #28
 80043b6:	bd90      	pop	{r4, r7, pc}
 80043b8:	80002000 	.word	0x80002000
 80043bc:	fe00e800 	.word	0xfe00e800

080043c0 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 80043c0:	b590      	push	{r4, r7, lr}
 80043c2:	b089      	sub	sp, #36	@ 0x24
 80043c4:	af02      	add	r7, sp, #8
 80043c6:	60f8      	str	r0, [r7, #12]
 80043c8:	0008      	movs	r0, r1
 80043ca:	607a      	str	r2, [r7, #4]
 80043cc:	0019      	movs	r1, r3
 80043ce:	230a      	movs	r3, #10
 80043d0:	18fb      	adds	r3, r7, r3
 80043d2:	1c02      	adds	r2, r0, #0
 80043d4:	801a      	strh	r2, [r3, #0]
 80043d6:	2308      	movs	r3, #8
 80043d8:	18fb      	adds	r3, r7, r3
 80043da:	1c0a      	adds	r2, r1, #0
 80043dc:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	2241      	movs	r2, #65	@ 0x41
 80043e2:	5c9b      	ldrb	r3, [r3, r2]
 80043e4:	b2db      	uxtb	r3, r3
 80043e6:	2b20      	cmp	r3, #32
 80043e8:	d000      	beq.n	80043ec <HAL_I2C_Master_Receive+0x2c>
 80043ea:	e0e8      	b.n	80045be <HAL_I2C_Master_Receive+0x1fe>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	2240      	movs	r2, #64	@ 0x40
 80043f0:	5c9b      	ldrb	r3, [r3, r2]
 80043f2:	2b01      	cmp	r3, #1
 80043f4:	d101      	bne.n	80043fa <HAL_I2C_Master_Receive+0x3a>
 80043f6:	2302      	movs	r3, #2
 80043f8:	e0e2      	b.n	80045c0 <HAL_I2C_Master_Receive+0x200>
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	2240      	movs	r2, #64	@ 0x40
 80043fe:	2101      	movs	r1, #1
 8004400:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004402:	f7ff fb61 	bl	8003ac8 <HAL_GetTick>
 8004406:	0003      	movs	r3, r0
 8004408:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800440a:	2380      	movs	r3, #128	@ 0x80
 800440c:	0219      	lsls	r1, r3, #8
 800440e:	68f8      	ldr	r0, [r7, #12]
 8004410:	697b      	ldr	r3, [r7, #20]
 8004412:	9300      	str	r3, [sp, #0]
 8004414:	2319      	movs	r3, #25
 8004416:	2201      	movs	r2, #1
 8004418:	f000 f8fc 	bl	8004614 <I2C_WaitOnFlagUntilTimeout>
 800441c:	1e03      	subs	r3, r0, #0
 800441e:	d001      	beq.n	8004424 <HAL_I2C_Master_Receive+0x64>
    {
      return HAL_ERROR;
 8004420:	2301      	movs	r3, #1
 8004422:	e0cd      	b.n	80045c0 <HAL_I2C_Master_Receive+0x200>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	2241      	movs	r2, #65	@ 0x41
 8004428:	2122      	movs	r1, #34	@ 0x22
 800442a:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	2242      	movs	r2, #66	@ 0x42
 8004430:	2110      	movs	r1, #16
 8004432:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	2200      	movs	r2, #0
 8004438:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	687a      	ldr	r2, [r7, #4]
 800443e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	2208      	movs	r2, #8
 8004444:	18ba      	adds	r2, r7, r2
 8004446:	8812      	ldrh	r2, [r2, #0]
 8004448:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	2200      	movs	r2, #0
 800444e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004454:	b29b      	uxth	r3, r3
 8004456:	2bff      	cmp	r3, #255	@ 0xff
 8004458:	d911      	bls.n	800447e <HAL_I2C_Master_Receive+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	22ff      	movs	r2, #255	@ 0xff
 800445e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004464:	b2da      	uxtb	r2, r3
 8004466:	2380      	movs	r3, #128	@ 0x80
 8004468:	045c      	lsls	r4, r3, #17
 800446a:	230a      	movs	r3, #10
 800446c:	18fb      	adds	r3, r7, r3
 800446e:	8819      	ldrh	r1, [r3, #0]
 8004470:	68f8      	ldr	r0, [r7, #12]
 8004472:	4b55      	ldr	r3, [pc, #340]	@ (80045c8 <HAL_I2C_Master_Receive+0x208>)
 8004474:	9300      	str	r3, [sp, #0]
 8004476:	0023      	movs	r3, r4
 8004478:	f000 fb44 	bl	8004b04 <I2C_TransferConfig>
 800447c:	e076      	b.n	800456c <HAL_I2C_Master_Receive+0x1ac>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004482:	b29a      	uxth	r2, r3
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800448c:	b2da      	uxtb	r2, r3
 800448e:	2380      	movs	r3, #128	@ 0x80
 8004490:	049c      	lsls	r4, r3, #18
 8004492:	230a      	movs	r3, #10
 8004494:	18fb      	adds	r3, r7, r3
 8004496:	8819      	ldrh	r1, [r3, #0]
 8004498:	68f8      	ldr	r0, [r7, #12]
 800449a:	4b4b      	ldr	r3, [pc, #300]	@ (80045c8 <HAL_I2C_Master_Receive+0x208>)
 800449c:	9300      	str	r3, [sp, #0]
 800449e:	0023      	movs	r3, r4
 80044a0:	f000 fb30 	bl	8004b04 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 80044a4:	e062      	b.n	800456c <HAL_I2C_Master_Receive+0x1ac>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80044a6:	697a      	ldr	r2, [r7, #20]
 80044a8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	0018      	movs	r0, r3
 80044ae:	f000 f993 	bl	80047d8 <I2C_WaitOnRXNEFlagUntilTimeout>
 80044b2:	1e03      	subs	r3, r0, #0
 80044b4:	d001      	beq.n	80044ba <HAL_I2C_Master_Receive+0xfa>
      {
        return HAL_ERROR;
 80044b6:	2301      	movs	r3, #1
 80044b8:	e082      	b.n	80045c0 <HAL_I2C_Master_Receive+0x200>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044c4:	b2d2      	uxtb	r2, r2
 80044c6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044cc:	1c5a      	adds	r2, r3, #1
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044d6:	3b01      	subs	r3, #1
 80044d8:	b29a      	uxth	r2, r3
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044e2:	b29b      	uxth	r3, r3
 80044e4:	3b01      	subs	r3, #1
 80044e6:	b29a      	uxth	r2, r3
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044f0:	b29b      	uxth	r3, r3
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d03a      	beq.n	800456c <HAL_I2C_Master_Receive+0x1ac>
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d136      	bne.n	800456c <HAL_I2C_Master_Receive+0x1ac>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80044fe:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004500:	68f8      	ldr	r0, [r7, #12]
 8004502:	697b      	ldr	r3, [r7, #20]
 8004504:	9300      	str	r3, [sp, #0]
 8004506:	0013      	movs	r3, r2
 8004508:	2200      	movs	r2, #0
 800450a:	2180      	movs	r1, #128	@ 0x80
 800450c:	f000 f882 	bl	8004614 <I2C_WaitOnFlagUntilTimeout>
 8004510:	1e03      	subs	r3, r0, #0
 8004512:	d001      	beq.n	8004518 <HAL_I2C_Master_Receive+0x158>
        {
          return HAL_ERROR;
 8004514:	2301      	movs	r3, #1
 8004516:	e053      	b.n	80045c0 <HAL_I2C_Master_Receive+0x200>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800451c:	b29b      	uxth	r3, r3
 800451e:	2bff      	cmp	r3, #255	@ 0xff
 8004520:	d911      	bls.n	8004546 <HAL_I2C_Master_Receive+0x186>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	22ff      	movs	r2, #255	@ 0xff
 8004526:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800452c:	b2da      	uxtb	r2, r3
 800452e:	2380      	movs	r3, #128	@ 0x80
 8004530:	045c      	lsls	r4, r3, #17
 8004532:	230a      	movs	r3, #10
 8004534:	18fb      	adds	r3, r7, r3
 8004536:	8819      	ldrh	r1, [r3, #0]
 8004538:	68f8      	ldr	r0, [r7, #12]
 800453a:	2300      	movs	r3, #0
 800453c:	9300      	str	r3, [sp, #0]
 800453e:	0023      	movs	r3, r4
 8004540:	f000 fae0 	bl	8004b04 <I2C_TransferConfig>
 8004544:	e012      	b.n	800456c <HAL_I2C_Master_Receive+0x1ac>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800454a:	b29a      	uxth	r2, r3
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004554:	b2da      	uxtb	r2, r3
 8004556:	2380      	movs	r3, #128	@ 0x80
 8004558:	049c      	lsls	r4, r3, #18
 800455a:	230a      	movs	r3, #10
 800455c:	18fb      	adds	r3, r7, r3
 800455e:	8819      	ldrh	r1, [r3, #0]
 8004560:	68f8      	ldr	r0, [r7, #12]
 8004562:	2300      	movs	r3, #0
 8004564:	9300      	str	r3, [sp, #0]
 8004566:	0023      	movs	r3, r4
 8004568:	f000 facc 	bl	8004b04 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004570:	b29b      	uxth	r3, r3
 8004572:	2b00      	cmp	r3, #0
 8004574:	d197      	bne.n	80044a6 <HAL_I2C_Master_Receive+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004576:	697a      	ldr	r2, [r7, #20]
 8004578:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	0018      	movs	r0, r3
 800457e:	f000 f8e7 	bl	8004750 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004582:	1e03      	subs	r3, r0, #0
 8004584:	d001      	beq.n	800458a <HAL_I2C_Master_Receive+0x1ca>
    {
      return HAL_ERROR;
 8004586:	2301      	movs	r3, #1
 8004588:	e01a      	b.n	80045c0 <HAL_I2C_Master_Receive+0x200>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	2220      	movs	r2, #32
 8004590:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	685a      	ldr	r2, [r3, #4]
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	490b      	ldr	r1, [pc, #44]	@ (80045cc <HAL_I2C_Master_Receive+0x20c>)
 800459e:	400a      	ands	r2, r1
 80045a0:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	2241      	movs	r2, #65	@ 0x41
 80045a6:	2120      	movs	r1, #32
 80045a8:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	2242      	movs	r2, #66	@ 0x42
 80045ae:	2100      	movs	r1, #0
 80045b0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	2240      	movs	r2, #64	@ 0x40
 80045b6:	2100      	movs	r1, #0
 80045b8:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80045ba:	2300      	movs	r3, #0
 80045bc:	e000      	b.n	80045c0 <HAL_I2C_Master_Receive+0x200>
  }
  else
  {
    return HAL_BUSY;
 80045be:	2302      	movs	r3, #2
  }
}
 80045c0:	0018      	movs	r0, r3
 80045c2:	46bd      	mov	sp, r7
 80045c4:	b007      	add	sp, #28
 80045c6:	bd90      	pop	{r4, r7, pc}
 80045c8:	80002400 	.word	0x80002400
 80045cc:	fe00e800 	.word	0xfe00e800

080045d0 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80045d0:	b580      	push	{r7, lr}
 80045d2:	b082      	sub	sp, #8
 80045d4:	af00      	add	r7, sp, #0
 80045d6:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	699b      	ldr	r3, [r3, #24]
 80045de:	2202      	movs	r2, #2
 80045e0:	4013      	ands	r3, r2
 80045e2:	2b02      	cmp	r3, #2
 80045e4:	d103      	bne.n	80045ee <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	2200      	movs	r2, #0
 80045ec:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	699b      	ldr	r3, [r3, #24]
 80045f4:	2201      	movs	r2, #1
 80045f6:	4013      	ands	r3, r2
 80045f8:	2b01      	cmp	r3, #1
 80045fa:	d007      	beq.n	800460c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	699a      	ldr	r2, [r3, #24]
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	2101      	movs	r1, #1
 8004608:	430a      	orrs	r2, r1
 800460a:	619a      	str	r2, [r3, #24]
  }
}
 800460c:	46c0      	nop			@ (mov r8, r8)
 800460e:	46bd      	mov	sp, r7
 8004610:	b002      	add	sp, #8
 8004612:	bd80      	pop	{r7, pc}

08004614 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004614:	b580      	push	{r7, lr}
 8004616:	b084      	sub	sp, #16
 8004618:	af00      	add	r7, sp, #0
 800461a:	60f8      	str	r0, [r7, #12]
 800461c:	60b9      	str	r1, [r7, #8]
 800461e:	603b      	str	r3, [r7, #0]
 8004620:	1dfb      	adds	r3, r7, #7
 8004622:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004624:	e03a      	b.n	800469c <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004626:	69ba      	ldr	r2, [r7, #24]
 8004628:	6839      	ldr	r1, [r7, #0]
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	0018      	movs	r0, r3
 800462e:	f000 f971 	bl	8004914 <I2C_IsErrorOccurred>
 8004632:	1e03      	subs	r3, r0, #0
 8004634:	d001      	beq.n	800463a <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8004636:	2301      	movs	r3, #1
 8004638:	e040      	b.n	80046bc <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800463a:	683b      	ldr	r3, [r7, #0]
 800463c:	3301      	adds	r3, #1
 800463e:	d02d      	beq.n	800469c <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004640:	f7ff fa42 	bl	8003ac8 <HAL_GetTick>
 8004644:	0002      	movs	r2, r0
 8004646:	69bb      	ldr	r3, [r7, #24]
 8004648:	1ad3      	subs	r3, r2, r3
 800464a:	683a      	ldr	r2, [r7, #0]
 800464c:	429a      	cmp	r2, r3
 800464e:	d302      	bcc.n	8004656 <I2C_WaitOnFlagUntilTimeout+0x42>
 8004650:	683b      	ldr	r3, [r7, #0]
 8004652:	2b00      	cmp	r3, #0
 8004654:	d122      	bne.n	800469c <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	699b      	ldr	r3, [r3, #24]
 800465c:	68ba      	ldr	r2, [r7, #8]
 800465e:	4013      	ands	r3, r2
 8004660:	68ba      	ldr	r2, [r7, #8]
 8004662:	1ad3      	subs	r3, r2, r3
 8004664:	425a      	negs	r2, r3
 8004666:	4153      	adcs	r3, r2
 8004668:	b2db      	uxtb	r3, r3
 800466a:	001a      	movs	r2, r3
 800466c:	1dfb      	adds	r3, r7, #7
 800466e:	781b      	ldrb	r3, [r3, #0]
 8004670:	429a      	cmp	r2, r3
 8004672:	d113      	bne.n	800469c <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004678:	2220      	movs	r2, #32
 800467a:	431a      	orrs	r2, r3
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	2241      	movs	r2, #65	@ 0x41
 8004684:	2120      	movs	r1, #32
 8004686:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	2242      	movs	r2, #66	@ 0x42
 800468c:	2100      	movs	r1, #0
 800468e:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	2240      	movs	r2, #64	@ 0x40
 8004694:	2100      	movs	r1, #0
 8004696:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 8004698:	2301      	movs	r3, #1
 800469a:	e00f      	b.n	80046bc <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	699b      	ldr	r3, [r3, #24]
 80046a2:	68ba      	ldr	r2, [r7, #8]
 80046a4:	4013      	ands	r3, r2
 80046a6:	68ba      	ldr	r2, [r7, #8]
 80046a8:	1ad3      	subs	r3, r2, r3
 80046aa:	425a      	negs	r2, r3
 80046ac:	4153      	adcs	r3, r2
 80046ae:	b2db      	uxtb	r3, r3
 80046b0:	001a      	movs	r2, r3
 80046b2:	1dfb      	adds	r3, r7, #7
 80046b4:	781b      	ldrb	r3, [r3, #0]
 80046b6:	429a      	cmp	r2, r3
 80046b8:	d0b5      	beq.n	8004626 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80046ba:	2300      	movs	r3, #0
}
 80046bc:	0018      	movs	r0, r3
 80046be:	46bd      	mov	sp, r7
 80046c0:	b004      	add	sp, #16
 80046c2:	bd80      	pop	{r7, pc}

080046c4 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80046c4:	b580      	push	{r7, lr}
 80046c6:	b084      	sub	sp, #16
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	60f8      	str	r0, [r7, #12]
 80046cc:	60b9      	str	r1, [r7, #8]
 80046ce:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80046d0:	e032      	b.n	8004738 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80046d2:	687a      	ldr	r2, [r7, #4]
 80046d4:	68b9      	ldr	r1, [r7, #8]
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	0018      	movs	r0, r3
 80046da:	f000 f91b 	bl	8004914 <I2C_IsErrorOccurred>
 80046de:	1e03      	subs	r3, r0, #0
 80046e0:	d001      	beq.n	80046e6 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80046e2:	2301      	movs	r3, #1
 80046e4:	e030      	b.n	8004748 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80046e6:	68bb      	ldr	r3, [r7, #8]
 80046e8:	3301      	adds	r3, #1
 80046ea:	d025      	beq.n	8004738 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80046ec:	f7ff f9ec 	bl	8003ac8 <HAL_GetTick>
 80046f0:	0002      	movs	r2, r0
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	1ad3      	subs	r3, r2, r3
 80046f6:	68ba      	ldr	r2, [r7, #8]
 80046f8:	429a      	cmp	r2, r3
 80046fa:	d302      	bcc.n	8004702 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 80046fc:	68bb      	ldr	r3, [r7, #8]
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d11a      	bne.n	8004738 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	699b      	ldr	r3, [r3, #24]
 8004708:	2202      	movs	r2, #2
 800470a:	4013      	ands	r3, r2
 800470c:	2b02      	cmp	r3, #2
 800470e:	d013      	beq.n	8004738 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004714:	2220      	movs	r2, #32
 8004716:	431a      	orrs	r2, r3
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	2241      	movs	r2, #65	@ 0x41
 8004720:	2120      	movs	r1, #32
 8004722:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	2242      	movs	r2, #66	@ 0x42
 8004728:	2100      	movs	r1, #0
 800472a:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	2240      	movs	r2, #64	@ 0x40
 8004730:	2100      	movs	r1, #0
 8004732:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8004734:	2301      	movs	r3, #1
 8004736:	e007      	b.n	8004748 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	699b      	ldr	r3, [r3, #24]
 800473e:	2202      	movs	r2, #2
 8004740:	4013      	ands	r3, r2
 8004742:	2b02      	cmp	r3, #2
 8004744:	d1c5      	bne.n	80046d2 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004746:	2300      	movs	r3, #0
}
 8004748:	0018      	movs	r0, r3
 800474a:	46bd      	mov	sp, r7
 800474c:	b004      	add	sp, #16
 800474e:	bd80      	pop	{r7, pc}

08004750 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004750:	b580      	push	{r7, lr}
 8004752:	b084      	sub	sp, #16
 8004754:	af00      	add	r7, sp, #0
 8004756:	60f8      	str	r0, [r7, #12]
 8004758:	60b9      	str	r1, [r7, #8]
 800475a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800475c:	e02f      	b.n	80047be <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800475e:	687a      	ldr	r2, [r7, #4]
 8004760:	68b9      	ldr	r1, [r7, #8]
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	0018      	movs	r0, r3
 8004766:	f000 f8d5 	bl	8004914 <I2C_IsErrorOccurred>
 800476a:	1e03      	subs	r3, r0, #0
 800476c:	d001      	beq.n	8004772 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800476e:	2301      	movs	r3, #1
 8004770:	e02d      	b.n	80047ce <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004772:	f7ff f9a9 	bl	8003ac8 <HAL_GetTick>
 8004776:	0002      	movs	r2, r0
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	1ad3      	subs	r3, r2, r3
 800477c:	68ba      	ldr	r2, [r7, #8]
 800477e:	429a      	cmp	r2, r3
 8004780:	d302      	bcc.n	8004788 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004782:	68bb      	ldr	r3, [r7, #8]
 8004784:	2b00      	cmp	r3, #0
 8004786:	d11a      	bne.n	80047be <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	699b      	ldr	r3, [r3, #24]
 800478e:	2220      	movs	r2, #32
 8004790:	4013      	ands	r3, r2
 8004792:	2b20      	cmp	r3, #32
 8004794:	d013      	beq.n	80047be <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800479a:	2220      	movs	r2, #32
 800479c:	431a      	orrs	r2, r3
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	2241      	movs	r2, #65	@ 0x41
 80047a6:	2120      	movs	r1, #32
 80047a8:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	2242      	movs	r2, #66	@ 0x42
 80047ae:	2100      	movs	r1, #0
 80047b0:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	2240      	movs	r2, #64	@ 0x40
 80047b6:	2100      	movs	r1, #0
 80047b8:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 80047ba:	2301      	movs	r3, #1
 80047bc:	e007      	b.n	80047ce <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	699b      	ldr	r3, [r3, #24]
 80047c4:	2220      	movs	r2, #32
 80047c6:	4013      	ands	r3, r2
 80047c8:	2b20      	cmp	r3, #32
 80047ca:	d1c8      	bne.n	800475e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80047cc:	2300      	movs	r3, #0
}
 80047ce:	0018      	movs	r0, r3
 80047d0:	46bd      	mov	sp, r7
 80047d2:	b004      	add	sp, #16
 80047d4:	bd80      	pop	{r7, pc}
	...

080047d8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80047d8:	b580      	push	{r7, lr}
 80047da:	b086      	sub	sp, #24
 80047dc:	af00      	add	r7, sp, #0
 80047de:	60f8      	str	r0, [r7, #12]
 80047e0:	60b9      	str	r1, [r7, #8]
 80047e2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80047e4:	2317      	movs	r3, #23
 80047e6:	18fb      	adds	r3, r7, r3
 80047e8:	2200      	movs	r2, #0
 80047ea:	701a      	strb	r2, [r3, #0]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 80047ec:	e07b      	b.n	80048e6 <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80047ee:	687a      	ldr	r2, [r7, #4]
 80047f0:	68b9      	ldr	r1, [r7, #8]
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	0018      	movs	r0, r3
 80047f6:	f000 f88d 	bl	8004914 <I2C_IsErrorOccurred>
 80047fa:	1e03      	subs	r3, r0, #0
 80047fc:	d003      	beq.n	8004806 <I2C_WaitOnRXNEFlagUntilTimeout+0x2e>
    {
      status = HAL_ERROR;
 80047fe:	2317      	movs	r3, #23
 8004800:	18fb      	adds	r3, r7, r3
 8004802:	2201      	movs	r2, #1
 8004804:	701a      	strb	r2, [r3, #0]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	699b      	ldr	r3, [r3, #24]
 800480c:	2220      	movs	r2, #32
 800480e:	4013      	ands	r3, r2
 8004810:	2b20      	cmp	r3, #32
 8004812:	d140      	bne.n	8004896 <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
 8004814:	2117      	movs	r1, #23
 8004816:	187b      	adds	r3, r7, r1
 8004818:	781b      	ldrb	r3, [r3, #0]
 800481a:	2b00      	cmp	r3, #0
 800481c:	d13b      	bne.n	8004896 <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	699b      	ldr	r3, [r3, #24]
 8004824:	2204      	movs	r2, #4
 8004826:	4013      	ands	r3, r2
 8004828:	2b04      	cmp	r3, #4
 800482a:	d106      	bne.n	800483a <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004830:	2b00      	cmp	r3, #0
 8004832:	d002      	beq.n	800483a <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8004834:	187b      	adds	r3, r7, r1
 8004836:	2200      	movs	r2, #0
 8004838:	701a      	strb	r2, [r3, #0]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	699b      	ldr	r3, [r3, #24]
 8004840:	2210      	movs	r2, #16
 8004842:	4013      	ands	r3, r2
 8004844:	2b10      	cmp	r3, #16
 8004846:	d123      	bne.n	8004890 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	2210      	movs	r2, #16
 800484e:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	2204      	movs	r2, #4
 8004854:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	2220      	movs	r2, #32
 800485c:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	685a      	ldr	r2, [r3, #4]
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	4929      	ldr	r1, [pc, #164]	@ (8004910 <I2C_WaitOnRXNEFlagUntilTimeout+0x138>)
 800486a:	400a      	ands	r2, r1
 800486c:	605a      	str	r2, [r3, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	2241      	movs	r2, #65	@ 0x41
 8004872:	2120      	movs	r1, #32
 8004874:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	2242      	movs	r2, #66	@ 0x42
 800487a:	2100      	movs	r1, #0
 800487c:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	2240      	movs	r2, #64	@ 0x40
 8004882:	2100      	movs	r1, #0
 8004884:	5499      	strb	r1, [r3, r2]

        status = HAL_ERROR;
 8004886:	2317      	movs	r3, #23
 8004888:	18fb      	adds	r3, r7, r3
 800488a:	2201      	movs	r2, #1
 800488c:	701a      	strb	r2, [r3, #0]
 800488e:	e002      	b.n	8004896 <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	2200      	movs	r2, #0
 8004894:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8004896:	f7ff f917 	bl	8003ac8 <HAL_GetTick>
 800489a:	0002      	movs	r2, r0
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	1ad3      	subs	r3, r2, r3
 80048a0:	68ba      	ldr	r2, [r7, #8]
 80048a2:	429a      	cmp	r2, r3
 80048a4:	d302      	bcc.n	80048ac <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>
 80048a6:	68bb      	ldr	r3, [r7, #8]
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d11c      	bne.n	80048e6 <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
 80048ac:	2017      	movs	r0, #23
 80048ae:	183b      	adds	r3, r7, r0
 80048b0:	781b      	ldrb	r3, [r3, #0]
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d117      	bne.n	80048e6 <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	699b      	ldr	r3, [r3, #24]
 80048bc:	2204      	movs	r2, #4
 80048be:	4013      	ands	r3, r2
 80048c0:	2b04      	cmp	r3, #4
 80048c2:	d010      	beq.n	80048e6 <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048c8:	2220      	movs	r2, #32
 80048ca:	431a      	orrs	r2, r3
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	2241      	movs	r2, #65	@ 0x41
 80048d4:	2120      	movs	r1, #32
 80048d6:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	2240      	movs	r2, #64	@ 0x40
 80048dc:	2100      	movs	r1, #0
 80048de:	5499      	strb	r1, [r3, r2]

        status = HAL_ERROR;
 80048e0:	183b      	adds	r3, r7, r0
 80048e2:	2201      	movs	r2, #1
 80048e4:	701a      	strb	r2, [r3, #0]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	699b      	ldr	r3, [r3, #24]
 80048ec:	2204      	movs	r2, #4
 80048ee:	4013      	ands	r3, r2
 80048f0:	2b04      	cmp	r3, #4
 80048f2:	d005      	beq.n	8004900 <I2C_WaitOnRXNEFlagUntilTimeout+0x128>
 80048f4:	2317      	movs	r3, #23
 80048f6:	18fb      	adds	r3, r7, r3
 80048f8:	781b      	ldrb	r3, [r3, #0]
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d100      	bne.n	8004900 <I2C_WaitOnRXNEFlagUntilTimeout+0x128>
 80048fe:	e776      	b.n	80047ee <I2C_WaitOnRXNEFlagUntilTimeout+0x16>
      }
    }
  }
  return status;
 8004900:	2317      	movs	r3, #23
 8004902:	18fb      	adds	r3, r7, r3
 8004904:	781b      	ldrb	r3, [r3, #0]
}
 8004906:	0018      	movs	r0, r3
 8004908:	46bd      	mov	sp, r7
 800490a:	b006      	add	sp, #24
 800490c:	bd80      	pop	{r7, pc}
 800490e:	46c0      	nop			@ (mov r8, r8)
 8004910:	fe00e800 	.word	0xfe00e800

08004914 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004914:	b580      	push	{r7, lr}
 8004916:	b08a      	sub	sp, #40	@ 0x28
 8004918:	af00      	add	r7, sp, #0
 800491a:	60f8      	str	r0, [r7, #12]
 800491c:	60b9      	str	r1, [r7, #8]
 800491e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004920:	2327      	movs	r3, #39	@ 0x27
 8004922:	18fb      	adds	r3, r7, r3
 8004924:	2200      	movs	r2, #0
 8004926:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	699b      	ldr	r3, [r3, #24]
 800492e:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8004930:	2300      	movs	r3, #0
 8004932:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004938:	69bb      	ldr	r3, [r7, #24]
 800493a:	2210      	movs	r2, #16
 800493c:	4013      	ands	r3, r2
 800493e:	d100      	bne.n	8004942 <I2C_IsErrorOccurred+0x2e>
 8004940:	e079      	b.n	8004a36 <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	2210      	movs	r2, #16
 8004948:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800494a:	e057      	b.n	80049fc <I2C_IsErrorOccurred+0xe8>
 800494c:	2227      	movs	r2, #39	@ 0x27
 800494e:	18bb      	adds	r3, r7, r2
 8004950:	18ba      	adds	r2, r7, r2
 8004952:	7812      	ldrb	r2, [r2, #0]
 8004954:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004956:	68bb      	ldr	r3, [r7, #8]
 8004958:	3301      	adds	r3, #1
 800495a:	d04f      	beq.n	80049fc <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800495c:	f7ff f8b4 	bl	8003ac8 <HAL_GetTick>
 8004960:	0002      	movs	r2, r0
 8004962:	69fb      	ldr	r3, [r7, #28]
 8004964:	1ad3      	subs	r3, r2, r3
 8004966:	68ba      	ldr	r2, [r7, #8]
 8004968:	429a      	cmp	r2, r3
 800496a:	d302      	bcc.n	8004972 <I2C_IsErrorOccurred+0x5e>
 800496c:	68bb      	ldr	r3, [r7, #8]
 800496e:	2b00      	cmp	r3, #0
 8004970:	d144      	bne.n	80049fc <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	685a      	ldr	r2, [r3, #4]
 8004978:	2380      	movs	r3, #128	@ 0x80
 800497a:	01db      	lsls	r3, r3, #7
 800497c:	4013      	ands	r3, r2
 800497e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8004980:	2013      	movs	r0, #19
 8004982:	183b      	adds	r3, r7, r0
 8004984:	68fa      	ldr	r2, [r7, #12]
 8004986:	2142      	movs	r1, #66	@ 0x42
 8004988:	5c52      	ldrb	r2, [r2, r1]
 800498a:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	699a      	ldr	r2, [r3, #24]
 8004992:	2380      	movs	r3, #128	@ 0x80
 8004994:	021b      	lsls	r3, r3, #8
 8004996:	401a      	ands	r2, r3
 8004998:	2380      	movs	r3, #128	@ 0x80
 800499a:	021b      	lsls	r3, r3, #8
 800499c:	429a      	cmp	r2, r3
 800499e:	d126      	bne.n	80049ee <I2C_IsErrorOccurred+0xda>
 80049a0:	697a      	ldr	r2, [r7, #20]
 80049a2:	2380      	movs	r3, #128	@ 0x80
 80049a4:	01db      	lsls	r3, r3, #7
 80049a6:	429a      	cmp	r2, r3
 80049a8:	d021      	beq.n	80049ee <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 80049aa:	183b      	adds	r3, r7, r0
 80049ac:	781b      	ldrb	r3, [r3, #0]
 80049ae:	2b20      	cmp	r3, #32
 80049b0:	d01d      	beq.n	80049ee <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	685a      	ldr	r2, [r3, #4]
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	2180      	movs	r1, #128	@ 0x80
 80049be:	01c9      	lsls	r1, r1, #7
 80049c0:	430a      	orrs	r2, r1
 80049c2:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80049c4:	f7ff f880 	bl	8003ac8 <HAL_GetTick>
 80049c8:	0003      	movs	r3, r0
 80049ca:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80049cc:	e00f      	b.n	80049ee <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80049ce:	f7ff f87b 	bl	8003ac8 <HAL_GetTick>
 80049d2:	0002      	movs	r2, r0
 80049d4:	69fb      	ldr	r3, [r7, #28]
 80049d6:	1ad3      	subs	r3, r2, r3
 80049d8:	2b19      	cmp	r3, #25
 80049da:	d908      	bls.n	80049ee <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80049dc:	6a3b      	ldr	r3, [r7, #32]
 80049de:	2220      	movs	r2, #32
 80049e0:	4313      	orrs	r3, r2
 80049e2:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80049e4:	2327      	movs	r3, #39	@ 0x27
 80049e6:	18fb      	adds	r3, r7, r3
 80049e8:	2201      	movs	r2, #1
 80049ea:	701a      	strb	r2, [r3, #0]

              break;
 80049ec:	e006      	b.n	80049fc <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	699b      	ldr	r3, [r3, #24]
 80049f4:	2220      	movs	r2, #32
 80049f6:	4013      	ands	r3, r2
 80049f8:	2b20      	cmp	r3, #32
 80049fa:	d1e8      	bne.n	80049ce <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	699b      	ldr	r3, [r3, #24]
 8004a02:	2220      	movs	r2, #32
 8004a04:	4013      	ands	r3, r2
 8004a06:	2b20      	cmp	r3, #32
 8004a08:	d004      	beq.n	8004a14 <I2C_IsErrorOccurred+0x100>
 8004a0a:	2327      	movs	r3, #39	@ 0x27
 8004a0c:	18fb      	adds	r3, r7, r3
 8004a0e:	781b      	ldrb	r3, [r3, #0]
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d09b      	beq.n	800494c <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8004a14:	2327      	movs	r3, #39	@ 0x27
 8004a16:	18fb      	adds	r3, r7, r3
 8004a18:	781b      	ldrb	r3, [r3, #0]
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d103      	bne.n	8004a26 <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	2220      	movs	r2, #32
 8004a24:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8004a26:	6a3b      	ldr	r3, [r7, #32]
 8004a28:	2204      	movs	r2, #4
 8004a2a:	4313      	orrs	r3, r2
 8004a2c:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8004a2e:	2327      	movs	r3, #39	@ 0x27
 8004a30:	18fb      	adds	r3, r7, r3
 8004a32:	2201      	movs	r2, #1
 8004a34:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	699b      	ldr	r3, [r3, #24]
 8004a3c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8004a3e:	69ba      	ldr	r2, [r7, #24]
 8004a40:	2380      	movs	r3, #128	@ 0x80
 8004a42:	005b      	lsls	r3, r3, #1
 8004a44:	4013      	ands	r3, r2
 8004a46:	d00c      	beq.n	8004a62 <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8004a48:	6a3b      	ldr	r3, [r7, #32]
 8004a4a:	2201      	movs	r2, #1
 8004a4c:	4313      	orrs	r3, r2
 8004a4e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	2280      	movs	r2, #128	@ 0x80
 8004a56:	0052      	lsls	r2, r2, #1
 8004a58:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004a5a:	2327      	movs	r3, #39	@ 0x27
 8004a5c:	18fb      	adds	r3, r7, r3
 8004a5e:	2201      	movs	r2, #1
 8004a60:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8004a62:	69ba      	ldr	r2, [r7, #24]
 8004a64:	2380      	movs	r3, #128	@ 0x80
 8004a66:	00db      	lsls	r3, r3, #3
 8004a68:	4013      	ands	r3, r2
 8004a6a:	d00c      	beq.n	8004a86 <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8004a6c:	6a3b      	ldr	r3, [r7, #32]
 8004a6e:	2208      	movs	r2, #8
 8004a70:	4313      	orrs	r3, r2
 8004a72:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	2280      	movs	r2, #128	@ 0x80
 8004a7a:	00d2      	lsls	r2, r2, #3
 8004a7c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004a7e:	2327      	movs	r3, #39	@ 0x27
 8004a80:	18fb      	adds	r3, r7, r3
 8004a82:	2201      	movs	r2, #1
 8004a84:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8004a86:	69ba      	ldr	r2, [r7, #24]
 8004a88:	2380      	movs	r3, #128	@ 0x80
 8004a8a:	009b      	lsls	r3, r3, #2
 8004a8c:	4013      	ands	r3, r2
 8004a8e:	d00c      	beq.n	8004aaa <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8004a90:	6a3b      	ldr	r3, [r7, #32]
 8004a92:	2202      	movs	r2, #2
 8004a94:	4313      	orrs	r3, r2
 8004a96:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	2280      	movs	r2, #128	@ 0x80
 8004a9e:	0092      	lsls	r2, r2, #2
 8004aa0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004aa2:	2327      	movs	r3, #39	@ 0x27
 8004aa4:	18fb      	adds	r3, r7, r3
 8004aa6:	2201      	movs	r2, #1
 8004aa8:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 8004aaa:	2327      	movs	r3, #39	@ 0x27
 8004aac:	18fb      	adds	r3, r7, r3
 8004aae:	781b      	ldrb	r3, [r3, #0]
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d01d      	beq.n	8004af0 <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	0018      	movs	r0, r3
 8004ab8:	f7ff fd8a 	bl	80045d0 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	685a      	ldr	r2, [r3, #4]
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	490e      	ldr	r1, [pc, #56]	@ (8004b00 <I2C_IsErrorOccurred+0x1ec>)
 8004ac8:	400a      	ands	r2, r1
 8004aca:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004ad0:	6a3b      	ldr	r3, [r7, #32]
 8004ad2:	431a      	orrs	r2, r3
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	2241      	movs	r2, #65	@ 0x41
 8004adc:	2120      	movs	r1, #32
 8004ade:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	2242      	movs	r2, #66	@ 0x42
 8004ae4:	2100      	movs	r1, #0
 8004ae6:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	2240      	movs	r2, #64	@ 0x40
 8004aec:	2100      	movs	r1, #0
 8004aee:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8004af0:	2327      	movs	r3, #39	@ 0x27
 8004af2:	18fb      	adds	r3, r7, r3
 8004af4:	781b      	ldrb	r3, [r3, #0]
}
 8004af6:	0018      	movs	r0, r3
 8004af8:	46bd      	mov	sp, r7
 8004afa:	b00a      	add	sp, #40	@ 0x28
 8004afc:	bd80      	pop	{r7, pc}
 8004afe:	46c0      	nop			@ (mov r8, r8)
 8004b00:	fe00e800 	.word	0xfe00e800

08004b04 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004b04:	b590      	push	{r4, r7, lr}
 8004b06:	b087      	sub	sp, #28
 8004b08:	af00      	add	r7, sp, #0
 8004b0a:	60f8      	str	r0, [r7, #12]
 8004b0c:	0008      	movs	r0, r1
 8004b0e:	0011      	movs	r1, r2
 8004b10:	607b      	str	r3, [r7, #4]
 8004b12:	240a      	movs	r4, #10
 8004b14:	193b      	adds	r3, r7, r4
 8004b16:	1c02      	adds	r2, r0, #0
 8004b18:	801a      	strh	r2, [r3, #0]
 8004b1a:	2009      	movs	r0, #9
 8004b1c:	183b      	adds	r3, r7, r0
 8004b1e:	1c0a      	adds	r2, r1, #0
 8004b20:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004b22:	193b      	adds	r3, r7, r4
 8004b24:	881b      	ldrh	r3, [r3, #0]
 8004b26:	059b      	lsls	r3, r3, #22
 8004b28:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004b2a:	183b      	adds	r3, r7, r0
 8004b2c:	781b      	ldrb	r3, [r3, #0]
 8004b2e:	0419      	lsls	r1, r3, #16
 8004b30:	23ff      	movs	r3, #255	@ 0xff
 8004b32:	041b      	lsls	r3, r3, #16
 8004b34:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004b36:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004b3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b3e:	4313      	orrs	r3, r2
 8004b40:	005b      	lsls	r3, r3, #1
 8004b42:	085b      	lsrs	r3, r3, #1
 8004b44:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	685b      	ldr	r3, [r3, #4]
 8004b4c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004b4e:	0d51      	lsrs	r1, r2, #21
 8004b50:	2280      	movs	r2, #128	@ 0x80
 8004b52:	00d2      	lsls	r2, r2, #3
 8004b54:	400a      	ands	r2, r1
 8004b56:	4907      	ldr	r1, [pc, #28]	@ (8004b74 <I2C_TransferConfig+0x70>)
 8004b58:	430a      	orrs	r2, r1
 8004b5a:	43d2      	mvns	r2, r2
 8004b5c:	401a      	ands	r2, r3
 8004b5e:	0011      	movs	r1, r2
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	697a      	ldr	r2, [r7, #20]
 8004b66:	430a      	orrs	r2, r1
 8004b68:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8004b6a:	46c0      	nop			@ (mov r8, r8)
 8004b6c:	46bd      	mov	sp, r7
 8004b6e:	b007      	add	sp, #28
 8004b70:	bd90      	pop	{r4, r7, pc}
 8004b72:	46c0      	nop			@ (mov r8, r8)
 8004b74:	03ff63ff 	.word	0x03ff63ff

08004b78 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004b78:	b580      	push	{r7, lr}
 8004b7a:	b082      	sub	sp, #8
 8004b7c:	af00      	add	r7, sp, #0
 8004b7e:	6078      	str	r0, [r7, #4]
 8004b80:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	2241      	movs	r2, #65	@ 0x41
 8004b86:	5c9b      	ldrb	r3, [r3, r2]
 8004b88:	b2db      	uxtb	r3, r3
 8004b8a:	2b20      	cmp	r3, #32
 8004b8c:	d138      	bne.n	8004c00 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	2240      	movs	r2, #64	@ 0x40
 8004b92:	5c9b      	ldrb	r3, [r3, r2]
 8004b94:	2b01      	cmp	r3, #1
 8004b96:	d101      	bne.n	8004b9c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004b98:	2302      	movs	r3, #2
 8004b9a:	e032      	b.n	8004c02 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	2240      	movs	r2, #64	@ 0x40
 8004ba0:	2101      	movs	r1, #1
 8004ba2:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	2241      	movs	r2, #65	@ 0x41
 8004ba8:	2124      	movs	r1, #36	@ 0x24
 8004baa:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	681a      	ldr	r2, [r3, #0]
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	2101      	movs	r1, #1
 8004bb8:	438a      	bics	r2, r1
 8004bba:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	681a      	ldr	r2, [r3, #0]
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	4911      	ldr	r1, [pc, #68]	@ (8004c0c <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8004bc8:	400a      	ands	r2, r1
 8004bca:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	6819      	ldr	r1, [r3, #0]
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	683a      	ldr	r2, [r7, #0]
 8004bd8:	430a      	orrs	r2, r1
 8004bda:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	681a      	ldr	r2, [r3, #0]
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	2101      	movs	r1, #1
 8004be8:	430a      	orrs	r2, r1
 8004bea:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	2241      	movs	r2, #65	@ 0x41
 8004bf0:	2120      	movs	r1, #32
 8004bf2:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	2240      	movs	r2, #64	@ 0x40
 8004bf8:	2100      	movs	r1, #0
 8004bfa:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8004bfc:	2300      	movs	r3, #0
 8004bfe:	e000      	b.n	8004c02 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004c00:	2302      	movs	r3, #2
  }
}
 8004c02:	0018      	movs	r0, r3
 8004c04:	46bd      	mov	sp, r7
 8004c06:	b002      	add	sp, #8
 8004c08:	bd80      	pop	{r7, pc}
 8004c0a:	46c0      	nop			@ (mov r8, r8)
 8004c0c:	ffffefff 	.word	0xffffefff

08004c10 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004c10:	b580      	push	{r7, lr}
 8004c12:	b084      	sub	sp, #16
 8004c14:	af00      	add	r7, sp, #0
 8004c16:	6078      	str	r0, [r7, #4]
 8004c18:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	2241      	movs	r2, #65	@ 0x41
 8004c1e:	5c9b      	ldrb	r3, [r3, r2]
 8004c20:	b2db      	uxtb	r3, r3
 8004c22:	2b20      	cmp	r3, #32
 8004c24:	d139      	bne.n	8004c9a <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	2240      	movs	r2, #64	@ 0x40
 8004c2a:	5c9b      	ldrb	r3, [r3, r2]
 8004c2c:	2b01      	cmp	r3, #1
 8004c2e:	d101      	bne.n	8004c34 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004c30:	2302      	movs	r3, #2
 8004c32:	e033      	b.n	8004c9c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	2240      	movs	r2, #64	@ 0x40
 8004c38:	2101      	movs	r1, #1
 8004c3a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	2241      	movs	r2, #65	@ 0x41
 8004c40:	2124      	movs	r1, #36	@ 0x24
 8004c42:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	681a      	ldr	r2, [r3, #0]
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	2101      	movs	r1, #1
 8004c50:	438a      	bics	r2, r1
 8004c52:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	4a11      	ldr	r2, [pc, #68]	@ (8004ca4 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8004c60:	4013      	ands	r3, r2
 8004c62:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004c64:	683b      	ldr	r3, [r7, #0]
 8004c66:	021b      	lsls	r3, r3, #8
 8004c68:	68fa      	ldr	r2, [r7, #12]
 8004c6a:	4313      	orrs	r3, r2
 8004c6c:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	68fa      	ldr	r2, [r7, #12]
 8004c74:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	681a      	ldr	r2, [r3, #0]
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	2101      	movs	r1, #1
 8004c82:	430a      	orrs	r2, r1
 8004c84:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	2241      	movs	r2, #65	@ 0x41
 8004c8a:	2120      	movs	r1, #32
 8004c8c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	2240      	movs	r2, #64	@ 0x40
 8004c92:	2100      	movs	r1, #0
 8004c94:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8004c96:	2300      	movs	r3, #0
 8004c98:	e000      	b.n	8004c9c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004c9a:	2302      	movs	r3, #2
  }
}
 8004c9c:	0018      	movs	r0, r3
 8004c9e:	46bd      	mov	sp, r7
 8004ca0:	b004      	add	sp, #16
 8004ca2:	bd80      	pop	{r7, pc}
 8004ca4:	fffff0ff 	.word	0xfffff0ff

08004ca8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004ca8:	b580      	push	{r7, lr}
 8004caa:	b084      	sub	sp, #16
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8004cb0:	4b19      	ldr	r3, [pc, #100]	@ (8004d18 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	4a19      	ldr	r2, [pc, #100]	@ (8004d1c <HAL_PWREx_ControlVoltageScaling+0x74>)
 8004cb6:	4013      	ands	r3, r2
 8004cb8:	0019      	movs	r1, r3
 8004cba:	4b17      	ldr	r3, [pc, #92]	@ (8004d18 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8004cbc:	687a      	ldr	r2, [r7, #4]
 8004cbe:	430a      	orrs	r2, r1
 8004cc0:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004cc2:	687a      	ldr	r2, [r7, #4]
 8004cc4:	2380      	movs	r3, #128	@ 0x80
 8004cc6:	009b      	lsls	r3, r3, #2
 8004cc8:	429a      	cmp	r2, r3
 8004cca:	d11f      	bne.n	8004d0c <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8004ccc:	4b14      	ldr	r3, [pc, #80]	@ (8004d20 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8004cce:	681a      	ldr	r2, [r3, #0]
 8004cd0:	0013      	movs	r3, r2
 8004cd2:	005b      	lsls	r3, r3, #1
 8004cd4:	189b      	adds	r3, r3, r2
 8004cd6:	005b      	lsls	r3, r3, #1
 8004cd8:	4912      	ldr	r1, [pc, #72]	@ (8004d24 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8004cda:	0018      	movs	r0, r3
 8004cdc:	f7fb fa26 	bl	800012c <__udivsi3>
 8004ce0:	0003      	movs	r3, r0
 8004ce2:	3301      	adds	r3, #1
 8004ce4:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004ce6:	e008      	b.n	8004cfa <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d003      	beq.n	8004cf6 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	3b01      	subs	r3, #1
 8004cf2:	60fb      	str	r3, [r7, #12]
 8004cf4:	e001      	b.n	8004cfa <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8004cf6:	2303      	movs	r3, #3
 8004cf8:	e009      	b.n	8004d0e <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004cfa:	4b07      	ldr	r3, [pc, #28]	@ (8004d18 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8004cfc:	695a      	ldr	r2, [r3, #20]
 8004cfe:	2380      	movs	r3, #128	@ 0x80
 8004d00:	00db      	lsls	r3, r3, #3
 8004d02:	401a      	ands	r2, r3
 8004d04:	2380      	movs	r3, #128	@ 0x80
 8004d06:	00db      	lsls	r3, r3, #3
 8004d08:	429a      	cmp	r2, r3
 8004d0a:	d0ed      	beq.n	8004ce8 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8004d0c:	2300      	movs	r3, #0
}
 8004d0e:	0018      	movs	r0, r3
 8004d10:	46bd      	mov	sp, r7
 8004d12:	b004      	add	sp, #16
 8004d14:	bd80      	pop	{r7, pc}
 8004d16:	46c0      	nop			@ (mov r8, r8)
 8004d18:	40007000 	.word	0x40007000
 8004d1c:	fffff9ff 	.word	0xfffff9ff
 8004d20:	200004f0 	.word	0x200004f0
 8004d24:	000f4240 	.word	0x000f4240

08004d28 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8004d28:	b580      	push	{r7, lr}
 8004d2a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8004d2c:	4b03      	ldr	r3, [pc, #12]	@ (8004d3c <LL_RCC_GetAPB1Prescaler+0x14>)
 8004d2e:	689a      	ldr	r2, [r3, #8]
 8004d30:	23e0      	movs	r3, #224	@ 0xe0
 8004d32:	01db      	lsls	r3, r3, #7
 8004d34:	4013      	ands	r3, r2
}
 8004d36:	0018      	movs	r0, r3
 8004d38:	46bd      	mov	sp, r7
 8004d3a:	bd80      	pop	{r7, pc}
 8004d3c:	40021000 	.word	0x40021000

08004d40 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004d40:	b580      	push	{r7, lr}
 8004d42:	b088      	sub	sp, #32
 8004d44:	af00      	add	r7, sp, #0
 8004d46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d102      	bne.n	8004d54 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004d4e:	2301      	movs	r3, #1
 8004d50:	f000 fb50 	bl	80053f4 <HAL_RCC_OscConfig+0x6b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	2201      	movs	r2, #1
 8004d5a:	4013      	ands	r3, r2
 8004d5c:	d100      	bne.n	8004d60 <HAL_RCC_OscConfig+0x20>
 8004d5e:	e07c      	b.n	8004e5a <HAL_RCC_OscConfig+0x11a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004d60:	4bc3      	ldr	r3, [pc, #780]	@ (8005070 <HAL_RCC_OscConfig+0x330>)
 8004d62:	689b      	ldr	r3, [r3, #8]
 8004d64:	2238      	movs	r2, #56	@ 0x38
 8004d66:	4013      	ands	r3, r2
 8004d68:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004d6a:	4bc1      	ldr	r3, [pc, #772]	@ (8005070 <HAL_RCC_OscConfig+0x330>)
 8004d6c:	68db      	ldr	r3, [r3, #12]
 8004d6e:	2203      	movs	r2, #3
 8004d70:	4013      	ands	r3, r2
 8004d72:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8004d74:	69bb      	ldr	r3, [r7, #24]
 8004d76:	2b10      	cmp	r3, #16
 8004d78:	d102      	bne.n	8004d80 <HAL_RCC_OscConfig+0x40>
 8004d7a:	697b      	ldr	r3, [r7, #20]
 8004d7c:	2b03      	cmp	r3, #3
 8004d7e:	d002      	beq.n	8004d86 <HAL_RCC_OscConfig+0x46>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8004d80:	69bb      	ldr	r3, [r7, #24]
 8004d82:	2b08      	cmp	r3, #8
 8004d84:	d10b      	bne.n	8004d9e <HAL_RCC_OscConfig+0x5e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004d86:	4bba      	ldr	r3, [pc, #744]	@ (8005070 <HAL_RCC_OscConfig+0x330>)
 8004d88:	681a      	ldr	r2, [r3, #0]
 8004d8a:	2380      	movs	r3, #128	@ 0x80
 8004d8c:	029b      	lsls	r3, r3, #10
 8004d8e:	4013      	ands	r3, r2
 8004d90:	d062      	beq.n	8004e58 <HAL_RCC_OscConfig+0x118>
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	685b      	ldr	r3, [r3, #4]
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d15e      	bne.n	8004e58 <HAL_RCC_OscConfig+0x118>
      {
        return HAL_ERROR;
 8004d9a:	2301      	movs	r3, #1
 8004d9c:	e32a      	b.n	80053f4 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	685a      	ldr	r2, [r3, #4]
 8004da2:	2380      	movs	r3, #128	@ 0x80
 8004da4:	025b      	lsls	r3, r3, #9
 8004da6:	429a      	cmp	r2, r3
 8004da8:	d107      	bne.n	8004dba <HAL_RCC_OscConfig+0x7a>
 8004daa:	4bb1      	ldr	r3, [pc, #708]	@ (8005070 <HAL_RCC_OscConfig+0x330>)
 8004dac:	681a      	ldr	r2, [r3, #0]
 8004dae:	4bb0      	ldr	r3, [pc, #704]	@ (8005070 <HAL_RCC_OscConfig+0x330>)
 8004db0:	2180      	movs	r1, #128	@ 0x80
 8004db2:	0249      	lsls	r1, r1, #9
 8004db4:	430a      	orrs	r2, r1
 8004db6:	601a      	str	r2, [r3, #0]
 8004db8:	e020      	b.n	8004dfc <HAL_RCC_OscConfig+0xbc>
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	685a      	ldr	r2, [r3, #4]
 8004dbe:	23a0      	movs	r3, #160	@ 0xa0
 8004dc0:	02db      	lsls	r3, r3, #11
 8004dc2:	429a      	cmp	r2, r3
 8004dc4:	d10e      	bne.n	8004de4 <HAL_RCC_OscConfig+0xa4>
 8004dc6:	4baa      	ldr	r3, [pc, #680]	@ (8005070 <HAL_RCC_OscConfig+0x330>)
 8004dc8:	681a      	ldr	r2, [r3, #0]
 8004dca:	4ba9      	ldr	r3, [pc, #676]	@ (8005070 <HAL_RCC_OscConfig+0x330>)
 8004dcc:	2180      	movs	r1, #128	@ 0x80
 8004dce:	02c9      	lsls	r1, r1, #11
 8004dd0:	430a      	orrs	r2, r1
 8004dd2:	601a      	str	r2, [r3, #0]
 8004dd4:	4ba6      	ldr	r3, [pc, #664]	@ (8005070 <HAL_RCC_OscConfig+0x330>)
 8004dd6:	681a      	ldr	r2, [r3, #0]
 8004dd8:	4ba5      	ldr	r3, [pc, #660]	@ (8005070 <HAL_RCC_OscConfig+0x330>)
 8004dda:	2180      	movs	r1, #128	@ 0x80
 8004ddc:	0249      	lsls	r1, r1, #9
 8004dde:	430a      	orrs	r2, r1
 8004de0:	601a      	str	r2, [r3, #0]
 8004de2:	e00b      	b.n	8004dfc <HAL_RCC_OscConfig+0xbc>
 8004de4:	4ba2      	ldr	r3, [pc, #648]	@ (8005070 <HAL_RCC_OscConfig+0x330>)
 8004de6:	681a      	ldr	r2, [r3, #0]
 8004de8:	4ba1      	ldr	r3, [pc, #644]	@ (8005070 <HAL_RCC_OscConfig+0x330>)
 8004dea:	49a2      	ldr	r1, [pc, #648]	@ (8005074 <HAL_RCC_OscConfig+0x334>)
 8004dec:	400a      	ands	r2, r1
 8004dee:	601a      	str	r2, [r3, #0]
 8004df0:	4b9f      	ldr	r3, [pc, #636]	@ (8005070 <HAL_RCC_OscConfig+0x330>)
 8004df2:	681a      	ldr	r2, [r3, #0]
 8004df4:	4b9e      	ldr	r3, [pc, #632]	@ (8005070 <HAL_RCC_OscConfig+0x330>)
 8004df6:	49a0      	ldr	r1, [pc, #640]	@ (8005078 <HAL_RCC_OscConfig+0x338>)
 8004df8:	400a      	ands	r2, r1
 8004dfa:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	685b      	ldr	r3, [r3, #4]
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d014      	beq.n	8004e2e <HAL_RCC_OscConfig+0xee>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e04:	f7fe fe60 	bl	8003ac8 <HAL_GetTick>
 8004e08:	0003      	movs	r3, r0
 8004e0a:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004e0c:	e008      	b.n	8004e20 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004e0e:	f7fe fe5b 	bl	8003ac8 <HAL_GetTick>
 8004e12:	0002      	movs	r2, r0
 8004e14:	693b      	ldr	r3, [r7, #16]
 8004e16:	1ad3      	subs	r3, r2, r3
 8004e18:	2b64      	cmp	r3, #100	@ 0x64
 8004e1a:	d901      	bls.n	8004e20 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 8004e1c:	2303      	movs	r3, #3
 8004e1e:	e2e9      	b.n	80053f4 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004e20:	4b93      	ldr	r3, [pc, #588]	@ (8005070 <HAL_RCC_OscConfig+0x330>)
 8004e22:	681a      	ldr	r2, [r3, #0]
 8004e24:	2380      	movs	r3, #128	@ 0x80
 8004e26:	029b      	lsls	r3, r3, #10
 8004e28:	4013      	ands	r3, r2
 8004e2a:	d0f0      	beq.n	8004e0e <HAL_RCC_OscConfig+0xce>
 8004e2c:	e015      	b.n	8004e5a <HAL_RCC_OscConfig+0x11a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e2e:	f7fe fe4b 	bl	8003ac8 <HAL_GetTick>
 8004e32:	0003      	movs	r3, r0
 8004e34:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004e36:	e008      	b.n	8004e4a <HAL_RCC_OscConfig+0x10a>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004e38:	f7fe fe46 	bl	8003ac8 <HAL_GetTick>
 8004e3c:	0002      	movs	r2, r0
 8004e3e:	693b      	ldr	r3, [r7, #16]
 8004e40:	1ad3      	subs	r3, r2, r3
 8004e42:	2b64      	cmp	r3, #100	@ 0x64
 8004e44:	d901      	bls.n	8004e4a <HAL_RCC_OscConfig+0x10a>
          {
            return HAL_TIMEOUT;
 8004e46:	2303      	movs	r3, #3
 8004e48:	e2d4      	b.n	80053f4 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004e4a:	4b89      	ldr	r3, [pc, #548]	@ (8005070 <HAL_RCC_OscConfig+0x330>)
 8004e4c:	681a      	ldr	r2, [r3, #0]
 8004e4e:	2380      	movs	r3, #128	@ 0x80
 8004e50:	029b      	lsls	r3, r3, #10
 8004e52:	4013      	ands	r3, r2
 8004e54:	d1f0      	bne.n	8004e38 <HAL_RCC_OscConfig+0xf8>
 8004e56:	e000      	b.n	8004e5a <HAL_RCC_OscConfig+0x11a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004e58:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	2202      	movs	r2, #2
 8004e60:	4013      	ands	r3, r2
 8004e62:	d100      	bne.n	8004e66 <HAL_RCC_OscConfig+0x126>
 8004e64:	e099      	b.n	8004f9a <HAL_RCC_OscConfig+0x25a>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004e66:	4b82      	ldr	r3, [pc, #520]	@ (8005070 <HAL_RCC_OscConfig+0x330>)
 8004e68:	689b      	ldr	r3, [r3, #8]
 8004e6a:	2238      	movs	r2, #56	@ 0x38
 8004e6c:	4013      	ands	r3, r2
 8004e6e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004e70:	4b7f      	ldr	r3, [pc, #508]	@ (8005070 <HAL_RCC_OscConfig+0x330>)
 8004e72:	68db      	ldr	r3, [r3, #12]
 8004e74:	2203      	movs	r2, #3
 8004e76:	4013      	ands	r3, r2
 8004e78:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8004e7a:	69bb      	ldr	r3, [r7, #24]
 8004e7c:	2b10      	cmp	r3, #16
 8004e7e:	d102      	bne.n	8004e86 <HAL_RCC_OscConfig+0x146>
 8004e80:	697b      	ldr	r3, [r7, #20]
 8004e82:	2b02      	cmp	r3, #2
 8004e84:	d002      	beq.n	8004e8c <HAL_RCC_OscConfig+0x14c>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8004e86:	69bb      	ldr	r3, [r7, #24]
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d135      	bne.n	8004ef8 <HAL_RCC_OscConfig+0x1b8>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004e8c:	4b78      	ldr	r3, [pc, #480]	@ (8005070 <HAL_RCC_OscConfig+0x330>)
 8004e8e:	681a      	ldr	r2, [r3, #0]
 8004e90:	2380      	movs	r3, #128	@ 0x80
 8004e92:	00db      	lsls	r3, r3, #3
 8004e94:	4013      	ands	r3, r2
 8004e96:	d005      	beq.n	8004ea4 <HAL_RCC_OscConfig+0x164>
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	68db      	ldr	r3, [r3, #12]
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d101      	bne.n	8004ea4 <HAL_RCC_OscConfig+0x164>
      {
        return HAL_ERROR;
 8004ea0:	2301      	movs	r3, #1
 8004ea2:	e2a7      	b.n	80053f4 <HAL_RCC_OscConfig+0x6b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ea4:	4b72      	ldr	r3, [pc, #456]	@ (8005070 <HAL_RCC_OscConfig+0x330>)
 8004ea6:	685b      	ldr	r3, [r3, #4]
 8004ea8:	4a74      	ldr	r2, [pc, #464]	@ (800507c <HAL_RCC_OscConfig+0x33c>)
 8004eaa:	4013      	ands	r3, r2
 8004eac:	0019      	movs	r1, r3
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	695b      	ldr	r3, [r3, #20]
 8004eb2:	021a      	lsls	r2, r3, #8
 8004eb4:	4b6e      	ldr	r3, [pc, #440]	@ (8005070 <HAL_RCC_OscConfig+0x330>)
 8004eb6:	430a      	orrs	r2, r1
 8004eb8:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004eba:	69bb      	ldr	r3, [r7, #24]
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d112      	bne.n	8004ee6 <HAL_RCC_OscConfig+0x1a6>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8004ec0:	4b6b      	ldr	r3, [pc, #428]	@ (8005070 <HAL_RCC_OscConfig+0x330>)
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	4a6e      	ldr	r2, [pc, #440]	@ (8005080 <HAL_RCC_OscConfig+0x340>)
 8004ec6:	4013      	ands	r3, r2
 8004ec8:	0019      	movs	r1, r3
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	691a      	ldr	r2, [r3, #16]
 8004ece:	4b68      	ldr	r3, [pc, #416]	@ (8005070 <HAL_RCC_OscConfig+0x330>)
 8004ed0:	430a      	orrs	r2, r1
 8004ed2:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8004ed4:	4b66      	ldr	r3, [pc, #408]	@ (8005070 <HAL_RCC_OscConfig+0x330>)
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	0adb      	lsrs	r3, r3, #11
 8004eda:	2207      	movs	r2, #7
 8004edc:	4013      	ands	r3, r2
 8004ede:	4a69      	ldr	r2, [pc, #420]	@ (8005084 <HAL_RCC_OscConfig+0x344>)
 8004ee0:	40da      	lsrs	r2, r3
 8004ee2:	4b69      	ldr	r3, [pc, #420]	@ (8005088 <HAL_RCC_OscConfig+0x348>)
 8004ee4:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004ee6:	4b69      	ldr	r3, [pc, #420]	@ (800508c <HAL_RCC_OscConfig+0x34c>)
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	0018      	movs	r0, r3
 8004eec:	f7fe fd90 	bl	8003a10 <HAL_InitTick>
 8004ef0:	1e03      	subs	r3, r0, #0
 8004ef2:	d051      	beq.n	8004f98 <HAL_RCC_OscConfig+0x258>
        {
          return HAL_ERROR;
 8004ef4:	2301      	movs	r3, #1
 8004ef6:	e27d      	b.n	80053f4 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	68db      	ldr	r3, [r3, #12]
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d030      	beq.n	8004f62 <HAL_RCC_OscConfig+0x222>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8004f00:	4b5b      	ldr	r3, [pc, #364]	@ (8005070 <HAL_RCC_OscConfig+0x330>)
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	4a5e      	ldr	r2, [pc, #376]	@ (8005080 <HAL_RCC_OscConfig+0x340>)
 8004f06:	4013      	ands	r3, r2
 8004f08:	0019      	movs	r1, r3
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	691a      	ldr	r2, [r3, #16]
 8004f0e:	4b58      	ldr	r3, [pc, #352]	@ (8005070 <HAL_RCC_OscConfig+0x330>)
 8004f10:	430a      	orrs	r2, r1
 8004f12:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8004f14:	4b56      	ldr	r3, [pc, #344]	@ (8005070 <HAL_RCC_OscConfig+0x330>)
 8004f16:	681a      	ldr	r2, [r3, #0]
 8004f18:	4b55      	ldr	r3, [pc, #340]	@ (8005070 <HAL_RCC_OscConfig+0x330>)
 8004f1a:	2180      	movs	r1, #128	@ 0x80
 8004f1c:	0049      	lsls	r1, r1, #1
 8004f1e:	430a      	orrs	r2, r1
 8004f20:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f22:	f7fe fdd1 	bl	8003ac8 <HAL_GetTick>
 8004f26:	0003      	movs	r3, r0
 8004f28:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004f2a:	e008      	b.n	8004f3e <HAL_RCC_OscConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004f2c:	f7fe fdcc 	bl	8003ac8 <HAL_GetTick>
 8004f30:	0002      	movs	r2, r0
 8004f32:	693b      	ldr	r3, [r7, #16]
 8004f34:	1ad3      	subs	r3, r2, r3
 8004f36:	2b02      	cmp	r3, #2
 8004f38:	d901      	bls.n	8004f3e <HAL_RCC_OscConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 8004f3a:	2303      	movs	r3, #3
 8004f3c:	e25a      	b.n	80053f4 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004f3e:	4b4c      	ldr	r3, [pc, #304]	@ (8005070 <HAL_RCC_OscConfig+0x330>)
 8004f40:	681a      	ldr	r2, [r3, #0]
 8004f42:	2380      	movs	r3, #128	@ 0x80
 8004f44:	00db      	lsls	r3, r3, #3
 8004f46:	4013      	ands	r3, r2
 8004f48:	d0f0      	beq.n	8004f2c <HAL_RCC_OscConfig+0x1ec>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004f4a:	4b49      	ldr	r3, [pc, #292]	@ (8005070 <HAL_RCC_OscConfig+0x330>)
 8004f4c:	685b      	ldr	r3, [r3, #4]
 8004f4e:	4a4b      	ldr	r2, [pc, #300]	@ (800507c <HAL_RCC_OscConfig+0x33c>)
 8004f50:	4013      	ands	r3, r2
 8004f52:	0019      	movs	r1, r3
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	695b      	ldr	r3, [r3, #20]
 8004f58:	021a      	lsls	r2, r3, #8
 8004f5a:	4b45      	ldr	r3, [pc, #276]	@ (8005070 <HAL_RCC_OscConfig+0x330>)
 8004f5c:	430a      	orrs	r2, r1
 8004f5e:	605a      	str	r2, [r3, #4]
 8004f60:	e01b      	b.n	8004f9a <HAL_RCC_OscConfig+0x25a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8004f62:	4b43      	ldr	r3, [pc, #268]	@ (8005070 <HAL_RCC_OscConfig+0x330>)
 8004f64:	681a      	ldr	r2, [r3, #0]
 8004f66:	4b42      	ldr	r3, [pc, #264]	@ (8005070 <HAL_RCC_OscConfig+0x330>)
 8004f68:	4949      	ldr	r1, [pc, #292]	@ (8005090 <HAL_RCC_OscConfig+0x350>)
 8004f6a:	400a      	ands	r2, r1
 8004f6c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f6e:	f7fe fdab 	bl	8003ac8 <HAL_GetTick>
 8004f72:	0003      	movs	r3, r0
 8004f74:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004f76:	e008      	b.n	8004f8a <HAL_RCC_OscConfig+0x24a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004f78:	f7fe fda6 	bl	8003ac8 <HAL_GetTick>
 8004f7c:	0002      	movs	r2, r0
 8004f7e:	693b      	ldr	r3, [r7, #16]
 8004f80:	1ad3      	subs	r3, r2, r3
 8004f82:	2b02      	cmp	r3, #2
 8004f84:	d901      	bls.n	8004f8a <HAL_RCC_OscConfig+0x24a>
          {
            return HAL_TIMEOUT;
 8004f86:	2303      	movs	r3, #3
 8004f88:	e234      	b.n	80053f4 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004f8a:	4b39      	ldr	r3, [pc, #228]	@ (8005070 <HAL_RCC_OscConfig+0x330>)
 8004f8c:	681a      	ldr	r2, [r3, #0]
 8004f8e:	2380      	movs	r3, #128	@ 0x80
 8004f90:	00db      	lsls	r3, r3, #3
 8004f92:	4013      	ands	r3, r2
 8004f94:	d1f0      	bne.n	8004f78 <HAL_RCC_OscConfig+0x238>
 8004f96:	e000      	b.n	8004f9a <HAL_RCC_OscConfig+0x25a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004f98:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	2208      	movs	r2, #8
 8004fa0:	4013      	ands	r3, r2
 8004fa2:	d047      	beq.n	8005034 <HAL_RCC_OscConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8004fa4:	4b32      	ldr	r3, [pc, #200]	@ (8005070 <HAL_RCC_OscConfig+0x330>)
 8004fa6:	689b      	ldr	r3, [r3, #8]
 8004fa8:	2238      	movs	r2, #56	@ 0x38
 8004faa:	4013      	ands	r3, r2
 8004fac:	2b18      	cmp	r3, #24
 8004fae:	d10a      	bne.n	8004fc6 <HAL_RCC_OscConfig+0x286>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8004fb0:	4b2f      	ldr	r3, [pc, #188]	@ (8005070 <HAL_RCC_OscConfig+0x330>)
 8004fb2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004fb4:	2202      	movs	r2, #2
 8004fb6:	4013      	ands	r3, r2
 8004fb8:	d03c      	beq.n	8005034 <HAL_RCC_OscConfig+0x2f4>
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	699b      	ldr	r3, [r3, #24]
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d138      	bne.n	8005034 <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 8004fc2:	2301      	movs	r3, #1
 8004fc4:	e216      	b.n	80053f4 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	699b      	ldr	r3, [r3, #24]
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d019      	beq.n	8005002 <HAL_RCC_OscConfig+0x2c2>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8004fce:	4b28      	ldr	r3, [pc, #160]	@ (8005070 <HAL_RCC_OscConfig+0x330>)
 8004fd0:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004fd2:	4b27      	ldr	r3, [pc, #156]	@ (8005070 <HAL_RCC_OscConfig+0x330>)
 8004fd4:	2101      	movs	r1, #1
 8004fd6:	430a      	orrs	r2, r1
 8004fd8:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004fda:	f7fe fd75 	bl	8003ac8 <HAL_GetTick>
 8004fde:	0003      	movs	r3, r0
 8004fe0:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004fe2:	e008      	b.n	8004ff6 <HAL_RCC_OscConfig+0x2b6>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004fe4:	f7fe fd70 	bl	8003ac8 <HAL_GetTick>
 8004fe8:	0002      	movs	r2, r0
 8004fea:	693b      	ldr	r3, [r7, #16]
 8004fec:	1ad3      	subs	r3, r2, r3
 8004fee:	2b02      	cmp	r3, #2
 8004ff0:	d901      	bls.n	8004ff6 <HAL_RCC_OscConfig+0x2b6>
          {
            return HAL_TIMEOUT;
 8004ff2:	2303      	movs	r3, #3
 8004ff4:	e1fe      	b.n	80053f4 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004ff6:	4b1e      	ldr	r3, [pc, #120]	@ (8005070 <HAL_RCC_OscConfig+0x330>)
 8004ff8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004ffa:	2202      	movs	r2, #2
 8004ffc:	4013      	ands	r3, r2
 8004ffe:	d0f1      	beq.n	8004fe4 <HAL_RCC_OscConfig+0x2a4>
 8005000:	e018      	b.n	8005034 <HAL_RCC_OscConfig+0x2f4>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8005002:	4b1b      	ldr	r3, [pc, #108]	@ (8005070 <HAL_RCC_OscConfig+0x330>)
 8005004:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8005006:	4b1a      	ldr	r3, [pc, #104]	@ (8005070 <HAL_RCC_OscConfig+0x330>)
 8005008:	2101      	movs	r1, #1
 800500a:	438a      	bics	r2, r1
 800500c:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800500e:	f7fe fd5b 	bl	8003ac8 <HAL_GetTick>
 8005012:	0003      	movs	r3, r0
 8005014:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005016:	e008      	b.n	800502a <HAL_RCC_OscConfig+0x2ea>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005018:	f7fe fd56 	bl	8003ac8 <HAL_GetTick>
 800501c:	0002      	movs	r2, r0
 800501e:	693b      	ldr	r3, [r7, #16]
 8005020:	1ad3      	subs	r3, r2, r3
 8005022:	2b02      	cmp	r3, #2
 8005024:	d901      	bls.n	800502a <HAL_RCC_OscConfig+0x2ea>
          {
            return HAL_TIMEOUT;
 8005026:	2303      	movs	r3, #3
 8005028:	e1e4      	b.n	80053f4 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800502a:	4b11      	ldr	r3, [pc, #68]	@ (8005070 <HAL_RCC_OscConfig+0x330>)
 800502c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800502e:	2202      	movs	r2, #2
 8005030:	4013      	ands	r3, r2
 8005032:	d1f1      	bne.n	8005018 <HAL_RCC_OscConfig+0x2d8>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	2204      	movs	r2, #4
 800503a:	4013      	ands	r3, r2
 800503c:	d100      	bne.n	8005040 <HAL_RCC_OscConfig+0x300>
 800503e:	e0c7      	b.n	80051d0 <HAL_RCC_OscConfig+0x490>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005040:	231f      	movs	r3, #31
 8005042:	18fb      	adds	r3, r7, r3
 8005044:	2200      	movs	r2, #0
 8005046:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8005048:	4b09      	ldr	r3, [pc, #36]	@ (8005070 <HAL_RCC_OscConfig+0x330>)
 800504a:	689b      	ldr	r3, [r3, #8]
 800504c:	2238      	movs	r2, #56	@ 0x38
 800504e:	4013      	ands	r3, r2
 8005050:	2b20      	cmp	r3, #32
 8005052:	d11f      	bne.n	8005094 <HAL_RCC_OscConfig+0x354>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8005054:	4b06      	ldr	r3, [pc, #24]	@ (8005070 <HAL_RCC_OscConfig+0x330>)
 8005056:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005058:	2202      	movs	r2, #2
 800505a:	4013      	ands	r3, r2
 800505c:	d100      	bne.n	8005060 <HAL_RCC_OscConfig+0x320>
 800505e:	e0b7      	b.n	80051d0 <HAL_RCC_OscConfig+0x490>
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	689b      	ldr	r3, [r3, #8]
 8005064:	2b00      	cmp	r3, #0
 8005066:	d000      	beq.n	800506a <HAL_RCC_OscConfig+0x32a>
 8005068:	e0b2      	b.n	80051d0 <HAL_RCC_OscConfig+0x490>
      {
        return HAL_ERROR;
 800506a:	2301      	movs	r3, #1
 800506c:	e1c2      	b.n	80053f4 <HAL_RCC_OscConfig+0x6b4>
 800506e:	46c0      	nop			@ (mov r8, r8)
 8005070:	40021000 	.word	0x40021000
 8005074:	fffeffff 	.word	0xfffeffff
 8005078:	fffbffff 	.word	0xfffbffff
 800507c:	ffff80ff 	.word	0xffff80ff
 8005080:	ffffc7ff 	.word	0xffffc7ff
 8005084:	00f42400 	.word	0x00f42400
 8005088:	200004f0 	.word	0x200004f0
 800508c:	200004f4 	.word	0x200004f4
 8005090:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005094:	4bb5      	ldr	r3, [pc, #724]	@ (800536c <HAL_RCC_OscConfig+0x62c>)
 8005096:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005098:	2380      	movs	r3, #128	@ 0x80
 800509a:	055b      	lsls	r3, r3, #21
 800509c:	4013      	ands	r3, r2
 800509e:	d101      	bne.n	80050a4 <HAL_RCC_OscConfig+0x364>
 80050a0:	2301      	movs	r3, #1
 80050a2:	e000      	b.n	80050a6 <HAL_RCC_OscConfig+0x366>
 80050a4:	2300      	movs	r3, #0
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d011      	beq.n	80050ce <HAL_RCC_OscConfig+0x38e>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 80050aa:	4bb0      	ldr	r3, [pc, #704]	@ (800536c <HAL_RCC_OscConfig+0x62c>)
 80050ac:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80050ae:	4baf      	ldr	r3, [pc, #700]	@ (800536c <HAL_RCC_OscConfig+0x62c>)
 80050b0:	2180      	movs	r1, #128	@ 0x80
 80050b2:	0549      	lsls	r1, r1, #21
 80050b4:	430a      	orrs	r2, r1
 80050b6:	63da      	str	r2, [r3, #60]	@ 0x3c
 80050b8:	4bac      	ldr	r3, [pc, #688]	@ (800536c <HAL_RCC_OscConfig+0x62c>)
 80050ba:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80050bc:	2380      	movs	r3, #128	@ 0x80
 80050be:	055b      	lsls	r3, r3, #21
 80050c0:	4013      	ands	r3, r2
 80050c2:	60fb      	str	r3, [r7, #12]
 80050c4:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 80050c6:	231f      	movs	r3, #31
 80050c8:	18fb      	adds	r3, r7, r3
 80050ca:	2201      	movs	r2, #1
 80050cc:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80050ce:	4ba8      	ldr	r3, [pc, #672]	@ (8005370 <HAL_RCC_OscConfig+0x630>)
 80050d0:	681a      	ldr	r2, [r3, #0]
 80050d2:	2380      	movs	r3, #128	@ 0x80
 80050d4:	005b      	lsls	r3, r3, #1
 80050d6:	4013      	ands	r3, r2
 80050d8:	d11a      	bne.n	8005110 <HAL_RCC_OscConfig+0x3d0>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80050da:	4ba5      	ldr	r3, [pc, #660]	@ (8005370 <HAL_RCC_OscConfig+0x630>)
 80050dc:	681a      	ldr	r2, [r3, #0]
 80050de:	4ba4      	ldr	r3, [pc, #656]	@ (8005370 <HAL_RCC_OscConfig+0x630>)
 80050e0:	2180      	movs	r1, #128	@ 0x80
 80050e2:	0049      	lsls	r1, r1, #1
 80050e4:	430a      	orrs	r2, r1
 80050e6:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 80050e8:	f7fe fcee 	bl	8003ac8 <HAL_GetTick>
 80050ec:	0003      	movs	r3, r0
 80050ee:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80050f0:	e008      	b.n	8005104 <HAL_RCC_OscConfig+0x3c4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80050f2:	f7fe fce9 	bl	8003ac8 <HAL_GetTick>
 80050f6:	0002      	movs	r2, r0
 80050f8:	693b      	ldr	r3, [r7, #16]
 80050fa:	1ad3      	subs	r3, r2, r3
 80050fc:	2b02      	cmp	r3, #2
 80050fe:	d901      	bls.n	8005104 <HAL_RCC_OscConfig+0x3c4>
          {
            return HAL_TIMEOUT;
 8005100:	2303      	movs	r3, #3
 8005102:	e177      	b.n	80053f4 <HAL_RCC_OscConfig+0x6b4>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005104:	4b9a      	ldr	r3, [pc, #616]	@ (8005370 <HAL_RCC_OscConfig+0x630>)
 8005106:	681a      	ldr	r2, [r3, #0]
 8005108:	2380      	movs	r3, #128	@ 0x80
 800510a:	005b      	lsls	r3, r3, #1
 800510c:	4013      	ands	r3, r2
 800510e:	d0f0      	beq.n	80050f2 <HAL_RCC_OscConfig+0x3b2>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	689b      	ldr	r3, [r3, #8]
 8005114:	2b01      	cmp	r3, #1
 8005116:	d106      	bne.n	8005126 <HAL_RCC_OscConfig+0x3e6>
 8005118:	4b94      	ldr	r3, [pc, #592]	@ (800536c <HAL_RCC_OscConfig+0x62c>)
 800511a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800511c:	4b93      	ldr	r3, [pc, #588]	@ (800536c <HAL_RCC_OscConfig+0x62c>)
 800511e:	2101      	movs	r1, #1
 8005120:	430a      	orrs	r2, r1
 8005122:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005124:	e01c      	b.n	8005160 <HAL_RCC_OscConfig+0x420>
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	689b      	ldr	r3, [r3, #8]
 800512a:	2b05      	cmp	r3, #5
 800512c:	d10c      	bne.n	8005148 <HAL_RCC_OscConfig+0x408>
 800512e:	4b8f      	ldr	r3, [pc, #572]	@ (800536c <HAL_RCC_OscConfig+0x62c>)
 8005130:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005132:	4b8e      	ldr	r3, [pc, #568]	@ (800536c <HAL_RCC_OscConfig+0x62c>)
 8005134:	2104      	movs	r1, #4
 8005136:	430a      	orrs	r2, r1
 8005138:	65da      	str	r2, [r3, #92]	@ 0x5c
 800513a:	4b8c      	ldr	r3, [pc, #560]	@ (800536c <HAL_RCC_OscConfig+0x62c>)
 800513c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800513e:	4b8b      	ldr	r3, [pc, #556]	@ (800536c <HAL_RCC_OscConfig+0x62c>)
 8005140:	2101      	movs	r1, #1
 8005142:	430a      	orrs	r2, r1
 8005144:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005146:	e00b      	b.n	8005160 <HAL_RCC_OscConfig+0x420>
 8005148:	4b88      	ldr	r3, [pc, #544]	@ (800536c <HAL_RCC_OscConfig+0x62c>)
 800514a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800514c:	4b87      	ldr	r3, [pc, #540]	@ (800536c <HAL_RCC_OscConfig+0x62c>)
 800514e:	2101      	movs	r1, #1
 8005150:	438a      	bics	r2, r1
 8005152:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005154:	4b85      	ldr	r3, [pc, #532]	@ (800536c <HAL_RCC_OscConfig+0x62c>)
 8005156:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005158:	4b84      	ldr	r3, [pc, #528]	@ (800536c <HAL_RCC_OscConfig+0x62c>)
 800515a:	2104      	movs	r1, #4
 800515c:	438a      	bics	r2, r1
 800515e:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	689b      	ldr	r3, [r3, #8]
 8005164:	2b00      	cmp	r3, #0
 8005166:	d014      	beq.n	8005192 <HAL_RCC_OscConfig+0x452>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005168:	f7fe fcae 	bl	8003ac8 <HAL_GetTick>
 800516c:	0003      	movs	r3, r0
 800516e:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005170:	e009      	b.n	8005186 <HAL_RCC_OscConfig+0x446>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005172:	f7fe fca9 	bl	8003ac8 <HAL_GetTick>
 8005176:	0002      	movs	r2, r0
 8005178:	693b      	ldr	r3, [r7, #16]
 800517a:	1ad3      	subs	r3, r2, r3
 800517c:	4a7d      	ldr	r2, [pc, #500]	@ (8005374 <HAL_RCC_OscConfig+0x634>)
 800517e:	4293      	cmp	r3, r2
 8005180:	d901      	bls.n	8005186 <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 8005182:	2303      	movs	r3, #3
 8005184:	e136      	b.n	80053f4 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005186:	4b79      	ldr	r3, [pc, #484]	@ (800536c <HAL_RCC_OscConfig+0x62c>)
 8005188:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800518a:	2202      	movs	r2, #2
 800518c:	4013      	ands	r3, r2
 800518e:	d0f0      	beq.n	8005172 <HAL_RCC_OscConfig+0x432>
 8005190:	e013      	b.n	80051ba <HAL_RCC_OscConfig+0x47a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005192:	f7fe fc99 	bl	8003ac8 <HAL_GetTick>
 8005196:	0003      	movs	r3, r0
 8005198:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800519a:	e009      	b.n	80051b0 <HAL_RCC_OscConfig+0x470>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800519c:	f7fe fc94 	bl	8003ac8 <HAL_GetTick>
 80051a0:	0002      	movs	r2, r0
 80051a2:	693b      	ldr	r3, [r7, #16]
 80051a4:	1ad3      	subs	r3, r2, r3
 80051a6:	4a73      	ldr	r2, [pc, #460]	@ (8005374 <HAL_RCC_OscConfig+0x634>)
 80051a8:	4293      	cmp	r3, r2
 80051aa:	d901      	bls.n	80051b0 <HAL_RCC_OscConfig+0x470>
          {
            return HAL_TIMEOUT;
 80051ac:	2303      	movs	r3, #3
 80051ae:	e121      	b.n	80053f4 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80051b0:	4b6e      	ldr	r3, [pc, #440]	@ (800536c <HAL_RCC_OscConfig+0x62c>)
 80051b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80051b4:	2202      	movs	r2, #2
 80051b6:	4013      	ands	r3, r2
 80051b8:	d1f0      	bne.n	800519c <HAL_RCC_OscConfig+0x45c>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 80051ba:	231f      	movs	r3, #31
 80051bc:	18fb      	adds	r3, r7, r3
 80051be:	781b      	ldrb	r3, [r3, #0]
 80051c0:	2b01      	cmp	r3, #1
 80051c2:	d105      	bne.n	80051d0 <HAL_RCC_OscConfig+0x490>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 80051c4:	4b69      	ldr	r3, [pc, #420]	@ (800536c <HAL_RCC_OscConfig+0x62c>)
 80051c6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80051c8:	4b68      	ldr	r3, [pc, #416]	@ (800536c <HAL_RCC_OscConfig+0x62c>)
 80051ca:	496b      	ldr	r1, [pc, #428]	@ (8005378 <HAL_RCC_OscConfig+0x638>)
 80051cc:	400a      	ands	r2, r1
 80051ce:	63da      	str	r2, [r3, #60]	@ 0x3c
      }
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	2220      	movs	r2, #32
 80051d6:	4013      	ands	r3, r2
 80051d8:	d039      	beq.n	800524e <HAL_RCC_OscConfig+0x50e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	69db      	ldr	r3, [r3, #28]
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d01b      	beq.n	800521a <HAL_RCC_OscConfig+0x4da>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80051e2:	4b62      	ldr	r3, [pc, #392]	@ (800536c <HAL_RCC_OscConfig+0x62c>)
 80051e4:	681a      	ldr	r2, [r3, #0]
 80051e6:	4b61      	ldr	r3, [pc, #388]	@ (800536c <HAL_RCC_OscConfig+0x62c>)
 80051e8:	2180      	movs	r1, #128	@ 0x80
 80051ea:	03c9      	lsls	r1, r1, #15
 80051ec:	430a      	orrs	r2, r1
 80051ee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80051f0:	f7fe fc6a 	bl	8003ac8 <HAL_GetTick>
 80051f4:	0003      	movs	r3, r0
 80051f6:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 80051f8:	e008      	b.n	800520c <HAL_RCC_OscConfig+0x4cc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80051fa:	f7fe fc65 	bl	8003ac8 <HAL_GetTick>
 80051fe:	0002      	movs	r2, r0
 8005200:	693b      	ldr	r3, [r7, #16]
 8005202:	1ad3      	subs	r3, r2, r3
 8005204:	2b02      	cmp	r3, #2
 8005206:	d901      	bls.n	800520c <HAL_RCC_OscConfig+0x4cc>
        {
          return HAL_TIMEOUT;
 8005208:	2303      	movs	r3, #3
 800520a:	e0f3      	b.n	80053f4 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 800520c:	4b57      	ldr	r3, [pc, #348]	@ (800536c <HAL_RCC_OscConfig+0x62c>)
 800520e:	681a      	ldr	r2, [r3, #0]
 8005210:	2380      	movs	r3, #128	@ 0x80
 8005212:	041b      	lsls	r3, r3, #16
 8005214:	4013      	ands	r3, r2
 8005216:	d0f0      	beq.n	80051fa <HAL_RCC_OscConfig+0x4ba>
 8005218:	e019      	b.n	800524e <HAL_RCC_OscConfig+0x50e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800521a:	4b54      	ldr	r3, [pc, #336]	@ (800536c <HAL_RCC_OscConfig+0x62c>)
 800521c:	681a      	ldr	r2, [r3, #0]
 800521e:	4b53      	ldr	r3, [pc, #332]	@ (800536c <HAL_RCC_OscConfig+0x62c>)
 8005220:	4956      	ldr	r1, [pc, #344]	@ (800537c <HAL_RCC_OscConfig+0x63c>)
 8005222:	400a      	ands	r2, r1
 8005224:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005226:	f7fe fc4f 	bl	8003ac8 <HAL_GetTick>
 800522a:	0003      	movs	r3, r0
 800522c:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 800522e:	e008      	b.n	8005242 <HAL_RCC_OscConfig+0x502>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005230:	f7fe fc4a 	bl	8003ac8 <HAL_GetTick>
 8005234:	0002      	movs	r2, r0
 8005236:	693b      	ldr	r3, [r7, #16]
 8005238:	1ad3      	subs	r3, r2, r3
 800523a:	2b02      	cmp	r3, #2
 800523c:	d901      	bls.n	8005242 <HAL_RCC_OscConfig+0x502>
        {
          return HAL_TIMEOUT;
 800523e:	2303      	movs	r3, #3
 8005240:	e0d8      	b.n	80053f4 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8005242:	4b4a      	ldr	r3, [pc, #296]	@ (800536c <HAL_RCC_OscConfig+0x62c>)
 8005244:	681a      	ldr	r2, [r3, #0]
 8005246:	2380      	movs	r3, #128	@ 0x80
 8005248:	041b      	lsls	r3, r3, #16
 800524a:	4013      	ands	r3, r2
 800524c:	d1f0      	bne.n	8005230 <HAL_RCC_OscConfig+0x4f0>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	6a1b      	ldr	r3, [r3, #32]
 8005252:	2b00      	cmp	r3, #0
 8005254:	d100      	bne.n	8005258 <HAL_RCC_OscConfig+0x518>
 8005256:	e0cc      	b.n	80053f2 <HAL_RCC_OscConfig+0x6b2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005258:	4b44      	ldr	r3, [pc, #272]	@ (800536c <HAL_RCC_OscConfig+0x62c>)
 800525a:	689b      	ldr	r3, [r3, #8]
 800525c:	2238      	movs	r2, #56	@ 0x38
 800525e:	4013      	ands	r3, r2
 8005260:	2b10      	cmp	r3, #16
 8005262:	d100      	bne.n	8005266 <HAL_RCC_OscConfig+0x526>
 8005264:	e07b      	b.n	800535e <HAL_RCC_OscConfig+0x61e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	6a1b      	ldr	r3, [r3, #32]
 800526a:	2b02      	cmp	r3, #2
 800526c:	d156      	bne.n	800531c <HAL_RCC_OscConfig+0x5dc>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800526e:	4b3f      	ldr	r3, [pc, #252]	@ (800536c <HAL_RCC_OscConfig+0x62c>)
 8005270:	681a      	ldr	r2, [r3, #0]
 8005272:	4b3e      	ldr	r3, [pc, #248]	@ (800536c <HAL_RCC_OscConfig+0x62c>)
 8005274:	4942      	ldr	r1, [pc, #264]	@ (8005380 <HAL_RCC_OscConfig+0x640>)
 8005276:	400a      	ands	r2, r1
 8005278:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800527a:	f7fe fc25 	bl	8003ac8 <HAL_GetTick>
 800527e:	0003      	movs	r3, r0
 8005280:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005282:	e008      	b.n	8005296 <HAL_RCC_OscConfig+0x556>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005284:	f7fe fc20 	bl	8003ac8 <HAL_GetTick>
 8005288:	0002      	movs	r2, r0
 800528a:	693b      	ldr	r3, [r7, #16]
 800528c:	1ad3      	subs	r3, r2, r3
 800528e:	2b02      	cmp	r3, #2
 8005290:	d901      	bls.n	8005296 <HAL_RCC_OscConfig+0x556>
          {
            return HAL_TIMEOUT;
 8005292:	2303      	movs	r3, #3
 8005294:	e0ae      	b.n	80053f4 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005296:	4b35      	ldr	r3, [pc, #212]	@ (800536c <HAL_RCC_OscConfig+0x62c>)
 8005298:	681a      	ldr	r2, [r3, #0]
 800529a:	2380      	movs	r3, #128	@ 0x80
 800529c:	049b      	lsls	r3, r3, #18
 800529e:	4013      	ands	r3, r2
 80052a0:	d1f0      	bne.n	8005284 <HAL_RCC_OscConfig+0x544>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80052a2:	4b32      	ldr	r3, [pc, #200]	@ (800536c <HAL_RCC_OscConfig+0x62c>)
 80052a4:	68db      	ldr	r3, [r3, #12]
 80052a6:	4a37      	ldr	r2, [pc, #220]	@ (8005384 <HAL_RCC_OscConfig+0x644>)
 80052a8:	4013      	ands	r3, r2
 80052aa:	0019      	movs	r1, r3
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052b4:	431a      	orrs	r2, r3
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052ba:	021b      	lsls	r3, r3, #8
 80052bc:	431a      	orrs	r2, r3
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052c2:	431a      	orrs	r2, r3
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80052c8:	431a      	orrs	r2, r3
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052ce:	431a      	orrs	r2, r3
 80052d0:	4b26      	ldr	r3, [pc, #152]	@ (800536c <HAL_RCC_OscConfig+0x62c>)
 80052d2:	430a      	orrs	r2, r1
 80052d4:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80052d6:	4b25      	ldr	r3, [pc, #148]	@ (800536c <HAL_RCC_OscConfig+0x62c>)
 80052d8:	681a      	ldr	r2, [r3, #0]
 80052da:	4b24      	ldr	r3, [pc, #144]	@ (800536c <HAL_RCC_OscConfig+0x62c>)
 80052dc:	2180      	movs	r1, #128	@ 0x80
 80052de:	0449      	lsls	r1, r1, #17
 80052e0:	430a      	orrs	r2, r1
 80052e2:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 80052e4:	4b21      	ldr	r3, [pc, #132]	@ (800536c <HAL_RCC_OscConfig+0x62c>)
 80052e6:	68da      	ldr	r2, [r3, #12]
 80052e8:	4b20      	ldr	r3, [pc, #128]	@ (800536c <HAL_RCC_OscConfig+0x62c>)
 80052ea:	2180      	movs	r1, #128	@ 0x80
 80052ec:	0549      	lsls	r1, r1, #21
 80052ee:	430a      	orrs	r2, r1
 80052f0:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80052f2:	f7fe fbe9 	bl	8003ac8 <HAL_GetTick>
 80052f6:	0003      	movs	r3, r0
 80052f8:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80052fa:	e008      	b.n	800530e <HAL_RCC_OscConfig+0x5ce>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80052fc:	f7fe fbe4 	bl	8003ac8 <HAL_GetTick>
 8005300:	0002      	movs	r2, r0
 8005302:	693b      	ldr	r3, [r7, #16]
 8005304:	1ad3      	subs	r3, r2, r3
 8005306:	2b02      	cmp	r3, #2
 8005308:	d901      	bls.n	800530e <HAL_RCC_OscConfig+0x5ce>
          {
            return HAL_TIMEOUT;
 800530a:	2303      	movs	r3, #3
 800530c:	e072      	b.n	80053f4 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800530e:	4b17      	ldr	r3, [pc, #92]	@ (800536c <HAL_RCC_OscConfig+0x62c>)
 8005310:	681a      	ldr	r2, [r3, #0]
 8005312:	2380      	movs	r3, #128	@ 0x80
 8005314:	049b      	lsls	r3, r3, #18
 8005316:	4013      	ands	r3, r2
 8005318:	d0f0      	beq.n	80052fc <HAL_RCC_OscConfig+0x5bc>
 800531a:	e06a      	b.n	80053f2 <HAL_RCC_OscConfig+0x6b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800531c:	4b13      	ldr	r3, [pc, #76]	@ (800536c <HAL_RCC_OscConfig+0x62c>)
 800531e:	681a      	ldr	r2, [r3, #0]
 8005320:	4b12      	ldr	r3, [pc, #72]	@ (800536c <HAL_RCC_OscConfig+0x62c>)
 8005322:	4917      	ldr	r1, [pc, #92]	@ (8005380 <HAL_RCC_OscConfig+0x640>)
 8005324:	400a      	ands	r2, r1
 8005326:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005328:	f7fe fbce 	bl	8003ac8 <HAL_GetTick>
 800532c:	0003      	movs	r3, r0
 800532e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005330:	e008      	b.n	8005344 <HAL_RCC_OscConfig+0x604>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005332:	f7fe fbc9 	bl	8003ac8 <HAL_GetTick>
 8005336:	0002      	movs	r2, r0
 8005338:	693b      	ldr	r3, [r7, #16]
 800533a:	1ad3      	subs	r3, r2, r3
 800533c:	2b02      	cmp	r3, #2
 800533e:	d901      	bls.n	8005344 <HAL_RCC_OscConfig+0x604>
          {
            return HAL_TIMEOUT;
 8005340:	2303      	movs	r3, #3
 8005342:	e057      	b.n	80053f4 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005344:	4b09      	ldr	r3, [pc, #36]	@ (800536c <HAL_RCC_OscConfig+0x62c>)
 8005346:	681a      	ldr	r2, [r3, #0]
 8005348:	2380      	movs	r3, #128	@ 0x80
 800534a:	049b      	lsls	r3, r3, #18
 800534c:	4013      	ands	r3, r2
 800534e:	d1f0      	bne.n	8005332 <HAL_RCC_OscConfig+0x5f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8005350:	4b06      	ldr	r3, [pc, #24]	@ (800536c <HAL_RCC_OscConfig+0x62c>)
 8005352:	68da      	ldr	r2, [r3, #12]
 8005354:	4b05      	ldr	r3, [pc, #20]	@ (800536c <HAL_RCC_OscConfig+0x62c>)
 8005356:	490c      	ldr	r1, [pc, #48]	@ (8005388 <HAL_RCC_OscConfig+0x648>)
 8005358:	400a      	ands	r2, r1
 800535a:	60da      	str	r2, [r3, #12]
 800535c:	e049      	b.n	80053f2 <HAL_RCC_OscConfig+0x6b2>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	6a1b      	ldr	r3, [r3, #32]
 8005362:	2b01      	cmp	r3, #1
 8005364:	d112      	bne.n	800538c <HAL_RCC_OscConfig+0x64c>
      {
        return HAL_ERROR;
 8005366:	2301      	movs	r3, #1
 8005368:	e044      	b.n	80053f4 <HAL_RCC_OscConfig+0x6b4>
 800536a:	46c0      	nop			@ (mov r8, r8)
 800536c:	40021000 	.word	0x40021000
 8005370:	40007000 	.word	0x40007000
 8005374:	00001388 	.word	0x00001388
 8005378:	efffffff 	.word	0xefffffff
 800537c:	ffbfffff 	.word	0xffbfffff
 8005380:	feffffff 	.word	0xfeffffff
 8005384:	11c1808c 	.word	0x11c1808c
 8005388:	eefefffc 	.word	0xeefefffc
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 800538c:	4b1b      	ldr	r3, [pc, #108]	@ (80053fc <HAL_RCC_OscConfig+0x6bc>)
 800538e:	68db      	ldr	r3, [r3, #12]
 8005390:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005392:	697b      	ldr	r3, [r7, #20]
 8005394:	2203      	movs	r2, #3
 8005396:	401a      	ands	r2, r3
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800539c:	429a      	cmp	r2, r3
 800539e:	d126      	bne.n	80053ee <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80053a0:	697b      	ldr	r3, [r7, #20]
 80053a2:	2270      	movs	r2, #112	@ 0x70
 80053a4:	401a      	ands	r2, r3
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80053aa:	429a      	cmp	r2, r3
 80053ac:	d11f      	bne.n	80053ee <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80053ae:	697a      	ldr	r2, [r7, #20]
 80053b0:	23fe      	movs	r3, #254	@ 0xfe
 80053b2:	01db      	lsls	r3, r3, #7
 80053b4:	401a      	ands	r2, r3
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053ba:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80053bc:	429a      	cmp	r2, r3
 80053be:	d116      	bne.n	80053ee <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80053c0:	697a      	ldr	r2, [r7, #20]
 80053c2:	23f8      	movs	r3, #248	@ 0xf8
 80053c4:	039b      	lsls	r3, r3, #14
 80053c6:	401a      	ands	r2, r3
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80053cc:	429a      	cmp	r2, r3
 80053ce:	d10e      	bne.n	80053ee <HAL_RCC_OscConfig+0x6ae>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80053d0:	697a      	ldr	r2, [r7, #20]
 80053d2:	23e0      	movs	r3, #224	@ 0xe0
 80053d4:	051b      	lsls	r3, r3, #20
 80053d6:	401a      	ands	r2, r3
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80053dc:	429a      	cmp	r2, r3
 80053de:	d106      	bne.n	80053ee <HAL_RCC_OscConfig+0x6ae>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80053e0:	697b      	ldr	r3, [r7, #20]
 80053e2:	0f5b      	lsrs	r3, r3, #29
 80053e4:	075a      	lsls	r2, r3, #29
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80053ea:	429a      	cmp	r2, r3
 80053ec:	d001      	beq.n	80053f2 <HAL_RCC_OscConfig+0x6b2>
        {
          return HAL_ERROR;
 80053ee:	2301      	movs	r3, #1
 80053f0:	e000      	b.n	80053f4 <HAL_RCC_OscConfig+0x6b4>
        }
      }
    }
  }
  return HAL_OK;
 80053f2:	2300      	movs	r3, #0
}
 80053f4:	0018      	movs	r0, r3
 80053f6:	46bd      	mov	sp, r7
 80053f8:	b008      	add	sp, #32
 80053fa:	bd80      	pop	{r7, pc}
 80053fc:	40021000 	.word	0x40021000

08005400 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005400:	b580      	push	{r7, lr}
 8005402:	b084      	sub	sp, #16
 8005404:	af00      	add	r7, sp, #0
 8005406:	6078      	str	r0, [r7, #4]
 8005408:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	2b00      	cmp	r3, #0
 800540e:	d101      	bne.n	8005414 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005410:	2301      	movs	r3, #1
 8005412:	e0e9      	b.n	80055e8 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005414:	4b76      	ldr	r3, [pc, #472]	@ (80055f0 <HAL_RCC_ClockConfig+0x1f0>)
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	2207      	movs	r2, #7
 800541a:	4013      	ands	r3, r2
 800541c:	683a      	ldr	r2, [r7, #0]
 800541e:	429a      	cmp	r2, r3
 8005420:	d91e      	bls.n	8005460 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005422:	4b73      	ldr	r3, [pc, #460]	@ (80055f0 <HAL_RCC_ClockConfig+0x1f0>)
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	2207      	movs	r2, #7
 8005428:	4393      	bics	r3, r2
 800542a:	0019      	movs	r1, r3
 800542c:	4b70      	ldr	r3, [pc, #448]	@ (80055f0 <HAL_RCC_ClockConfig+0x1f0>)
 800542e:	683a      	ldr	r2, [r7, #0]
 8005430:	430a      	orrs	r2, r1
 8005432:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005434:	f7fe fb48 	bl	8003ac8 <HAL_GetTick>
 8005438:	0003      	movs	r3, r0
 800543a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800543c:	e009      	b.n	8005452 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800543e:	f7fe fb43 	bl	8003ac8 <HAL_GetTick>
 8005442:	0002      	movs	r2, r0
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	1ad3      	subs	r3, r2, r3
 8005448:	4a6a      	ldr	r2, [pc, #424]	@ (80055f4 <HAL_RCC_ClockConfig+0x1f4>)
 800544a:	4293      	cmp	r3, r2
 800544c:	d901      	bls.n	8005452 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800544e:	2303      	movs	r3, #3
 8005450:	e0ca      	b.n	80055e8 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005452:	4b67      	ldr	r3, [pc, #412]	@ (80055f0 <HAL_RCC_ClockConfig+0x1f0>)
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	2207      	movs	r2, #7
 8005458:	4013      	ands	r3, r2
 800545a:	683a      	ldr	r2, [r7, #0]
 800545c:	429a      	cmp	r2, r3
 800545e:	d1ee      	bne.n	800543e <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	2202      	movs	r2, #2
 8005466:	4013      	ands	r3, r2
 8005468:	d015      	beq.n	8005496 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	2204      	movs	r2, #4
 8005470:	4013      	ands	r3, r2
 8005472:	d006      	beq.n	8005482 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8005474:	4b60      	ldr	r3, [pc, #384]	@ (80055f8 <HAL_RCC_ClockConfig+0x1f8>)
 8005476:	689a      	ldr	r2, [r3, #8]
 8005478:	4b5f      	ldr	r3, [pc, #380]	@ (80055f8 <HAL_RCC_ClockConfig+0x1f8>)
 800547a:	21e0      	movs	r1, #224	@ 0xe0
 800547c:	01c9      	lsls	r1, r1, #7
 800547e:	430a      	orrs	r2, r1
 8005480:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005482:	4b5d      	ldr	r3, [pc, #372]	@ (80055f8 <HAL_RCC_ClockConfig+0x1f8>)
 8005484:	689b      	ldr	r3, [r3, #8]
 8005486:	4a5d      	ldr	r2, [pc, #372]	@ (80055fc <HAL_RCC_ClockConfig+0x1fc>)
 8005488:	4013      	ands	r3, r2
 800548a:	0019      	movs	r1, r3
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	689a      	ldr	r2, [r3, #8]
 8005490:	4b59      	ldr	r3, [pc, #356]	@ (80055f8 <HAL_RCC_ClockConfig+0x1f8>)
 8005492:	430a      	orrs	r2, r1
 8005494:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	2201      	movs	r2, #1
 800549c:	4013      	ands	r3, r2
 800549e:	d057      	beq.n	8005550 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	685b      	ldr	r3, [r3, #4]
 80054a4:	2b01      	cmp	r3, #1
 80054a6:	d107      	bne.n	80054b8 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80054a8:	4b53      	ldr	r3, [pc, #332]	@ (80055f8 <HAL_RCC_ClockConfig+0x1f8>)
 80054aa:	681a      	ldr	r2, [r3, #0]
 80054ac:	2380      	movs	r3, #128	@ 0x80
 80054ae:	029b      	lsls	r3, r3, #10
 80054b0:	4013      	ands	r3, r2
 80054b2:	d12b      	bne.n	800550c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80054b4:	2301      	movs	r3, #1
 80054b6:	e097      	b.n	80055e8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	685b      	ldr	r3, [r3, #4]
 80054bc:	2b02      	cmp	r3, #2
 80054be:	d107      	bne.n	80054d0 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80054c0:	4b4d      	ldr	r3, [pc, #308]	@ (80055f8 <HAL_RCC_ClockConfig+0x1f8>)
 80054c2:	681a      	ldr	r2, [r3, #0]
 80054c4:	2380      	movs	r3, #128	@ 0x80
 80054c6:	049b      	lsls	r3, r3, #18
 80054c8:	4013      	ands	r3, r2
 80054ca:	d11f      	bne.n	800550c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80054cc:	2301      	movs	r3, #1
 80054ce:	e08b      	b.n	80055e8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	685b      	ldr	r3, [r3, #4]
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d107      	bne.n	80054e8 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80054d8:	4b47      	ldr	r3, [pc, #284]	@ (80055f8 <HAL_RCC_ClockConfig+0x1f8>)
 80054da:	681a      	ldr	r2, [r3, #0]
 80054dc:	2380      	movs	r3, #128	@ 0x80
 80054de:	00db      	lsls	r3, r3, #3
 80054e0:	4013      	ands	r3, r2
 80054e2:	d113      	bne.n	800550c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80054e4:	2301      	movs	r3, #1
 80054e6:	e07f      	b.n	80055e8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	685b      	ldr	r3, [r3, #4]
 80054ec:	2b03      	cmp	r3, #3
 80054ee:	d106      	bne.n	80054fe <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80054f0:	4b41      	ldr	r3, [pc, #260]	@ (80055f8 <HAL_RCC_ClockConfig+0x1f8>)
 80054f2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80054f4:	2202      	movs	r2, #2
 80054f6:	4013      	ands	r3, r2
 80054f8:	d108      	bne.n	800550c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80054fa:	2301      	movs	r3, #1
 80054fc:	e074      	b.n	80055e8 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80054fe:	4b3e      	ldr	r3, [pc, #248]	@ (80055f8 <HAL_RCC_ClockConfig+0x1f8>)
 8005500:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005502:	2202      	movs	r2, #2
 8005504:	4013      	ands	r3, r2
 8005506:	d101      	bne.n	800550c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005508:	2301      	movs	r3, #1
 800550a:	e06d      	b.n	80055e8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800550c:	4b3a      	ldr	r3, [pc, #232]	@ (80055f8 <HAL_RCC_ClockConfig+0x1f8>)
 800550e:	689b      	ldr	r3, [r3, #8]
 8005510:	2207      	movs	r2, #7
 8005512:	4393      	bics	r3, r2
 8005514:	0019      	movs	r1, r3
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	685a      	ldr	r2, [r3, #4]
 800551a:	4b37      	ldr	r3, [pc, #220]	@ (80055f8 <HAL_RCC_ClockConfig+0x1f8>)
 800551c:	430a      	orrs	r2, r1
 800551e:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005520:	f7fe fad2 	bl	8003ac8 <HAL_GetTick>
 8005524:	0003      	movs	r3, r0
 8005526:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005528:	e009      	b.n	800553e <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800552a:	f7fe facd 	bl	8003ac8 <HAL_GetTick>
 800552e:	0002      	movs	r2, r0
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	1ad3      	subs	r3, r2, r3
 8005534:	4a2f      	ldr	r2, [pc, #188]	@ (80055f4 <HAL_RCC_ClockConfig+0x1f4>)
 8005536:	4293      	cmp	r3, r2
 8005538:	d901      	bls.n	800553e <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 800553a:	2303      	movs	r3, #3
 800553c:	e054      	b.n	80055e8 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800553e:	4b2e      	ldr	r3, [pc, #184]	@ (80055f8 <HAL_RCC_ClockConfig+0x1f8>)
 8005540:	689b      	ldr	r3, [r3, #8]
 8005542:	2238      	movs	r2, #56	@ 0x38
 8005544:	401a      	ands	r2, r3
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	685b      	ldr	r3, [r3, #4]
 800554a:	00db      	lsls	r3, r3, #3
 800554c:	429a      	cmp	r2, r3
 800554e:	d1ec      	bne.n	800552a <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005550:	4b27      	ldr	r3, [pc, #156]	@ (80055f0 <HAL_RCC_ClockConfig+0x1f0>)
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	2207      	movs	r2, #7
 8005556:	4013      	ands	r3, r2
 8005558:	683a      	ldr	r2, [r7, #0]
 800555a:	429a      	cmp	r2, r3
 800555c:	d21e      	bcs.n	800559c <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800555e:	4b24      	ldr	r3, [pc, #144]	@ (80055f0 <HAL_RCC_ClockConfig+0x1f0>)
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	2207      	movs	r2, #7
 8005564:	4393      	bics	r3, r2
 8005566:	0019      	movs	r1, r3
 8005568:	4b21      	ldr	r3, [pc, #132]	@ (80055f0 <HAL_RCC_ClockConfig+0x1f0>)
 800556a:	683a      	ldr	r2, [r7, #0]
 800556c:	430a      	orrs	r2, r1
 800556e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005570:	f7fe faaa 	bl	8003ac8 <HAL_GetTick>
 8005574:	0003      	movs	r3, r0
 8005576:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005578:	e009      	b.n	800558e <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800557a:	f7fe faa5 	bl	8003ac8 <HAL_GetTick>
 800557e:	0002      	movs	r2, r0
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	1ad3      	subs	r3, r2, r3
 8005584:	4a1b      	ldr	r2, [pc, #108]	@ (80055f4 <HAL_RCC_ClockConfig+0x1f4>)
 8005586:	4293      	cmp	r3, r2
 8005588:	d901      	bls.n	800558e <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 800558a:	2303      	movs	r3, #3
 800558c:	e02c      	b.n	80055e8 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800558e:	4b18      	ldr	r3, [pc, #96]	@ (80055f0 <HAL_RCC_ClockConfig+0x1f0>)
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	2207      	movs	r2, #7
 8005594:	4013      	ands	r3, r2
 8005596:	683a      	ldr	r2, [r7, #0]
 8005598:	429a      	cmp	r2, r3
 800559a:	d1ee      	bne.n	800557a <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	2204      	movs	r2, #4
 80055a2:	4013      	ands	r3, r2
 80055a4:	d009      	beq.n	80055ba <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80055a6:	4b14      	ldr	r3, [pc, #80]	@ (80055f8 <HAL_RCC_ClockConfig+0x1f8>)
 80055a8:	689b      	ldr	r3, [r3, #8]
 80055aa:	4a15      	ldr	r2, [pc, #84]	@ (8005600 <HAL_RCC_ClockConfig+0x200>)
 80055ac:	4013      	ands	r3, r2
 80055ae:	0019      	movs	r1, r3
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	68da      	ldr	r2, [r3, #12]
 80055b4:	4b10      	ldr	r3, [pc, #64]	@ (80055f8 <HAL_RCC_ClockConfig+0x1f8>)
 80055b6:	430a      	orrs	r2, r1
 80055b8:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80055ba:	f000 f829 	bl	8005610 <HAL_RCC_GetSysClockFreq>
 80055be:	0001      	movs	r1, r0
 80055c0:	4b0d      	ldr	r3, [pc, #52]	@ (80055f8 <HAL_RCC_ClockConfig+0x1f8>)
 80055c2:	689b      	ldr	r3, [r3, #8]
 80055c4:	0a1b      	lsrs	r3, r3, #8
 80055c6:	220f      	movs	r2, #15
 80055c8:	401a      	ands	r2, r3
 80055ca:	4b0e      	ldr	r3, [pc, #56]	@ (8005604 <HAL_RCC_ClockConfig+0x204>)
 80055cc:	0092      	lsls	r2, r2, #2
 80055ce:	58d3      	ldr	r3, [r2, r3]
 80055d0:	221f      	movs	r2, #31
 80055d2:	4013      	ands	r3, r2
 80055d4:	000a      	movs	r2, r1
 80055d6:	40da      	lsrs	r2, r3
 80055d8:	4b0b      	ldr	r3, [pc, #44]	@ (8005608 <HAL_RCC_ClockConfig+0x208>)
 80055da:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80055dc:	4b0b      	ldr	r3, [pc, #44]	@ (800560c <HAL_RCC_ClockConfig+0x20c>)
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	0018      	movs	r0, r3
 80055e2:	f7fe fa15 	bl	8003a10 <HAL_InitTick>
 80055e6:	0003      	movs	r3, r0
}
 80055e8:	0018      	movs	r0, r3
 80055ea:	46bd      	mov	sp, r7
 80055ec:	b004      	add	sp, #16
 80055ee:	bd80      	pop	{r7, pc}
 80055f0:	40022000 	.word	0x40022000
 80055f4:	00001388 	.word	0x00001388
 80055f8:	40021000 	.word	0x40021000
 80055fc:	fffff0ff 	.word	0xfffff0ff
 8005600:	ffff8fff 	.word	0xffff8fff
 8005604:	08009c40 	.word	0x08009c40
 8005608:	200004f0 	.word	0x200004f0
 800560c:	200004f4 	.word	0x200004f4

08005610 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005610:	b580      	push	{r7, lr}
 8005612:	b086      	sub	sp, #24
 8005614:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005616:	4b3c      	ldr	r3, [pc, #240]	@ (8005708 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005618:	689b      	ldr	r3, [r3, #8]
 800561a:	2238      	movs	r2, #56	@ 0x38
 800561c:	4013      	ands	r3, r2
 800561e:	d10f      	bne.n	8005640 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8005620:	4b39      	ldr	r3, [pc, #228]	@ (8005708 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	0adb      	lsrs	r3, r3, #11
 8005626:	2207      	movs	r2, #7
 8005628:	4013      	ands	r3, r2
 800562a:	2201      	movs	r2, #1
 800562c:	409a      	lsls	r2, r3
 800562e:	0013      	movs	r3, r2
 8005630:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8005632:	6839      	ldr	r1, [r7, #0]
 8005634:	4835      	ldr	r0, [pc, #212]	@ (800570c <HAL_RCC_GetSysClockFreq+0xfc>)
 8005636:	f7fa fd79 	bl	800012c <__udivsi3>
 800563a:	0003      	movs	r3, r0
 800563c:	613b      	str	r3, [r7, #16]
 800563e:	e05d      	b.n	80056fc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005640:	4b31      	ldr	r3, [pc, #196]	@ (8005708 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005642:	689b      	ldr	r3, [r3, #8]
 8005644:	2238      	movs	r2, #56	@ 0x38
 8005646:	4013      	ands	r3, r2
 8005648:	2b08      	cmp	r3, #8
 800564a:	d102      	bne.n	8005652 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800564c:	4b30      	ldr	r3, [pc, #192]	@ (8005710 <HAL_RCC_GetSysClockFreq+0x100>)
 800564e:	613b      	str	r3, [r7, #16]
 8005650:	e054      	b.n	80056fc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005652:	4b2d      	ldr	r3, [pc, #180]	@ (8005708 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005654:	689b      	ldr	r3, [r3, #8]
 8005656:	2238      	movs	r2, #56	@ 0x38
 8005658:	4013      	ands	r3, r2
 800565a:	2b10      	cmp	r3, #16
 800565c:	d138      	bne.n	80056d0 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800565e:	4b2a      	ldr	r3, [pc, #168]	@ (8005708 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005660:	68db      	ldr	r3, [r3, #12]
 8005662:	2203      	movs	r2, #3
 8005664:	4013      	ands	r3, r2
 8005666:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005668:	4b27      	ldr	r3, [pc, #156]	@ (8005708 <HAL_RCC_GetSysClockFreq+0xf8>)
 800566a:	68db      	ldr	r3, [r3, #12]
 800566c:	091b      	lsrs	r3, r3, #4
 800566e:	2207      	movs	r2, #7
 8005670:	4013      	ands	r3, r2
 8005672:	3301      	adds	r3, #1
 8005674:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	2b03      	cmp	r3, #3
 800567a:	d10d      	bne.n	8005698 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800567c:	68b9      	ldr	r1, [r7, #8]
 800567e:	4824      	ldr	r0, [pc, #144]	@ (8005710 <HAL_RCC_GetSysClockFreq+0x100>)
 8005680:	f7fa fd54 	bl	800012c <__udivsi3>
 8005684:	0003      	movs	r3, r0
 8005686:	0019      	movs	r1, r3
 8005688:	4b1f      	ldr	r3, [pc, #124]	@ (8005708 <HAL_RCC_GetSysClockFreq+0xf8>)
 800568a:	68db      	ldr	r3, [r3, #12]
 800568c:	0a1b      	lsrs	r3, r3, #8
 800568e:	227f      	movs	r2, #127	@ 0x7f
 8005690:	4013      	ands	r3, r2
 8005692:	434b      	muls	r3, r1
 8005694:	617b      	str	r3, [r7, #20]
        break;
 8005696:	e00d      	b.n	80056b4 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8005698:	68b9      	ldr	r1, [r7, #8]
 800569a:	481c      	ldr	r0, [pc, #112]	@ (800570c <HAL_RCC_GetSysClockFreq+0xfc>)
 800569c:	f7fa fd46 	bl	800012c <__udivsi3>
 80056a0:	0003      	movs	r3, r0
 80056a2:	0019      	movs	r1, r3
 80056a4:	4b18      	ldr	r3, [pc, #96]	@ (8005708 <HAL_RCC_GetSysClockFreq+0xf8>)
 80056a6:	68db      	ldr	r3, [r3, #12]
 80056a8:	0a1b      	lsrs	r3, r3, #8
 80056aa:	227f      	movs	r2, #127	@ 0x7f
 80056ac:	4013      	ands	r3, r2
 80056ae:	434b      	muls	r3, r1
 80056b0:	617b      	str	r3, [r7, #20]
        break;
 80056b2:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 80056b4:	4b14      	ldr	r3, [pc, #80]	@ (8005708 <HAL_RCC_GetSysClockFreq+0xf8>)
 80056b6:	68db      	ldr	r3, [r3, #12]
 80056b8:	0f5b      	lsrs	r3, r3, #29
 80056ba:	2207      	movs	r2, #7
 80056bc:	4013      	ands	r3, r2
 80056be:	3301      	adds	r3, #1
 80056c0:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 80056c2:	6879      	ldr	r1, [r7, #4]
 80056c4:	6978      	ldr	r0, [r7, #20]
 80056c6:	f7fa fd31 	bl	800012c <__udivsi3>
 80056ca:	0003      	movs	r3, r0
 80056cc:	613b      	str	r3, [r7, #16]
 80056ce:	e015      	b.n	80056fc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80056d0:	4b0d      	ldr	r3, [pc, #52]	@ (8005708 <HAL_RCC_GetSysClockFreq+0xf8>)
 80056d2:	689b      	ldr	r3, [r3, #8]
 80056d4:	2238      	movs	r2, #56	@ 0x38
 80056d6:	4013      	ands	r3, r2
 80056d8:	2b20      	cmp	r3, #32
 80056da:	d103      	bne.n	80056e4 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 80056dc:	2380      	movs	r3, #128	@ 0x80
 80056de:	021b      	lsls	r3, r3, #8
 80056e0:	613b      	str	r3, [r7, #16]
 80056e2:	e00b      	b.n	80056fc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80056e4:	4b08      	ldr	r3, [pc, #32]	@ (8005708 <HAL_RCC_GetSysClockFreq+0xf8>)
 80056e6:	689b      	ldr	r3, [r3, #8]
 80056e8:	2238      	movs	r2, #56	@ 0x38
 80056ea:	4013      	ands	r3, r2
 80056ec:	2b18      	cmp	r3, #24
 80056ee:	d103      	bne.n	80056f8 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 80056f0:	23fa      	movs	r3, #250	@ 0xfa
 80056f2:	01db      	lsls	r3, r3, #7
 80056f4:	613b      	str	r3, [r7, #16]
 80056f6:	e001      	b.n	80056fc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 80056f8:	2300      	movs	r3, #0
 80056fa:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80056fc:	693b      	ldr	r3, [r7, #16]
}
 80056fe:	0018      	movs	r0, r3
 8005700:	46bd      	mov	sp, r7
 8005702:	b006      	add	sp, #24
 8005704:	bd80      	pop	{r7, pc}
 8005706:	46c0      	nop			@ (mov r8, r8)
 8005708:	40021000 	.word	0x40021000
 800570c:	00f42400 	.word	0x00f42400
 8005710:	007a1200 	.word	0x007a1200

08005714 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005714:	b580      	push	{r7, lr}
 8005716:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005718:	4b02      	ldr	r3, [pc, #8]	@ (8005724 <HAL_RCC_GetHCLKFreq+0x10>)
 800571a:	681b      	ldr	r3, [r3, #0]
}
 800571c:	0018      	movs	r0, r3
 800571e:	46bd      	mov	sp, r7
 8005720:	bd80      	pop	{r7, pc}
 8005722:	46c0      	nop			@ (mov r8, r8)
 8005724:	200004f0 	.word	0x200004f0

08005728 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005728:	b5b0      	push	{r4, r5, r7, lr}
 800572a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 800572c:	f7ff fff2 	bl	8005714 <HAL_RCC_GetHCLKFreq>
 8005730:	0004      	movs	r4, r0
 8005732:	f7ff faf9 	bl	8004d28 <LL_RCC_GetAPB1Prescaler>
 8005736:	0003      	movs	r3, r0
 8005738:	0b1a      	lsrs	r2, r3, #12
 800573a:	4b05      	ldr	r3, [pc, #20]	@ (8005750 <HAL_RCC_GetPCLK1Freq+0x28>)
 800573c:	0092      	lsls	r2, r2, #2
 800573e:	58d3      	ldr	r3, [r2, r3]
 8005740:	221f      	movs	r2, #31
 8005742:	4013      	ands	r3, r2
 8005744:	40dc      	lsrs	r4, r3
 8005746:	0023      	movs	r3, r4
}
 8005748:	0018      	movs	r0, r3
 800574a:	46bd      	mov	sp, r7
 800574c:	bdb0      	pop	{r4, r5, r7, pc}
 800574e:	46c0      	nop			@ (mov r8, r8)
 8005750:	08009c80 	.word	0x08009c80

08005754 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005754:	b580      	push	{r7, lr}
 8005756:	b086      	sub	sp, #24
 8005758:	af00      	add	r7, sp, #0
 800575a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 800575c:	2313      	movs	r3, #19
 800575e:	18fb      	adds	r3, r7, r3
 8005760:	2200      	movs	r2, #0
 8005762:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005764:	2312      	movs	r3, #18
 8005766:	18fb      	adds	r3, r7, r3
 8005768:	2200      	movs	r2, #0
 800576a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681a      	ldr	r2, [r3, #0]
 8005770:	2380      	movs	r3, #128	@ 0x80
 8005772:	029b      	lsls	r3, r3, #10
 8005774:	4013      	ands	r3, r2
 8005776:	d100      	bne.n	800577a <HAL_RCCEx_PeriphCLKConfig+0x26>
 8005778:	e0ad      	b.n	80058d6 <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    FlagStatus       pwrclkchanged = RESET;
 800577a:	2011      	movs	r0, #17
 800577c:	183b      	adds	r3, r7, r0
 800577e:	2200      	movs	r2, #0
 8005780:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005782:	4b47      	ldr	r3, [pc, #284]	@ (80058a0 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005784:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005786:	2380      	movs	r3, #128	@ 0x80
 8005788:	055b      	lsls	r3, r3, #21
 800578a:	4013      	ands	r3, r2
 800578c:	d110      	bne.n	80057b0 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800578e:	4b44      	ldr	r3, [pc, #272]	@ (80058a0 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005790:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005792:	4b43      	ldr	r3, [pc, #268]	@ (80058a0 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005794:	2180      	movs	r1, #128	@ 0x80
 8005796:	0549      	lsls	r1, r1, #21
 8005798:	430a      	orrs	r2, r1
 800579a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800579c:	4b40      	ldr	r3, [pc, #256]	@ (80058a0 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800579e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80057a0:	2380      	movs	r3, #128	@ 0x80
 80057a2:	055b      	lsls	r3, r3, #21
 80057a4:	4013      	ands	r3, r2
 80057a6:	60bb      	str	r3, [r7, #8]
 80057a8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80057aa:	183b      	adds	r3, r7, r0
 80057ac:	2201      	movs	r2, #1
 80057ae:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80057b0:	4b3c      	ldr	r3, [pc, #240]	@ (80058a4 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 80057b2:	681a      	ldr	r2, [r3, #0]
 80057b4:	4b3b      	ldr	r3, [pc, #236]	@ (80058a4 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 80057b6:	2180      	movs	r1, #128	@ 0x80
 80057b8:	0049      	lsls	r1, r1, #1
 80057ba:	430a      	orrs	r2, r1
 80057bc:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80057be:	f7fe f983 	bl	8003ac8 <HAL_GetTick>
 80057c2:	0003      	movs	r3, r0
 80057c4:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80057c6:	e00b      	b.n	80057e0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80057c8:	f7fe f97e 	bl	8003ac8 <HAL_GetTick>
 80057cc:	0002      	movs	r2, r0
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	1ad3      	subs	r3, r2, r3
 80057d2:	2b02      	cmp	r3, #2
 80057d4:	d904      	bls.n	80057e0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 80057d6:	2313      	movs	r3, #19
 80057d8:	18fb      	adds	r3, r7, r3
 80057da:	2203      	movs	r2, #3
 80057dc:	701a      	strb	r2, [r3, #0]
        break;
 80057de:	e005      	b.n	80057ec <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80057e0:	4b30      	ldr	r3, [pc, #192]	@ (80058a4 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 80057e2:	681a      	ldr	r2, [r3, #0]
 80057e4:	2380      	movs	r3, #128	@ 0x80
 80057e6:	005b      	lsls	r3, r3, #1
 80057e8:	4013      	ands	r3, r2
 80057ea:	d0ed      	beq.n	80057c8 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 80057ec:	2313      	movs	r3, #19
 80057ee:	18fb      	adds	r3, r7, r3
 80057f0:	781b      	ldrb	r3, [r3, #0]
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d15e      	bne.n	80058b4 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80057f6:	4b2a      	ldr	r3, [pc, #168]	@ (80058a0 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80057f8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80057fa:	23c0      	movs	r3, #192	@ 0xc0
 80057fc:	009b      	lsls	r3, r3, #2
 80057fe:	4013      	ands	r3, r2
 8005800:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005802:	697b      	ldr	r3, [r7, #20]
 8005804:	2b00      	cmp	r3, #0
 8005806:	d019      	beq.n	800583c <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800580c:	697a      	ldr	r2, [r7, #20]
 800580e:	429a      	cmp	r2, r3
 8005810:	d014      	beq.n	800583c <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005812:	4b23      	ldr	r3, [pc, #140]	@ (80058a0 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005814:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005816:	4a24      	ldr	r2, [pc, #144]	@ (80058a8 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 8005818:	4013      	ands	r3, r2
 800581a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800581c:	4b20      	ldr	r3, [pc, #128]	@ (80058a0 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800581e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005820:	4b1f      	ldr	r3, [pc, #124]	@ (80058a0 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005822:	2180      	movs	r1, #128	@ 0x80
 8005824:	0249      	lsls	r1, r1, #9
 8005826:	430a      	orrs	r2, r1
 8005828:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 800582a:	4b1d      	ldr	r3, [pc, #116]	@ (80058a0 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800582c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800582e:	4b1c      	ldr	r3, [pc, #112]	@ (80058a0 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005830:	491e      	ldr	r1, [pc, #120]	@ (80058ac <HAL_RCCEx_PeriphCLKConfig+0x158>)
 8005832:	400a      	ands	r2, r1
 8005834:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005836:	4b1a      	ldr	r3, [pc, #104]	@ (80058a0 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005838:	697a      	ldr	r2, [r7, #20]
 800583a:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800583c:	697b      	ldr	r3, [r7, #20]
 800583e:	2201      	movs	r2, #1
 8005840:	4013      	ands	r3, r2
 8005842:	d016      	beq.n	8005872 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005844:	f7fe f940 	bl	8003ac8 <HAL_GetTick>
 8005848:	0003      	movs	r3, r0
 800584a:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800584c:	e00c      	b.n	8005868 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800584e:	f7fe f93b 	bl	8003ac8 <HAL_GetTick>
 8005852:	0002      	movs	r2, r0
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	1ad3      	subs	r3, r2, r3
 8005858:	4a15      	ldr	r2, [pc, #84]	@ (80058b0 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800585a:	4293      	cmp	r3, r2
 800585c:	d904      	bls.n	8005868 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 800585e:	2313      	movs	r3, #19
 8005860:	18fb      	adds	r3, r7, r3
 8005862:	2203      	movs	r2, #3
 8005864:	701a      	strb	r2, [r3, #0]
            break;
 8005866:	e004      	b.n	8005872 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005868:	4b0d      	ldr	r3, [pc, #52]	@ (80058a0 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800586a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800586c:	2202      	movs	r2, #2
 800586e:	4013      	ands	r3, r2
 8005870:	d0ed      	beq.n	800584e <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8005872:	2313      	movs	r3, #19
 8005874:	18fb      	adds	r3, r7, r3
 8005876:	781b      	ldrb	r3, [r3, #0]
 8005878:	2b00      	cmp	r3, #0
 800587a:	d10a      	bne.n	8005892 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800587c:	4b08      	ldr	r3, [pc, #32]	@ (80058a0 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800587e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005880:	4a09      	ldr	r2, [pc, #36]	@ (80058a8 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 8005882:	4013      	ands	r3, r2
 8005884:	0019      	movs	r1, r3
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800588a:	4b05      	ldr	r3, [pc, #20]	@ (80058a0 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800588c:	430a      	orrs	r2, r1
 800588e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005890:	e016      	b.n	80058c0 <HAL_RCCEx_PeriphCLKConfig+0x16c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005892:	2312      	movs	r3, #18
 8005894:	18fb      	adds	r3, r7, r3
 8005896:	2213      	movs	r2, #19
 8005898:	18ba      	adds	r2, r7, r2
 800589a:	7812      	ldrb	r2, [r2, #0]
 800589c:	701a      	strb	r2, [r3, #0]
 800589e:	e00f      	b.n	80058c0 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 80058a0:	40021000 	.word	0x40021000
 80058a4:	40007000 	.word	0x40007000
 80058a8:	fffffcff 	.word	0xfffffcff
 80058ac:	fffeffff 	.word	0xfffeffff
 80058b0:	00001388 	.word	0x00001388
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80058b4:	2312      	movs	r3, #18
 80058b6:	18fb      	adds	r3, r7, r3
 80058b8:	2213      	movs	r2, #19
 80058ba:	18ba      	adds	r2, r7, r2
 80058bc:	7812      	ldrb	r2, [r2, #0]
 80058be:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80058c0:	2311      	movs	r3, #17
 80058c2:	18fb      	adds	r3, r7, r3
 80058c4:	781b      	ldrb	r3, [r3, #0]
 80058c6:	2b01      	cmp	r3, #1
 80058c8:	d105      	bne.n	80058d6 <HAL_RCCEx_PeriphCLKConfig+0x182>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80058ca:	4bb6      	ldr	r3, [pc, #728]	@ (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80058cc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80058ce:	4bb5      	ldr	r3, [pc, #724]	@ (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80058d0:	49b5      	ldr	r1, [pc, #724]	@ (8005ba8 <HAL_RCCEx_PeriphCLKConfig+0x454>)
 80058d2:	400a      	ands	r2, r1
 80058d4:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	2201      	movs	r2, #1
 80058dc:	4013      	ands	r3, r2
 80058de:	d009      	beq.n	80058f4 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80058e0:	4bb0      	ldr	r3, [pc, #704]	@ (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80058e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80058e4:	2203      	movs	r2, #3
 80058e6:	4393      	bics	r3, r2
 80058e8:	0019      	movs	r1, r3
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	685a      	ldr	r2, [r3, #4]
 80058ee:	4bad      	ldr	r3, [pc, #692]	@ (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80058f0:	430a      	orrs	r2, r1
 80058f2:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	2202      	movs	r2, #2
 80058fa:	4013      	ands	r3, r2
 80058fc:	d009      	beq.n	8005912 <HAL_RCCEx_PeriphCLKConfig+0x1be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80058fe:	4ba9      	ldr	r3, [pc, #676]	@ (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005900:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005902:	220c      	movs	r2, #12
 8005904:	4393      	bics	r3, r2
 8005906:	0019      	movs	r1, r3
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	689a      	ldr	r2, [r3, #8]
 800590c:	4ba5      	ldr	r3, [pc, #660]	@ (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800590e:	430a      	orrs	r2, r1
 8005910:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART2SEL */

#if defined(RCC_CCIPR_USART3SEL)
  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	2204      	movs	r2, #4
 8005918:	4013      	ands	r3, r2
 800591a:	d009      	beq.n	8005930 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800591c:	4ba1      	ldr	r3, [pc, #644]	@ (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800591e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005920:	2230      	movs	r2, #48	@ 0x30
 8005922:	4393      	bics	r3, r2
 8005924:	0019      	movs	r1, r3
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	68da      	ldr	r2, [r3, #12]
 800592a:	4b9e      	ldr	r3, [pc, #632]	@ (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800592c:	430a      	orrs	r2, r1
 800592e:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	2210      	movs	r2, #16
 8005936:	4013      	ands	r3, r2
 8005938:	d009      	beq.n	800594e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800593a:	4b9a      	ldr	r3, [pc, #616]	@ (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800593c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800593e:	4a9b      	ldr	r2, [pc, #620]	@ (8005bac <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8005940:	4013      	ands	r3, r2
 8005942:	0019      	movs	r1, r3
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	691a      	ldr	r2, [r3, #16]
 8005948:	4b96      	ldr	r3, [pc, #600]	@ (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800594a:	430a      	orrs	r2, r1
 800594c:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART1 */

#if defined(LPUART2)
  /*-------------------------- LPUART2 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART2) == RCC_PERIPHCLK_LPUART2)
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681a      	ldr	r2, [r3, #0]
 8005952:	2380      	movs	r3, #128	@ 0x80
 8005954:	015b      	lsls	r3, r3, #5
 8005956:	4013      	ands	r3, r2
 8005958:	d009      	beq.n	800596e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART2CLKSOURCE(PeriphClkInit->Lpuart2ClockSelection));

    /* Configure the LPUART clock source */
    __HAL_RCC_LPUART2_CONFIG(PeriphClkInit->Lpuart2ClockSelection);
 800595a:	4b92      	ldr	r3, [pc, #584]	@ (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800595c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800595e:	4a94      	ldr	r2, [pc, #592]	@ (8005bb0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005960:	4013      	ands	r3, r2
 8005962:	0019      	movs	r1, r3
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	695a      	ldr	r2, [r3, #20]
 8005968:	4b8e      	ldr	r3, [pc, #568]	@ (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800596a:	430a      	orrs	r2, r1
 800596c:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681a      	ldr	r2, [r3, #0]
 8005972:	2380      	movs	r3, #128	@ 0x80
 8005974:	009b      	lsls	r3, r3, #2
 8005976:	4013      	ands	r3, r2
 8005978:	d009      	beq.n	800598e <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800597a:	4b8a      	ldr	r3, [pc, #552]	@ (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800597c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800597e:	4a8d      	ldr	r2, [pc, #564]	@ (8005bb4 <HAL_RCCEx_PeriphCLKConfig+0x460>)
 8005980:	4013      	ands	r3, r2
 8005982:	0019      	movs	r1, r3
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005988:	4b86      	ldr	r3, [pc, #536]	@ (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800598a:	430a      	orrs	r2, r1
 800598c:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681a      	ldr	r2, [r3, #0]
 8005992:	2380      	movs	r3, #128	@ 0x80
 8005994:	00db      	lsls	r3, r3, #3
 8005996:	4013      	ands	r3, r2
 8005998:	d009      	beq.n	80059ae <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800599a:	4b82      	ldr	r3, [pc, #520]	@ (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800599c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800599e:	4a86      	ldr	r2, [pc, #536]	@ (8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x464>)
 80059a0:	4013      	ands	r3, r2
 80059a2:	0019      	movs	r1, r3
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80059a8:	4b7e      	ldr	r3, [pc, #504]	@ (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80059aa:	430a      	orrs	r2, r1
 80059ac:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	2220      	movs	r2, #32
 80059b4:	4013      	ands	r3, r2
 80059b6:	d009      	beq.n	80059cc <HAL_RCCEx_PeriphCLKConfig+0x278>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80059b8:	4b7a      	ldr	r3, [pc, #488]	@ (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80059ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80059bc:	4a7f      	ldr	r2, [pc, #508]	@ (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x468>)
 80059be:	4013      	ands	r3, r2
 80059c0:	0019      	movs	r1, r3
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	699a      	ldr	r2, [r3, #24]
 80059c6:	4b77      	ldr	r3, [pc, #476]	@ (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80059c8:	430a      	orrs	r2, r1
 80059ca:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_I2C2SEL)
  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	2240      	movs	r2, #64	@ 0x40
 80059d2:	4013      	ands	r3, r2
 80059d4:	d009      	beq.n	80059ea <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80059d6:	4b73      	ldr	r3, [pc, #460]	@ (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80059d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80059da:	4a79      	ldr	r2, [pc, #484]	@ (8005bc0 <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 80059dc:	4013      	ands	r3, r2
 80059de:	0019      	movs	r1, r3
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	69da      	ldr	r2, [r3, #28]
 80059e4:	4b6f      	ldr	r3, [pc, #444]	@ (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80059e6:	430a      	orrs	r2, r1
 80059e8:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681a      	ldr	r2, [r3, #0]
 80059ee:	2380      	movs	r3, #128	@ 0x80
 80059f0:	01db      	lsls	r3, r3, #7
 80059f2:	4013      	ands	r3, r2
 80059f4:	d015      	beq.n	8005a22 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80059f6:	4b6b      	ldr	r3, [pc, #428]	@ (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80059f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80059fa:	009b      	lsls	r3, r3, #2
 80059fc:	0899      	lsrs	r1, r3, #2
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005a02:	4b68      	ldr	r3, [pc, #416]	@ (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005a04:	430a      	orrs	r2, r1
 8005a06:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005a0c:	2380      	movs	r3, #128	@ 0x80
 8005a0e:	05db      	lsls	r3, r3, #23
 8005a10:	429a      	cmp	r2, r3
 8005a12:	d106      	bne.n	8005a22 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8005a14:	4b63      	ldr	r3, [pc, #396]	@ (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005a16:	68da      	ldr	r2, [r3, #12]
 8005a18:	4b62      	ldr	r3, [pc, #392]	@ (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005a1a:	2180      	movs	r1, #128	@ 0x80
 8005a1c:	0249      	lsls	r1, r1, #9
 8005a1e:	430a      	orrs	r2, r1
 8005a20:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681a      	ldr	r2, [r3, #0]
 8005a26:	2380      	movs	r3, #128	@ 0x80
 8005a28:	031b      	lsls	r3, r3, #12
 8005a2a:	4013      	ands	r3, r2
 8005a2c:	d009      	beq.n	8005a42 <HAL_RCCEx_PeriphCLKConfig+0x2ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005a2e:	4b5d      	ldr	r3, [pc, #372]	@ (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005a30:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a32:	2240      	movs	r2, #64	@ 0x40
 8005a34:	4393      	bics	r3, r2
 8005a36:	0019      	movs	r1, r3
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005a3c:	4b59      	ldr	r3, [pc, #356]	@ (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005a3e:	430a      	orrs	r2, r1
 8005a40:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681a      	ldr	r2, [r3, #0]
 8005a46:	2380      	movs	r3, #128	@ 0x80
 8005a48:	039b      	lsls	r3, r3, #14
 8005a4a:	4013      	ands	r3, r2
 8005a4c:	d016      	beq.n	8005a7c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8005a4e:	4b55      	ldr	r3, [pc, #340]	@ (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005a50:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a52:	4a5c      	ldr	r2, [pc, #368]	@ (8005bc4 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8005a54:	4013      	ands	r3, r2
 8005a56:	0019      	movs	r1, r3
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005a5c:	4b51      	ldr	r3, [pc, #324]	@ (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005a5e:	430a      	orrs	r2, r1
 8005a60:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005a66:	2380      	movs	r3, #128	@ 0x80
 8005a68:	03db      	lsls	r3, r3, #15
 8005a6a:	429a      	cmp	r2, r3
 8005a6c:	d106      	bne.n	8005a7c <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8005a6e:	4b4d      	ldr	r3, [pc, #308]	@ (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005a70:	68da      	ldr	r2, [r3, #12]
 8005a72:	4b4c      	ldr	r3, [pc, #304]	@ (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005a74:	2180      	movs	r1, #128	@ 0x80
 8005a76:	0449      	lsls	r1, r1, #17
 8005a78:	430a      	orrs	r2, r1
 8005a7a:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681a      	ldr	r2, [r3, #0]
 8005a80:	2380      	movs	r3, #128	@ 0x80
 8005a82:	03db      	lsls	r3, r3, #15
 8005a84:	4013      	ands	r3, r2
 8005a86:	d016      	beq.n	8005ab6 <HAL_RCCEx_PeriphCLKConfig+0x362>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8005a88:	4b46      	ldr	r3, [pc, #280]	@ (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005a8a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a8c:	4a4e      	ldr	r2, [pc, #312]	@ (8005bc8 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8005a8e:	4013      	ands	r3, r2
 8005a90:	0019      	movs	r1, r3
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005a96:	4b43      	ldr	r3, [pc, #268]	@ (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005a98:	430a      	orrs	r2, r1
 8005a9a:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005aa0:	2380      	movs	r3, #128	@ 0x80
 8005aa2:	045b      	lsls	r3, r3, #17
 8005aa4:	429a      	cmp	r2, r3
 8005aa6:	d106      	bne.n	8005ab6 <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8005aa8:	4b3e      	ldr	r3, [pc, #248]	@ (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005aaa:	68da      	ldr	r2, [r3, #12]
 8005aac:	4b3d      	ldr	r3, [pc, #244]	@ (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005aae:	2180      	movs	r1, #128	@ 0x80
 8005ab0:	0449      	lsls	r1, r1, #17
 8005ab2:	430a      	orrs	r2, r1
 8005ab4:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681a      	ldr	r2, [r3, #0]
 8005aba:	2380      	movs	r3, #128	@ 0x80
 8005abc:	011b      	lsls	r3, r3, #4
 8005abe:	4013      	ands	r3, r2
 8005ac0:	d014      	beq.n	8005aec <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8005ac2:	4b38      	ldr	r3, [pc, #224]	@ (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005ac4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ac6:	2203      	movs	r2, #3
 8005ac8:	4393      	bics	r3, r2
 8005aca:	0019      	movs	r1, r3
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	6a1a      	ldr	r2, [r3, #32]
 8005ad0:	4b34      	ldr	r3, [pc, #208]	@ (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005ad2:	430a      	orrs	r2, r1
 8005ad4:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	6a1b      	ldr	r3, [r3, #32]
 8005ada:	2b01      	cmp	r3, #1
 8005adc:	d106      	bne.n	8005aec <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8005ade:	4b31      	ldr	r3, [pc, #196]	@ (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005ae0:	68da      	ldr	r2, [r3, #12]
 8005ae2:	4b30      	ldr	r3, [pc, #192]	@ (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005ae4:	2180      	movs	r1, #128	@ 0x80
 8005ae6:	0249      	lsls	r1, r1, #9
 8005ae8:	430a      	orrs	r2, r1
 8005aea:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(RCC_CCIPR2_I2S2SEL)
  /*-------------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681a      	ldr	r2, [r3, #0]
 8005af0:	2380      	movs	r3, #128	@ 0x80
 8005af2:	019b      	lsls	r3, r3, #6
 8005af4:	4013      	ands	r3, r2
 8005af6:	d014      	beq.n	8005b22 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 8005af8:	4b2a      	ldr	r3, [pc, #168]	@ (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005afa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005afc:	220c      	movs	r2, #12
 8005afe:	4393      	bics	r3, r2
 8005b00:	0019      	movs	r1, r3
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005b06:	4b27      	ldr	r3, [pc, #156]	@ (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005b08:	430a      	orrs	r2, r1
 8005b0a:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b10:	2b04      	cmp	r3, #4
 8005b12:	d106      	bne.n	8005b22 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8005b14:	4b23      	ldr	r3, [pc, #140]	@ (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005b16:	68da      	ldr	r2, [r3, #12]
 8005b18:	4b22      	ldr	r3, [pc, #136]	@ (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005b1a:	2180      	movs	r1, #128	@ 0x80
 8005b1c:	0249      	lsls	r1, r1, #9
 8005b1e:	430a      	orrs	r2, r1
 8005b20:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR2_I2S2SEL */

#if defined(STM32G0C1xx) || defined(STM32G0B1xx)  || defined(STM32G0B0xx)
  /*-------------------------- USB clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681a      	ldr	r2, [r3, #0]
 8005b26:	2380      	movs	r3, #128	@ 0x80
 8005b28:	045b      	lsls	r3, r3, #17
 8005b2a:	4013      	ands	r3, r2
 8005b2c:	d016      	beq.n	8005b5c <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005b2e:	4b1d      	ldr	r3, [pc, #116]	@ (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005b30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b32:	4a22      	ldr	r2, [pc, #136]	@ (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8005b34:	4013      	ands	r3, r2
 8005b36:	0019      	movs	r1, r3
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005b3c:	4b19      	ldr	r3, [pc, #100]	@ (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005b3e:	430a      	orrs	r2, r1
 8005b40:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005b46:	2380      	movs	r3, #128	@ 0x80
 8005b48:	019b      	lsls	r3, r3, #6
 8005b4a:	429a      	cmp	r2, r3
 8005b4c:	d106      	bne.n	8005b5c <HAL_RCCEx_PeriphCLKConfig+0x408>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8005b4e:	4b15      	ldr	r3, [pc, #84]	@ (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005b50:	68da      	ldr	r2, [r3, #12]
 8005b52:	4b14      	ldr	r3, [pc, #80]	@ (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005b54:	2180      	movs	r1, #128	@ 0x80
 8005b56:	0449      	lsls	r1, r1, #17
 8005b58:	430a      	orrs	r2, r1
 8005b5a:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */

#if defined(FDCAN1) || defined(FDCAN2)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681a      	ldr	r2, [r3, #0]
 8005b60:	2380      	movs	r3, #128	@ 0x80
 8005b62:	049b      	lsls	r3, r3, #18
 8005b64:	4013      	ands	r3, r2
 8005b66:	d016      	beq.n	8005b96 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005b68:	4b0e      	ldr	r3, [pc, #56]	@ (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005b6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b6c:	4a10      	ldr	r2, [pc, #64]	@ (8005bb0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005b6e:	4013      	ands	r3, r2
 8005b70:	0019      	movs	r1, r3
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005b76:	4b0b      	ldr	r3, [pc, #44]	@ (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005b78:	430a      	orrs	r2, r1
 8005b7a:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005b80:	2380      	movs	r3, #128	@ 0x80
 8005b82:	005b      	lsls	r3, r3, #1
 8005b84:	429a      	cmp	r2, r3
 8005b86:	d106      	bne.n	8005b96 <HAL_RCCEx_PeriphCLKConfig+0x442>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8005b88:	4b06      	ldr	r3, [pc, #24]	@ (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005b8a:	68da      	ldr	r2, [r3, #12]
 8005b8c:	4b05      	ldr	r3, [pc, #20]	@ (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005b8e:	2180      	movs	r1, #128	@ 0x80
 8005b90:	0449      	lsls	r1, r1, #17
 8005b92:	430a      	orrs	r2, r1
 8005b94:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8005b96:	2312      	movs	r3, #18
 8005b98:	18fb      	adds	r3, r7, r3
 8005b9a:	781b      	ldrb	r3, [r3, #0]
}
 8005b9c:	0018      	movs	r0, r3
 8005b9e:	46bd      	mov	sp, r7
 8005ba0:	b006      	add	sp, #24
 8005ba2:	bd80      	pop	{r7, pc}
 8005ba4:	40021000 	.word	0x40021000
 8005ba8:	efffffff 	.word	0xefffffff
 8005bac:	fffff3ff 	.word	0xfffff3ff
 8005bb0:	fffffcff 	.word	0xfffffcff
 8005bb4:	fff3ffff 	.word	0xfff3ffff
 8005bb8:	ffcfffff 	.word	0xffcfffff
 8005bbc:	ffffcfff 	.word	0xffffcfff
 8005bc0:	ffff3fff 	.word	0xffff3fff
 8005bc4:	ffbfffff 	.word	0xffbfffff
 8005bc8:	feffffff 	.word	0xfeffffff

08005bcc <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8005bcc:	b5b0      	push	{r4, r5, r7, lr}
 8005bce:	b084      	sub	sp, #16
 8005bd0:	af00      	add	r7, sp, #0
 8005bd2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8005bd4:	230f      	movs	r3, #15
 8005bd6:	18fb      	adds	r3, r7, r3
 8005bd8:	2201      	movs	r2, #1
 8005bda:	701a      	strb	r2, [r3, #0]

  /* Check the RTC peripheral state */
  if(hrtc != NULL)
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d100      	bne.n	8005be4 <HAL_RTC_Init+0x18>
 8005be2:	e08c      	b.n	8005cfe <HAL_RTC_Init+0x132>
    assert_param(IS_RTC_OUTPUT_REMAP(hrtc->Init.OutPutRemap));
    assert_param(IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
    assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));
    assert_param(IS_RTC_OUTPUT_PULLUP(hrtc->Init.OutPutPullUp));

    if(hrtc->State == HAL_RTC_STATE_RESET)
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	2229      	movs	r2, #41	@ 0x29
 8005be8:	5c9b      	ldrb	r3, [r3, r2]
 8005bea:	b2db      	uxtb	r3, r3
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d10b      	bne.n	8005c08 <HAL_RTC_Init+0x3c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	2228      	movs	r2, #40	@ 0x28
 8005bf4:	2100      	movs	r1, #0
 8005bf6:	5499      	strb	r1, [r3, r2]

      /* Process TAMP peripheral offset from RTC one */
      hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	2288      	movs	r2, #136	@ 0x88
 8005bfc:	0212      	lsls	r2, r2, #8
 8005bfe:	605a      	str	r2, [r3, #4]
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
#else
      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	0018      	movs	r0, r3
 8005c04:	f7fd fcc2 	bl	800358c <HAL_RTC_MspInit>
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */
    }

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	2229      	movs	r2, #41	@ 0x29
 8005c0c:	2102      	movs	r1, #2
 8005c0e:	5499      	strb	r1, [r3, r2]

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	68db      	ldr	r3, [r3, #12]
 8005c16:	2210      	movs	r2, #16
 8005c18:	4013      	ands	r3, r2
 8005c1a:	2b10      	cmp	r3, #16
 8005c1c:	d062      	beq.n	8005ce4 <HAL_RTC_Init+0x118>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	22ca      	movs	r2, #202	@ 0xca
 8005c24:	625a      	str	r2, [r3, #36]	@ 0x24
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	2253      	movs	r2, #83	@ 0x53
 8005c2c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 8005c2e:	250f      	movs	r5, #15
 8005c30:	197c      	adds	r4, r7, r5
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	0018      	movs	r0, r3
 8005c36:	f000 fc0d 	bl	8006454 <RTC_EnterInitMode>
 8005c3a:	0003      	movs	r3, r0
 8005c3c:	7023      	strb	r3, [r4, #0]

      if(status == HAL_OK)
 8005c3e:	0028      	movs	r0, r5
 8005c40:	183b      	adds	r3, r7, r0
 8005c42:	781b      	ldrb	r3, [r3, #0]
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d12c      	bne.n	8005ca2 <HAL_RTC_Init+0xd6>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	699a      	ldr	r2, [r3, #24]
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	492e      	ldr	r1, [pc, #184]	@ (8005d0c <HAL_RTC_Init+0x140>)
 8005c54:	400a      	ands	r2, r1
 8005c56:	619a      	str	r2, [r3, #24]
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	6999      	ldr	r1, [r3, #24]
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	689a      	ldr	r2, [r3, #8]
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	695b      	ldr	r3, [r3, #20]
 8005c66:	431a      	orrs	r2, r3
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	69db      	ldr	r3, [r3, #28]
 8005c6c:	431a      	orrs	r2, r3
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	430a      	orrs	r2, r1
 8005c74:	619a      	str	r2, [r3, #24]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	687a      	ldr	r2, [r7, #4]
 8005c7c:	6912      	ldr	r2, [r2, #16]
 8005c7e:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	6919      	ldr	r1, [r3, #16]
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	68db      	ldr	r3, [r3, #12]
 8005c8a:	041a      	lsls	r2, r3, #16
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	430a      	orrs	r2, r1
 8005c92:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 8005c94:	183c      	adds	r4, r7, r0
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	0018      	movs	r0, r3
 8005c9a:	f000 fc1d 	bl	80064d8 <RTC_ExitInitMode>
 8005c9e:	0003      	movs	r3, r0
 8005ca0:	7023      	strb	r3, [r4, #0]
      }

      if (status == HAL_OK)
 8005ca2:	230f      	movs	r3, #15
 8005ca4:	18fb      	adds	r3, r7, r3
 8005ca6:	781b      	ldrb	r3, [r3, #0]
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d116      	bne.n	8005cda <HAL_RTC_Init+0x10e>
      {
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU |RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	699a      	ldr	r2, [r3, #24]
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	00d2      	lsls	r2, r2, #3
 8005cb8:	08d2      	lsrs	r2, r2, #3
 8005cba:	619a      	str	r2, [r3, #24]
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	6999      	ldr	r1, [r3, #24]
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	6a1b      	ldr	r3, [r3, #32]
 8005cca:	431a      	orrs	r2, r3
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	699b      	ldr	r3, [r3, #24]
 8005cd0:	431a      	orrs	r2, r3
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	430a      	orrs	r2, r1
 8005cd8:	619a      	str	r2, [r3, #24]
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	22ff      	movs	r2, #255	@ 0xff
 8005ce0:	625a      	str	r2, [r3, #36]	@ 0x24
 8005ce2:	e003      	b.n	8005cec <HAL_RTC_Init+0x120>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 8005ce4:	230f      	movs	r3, #15
 8005ce6:	18fb      	adds	r3, r7, r3
 8005ce8:	2200      	movs	r2, #0
 8005cea:	701a      	strb	r2, [r3, #0]
    }

    if (status == HAL_OK)
 8005cec:	230f      	movs	r3, #15
 8005cee:	18fb      	adds	r3, r7, r3
 8005cf0:	781b      	ldrb	r3, [r3, #0]
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d103      	bne.n	8005cfe <HAL_RTC_Init+0x132>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	2229      	movs	r2, #41	@ 0x29
 8005cfa:	2101      	movs	r1, #1
 8005cfc:	5499      	strb	r1, [r3, r2]
    }
  }

  return status;
 8005cfe:	230f      	movs	r3, #15
 8005d00:	18fb      	adds	r3, r7, r3
 8005d02:	781b      	ldrb	r3, [r3, #0]
}
 8005d04:	0018      	movs	r0, r3
 8005d06:	46bd      	mov	sp, r7
 8005d08:	b004      	add	sp, #16
 8005d0a:	bdb0      	pop	{r4, r5, r7, pc}
 8005d0c:	fb8fffbf 	.word	0xfb8fffbf

08005d10 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005d10:	b5b0      	push	{r4, r5, r7, lr}
 8005d12:	b086      	sub	sp, #24
 8005d14:	af00      	add	r7, sp, #0
 8005d16:	60f8      	str	r0, [r7, #12]
 8005d18:	60b9      	str	r1, [r7, #8]
 8005d1a:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	2228      	movs	r2, #40	@ 0x28
 8005d20:	5c9b      	ldrb	r3, [r3, r2]
 8005d22:	2b01      	cmp	r3, #1
 8005d24:	d101      	bne.n	8005d2a <HAL_RTC_SetTime+0x1a>
 8005d26:	2302      	movs	r3, #2
 8005d28:	e092      	b.n	8005e50 <HAL_RTC_SetTime+0x140>
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	2228      	movs	r2, #40	@ 0x28
 8005d2e:	2101      	movs	r1, #1
 8005d30:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	2229      	movs	r2, #41	@ 0x29
 8005d36:	2102      	movs	r1, #2
 8005d38:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	22ca      	movs	r2, #202	@ 0xca
 8005d40:	625a      	str	r2, [r3, #36]	@ 0x24
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	2253      	movs	r2, #83	@ 0x53
 8005d48:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8005d4a:	2513      	movs	r5, #19
 8005d4c:	197c      	adds	r4, r7, r5
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	0018      	movs	r0, r3
 8005d52:	f000 fb7f 	bl	8006454 <RTC_EnterInitMode>
 8005d56:	0003      	movs	r3, r0
 8005d58:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 8005d5a:	197b      	adds	r3, r7, r5
 8005d5c:	781b      	ldrb	r3, [r3, #0]
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d162      	bne.n	8005e28 <HAL_RTC_SetTime+0x118>
  {
    if(Format == RTC_FORMAT_BIN)
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d125      	bne.n	8005db4 <HAL_RTC_SetTime+0xa4>
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	699b      	ldr	r3, [r3, #24]
 8005d6e:	2240      	movs	r2, #64	@ 0x40
 8005d70:	4013      	ands	r3, r2
 8005d72:	d102      	bne.n	8005d7a <HAL_RTC_SetTime+0x6a>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8005d74:	68bb      	ldr	r3, [r7, #8]
 8005d76:	2200      	movs	r2, #0
 8005d78:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8005d7a:	68bb      	ldr	r3, [r7, #8]
 8005d7c:	781b      	ldrb	r3, [r3, #0]
 8005d7e:	0018      	movs	r0, r3
 8005d80:	f000 fbee 	bl	8006560 <RTC_ByteToBcd2>
 8005d84:	0003      	movs	r3, r0
 8005d86:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005d88:	68bb      	ldr	r3, [r7, #8]
 8005d8a:	785b      	ldrb	r3, [r3, #1]
 8005d8c:	0018      	movs	r0, r3
 8005d8e:	f000 fbe7 	bl	8006560 <RTC_ByteToBcd2>
 8005d92:	0003      	movs	r3, r0
 8005d94:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8005d96:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8005d98:	68bb      	ldr	r3, [r7, #8]
 8005d9a:	789b      	ldrb	r3, [r3, #2]
 8005d9c:	0018      	movs	r0, r3
 8005d9e:	f000 fbdf 	bl	8006560 <RTC_ByteToBcd2>
 8005da2:	0003      	movs	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005da4:	0022      	movs	r2, r4
 8005da6:	431a      	orrs	r2, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8005da8:	68bb      	ldr	r3, [r7, #8]
 8005daa:	78db      	ldrb	r3, [r3, #3]
 8005dac:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8005dae:	4313      	orrs	r3, r2
 8005db0:	617b      	str	r3, [r7, #20]
 8005db2:	e017      	b.n	8005de4 <HAL_RTC_SetTime+0xd4>
    }
    else
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	699b      	ldr	r3, [r3, #24]
 8005dba:	2240      	movs	r2, #64	@ 0x40
 8005dbc:	4013      	ands	r3, r2
 8005dbe:	d102      	bne.n	8005dc6 <HAL_RTC_SetTime+0xb6>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8005dc0:	68bb      	ldr	r3, [r7, #8]
 8005dc2:	2200      	movs	r2, #0
 8005dc4:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8005dc6:	68bb      	ldr	r3, [r7, #8]
 8005dc8:	781b      	ldrb	r3, [r3, #0]
 8005dca:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005dcc:	68bb      	ldr	r3, [r7, #8]
 8005dce:	785b      	ldrb	r3, [r3, #1]
 8005dd0:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8005dd2:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8005dd4:	68ba      	ldr	r2, [r7, #8]
 8005dd6:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005dd8:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8005dda:	68bb      	ldr	r3, [r7, #8]
 8005ddc:	78db      	ldrb	r3, [r3, #3]
 8005dde:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8005de0:	4313      	orrs	r3, r2
 8005de2:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	697a      	ldr	r2, [r7, #20]
 8005dea:	491b      	ldr	r1, [pc, #108]	@ (8005e58 <HAL_RTC_SetTime+0x148>)
 8005dec:	400a      	ands	r2, r1
 8005dee:	601a      	str	r2, [r3, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	699a      	ldr	r2, [r3, #24]
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	4918      	ldr	r1, [pc, #96]	@ (8005e5c <HAL_RTC_SetTime+0x14c>)
 8005dfc:	400a      	ands	r2, r1
 8005dfe:	619a      	str	r2, [r3, #24]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	6999      	ldr	r1, [r3, #24]
 8005e06:	68bb      	ldr	r3, [r7, #8]
 8005e08:	68da      	ldr	r2, [r3, #12]
 8005e0a:	68bb      	ldr	r3, [r7, #8]
 8005e0c:	691b      	ldr	r3, [r3, #16]
 8005e0e:	431a      	orrs	r2, r3
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	430a      	orrs	r2, r1
 8005e16:	619a      	str	r2, [r3, #24]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8005e18:	2313      	movs	r3, #19
 8005e1a:	18fc      	adds	r4, r7, r3
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	0018      	movs	r0, r3
 8005e20:	f000 fb5a 	bl	80064d8 <RTC_ExitInitMode>
 8005e24:	0003      	movs	r3, r0
 8005e26:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	22ff      	movs	r2, #255	@ 0xff
 8005e2e:	625a      	str	r2, [r3, #36]	@ 0x24
  
  if (status == HAL_OK)
 8005e30:	2313      	movs	r3, #19
 8005e32:	18fb      	adds	r3, r7, r3
 8005e34:	781b      	ldrb	r3, [r3, #0]
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d103      	bne.n	8005e42 <HAL_RTC_SetTime+0x132>
  {
   hrtc->State = HAL_RTC_STATE_READY;
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	2229      	movs	r2, #41	@ 0x29
 8005e3e:	2101      	movs	r1, #1
 8005e40:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	2228      	movs	r2, #40	@ 0x28
 8005e46:	2100      	movs	r1, #0
 8005e48:	5499      	strb	r1, [r3, r2]

  return status;
 8005e4a:	2313      	movs	r3, #19
 8005e4c:	18fb      	adds	r3, r7, r3
 8005e4e:	781b      	ldrb	r3, [r3, #0]
}
 8005e50:	0018      	movs	r0, r3
 8005e52:	46bd      	mov	sp, r7
 8005e54:	b006      	add	sp, #24
 8005e56:	bdb0      	pop	{r4, r5, r7, pc}
 8005e58:	007f7f7f 	.word	0x007f7f7f
 8005e5c:	fffbffff 	.word	0xfffbffff

08005e60 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005e60:	b5b0      	push	{r4, r5, r7, lr}
 8005e62:	b086      	sub	sp, #24
 8005e64:	af00      	add	r7, sp, #0
 8005e66:	60f8      	str	r0, [r7, #12]
 8005e68:	60b9      	str	r1, [r7, #8]
 8005e6a:	607a      	str	r2, [r7, #4]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	2228      	movs	r2, #40	@ 0x28
 8005e70:	5c9b      	ldrb	r3, [r3, r2]
 8005e72:	2b01      	cmp	r3, #1
 8005e74:	d101      	bne.n	8005e7a <HAL_RTC_SetDate+0x1a>
 8005e76:	2302      	movs	r3, #2
 8005e78:	e07e      	b.n	8005f78 <HAL_RTC_SetDate+0x118>
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	2228      	movs	r2, #40	@ 0x28
 8005e7e:	2101      	movs	r1, #1
 8005e80:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	2229      	movs	r2, #41	@ 0x29
 8005e86:	2102      	movs	r1, #2
 8005e88:	5499      	strb	r1, [r3, r2]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d10e      	bne.n	8005eae <HAL_RTC_SetDate+0x4e>
 8005e90:	68bb      	ldr	r3, [r7, #8]
 8005e92:	785b      	ldrb	r3, [r3, #1]
 8005e94:	001a      	movs	r2, r3
 8005e96:	2310      	movs	r3, #16
 8005e98:	4013      	ands	r3, r2
 8005e9a:	d008      	beq.n	8005eae <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8005e9c:	68bb      	ldr	r3, [r7, #8]
 8005e9e:	785b      	ldrb	r3, [r3, #1]
 8005ea0:	2210      	movs	r2, #16
 8005ea2:	4393      	bics	r3, r2
 8005ea4:	b2db      	uxtb	r3, r3
 8005ea6:	330a      	adds	r3, #10
 8005ea8:	b2da      	uxtb	r2, r3
 8005eaa:	68bb      	ldr	r3, [r7, #8]
 8005eac:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d11c      	bne.n	8005eee <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005eb4:	68bb      	ldr	r3, [r7, #8]
 8005eb6:	78db      	ldrb	r3, [r3, #3]
 8005eb8:	0018      	movs	r0, r3
 8005eba:	f000 fb51 	bl	8006560 <RTC_ByteToBcd2>
 8005ebe:	0003      	movs	r3, r0
 8005ec0:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8005ec2:	68bb      	ldr	r3, [r7, #8]
 8005ec4:	785b      	ldrb	r3, [r3, #1]
 8005ec6:	0018      	movs	r0, r3
 8005ec8:	f000 fb4a 	bl	8006560 <RTC_ByteToBcd2>
 8005ecc:	0003      	movs	r3, r0
 8005ece:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005ed0:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)  << RTC_DR_DU_Pos) | \
 8005ed2:	68bb      	ldr	r3, [r7, #8]
 8005ed4:	789b      	ldrb	r3, [r3, #2]
 8005ed6:	0018      	movs	r0, r3
 8005ed8:	f000 fb42 	bl	8006560 <RTC_ByteToBcd2>
 8005edc:	0003      	movs	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8005ede:	0022      	movs	r2, r4
 8005ee0:	431a      	orrs	r2, r3
                 ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 8005ee2:	68bb      	ldr	r3, [r7, #8]
 8005ee4:	781b      	ldrb	r3, [r3, #0]
 8005ee6:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005ee8:	4313      	orrs	r3, r2
 8005eea:	617b      	str	r3, [r7, #20]
 8005eec:	e00e      	b.n	8005f0c <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8005eee:	68bb      	ldr	r3, [r7, #8]
 8005ef0:	78db      	ldrb	r3, [r3, #3]
 8005ef2:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8005ef4:	68bb      	ldr	r3, [r7, #8]
 8005ef6:	785b      	ldrb	r3, [r3, #1]
 8005ef8:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8005efa:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos)| \
 8005efc:	68ba      	ldr	r2, [r7, #8]
 8005efe:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8005f00:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8005f02:	68bb      	ldr	r3, [r7, #8]
 8005f04:	781b      	ldrb	r3, [r3, #0]
 8005f06:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8005f08:	4313      	orrs	r3, r2
 8005f0a:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	22ca      	movs	r2, #202	@ 0xca
 8005f12:	625a      	str	r2, [r3, #36]	@ 0x24
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	2253      	movs	r2, #83	@ 0x53
 8005f1a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8005f1c:	2513      	movs	r5, #19
 8005f1e:	197c      	adds	r4, r7, r5
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	0018      	movs	r0, r3
 8005f24:	f000 fa96 	bl	8006454 <RTC_EnterInitMode>
 8005f28:	0003      	movs	r3, r0
 8005f2a:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 8005f2c:	0028      	movs	r0, r5
 8005f2e:	183b      	adds	r3, r7, r0
 8005f30:	781b      	ldrb	r3, [r3, #0]
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d10c      	bne.n	8005f50 <HAL_RTC_SetDate+0xf0>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	697a      	ldr	r2, [r7, #20]
 8005f3c:	4910      	ldr	r1, [pc, #64]	@ (8005f80 <HAL_RTC_SetDate+0x120>)
 8005f3e:	400a      	ands	r2, r1
 8005f40:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8005f42:	183c      	adds	r4, r7, r0
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	0018      	movs	r0, r3
 8005f48:	f000 fac6 	bl	80064d8 <RTC_ExitInitMode>
 8005f4c:	0003      	movs	r3, r0
 8005f4e:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	22ff      	movs	r2, #255	@ 0xff
 8005f56:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 8005f58:	2313      	movs	r3, #19
 8005f5a:	18fb      	adds	r3, r7, r3
 8005f5c:	781b      	ldrb	r3, [r3, #0]
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d103      	bne.n	8005f6a <HAL_RTC_SetDate+0x10a>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	2229      	movs	r2, #41	@ 0x29
 8005f66:	2101      	movs	r1, #1
 8005f68:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	2228      	movs	r2, #40	@ 0x28
 8005f6e:	2100      	movs	r1, #0
 8005f70:	5499      	strb	r1, [r3, r2]

  return status;
 8005f72:	2313      	movs	r3, #19
 8005f74:	18fb      	adds	r3, r7, r3
 8005f76:	781b      	ldrb	r3, [r3, #0]
}
 8005f78:	0018      	movs	r0, r3
 8005f7a:	46bd      	mov	sp, r7
 8005f7c:	b006      	add	sp, #24
 8005f7e:	bdb0      	pop	{r4, r5, r7, pc}
 8005f80:	00ffff3f 	.word	0x00ffff3f

08005f84 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8005f84:	b590      	push	{r4, r7, lr}
 8005f86:	b089      	sub	sp, #36	@ 0x24
 8005f88:	af00      	add	r7, sp, #0
 8005f8a:	60f8      	str	r0, [r7, #12]
 8005f8c:	60b9      	str	r1, [r7, #8]
 8005f8e:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	2228      	movs	r2, #40	@ 0x28
 8005f94:	5c9b      	ldrb	r3, [r3, r2]
 8005f96:	2b01      	cmp	r3, #1
 8005f98:	d101      	bne.n	8005f9e <HAL_RTC_SetAlarm_IT+0x1a>
 8005f9a:	2302      	movs	r3, #2
 8005f9c:	e128      	b.n	80061f0 <HAL_RTC_SetAlarm_IT+0x26c>
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	2228      	movs	r2, #40	@ 0x28
 8005fa2:	2101      	movs	r1, #1
 8005fa4:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	2229      	movs	r2, #41	@ 0x29
 8005faa:	2102      	movs	r1, #2
 8005fac:	5499      	strb	r1, [r3, r2]

  if(Format == RTC_FORMAT_BIN)
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d136      	bne.n	8006022 <HAL_RTC_SetAlarm_IT+0x9e>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	699b      	ldr	r3, [r3, #24]
 8005fba:	2240      	movs	r2, #64	@ 0x40
 8005fbc:	4013      	ands	r3, r2
 8005fbe:	d102      	bne.n	8005fc6 <HAL_RTC_SetAlarm_IT+0x42>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8005fc0:	68bb      	ldr	r3, [r7, #8]
 8005fc2:	2200      	movs	r2, #0
 8005fc4:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8005fc6:	68bb      	ldr	r3, [r7, #8]
 8005fc8:	781b      	ldrb	r3, [r3, #0]
 8005fca:	0018      	movs	r0, r3
 8005fcc:	f000 fac8 	bl	8006560 <RTC_ByteToBcd2>
 8005fd0:	0003      	movs	r3, r0
 8005fd2:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8005fd4:	68bb      	ldr	r3, [r7, #8]
 8005fd6:	785b      	ldrb	r3, [r3, #1]
 8005fd8:	0018      	movs	r0, r3
 8005fda:	f000 fac1 	bl	8006560 <RTC_ByteToBcd2>
 8005fde:	0003      	movs	r3, r0
 8005fe0:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8005fe2:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8005fe4:	68bb      	ldr	r3, [r7, #8]
 8005fe6:	789b      	ldrb	r3, [r3, #2]
 8005fe8:	0018      	movs	r0, r3
 8005fea:	f000 fab9 	bl	8006560 <RTC_ByteToBcd2>
 8005fee:	0003      	movs	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8005ff0:	0022      	movs	r2, r4
 8005ff2:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8005ff4:	68bb      	ldr	r3, [r7, #8]
 8005ff6:	78db      	ldrb	r3, [r3, #3]
 8005ff8:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8005ffa:	431a      	orrs	r2, r3
 8005ffc:	0014      	movs	r4, r2
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8005ffe:	68bb      	ldr	r3, [r7, #8]
 8006000:	2220      	movs	r2, #32
 8006002:	5c9b      	ldrb	r3, [r3, r2]
 8006004:	0018      	movs	r0, r3
 8006006:	f000 faab 	bl	8006560 <RTC_ByteToBcd2>
 800600a:	0003      	movs	r3, r0
 800600c:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800600e:	0022      	movs	r2, r4
 8006010:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8006012:	68bb      	ldr	r3, [r7, #8]
 8006014:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8006016:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8006018:	68bb      	ldr	r3, [r7, #8]
 800601a:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800601c:	4313      	orrs	r3, r2
 800601e:	61fb      	str	r3, [r7, #28]
 8006020:	e022      	b.n	8006068 <HAL_RTC_SetAlarm_IT+0xe4>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	699b      	ldr	r3, [r3, #24]
 8006028:	2240      	movs	r2, #64	@ 0x40
 800602a:	4013      	ands	r3, r2
 800602c:	d102      	bne.n	8006034 <HAL_RTC_SetAlarm_IT+0xb0>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800602e:	68bb      	ldr	r3, [r7, #8]
 8006030:	2200      	movs	r2, #0
 8006032:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8006034:	68bb      	ldr	r3, [r7, #8]
 8006036:	781b      	ldrb	r3, [r3, #0]
 8006038:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800603a:	68bb      	ldr	r3, [r7, #8]
 800603c:	785b      	ldrb	r3, [r3, #1]
 800603e:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8006040:	4313      	orrs	r3, r2
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8006042:	68ba      	ldr	r2, [r7, #8]
 8006044:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8006046:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8006048:	68bb      	ldr	r3, [r7, #8]
 800604a:	78db      	ldrb	r3, [r3, #3]
 800604c:	059b      	lsls	r3, r3, #22
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800604e:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8006050:	68bb      	ldr	r3, [r7, #8]
 8006052:	2120      	movs	r1, #32
 8006054:	5c5b      	ldrb	r3, [r3, r1]
 8006056:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8006058:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 800605a:	68bb      	ldr	r3, [r7, #8]
 800605c:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800605e:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8006060:	68bb      	ldr	r3, [r7, #8]
 8006062:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8006064:	4313      	orrs	r3, r2
 8006066:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8006068:	68bb      	ldr	r3, [r7, #8]
 800606a:	685a      	ldr	r2, [r3, #4]
 800606c:	68bb      	ldr	r3, [r7, #8]
 800606e:	699b      	ldr	r3, [r3, #24]
 8006070:	4313      	orrs	r3, r2
 8006072:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	22ca      	movs	r2, #202	@ 0xca
 800607a:	625a      	str	r2, [r3, #36]	@ 0x24
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	2253      	movs	r2, #83	@ 0x53
 8006082:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Configure the Alarm register */
  if(sAlarm->Alarm == RTC_ALARM_A)
 8006084:	68bb      	ldr	r3, [r7, #8]
 8006086:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006088:	2380      	movs	r3, #128	@ 0x80
 800608a:	005b      	lsls	r3, r3, #1
 800608c:	429a      	cmp	r2, r3
 800608e:	d14d      	bne.n	800612c <HAL_RTC_SetAlarm_IT+0x1a8>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	699a      	ldr	r2, [r3, #24]
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	2180      	movs	r1, #128	@ 0x80
 800609c:	0049      	lsls	r1, r1, #1
 800609e:	430a      	orrs	r2, r1
 80060a0:	619a      	str	r2, [r3, #24]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	2101      	movs	r1, #1
 80060ae:	430a      	orrs	r2, r1
 80060b0:	65da      	str	r2, [r3, #92]	@ 0x5c

    tickstart = HAL_GetTick();
 80060b2:	f7fd fd09 	bl	8003ac8 <HAL_GetTick>
 80060b6:	0003      	movs	r3, r0
 80060b8:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 80060ba:	e016      	b.n	80060ea <HAL_RTC_SetAlarm_IT+0x166>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80060bc:	f7fd fd04 	bl	8003ac8 <HAL_GetTick>
 80060c0:	0002      	movs	r2, r0
 80060c2:	697b      	ldr	r3, [r7, #20]
 80060c4:	1ad2      	subs	r2, r2, r3
 80060c6:	23fa      	movs	r3, #250	@ 0xfa
 80060c8:	009b      	lsls	r3, r3, #2
 80060ca:	429a      	cmp	r2, r3
 80060cc:	d90d      	bls.n	80060ea <HAL_RTC_SetAlarm_IT+0x166>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	22ff      	movs	r2, #255	@ 0xff
 80060d4:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	2229      	movs	r2, #41	@ 0x29
 80060da:	2103      	movs	r1, #3
 80060dc:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	2228      	movs	r2, #40	@ 0x28
 80060e2:	2100      	movs	r1, #0
 80060e4:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80060e6:	2303      	movs	r3, #3
 80060e8:	e082      	b.n	80061f0 <HAL_RTC_SetAlarm_IT+0x26c>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	68db      	ldr	r3, [r3, #12]
 80060f0:	2201      	movs	r2, #1
 80060f2:	4013      	ands	r3, r2
 80060f4:	d0e2      	beq.n	80060bc <HAL_RTC_SetAlarm_IT+0x138>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	69fa      	ldr	r2, [r7, #28]
 80060fc:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	69ba      	ldr	r2, [r7, #24]
 8006104:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	699a      	ldr	r2, [r3, #24]
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	2180      	movs	r1, #128	@ 0x80
 8006112:	0049      	lsls	r1, r1, #1
 8006114:	430a      	orrs	r2, r1
 8006116:	619a      	str	r2, [r3, #24]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc,RTC_IT_ALRA);
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	699a      	ldr	r2, [r3, #24]
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	2180      	movs	r1, #128	@ 0x80
 8006124:	0149      	lsls	r1, r1, #5
 8006126:	430a      	orrs	r2, r1
 8006128:	619a      	str	r2, [r3, #24]
 800612a:	e04b      	b.n	80061c4 <HAL_RTC_SetAlarm_IT+0x240>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	699a      	ldr	r2, [r3, #24]
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	4930      	ldr	r1, [pc, #192]	@ (80061f8 <HAL_RTC_SetAlarm_IT+0x274>)
 8006138:	400a      	ands	r2, r1
 800613a:	619a      	str	r2, [r3, #24]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_CLEAR_ALRBF);
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	2102      	movs	r1, #2
 8006148:	430a      	orrs	r2, r1
 800614a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tickstart = HAL_GetTick();
 800614c:	f7fd fcbc 	bl	8003ac8 <HAL_GetTick>
 8006150:	0003      	movs	r3, r0
 8006152:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8006154:	e016      	b.n	8006184 <HAL_RTC_SetAlarm_IT+0x200>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8006156:	f7fd fcb7 	bl	8003ac8 <HAL_GetTick>
 800615a:	0002      	movs	r2, r0
 800615c:	697b      	ldr	r3, [r7, #20]
 800615e:	1ad2      	subs	r2, r2, r3
 8006160:	23fa      	movs	r3, #250	@ 0xfa
 8006162:	009b      	lsls	r3, r3, #2
 8006164:	429a      	cmp	r2, r3
 8006166:	d90d      	bls.n	8006184 <HAL_RTC_SetAlarm_IT+0x200>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	22ff      	movs	r2, #255	@ 0xff
 800616e:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	2229      	movs	r2, #41	@ 0x29
 8006174:	2103      	movs	r1, #3
 8006176:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	2228      	movs	r2, #40	@ 0x28
 800617c:	2100      	movs	r1, #0
 800617e:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8006180:	2303      	movs	r3, #3
 8006182:	e035      	b.n	80061f0 <HAL_RTC_SetAlarm_IT+0x26c>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	68db      	ldr	r3, [r3, #12]
 800618a:	2202      	movs	r2, #2
 800618c:	4013      	ands	r3, r2
 800618e:	d0e2      	beq.n	8006156 <HAL_RTC_SetAlarm_IT+0x1d2>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	69fa      	ldr	r2, [r7, #28]
 8006196:	649a      	str	r2, [r3, #72]	@ 0x48
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	69ba      	ldr	r2, [r7, #24]
 800619e:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	699a      	ldr	r2, [r3, #24]
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	2180      	movs	r1, #128	@ 0x80
 80061ac:	0089      	lsls	r1, r1, #2
 80061ae:	430a      	orrs	r2, r1
 80061b0:	619a      	str	r2, [r3, #24]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	699a      	ldr	r2, [r3, #24]
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	2180      	movs	r1, #128	@ 0x80
 80061be:	0189      	lsls	r1, r1, #6
 80061c0:	430a      	orrs	r2, r1
 80061c2:	619a      	str	r2, [r3, #24]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 80061c4:	4a0d      	ldr	r2, [pc, #52]	@ (80061fc <HAL_RTC_SetAlarm_IT+0x278>)
 80061c6:	2380      	movs	r3, #128	@ 0x80
 80061c8:	58d3      	ldr	r3, [r2, r3]
 80061ca:	490c      	ldr	r1, [pc, #48]	@ (80061fc <HAL_RTC_SetAlarm_IT+0x278>)
 80061cc:	2280      	movs	r2, #128	@ 0x80
 80061ce:	0312      	lsls	r2, r2, #12
 80061d0:	4313      	orrs	r3, r2
 80061d2:	2280      	movs	r2, #128	@ 0x80
 80061d4:	508b      	str	r3, [r1, r2]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	22ff      	movs	r2, #255	@ 0xff
 80061dc:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	2229      	movs	r2, #41	@ 0x29
 80061e2:	2101      	movs	r1, #1
 80061e4:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	2228      	movs	r2, #40	@ 0x28
 80061ea:	2100      	movs	r1, #0
 80061ec:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80061ee:	2300      	movs	r3, #0
}
 80061f0:	0018      	movs	r0, r3
 80061f2:	46bd      	mov	sp, r7
 80061f4:	b009      	add	sp, #36	@ 0x24
 80061f6:	bd90      	pop	{r4, r7, pc}
 80061f8:	fffffdff 	.word	0xfffffdff
 80061fc:	40021800 	.word	0x40021800

08006200 <HAL_RTC_GetAlarm>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Alarm, uint32_t Format)
{
 8006200:	b580      	push	{r7, lr}
 8006202:	b086      	sub	sp, #24
 8006204:	af00      	add	r7, sp, #0
 8006206:	60f8      	str	r0, [r7, #12]
 8006208:	60b9      	str	r1, [r7, #8]
 800620a:	607a      	str	r2, [r7, #4]
 800620c:	603b      	str	r3, [r7, #0]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_ALARM(Alarm));

  if(Alarm == RTC_ALARM_A)
 800620e:	687a      	ldr	r2, [r7, #4]
 8006210:	2380      	movs	r3, #128	@ 0x80
 8006212:	005b      	lsls	r3, r3, #1
 8006214:	429a      	cmp	r2, r3
 8006216:	d144      	bne.n	80062a2 <HAL_RTC_GetAlarm+0xa2>
  {
    /* AlarmA */
    sAlarm->Alarm = RTC_ALARM_A;
 8006218:	68bb      	ldr	r3, [r7, #8]
 800621a:	2280      	movs	r2, #128	@ 0x80
 800621c:	0052      	lsls	r2, r2, #1
 800621e:	625a      	str	r2, [r3, #36]	@ 0x24

    tmpreg = (uint32_t)(hrtc->Instance->ALRMAR);
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006226:	617b      	str	r3, [r7, #20]
    subsecondtmpreg = (uint32_t)((hrtc->Instance->ALRMASSR ) & RTC_ALRMASSR_SS);
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800622e:	045b      	lsls	r3, r3, #17
 8006230:	0c5b      	lsrs	r3, r3, #17
 8006232:	613b      	str	r3, [r7, #16]

    /* Fill the structure with the read parameters */
    sAlarm->AlarmTime.Hours = (uint8_t)((tmpreg & (RTC_ALRMAR_HT | RTC_ALRMAR_HU)) >> RTC_ALRMAR_HU_Pos);
 8006234:	697b      	ldr	r3, [r7, #20]
 8006236:	0c1b      	lsrs	r3, r3, #16
 8006238:	b2db      	uxtb	r3, r3
 800623a:	223f      	movs	r2, #63	@ 0x3f
 800623c:	4013      	ands	r3, r2
 800623e:	b2da      	uxtb	r2, r3
 8006240:	68bb      	ldr	r3, [r7, #8]
 8006242:	701a      	strb	r2, [r3, #0]
    sAlarm->AlarmTime.Minutes = (uint8_t)((tmpreg & (RTC_ALRMAR_MNT | RTC_ALRMAR_MNU)) >> RTC_ALRMAR_MNU_Pos);
 8006244:	697b      	ldr	r3, [r7, #20]
 8006246:	0a1b      	lsrs	r3, r3, #8
 8006248:	b2db      	uxtb	r3, r3
 800624a:	227f      	movs	r2, #127	@ 0x7f
 800624c:	4013      	ands	r3, r2
 800624e:	b2da      	uxtb	r2, r3
 8006250:	68bb      	ldr	r3, [r7, #8]
 8006252:	705a      	strb	r2, [r3, #1]
    sAlarm->AlarmTime.Seconds = (uint8_t)((tmpreg & (RTC_ALRMAR_ST | RTC_ALRMAR_SU)) >> RTC_ALRMAR_SU_Pos);
 8006254:	697b      	ldr	r3, [r7, #20]
 8006256:	b2db      	uxtb	r3, r3
 8006258:	227f      	movs	r2, #127	@ 0x7f
 800625a:	4013      	ands	r3, r2
 800625c:	b2da      	uxtb	r2, r3
 800625e:	68bb      	ldr	r3, [r7, #8]
 8006260:	709a      	strb	r2, [r3, #2]
    sAlarm->AlarmTime.TimeFormat = (uint8_t)((tmpreg & RTC_ALRMAR_PM) >> RTC_ALRMAR_PM_Pos);
 8006262:	697b      	ldr	r3, [r7, #20]
 8006264:	0d9b      	lsrs	r3, r3, #22
 8006266:	b2db      	uxtb	r3, r3
 8006268:	2201      	movs	r2, #1
 800626a:	4013      	ands	r3, r2
 800626c:	b2da      	uxtb	r2, r3
 800626e:	68bb      	ldr	r3, [r7, #8]
 8006270:	70da      	strb	r2, [r3, #3]
    sAlarm->AlarmTime.SubSeconds = (uint32_t) subsecondtmpreg;
 8006272:	68bb      	ldr	r3, [r7, #8]
 8006274:	693a      	ldr	r2, [r7, #16]
 8006276:	605a      	str	r2, [r3, #4]
    sAlarm->AlarmDateWeekDay = (uint8_t)((tmpreg & (RTC_ALRMAR_DT | RTC_ALRMAR_DU)) >> RTC_ALRMAR_DU_Pos);
 8006278:	697b      	ldr	r3, [r7, #20]
 800627a:	0e1b      	lsrs	r3, r3, #24
 800627c:	b2db      	uxtb	r3, r3
 800627e:	223f      	movs	r2, #63	@ 0x3f
 8006280:	4013      	ands	r3, r2
 8006282:	b2d9      	uxtb	r1, r3
 8006284:	68bb      	ldr	r3, [r7, #8]
 8006286:	2220      	movs	r2, #32
 8006288:	5499      	strb	r1, [r3, r2]
    sAlarm->AlarmDateWeekDaySel = (uint32_t)(tmpreg & RTC_ALRMAR_WDSEL);
 800628a:	697a      	ldr	r2, [r7, #20]
 800628c:	2380      	movs	r3, #128	@ 0x80
 800628e:	05db      	lsls	r3, r3, #23
 8006290:	401a      	ands	r2, r3
 8006292:	68bb      	ldr	r3, [r7, #8]
 8006294:	61da      	str	r2, [r3, #28]
    sAlarm->AlarmMask = (uint32_t)(tmpreg & RTC_ALARMMASK_ALL);
 8006296:	697b      	ldr	r3, [r7, #20]
 8006298:	4a3b      	ldr	r2, [pc, #236]	@ (8006388 <HAL_RTC_GetAlarm+0x188>)
 800629a:	401a      	ands	r2, r3
 800629c:	68bb      	ldr	r3, [r7, #8]
 800629e:	615a      	str	r2, [r3, #20]
 80062a0:	e043      	b.n	800632a <HAL_RTC_GetAlarm+0x12a>
  }
  else
  {
    sAlarm->Alarm = RTC_ALARM_B;
 80062a2:	68bb      	ldr	r3, [r7, #8]
 80062a4:	2280      	movs	r2, #128	@ 0x80
 80062a6:	0092      	lsls	r2, r2, #2
 80062a8:	625a      	str	r2, [r3, #36]	@ 0x24

    tmpreg = (uint32_t)(hrtc->Instance->ALRMBR);
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80062b0:	617b      	str	r3, [r7, #20]
    subsecondtmpreg = (uint32_t)((hrtc->Instance->ALRMBSSR) & RTC_ALRMBSSR_SS);
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80062b8:	045b      	lsls	r3, r3, #17
 80062ba:	0c5b      	lsrs	r3, r3, #17
 80062bc:	613b      	str	r3, [r7, #16]

    /* Fill the structure with the read parameters */
    sAlarm->AlarmTime.Hours = (uint8_t)((tmpreg & (RTC_ALRMBR_HT | RTC_ALRMBR_HU)) >> RTC_ALRMBR_HU_Pos);
 80062be:	697b      	ldr	r3, [r7, #20]
 80062c0:	0c1b      	lsrs	r3, r3, #16
 80062c2:	b2db      	uxtb	r3, r3
 80062c4:	223f      	movs	r2, #63	@ 0x3f
 80062c6:	4013      	ands	r3, r2
 80062c8:	b2da      	uxtb	r2, r3
 80062ca:	68bb      	ldr	r3, [r7, #8]
 80062cc:	701a      	strb	r2, [r3, #0]
    sAlarm->AlarmTime.Minutes = (uint8_t)((tmpreg & (RTC_ALRMBR_MNT | RTC_ALRMBR_MNU)) >> RTC_ALRMBR_MNU_Pos);
 80062ce:	697b      	ldr	r3, [r7, #20]
 80062d0:	0a1b      	lsrs	r3, r3, #8
 80062d2:	b2db      	uxtb	r3, r3
 80062d4:	227f      	movs	r2, #127	@ 0x7f
 80062d6:	4013      	ands	r3, r2
 80062d8:	b2da      	uxtb	r2, r3
 80062da:	68bb      	ldr	r3, [r7, #8]
 80062dc:	705a      	strb	r2, [r3, #1]
    sAlarm->AlarmTime.Seconds = (uint8_t)((tmpreg & (RTC_ALRMBR_ST | RTC_ALRMBR_SU)) >> RTC_ALRMBR_SU_Pos);
 80062de:	697b      	ldr	r3, [r7, #20]
 80062e0:	b2db      	uxtb	r3, r3
 80062e2:	227f      	movs	r2, #127	@ 0x7f
 80062e4:	4013      	ands	r3, r2
 80062e6:	b2da      	uxtb	r2, r3
 80062e8:	68bb      	ldr	r3, [r7, #8]
 80062ea:	709a      	strb	r2, [r3, #2]
    sAlarm->AlarmTime.TimeFormat = (uint8_t)((tmpreg & RTC_ALRMBR_PM) >> RTC_ALRMBR_PM_Pos);
 80062ec:	697b      	ldr	r3, [r7, #20]
 80062ee:	0d9b      	lsrs	r3, r3, #22
 80062f0:	b2db      	uxtb	r3, r3
 80062f2:	2201      	movs	r2, #1
 80062f4:	4013      	ands	r3, r2
 80062f6:	b2da      	uxtb	r2, r3
 80062f8:	68bb      	ldr	r3, [r7, #8]
 80062fa:	70da      	strb	r2, [r3, #3]
    sAlarm->AlarmTime.SubSeconds = (uint32_t) subsecondtmpreg;
 80062fc:	68bb      	ldr	r3, [r7, #8]
 80062fe:	693a      	ldr	r2, [r7, #16]
 8006300:	605a      	str	r2, [r3, #4]
    sAlarm->AlarmDateWeekDay = (uint8_t)((tmpreg & (RTC_ALRMBR_DT | RTC_ALRMBR_DU)) >> RTC_ALRMBR_DU_Pos);
 8006302:	697b      	ldr	r3, [r7, #20]
 8006304:	0e1b      	lsrs	r3, r3, #24
 8006306:	b2db      	uxtb	r3, r3
 8006308:	223f      	movs	r2, #63	@ 0x3f
 800630a:	4013      	ands	r3, r2
 800630c:	b2d9      	uxtb	r1, r3
 800630e:	68bb      	ldr	r3, [r7, #8]
 8006310:	2220      	movs	r2, #32
 8006312:	5499      	strb	r1, [r3, r2]
    sAlarm->AlarmDateWeekDaySel = (uint32_t)(tmpreg & RTC_ALRMBR_WDSEL);
 8006314:	697a      	ldr	r2, [r7, #20]
 8006316:	2380      	movs	r3, #128	@ 0x80
 8006318:	05db      	lsls	r3, r3, #23
 800631a:	401a      	ands	r2, r3
 800631c:	68bb      	ldr	r3, [r7, #8]
 800631e:	61da      	str	r2, [r3, #28]
    sAlarm->AlarmMask = (uint32_t)(tmpreg & RTC_ALARMMASK_ALL);
 8006320:	697b      	ldr	r3, [r7, #20]
 8006322:	4a19      	ldr	r2, [pc, #100]	@ (8006388 <HAL_RTC_GetAlarm+0x188>)
 8006324:	401a      	ands	r2, r3
 8006326:	68bb      	ldr	r3, [r7, #8]
 8006328:	615a      	str	r2, [r3, #20]
  }

  if(Format == RTC_FORMAT_BIN)
 800632a:	683b      	ldr	r3, [r7, #0]
 800632c:	2b00      	cmp	r3, #0
 800632e:	d125      	bne.n	800637c <HAL_RTC_GetAlarm+0x17c>
  {
    sAlarm->AlarmTime.Hours = RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours);
 8006330:	68bb      	ldr	r3, [r7, #8]
 8006332:	781b      	ldrb	r3, [r3, #0]
 8006334:	0018      	movs	r0, r3
 8006336:	f000 f93b 	bl	80065b0 <RTC_Bcd2ToByte>
 800633a:	0003      	movs	r3, r0
 800633c:	001a      	movs	r2, r3
 800633e:	68bb      	ldr	r3, [r7, #8]
 8006340:	701a      	strb	r2, [r3, #0]
    sAlarm->AlarmTime.Minutes = RTC_Bcd2ToByte(sAlarm->AlarmTime.Minutes);
 8006342:	68bb      	ldr	r3, [r7, #8]
 8006344:	785b      	ldrb	r3, [r3, #1]
 8006346:	0018      	movs	r0, r3
 8006348:	f000 f932 	bl	80065b0 <RTC_Bcd2ToByte>
 800634c:	0003      	movs	r3, r0
 800634e:	001a      	movs	r2, r3
 8006350:	68bb      	ldr	r3, [r7, #8]
 8006352:	705a      	strb	r2, [r3, #1]
    sAlarm->AlarmTime.Seconds = RTC_Bcd2ToByte(sAlarm->AlarmTime.Seconds);
 8006354:	68bb      	ldr	r3, [r7, #8]
 8006356:	789b      	ldrb	r3, [r3, #2]
 8006358:	0018      	movs	r0, r3
 800635a:	f000 f929 	bl	80065b0 <RTC_Bcd2ToByte>
 800635e:	0003      	movs	r3, r0
 8006360:	001a      	movs	r2, r3
 8006362:	68bb      	ldr	r3, [r7, #8]
 8006364:	709a      	strb	r2, [r3, #2]
    sAlarm->AlarmDateWeekDay = RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay);
 8006366:	68bb      	ldr	r3, [r7, #8]
 8006368:	2220      	movs	r2, #32
 800636a:	5c9b      	ldrb	r3, [r3, r2]
 800636c:	0018      	movs	r0, r3
 800636e:	f000 f91f 	bl	80065b0 <RTC_Bcd2ToByte>
 8006372:	0003      	movs	r3, r0
 8006374:	0019      	movs	r1, r3
 8006376:	68bb      	ldr	r3, [r7, #8]
 8006378:	2220      	movs	r2, #32
 800637a:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 800637c:	2300      	movs	r3, #0
}
 800637e:	0018      	movs	r0, r3
 8006380:	46bd      	mov	sp, r7
 8006382:	b006      	add	sp, #24
 8006384:	bd80      	pop	{r7, pc}
 8006386:	46c0      	nop			@ (mov r8, r8)
 8006388:	80808080 	.word	0x80808080

0800638c <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef* hrtc)
{
 800638c:	b580      	push	{r7, lr}
 800638e:	b082      	sub	sp, #8
 8006390:	af00      	add	r7, sp, #0
 8006392:	6078      	str	r0, [r7, #4]
  /* Get the AlarmA interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	699a      	ldr	r2, [r3, #24]
 800639a:	2380      	movs	r3, #128	@ 0x80
 800639c:	015b      	lsls	r3, r3, #5
 800639e:	4013      	ands	r3, r2
 80063a0:	d011      	beq.n	80063c6 <HAL_RTC_AlarmIRQHandler+0x3a>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80063a8:	2201      	movs	r2, #1
 80063aa:	4013      	ands	r3, r2
 80063ac:	d00b      	beq.n	80063c6 <HAL_RTC_AlarmIRQHandler+0x3a>
    {
      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	2101      	movs	r1, #1
 80063ba:	430a      	orrs	r2, r1
 80063bc:	65da      	str	r2, [r3, #92]	@ 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      /* Call Compare Match registered Callback */
      hrtc->AlarmAEventCallback(hrtc);
#else
      /* AlarmA callback */
      HAL_RTC_AlarmAEventCallback(hrtc);
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	0018      	movs	r0, r3
 80063c2:	f7fc fbef 	bl	8002ba4 <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	699a      	ldr	r2, [r3, #24]
 80063cc:	2380      	movs	r3, #128	@ 0x80
 80063ce:	019b      	lsls	r3, r3, #6
 80063d0:	4013      	ands	r3, r2
 80063d2:	d011      	beq.n	80063f8 <HAL_RTC_AlarmIRQHandler+0x6c>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80063da:	2202      	movs	r2, #2
 80063dc:	4013      	ands	r3, r2
 80063de:	d00b      	beq.n	80063f8 <HAL_RTC_AlarmIRQHandler+0x6c>
    {
      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_CLEAR_ALRBF);
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	2102      	movs	r1, #2
 80063ec:	430a      	orrs	r2, r1
 80063ee:	65da      	str	r2, [r3, #92]	@ 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      /* Call Compare Match registered Callback */
      hrtc->AlarmBEventCallback(hrtc);
#else
      /* AlarmB callback */
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	0018      	movs	r0, r3
 80063f4:	f000 f8f9 	bl	80065ea <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	2229      	movs	r2, #41	@ 0x29
 80063fc:	2101      	movs	r1, #1
 80063fe:	5499      	strb	r1, [r3, r2]
}
 8006400:	46c0      	nop			@ (mov r8, r8)
 8006402:	46bd      	mov	sp, r7
 8006404:	b002      	add	sp, #8
 8006406:	bd80      	pop	{r7, pc}

08006408 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8006408:	b580      	push	{r7, lr}
 800640a:	b084      	sub	sp, #16
 800640c:	af00      	add	r7, sp, #0
 800640e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	4a0e      	ldr	r2, [pc, #56]	@ (8006450 <HAL_RTC_WaitForSynchro+0x48>)
 8006416:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8006418:	f7fd fb56 	bl	8003ac8 <HAL_GetTick>
 800641c:	0003      	movs	r3, r0
 800641e:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 8006420:	e00a      	b.n	8006438 <HAL_RTC_WaitForSynchro+0x30>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8006422:	f7fd fb51 	bl	8003ac8 <HAL_GetTick>
 8006426:	0002      	movs	r2, r0
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	1ad2      	subs	r2, r2, r3
 800642c:	23fa      	movs	r3, #250	@ 0xfa
 800642e:	009b      	lsls	r3, r3, #2
 8006430:	429a      	cmp	r2, r3
 8006432:	d901      	bls.n	8006438 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8006434:	2303      	movs	r3, #3
 8006436:	e006      	b.n	8006446 <HAL_RTC_WaitForSynchro+0x3e>
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	68db      	ldr	r3, [r3, #12]
 800643e:	2220      	movs	r2, #32
 8006440:	4013      	ands	r3, r2
 8006442:	d0ee      	beq.n	8006422 <HAL_RTC_WaitForSynchro+0x1a>
    }
  }

  return HAL_OK;
 8006444:	2300      	movs	r3, #0
}
 8006446:	0018      	movs	r0, r3
 8006448:	46bd      	mov	sp, r7
 800644a:	b004      	add	sp, #16
 800644c:	bd80      	pop	{r7, pc}
 800644e:	46c0      	nop			@ (mov r8, r8)
 8006450:	0001005f 	.word	0x0001005f

08006454 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8006454:	b580      	push	{r7, lr}
 8006456:	b084      	sub	sp, #16
 8006458:	af00      	add	r7, sp, #0
 800645a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;  
 800645c:	230f      	movs	r3, #15
 800645e:	18fb      	adds	r3, r7, r3
 8006460:	2200      	movs	r2, #0
 8006462:	701a      	strb	r2, [r3, #0]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U)
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	68db      	ldr	r3, [r3, #12]
 800646a:	2240      	movs	r2, #64	@ 0x40
 800646c:	4013      	ands	r3, r2
 800646e:	d12c      	bne.n	80064ca <RTC_EnterInitMode+0x76>
  {
    /* Set the Initialization mode */
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	68da      	ldr	r2, [r3, #12]
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	2180      	movs	r1, #128	@ 0x80
 800647c:	430a      	orrs	r2, r1
 800647e:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8006480:	f7fd fb22 	bl	8003ac8 <HAL_GetTick>
 8006484:	0003      	movs	r3, r0
 8006486:	60bb      	str	r3, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8006488:	e014      	b.n	80064b4 <RTC_EnterInitMode+0x60>
    {
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 800648a:	f7fd fb1d 	bl	8003ac8 <HAL_GetTick>
 800648e:	0002      	movs	r2, r0
 8006490:	68bb      	ldr	r3, [r7, #8]
 8006492:	1ad2      	subs	r2, r2, r3
 8006494:	200f      	movs	r0, #15
 8006496:	183b      	adds	r3, r7, r0
 8006498:	1839      	adds	r1, r7, r0
 800649a:	7809      	ldrb	r1, [r1, #0]
 800649c:	7019      	strb	r1, [r3, #0]
 800649e:	23fa      	movs	r3, #250	@ 0xfa
 80064a0:	009b      	lsls	r3, r3, #2
 80064a2:	429a      	cmp	r2, r3
 80064a4:	d906      	bls.n	80064b4 <RTC_EnterInitMode+0x60>
      {
        status = HAL_TIMEOUT;
 80064a6:	183b      	adds	r3, r7, r0
 80064a8:	2203      	movs	r2, #3
 80064aa:	701a      	strb	r2, [r3, #0]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	2229      	movs	r2, #41	@ 0x29
 80064b0:	2103      	movs	r1, #3
 80064b2:	5499      	strb	r1, [r3, r2]
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	68db      	ldr	r3, [r3, #12]
 80064ba:	2240      	movs	r2, #64	@ 0x40
 80064bc:	4013      	ands	r3, r2
 80064be:	d104      	bne.n	80064ca <RTC_EnterInitMode+0x76>
 80064c0:	230f      	movs	r3, #15
 80064c2:	18fb      	adds	r3, r7, r3
 80064c4:	781b      	ldrb	r3, [r3, #0]
 80064c6:	2b03      	cmp	r3, #3
 80064c8:	d1df      	bne.n	800648a <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 80064ca:	230f      	movs	r3, #15
 80064cc:	18fb      	adds	r3, r7, r3
 80064ce:	781b      	ldrb	r3, [r3, #0]
}
 80064d0:	0018      	movs	r0, r3
 80064d2:	46bd      	mov	sp, r7
 80064d4:	b004      	add	sp, #16
 80064d6:	bd80      	pop	{r7, pc}

080064d8 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80064d8:	b590      	push	{r4, r7, lr}
 80064da:	b085      	sub	sp, #20
 80064dc:	af00      	add	r7, sp, #0
 80064de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80064e0:	240f      	movs	r4, #15
 80064e2:	193b      	adds	r3, r7, r4
 80064e4:	2200      	movs	r2, #0
 80064e6:	701a      	strb	r2, [r3, #0]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 80064e8:	4b1c      	ldr	r3, [pc, #112]	@ (800655c <RTC_ExitInitMode+0x84>)
 80064ea:	68da      	ldr	r2, [r3, #12]
 80064ec:	4b1b      	ldr	r3, [pc, #108]	@ (800655c <RTC_ExitInitMode+0x84>)
 80064ee:	2180      	movs	r1, #128	@ 0x80
 80064f0:	438a      	bics	r2, r1
 80064f2:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 80064f4:	4b19      	ldr	r3, [pc, #100]	@ (800655c <RTC_ExitInitMode+0x84>)
 80064f6:	699b      	ldr	r3, [r3, #24]
 80064f8:	2220      	movs	r2, #32
 80064fa:	4013      	ands	r3, r2
 80064fc:	d10d      	bne.n	800651a <RTC_ExitInitMode+0x42>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	0018      	movs	r0, r3
 8006502:	f7ff ff81 	bl	8006408 <HAL_RTC_WaitForSynchro>
 8006506:	1e03      	subs	r3, r0, #0
 8006508:	d021      	beq.n	800654e <RTC_ExitInitMode+0x76>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	2229      	movs	r2, #41	@ 0x29
 800650e:	2103      	movs	r1, #3
 8006510:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 8006512:	193b      	adds	r3, r7, r4
 8006514:	2203      	movs	r2, #3
 8006516:	701a      	strb	r2, [r3, #0]
 8006518:	e019      	b.n	800654e <RTC_ExitInitMode+0x76>
  }
  else /* WA 2.7.1 Calendar initialization may fail in case of consecutive INIT mode entry.
          Please look at STM32G0 Errata sheet on the internet for details. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800651a:	4b10      	ldr	r3, [pc, #64]	@ (800655c <RTC_ExitInitMode+0x84>)
 800651c:	699a      	ldr	r2, [r3, #24]
 800651e:	4b0f      	ldr	r3, [pc, #60]	@ (800655c <RTC_ExitInitMode+0x84>)
 8006520:	2120      	movs	r1, #32
 8006522:	438a      	bics	r2, r1
 8006524:	619a      	str	r2, [r3, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	0018      	movs	r0, r3
 800652a:	f7ff ff6d 	bl	8006408 <HAL_RTC_WaitForSynchro>
 800652e:	1e03      	subs	r3, r0, #0
 8006530:	d007      	beq.n	8006542 <RTC_ExitInitMode+0x6a>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	2229      	movs	r2, #41	@ 0x29
 8006536:	2103      	movs	r1, #3
 8006538:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 800653a:	230f      	movs	r3, #15
 800653c:	18fb      	adds	r3, r7, r3
 800653e:	2203      	movs	r2, #3
 8006540:	701a      	strb	r2, [r3, #0]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8006542:	4b06      	ldr	r3, [pc, #24]	@ (800655c <RTC_ExitInitMode+0x84>)
 8006544:	699a      	ldr	r2, [r3, #24]
 8006546:	4b05      	ldr	r3, [pc, #20]	@ (800655c <RTC_ExitInitMode+0x84>)
 8006548:	2120      	movs	r1, #32
 800654a:	430a      	orrs	r2, r1
 800654c:	619a      	str	r2, [r3, #24]
  }

  return status;
 800654e:	230f      	movs	r3, #15
 8006550:	18fb      	adds	r3, r7, r3
 8006552:	781b      	ldrb	r3, [r3, #0]
}
 8006554:	0018      	movs	r0, r3
 8006556:	46bd      	mov	sp, r7
 8006558:	b005      	add	sp, #20
 800655a:	bd90      	pop	{r4, r7, pc}
 800655c:	40002800 	.word	0x40002800

08006560 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8006560:	b580      	push	{r7, lr}
 8006562:	b084      	sub	sp, #16
 8006564:	af00      	add	r7, sp, #0
 8006566:	0002      	movs	r2, r0
 8006568:	1dfb      	adds	r3, r7, #7
 800656a:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 800656c:	2300      	movs	r3, #0
 800656e:	60fb      	str	r3, [r7, #12]
  uint8_t Param = Value;
 8006570:	230b      	movs	r3, #11
 8006572:	18fb      	adds	r3, r7, r3
 8006574:	1dfa      	adds	r2, r7, #7
 8006576:	7812      	ldrb	r2, [r2, #0]
 8006578:	701a      	strb	r2, [r3, #0]

  while(Param >= 10U)
 800657a:	e008      	b.n	800658e <RTC_ByteToBcd2+0x2e>
  {
    bcdhigh++;
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	3301      	adds	r3, #1
 8006580:	60fb      	str	r3, [r7, #12]
    Param -= 10U;
 8006582:	220b      	movs	r2, #11
 8006584:	18bb      	adds	r3, r7, r2
 8006586:	18ba      	adds	r2, r7, r2
 8006588:	7812      	ldrb	r2, [r2, #0]
 800658a:	3a0a      	subs	r2, #10
 800658c:	701a      	strb	r2, [r3, #0]
  while(Param >= 10U)
 800658e:	210b      	movs	r1, #11
 8006590:	187b      	adds	r3, r7, r1
 8006592:	781b      	ldrb	r3, [r3, #0]
 8006594:	2b09      	cmp	r3, #9
 8006596:	d8f1      	bhi.n	800657c <RTC_ByteToBcd2+0x1c>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Param);
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	b2db      	uxtb	r3, r3
 800659c:	011b      	lsls	r3, r3, #4
 800659e:	b2da      	uxtb	r2, r3
 80065a0:	187b      	adds	r3, r7, r1
 80065a2:	781b      	ldrb	r3, [r3, #0]
 80065a4:	4313      	orrs	r3, r2
 80065a6:	b2db      	uxtb	r3, r3
}
 80065a8:	0018      	movs	r0, r3
 80065aa:	46bd      	mov	sp, r7
 80065ac:	b004      	add	sp, #16
 80065ae:	bd80      	pop	{r7, pc}

080065b0 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 80065b0:	b580      	push	{r7, lr}
 80065b2:	b084      	sub	sp, #16
 80065b4:	af00      	add	r7, sp, #0
 80065b6:	0002      	movs	r2, r0
 80065b8:	1dfb      	adds	r3, r7, #7
 80065ba:	701a      	strb	r2, [r3, #0]
  uint32_t tmp;
  tmp = (((uint32_t)Value & 0xF0U) >> 4U) * 10U;
 80065bc:	1dfb      	adds	r3, r7, #7
 80065be:	781b      	ldrb	r3, [r3, #0]
 80065c0:	091b      	lsrs	r3, r3, #4
 80065c2:	b2db      	uxtb	r3, r3
 80065c4:	001a      	movs	r2, r3
 80065c6:	0013      	movs	r3, r2
 80065c8:	009b      	lsls	r3, r3, #2
 80065ca:	189b      	adds	r3, r3, r2
 80065cc:	005b      	lsls	r3, r3, #1
 80065ce:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tmp + ((uint32_t)Value & 0x0FU));
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	b2da      	uxtb	r2, r3
 80065d4:	1dfb      	adds	r3, r7, #7
 80065d6:	781b      	ldrb	r3, [r3, #0]
 80065d8:	210f      	movs	r1, #15
 80065da:	400b      	ands	r3, r1
 80065dc:	b2db      	uxtb	r3, r3
 80065de:	18d3      	adds	r3, r2, r3
 80065e0:	b2db      	uxtb	r3, r3
}
 80065e2:	0018      	movs	r0, r3
 80065e4:	46bd      	mov	sp, r7
 80065e6:	b004      	add	sp, #16
 80065e8:	bd80      	pop	{r7, pc}

080065ea <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 80065ea:	b580      	push	{r7, lr}
 80065ec:	b082      	sub	sp, #8
 80065ee:	af00      	add	r7, sp, #0
 80065f0:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 80065f2:	46c0      	nop			@ (mov r8, r8)
 80065f4:	46bd      	mov	sp, r7
 80065f6:	b002      	add	sp, #8
 80065f8:	bd80      	pop	{r7, pc}
	...

080065fc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80065fc:	b580      	push	{r7, lr}
 80065fe:	b084      	sub	sp, #16
 8006600:	af00      	add	r7, sp, #0
 8006602:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	2b00      	cmp	r3, #0
 8006608:	d101      	bne.n	800660e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800660a:	2301      	movs	r3, #1
 800660c:	e0a8      	b.n	8006760 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006612:	2b00      	cmp	r3, #0
 8006614:	d109      	bne.n	800662a <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	685a      	ldr	r2, [r3, #4]
 800661a:	2382      	movs	r3, #130	@ 0x82
 800661c:	005b      	lsls	r3, r3, #1
 800661e:	429a      	cmp	r2, r3
 8006620:	d009      	beq.n	8006636 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	2200      	movs	r2, #0
 8006626:	61da      	str	r2, [r3, #28]
 8006628:	e005      	b.n	8006636 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	2200      	movs	r2, #0
 800662e:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	2200      	movs	r2, #0
 8006634:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	2200      	movs	r2, #0
 800663a:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	225d      	movs	r2, #93	@ 0x5d
 8006640:	5c9b      	ldrb	r3, [r3, r2]
 8006642:	b2db      	uxtb	r3, r3
 8006644:	2b00      	cmp	r3, #0
 8006646:	d107      	bne.n	8006658 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	225c      	movs	r2, #92	@ 0x5c
 800664c:	2100      	movs	r1, #0
 800664e:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	0018      	movs	r0, r3
 8006654:	f7fc ffe0 	bl	8003618 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	225d      	movs	r2, #93	@ 0x5d
 800665c:	2102      	movs	r1, #2
 800665e:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	681a      	ldr	r2, [r3, #0]
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	2140      	movs	r1, #64	@ 0x40
 800666c:	438a      	bics	r2, r1
 800666e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	68da      	ldr	r2, [r3, #12]
 8006674:	23e0      	movs	r3, #224	@ 0xe0
 8006676:	00db      	lsls	r3, r3, #3
 8006678:	429a      	cmp	r2, r3
 800667a:	d902      	bls.n	8006682 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800667c:	2300      	movs	r3, #0
 800667e:	60fb      	str	r3, [r7, #12]
 8006680:	e002      	b.n	8006688 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8006682:	2380      	movs	r3, #128	@ 0x80
 8006684:	015b      	lsls	r3, r3, #5
 8006686:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	68da      	ldr	r2, [r3, #12]
 800668c:	23f0      	movs	r3, #240	@ 0xf0
 800668e:	011b      	lsls	r3, r3, #4
 8006690:	429a      	cmp	r2, r3
 8006692:	d008      	beq.n	80066a6 <HAL_SPI_Init+0xaa>
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	68da      	ldr	r2, [r3, #12]
 8006698:	23e0      	movs	r3, #224	@ 0xe0
 800669a:	00db      	lsls	r3, r3, #3
 800669c:	429a      	cmp	r2, r3
 800669e:	d002      	beq.n	80066a6 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	2200      	movs	r2, #0
 80066a4:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	685a      	ldr	r2, [r3, #4]
 80066aa:	2382      	movs	r3, #130	@ 0x82
 80066ac:	005b      	lsls	r3, r3, #1
 80066ae:	401a      	ands	r2, r3
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	6899      	ldr	r1, [r3, #8]
 80066b4:	2384      	movs	r3, #132	@ 0x84
 80066b6:	021b      	lsls	r3, r3, #8
 80066b8:	400b      	ands	r3, r1
 80066ba:	431a      	orrs	r2, r3
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	691b      	ldr	r3, [r3, #16]
 80066c0:	2102      	movs	r1, #2
 80066c2:	400b      	ands	r3, r1
 80066c4:	431a      	orrs	r2, r3
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	695b      	ldr	r3, [r3, #20]
 80066ca:	2101      	movs	r1, #1
 80066cc:	400b      	ands	r3, r1
 80066ce:	431a      	orrs	r2, r3
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	6999      	ldr	r1, [r3, #24]
 80066d4:	2380      	movs	r3, #128	@ 0x80
 80066d6:	009b      	lsls	r3, r3, #2
 80066d8:	400b      	ands	r3, r1
 80066da:	431a      	orrs	r2, r3
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	69db      	ldr	r3, [r3, #28]
 80066e0:	2138      	movs	r1, #56	@ 0x38
 80066e2:	400b      	ands	r3, r1
 80066e4:	431a      	orrs	r2, r3
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	6a1b      	ldr	r3, [r3, #32]
 80066ea:	2180      	movs	r1, #128	@ 0x80
 80066ec:	400b      	ands	r3, r1
 80066ee:	431a      	orrs	r2, r3
 80066f0:	0011      	movs	r1, r2
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80066f6:	2380      	movs	r3, #128	@ 0x80
 80066f8:	019b      	lsls	r3, r3, #6
 80066fa:	401a      	ands	r2, r3
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	430a      	orrs	r2, r1
 8006702:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	699b      	ldr	r3, [r3, #24]
 8006708:	0c1b      	lsrs	r3, r3, #16
 800670a:	2204      	movs	r2, #4
 800670c:	401a      	ands	r2, r3
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006712:	2110      	movs	r1, #16
 8006714:	400b      	ands	r3, r1
 8006716:	431a      	orrs	r2, r3
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800671c:	2108      	movs	r1, #8
 800671e:	400b      	ands	r3, r1
 8006720:	431a      	orrs	r2, r3
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	68d9      	ldr	r1, [r3, #12]
 8006726:	23f0      	movs	r3, #240	@ 0xf0
 8006728:	011b      	lsls	r3, r3, #4
 800672a:	400b      	ands	r3, r1
 800672c:	431a      	orrs	r2, r3
 800672e:	0011      	movs	r1, r2
 8006730:	68fa      	ldr	r2, [r7, #12]
 8006732:	2380      	movs	r3, #128	@ 0x80
 8006734:	015b      	lsls	r3, r3, #5
 8006736:	401a      	ands	r2, r3
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	430a      	orrs	r2, r1
 800673e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	69da      	ldr	r2, [r3, #28]
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	4907      	ldr	r1, [pc, #28]	@ (8006768 <HAL_SPI_Init+0x16c>)
 800674c:	400a      	ands	r2, r1
 800674e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	2200      	movs	r2, #0
 8006754:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	225d      	movs	r2, #93	@ 0x5d
 800675a:	2101      	movs	r1, #1
 800675c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800675e:	2300      	movs	r3, #0
}
 8006760:	0018      	movs	r0, r3
 8006762:	46bd      	mov	sp, r7
 8006764:	b004      	add	sp, #16
 8006766:	bd80      	pop	{r7, pc}
 8006768:	fffff7ff 	.word	0xfffff7ff

0800676c <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800676c:	b580      	push	{r7, lr}
 800676e:	b088      	sub	sp, #32
 8006770:	af00      	add	r7, sp, #0
 8006772:	60f8      	str	r0, [r7, #12]
 8006774:	60b9      	str	r1, [r7, #8]
 8006776:	603b      	str	r3, [r7, #0]
 8006778:	1dbb      	adds	r3, r7, #6
 800677a:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800677c:	231f      	movs	r3, #31
 800677e:	18fb      	adds	r3, r7, r3
 8006780:	2200      	movs	r2, #0
 8006782:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	225c      	movs	r2, #92	@ 0x5c
 8006788:	5c9b      	ldrb	r3, [r3, r2]
 800678a:	2b01      	cmp	r3, #1
 800678c:	d101      	bne.n	8006792 <HAL_SPI_Transmit+0x26>
 800678e:	2302      	movs	r3, #2
 8006790:	e147      	b.n	8006a22 <HAL_SPI_Transmit+0x2b6>
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	225c      	movs	r2, #92	@ 0x5c
 8006796:	2101      	movs	r1, #1
 8006798:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800679a:	f7fd f995 	bl	8003ac8 <HAL_GetTick>
 800679e:	0003      	movs	r3, r0
 80067a0:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80067a2:	2316      	movs	r3, #22
 80067a4:	18fb      	adds	r3, r7, r3
 80067a6:	1dba      	adds	r2, r7, #6
 80067a8:	8812      	ldrh	r2, [r2, #0]
 80067aa:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	225d      	movs	r2, #93	@ 0x5d
 80067b0:	5c9b      	ldrb	r3, [r3, r2]
 80067b2:	b2db      	uxtb	r3, r3
 80067b4:	2b01      	cmp	r3, #1
 80067b6:	d004      	beq.n	80067c2 <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 80067b8:	231f      	movs	r3, #31
 80067ba:	18fb      	adds	r3, r7, r3
 80067bc:	2202      	movs	r2, #2
 80067be:	701a      	strb	r2, [r3, #0]
    goto error;
 80067c0:	e128      	b.n	8006a14 <HAL_SPI_Transmit+0x2a8>
  }

  if ((pData == NULL) || (Size == 0U))
 80067c2:	68bb      	ldr	r3, [r7, #8]
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d003      	beq.n	80067d0 <HAL_SPI_Transmit+0x64>
 80067c8:	1dbb      	adds	r3, r7, #6
 80067ca:	881b      	ldrh	r3, [r3, #0]
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d104      	bne.n	80067da <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 80067d0:	231f      	movs	r3, #31
 80067d2:	18fb      	adds	r3, r7, r3
 80067d4:	2201      	movs	r2, #1
 80067d6:	701a      	strb	r2, [r3, #0]
    goto error;
 80067d8:	e11c      	b.n	8006a14 <HAL_SPI_Transmit+0x2a8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	225d      	movs	r2, #93	@ 0x5d
 80067de:	2103      	movs	r1, #3
 80067e0:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	2200      	movs	r2, #0
 80067e6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	68ba      	ldr	r2, [r7, #8]
 80067ec:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	1dba      	adds	r2, r7, #6
 80067f2:	8812      	ldrh	r2, [r2, #0]
 80067f4:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	1dba      	adds	r2, r7, #6
 80067fa:	8812      	ldrh	r2, [r2, #0]
 80067fc:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	2200      	movs	r2, #0
 8006802:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	2244      	movs	r2, #68	@ 0x44
 8006808:	2100      	movs	r1, #0
 800680a:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	2246      	movs	r2, #70	@ 0x46
 8006810:	2100      	movs	r1, #0
 8006812:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	2200      	movs	r2, #0
 8006818:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	2200      	movs	r2, #0
 800681e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	689a      	ldr	r2, [r3, #8]
 8006824:	2380      	movs	r3, #128	@ 0x80
 8006826:	021b      	lsls	r3, r3, #8
 8006828:	429a      	cmp	r2, r3
 800682a:	d110      	bne.n	800684e <HAL_SPI_Transmit+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	681a      	ldr	r2, [r3, #0]
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	2140      	movs	r1, #64	@ 0x40
 8006838:	438a      	bics	r2, r1
 800683a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	681a      	ldr	r2, [r3, #0]
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	2180      	movs	r1, #128	@ 0x80
 8006848:	01c9      	lsls	r1, r1, #7
 800684a:	430a      	orrs	r2, r1
 800684c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	2240      	movs	r2, #64	@ 0x40
 8006856:	4013      	ands	r3, r2
 8006858:	2b40      	cmp	r3, #64	@ 0x40
 800685a:	d007      	beq.n	800686c <HAL_SPI_Transmit+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	681a      	ldr	r2, [r3, #0]
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	2140      	movs	r1, #64	@ 0x40
 8006868:	430a      	orrs	r2, r1
 800686a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	68da      	ldr	r2, [r3, #12]
 8006870:	23e0      	movs	r3, #224	@ 0xe0
 8006872:	00db      	lsls	r3, r3, #3
 8006874:	429a      	cmp	r2, r3
 8006876:	d952      	bls.n	800691e <HAL_SPI_Transmit+0x1b2>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	685b      	ldr	r3, [r3, #4]
 800687c:	2b00      	cmp	r3, #0
 800687e:	d004      	beq.n	800688a <HAL_SPI_Transmit+0x11e>
 8006880:	2316      	movs	r3, #22
 8006882:	18fb      	adds	r3, r7, r3
 8006884:	881b      	ldrh	r3, [r3, #0]
 8006886:	2b01      	cmp	r3, #1
 8006888:	d143      	bne.n	8006912 <HAL_SPI_Transmit+0x1a6>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800688e:	881a      	ldrh	r2, [r3, #0]
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800689a:	1c9a      	adds	r2, r3, #2
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80068a4:	b29b      	uxth	r3, r3
 80068a6:	3b01      	subs	r3, #1
 80068a8:	b29a      	uxth	r2, r3
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80068ae:	e030      	b.n	8006912 <HAL_SPI_Transmit+0x1a6>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	689b      	ldr	r3, [r3, #8]
 80068b6:	2202      	movs	r2, #2
 80068b8:	4013      	ands	r3, r2
 80068ba:	2b02      	cmp	r3, #2
 80068bc:	d112      	bne.n	80068e4 <HAL_SPI_Transmit+0x178>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068c2:	881a      	ldrh	r2, [r3, #0]
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068ce:	1c9a      	adds	r2, r3, #2
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80068d8:	b29b      	uxth	r3, r3
 80068da:	3b01      	subs	r3, #1
 80068dc:	b29a      	uxth	r2, r3
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80068e2:	e016      	b.n	8006912 <HAL_SPI_Transmit+0x1a6>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80068e4:	f7fd f8f0 	bl	8003ac8 <HAL_GetTick>
 80068e8:	0002      	movs	r2, r0
 80068ea:	69bb      	ldr	r3, [r7, #24]
 80068ec:	1ad3      	subs	r3, r2, r3
 80068ee:	683a      	ldr	r2, [r7, #0]
 80068f0:	429a      	cmp	r2, r3
 80068f2:	d802      	bhi.n	80068fa <HAL_SPI_Transmit+0x18e>
 80068f4:	683b      	ldr	r3, [r7, #0]
 80068f6:	3301      	adds	r3, #1
 80068f8:	d102      	bne.n	8006900 <HAL_SPI_Transmit+0x194>
 80068fa:	683b      	ldr	r3, [r7, #0]
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d108      	bne.n	8006912 <HAL_SPI_Transmit+0x1a6>
        {
          errorcode = HAL_TIMEOUT;
 8006900:	231f      	movs	r3, #31
 8006902:	18fb      	adds	r3, r7, r3
 8006904:	2203      	movs	r2, #3
 8006906:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	225d      	movs	r2, #93	@ 0x5d
 800690c:	2101      	movs	r1, #1
 800690e:	5499      	strb	r1, [r3, r2]
          goto error;
 8006910:	e080      	b.n	8006a14 <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006916:	b29b      	uxth	r3, r3
 8006918:	2b00      	cmp	r3, #0
 800691a:	d1c9      	bne.n	80068b0 <HAL_SPI_Transmit+0x144>
 800691c:	e053      	b.n	80069c6 <HAL_SPI_Transmit+0x25a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	685b      	ldr	r3, [r3, #4]
 8006922:	2b00      	cmp	r3, #0
 8006924:	d004      	beq.n	8006930 <HAL_SPI_Transmit+0x1c4>
 8006926:	2316      	movs	r3, #22
 8006928:	18fb      	adds	r3, r7, r3
 800692a:	881b      	ldrh	r3, [r3, #0]
 800692c:	2b01      	cmp	r3, #1
 800692e:	d145      	bne.n	80069bc <HAL_SPI_Transmit+0x250>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	330c      	adds	r3, #12
 800693a:	7812      	ldrb	r2, [r2, #0]
 800693c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006942:	1c5a      	adds	r2, r3, #1
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800694c:	b29b      	uxth	r3, r3
 800694e:	3b01      	subs	r3, #1
 8006950:	b29a      	uxth	r2, r3
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    while (hspi->TxXferCount > 0U)
 8006956:	e031      	b.n	80069bc <HAL_SPI_Transmit+0x250>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	689b      	ldr	r3, [r3, #8]
 800695e:	2202      	movs	r2, #2
 8006960:	4013      	ands	r3, r2
 8006962:	2b02      	cmp	r3, #2
 8006964:	d113      	bne.n	800698e <HAL_SPI_Transmit+0x222>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	330c      	adds	r3, #12
 8006970:	7812      	ldrb	r2, [r2, #0]
 8006972:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006978:	1c5a      	adds	r2, r3, #1
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006982:	b29b      	uxth	r3, r3
 8006984:	3b01      	subs	r3, #1
 8006986:	b29a      	uxth	r2, r3
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800698c:	e016      	b.n	80069bc <HAL_SPI_Transmit+0x250>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800698e:	f7fd f89b 	bl	8003ac8 <HAL_GetTick>
 8006992:	0002      	movs	r2, r0
 8006994:	69bb      	ldr	r3, [r7, #24]
 8006996:	1ad3      	subs	r3, r2, r3
 8006998:	683a      	ldr	r2, [r7, #0]
 800699a:	429a      	cmp	r2, r3
 800699c:	d802      	bhi.n	80069a4 <HAL_SPI_Transmit+0x238>
 800699e:	683b      	ldr	r3, [r7, #0]
 80069a0:	3301      	adds	r3, #1
 80069a2:	d102      	bne.n	80069aa <HAL_SPI_Transmit+0x23e>
 80069a4:	683b      	ldr	r3, [r7, #0]
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d108      	bne.n	80069bc <HAL_SPI_Transmit+0x250>
        {
          errorcode = HAL_TIMEOUT;
 80069aa:	231f      	movs	r3, #31
 80069ac:	18fb      	adds	r3, r7, r3
 80069ae:	2203      	movs	r2, #3
 80069b0:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	225d      	movs	r2, #93	@ 0x5d
 80069b6:	2101      	movs	r1, #1
 80069b8:	5499      	strb	r1, [r3, r2]
          goto error;
 80069ba:	e02b      	b.n	8006a14 <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80069c0:	b29b      	uxth	r3, r3
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d1c8      	bne.n	8006958 <HAL_SPI_Transmit+0x1ec>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80069c6:	69ba      	ldr	r2, [r7, #24]
 80069c8:	6839      	ldr	r1, [r7, #0]
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	0018      	movs	r0, r3
 80069ce:	f000 f95d 	bl	8006c8c <SPI_EndRxTxTransaction>
 80069d2:	1e03      	subs	r3, r0, #0
 80069d4:	d002      	beq.n	80069dc <HAL_SPI_Transmit+0x270>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	2220      	movs	r2, #32
 80069da:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	689b      	ldr	r3, [r3, #8]
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d10a      	bne.n	80069fa <HAL_SPI_Transmit+0x28e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80069e4:	2300      	movs	r3, #0
 80069e6:	613b      	str	r3, [r7, #16]
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	68db      	ldr	r3, [r3, #12]
 80069ee:	613b      	str	r3, [r7, #16]
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	689b      	ldr	r3, [r3, #8]
 80069f6:	613b      	str	r3, [r7, #16]
 80069f8:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d004      	beq.n	8006a0c <HAL_SPI_Transmit+0x2a0>
  {
    errorcode = HAL_ERROR;
 8006a02:	231f      	movs	r3, #31
 8006a04:	18fb      	adds	r3, r7, r3
 8006a06:	2201      	movs	r2, #1
 8006a08:	701a      	strb	r2, [r3, #0]
 8006a0a:	e003      	b.n	8006a14 <HAL_SPI_Transmit+0x2a8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	225d      	movs	r2, #93	@ 0x5d
 8006a10:	2101      	movs	r1, #1
 8006a12:	5499      	strb	r1, [r3, r2]
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	225c      	movs	r2, #92	@ 0x5c
 8006a18:	2100      	movs	r1, #0
 8006a1a:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8006a1c:	231f      	movs	r3, #31
 8006a1e:	18fb      	adds	r3, r7, r3
 8006a20:	781b      	ldrb	r3, [r3, #0]
}
 8006a22:	0018      	movs	r0, r3
 8006a24:	46bd      	mov	sp, r7
 8006a26:	b008      	add	sp, #32
 8006a28:	bd80      	pop	{r7, pc}
	...

08006a2c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006a2c:	b580      	push	{r7, lr}
 8006a2e:	b088      	sub	sp, #32
 8006a30:	af00      	add	r7, sp, #0
 8006a32:	60f8      	str	r0, [r7, #12]
 8006a34:	60b9      	str	r1, [r7, #8]
 8006a36:	603b      	str	r3, [r7, #0]
 8006a38:	1dfb      	adds	r3, r7, #7
 8006a3a:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006a3c:	f7fd f844 	bl	8003ac8 <HAL_GetTick>
 8006a40:	0002      	movs	r2, r0
 8006a42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a44:	1a9b      	subs	r3, r3, r2
 8006a46:	683a      	ldr	r2, [r7, #0]
 8006a48:	18d3      	adds	r3, r2, r3
 8006a4a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006a4c:	f7fd f83c 	bl	8003ac8 <HAL_GetTick>
 8006a50:	0003      	movs	r3, r0
 8006a52:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006a54:	4b3a      	ldr	r3, [pc, #232]	@ (8006b40 <SPI_WaitFlagStateUntilTimeout+0x114>)
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	015b      	lsls	r3, r3, #5
 8006a5a:	0d1b      	lsrs	r3, r3, #20
 8006a5c:	69fa      	ldr	r2, [r7, #28]
 8006a5e:	4353      	muls	r3, r2
 8006a60:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006a62:	e058      	b.n	8006b16 <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006a64:	683b      	ldr	r3, [r7, #0]
 8006a66:	3301      	adds	r3, #1
 8006a68:	d055      	beq.n	8006b16 <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006a6a:	f7fd f82d 	bl	8003ac8 <HAL_GetTick>
 8006a6e:	0002      	movs	r2, r0
 8006a70:	69bb      	ldr	r3, [r7, #24]
 8006a72:	1ad3      	subs	r3, r2, r3
 8006a74:	69fa      	ldr	r2, [r7, #28]
 8006a76:	429a      	cmp	r2, r3
 8006a78:	d902      	bls.n	8006a80 <SPI_WaitFlagStateUntilTimeout+0x54>
 8006a7a:	69fb      	ldr	r3, [r7, #28]
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d142      	bne.n	8006b06 <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	685a      	ldr	r2, [r3, #4]
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	21e0      	movs	r1, #224	@ 0xe0
 8006a8c:	438a      	bics	r2, r1
 8006a8e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	685a      	ldr	r2, [r3, #4]
 8006a94:	2382      	movs	r3, #130	@ 0x82
 8006a96:	005b      	lsls	r3, r3, #1
 8006a98:	429a      	cmp	r2, r3
 8006a9a:	d113      	bne.n	8006ac4 <SPI_WaitFlagStateUntilTimeout+0x98>
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	689a      	ldr	r2, [r3, #8]
 8006aa0:	2380      	movs	r3, #128	@ 0x80
 8006aa2:	021b      	lsls	r3, r3, #8
 8006aa4:	429a      	cmp	r2, r3
 8006aa6:	d005      	beq.n	8006ab4 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	689a      	ldr	r2, [r3, #8]
 8006aac:	2380      	movs	r3, #128	@ 0x80
 8006aae:	00db      	lsls	r3, r3, #3
 8006ab0:	429a      	cmp	r2, r3
 8006ab2:	d107      	bne.n	8006ac4 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	681a      	ldr	r2, [r3, #0]
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	2140      	movs	r1, #64	@ 0x40
 8006ac0:	438a      	bics	r2, r1
 8006ac2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006ac8:	2380      	movs	r3, #128	@ 0x80
 8006aca:	019b      	lsls	r3, r3, #6
 8006acc:	429a      	cmp	r2, r3
 8006ace:	d110      	bne.n	8006af2 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	681a      	ldr	r2, [r3, #0]
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	491a      	ldr	r1, [pc, #104]	@ (8006b44 <SPI_WaitFlagStateUntilTimeout+0x118>)
 8006adc:	400a      	ands	r2, r1
 8006ade:	601a      	str	r2, [r3, #0]
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	681a      	ldr	r2, [r3, #0]
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	2180      	movs	r1, #128	@ 0x80
 8006aec:	0189      	lsls	r1, r1, #6
 8006aee:	430a      	orrs	r2, r1
 8006af0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	225d      	movs	r2, #93	@ 0x5d
 8006af6:	2101      	movs	r1, #1
 8006af8:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	225c      	movs	r2, #92	@ 0x5c
 8006afe:	2100      	movs	r1, #0
 8006b00:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8006b02:	2303      	movs	r3, #3
 8006b04:	e017      	b.n	8006b36 <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006b06:	697b      	ldr	r3, [r7, #20]
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d101      	bne.n	8006b10 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8006b0c:	2300      	movs	r3, #0
 8006b0e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006b10:	697b      	ldr	r3, [r7, #20]
 8006b12:	3b01      	subs	r3, #1
 8006b14:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	689b      	ldr	r3, [r3, #8]
 8006b1c:	68ba      	ldr	r2, [r7, #8]
 8006b1e:	4013      	ands	r3, r2
 8006b20:	68ba      	ldr	r2, [r7, #8]
 8006b22:	1ad3      	subs	r3, r2, r3
 8006b24:	425a      	negs	r2, r3
 8006b26:	4153      	adcs	r3, r2
 8006b28:	b2db      	uxtb	r3, r3
 8006b2a:	001a      	movs	r2, r3
 8006b2c:	1dfb      	adds	r3, r7, #7
 8006b2e:	781b      	ldrb	r3, [r3, #0]
 8006b30:	429a      	cmp	r2, r3
 8006b32:	d197      	bne.n	8006a64 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006b34:	2300      	movs	r3, #0
}
 8006b36:	0018      	movs	r0, r3
 8006b38:	46bd      	mov	sp, r7
 8006b3a:	b008      	add	sp, #32
 8006b3c:	bd80      	pop	{r7, pc}
 8006b3e:	46c0      	nop			@ (mov r8, r8)
 8006b40:	200004f0 	.word	0x200004f0
 8006b44:	ffffdfff 	.word	0xffffdfff

08006b48 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006b48:	b580      	push	{r7, lr}
 8006b4a:	b08a      	sub	sp, #40	@ 0x28
 8006b4c:	af00      	add	r7, sp, #0
 8006b4e:	60f8      	str	r0, [r7, #12]
 8006b50:	60b9      	str	r1, [r7, #8]
 8006b52:	607a      	str	r2, [r7, #4]
 8006b54:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8006b56:	2317      	movs	r3, #23
 8006b58:	18fb      	adds	r3, r7, r3
 8006b5a:	2200      	movs	r2, #0
 8006b5c:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8006b5e:	f7fc ffb3 	bl	8003ac8 <HAL_GetTick>
 8006b62:	0002      	movs	r2, r0
 8006b64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b66:	1a9b      	subs	r3, r3, r2
 8006b68:	683a      	ldr	r2, [r7, #0]
 8006b6a:	18d3      	adds	r3, r2, r3
 8006b6c:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8006b6e:	f7fc ffab 	bl	8003ac8 <HAL_GetTick>
 8006b72:	0003      	movs	r3, r0
 8006b74:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	330c      	adds	r3, #12
 8006b7c:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8006b7e:	4b41      	ldr	r3, [pc, #260]	@ (8006c84 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 8006b80:	681a      	ldr	r2, [r3, #0]
 8006b82:	0013      	movs	r3, r2
 8006b84:	009b      	lsls	r3, r3, #2
 8006b86:	189b      	adds	r3, r3, r2
 8006b88:	00da      	lsls	r2, r3, #3
 8006b8a:	1ad3      	subs	r3, r2, r3
 8006b8c:	0d1b      	lsrs	r3, r3, #20
 8006b8e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006b90:	4353      	muls	r3, r2
 8006b92:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8006b94:	e068      	b.n	8006c68 <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8006b96:	68ba      	ldr	r2, [r7, #8]
 8006b98:	23c0      	movs	r3, #192	@ 0xc0
 8006b9a:	00db      	lsls	r3, r3, #3
 8006b9c:	429a      	cmp	r2, r3
 8006b9e:	d10a      	bne.n	8006bb6 <SPI_WaitFifoStateUntilTimeout+0x6e>
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d107      	bne.n	8006bb6 <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8006ba6:	69fb      	ldr	r3, [r7, #28]
 8006ba8:	781b      	ldrb	r3, [r3, #0]
 8006baa:	b2da      	uxtb	r2, r3
 8006bac:	2117      	movs	r1, #23
 8006bae:	187b      	adds	r3, r7, r1
 8006bb0:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8006bb2:	187b      	adds	r3, r7, r1
 8006bb4:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8006bb6:	683b      	ldr	r3, [r7, #0]
 8006bb8:	3301      	adds	r3, #1
 8006bba:	d055      	beq.n	8006c68 <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006bbc:	f7fc ff84 	bl	8003ac8 <HAL_GetTick>
 8006bc0:	0002      	movs	r2, r0
 8006bc2:	6a3b      	ldr	r3, [r7, #32]
 8006bc4:	1ad3      	subs	r3, r2, r3
 8006bc6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006bc8:	429a      	cmp	r2, r3
 8006bca:	d902      	bls.n	8006bd2 <SPI_WaitFifoStateUntilTimeout+0x8a>
 8006bcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d142      	bne.n	8006c58 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	685a      	ldr	r2, [r3, #4]
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	21e0      	movs	r1, #224	@ 0xe0
 8006bde:	438a      	bics	r2, r1
 8006be0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	685a      	ldr	r2, [r3, #4]
 8006be6:	2382      	movs	r3, #130	@ 0x82
 8006be8:	005b      	lsls	r3, r3, #1
 8006bea:	429a      	cmp	r2, r3
 8006bec:	d113      	bne.n	8006c16 <SPI_WaitFifoStateUntilTimeout+0xce>
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	689a      	ldr	r2, [r3, #8]
 8006bf2:	2380      	movs	r3, #128	@ 0x80
 8006bf4:	021b      	lsls	r3, r3, #8
 8006bf6:	429a      	cmp	r2, r3
 8006bf8:	d005      	beq.n	8006c06 <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	689a      	ldr	r2, [r3, #8]
 8006bfe:	2380      	movs	r3, #128	@ 0x80
 8006c00:	00db      	lsls	r3, r3, #3
 8006c02:	429a      	cmp	r2, r3
 8006c04:	d107      	bne.n	8006c16 <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	681a      	ldr	r2, [r3, #0]
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	2140      	movs	r1, #64	@ 0x40
 8006c12:	438a      	bics	r2, r1
 8006c14:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006c1a:	2380      	movs	r3, #128	@ 0x80
 8006c1c:	019b      	lsls	r3, r3, #6
 8006c1e:	429a      	cmp	r2, r3
 8006c20:	d110      	bne.n	8006c44 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	681a      	ldr	r2, [r3, #0]
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	4916      	ldr	r1, [pc, #88]	@ (8006c88 <SPI_WaitFifoStateUntilTimeout+0x140>)
 8006c2e:	400a      	ands	r2, r1
 8006c30:	601a      	str	r2, [r3, #0]
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	681a      	ldr	r2, [r3, #0]
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	2180      	movs	r1, #128	@ 0x80
 8006c3e:	0189      	lsls	r1, r1, #6
 8006c40:	430a      	orrs	r2, r1
 8006c42:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	225d      	movs	r2, #93	@ 0x5d
 8006c48:	2101      	movs	r1, #1
 8006c4a:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	225c      	movs	r2, #92	@ 0x5c
 8006c50:	2100      	movs	r1, #0
 8006c52:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8006c54:	2303      	movs	r3, #3
 8006c56:	e010      	b.n	8006c7a <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006c58:	69bb      	ldr	r3, [r7, #24]
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d101      	bne.n	8006c62 <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 8006c5e:	2300      	movs	r3, #0
 8006c60:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8006c62:	69bb      	ldr	r3, [r7, #24]
 8006c64:	3b01      	subs	r3, #1
 8006c66:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	689b      	ldr	r3, [r3, #8]
 8006c6e:	68ba      	ldr	r2, [r7, #8]
 8006c70:	4013      	ands	r3, r2
 8006c72:	687a      	ldr	r2, [r7, #4]
 8006c74:	429a      	cmp	r2, r3
 8006c76:	d18e      	bne.n	8006b96 <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 8006c78:	2300      	movs	r3, #0
}
 8006c7a:	0018      	movs	r0, r3
 8006c7c:	46bd      	mov	sp, r7
 8006c7e:	b00a      	add	sp, #40	@ 0x28
 8006c80:	bd80      	pop	{r7, pc}
 8006c82:	46c0      	nop			@ (mov r8, r8)
 8006c84:	200004f0 	.word	0x200004f0
 8006c88:	ffffdfff 	.word	0xffffdfff

08006c8c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006c8c:	b580      	push	{r7, lr}
 8006c8e:	b086      	sub	sp, #24
 8006c90:	af02      	add	r7, sp, #8
 8006c92:	60f8      	str	r0, [r7, #12]
 8006c94:	60b9      	str	r1, [r7, #8]
 8006c96:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006c98:	68ba      	ldr	r2, [r7, #8]
 8006c9a:	23c0      	movs	r3, #192	@ 0xc0
 8006c9c:	0159      	lsls	r1, r3, #5
 8006c9e:	68f8      	ldr	r0, [r7, #12]
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	9300      	str	r3, [sp, #0]
 8006ca4:	0013      	movs	r3, r2
 8006ca6:	2200      	movs	r2, #0
 8006ca8:	f7ff ff4e 	bl	8006b48 <SPI_WaitFifoStateUntilTimeout>
 8006cac:	1e03      	subs	r3, r0, #0
 8006cae:	d007      	beq.n	8006cc0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006cb4:	2220      	movs	r2, #32
 8006cb6:	431a      	orrs	r2, r3
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006cbc:	2303      	movs	r3, #3
 8006cbe:	e027      	b.n	8006d10 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006cc0:	68ba      	ldr	r2, [r7, #8]
 8006cc2:	68f8      	ldr	r0, [r7, #12]
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	9300      	str	r3, [sp, #0]
 8006cc8:	0013      	movs	r3, r2
 8006cca:	2200      	movs	r2, #0
 8006ccc:	2180      	movs	r1, #128	@ 0x80
 8006cce:	f7ff fead 	bl	8006a2c <SPI_WaitFlagStateUntilTimeout>
 8006cd2:	1e03      	subs	r3, r0, #0
 8006cd4:	d007      	beq.n	8006ce6 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006cda:	2220      	movs	r2, #32
 8006cdc:	431a      	orrs	r2, r3
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006ce2:	2303      	movs	r3, #3
 8006ce4:	e014      	b.n	8006d10 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006ce6:	68ba      	ldr	r2, [r7, #8]
 8006ce8:	23c0      	movs	r3, #192	@ 0xc0
 8006cea:	00d9      	lsls	r1, r3, #3
 8006cec:	68f8      	ldr	r0, [r7, #12]
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	9300      	str	r3, [sp, #0]
 8006cf2:	0013      	movs	r3, r2
 8006cf4:	2200      	movs	r2, #0
 8006cf6:	f7ff ff27 	bl	8006b48 <SPI_WaitFifoStateUntilTimeout>
 8006cfa:	1e03      	subs	r3, r0, #0
 8006cfc:	d007      	beq.n	8006d0e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006d02:	2220      	movs	r2, #32
 8006d04:	431a      	orrs	r2, r3
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006d0a:	2303      	movs	r3, #3
 8006d0c:	e000      	b.n	8006d10 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8006d0e:	2300      	movs	r3, #0
}
 8006d10:	0018      	movs	r0, r3
 8006d12:	46bd      	mov	sp, r7
 8006d14:	b004      	add	sp, #16
 8006d16:	bd80      	pop	{r7, pc}

08006d18 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006d18:	b580      	push	{r7, lr}
 8006d1a:	b082      	sub	sp, #8
 8006d1c:	af00      	add	r7, sp, #0
 8006d1e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d101      	bne.n	8006d2a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006d26:	2301      	movs	r3, #1
 8006d28:	e04a      	b.n	8006dc0 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	223d      	movs	r2, #61	@ 0x3d
 8006d2e:	5c9b      	ldrb	r3, [r3, r2]
 8006d30:	b2db      	uxtb	r3, r3
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	d107      	bne.n	8006d46 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	223c      	movs	r2, #60	@ 0x3c
 8006d3a:	2100      	movs	r1, #0
 8006d3c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	0018      	movs	r0, r3
 8006d42:	f7fc fcb3 	bl	80036ac <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	223d      	movs	r2, #61	@ 0x3d
 8006d4a:	2102      	movs	r1, #2
 8006d4c:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	681a      	ldr	r2, [r3, #0]
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	3304      	adds	r3, #4
 8006d56:	0019      	movs	r1, r3
 8006d58:	0010      	movs	r0, r2
 8006d5a:	f000 fa85 	bl	8007268 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	2248      	movs	r2, #72	@ 0x48
 8006d62:	2101      	movs	r1, #1
 8006d64:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	223e      	movs	r2, #62	@ 0x3e
 8006d6a:	2101      	movs	r1, #1
 8006d6c:	5499      	strb	r1, [r3, r2]
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	223f      	movs	r2, #63	@ 0x3f
 8006d72:	2101      	movs	r1, #1
 8006d74:	5499      	strb	r1, [r3, r2]
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	2240      	movs	r2, #64	@ 0x40
 8006d7a:	2101      	movs	r1, #1
 8006d7c:	5499      	strb	r1, [r3, r2]
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	2241      	movs	r2, #65	@ 0x41
 8006d82:	2101      	movs	r1, #1
 8006d84:	5499      	strb	r1, [r3, r2]
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	2242      	movs	r2, #66	@ 0x42
 8006d8a:	2101      	movs	r1, #1
 8006d8c:	5499      	strb	r1, [r3, r2]
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	2243      	movs	r2, #67	@ 0x43
 8006d92:	2101      	movs	r1, #1
 8006d94:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	2244      	movs	r2, #68	@ 0x44
 8006d9a:	2101      	movs	r1, #1
 8006d9c:	5499      	strb	r1, [r3, r2]
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	2245      	movs	r2, #69	@ 0x45
 8006da2:	2101      	movs	r1, #1
 8006da4:	5499      	strb	r1, [r3, r2]
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	2246      	movs	r2, #70	@ 0x46
 8006daa:	2101      	movs	r1, #1
 8006dac:	5499      	strb	r1, [r3, r2]
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	2247      	movs	r2, #71	@ 0x47
 8006db2:	2101      	movs	r1, #1
 8006db4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	223d      	movs	r2, #61	@ 0x3d
 8006dba:	2101      	movs	r1, #1
 8006dbc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006dbe:	2300      	movs	r3, #0
}
 8006dc0:	0018      	movs	r0, r3
 8006dc2:	46bd      	mov	sp, r7
 8006dc4:	b002      	add	sp, #8
 8006dc6:	bd80      	pop	{r7, pc}

08006dc8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006dc8:	b580      	push	{r7, lr}
 8006dca:	b082      	sub	sp, #8
 8006dcc:	af00      	add	r7, sp, #0
 8006dce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d101      	bne.n	8006dda <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006dd6:	2301      	movs	r3, #1
 8006dd8:	e04a      	b.n	8006e70 <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	223d      	movs	r2, #61	@ 0x3d
 8006dde:	5c9b      	ldrb	r3, [r3, r2]
 8006de0:	b2db      	uxtb	r3, r3
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d107      	bne.n	8006df6 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	223c      	movs	r2, #60	@ 0x3c
 8006dea:	2100      	movs	r1, #0
 8006dec:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	0018      	movs	r0, r3
 8006df2:	f000 f841 	bl	8006e78 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	223d      	movs	r2, #61	@ 0x3d
 8006dfa:	2102      	movs	r1, #2
 8006dfc:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	681a      	ldr	r2, [r3, #0]
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	3304      	adds	r3, #4
 8006e06:	0019      	movs	r1, r3
 8006e08:	0010      	movs	r0, r2
 8006e0a:	f000 fa2d 	bl	8007268 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	2248      	movs	r2, #72	@ 0x48
 8006e12:	2101      	movs	r1, #1
 8006e14:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	223e      	movs	r2, #62	@ 0x3e
 8006e1a:	2101      	movs	r1, #1
 8006e1c:	5499      	strb	r1, [r3, r2]
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	223f      	movs	r2, #63	@ 0x3f
 8006e22:	2101      	movs	r1, #1
 8006e24:	5499      	strb	r1, [r3, r2]
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	2240      	movs	r2, #64	@ 0x40
 8006e2a:	2101      	movs	r1, #1
 8006e2c:	5499      	strb	r1, [r3, r2]
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	2241      	movs	r2, #65	@ 0x41
 8006e32:	2101      	movs	r1, #1
 8006e34:	5499      	strb	r1, [r3, r2]
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	2242      	movs	r2, #66	@ 0x42
 8006e3a:	2101      	movs	r1, #1
 8006e3c:	5499      	strb	r1, [r3, r2]
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	2243      	movs	r2, #67	@ 0x43
 8006e42:	2101      	movs	r1, #1
 8006e44:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	2244      	movs	r2, #68	@ 0x44
 8006e4a:	2101      	movs	r1, #1
 8006e4c:	5499      	strb	r1, [r3, r2]
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	2245      	movs	r2, #69	@ 0x45
 8006e52:	2101      	movs	r1, #1
 8006e54:	5499      	strb	r1, [r3, r2]
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	2246      	movs	r2, #70	@ 0x46
 8006e5a:	2101      	movs	r1, #1
 8006e5c:	5499      	strb	r1, [r3, r2]
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	2247      	movs	r2, #71	@ 0x47
 8006e62:	2101      	movs	r1, #1
 8006e64:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	223d      	movs	r2, #61	@ 0x3d
 8006e6a:	2101      	movs	r1, #1
 8006e6c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006e6e:	2300      	movs	r3, #0
}
 8006e70:	0018      	movs	r0, r3
 8006e72:	46bd      	mov	sp, r7
 8006e74:	b002      	add	sp, #8
 8006e76:	bd80      	pop	{r7, pc}

08006e78 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006e78:	b580      	push	{r7, lr}
 8006e7a:	b082      	sub	sp, #8
 8006e7c:	af00      	add	r7, sp, #0
 8006e7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006e80:	46c0      	nop			@ (mov r8, r8)
 8006e82:	46bd      	mov	sp, r7
 8006e84:	b002      	add	sp, #8
 8006e86:	bd80      	pop	{r7, pc}

08006e88 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006e88:	b580      	push	{r7, lr}
 8006e8a:	b084      	sub	sp, #16
 8006e8c:	af00      	add	r7, sp, #0
 8006e8e:	6078      	str	r0, [r7, #4]
 8006e90:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006e92:	683b      	ldr	r3, [r7, #0]
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	d108      	bne.n	8006eaa <HAL_TIM_PWM_Start+0x22>
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	223e      	movs	r2, #62	@ 0x3e
 8006e9c:	5c9b      	ldrb	r3, [r3, r2]
 8006e9e:	b2db      	uxtb	r3, r3
 8006ea0:	3b01      	subs	r3, #1
 8006ea2:	1e5a      	subs	r2, r3, #1
 8006ea4:	4193      	sbcs	r3, r2
 8006ea6:	b2db      	uxtb	r3, r3
 8006ea8:	e037      	b.n	8006f1a <HAL_TIM_PWM_Start+0x92>
 8006eaa:	683b      	ldr	r3, [r7, #0]
 8006eac:	2b04      	cmp	r3, #4
 8006eae:	d108      	bne.n	8006ec2 <HAL_TIM_PWM_Start+0x3a>
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	223f      	movs	r2, #63	@ 0x3f
 8006eb4:	5c9b      	ldrb	r3, [r3, r2]
 8006eb6:	b2db      	uxtb	r3, r3
 8006eb8:	3b01      	subs	r3, #1
 8006eba:	1e5a      	subs	r2, r3, #1
 8006ebc:	4193      	sbcs	r3, r2
 8006ebe:	b2db      	uxtb	r3, r3
 8006ec0:	e02b      	b.n	8006f1a <HAL_TIM_PWM_Start+0x92>
 8006ec2:	683b      	ldr	r3, [r7, #0]
 8006ec4:	2b08      	cmp	r3, #8
 8006ec6:	d108      	bne.n	8006eda <HAL_TIM_PWM_Start+0x52>
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	2240      	movs	r2, #64	@ 0x40
 8006ecc:	5c9b      	ldrb	r3, [r3, r2]
 8006ece:	b2db      	uxtb	r3, r3
 8006ed0:	3b01      	subs	r3, #1
 8006ed2:	1e5a      	subs	r2, r3, #1
 8006ed4:	4193      	sbcs	r3, r2
 8006ed6:	b2db      	uxtb	r3, r3
 8006ed8:	e01f      	b.n	8006f1a <HAL_TIM_PWM_Start+0x92>
 8006eda:	683b      	ldr	r3, [r7, #0]
 8006edc:	2b0c      	cmp	r3, #12
 8006ede:	d108      	bne.n	8006ef2 <HAL_TIM_PWM_Start+0x6a>
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	2241      	movs	r2, #65	@ 0x41
 8006ee4:	5c9b      	ldrb	r3, [r3, r2]
 8006ee6:	b2db      	uxtb	r3, r3
 8006ee8:	3b01      	subs	r3, #1
 8006eea:	1e5a      	subs	r2, r3, #1
 8006eec:	4193      	sbcs	r3, r2
 8006eee:	b2db      	uxtb	r3, r3
 8006ef0:	e013      	b.n	8006f1a <HAL_TIM_PWM_Start+0x92>
 8006ef2:	683b      	ldr	r3, [r7, #0]
 8006ef4:	2b10      	cmp	r3, #16
 8006ef6:	d108      	bne.n	8006f0a <HAL_TIM_PWM_Start+0x82>
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	2242      	movs	r2, #66	@ 0x42
 8006efc:	5c9b      	ldrb	r3, [r3, r2]
 8006efe:	b2db      	uxtb	r3, r3
 8006f00:	3b01      	subs	r3, #1
 8006f02:	1e5a      	subs	r2, r3, #1
 8006f04:	4193      	sbcs	r3, r2
 8006f06:	b2db      	uxtb	r3, r3
 8006f08:	e007      	b.n	8006f1a <HAL_TIM_PWM_Start+0x92>
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	2243      	movs	r2, #67	@ 0x43
 8006f0e:	5c9b      	ldrb	r3, [r3, r2]
 8006f10:	b2db      	uxtb	r3, r3
 8006f12:	3b01      	subs	r3, #1
 8006f14:	1e5a      	subs	r2, r3, #1
 8006f16:	4193      	sbcs	r3, r2
 8006f18:	b2db      	uxtb	r3, r3
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	d001      	beq.n	8006f22 <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 8006f1e:	2301      	movs	r3, #1
 8006f20:	e090      	b.n	8007044 <HAL_TIM_PWM_Start+0x1bc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006f22:	683b      	ldr	r3, [r7, #0]
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d104      	bne.n	8006f32 <HAL_TIM_PWM_Start+0xaa>
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	223e      	movs	r2, #62	@ 0x3e
 8006f2c:	2102      	movs	r1, #2
 8006f2e:	5499      	strb	r1, [r3, r2]
 8006f30:	e023      	b.n	8006f7a <HAL_TIM_PWM_Start+0xf2>
 8006f32:	683b      	ldr	r3, [r7, #0]
 8006f34:	2b04      	cmp	r3, #4
 8006f36:	d104      	bne.n	8006f42 <HAL_TIM_PWM_Start+0xba>
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	223f      	movs	r2, #63	@ 0x3f
 8006f3c:	2102      	movs	r1, #2
 8006f3e:	5499      	strb	r1, [r3, r2]
 8006f40:	e01b      	b.n	8006f7a <HAL_TIM_PWM_Start+0xf2>
 8006f42:	683b      	ldr	r3, [r7, #0]
 8006f44:	2b08      	cmp	r3, #8
 8006f46:	d104      	bne.n	8006f52 <HAL_TIM_PWM_Start+0xca>
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	2240      	movs	r2, #64	@ 0x40
 8006f4c:	2102      	movs	r1, #2
 8006f4e:	5499      	strb	r1, [r3, r2]
 8006f50:	e013      	b.n	8006f7a <HAL_TIM_PWM_Start+0xf2>
 8006f52:	683b      	ldr	r3, [r7, #0]
 8006f54:	2b0c      	cmp	r3, #12
 8006f56:	d104      	bne.n	8006f62 <HAL_TIM_PWM_Start+0xda>
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	2241      	movs	r2, #65	@ 0x41
 8006f5c:	2102      	movs	r1, #2
 8006f5e:	5499      	strb	r1, [r3, r2]
 8006f60:	e00b      	b.n	8006f7a <HAL_TIM_PWM_Start+0xf2>
 8006f62:	683b      	ldr	r3, [r7, #0]
 8006f64:	2b10      	cmp	r3, #16
 8006f66:	d104      	bne.n	8006f72 <HAL_TIM_PWM_Start+0xea>
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	2242      	movs	r2, #66	@ 0x42
 8006f6c:	2102      	movs	r1, #2
 8006f6e:	5499      	strb	r1, [r3, r2]
 8006f70:	e003      	b.n	8006f7a <HAL_TIM_PWM_Start+0xf2>
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	2243      	movs	r2, #67	@ 0x43
 8006f76:	2102      	movs	r1, #2
 8006f78:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	6839      	ldr	r1, [r7, #0]
 8006f80:	2201      	movs	r2, #1
 8006f82:	0018      	movs	r0, r3
 8006f84:	f000 fccc 	bl	8007920 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	4a2f      	ldr	r2, [pc, #188]	@ (800704c <HAL_TIM_PWM_Start+0x1c4>)
 8006f8e:	4293      	cmp	r3, r2
 8006f90:	d00e      	beq.n	8006fb0 <HAL_TIM_PWM_Start+0x128>
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	4a2e      	ldr	r2, [pc, #184]	@ (8007050 <HAL_TIM_PWM_Start+0x1c8>)
 8006f98:	4293      	cmp	r3, r2
 8006f9a:	d009      	beq.n	8006fb0 <HAL_TIM_PWM_Start+0x128>
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	4a2c      	ldr	r2, [pc, #176]	@ (8007054 <HAL_TIM_PWM_Start+0x1cc>)
 8006fa2:	4293      	cmp	r3, r2
 8006fa4:	d004      	beq.n	8006fb0 <HAL_TIM_PWM_Start+0x128>
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	4a2b      	ldr	r2, [pc, #172]	@ (8007058 <HAL_TIM_PWM_Start+0x1d0>)
 8006fac:	4293      	cmp	r3, r2
 8006fae:	d101      	bne.n	8006fb4 <HAL_TIM_PWM_Start+0x12c>
 8006fb0:	2301      	movs	r3, #1
 8006fb2:	e000      	b.n	8006fb6 <HAL_TIM_PWM_Start+0x12e>
 8006fb4:	2300      	movs	r3, #0
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d008      	beq.n	8006fcc <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	2180      	movs	r1, #128	@ 0x80
 8006fc6:	0209      	lsls	r1, r1, #8
 8006fc8:	430a      	orrs	r2, r1
 8006fca:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	4a1e      	ldr	r2, [pc, #120]	@ (800704c <HAL_TIM_PWM_Start+0x1c4>)
 8006fd2:	4293      	cmp	r3, r2
 8006fd4:	d014      	beq.n	8007000 <HAL_TIM_PWM_Start+0x178>
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	681a      	ldr	r2, [r3, #0]
 8006fda:	2380      	movs	r3, #128	@ 0x80
 8006fdc:	05db      	lsls	r3, r3, #23
 8006fde:	429a      	cmp	r2, r3
 8006fe0:	d00e      	beq.n	8007000 <HAL_TIM_PWM_Start+0x178>
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	4a1d      	ldr	r2, [pc, #116]	@ (800705c <HAL_TIM_PWM_Start+0x1d4>)
 8006fe8:	4293      	cmp	r3, r2
 8006fea:	d009      	beq.n	8007000 <HAL_TIM_PWM_Start+0x178>
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	4a1b      	ldr	r2, [pc, #108]	@ (8007060 <HAL_TIM_PWM_Start+0x1d8>)
 8006ff2:	4293      	cmp	r3, r2
 8006ff4:	d004      	beq.n	8007000 <HAL_TIM_PWM_Start+0x178>
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	4a15      	ldr	r2, [pc, #84]	@ (8007050 <HAL_TIM_PWM_Start+0x1c8>)
 8006ffc:	4293      	cmp	r3, r2
 8006ffe:	d116      	bne.n	800702e <HAL_TIM_PWM_Start+0x1a6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	689b      	ldr	r3, [r3, #8]
 8007006:	4a17      	ldr	r2, [pc, #92]	@ (8007064 <HAL_TIM_PWM_Start+0x1dc>)
 8007008:	4013      	ands	r3, r2
 800700a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	2b06      	cmp	r3, #6
 8007010:	d016      	beq.n	8007040 <HAL_TIM_PWM_Start+0x1b8>
 8007012:	68fa      	ldr	r2, [r7, #12]
 8007014:	2380      	movs	r3, #128	@ 0x80
 8007016:	025b      	lsls	r3, r3, #9
 8007018:	429a      	cmp	r2, r3
 800701a:	d011      	beq.n	8007040 <HAL_TIM_PWM_Start+0x1b8>
    {
      __HAL_TIM_ENABLE(htim);
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	681a      	ldr	r2, [r3, #0]
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	2101      	movs	r1, #1
 8007028:	430a      	orrs	r2, r1
 800702a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800702c:	e008      	b.n	8007040 <HAL_TIM_PWM_Start+0x1b8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	681a      	ldr	r2, [r3, #0]
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	2101      	movs	r1, #1
 800703a:	430a      	orrs	r2, r1
 800703c:	601a      	str	r2, [r3, #0]
 800703e:	e000      	b.n	8007042 <HAL_TIM_PWM_Start+0x1ba>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007040:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8007042:	2300      	movs	r3, #0
}
 8007044:	0018      	movs	r0, r3
 8007046:	46bd      	mov	sp, r7
 8007048:	b004      	add	sp, #16
 800704a:	bd80      	pop	{r7, pc}
 800704c:	40012c00 	.word	0x40012c00
 8007050:	40014000 	.word	0x40014000
 8007054:	40014400 	.word	0x40014400
 8007058:	40014800 	.word	0x40014800
 800705c:	40000400 	.word	0x40000400
 8007060:	40000800 	.word	0x40000800
 8007064:	00010007 	.word	0x00010007

08007068 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007068:	b580      	push	{r7, lr}
 800706a:	b086      	sub	sp, #24
 800706c:	af00      	add	r7, sp, #0
 800706e:	60f8      	str	r0, [r7, #12]
 8007070:	60b9      	str	r1, [r7, #8]
 8007072:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007074:	2317      	movs	r3, #23
 8007076:	18fb      	adds	r3, r7, r3
 8007078:	2200      	movs	r2, #0
 800707a:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	223c      	movs	r2, #60	@ 0x3c
 8007080:	5c9b      	ldrb	r3, [r3, r2]
 8007082:	2b01      	cmp	r3, #1
 8007084:	d101      	bne.n	800708a <HAL_TIM_PWM_ConfigChannel+0x22>
 8007086:	2302      	movs	r3, #2
 8007088:	e0e5      	b.n	8007256 <HAL_TIM_PWM_ConfigChannel+0x1ee>
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	223c      	movs	r2, #60	@ 0x3c
 800708e:	2101      	movs	r1, #1
 8007090:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	2b14      	cmp	r3, #20
 8007096:	d900      	bls.n	800709a <HAL_TIM_PWM_ConfigChannel+0x32>
 8007098:	e0d1      	b.n	800723e <HAL_TIM_PWM_ConfigChannel+0x1d6>
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	009a      	lsls	r2, r3, #2
 800709e:	4b70      	ldr	r3, [pc, #448]	@ (8007260 <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 80070a0:	18d3      	adds	r3, r2, r3
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	68ba      	ldr	r2, [r7, #8]
 80070ac:	0011      	movs	r1, r2
 80070ae:	0018      	movs	r0, r3
 80070b0:	f000 f972 	bl	8007398 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	699a      	ldr	r2, [r3, #24]
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	2108      	movs	r1, #8
 80070c0:	430a      	orrs	r2, r1
 80070c2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	699a      	ldr	r2, [r3, #24]
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	2104      	movs	r1, #4
 80070d0:	438a      	bics	r2, r1
 80070d2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	6999      	ldr	r1, [r3, #24]
 80070da:	68bb      	ldr	r3, [r7, #8]
 80070dc:	691a      	ldr	r2, [r3, #16]
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	430a      	orrs	r2, r1
 80070e4:	619a      	str	r2, [r3, #24]
      break;
 80070e6:	e0af      	b.n	8007248 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	68ba      	ldr	r2, [r7, #8]
 80070ee:	0011      	movs	r1, r2
 80070f0:	0018      	movs	r0, r3
 80070f2:	f000 f9db 	bl	80074ac <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	699a      	ldr	r2, [r3, #24]
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	2180      	movs	r1, #128	@ 0x80
 8007102:	0109      	lsls	r1, r1, #4
 8007104:	430a      	orrs	r2, r1
 8007106:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	699a      	ldr	r2, [r3, #24]
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	4954      	ldr	r1, [pc, #336]	@ (8007264 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8007114:	400a      	ands	r2, r1
 8007116:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	6999      	ldr	r1, [r3, #24]
 800711e:	68bb      	ldr	r3, [r7, #8]
 8007120:	691b      	ldr	r3, [r3, #16]
 8007122:	021a      	lsls	r2, r3, #8
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	430a      	orrs	r2, r1
 800712a:	619a      	str	r2, [r3, #24]
      break;
 800712c:	e08c      	b.n	8007248 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	68ba      	ldr	r2, [r7, #8]
 8007134:	0011      	movs	r1, r2
 8007136:	0018      	movs	r0, r3
 8007138:	f000 fa3c 	bl	80075b4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	69da      	ldr	r2, [r3, #28]
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	2108      	movs	r1, #8
 8007148:	430a      	orrs	r2, r1
 800714a:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	69da      	ldr	r2, [r3, #28]
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	2104      	movs	r1, #4
 8007158:	438a      	bics	r2, r1
 800715a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	69d9      	ldr	r1, [r3, #28]
 8007162:	68bb      	ldr	r3, [r7, #8]
 8007164:	691a      	ldr	r2, [r3, #16]
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	430a      	orrs	r2, r1
 800716c:	61da      	str	r2, [r3, #28]
      break;
 800716e:	e06b      	b.n	8007248 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	68ba      	ldr	r2, [r7, #8]
 8007176:	0011      	movs	r1, r2
 8007178:	0018      	movs	r0, r3
 800717a:	f000 faa3 	bl	80076c4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	69da      	ldr	r2, [r3, #28]
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	2180      	movs	r1, #128	@ 0x80
 800718a:	0109      	lsls	r1, r1, #4
 800718c:	430a      	orrs	r2, r1
 800718e:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	69da      	ldr	r2, [r3, #28]
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	4932      	ldr	r1, [pc, #200]	@ (8007264 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 800719c:	400a      	ands	r2, r1
 800719e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	69d9      	ldr	r1, [r3, #28]
 80071a6:	68bb      	ldr	r3, [r7, #8]
 80071a8:	691b      	ldr	r3, [r3, #16]
 80071aa:	021a      	lsls	r2, r3, #8
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	430a      	orrs	r2, r1
 80071b2:	61da      	str	r2, [r3, #28]
      break;
 80071b4:	e048      	b.n	8007248 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	68ba      	ldr	r2, [r7, #8]
 80071bc:	0011      	movs	r1, r2
 80071be:	0018      	movs	r0, r3
 80071c0:	f000 faea 	bl	8007798 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	2108      	movs	r1, #8
 80071d0:	430a      	orrs	r2, r1
 80071d2:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	2104      	movs	r1, #4
 80071e0:	438a      	bics	r2, r1
 80071e2:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80071ea:	68bb      	ldr	r3, [r7, #8]
 80071ec:	691a      	ldr	r2, [r3, #16]
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	430a      	orrs	r2, r1
 80071f4:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80071f6:	e027      	b.n	8007248 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	68ba      	ldr	r2, [r7, #8]
 80071fe:	0011      	movs	r1, r2
 8007200:	0018      	movs	r0, r3
 8007202:	f000 fb29 	bl	8007858 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	2180      	movs	r1, #128	@ 0x80
 8007212:	0109      	lsls	r1, r1, #4
 8007214:	430a      	orrs	r2, r1
 8007216:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	4910      	ldr	r1, [pc, #64]	@ (8007264 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8007224:	400a      	ands	r2, r1
 8007226:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800722e:	68bb      	ldr	r3, [r7, #8]
 8007230:	691b      	ldr	r3, [r3, #16]
 8007232:	021a      	lsls	r2, r3, #8
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	430a      	orrs	r2, r1
 800723a:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800723c:	e004      	b.n	8007248 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 800723e:	2317      	movs	r3, #23
 8007240:	18fb      	adds	r3, r7, r3
 8007242:	2201      	movs	r2, #1
 8007244:	701a      	strb	r2, [r3, #0]
      break;
 8007246:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	223c      	movs	r2, #60	@ 0x3c
 800724c:	2100      	movs	r1, #0
 800724e:	5499      	strb	r1, [r3, r2]

  return status;
 8007250:	2317      	movs	r3, #23
 8007252:	18fb      	adds	r3, r7, r3
 8007254:	781b      	ldrb	r3, [r3, #0]
}
 8007256:	0018      	movs	r0, r3
 8007258:	46bd      	mov	sp, r7
 800725a:	b006      	add	sp, #24
 800725c:	bd80      	pop	{r7, pc}
 800725e:	46c0      	nop			@ (mov r8, r8)
 8007260:	08009ca0 	.word	0x08009ca0
 8007264:	fffffbff 	.word	0xfffffbff

08007268 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007268:	b580      	push	{r7, lr}
 800726a:	b084      	sub	sp, #16
 800726c:	af00      	add	r7, sp, #0
 800726e:	6078      	str	r0, [r7, #4]
 8007270:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	4a3f      	ldr	r2, [pc, #252]	@ (8007378 <TIM_Base_SetConfig+0x110>)
 800727c:	4293      	cmp	r3, r2
 800727e:	d00c      	beq.n	800729a <TIM_Base_SetConfig+0x32>
 8007280:	687a      	ldr	r2, [r7, #4]
 8007282:	2380      	movs	r3, #128	@ 0x80
 8007284:	05db      	lsls	r3, r3, #23
 8007286:	429a      	cmp	r2, r3
 8007288:	d007      	beq.n	800729a <TIM_Base_SetConfig+0x32>
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	4a3b      	ldr	r2, [pc, #236]	@ (800737c <TIM_Base_SetConfig+0x114>)
 800728e:	4293      	cmp	r3, r2
 8007290:	d003      	beq.n	800729a <TIM_Base_SetConfig+0x32>
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	4a3a      	ldr	r2, [pc, #232]	@ (8007380 <TIM_Base_SetConfig+0x118>)
 8007296:	4293      	cmp	r3, r2
 8007298:	d108      	bne.n	80072ac <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	2270      	movs	r2, #112	@ 0x70
 800729e:	4393      	bics	r3, r2
 80072a0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80072a2:	683b      	ldr	r3, [r7, #0]
 80072a4:	685b      	ldr	r3, [r3, #4]
 80072a6:	68fa      	ldr	r2, [r7, #12]
 80072a8:	4313      	orrs	r3, r2
 80072aa:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	4a32      	ldr	r2, [pc, #200]	@ (8007378 <TIM_Base_SetConfig+0x110>)
 80072b0:	4293      	cmp	r3, r2
 80072b2:	d01c      	beq.n	80072ee <TIM_Base_SetConfig+0x86>
 80072b4:	687a      	ldr	r2, [r7, #4]
 80072b6:	2380      	movs	r3, #128	@ 0x80
 80072b8:	05db      	lsls	r3, r3, #23
 80072ba:	429a      	cmp	r2, r3
 80072bc:	d017      	beq.n	80072ee <TIM_Base_SetConfig+0x86>
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	4a2e      	ldr	r2, [pc, #184]	@ (800737c <TIM_Base_SetConfig+0x114>)
 80072c2:	4293      	cmp	r3, r2
 80072c4:	d013      	beq.n	80072ee <TIM_Base_SetConfig+0x86>
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	4a2d      	ldr	r2, [pc, #180]	@ (8007380 <TIM_Base_SetConfig+0x118>)
 80072ca:	4293      	cmp	r3, r2
 80072cc:	d00f      	beq.n	80072ee <TIM_Base_SetConfig+0x86>
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	4a2c      	ldr	r2, [pc, #176]	@ (8007384 <TIM_Base_SetConfig+0x11c>)
 80072d2:	4293      	cmp	r3, r2
 80072d4:	d00b      	beq.n	80072ee <TIM_Base_SetConfig+0x86>
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	4a2b      	ldr	r2, [pc, #172]	@ (8007388 <TIM_Base_SetConfig+0x120>)
 80072da:	4293      	cmp	r3, r2
 80072dc:	d007      	beq.n	80072ee <TIM_Base_SetConfig+0x86>
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	4a2a      	ldr	r2, [pc, #168]	@ (800738c <TIM_Base_SetConfig+0x124>)
 80072e2:	4293      	cmp	r3, r2
 80072e4:	d003      	beq.n	80072ee <TIM_Base_SetConfig+0x86>
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	4a29      	ldr	r2, [pc, #164]	@ (8007390 <TIM_Base_SetConfig+0x128>)
 80072ea:	4293      	cmp	r3, r2
 80072ec:	d108      	bne.n	8007300 <TIM_Base_SetConfig+0x98>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	4a28      	ldr	r2, [pc, #160]	@ (8007394 <TIM_Base_SetConfig+0x12c>)
 80072f2:	4013      	ands	r3, r2
 80072f4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80072f6:	683b      	ldr	r3, [r7, #0]
 80072f8:	68db      	ldr	r3, [r3, #12]
 80072fa:	68fa      	ldr	r2, [r7, #12]
 80072fc:	4313      	orrs	r3, r2
 80072fe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	2280      	movs	r2, #128	@ 0x80
 8007304:	4393      	bics	r3, r2
 8007306:	001a      	movs	r2, r3
 8007308:	683b      	ldr	r3, [r7, #0]
 800730a:	695b      	ldr	r3, [r3, #20]
 800730c:	4313      	orrs	r3, r2
 800730e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	68fa      	ldr	r2, [r7, #12]
 8007314:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007316:	683b      	ldr	r3, [r7, #0]
 8007318:	689a      	ldr	r2, [r3, #8]
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800731e:	683b      	ldr	r3, [r7, #0]
 8007320:	681a      	ldr	r2, [r3, #0]
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	4a13      	ldr	r2, [pc, #76]	@ (8007378 <TIM_Base_SetConfig+0x110>)
 800732a:	4293      	cmp	r3, r2
 800732c:	d00b      	beq.n	8007346 <TIM_Base_SetConfig+0xde>
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	4a15      	ldr	r2, [pc, #84]	@ (8007388 <TIM_Base_SetConfig+0x120>)
 8007332:	4293      	cmp	r3, r2
 8007334:	d007      	beq.n	8007346 <TIM_Base_SetConfig+0xde>
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	4a14      	ldr	r2, [pc, #80]	@ (800738c <TIM_Base_SetConfig+0x124>)
 800733a:	4293      	cmp	r3, r2
 800733c:	d003      	beq.n	8007346 <TIM_Base_SetConfig+0xde>
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	4a13      	ldr	r2, [pc, #76]	@ (8007390 <TIM_Base_SetConfig+0x128>)
 8007342:	4293      	cmp	r3, r2
 8007344:	d103      	bne.n	800734e <TIM_Base_SetConfig+0xe6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007346:	683b      	ldr	r3, [r7, #0]
 8007348:	691a      	ldr	r2, [r3, #16]
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	2201      	movs	r2, #1
 8007352:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	691b      	ldr	r3, [r3, #16]
 8007358:	2201      	movs	r2, #1
 800735a:	4013      	ands	r3, r2
 800735c:	2b01      	cmp	r3, #1
 800735e:	d106      	bne.n	800736e <TIM_Base_SetConfig+0x106>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	691b      	ldr	r3, [r3, #16]
 8007364:	2201      	movs	r2, #1
 8007366:	4393      	bics	r3, r2
 8007368:	001a      	movs	r2, r3
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	611a      	str	r2, [r3, #16]
  }
}
 800736e:	46c0      	nop			@ (mov r8, r8)
 8007370:	46bd      	mov	sp, r7
 8007372:	b004      	add	sp, #16
 8007374:	bd80      	pop	{r7, pc}
 8007376:	46c0      	nop			@ (mov r8, r8)
 8007378:	40012c00 	.word	0x40012c00
 800737c:	40000400 	.word	0x40000400
 8007380:	40000800 	.word	0x40000800
 8007384:	40002000 	.word	0x40002000
 8007388:	40014000 	.word	0x40014000
 800738c:	40014400 	.word	0x40014400
 8007390:	40014800 	.word	0x40014800
 8007394:	fffffcff 	.word	0xfffffcff

08007398 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007398:	b580      	push	{r7, lr}
 800739a:	b086      	sub	sp, #24
 800739c:	af00      	add	r7, sp, #0
 800739e:	6078      	str	r0, [r7, #4]
 80073a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	6a1b      	ldr	r3, [r3, #32]
 80073a6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	6a1b      	ldr	r3, [r3, #32]
 80073ac:	2201      	movs	r2, #1
 80073ae:	4393      	bics	r3, r2
 80073b0:	001a      	movs	r2, r3
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	685b      	ldr	r3, [r3, #4]
 80073ba:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	699b      	ldr	r3, [r3, #24]
 80073c0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	4a32      	ldr	r2, [pc, #200]	@ (8007490 <TIM_OC1_SetConfig+0xf8>)
 80073c6:	4013      	ands	r3, r2
 80073c8:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	2203      	movs	r2, #3
 80073ce:	4393      	bics	r3, r2
 80073d0:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80073d2:	683b      	ldr	r3, [r7, #0]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	68fa      	ldr	r2, [r7, #12]
 80073d8:	4313      	orrs	r3, r2
 80073da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80073dc:	697b      	ldr	r3, [r7, #20]
 80073de:	2202      	movs	r2, #2
 80073e0:	4393      	bics	r3, r2
 80073e2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80073e4:	683b      	ldr	r3, [r7, #0]
 80073e6:	689b      	ldr	r3, [r3, #8]
 80073e8:	697a      	ldr	r2, [r7, #20]
 80073ea:	4313      	orrs	r3, r2
 80073ec:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	4a28      	ldr	r2, [pc, #160]	@ (8007494 <TIM_OC1_SetConfig+0xfc>)
 80073f2:	4293      	cmp	r3, r2
 80073f4:	d00b      	beq.n	800740e <TIM_OC1_SetConfig+0x76>
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	4a27      	ldr	r2, [pc, #156]	@ (8007498 <TIM_OC1_SetConfig+0x100>)
 80073fa:	4293      	cmp	r3, r2
 80073fc:	d007      	beq.n	800740e <TIM_OC1_SetConfig+0x76>
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	4a26      	ldr	r2, [pc, #152]	@ (800749c <TIM_OC1_SetConfig+0x104>)
 8007402:	4293      	cmp	r3, r2
 8007404:	d003      	beq.n	800740e <TIM_OC1_SetConfig+0x76>
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	4a25      	ldr	r2, [pc, #148]	@ (80074a0 <TIM_OC1_SetConfig+0x108>)
 800740a:	4293      	cmp	r3, r2
 800740c:	d10c      	bne.n	8007428 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800740e:	697b      	ldr	r3, [r7, #20]
 8007410:	2208      	movs	r2, #8
 8007412:	4393      	bics	r3, r2
 8007414:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007416:	683b      	ldr	r3, [r7, #0]
 8007418:	68db      	ldr	r3, [r3, #12]
 800741a:	697a      	ldr	r2, [r7, #20]
 800741c:	4313      	orrs	r3, r2
 800741e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007420:	697b      	ldr	r3, [r7, #20]
 8007422:	2204      	movs	r2, #4
 8007424:	4393      	bics	r3, r2
 8007426:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	4a1a      	ldr	r2, [pc, #104]	@ (8007494 <TIM_OC1_SetConfig+0xfc>)
 800742c:	4293      	cmp	r3, r2
 800742e:	d00b      	beq.n	8007448 <TIM_OC1_SetConfig+0xb0>
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	4a19      	ldr	r2, [pc, #100]	@ (8007498 <TIM_OC1_SetConfig+0x100>)
 8007434:	4293      	cmp	r3, r2
 8007436:	d007      	beq.n	8007448 <TIM_OC1_SetConfig+0xb0>
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	4a18      	ldr	r2, [pc, #96]	@ (800749c <TIM_OC1_SetConfig+0x104>)
 800743c:	4293      	cmp	r3, r2
 800743e:	d003      	beq.n	8007448 <TIM_OC1_SetConfig+0xb0>
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	4a17      	ldr	r2, [pc, #92]	@ (80074a0 <TIM_OC1_SetConfig+0x108>)
 8007444:	4293      	cmp	r3, r2
 8007446:	d111      	bne.n	800746c <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007448:	693b      	ldr	r3, [r7, #16]
 800744a:	4a16      	ldr	r2, [pc, #88]	@ (80074a4 <TIM_OC1_SetConfig+0x10c>)
 800744c:	4013      	ands	r3, r2
 800744e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007450:	693b      	ldr	r3, [r7, #16]
 8007452:	4a15      	ldr	r2, [pc, #84]	@ (80074a8 <TIM_OC1_SetConfig+0x110>)
 8007454:	4013      	ands	r3, r2
 8007456:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007458:	683b      	ldr	r3, [r7, #0]
 800745a:	695b      	ldr	r3, [r3, #20]
 800745c:	693a      	ldr	r2, [r7, #16]
 800745e:	4313      	orrs	r3, r2
 8007460:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007462:	683b      	ldr	r3, [r7, #0]
 8007464:	699b      	ldr	r3, [r3, #24]
 8007466:	693a      	ldr	r2, [r7, #16]
 8007468:	4313      	orrs	r3, r2
 800746a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	693a      	ldr	r2, [r7, #16]
 8007470:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	68fa      	ldr	r2, [r7, #12]
 8007476:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007478:	683b      	ldr	r3, [r7, #0]
 800747a:	685a      	ldr	r2, [r3, #4]
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	697a      	ldr	r2, [r7, #20]
 8007484:	621a      	str	r2, [r3, #32]
}
 8007486:	46c0      	nop			@ (mov r8, r8)
 8007488:	46bd      	mov	sp, r7
 800748a:	b006      	add	sp, #24
 800748c:	bd80      	pop	{r7, pc}
 800748e:	46c0      	nop			@ (mov r8, r8)
 8007490:	fffeff8f 	.word	0xfffeff8f
 8007494:	40012c00 	.word	0x40012c00
 8007498:	40014000 	.word	0x40014000
 800749c:	40014400 	.word	0x40014400
 80074a0:	40014800 	.word	0x40014800
 80074a4:	fffffeff 	.word	0xfffffeff
 80074a8:	fffffdff 	.word	0xfffffdff

080074ac <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80074ac:	b580      	push	{r7, lr}
 80074ae:	b086      	sub	sp, #24
 80074b0:	af00      	add	r7, sp, #0
 80074b2:	6078      	str	r0, [r7, #4]
 80074b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	6a1b      	ldr	r3, [r3, #32]
 80074ba:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	6a1b      	ldr	r3, [r3, #32]
 80074c0:	2210      	movs	r2, #16
 80074c2:	4393      	bics	r3, r2
 80074c4:	001a      	movs	r2, r3
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	685b      	ldr	r3, [r3, #4]
 80074ce:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	699b      	ldr	r3, [r3, #24]
 80074d4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80074d6:	68fb      	ldr	r3, [r7, #12]
 80074d8:	4a2e      	ldr	r2, [pc, #184]	@ (8007594 <TIM_OC2_SetConfig+0xe8>)
 80074da:	4013      	ands	r3, r2
 80074dc:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	4a2d      	ldr	r2, [pc, #180]	@ (8007598 <TIM_OC2_SetConfig+0xec>)
 80074e2:	4013      	ands	r3, r2
 80074e4:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80074e6:	683b      	ldr	r3, [r7, #0]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	021b      	lsls	r3, r3, #8
 80074ec:	68fa      	ldr	r2, [r7, #12]
 80074ee:	4313      	orrs	r3, r2
 80074f0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80074f2:	697b      	ldr	r3, [r7, #20]
 80074f4:	2220      	movs	r2, #32
 80074f6:	4393      	bics	r3, r2
 80074f8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80074fa:	683b      	ldr	r3, [r7, #0]
 80074fc:	689b      	ldr	r3, [r3, #8]
 80074fe:	011b      	lsls	r3, r3, #4
 8007500:	697a      	ldr	r2, [r7, #20]
 8007502:	4313      	orrs	r3, r2
 8007504:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	4a24      	ldr	r2, [pc, #144]	@ (800759c <TIM_OC2_SetConfig+0xf0>)
 800750a:	4293      	cmp	r3, r2
 800750c:	d10d      	bne.n	800752a <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800750e:	697b      	ldr	r3, [r7, #20]
 8007510:	2280      	movs	r2, #128	@ 0x80
 8007512:	4393      	bics	r3, r2
 8007514:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007516:	683b      	ldr	r3, [r7, #0]
 8007518:	68db      	ldr	r3, [r3, #12]
 800751a:	011b      	lsls	r3, r3, #4
 800751c:	697a      	ldr	r2, [r7, #20]
 800751e:	4313      	orrs	r3, r2
 8007520:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007522:	697b      	ldr	r3, [r7, #20]
 8007524:	2240      	movs	r2, #64	@ 0x40
 8007526:	4393      	bics	r3, r2
 8007528:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	4a1b      	ldr	r2, [pc, #108]	@ (800759c <TIM_OC2_SetConfig+0xf0>)
 800752e:	4293      	cmp	r3, r2
 8007530:	d00b      	beq.n	800754a <TIM_OC2_SetConfig+0x9e>
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	4a1a      	ldr	r2, [pc, #104]	@ (80075a0 <TIM_OC2_SetConfig+0xf4>)
 8007536:	4293      	cmp	r3, r2
 8007538:	d007      	beq.n	800754a <TIM_OC2_SetConfig+0x9e>
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	4a19      	ldr	r2, [pc, #100]	@ (80075a4 <TIM_OC2_SetConfig+0xf8>)
 800753e:	4293      	cmp	r3, r2
 8007540:	d003      	beq.n	800754a <TIM_OC2_SetConfig+0x9e>
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	4a18      	ldr	r2, [pc, #96]	@ (80075a8 <TIM_OC2_SetConfig+0xfc>)
 8007546:	4293      	cmp	r3, r2
 8007548:	d113      	bne.n	8007572 <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800754a:	693b      	ldr	r3, [r7, #16]
 800754c:	4a17      	ldr	r2, [pc, #92]	@ (80075ac <TIM_OC2_SetConfig+0x100>)
 800754e:	4013      	ands	r3, r2
 8007550:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007552:	693b      	ldr	r3, [r7, #16]
 8007554:	4a16      	ldr	r2, [pc, #88]	@ (80075b0 <TIM_OC2_SetConfig+0x104>)
 8007556:	4013      	ands	r3, r2
 8007558:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800755a:	683b      	ldr	r3, [r7, #0]
 800755c:	695b      	ldr	r3, [r3, #20]
 800755e:	009b      	lsls	r3, r3, #2
 8007560:	693a      	ldr	r2, [r7, #16]
 8007562:	4313      	orrs	r3, r2
 8007564:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007566:	683b      	ldr	r3, [r7, #0]
 8007568:	699b      	ldr	r3, [r3, #24]
 800756a:	009b      	lsls	r3, r3, #2
 800756c:	693a      	ldr	r2, [r7, #16]
 800756e:	4313      	orrs	r3, r2
 8007570:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	693a      	ldr	r2, [r7, #16]
 8007576:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	68fa      	ldr	r2, [r7, #12]
 800757c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800757e:	683b      	ldr	r3, [r7, #0]
 8007580:	685a      	ldr	r2, [r3, #4]
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	697a      	ldr	r2, [r7, #20]
 800758a:	621a      	str	r2, [r3, #32]
}
 800758c:	46c0      	nop			@ (mov r8, r8)
 800758e:	46bd      	mov	sp, r7
 8007590:	b006      	add	sp, #24
 8007592:	bd80      	pop	{r7, pc}
 8007594:	feff8fff 	.word	0xfeff8fff
 8007598:	fffffcff 	.word	0xfffffcff
 800759c:	40012c00 	.word	0x40012c00
 80075a0:	40014000 	.word	0x40014000
 80075a4:	40014400 	.word	0x40014400
 80075a8:	40014800 	.word	0x40014800
 80075ac:	fffffbff 	.word	0xfffffbff
 80075b0:	fffff7ff 	.word	0xfffff7ff

080075b4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80075b4:	b580      	push	{r7, lr}
 80075b6:	b086      	sub	sp, #24
 80075b8:	af00      	add	r7, sp, #0
 80075ba:	6078      	str	r0, [r7, #4]
 80075bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	6a1b      	ldr	r3, [r3, #32]
 80075c2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	6a1b      	ldr	r3, [r3, #32]
 80075c8:	4a33      	ldr	r2, [pc, #204]	@ (8007698 <TIM_OC3_SetConfig+0xe4>)
 80075ca:	401a      	ands	r2, r3
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	685b      	ldr	r3, [r3, #4]
 80075d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	69db      	ldr	r3, [r3, #28]
 80075da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	4a2f      	ldr	r2, [pc, #188]	@ (800769c <TIM_OC3_SetConfig+0xe8>)
 80075e0:	4013      	ands	r3, r2
 80075e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	2203      	movs	r2, #3
 80075e8:	4393      	bics	r3, r2
 80075ea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80075ec:	683b      	ldr	r3, [r7, #0]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	68fa      	ldr	r2, [r7, #12]
 80075f2:	4313      	orrs	r3, r2
 80075f4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80075f6:	697b      	ldr	r3, [r7, #20]
 80075f8:	4a29      	ldr	r2, [pc, #164]	@ (80076a0 <TIM_OC3_SetConfig+0xec>)
 80075fa:	4013      	ands	r3, r2
 80075fc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80075fe:	683b      	ldr	r3, [r7, #0]
 8007600:	689b      	ldr	r3, [r3, #8]
 8007602:	021b      	lsls	r3, r3, #8
 8007604:	697a      	ldr	r2, [r7, #20]
 8007606:	4313      	orrs	r3, r2
 8007608:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	4a25      	ldr	r2, [pc, #148]	@ (80076a4 <TIM_OC3_SetConfig+0xf0>)
 800760e:	4293      	cmp	r3, r2
 8007610:	d10d      	bne.n	800762e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007612:	697b      	ldr	r3, [r7, #20]
 8007614:	4a24      	ldr	r2, [pc, #144]	@ (80076a8 <TIM_OC3_SetConfig+0xf4>)
 8007616:	4013      	ands	r3, r2
 8007618:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800761a:	683b      	ldr	r3, [r7, #0]
 800761c:	68db      	ldr	r3, [r3, #12]
 800761e:	021b      	lsls	r3, r3, #8
 8007620:	697a      	ldr	r2, [r7, #20]
 8007622:	4313      	orrs	r3, r2
 8007624:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007626:	697b      	ldr	r3, [r7, #20]
 8007628:	4a20      	ldr	r2, [pc, #128]	@ (80076ac <TIM_OC3_SetConfig+0xf8>)
 800762a:	4013      	ands	r3, r2
 800762c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	4a1c      	ldr	r2, [pc, #112]	@ (80076a4 <TIM_OC3_SetConfig+0xf0>)
 8007632:	4293      	cmp	r3, r2
 8007634:	d00b      	beq.n	800764e <TIM_OC3_SetConfig+0x9a>
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	4a1d      	ldr	r2, [pc, #116]	@ (80076b0 <TIM_OC3_SetConfig+0xfc>)
 800763a:	4293      	cmp	r3, r2
 800763c:	d007      	beq.n	800764e <TIM_OC3_SetConfig+0x9a>
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	4a1c      	ldr	r2, [pc, #112]	@ (80076b4 <TIM_OC3_SetConfig+0x100>)
 8007642:	4293      	cmp	r3, r2
 8007644:	d003      	beq.n	800764e <TIM_OC3_SetConfig+0x9a>
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	4a1b      	ldr	r2, [pc, #108]	@ (80076b8 <TIM_OC3_SetConfig+0x104>)
 800764a:	4293      	cmp	r3, r2
 800764c:	d113      	bne.n	8007676 <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800764e:	693b      	ldr	r3, [r7, #16]
 8007650:	4a1a      	ldr	r2, [pc, #104]	@ (80076bc <TIM_OC3_SetConfig+0x108>)
 8007652:	4013      	ands	r3, r2
 8007654:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007656:	693b      	ldr	r3, [r7, #16]
 8007658:	4a19      	ldr	r2, [pc, #100]	@ (80076c0 <TIM_OC3_SetConfig+0x10c>)
 800765a:	4013      	ands	r3, r2
 800765c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800765e:	683b      	ldr	r3, [r7, #0]
 8007660:	695b      	ldr	r3, [r3, #20]
 8007662:	011b      	lsls	r3, r3, #4
 8007664:	693a      	ldr	r2, [r7, #16]
 8007666:	4313      	orrs	r3, r2
 8007668:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800766a:	683b      	ldr	r3, [r7, #0]
 800766c:	699b      	ldr	r3, [r3, #24]
 800766e:	011b      	lsls	r3, r3, #4
 8007670:	693a      	ldr	r2, [r7, #16]
 8007672:	4313      	orrs	r3, r2
 8007674:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	693a      	ldr	r2, [r7, #16]
 800767a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	68fa      	ldr	r2, [r7, #12]
 8007680:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007682:	683b      	ldr	r3, [r7, #0]
 8007684:	685a      	ldr	r2, [r3, #4]
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	697a      	ldr	r2, [r7, #20]
 800768e:	621a      	str	r2, [r3, #32]
}
 8007690:	46c0      	nop			@ (mov r8, r8)
 8007692:	46bd      	mov	sp, r7
 8007694:	b006      	add	sp, #24
 8007696:	bd80      	pop	{r7, pc}
 8007698:	fffffeff 	.word	0xfffffeff
 800769c:	fffeff8f 	.word	0xfffeff8f
 80076a0:	fffffdff 	.word	0xfffffdff
 80076a4:	40012c00 	.word	0x40012c00
 80076a8:	fffff7ff 	.word	0xfffff7ff
 80076ac:	fffffbff 	.word	0xfffffbff
 80076b0:	40014000 	.word	0x40014000
 80076b4:	40014400 	.word	0x40014400
 80076b8:	40014800 	.word	0x40014800
 80076bc:	ffffefff 	.word	0xffffefff
 80076c0:	ffffdfff 	.word	0xffffdfff

080076c4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80076c4:	b580      	push	{r7, lr}
 80076c6:	b086      	sub	sp, #24
 80076c8:	af00      	add	r7, sp, #0
 80076ca:	6078      	str	r0, [r7, #4]
 80076cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	6a1b      	ldr	r3, [r3, #32]
 80076d2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	6a1b      	ldr	r3, [r3, #32]
 80076d8:	4a26      	ldr	r2, [pc, #152]	@ (8007774 <TIM_OC4_SetConfig+0xb0>)
 80076da:	401a      	ands	r2, r3
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	685b      	ldr	r3, [r3, #4]
 80076e4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	69db      	ldr	r3, [r3, #28]
 80076ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	4a22      	ldr	r2, [pc, #136]	@ (8007778 <TIM_OC4_SetConfig+0xb4>)
 80076f0:	4013      	ands	r3, r2
 80076f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	4a21      	ldr	r2, [pc, #132]	@ (800777c <TIM_OC4_SetConfig+0xb8>)
 80076f8:	4013      	ands	r3, r2
 80076fa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80076fc:	683b      	ldr	r3, [r7, #0]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	021b      	lsls	r3, r3, #8
 8007702:	68fa      	ldr	r2, [r7, #12]
 8007704:	4313      	orrs	r3, r2
 8007706:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007708:	693b      	ldr	r3, [r7, #16]
 800770a:	4a1d      	ldr	r2, [pc, #116]	@ (8007780 <TIM_OC4_SetConfig+0xbc>)
 800770c:	4013      	ands	r3, r2
 800770e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007710:	683b      	ldr	r3, [r7, #0]
 8007712:	689b      	ldr	r3, [r3, #8]
 8007714:	031b      	lsls	r3, r3, #12
 8007716:	693a      	ldr	r2, [r7, #16]
 8007718:	4313      	orrs	r3, r2
 800771a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	4a19      	ldr	r2, [pc, #100]	@ (8007784 <TIM_OC4_SetConfig+0xc0>)
 8007720:	4293      	cmp	r3, r2
 8007722:	d00b      	beq.n	800773c <TIM_OC4_SetConfig+0x78>
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	4a18      	ldr	r2, [pc, #96]	@ (8007788 <TIM_OC4_SetConfig+0xc4>)
 8007728:	4293      	cmp	r3, r2
 800772a:	d007      	beq.n	800773c <TIM_OC4_SetConfig+0x78>
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	4a17      	ldr	r2, [pc, #92]	@ (800778c <TIM_OC4_SetConfig+0xc8>)
 8007730:	4293      	cmp	r3, r2
 8007732:	d003      	beq.n	800773c <TIM_OC4_SetConfig+0x78>
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	4a16      	ldr	r2, [pc, #88]	@ (8007790 <TIM_OC4_SetConfig+0xcc>)
 8007738:	4293      	cmp	r3, r2
 800773a:	d109      	bne.n	8007750 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800773c:	697b      	ldr	r3, [r7, #20]
 800773e:	4a15      	ldr	r2, [pc, #84]	@ (8007794 <TIM_OC4_SetConfig+0xd0>)
 8007740:	4013      	ands	r3, r2
 8007742:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007744:	683b      	ldr	r3, [r7, #0]
 8007746:	695b      	ldr	r3, [r3, #20]
 8007748:	019b      	lsls	r3, r3, #6
 800774a:	697a      	ldr	r2, [r7, #20]
 800774c:	4313      	orrs	r3, r2
 800774e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	697a      	ldr	r2, [r7, #20]
 8007754:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	68fa      	ldr	r2, [r7, #12]
 800775a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800775c:	683b      	ldr	r3, [r7, #0]
 800775e:	685a      	ldr	r2, [r3, #4]
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	693a      	ldr	r2, [r7, #16]
 8007768:	621a      	str	r2, [r3, #32]
}
 800776a:	46c0      	nop			@ (mov r8, r8)
 800776c:	46bd      	mov	sp, r7
 800776e:	b006      	add	sp, #24
 8007770:	bd80      	pop	{r7, pc}
 8007772:	46c0      	nop			@ (mov r8, r8)
 8007774:	ffffefff 	.word	0xffffefff
 8007778:	feff8fff 	.word	0xfeff8fff
 800777c:	fffffcff 	.word	0xfffffcff
 8007780:	ffffdfff 	.word	0xffffdfff
 8007784:	40012c00 	.word	0x40012c00
 8007788:	40014000 	.word	0x40014000
 800778c:	40014400 	.word	0x40014400
 8007790:	40014800 	.word	0x40014800
 8007794:	ffffbfff 	.word	0xffffbfff

08007798 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007798:	b580      	push	{r7, lr}
 800779a:	b086      	sub	sp, #24
 800779c:	af00      	add	r7, sp, #0
 800779e:	6078      	str	r0, [r7, #4]
 80077a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	6a1b      	ldr	r3, [r3, #32]
 80077a6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	6a1b      	ldr	r3, [r3, #32]
 80077ac:	4a23      	ldr	r2, [pc, #140]	@ (800783c <TIM_OC5_SetConfig+0xa4>)
 80077ae:	401a      	ands	r2, r3
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	685b      	ldr	r3, [r3, #4]
 80077b8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80077be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	4a1f      	ldr	r2, [pc, #124]	@ (8007840 <TIM_OC5_SetConfig+0xa8>)
 80077c4:	4013      	ands	r3, r2
 80077c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80077c8:	683b      	ldr	r3, [r7, #0]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	68fa      	ldr	r2, [r7, #12]
 80077ce:	4313      	orrs	r3, r2
 80077d0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80077d2:	693b      	ldr	r3, [r7, #16]
 80077d4:	4a1b      	ldr	r2, [pc, #108]	@ (8007844 <TIM_OC5_SetConfig+0xac>)
 80077d6:	4013      	ands	r3, r2
 80077d8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80077da:	683b      	ldr	r3, [r7, #0]
 80077dc:	689b      	ldr	r3, [r3, #8]
 80077de:	041b      	lsls	r3, r3, #16
 80077e0:	693a      	ldr	r2, [r7, #16]
 80077e2:	4313      	orrs	r3, r2
 80077e4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	4a17      	ldr	r2, [pc, #92]	@ (8007848 <TIM_OC5_SetConfig+0xb0>)
 80077ea:	4293      	cmp	r3, r2
 80077ec:	d00b      	beq.n	8007806 <TIM_OC5_SetConfig+0x6e>
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	4a16      	ldr	r2, [pc, #88]	@ (800784c <TIM_OC5_SetConfig+0xb4>)
 80077f2:	4293      	cmp	r3, r2
 80077f4:	d007      	beq.n	8007806 <TIM_OC5_SetConfig+0x6e>
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	4a15      	ldr	r2, [pc, #84]	@ (8007850 <TIM_OC5_SetConfig+0xb8>)
 80077fa:	4293      	cmp	r3, r2
 80077fc:	d003      	beq.n	8007806 <TIM_OC5_SetConfig+0x6e>
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	4a14      	ldr	r2, [pc, #80]	@ (8007854 <TIM_OC5_SetConfig+0xbc>)
 8007802:	4293      	cmp	r3, r2
 8007804:	d109      	bne.n	800781a <TIM_OC5_SetConfig+0x82>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8007806:	697b      	ldr	r3, [r7, #20]
 8007808:	4a0c      	ldr	r2, [pc, #48]	@ (800783c <TIM_OC5_SetConfig+0xa4>)
 800780a:	4013      	ands	r3, r2
 800780c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800780e:	683b      	ldr	r3, [r7, #0]
 8007810:	695b      	ldr	r3, [r3, #20]
 8007812:	021b      	lsls	r3, r3, #8
 8007814:	697a      	ldr	r2, [r7, #20]
 8007816:	4313      	orrs	r3, r2
 8007818:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	697a      	ldr	r2, [r7, #20]
 800781e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	68fa      	ldr	r2, [r7, #12]
 8007824:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8007826:	683b      	ldr	r3, [r7, #0]
 8007828:	685a      	ldr	r2, [r3, #4]
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	693a      	ldr	r2, [r7, #16]
 8007832:	621a      	str	r2, [r3, #32]
}
 8007834:	46c0      	nop			@ (mov r8, r8)
 8007836:	46bd      	mov	sp, r7
 8007838:	b006      	add	sp, #24
 800783a:	bd80      	pop	{r7, pc}
 800783c:	fffeffff 	.word	0xfffeffff
 8007840:	fffeff8f 	.word	0xfffeff8f
 8007844:	fffdffff 	.word	0xfffdffff
 8007848:	40012c00 	.word	0x40012c00
 800784c:	40014000 	.word	0x40014000
 8007850:	40014400 	.word	0x40014400
 8007854:	40014800 	.word	0x40014800

08007858 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007858:	b580      	push	{r7, lr}
 800785a:	b086      	sub	sp, #24
 800785c:	af00      	add	r7, sp, #0
 800785e:	6078      	str	r0, [r7, #4]
 8007860:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	6a1b      	ldr	r3, [r3, #32]
 8007866:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	6a1b      	ldr	r3, [r3, #32]
 800786c:	4a24      	ldr	r2, [pc, #144]	@ (8007900 <TIM_OC6_SetConfig+0xa8>)
 800786e:	401a      	ands	r2, r3
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	685b      	ldr	r3, [r3, #4]
 8007878:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800787e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	4a20      	ldr	r2, [pc, #128]	@ (8007904 <TIM_OC6_SetConfig+0xac>)
 8007884:	4013      	ands	r3, r2
 8007886:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007888:	683b      	ldr	r3, [r7, #0]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	021b      	lsls	r3, r3, #8
 800788e:	68fa      	ldr	r2, [r7, #12]
 8007890:	4313      	orrs	r3, r2
 8007892:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007894:	693b      	ldr	r3, [r7, #16]
 8007896:	4a1c      	ldr	r2, [pc, #112]	@ (8007908 <TIM_OC6_SetConfig+0xb0>)
 8007898:	4013      	ands	r3, r2
 800789a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800789c:	683b      	ldr	r3, [r7, #0]
 800789e:	689b      	ldr	r3, [r3, #8]
 80078a0:	051b      	lsls	r3, r3, #20
 80078a2:	693a      	ldr	r2, [r7, #16]
 80078a4:	4313      	orrs	r3, r2
 80078a6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	4a18      	ldr	r2, [pc, #96]	@ (800790c <TIM_OC6_SetConfig+0xb4>)
 80078ac:	4293      	cmp	r3, r2
 80078ae:	d00b      	beq.n	80078c8 <TIM_OC6_SetConfig+0x70>
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	4a17      	ldr	r2, [pc, #92]	@ (8007910 <TIM_OC6_SetConfig+0xb8>)
 80078b4:	4293      	cmp	r3, r2
 80078b6:	d007      	beq.n	80078c8 <TIM_OC6_SetConfig+0x70>
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	4a16      	ldr	r2, [pc, #88]	@ (8007914 <TIM_OC6_SetConfig+0xbc>)
 80078bc:	4293      	cmp	r3, r2
 80078be:	d003      	beq.n	80078c8 <TIM_OC6_SetConfig+0x70>
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	4a15      	ldr	r2, [pc, #84]	@ (8007918 <TIM_OC6_SetConfig+0xc0>)
 80078c4:	4293      	cmp	r3, r2
 80078c6:	d109      	bne.n	80078dc <TIM_OC6_SetConfig+0x84>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80078c8:	697b      	ldr	r3, [r7, #20]
 80078ca:	4a14      	ldr	r2, [pc, #80]	@ (800791c <TIM_OC6_SetConfig+0xc4>)
 80078cc:	4013      	ands	r3, r2
 80078ce:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80078d0:	683b      	ldr	r3, [r7, #0]
 80078d2:	695b      	ldr	r3, [r3, #20]
 80078d4:	029b      	lsls	r3, r3, #10
 80078d6:	697a      	ldr	r2, [r7, #20]
 80078d8:	4313      	orrs	r3, r2
 80078da:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	697a      	ldr	r2, [r7, #20]
 80078e0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	68fa      	ldr	r2, [r7, #12]
 80078e6:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80078e8:	683b      	ldr	r3, [r7, #0]
 80078ea:	685a      	ldr	r2, [r3, #4]
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	693a      	ldr	r2, [r7, #16]
 80078f4:	621a      	str	r2, [r3, #32]
}
 80078f6:	46c0      	nop			@ (mov r8, r8)
 80078f8:	46bd      	mov	sp, r7
 80078fa:	b006      	add	sp, #24
 80078fc:	bd80      	pop	{r7, pc}
 80078fe:	46c0      	nop			@ (mov r8, r8)
 8007900:	ffefffff 	.word	0xffefffff
 8007904:	feff8fff 	.word	0xfeff8fff
 8007908:	ffdfffff 	.word	0xffdfffff
 800790c:	40012c00 	.word	0x40012c00
 8007910:	40014000 	.word	0x40014000
 8007914:	40014400 	.word	0x40014400
 8007918:	40014800 	.word	0x40014800
 800791c:	fffbffff 	.word	0xfffbffff

08007920 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007920:	b580      	push	{r7, lr}
 8007922:	b086      	sub	sp, #24
 8007924:	af00      	add	r7, sp, #0
 8007926:	60f8      	str	r0, [r7, #12]
 8007928:	60b9      	str	r1, [r7, #8]
 800792a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800792c:	68bb      	ldr	r3, [r7, #8]
 800792e:	221f      	movs	r2, #31
 8007930:	4013      	ands	r3, r2
 8007932:	2201      	movs	r2, #1
 8007934:	409a      	lsls	r2, r3
 8007936:	0013      	movs	r3, r2
 8007938:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	6a1b      	ldr	r3, [r3, #32]
 800793e:	697a      	ldr	r2, [r7, #20]
 8007940:	43d2      	mvns	r2, r2
 8007942:	401a      	ands	r2, r3
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	6a1a      	ldr	r2, [r3, #32]
 800794c:	68bb      	ldr	r3, [r7, #8]
 800794e:	211f      	movs	r1, #31
 8007950:	400b      	ands	r3, r1
 8007952:	6879      	ldr	r1, [r7, #4]
 8007954:	4099      	lsls	r1, r3
 8007956:	000b      	movs	r3, r1
 8007958:	431a      	orrs	r2, r3
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	621a      	str	r2, [r3, #32]
}
 800795e:	46c0      	nop			@ (mov r8, r8)
 8007960:	46bd      	mov	sp, r7
 8007962:	b006      	add	sp, #24
 8007964:	bd80      	pop	{r7, pc}
	...

08007968 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007968:	b580      	push	{r7, lr}
 800796a:	b084      	sub	sp, #16
 800796c:	af00      	add	r7, sp, #0
 800796e:	6078      	str	r0, [r7, #4]
 8007970:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8007972:	2300      	movs	r3, #0
 8007974:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	223c      	movs	r2, #60	@ 0x3c
 800797a:	5c9b      	ldrb	r3, [r3, r2]
 800797c:	2b01      	cmp	r3, #1
 800797e:	d101      	bne.n	8007984 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007980:	2302      	movs	r3, #2
 8007982:	e06f      	b.n	8007a64 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	223c      	movs	r2, #60	@ 0x3c
 8007988:	2101      	movs	r1, #1
 800798a:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	22ff      	movs	r2, #255	@ 0xff
 8007990:	4393      	bics	r3, r2
 8007992:	001a      	movs	r2, r3
 8007994:	683b      	ldr	r3, [r7, #0]
 8007996:	68db      	ldr	r3, [r3, #12]
 8007998:	4313      	orrs	r3, r2
 800799a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800799c:	68fb      	ldr	r3, [r7, #12]
 800799e:	4a33      	ldr	r2, [pc, #204]	@ (8007a6c <HAL_TIMEx_ConfigBreakDeadTime+0x104>)
 80079a0:	401a      	ands	r2, r3
 80079a2:	683b      	ldr	r3, [r7, #0]
 80079a4:	689b      	ldr	r3, [r3, #8]
 80079a6:	4313      	orrs	r3, r2
 80079a8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	4a30      	ldr	r2, [pc, #192]	@ (8007a70 <HAL_TIMEx_ConfigBreakDeadTime+0x108>)
 80079ae:	401a      	ands	r2, r3
 80079b0:	683b      	ldr	r3, [r7, #0]
 80079b2:	685b      	ldr	r3, [r3, #4]
 80079b4:	4313      	orrs	r3, r2
 80079b6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	4a2e      	ldr	r2, [pc, #184]	@ (8007a74 <HAL_TIMEx_ConfigBreakDeadTime+0x10c>)
 80079bc:	401a      	ands	r2, r3
 80079be:	683b      	ldr	r3, [r7, #0]
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	4313      	orrs	r3, r2
 80079c4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80079c6:	68fb      	ldr	r3, [r7, #12]
 80079c8:	4a2b      	ldr	r2, [pc, #172]	@ (8007a78 <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 80079ca:	401a      	ands	r2, r3
 80079cc:	683b      	ldr	r3, [r7, #0]
 80079ce:	691b      	ldr	r3, [r3, #16]
 80079d0:	4313      	orrs	r3, r2
 80079d2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	4a29      	ldr	r2, [pc, #164]	@ (8007a7c <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 80079d8:	401a      	ands	r2, r3
 80079da:	683b      	ldr	r3, [r7, #0]
 80079dc:	695b      	ldr	r3, [r3, #20]
 80079de:	4313      	orrs	r3, r2
 80079e0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	4a26      	ldr	r2, [pc, #152]	@ (8007a80 <HAL_TIMEx_ConfigBreakDeadTime+0x118>)
 80079e6:	401a      	ands	r2, r3
 80079e8:	683b      	ldr	r3, [r7, #0]
 80079ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80079ec:	4313      	orrs	r3, r2
 80079ee:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	4a24      	ldr	r2, [pc, #144]	@ (8007a84 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 80079f4:	401a      	ands	r2, r3
 80079f6:	683b      	ldr	r3, [r7, #0]
 80079f8:	699b      	ldr	r3, [r3, #24]
 80079fa:	041b      	lsls	r3, r3, #16
 80079fc:	4313      	orrs	r3, r2
 80079fe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	4a21      	ldr	r2, [pc, #132]	@ (8007a88 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8007a04:	401a      	ands	r2, r3
 8007a06:	683b      	ldr	r3, [r7, #0]
 8007a08:	69db      	ldr	r3, [r3, #28]
 8007a0a:	4313      	orrs	r3, r2
 8007a0c:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	4a1e      	ldr	r2, [pc, #120]	@ (8007a8c <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 8007a14:	4293      	cmp	r3, r2
 8007a16:	d11c      	bne.n	8007a52 <HAL_TIMEx_ConfigBreakDeadTime+0xea>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	4a1d      	ldr	r2, [pc, #116]	@ (8007a90 <HAL_TIMEx_ConfigBreakDeadTime+0x128>)
 8007a1c:	401a      	ands	r2, r3
 8007a1e:	683b      	ldr	r3, [r7, #0]
 8007a20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a22:	051b      	lsls	r3, r3, #20
 8007a24:	4313      	orrs	r3, r2
 8007a26:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	4a1a      	ldr	r2, [pc, #104]	@ (8007a94 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>)
 8007a2c:	401a      	ands	r2, r3
 8007a2e:	683b      	ldr	r3, [r7, #0]
 8007a30:	6a1b      	ldr	r3, [r3, #32]
 8007a32:	4313      	orrs	r3, r2
 8007a34:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	4a17      	ldr	r2, [pc, #92]	@ (8007a98 <HAL_TIMEx_ConfigBreakDeadTime+0x130>)
 8007a3a:	401a      	ands	r2, r3
 8007a3c:	683b      	ldr	r3, [r7, #0]
 8007a3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a40:	4313      	orrs	r3, r2
 8007a42:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	4a15      	ldr	r2, [pc, #84]	@ (8007a9c <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 8007a48:	401a      	ands	r2, r3
 8007a4a:	683b      	ldr	r3, [r7, #0]
 8007a4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a4e:	4313      	orrs	r3, r2
 8007a50:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	68fa      	ldr	r2, [r7, #12]
 8007a58:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	223c      	movs	r2, #60	@ 0x3c
 8007a5e:	2100      	movs	r1, #0
 8007a60:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007a62:	2300      	movs	r3, #0
}
 8007a64:	0018      	movs	r0, r3
 8007a66:	46bd      	mov	sp, r7
 8007a68:	b004      	add	sp, #16
 8007a6a:	bd80      	pop	{r7, pc}
 8007a6c:	fffffcff 	.word	0xfffffcff
 8007a70:	fffffbff 	.word	0xfffffbff
 8007a74:	fffff7ff 	.word	0xfffff7ff
 8007a78:	ffffefff 	.word	0xffffefff
 8007a7c:	ffffdfff 	.word	0xffffdfff
 8007a80:	ffffbfff 	.word	0xffffbfff
 8007a84:	fff0ffff 	.word	0xfff0ffff
 8007a88:	efffffff 	.word	0xefffffff
 8007a8c:	40012c00 	.word	0x40012c00
 8007a90:	ff0fffff 	.word	0xff0fffff
 8007a94:	feffffff 	.word	0xfeffffff
 8007a98:	fdffffff 	.word	0xfdffffff
 8007a9c:	dfffffff 	.word	0xdfffffff

08007aa0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007aa0:	b580      	push	{r7, lr}
 8007aa2:	b082      	sub	sp, #8
 8007aa4:	af00      	add	r7, sp, #0
 8007aa6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	d101      	bne.n	8007ab2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007aae:	2301      	movs	r3, #1
 8007ab0:	e046      	b.n	8007b40 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	2288      	movs	r2, #136	@ 0x88
 8007ab6:	589b      	ldr	r3, [r3, r2]
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d107      	bne.n	8007acc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	2284      	movs	r2, #132	@ 0x84
 8007ac0:	2100      	movs	r1, #0
 8007ac2:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	0018      	movs	r0, r3
 8007ac8:	f7fb fe4c 	bl	8003764 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	2288      	movs	r2, #136	@ 0x88
 8007ad0:	2124      	movs	r1, #36	@ 0x24
 8007ad2:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	681a      	ldr	r2, [r3, #0]
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	2101      	movs	r1, #1
 8007ae0:	438a      	bics	r2, r1
 8007ae2:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ae8:	2b00      	cmp	r3, #0
 8007aea:	d003      	beq.n	8007af4 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	0018      	movs	r0, r3
 8007af0:	f000 fc68 	bl	80083c4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	0018      	movs	r0, r3
 8007af8:	f000 f90e 	bl	8007d18 <UART_SetConfig>
 8007afc:	0003      	movs	r3, r0
 8007afe:	2b01      	cmp	r3, #1
 8007b00:	d101      	bne.n	8007b06 <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 8007b02:	2301      	movs	r3, #1
 8007b04:	e01c      	b.n	8007b40 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	685a      	ldr	r2, [r3, #4]
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	490d      	ldr	r1, [pc, #52]	@ (8007b48 <HAL_UART_Init+0xa8>)
 8007b12:	400a      	ands	r2, r1
 8007b14:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	689a      	ldr	r2, [r3, #8]
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	212a      	movs	r1, #42	@ 0x2a
 8007b22:	438a      	bics	r2, r1
 8007b24:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	681a      	ldr	r2, [r3, #0]
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	2101      	movs	r1, #1
 8007b32:	430a      	orrs	r2, r1
 8007b34:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	0018      	movs	r0, r3
 8007b3a:	f000 fcf7 	bl	800852c <UART_CheckIdleState>
 8007b3e:	0003      	movs	r3, r0
}
 8007b40:	0018      	movs	r0, r3
 8007b42:	46bd      	mov	sp, r7
 8007b44:	b002      	add	sp, #8
 8007b46:	bd80      	pop	{r7, pc}
 8007b48:	ffffb7ff 	.word	0xffffb7ff

08007b4c <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007b4c:	b580      	push	{r7, lr}
 8007b4e:	b08a      	sub	sp, #40	@ 0x28
 8007b50:	af02      	add	r7, sp, #8
 8007b52:	60f8      	str	r0, [r7, #12]
 8007b54:	60b9      	str	r1, [r7, #8]
 8007b56:	603b      	str	r3, [r7, #0]
 8007b58:	1dbb      	adds	r3, r7, #6
 8007b5a:	801a      	strh	r2, [r3, #0]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	228c      	movs	r2, #140	@ 0x8c
 8007b60:	589b      	ldr	r3, [r3, r2]
 8007b62:	2b20      	cmp	r3, #32
 8007b64:	d000      	beq.n	8007b68 <HAL_UART_Receive+0x1c>
 8007b66:	e0d0      	b.n	8007d0a <HAL_UART_Receive+0x1be>
  {
    if ((pData == NULL) || (Size == 0U))
 8007b68:	68bb      	ldr	r3, [r7, #8]
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	d003      	beq.n	8007b76 <HAL_UART_Receive+0x2a>
 8007b6e:	1dbb      	adds	r3, r7, #6
 8007b70:	881b      	ldrh	r3, [r3, #0]
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	d101      	bne.n	8007b7a <HAL_UART_Receive+0x2e>
    {
      return  HAL_ERROR;
 8007b76:	2301      	movs	r3, #1
 8007b78:	e0c8      	b.n	8007d0c <HAL_UART_Receive+0x1c0>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	689a      	ldr	r2, [r3, #8]
 8007b7e:	2380      	movs	r3, #128	@ 0x80
 8007b80:	015b      	lsls	r3, r3, #5
 8007b82:	429a      	cmp	r2, r3
 8007b84:	d109      	bne.n	8007b9a <HAL_UART_Receive+0x4e>
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	691b      	ldr	r3, [r3, #16]
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	d105      	bne.n	8007b9a <HAL_UART_Receive+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8007b8e:	68bb      	ldr	r3, [r7, #8]
 8007b90:	2201      	movs	r2, #1
 8007b92:	4013      	ands	r3, r2
 8007b94:	d001      	beq.n	8007b9a <HAL_UART_Receive+0x4e>
      {
        return  HAL_ERROR;
 8007b96:	2301      	movs	r3, #1
 8007b98:	e0b8      	b.n	8007d0c <HAL_UART_Receive+0x1c0>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	2290      	movs	r2, #144	@ 0x90
 8007b9e:	2100      	movs	r1, #0
 8007ba0:	5099      	str	r1, [r3, r2]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	228c      	movs	r2, #140	@ 0x8c
 8007ba6:	2122      	movs	r1, #34	@ 0x22
 8007ba8:	5099      	str	r1, [r3, r2]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	2200      	movs	r2, #0
 8007bae:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007bb0:	f7fb ff8a 	bl	8003ac8 <HAL_GetTick>
 8007bb4:	0003      	movs	r3, r0
 8007bb6:	617b      	str	r3, [r7, #20]

    huart->RxXferSize  = Size;
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	1dba      	adds	r2, r7, #6
 8007bbc:	215c      	movs	r1, #92	@ 0x5c
 8007bbe:	8812      	ldrh	r2, [r2, #0]
 8007bc0:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	1dba      	adds	r2, r7, #6
 8007bc6:	215e      	movs	r1, #94	@ 0x5e
 8007bc8:	8812      	ldrh	r2, [r2, #0]
 8007bca:	525a      	strh	r2, [r3, r1]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	689a      	ldr	r2, [r3, #8]
 8007bd0:	2380      	movs	r3, #128	@ 0x80
 8007bd2:	015b      	lsls	r3, r3, #5
 8007bd4:	429a      	cmp	r2, r3
 8007bd6:	d10d      	bne.n	8007bf4 <HAL_UART_Receive+0xa8>
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	691b      	ldr	r3, [r3, #16]
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d104      	bne.n	8007bea <HAL_UART_Receive+0x9e>
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	2260      	movs	r2, #96	@ 0x60
 8007be4:	494b      	ldr	r1, [pc, #300]	@ (8007d14 <HAL_UART_Receive+0x1c8>)
 8007be6:	5299      	strh	r1, [r3, r2]
 8007be8:	e02e      	b.n	8007c48 <HAL_UART_Receive+0xfc>
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	2260      	movs	r2, #96	@ 0x60
 8007bee:	21ff      	movs	r1, #255	@ 0xff
 8007bf0:	5299      	strh	r1, [r3, r2]
 8007bf2:	e029      	b.n	8007c48 <HAL_UART_Receive+0xfc>
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	689b      	ldr	r3, [r3, #8]
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	d10d      	bne.n	8007c18 <HAL_UART_Receive+0xcc>
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	691b      	ldr	r3, [r3, #16]
 8007c00:	2b00      	cmp	r3, #0
 8007c02:	d104      	bne.n	8007c0e <HAL_UART_Receive+0xc2>
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	2260      	movs	r2, #96	@ 0x60
 8007c08:	21ff      	movs	r1, #255	@ 0xff
 8007c0a:	5299      	strh	r1, [r3, r2]
 8007c0c:	e01c      	b.n	8007c48 <HAL_UART_Receive+0xfc>
 8007c0e:	68fb      	ldr	r3, [r7, #12]
 8007c10:	2260      	movs	r2, #96	@ 0x60
 8007c12:	217f      	movs	r1, #127	@ 0x7f
 8007c14:	5299      	strh	r1, [r3, r2]
 8007c16:	e017      	b.n	8007c48 <HAL_UART_Receive+0xfc>
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	689a      	ldr	r2, [r3, #8]
 8007c1c:	2380      	movs	r3, #128	@ 0x80
 8007c1e:	055b      	lsls	r3, r3, #21
 8007c20:	429a      	cmp	r2, r3
 8007c22:	d10d      	bne.n	8007c40 <HAL_UART_Receive+0xf4>
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	691b      	ldr	r3, [r3, #16]
 8007c28:	2b00      	cmp	r3, #0
 8007c2a:	d104      	bne.n	8007c36 <HAL_UART_Receive+0xea>
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	2260      	movs	r2, #96	@ 0x60
 8007c30:	217f      	movs	r1, #127	@ 0x7f
 8007c32:	5299      	strh	r1, [r3, r2]
 8007c34:	e008      	b.n	8007c48 <HAL_UART_Receive+0xfc>
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	2260      	movs	r2, #96	@ 0x60
 8007c3a:	213f      	movs	r1, #63	@ 0x3f
 8007c3c:	5299      	strh	r1, [r3, r2]
 8007c3e:	e003      	b.n	8007c48 <HAL_UART_Receive+0xfc>
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	2260      	movs	r2, #96	@ 0x60
 8007c44:	2100      	movs	r1, #0
 8007c46:	5299      	strh	r1, [r3, r2]
    uhMask = huart->Mask;
 8007c48:	2312      	movs	r3, #18
 8007c4a:	18fb      	adds	r3, r7, r3
 8007c4c:	68fa      	ldr	r2, [r7, #12]
 8007c4e:	2160      	movs	r1, #96	@ 0x60
 8007c50:	5a52      	ldrh	r2, [r2, r1]
 8007c52:	801a      	strh	r2, [r3, #0]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	689a      	ldr	r2, [r3, #8]
 8007c58:	2380      	movs	r3, #128	@ 0x80
 8007c5a:	015b      	lsls	r3, r3, #5
 8007c5c:	429a      	cmp	r2, r3
 8007c5e:	d108      	bne.n	8007c72 <HAL_UART_Receive+0x126>
 8007c60:	68fb      	ldr	r3, [r7, #12]
 8007c62:	691b      	ldr	r3, [r3, #16]
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	d104      	bne.n	8007c72 <HAL_UART_Receive+0x126>
    {
      pdata8bits  = NULL;
 8007c68:	2300      	movs	r3, #0
 8007c6a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8007c6c:	68bb      	ldr	r3, [r7, #8]
 8007c6e:	61bb      	str	r3, [r7, #24]
 8007c70:	e003      	b.n	8007c7a <HAL_UART_Receive+0x12e>
    }
    else
    {
      pdata8bits  = pData;
 8007c72:	68bb      	ldr	r3, [r7, #8]
 8007c74:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007c76:	2300      	movs	r3, #0
 8007c78:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8007c7a:	e03a      	b.n	8007cf2 <HAL_UART_Receive+0x1a6>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8007c7c:	697a      	ldr	r2, [r7, #20]
 8007c7e:	68f8      	ldr	r0, [r7, #12]
 8007c80:	683b      	ldr	r3, [r7, #0]
 8007c82:	9300      	str	r3, [sp, #0]
 8007c84:	0013      	movs	r3, r2
 8007c86:	2200      	movs	r2, #0
 8007c88:	2120      	movs	r1, #32
 8007c8a:	f000 fcf9 	bl	8008680 <UART_WaitOnFlagUntilTimeout>
 8007c8e:	1e03      	subs	r3, r0, #0
 8007c90:	d005      	beq.n	8007c9e <HAL_UART_Receive+0x152>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	228c      	movs	r2, #140	@ 0x8c
 8007c96:	2120      	movs	r1, #32
 8007c98:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8007c9a:	2303      	movs	r3, #3
 8007c9c:	e036      	b.n	8007d0c <HAL_UART_Receive+0x1c0>
      }
      if (pdata8bits == NULL)
 8007c9e:	69fb      	ldr	r3, [r7, #28]
 8007ca0:	2b00      	cmp	r3, #0
 8007ca2:	d10e      	bne.n	8007cc2 <HAL_UART_Receive+0x176>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007caa:	b29b      	uxth	r3, r3
 8007cac:	2212      	movs	r2, #18
 8007cae:	18ba      	adds	r2, r7, r2
 8007cb0:	8812      	ldrh	r2, [r2, #0]
 8007cb2:	4013      	ands	r3, r2
 8007cb4:	b29a      	uxth	r2, r3
 8007cb6:	69bb      	ldr	r3, [r7, #24]
 8007cb8:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8007cba:	69bb      	ldr	r3, [r7, #24]
 8007cbc:	3302      	adds	r3, #2
 8007cbe:	61bb      	str	r3, [r7, #24]
 8007cc0:	e00e      	b.n	8007ce0 <HAL_UART_Receive+0x194>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cc8:	b2db      	uxtb	r3, r3
 8007cca:	2212      	movs	r2, #18
 8007ccc:	18ba      	adds	r2, r7, r2
 8007cce:	8812      	ldrh	r2, [r2, #0]
 8007cd0:	b2d2      	uxtb	r2, r2
 8007cd2:	4013      	ands	r3, r2
 8007cd4:	b2da      	uxtb	r2, r3
 8007cd6:	69fb      	ldr	r3, [r7, #28]
 8007cd8:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8007cda:	69fb      	ldr	r3, [r7, #28]
 8007cdc:	3301      	adds	r3, #1
 8007cde:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	225e      	movs	r2, #94	@ 0x5e
 8007ce4:	5a9b      	ldrh	r3, [r3, r2]
 8007ce6:	b29b      	uxth	r3, r3
 8007ce8:	3b01      	subs	r3, #1
 8007cea:	b299      	uxth	r1, r3
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	225e      	movs	r2, #94	@ 0x5e
 8007cf0:	5299      	strh	r1, [r3, r2]
    while (huart->RxXferCount > 0U)
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	225e      	movs	r2, #94	@ 0x5e
 8007cf6:	5a9b      	ldrh	r3, [r3, r2]
 8007cf8:	b29b      	uxth	r3, r3
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	d1be      	bne.n	8007c7c <HAL_UART_Receive+0x130>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007cfe:	68fb      	ldr	r3, [r7, #12]
 8007d00:	228c      	movs	r2, #140	@ 0x8c
 8007d02:	2120      	movs	r1, #32
 8007d04:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8007d06:	2300      	movs	r3, #0
 8007d08:	e000      	b.n	8007d0c <HAL_UART_Receive+0x1c0>
  }
  else
  {
    return HAL_BUSY;
 8007d0a:	2302      	movs	r3, #2
  }
}
 8007d0c:	0018      	movs	r0, r3
 8007d0e:	46bd      	mov	sp, r7
 8007d10:	b008      	add	sp, #32
 8007d12:	bd80      	pop	{r7, pc}
 8007d14:	000001ff 	.word	0x000001ff

08007d18 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007d18:	b5b0      	push	{r4, r5, r7, lr}
 8007d1a:	b090      	sub	sp, #64	@ 0x40
 8007d1c:	af00      	add	r7, sp, #0
 8007d1e:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007d20:	231a      	movs	r3, #26
 8007d22:	2220      	movs	r2, #32
 8007d24:	189b      	adds	r3, r3, r2
 8007d26:	19db      	adds	r3, r3, r7
 8007d28:	2200      	movs	r2, #0
 8007d2a:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007d2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d2e:	689a      	ldr	r2, [r3, #8]
 8007d30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d32:	691b      	ldr	r3, [r3, #16]
 8007d34:	431a      	orrs	r2, r3
 8007d36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d38:	695b      	ldr	r3, [r3, #20]
 8007d3a:	431a      	orrs	r2, r3
 8007d3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d3e:	69db      	ldr	r3, [r3, #28]
 8007d40:	4313      	orrs	r3, r2
 8007d42:	63fb      	str	r3, [r7, #60]	@ 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007d44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	4ac1      	ldr	r2, [pc, #772]	@ (8008050 <UART_SetConfig+0x338>)
 8007d4c:	4013      	ands	r3, r2
 8007d4e:	0019      	movs	r1, r3
 8007d50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d52:	681a      	ldr	r2, [r3, #0]
 8007d54:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007d56:	430b      	orrs	r3, r1
 8007d58:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007d5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	685b      	ldr	r3, [r3, #4]
 8007d60:	4abc      	ldr	r2, [pc, #752]	@ (8008054 <UART_SetConfig+0x33c>)
 8007d62:	4013      	ands	r3, r2
 8007d64:	0018      	movs	r0, r3
 8007d66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d68:	68d9      	ldr	r1, [r3, #12]
 8007d6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d6c:	681a      	ldr	r2, [r3, #0]
 8007d6e:	0003      	movs	r3, r0
 8007d70:	430b      	orrs	r3, r1
 8007d72:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007d74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d76:	699b      	ldr	r3, [r3, #24]
 8007d78:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007d7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	4ab6      	ldr	r2, [pc, #728]	@ (8008058 <UART_SetConfig+0x340>)
 8007d80:	4293      	cmp	r3, r2
 8007d82:	d009      	beq.n	8007d98 <UART_SetConfig+0x80>
 8007d84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	4ab4      	ldr	r2, [pc, #720]	@ (800805c <UART_SetConfig+0x344>)
 8007d8a:	4293      	cmp	r3, r2
 8007d8c:	d004      	beq.n	8007d98 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007d8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d90:	6a1b      	ldr	r3, [r3, #32]
 8007d92:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8007d94:	4313      	orrs	r3, r2
 8007d96:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007d98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	689b      	ldr	r3, [r3, #8]
 8007d9e:	4ab0      	ldr	r2, [pc, #704]	@ (8008060 <UART_SetConfig+0x348>)
 8007da0:	4013      	ands	r3, r2
 8007da2:	0019      	movs	r1, r3
 8007da4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007da6:	681a      	ldr	r2, [r3, #0]
 8007da8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007daa:	430b      	orrs	r3, r1
 8007dac:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007dae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007db4:	220f      	movs	r2, #15
 8007db6:	4393      	bics	r3, r2
 8007db8:	0018      	movs	r0, r3
 8007dba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dbc:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8007dbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dc0:	681a      	ldr	r2, [r3, #0]
 8007dc2:	0003      	movs	r3, r0
 8007dc4:	430b      	orrs	r3, r1
 8007dc6:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007dc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	4aa5      	ldr	r2, [pc, #660]	@ (8008064 <UART_SetConfig+0x34c>)
 8007dce:	4293      	cmp	r3, r2
 8007dd0:	d131      	bne.n	8007e36 <UART_SetConfig+0x11e>
 8007dd2:	4ba5      	ldr	r3, [pc, #660]	@ (8008068 <UART_SetConfig+0x350>)
 8007dd4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007dd6:	2203      	movs	r2, #3
 8007dd8:	4013      	ands	r3, r2
 8007dda:	2b03      	cmp	r3, #3
 8007ddc:	d01d      	beq.n	8007e1a <UART_SetConfig+0x102>
 8007dde:	d823      	bhi.n	8007e28 <UART_SetConfig+0x110>
 8007de0:	2b02      	cmp	r3, #2
 8007de2:	d00c      	beq.n	8007dfe <UART_SetConfig+0xe6>
 8007de4:	d820      	bhi.n	8007e28 <UART_SetConfig+0x110>
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	d002      	beq.n	8007df0 <UART_SetConfig+0xd8>
 8007dea:	2b01      	cmp	r3, #1
 8007dec:	d00e      	beq.n	8007e0c <UART_SetConfig+0xf4>
 8007dee:	e01b      	b.n	8007e28 <UART_SetConfig+0x110>
 8007df0:	231b      	movs	r3, #27
 8007df2:	2220      	movs	r2, #32
 8007df4:	189b      	adds	r3, r3, r2
 8007df6:	19db      	adds	r3, r3, r7
 8007df8:	2200      	movs	r2, #0
 8007dfa:	701a      	strb	r2, [r3, #0]
 8007dfc:	e154      	b.n	80080a8 <UART_SetConfig+0x390>
 8007dfe:	231b      	movs	r3, #27
 8007e00:	2220      	movs	r2, #32
 8007e02:	189b      	adds	r3, r3, r2
 8007e04:	19db      	adds	r3, r3, r7
 8007e06:	2202      	movs	r2, #2
 8007e08:	701a      	strb	r2, [r3, #0]
 8007e0a:	e14d      	b.n	80080a8 <UART_SetConfig+0x390>
 8007e0c:	231b      	movs	r3, #27
 8007e0e:	2220      	movs	r2, #32
 8007e10:	189b      	adds	r3, r3, r2
 8007e12:	19db      	adds	r3, r3, r7
 8007e14:	2204      	movs	r2, #4
 8007e16:	701a      	strb	r2, [r3, #0]
 8007e18:	e146      	b.n	80080a8 <UART_SetConfig+0x390>
 8007e1a:	231b      	movs	r3, #27
 8007e1c:	2220      	movs	r2, #32
 8007e1e:	189b      	adds	r3, r3, r2
 8007e20:	19db      	adds	r3, r3, r7
 8007e22:	2208      	movs	r2, #8
 8007e24:	701a      	strb	r2, [r3, #0]
 8007e26:	e13f      	b.n	80080a8 <UART_SetConfig+0x390>
 8007e28:	231b      	movs	r3, #27
 8007e2a:	2220      	movs	r2, #32
 8007e2c:	189b      	adds	r3, r3, r2
 8007e2e:	19db      	adds	r3, r3, r7
 8007e30:	2210      	movs	r2, #16
 8007e32:	701a      	strb	r2, [r3, #0]
 8007e34:	e138      	b.n	80080a8 <UART_SetConfig+0x390>
 8007e36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	4a8c      	ldr	r2, [pc, #560]	@ (800806c <UART_SetConfig+0x354>)
 8007e3c:	4293      	cmp	r3, r2
 8007e3e:	d131      	bne.n	8007ea4 <UART_SetConfig+0x18c>
 8007e40:	4b89      	ldr	r3, [pc, #548]	@ (8008068 <UART_SetConfig+0x350>)
 8007e42:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007e44:	220c      	movs	r2, #12
 8007e46:	4013      	ands	r3, r2
 8007e48:	2b0c      	cmp	r3, #12
 8007e4a:	d01d      	beq.n	8007e88 <UART_SetConfig+0x170>
 8007e4c:	d823      	bhi.n	8007e96 <UART_SetConfig+0x17e>
 8007e4e:	2b08      	cmp	r3, #8
 8007e50:	d00c      	beq.n	8007e6c <UART_SetConfig+0x154>
 8007e52:	d820      	bhi.n	8007e96 <UART_SetConfig+0x17e>
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	d002      	beq.n	8007e5e <UART_SetConfig+0x146>
 8007e58:	2b04      	cmp	r3, #4
 8007e5a:	d00e      	beq.n	8007e7a <UART_SetConfig+0x162>
 8007e5c:	e01b      	b.n	8007e96 <UART_SetConfig+0x17e>
 8007e5e:	231b      	movs	r3, #27
 8007e60:	2220      	movs	r2, #32
 8007e62:	189b      	adds	r3, r3, r2
 8007e64:	19db      	adds	r3, r3, r7
 8007e66:	2200      	movs	r2, #0
 8007e68:	701a      	strb	r2, [r3, #0]
 8007e6a:	e11d      	b.n	80080a8 <UART_SetConfig+0x390>
 8007e6c:	231b      	movs	r3, #27
 8007e6e:	2220      	movs	r2, #32
 8007e70:	189b      	adds	r3, r3, r2
 8007e72:	19db      	adds	r3, r3, r7
 8007e74:	2202      	movs	r2, #2
 8007e76:	701a      	strb	r2, [r3, #0]
 8007e78:	e116      	b.n	80080a8 <UART_SetConfig+0x390>
 8007e7a:	231b      	movs	r3, #27
 8007e7c:	2220      	movs	r2, #32
 8007e7e:	189b      	adds	r3, r3, r2
 8007e80:	19db      	adds	r3, r3, r7
 8007e82:	2204      	movs	r2, #4
 8007e84:	701a      	strb	r2, [r3, #0]
 8007e86:	e10f      	b.n	80080a8 <UART_SetConfig+0x390>
 8007e88:	231b      	movs	r3, #27
 8007e8a:	2220      	movs	r2, #32
 8007e8c:	189b      	adds	r3, r3, r2
 8007e8e:	19db      	adds	r3, r3, r7
 8007e90:	2208      	movs	r2, #8
 8007e92:	701a      	strb	r2, [r3, #0]
 8007e94:	e108      	b.n	80080a8 <UART_SetConfig+0x390>
 8007e96:	231b      	movs	r3, #27
 8007e98:	2220      	movs	r2, #32
 8007e9a:	189b      	adds	r3, r3, r2
 8007e9c:	19db      	adds	r3, r3, r7
 8007e9e:	2210      	movs	r2, #16
 8007ea0:	701a      	strb	r2, [r3, #0]
 8007ea2:	e101      	b.n	80080a8 <UART_SetConfig+0x390>
 8007ea4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	4a71      	ldr	r2, [pc, #452]	@ (8008070 <UART_SetConfig+0x358>)
 8007eaa:	4293      	cmp	r3, r2
 8007eac:	d131      	bne.n	8007f12 <UART_SetConfig+0x1fa>
 8007eae:	4b6e      	ldr	r3, [pc, #440]	@ (8008068 <UART_SetConfig+0x350>)
 8007eb0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007eb2:	2230      	movs	r2, #48	@ 0x30
 8007eb4:	4013      	ands	r3, r2
 8007eb6:	2b30      	cmp	r3, #48	@ 0x30
 8007eb8:	d01d      	beq.n	8007ef6 <UART_SetConfig+0x1de>
 8007eba:	d823      	bhi.n	8007f04 <UART_SetConfig+0x1ec>
 8007ebc:	2b20      	cmp	r3, #32
 8007ebe:	d00c      	beq.n	8007eda <UART_SetConfig+0x1c2>
 8007ec0:	d820      	bhi.n	8007f04 <UART_SetConfig+0x1ec>
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d002      	beq.n	8007ecc <UART_SetConfig+0x1b4>
 8007ec6:	2b10      	cmp	r3, #16
 8007ec8:	d00e      	beq.n	8007ee8 <UART_SetConfig+0x1d0>
 8007eca:	e01b      	b.n	8007f04 <UART_SetConfig+0x1ec>
 8007ecc:	231b      	movs	r3, #27
 8007ece:	2220      	movs	r2, #32
 8007ed0:	189b      	adds	r3, r3, r2
 8007ed2:	19db      	adds	r3, r3, r7
 8007ed4:	2200      	movs	r2, #0
 8007ed6:	701a      	strb	r2, [r3, #0]
 8007ed8:	e0e6      	b.n	80080a8 <UART_SetConfig+0x390>
 8007eda:	231b      	movs	r3, #27
 8007edc:	2220      	movs	r2, #32
 8007ede:	189b      	adds	r3, r3, r2
 8007ee0:	19db      	adds	r3, r3, r7
 8007ee2:	2202      	movs	r2, #2
 8007ee4:	701a      	strb	r2, [r3, #0]
 8007ee6:	e0df      	b.n	80080a8 <UART_SetConfig+0x390>
 8007ee8:	231b      	movs	r3, #27
 8007eea:	2220      	movs	r2, #32
 8007eec:	189b      	adds	r3, r3, r2
 8007eee:	19db      	adds	r3, r3, r7
 8007ef0:	2204      	movs	r2, #4
 8007ef2:	701a      	strb	r2, [r3, #0]
 8007ef4:	e0d8      	b.n	80080a8 <UART_SetConfig+0x390>
 8007ef6:	231b      	movs	r3, #27
 8007ef8:	2220      	movs	r2, #32
 8007efa:	189b      	adds	r3, r3, r2
 8007efc:	19db      	adds	r3, r3, r7
 8007efe:	2208      	movs	r2, #8
 8007f00:	701a      	strb	r2, [r3, #0]
 8007f02:	e0d1      	b.n	80080a8 <UART_SetConfig+0x390>
 8007f04:	231b      	movs	r3, #27
 8007f06:	2220      	movs	r2, #32
 8007f08:	189b      	adds	r3, r3, r2
 8007f0a:	19db      	adds	r3, r3, r7
 8007f0c:	2210      	movs	r2, #16
 8007f0e:	701a      	strb	r2, [r3, #0]
 8007f10:	e0ca      	b.n	80080a8 <UART_SetConfig+0x390>
 8007f12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	4a57      	ldr	r2, [pc, #348]	@ (8008074 <UART_SetConfig+0x35c>)
 8007f18:	4293      	cmp	r3, r2
 8007f1a:	d106      	bne.n	8007f2a <UART_SetConfig+0x212>
 8007f1c:	231b      	movs	r3, #27
 8007f1e:	2220      	movs	r2, #32
 8007f20:	189b      	adds	r3, r3, r2
 8007f22:	19db      	adds	r3, r3, r7
 8007f24:	2200      	movs	r2, #0
 8007f26:	701a      	strb	r2, [r3, #0]
 8007f28:	e0be      	b.n	80080a8 <UART_SetConfig+0x390>
 8007f2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	4a52      	ldr	r2, [pc, #328]	@ (8008078 <UART_SetConfig+0x360>)
 8007f30:	4293      	cmp	r3, r2
 8007f32:	d106      	bne.n	8007f42 <UART_SetConfig+0x22a>
 8007f34:	231b      	movs	r3, #27
 8007f36:	2220      	movs	r2, #32
 8007f38:	189b      	adds	r3, r3, r2
 8007f3a:	19db      	adds	r3, r3, r7
 8007f3c:	2200      	movs	r2, #0
 8007f3e:	701a      	strb	r2, [r3, #0]
 8007f40:	e0b2      	b.n	80080a8 <UART_SetConfig+0x390>
 8007f42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	4a4d      	ldr	r2, [pc, #308]	@ (800807c <UART_SetConfig+0x364>)
 8007f48:	4293      	cmp	r3, r2
 8007f4a:	d106      	bne.n	8007f5a <UART_SetConfig+0x242>
 8007f4c:	231b      	movs	r3, #27
 8007f4e:	2220      	movs	r2, #32
 8007f50:	189b      	adds	r3, r3, r2
 8007f52:	19db      	adds	r3, r3, r7
 8007f54:	2200      	movs	r2, #0
 8007f56:	701a      	strb	r2, [r3, #0]
 8007f58:	e0a6      	b.n	80080a8 <UART_SetConfig+0x390>
 8007f5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	4a3e      	ldr	r2, [pc, #248]	@ (8008058 <UART_SetConfig+0x340>)
 8007f60:	4293      	cmp	r3, r2
 8007f62:	d13e      	bne.n	8007fe2 <UART_SetConfig+0x2ca>
 8007f64:	4b40      	ldr	r3, [pc, #256]	@ (8008068 <UART_SetConfig+0x350>)
 8007f66:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007f68:	23c0      	movs	r3, #192	@ 0xc0
 8007f6a:	011b      	lsls	r3, r3, #4
 8007f6c:	4013      	ands	r3, r2
 8007f6e:	22c0      	movs	r2, #192	@ 0xc0
 8007f70:	0112      	lsls	r2, r2, #4
 8007f72:	4293      	cmp	r3, r2
 8007f74:	d027      	beq.n	8007fc6 <UART_SetConfig+0x2ae>
 8007f76:	22c0      	movs	r2, #192	@ 0xc0
 8007f78:	0112      	lsls	r2, r2, #4
 8007f7a:	4293      	cmp	r3, r2
 8007f7c:	d82a      	bhi.n	8007fd4 <UART_SetConfig+0x2bc>
 8007f7e:	2280      	movs	r2, #128	@ 0x80
 8007f80:	0112      	lsls	r2, r2, #4
 8007f82:	4293      	cmp	r3, r2
 8007f84:	d011      	beq.n	8007faa <UART_SetConfig+0x292>
 8007f86:	2280      	movs	r2, #128	@ 0x80
 8007f88:	0112      	lsls	r2, r2, #4
 8007f8a:	4293      	cmp	r3, r2
 8007f8c:	d822      	bhi.n	8007fd4 <UART_SetConfig+0x2bc>
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d004      	beq.n	8007f9c <UART_SetConfig+0x284>
 8007f92:	2280      	movs	r2, #128	@ 0x80
 8007f94:	00d2      	lsls	r2, r2, #3
 8007f96:	4293      	cmp	r3, r2
 8007f98:	d00e      	beq.n	8007fb8 <UART_SetConfig+0x2a0>
 8007f9a:	e01b      	b.n	8007fd4 <UART_SetConfig+0x2bc>
 8007f9c:	231b      	movs	r3, #27
 8007f9e:	2220      	movs	r2, #32
 8007fa0:	189b      	adds	r3, r3, r2
 8007fa2:	19db      	adds	r3, r3, r7
 8007fa4:	2200      	movs	r2, #0
 8007fa6:	701a      	strb	r2, [r3, #0]
 8007fa8:	e07e      	b.n	80080a8 <UART_SetConfig+0x390>
 8007faa:	231b      	movs	r3, #27
 8007fac:	2220      	movs	r2, #32
 8007fae:	189b      	adds	r3, r3, r2
 8007fb0:	19db      	adds	r3, r3, r7
 8007fb2:	2202      	movs	r2, #2
 8007fb4:	701a      	strb	r2, [r3, #0]
 8007fb6:	e077      	b.n	80080a8 <UART_SetConfig+0x390>
 8007fb8:	231b      	movs	r3, #27
 8007fba:	2220      	movs	r2, #32
 8007fbc:	189b      	adds	r3, r3, r2
 8007fbe:	19db      	adds	r3, r3, r7
 8007fc0:	2204      	movs	r2, #4
 8007fc2:	701a      	strb	r2, [r3, #0]
 8007fc4:	e070      	b.n	80080a8 <UART_SetConfig+0x390>
 8007fc6:	231b      	movs	r3, #27
 8007fc8:	2220      	movs	r2, #32
 8007fca:	189b      	adds	r3, r3, r2
 8007fcc:	19db      	adds	r3, r3, r7
 8007fce:	2208      	movs	r2, #8
 8007fd0:	701a      	strb	r2, [r3, #0]
 8007fd2:	e069      	b.n	80080a8 <UART_SetConfig+0x390>
 8007fd4:	231b      	movs	r3, #27
 8007fd6:	2220      	movs	r2, #32
 8007fd8:	189b      	adds	r3, r3, r2
 8007fda:	19db      	adds	r3, r3, r7
 8007fdc:	2210      	movs	r2, #16
 8007fde:	701a      	strb	r2, [r3, #0]
 8007fe0:	e062      	b.n	80080a8 <UART_SetConfig+0x390>
 8007fe2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	4a1d      	ldr	r2, [pc, #116]	@ (800805c <UART_SetConfig+0x344>)
 8007fe8:	4293      	cmp	r3, r2
 8007fea:	d157      	bne.n	800809c <UART_SetConfig+0x384>
 8007fec:	4b1e      	ldr	r3, [pc, #120]	@ (8008068 <UART_SetConfig+0x350>)
 8007fee:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007ff0:	23c0      	movs	r3, #192	@ 0xc0
 8007ff2:	009b      	lsls	r3, r3, #2
 8007ff4:	4013      	ands	r3, r2
 8007ff6:	22c0      	movs	r2, #192	@ 0xc0
 8007ff8:	0092      	lsls	r2, r2, #2
 8007ffa:	4293      	cmp	r3, r2
 8007ffc:	d040      	beq.n	8008080 <UART_SetConfig+0x368>
 8007ffe:	22c0      	movs	r2, #192	@ 0xc0
 8008000:	0092      	lsls	r2, r2, #2
 8008002:	4293      	cmp	r3, r2
 8008004:	d843      	bhi.n	800808e <UART_SetConfig+0x376>
 8008006:	2280      	movs	r2, #128	@ 0x80
 8008008:	0092      	lsls	r2, r2, #2
 800800a:	4293      	cmp	r3, r2
 800800c:	d011      	beq.n	8008032 <UART_SetConfig+0x31a>
 800800e:	2280      	movs	r2, #128	@ 0x80
 8008010:	0092      	lsls	r2, r2, #2
 8008012:	4293      	cmp	r3, r2
 8008014:	d83b      	bhi.n	800808e <UART_SetConfig+0x376>
 8008016:	2b00      	cmp	r3, #0
 8008018:	d004      	beq.n	8008024 <UART_SetConfig+0x30c>
 800801a:	2280      	movs	r2, #128	@ 0x80
 800801c:	0052      	lsls	r2, r2, #1
 800801e:	4293      	cmp	r3, r2
 8008020:	d00e      	beq.n	8008040 <UART_SetConfig+0x328>
 8008022:	e034      	b.n	800808e <UART_SetConfig+0x376>
 8008024:	231b      	movs	r3, #27
 8008026:	2220      	movs	r2, #32
 8008028:	189b      	adds	r3, r3, r2
 800802a:	19db      	adds	r3, r3, r7
 800802c:	2200      	movs	r2, #0
 800802e:	701a      	strb	r2, [r3, #0]
 8008030:	e03a      	b.n	80080a8 <UART_SetConfig+0x390>
 8008032:	231b      	movs	r3, #27
 8008034:	2220      	movs	r2, #32
 8008036:	189b      	adds	r3, r3, r2
 8008038:	19db      	adds	r3, r3, r7
 800803a:	2202      	movs	r2, #2
 800803c:	701a      	strb	r2, [r3, #0]
 800803e:	e033      	b.n	80080a8 <UART_SetConfig+0x390>
 8008040:	231b      	movs	r3, #27
 8008042:	2220      	movs	r2, #32
 8008044:	189b      	adds	r3, r3, r2
 8008046:	19db      	adds	r3, r3, r7
 8008048:	2204      	movs	r2, #4
 800804a:	701a      	strb	r2, [r3, #0]
 800804c:	e02c      	b.n	80080a8 <UART_SetConfig+0x390>
 800804e:	46c0      	nop			@ (mov r8, r8)
 8008050:	cfff69f3 	.word	0xcfff69f3
 8008054:	ffffcfff 	.word	0xffffcfff
 8008058:	40008000 	.word	0x40008000
 800805c:	40008400 	.word	0x40008400
 8008060:	11fff4ff 	.word	0x11fff4ff
 8008064:	40013800 	.word	0x40013800
 8008068:	40021000 	.word	0x40021000
 800806c:	40004400 	.word	0x40004400
 8008070:	40004800 	.word	0x40004800
 8008074:	40004c00 	.word	0x40004c00
 8008078:	40005000 	.word	0x40005000
 800807c:	40013c00 	.word	0x40013c00
 8008080:	231b      	movs	r3, #27
 8008082:	2220      	movs	r2, #32
 8008084:	189b      	adds	r3, r3, r2
 8008086:	19db      	adds	r3, r3, r7
 8008088:	2208      	movs	r2, #8
 800808a:	701a      	strb	r2, [r3, #0]
 800808c:	e00c      	b.n	80080a8 <UART_SetConfig+0x390>
 800808e:	231b      	movs	r3, #27
 8008090:	2220      	movs	r2, #32
 8008092:	189b      	adds	r3, r3, r2
 8008094:	19db      	adds	r3, r3, r7
 8008096:	2210      	movs	r2, #16
 8008098:	701a      	strb	r2, [r3, #0]
 800809a:	e005      	b.n	80080a8 <UART_SetConfig+0x390>
 800809c:	231b      	movs	r3, #27
 800809e:	2220      	movs	r2, #32
 80080a0:	189b      	adds	r3, r3, r2
 80080a2:	19db      	adds	r3, r3, r7
 80080a4:	2210      	movs	r2, #16
 80080a6:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80080a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	4ac1      	ldr	r2, [pc, #772]	@ (80083b4 <UART_SetConfig+0x69c>)
 80080ae:	4293      	cmp	r3, r2
 80080b0:	d005      	beq.n	80080be <UART_SetConfig+0x3a6>
 80080b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	4ac0      	ldr	r2, [pc, #768]	@ (80083b8 <UART_SetConfig+0x6a0>)
 80080b8:	4293      	cmp	r3, r2
 80080ba:	d000      	beq.n	80080be <UART_SetConfig+0x3a6>
 80080bc:	e093      	b.n	80081e6 <UART_SetConfig+0x4ce>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80080be:	231b      	movs	r3, #27
 80080c0:	2220      	movs	r2, #32
 80080c2:	189b      	adds	r3, r3, r2
 80080c4:	19db      	adds	r3, r3, r7
 80080c6:	781b      	ldrb	r3, [r3, #0]
 80080c8:	2b08      	cmp	r3, #8
 80080ca:	d015      	beq.n	80080f8 <UART_SetConfig+0x3e0>
 80080cc:	dc18      	bgt.n	8008100 <UART_SetConfig+0x3e8>
 80080ce:	2b04      	cmp	r3, #4
 80080d0:	d00d      	beq.n	80080ee <UART_SetConfig+0x3d6>
 80080d2:	dc15      	bgt.n	8008100 <UART_SetConfig+0x3e8>
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	d002      	beq.n	80080de <UART_SetConfig+0x3c6>
 80080d8:	2b02      	cmp	r3, #2
 80080da:	d005      	beq.n	80080e8 <UART_SetConfig+0x3d0>
 80080dc:	e010      	b.n	8008100 <UART_SetConfig+0x3e8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80080de:	f7fd fb23 	bl	8005728 <HAL_RCC_GetPCLK1Freq>
 80080e2:	0003      	movs	r3, r0
 80080e4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80080e6:	e014      	b.n	8008112 <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80080e8:	4bb4      	ldr	r3, [pc, #720]	@ (80083bc <UART_SetConfig+0x6a4>)
 80080ea:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80080ec:	e011      	b.n	8008112 <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80080ee:	f7fd fa8f 	bl	8005610 <HAL_RCC_GetSysClockFreq>
 80080f2:	0003      	movs	r3, r0
 80080f4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80080f6:	e00c      	b.n	8008112 <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80080f8:	2380      	movs	r3, #128	@ 0x80
 80080fa:	021b      	lsls	r3, r3, #8
 80080fc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80080fe:	e008      	b.n	8008112 <UART_SetConfig+0x3fa>
      default:
        pclk = 0U;
 8008100:	2300      	movs	r3, #0
 8008102:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8008104:	231a      	movs	r3, #26
 8008106:	2220      	movs	r2, #32
 8008108:	189b      	adds	r3, r3, r2
 800810a:	19db      	adds	r3, r3, r7
 800810c:	2201      	movs	r2, #1
 800810e:	701a      	strb	r2, [r3, #0]
        break;
 8008110:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8008112:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008114:	2b00      	cmp	r3, #0
 8008116:	d100      	bne.n	800811a <UART_SetConfig+0x402>
 8008118:	e135      	b.n	8008386 <UART_SetConfig+0x66e>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800811a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800811c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800811e:	4ba8      	ldr	r3, [pc, #672]	@ (80083c0 <UART_SetConfig+0x6a8>)
 8008120:	0052      	lsls	r2, r2, #1
 8008122:	5ad3      	ldrh	r3, [r2, r3]
 8008124:	0019      	movs	r1, r3
 8008126:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8008128:	f7f8 f800 	bl	800012c <__udivsi3>
 800812c:	0003      	movs	r3, r0
 800812e:	62bb      	str	r3, [r7, #40]	@ 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008130:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008132:	685a      	ldr	r2, [r3, #4]
 8008134:	0013      	movs	r3, r2
 8008136:	005b      	lsls	r3, r3, #1
 8008138:	189b      	adds	r3, r3, r2
 800813a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800813c:	429a      	cmp	r2, r3
 800813e:	d305      	bcc.n	800814c <UART_SetConfig+0x434>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8008140:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008142:	685b      	ldr	r3, [r3, #4]
 8008144:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008146:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008148:	429a      	cmp	r2, r3
 800814a:	d906      	bls.n	800815a <UART_SetConfig+0x442>
      {
        ret = HAL_ERROR;
 800814c:	231a      	movs	r3, #26
 800814e:	2220      	movs	r2, #32
 8008150:	189b      	adds	r3, r3, r2
 8008152:	19db      	adds	r3, r3, r7
 8008154:	2201      	movs	r2, #1
 8008156:	701a      	strb	r2, [r3, #0]
 8008158:	e044      	b.n	80081e4 <UART_SetConfig+0x4cc>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800815a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800815c:	61bb      	str	r3, [r7, #24]
 800815e:	2300      	movs	r3, #0
 8008160:	61fb      	str	r3, [r7, #28]
 8008162:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008164:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008166:	4b96      	ldr	r3, [pc, #600]	@ (80083c0 <UART_SetConfig+0x6a8>)
 8008168:	0052      	lsls	r2, r2, #1
 800816a:	5ad3      	ldrh	r3, [r2, r3]
 800816c:	613b      	str	r3, [r7, #16]
 800816e:	2300      	movs	r3, #0
 8008170:	617b      	str	r3, [r7, #20]
 8008172:	693a      	ldr	r2, [r7, #16]
 8008174:	697b      	ldr	r3, [r7, #20]
 8008176:	69b8      	ldr	r0, [r7, #24]
 8008178:	69f9      	ldr	r1, [r7, #28]
 800817a:	f7f8 f94d 	bl	8000418 <__aeabi_uldivmod>
 800817e:	0002      	movs	r2, r0
 8008180:	000b      	movs	r3, r1
 8008182:	0e11      	lsrs	r1, r2, #24
 8008184:	021d      	lsls	r5, r3, #8
 8008186:	430d      	orrs	r5, r1
 8008188:	0214      	lsls	r4, r2, #8
 800818a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800818c:	685b      	ldr	r3, [r3, #4]
 800818e:	085b      	lsrs	r3, r3, #1
 8008190:	60bb      	str	r3, [r7, #8]
 8008192:	2300      	movs	r3, #0
 8008194:	60fb      	str	r3, [r7, #12]
 8008196:	68b8      	ldr	r0, [r7, #8]
 8008198:	68f9      	ldr	r1, [r7, #12]
 800819a:	1900      	adds	r0, r0, r4
 800819c:	4169      	adcs	r1, r5
 800819e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081a0:	685b      	ldr	r3, [r3, #4]
 80081a2:	603b      	str	r3, [r7, #0]
 80081a4:	2300      	movs	r3, #0
 80081a6:	607b      	str	r3, [r7, #4]
 80081a8:	683a      	ldr	r2, [r7, #0]
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	f7f8 f934 	bl	8000418 <__aeabi_uldivmod>
 80081b0:	0002      	movs	r2, r0
 80081b2:	000b      	movs	r3, r1
 80081b4:	0013      	movs	r3, r2
 80081b6:	633b      	str	r3, [r7, #48]	@ 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80081b8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80081ba:	23c0      	movs	r3, #192	@ 0xc0
 80081bc:	009b      	lsls	r3, r3, #2
 80081be:	429a      	cmp	r2, r3
 80081c0:	d309      	bcc.n	80081d6 <UART_SetConfig+0x4be>
 80081c2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80081c4:	2380      	movs	r3, #128	@ 0x80
 80081c6:	035b      	lsls	r3, r3, #13
 80081c8:	429a      	cmp	r2, r3
 80081ca:	d204      	bcs.n	80081d6 <UART_SetConfig+0x4be>
        {
          huart->Instance->BRR = usartdiv;
 80081cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80081d2:	60da      	str	r2, [r3, #12]
 80081d4:	e006      	b.n	80081e4 <UART_SetConfig+0x4cc>
        }
        else
        {
          ret = HAL_ERROR;
 80081d6:	231a      	movs	r3, #26
 80081d8:	2220      	movs	r2, #32
 80081da:	189b      	adds	r3, r3, r2
 80081dc:	19db      	adds	r3, r3, r7
 80081de:	2201      	movs	r2, #1
 80081e0:	701a      	strb	r2, [r3, #0]
    if (pclk != 0U)
 80081e2:	e0d0      	b.n	8008386 <UART_SetConfig+0x66e>
 80081e4:	e0cf      	b.n	8008386 <UART_SetConfig+0x66e>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80081e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081e8:	69da      	ldr	r2, [r3, #28]
 80081ea:	2380      	movs	r3, #128	@ 0x80
 80081ec:	021b      	lsls	r3, r3, #8
 80081ee:	429a      	cmp	r2, r3
 80081f0:	d000      	beq.n	80081f4 <UART_SetConfig+0x4dc>
 80081f2:	e070      	b.n	80082d6 <UART_SetConfig+0x5be>
  {
    switch (clocksource)
 80081f4:	231b      	movs	r3, #27
 80081f6:	2220      	movs	r2, #32
 80081f8:	189b      	adds	r3, r3, r2
 80081fa:	19db      	adds	r3, r3, r7
 80081fc:	781b      	ldrb	r3, [r3, #0]
 80081fe:	2b08      	cmp	r3, #8
 8008200:	d015      	beq.n	800822e <UART_SetConfig+0x516>
 8008202:	dc18      	bgt.n	8008236 <UART_SetConfig+0x51e>
 8008204:	2b04      	cmp	r3, #4
 8008206:	d00d      	beq.n	8008224 <UART_SetConfig+0x50c>
 8008208:	dc15      	bgt.n	8008236 <UART_SetConfig+0x51e>
 800820a:	2b00      	cmp	r3, #0
 800820c:	d002      	beq.n	8008214 <UART_SetConfig+0x4fc>
 800820e:	2b02      	cmp	r3, #2
 8008210:	d005      	beq.n	800821e <UART_SetConfig+0x506>
 8008212:	e010      	b.n	8008236 <UART_SetConfig+0x51e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008214:	f7fd fa88 	bl	8005728 <HAL_RCC_GetPCLK1Freq>
 8008218:	0003      	movs	r3, r0
 800821a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800821c:	e014      	b.n	8008248 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800821e:	4b67      	ldr	r3, [pc, #412]	@ (80083bc <UART_SetConfig+0x6a4>)
 8008220:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008222:	e011      	b.n	8008248 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008224:	f7fd f9f4 	bl	8005610 <HAL_RCC_GetSysClockFreq>
 8008228:	0003      	movs	r3, r0
 800822a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800822c:	e00c      	b.n	8008248 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800822e:	2380      	movs	r3, #128	@ 0x80
 8008230:	021b      	lsls	r3, r3, #8
 8008232:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008234:	e008      	b.n	8008248 <UART_SetConfig+0x530>
      default:
        pclk = 0U;
 8008236:	2300      	movs	r3, #0
 8008238:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 800823a:	231a      	movs	r3, #26
 800823c:	2220      	movs	r2, #32
 800823e:	189b      	adds	r3, r3, r2
 8008240:	19db      	adds	r3, r3, r7
 8008242:	2201      	movs	r2, #1
 8008244:	701a      	strb	r2, [r3, #0]
        break;
 8008246:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008248:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800824a:	2b00      	cmp	r3, #0
 800824c:	d100      	bne.n	8008250 <UART_SetConfig+0x538>
 800824e:	e09a      	b.n	8008386 <UART_SetConfig+0x66e>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008250:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008252:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008254:	4b5a      	ldr	r3, [pc, #360]	@ (80083c0 <UART_SetConfig+0x6a8>)
 8008256:	0052      	lsls	r2, r2, #1
 8008258:	5ad3      	ldrh	r3, [r2, r3]
 800825a:	0019      	movs	r1, r3
 800825c:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800825e:	f7f7 ff65 	bl	800012c <__udivsi3>
 8008262:	0003      	movs	r3, r0
 8008264:	005a      	lsls	r2, r3, #1
 8008266:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008268:	685b      	ldr	r3, [r3, #4]
 800826a:	085b      	lsrs	r3, r3, #1
 800826c:	18d2      	adds	r2, r2, r3
 800826e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008270:	685b      	ldr	r3, [r3, #4]
 8008272:	0019      	movs	r1, r3
 8008274:	0010      	movs	r0, r2
 8008276:	f7f7 ff59 	bl	800012c <__udivsi3>
 800827a:	0003      	movs	r3, r0
 800827c:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800827e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008280:	2b0f      	cmp	r3, #15
 8008282:	d921      	bls.n	80082c8 <UART_SetConfig+0x5b0>
 8008284:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008286:	2380      	movs	r3, #128	@ 0x80
 8008288:	025b      	lsls	r3, r3, #9
 800828a:	429a      	cmp	r2, r3
 800828c:	d21c      	bcs.n	80082c8 <UART_SetConfig+0x5b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800828e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008290:	b29a      	uxth	r2, r3
 8008292:	200e      	movs	r0, #14
 8008294:	2420      	movs	r4, #32
 8008296:	1903      	adds	r3, r0, r4
 8008298:	19db      	adds	r3, r3, r7
 800829a:	210f      	movs	r1, #15
 800829c:	438a      	bics	r2, r1
 800829e:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80082a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082a2:	085b      	lsrs	r3, r3, #1
 80082a4:	b29b      	uxth	r3, r3
 80082a6:	2207      	movs	r2, #7
 80082a8:	4013      	ands	r3, r2
 80082aa:	b299      	uxth	r1, r3
 80082ac:	1903      	adds	r3, r0, r4
 80082ae:	19db      	adds	r3, r3, r7
 80082b0:	1902      	adds	r2, r0, r4
 80082b2:	19d2      	adds	r2, r2, r7
 80082b4:	8812      	ldrh	r2, [r2, #0]
 80082b6:	430a      	orrs	r2, r1
 80082b8:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80082ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	1902      	adds	r2, r0, r4
 80082c0:	19d2      	adds	r2, r2, r7
 80082c2:	8812      	ldrh	r2, [r2, #0]
 80082c4:	60da      	str	r2, [r3, #12]
 80082c6:	e05e      	b.n	8008386 <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 80082c8:	231a      	movs	r3, #26
 80082ca:	2220      	movs	r2, #32
 80082cc:	189b      	adds	r3, r3, r2
 80082ce:	19db      	adds	r3, r3, r7
 80082d0:	2201      	movs	r2, #1
 80082d2:	701a      	strb	r2, [r3, #0]
 80082d4:	e057      	b.n	8008386 <UART_SetConfig+0x66e>
      }
    }
  }
  else
  {
    switch (clocksource)
 80082d6:	231b      	movs	r3, #27
 80082d8:	2220      	movs	r2, #32
 80082da:	189b      	adds	r3, r3, r2
 80082dc:	19db      	adds	r3, r3, r7
 80082de:	781b      	ldrb	r3, [r3, #0]
 80082e0:	2b08      	cmp	r3, #8
 80082e2:	d015      	beq.n	8008310 <UART_SetConfig+0x5f8>
 80082e4:	dc18      	bgt.n	8008318 <UART_SetConfig+0x600>
 80082e6:	2b04      	cmp	r3, #4
 80082e8:	d00d      	beq.n	8008306 <UART_SetConfig+0x5ee>
 80082ea:	dc15      	bgt.n	8008318 <UART_SetConfig+0x600>
 80082ec:	2b00      	cmp	r3, #0
 80082ee:	d002      	beq.n	80082f6 <UART_SetConfig+0x5de>
 80082f0:	2b02      	cmp	r3, #2
 80082f2:	d005      	beq.n	8008300 <UART_SetConfig+0x5e8>
 80082f4:	e010      	b.n	8008318 <UART_SetConfig+0x600>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80082f6:	f7fd fa17 	bl	8005728 <HAL_RCC_GetPCLK1Freq>
 80082fa:	0003      	movs	r3, r0
 80082fc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80082fe:	e014      	b.n	800832a <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008300:	4b2e      	ldr	r3, [pc, #184]	@ (80083bc <UART_SetConfig+0x6a4>)
 8008302:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008304:	e011      	b.n	800832a <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008306:	f7fd f983 	bl	8005610 <HAL_RCC_GetSysClockFreq>
 800830a:	0003      	movs	r3, r0
 800830c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800830e:	e00c      	b.n	800832a <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008310:	2380      	movs	r3, #128	@ 0x80
 8008312:	021b      	lsls	r3, r3, #8
 8008314:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008316:	e008      	b.n	800832a <UART_SetConfig+0x612>
      default:
        pclk = 0U;
 8008318:	2300      	movs	r3, #0
 800831a:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 800831c:	231a      	movs	r3, #26
 800831e:	2220      	movs	r2, #32
 8008320:	189b      	adds	r3, r3, r2
 8008322:	19db      	adds	r3, r3, r7
 8008324:	2201      	movs	r2, #1
 8008326:	701a      	strb	r2, [r3, #0]
        break;
 8008328:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 800832a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800832c:	2b00      	cmp	r3, #0
 800832e:	d02a      	beq.n	8008386 <UART_SetConfig+0x66e>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008330:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008332:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008334:	4b22      	ldr	r3, [pc, #136]	@ (80083c0 <UART_SetConfig+0x6a8>)
 8008336:	0052      	lsls	r2, r2, #1
 8008338:	5ad3      	ldrh	r3, [r2, r3]
 800833a:	0019      	movs	r1, r3
 800833c:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800833e:	f7f7 fef5 	bl	800012c <__udivsi3>
 8008342:	0003      	movs	r3, r0
 8008344:	001a      	movs	r2, r3
 8008346:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008348:	685b      	ldr	r3, [r3, #4]
 800834a:	085b      	lsrs	r3, r3, #1
 800834c:	18d2      	adds	r2, r2, r3
 800834e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008350:	685b      	ldr	r3, [r3, #4]
 8008352:	0019      	movs	r1, r3
 8008354:	0010      	movs	r0, r2
 8008356:	f7f7 fee9 	bl	800012c <__udivsi3>
 800835a:	0003      	movs	r3, r0
 800835c:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800835e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008360:	2b0f      	cmp	r3, #15
 8008362:	d90a      	bls.n	800837a <UART_SetConfig+0x662>
 8008364:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008366:	2380      	movs	r3, #128	@ 0x80
 8008368:	025b      	lsls	r3, r3, #9
 800836a:	429a      	cmp	r2, r3
 800836c:	d205      	bcs.n	800837a <UART_SetConfig+0x662>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800836e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008370:	b29a      	uxth	r2, r3
 8008372:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	60da      	str	r2, [r3, #12]
 8008378:	e005      	b.n	8008386 <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 800837a:	231a      	movs	r3, #26
 800837c:	2220      	movs	r2, #32
 800837e:	189b      	adds	r3, r3, r2
 8008380:	19db      	adds	r3, r3, r7
 8008382:	2201      	movs	r2, #1
 8008384:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008386:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008388:	226a      	movs	r2, #106	@ 0x6a
 800838a:	2101      	movs	r1, #1
 800838c:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 800838e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008390:	2268      	movs	r2, #104	@ 0x68
 8008392:	2101      	movs	r1, #1
 8008394:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008396:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008398:	2200      	movs	r2, #0
 800839a:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800839c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800839e:	2200      	movs	r2, #0
 80083a0:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80083a2:	231a      	movs	r3, #26
 80083a4:	2220      	movs	r2, #32
 80083a6:	189b      	adds	r3, r3, r2
 80083a8:	19db      	adds	r3, r3, r7
 80083aa:	781b      	ldrb	r3, [r3, #0]
}
 80083ac:	0018      	movs	r0, r3
 80083ae:	46bd      	mov	sp, r7
 80083b0:	b010      	add	sp, #64	@ 0x40
 80083b2:	bdb0      	pop	{r4, r5, r7, pc}
 80083b4:	40008000 	.word	0x40008000
 80083b8:	40008400 	.word	0x40008400
 80083bc:	00f42400 	.word	0x00f42400
 80083c0:	08009cf4 	.word	0x08009cf4

080083c4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80083c4:	b580      	push	{r7, lr}
 80083c6:	b082      	sub	sp, #8
 80083c8:	af00      	add	r7, sp, #0
 80083ca:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80083d0:	2208      	movs	r2, #8
 80083d2:	4013      	ands	r3, r2
 80083d4:	d00b      	beq.n	80083ee <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	685b      	ldr	r3, [r3, #4]
 80083dc:	4a4a      	ldr	r2, [pc, #296]	@ (8008508 <UART_AdvFeatureConfig+0x144>)
 80083de:	4013      	ands	r3, r2
 80083e0:	0019      	movs	r1, r3
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	430a      	orrs	r2, r1
 80083ec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80083f2:	2201      	movs	r2, #1
 80083f4:	4013      	ands	r3, r2
 80083f6:	d00b      	beq.n	8008410 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	685b      	ldr	r3, [r3, #4]
 80083fe:	4a43      	ldr	r2, [pc, #268]	@ (800850c <UART_AdvFeatureConfig+0x148>)
 8008400:	4013      	ands	r3, r2
 8008402:	0019      	movs	r1, r3
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	430a      	orrs	r2, r1
 800840e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008414:	2202      	movs	r2, #2
 8008416:	4013      	ands	r3, r2
 8008418:	d00b      	beq.n	8008432 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	685b      	ldr	r3, [r3, #4]
 8008420:	4a3b      	ldr	r2, [pc, #236]	@ (8008510 <UART_AdvFeatureConfig+0x14c>)
 8008422:	4013      	ands	r3, r2
 8008424:	0019      	movs	r1, r3
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	430a      	orrs	r2, r1
 8008430:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008436:	2204      	movs	r2, #4
 8008438:	4013      	ands	r3, r2
 800843a:	d00b      	beq.n	8008454 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	685b      	ldr	r3, [r3, #4]
 8008442:	4a34      	ldr	r2, [pc, #208]	@ (8008514 <UART_AdvFeatureConfig+0x150>)
 8008444:	4013      	ands	r3, r2
 8008446:	0019      	movs	r1, r3
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	430a      	orrs	r2, r1
 8008452:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008458:	2210      	movs	r2, #16
 800845a:	4013      	ands	r3, r2
 800845c:	d00b      	beq.n	8008476 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	689b      	ldr	r3, [r3, #8]
 8008464:	4a2c      	ldr	r2, [pc, #176]	@ (8008518 <UART_AdvFeatureConfig+0x154>)
 8008466:	4013      	ands	r3, r2
 8008468:	0019      	movs	r1, r3
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	430a      	orrs	r2, r1
 8008474:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800847a:	2220      	movs	r2, #32
 800847c:	4013      	ands	r3, r2
 800847e:	d00b      	beq.n	8008498 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	689b      	ldr	r3, [r3, #8]
 8008486:	4a25      	ldr	r2, [pc, #148]	@ (800851c <UART_AdvFeatureConfig+0x158>)
 8008488:	4013      	ands	r3, r2
 800848a:	0019      	movs	r1, r3
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	430a      	orrs	r2, r1
 8008496:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800849c:	2240      	movs	r2, #64	@ 0x40
 800849e:	4013      	ands	r3, r2
 80084a0:	d01d      	beq.n	80084de <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	685b      	ldr	r3, [r3, #4]
 80084a8:	4a1d      	ldr	r2, [pc, #116]	@ (8008520 <UART_AdvFeatureConfig+0x15c>)
 80084aa:	4013      	ands	r3, r2
 80084ac:	0019      	movs	r1, r3
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	430a      	orrs	r2, r1
 80084b8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80084be:	2380      	movs	r3, #128	@ 0x80
 80084c0:	035b      	lsls	r3, r3, #13
 80084c2:	429a      	cmp	r2, r3
 80084c4:	d10b      	bne.n	80084de <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	685b      	ldr	r3, [r3, #4]
 80084cc:	4a15      	ldr	r2, [pc, #84]	@ (8008524 <UART_AdvFeatureConfig+0x160>)
 80084ce:	4013      	ands	r3, r2
 80084d0:	0019      	movs	r1, r3
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	430a      	orrs	r2, r1
 80084dc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80084e2:	2280      	movs	r2, #128	@ 0x80
 80084e4:	4013      	ands	r3, r2
 80084e6:	d00b      	beq.n	8008500 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	685b      	ldr	r3, [r3, #4]
 80084ee:	4a0e      	ldr	r2, [pc, #56]	@ (8008528 <UART_AdvFeatureConfig+0x164>)
 80084f0:	4013      	ands	r3, r2
 80084f2:	0019      	movs	r1, r3
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	430a      	orrs	r2, r1
 80084fe:	605a      	str	r2, [r3, #4]
  }
}
 8008500:	46c0      	nop			@ (mov r8, r8)
 8008502:	46bd      	mov	sp, r7
 8008504:	b002      	add	sp, #8
 8008506:	bd80      	pop	{r7, pc}
 8008508:	ffff7fff 	.word	0xffff7fff
 800850c:	fffdffff 	.word	0xfffdffff
 8008510:	fffeffff 	.word	0xfffeffff
 8008514:	fffbffff 	.word	0xfffbffff
 8008518:	ffffefff 	.word	0xffffefff
 800851c:	ffffdfff 	.word	0xffffdfff
 8008520:	ffefffff 	.word	0xffefffff
 8008524:	ff9fffff 	.word	0xff9fffff
 8008528:	fff7ffff 	.word	0xfff7ffff

0800852c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800852c:	b580      	push	{r7, lr}
 800852e:	b092      	sub	sp, #72	@ 0x48
 8008530:	af02      	add	r7, sp, #8
 8008532:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	2290      	movs	r2, #144	@ 0x90
 8008538:	2100      	movs	r1, #0
 800853a:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800853c:	f7fb fac4 	bl	8003ac8 <HAL_GetTick>
 8008540:	0003      	movs	r3, r0
 8008542:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	2208      	movs	r2, #8
 800854c:	4013      	ands	r3, r2
 800854e:	2b08      	cmp	r3, #8
 8008550:	d12d      	bne.n	80085ae <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008552:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008554:	2280      	movs	r2, #128	@ 0x80
 8008556:	0391      	lsls	r1, r2, #14
 8008558:	6878      	ldr	r0, [r7, #4]
 800855a:	4a47      	ldr	r2, [pc, #284]	@ (8008678 <UART_CheckIdleState+0x14c>)
 800855c:	9200      	str	r2, [sp, #0]
 800855e:	2200      	movs	r2, #0
 8008560:	f000 f88e 	bl	8008680 <UART_WaitOnFlagUntilTimeout>
 8008564:	1e03      	subs	r3, r0, #0
 8008566:	d022      	beq.n	80085ae <UART_CheckIdleState+0x82>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008568:	f3ef 8310 	mrs	r3, PRIMASK
 800856c:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800856e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8008570:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008572:	2301      	movs	r3, #1
 8008574:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008576:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008578:	f383 8810 	msr	PRIMASK, r3
}
 800857c:	46c0      	nop			@ (mov r8, r8)
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	681a      	ldr	r2, [r3, #0]
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	2180      	movs	r1, #128	@ 0x80
 800858a:	438a      	bics	r2, r1
 800858c:	601a      	str	r2, [r3, #0]
 800858e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008590:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008592:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008594:	f383 8810 	msr	PRIMASK, r3
}
 8008598:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	2288      	movs	r2, #136	@ 0x88
 800859e:	2120      	movs	r1, #32
 80085a0:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	2284      	movs	r2, #132	@ 0x84
 80085a6:	2100      	movs	r1, #0
 80085a8:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80085aa:	2303      	movs	r3, #3
 80085ac:	e060      	b.n	8008670 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	2204      	movs	r2, #4
 80085b6:	4013      	ands	r3, r2
 80085b8:	2b04      	cmp	r3, #4
 80085ba:	d146      	bne.n	800864a <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80085bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80085be:	2280      	movs	r2, #128	@ 0x80
 80085c0:	03d1      	lsls	r1, r2, #15
 80085c2:	6878      	ldr	r0, [r7, #4]
 80085c4:	4a2c      	ldr	r2, [pc, #176]	@ (8008678 <UART_CheckIdleState+0x14c>)
 80085c6:	9200      	str	r2, [sp, #0]
 80085c8:	2200      	movs	r2, #0
 80085ca:	f000 f859 	bl	8008680 <UART_WaitOnFlagUntilTimeout>
 80085ce:	1e03      	subs	r3, r0, #0
 80085d0:	d03b      	beq.n	800864a <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80085d2:	f3ef 8310 	mrs	r3, PRIMASK
 80085d6:	60fb      	str	r3, [r7, #12]
  return(result);
 80085d8:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80085da:	637b      	str	r3, [r7, #52]	@ 0x34
 80085dc:	2301      	movs	r3, #1
 80085de:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80085e0:	693b      	ldr	r3, [r7, #16]
 80085e2:	f383 8810 	msr	PRIMASK, r3
}
 80085e6:	46c0      	nop			@ (mov r8, r8)
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	681a      	ldr	r2, [r3, #0]
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	4922      	ldr	r1, [pc, #136]	@ (800867c <UART_CheckIdleState+0x150>)
 80085f4:	400a      	ands	r2, r1
 80085f6:	601a      	str	r2, [r3, #0]
 80085f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80085fa:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80085fc:	697b      	ldr	r3, [r7, #20]
 80085fe:	f383 8810 	msr	PRIMASK, r3
}
 8008602:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008604:	f3ef 8310 	mrs	r3, PRIMASK
 8008608:	61bb      	str	r3, [r7, #24]
  return(result);
 800860a:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800860c:	633b      	str	r3, [r7, #48]	@ 0x30
 800860e:	2301      	movs	r3, #1
 8008610:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008612:	69fb      	ldr	r3, [r7, #28]
 8008614:	f383 8810 	msr	PRIMASK, r3
}
 8008618:	46c0      	nop			@ (mov r8, r8)
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	689a      	ldr	r2, [r3, #8]
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	2101      	movs	r1, #1
 8008626:	438a      	bics	r2, r1
 8008628:	609a      	str	r2, [r3, #8]
 800862a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800862c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800862e:	6a3b      	ldr	r3, [r7, #32]
 8008630:	f383 8810 	msr	PRIMASK, r3
}
 8008634:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	228c      	movs	r2, #140	@ 0x8c
 800863a:	2120      	movs	r1, #32
 800863c:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	2284      	movs	r2, #132	@ 0x84
 8008642:	2100      	movs	r1, #0
 8008644:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008646:	2303      	movs	r3, #3
 8008648:	e012      	b.n	8008670 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	2288      	movs	r2, #136	@ 0x88
 800864e:	2120      	movs	r1, #32
 8008650:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	228c      	movs	r2, #140	@ 0x8c
 8008656:	2120      	movs	r1, #32
 8008658:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	2200      	movs	r2, #0
 800865e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	2200      	movs	r2, #0
 8008664:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	2284      	movs	r2, #132	@ 0x84
 800866a:	2100      	movs	r1, #0
 800866c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800866e:	2300      	movs	r3, #0
}
 8008670:	0018      	movs	r0, r3
 8008672:	46bd      	mov	sp, r7
 8008674:	b010      	add	sp, #64	@ 0x40
 8008676:	bd80      	pop	{r7, pc}
 8008678:	01ffffff 	.word	0x01ffffff
 800867c:	fffffedf 	.word	0xfffffedf

08008680 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008680:	b580      	push	{r7, lr}
 8008682:	b084      	sub	sp, #16
 8008684:	af00      	add	r7, sp, #0
 8008686:	60f8      	str	r0, [r7, #12]
 8008688:	60b9      	str	r1, [r7, #8]
 800868a:	603b      	str	r3, [r7, #0]
 800868c:	1dfb      	adds	r3, r7, #7
 800868e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008690:	e051      	b.n	8008736 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008692:	69bb      	ldr	r3, [r7, #24]
 8008694:	3301      	adds	r3, #1
 8008696:	d04e      	beq.n	8008736 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008698:	f7fb fa16 	bl	8003ac8 <HAL_GetTick>
 800869c:	0002      	movs	r2, r0
 800869e:	683b      	ldr	r3, [r7, #0]
 80086a0:	1ad3      	subs	r3, r2, r3
 80086a2:	69ba      	ldr	r2, [r7, #24]
 80086a4:	429a      	cmp	r2, r3
 80086a6:	d302      	bcc.n	80086ae <UART_WaitOnFlagUntilTimeout+0x2e>
 80086a8:	69bb      	ldr	r3, [r7, #24]
 80086aa:	2b00      	cmp	r3, #0
 80086ac:	d101      	bne.n	80086b2 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80086ae:	2303      	movs	r3, #3
 80086b0:	e051      	b.n	8008756 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80086b2:	68fb      	ldr	r3, [r7, #12]
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	2204      	movs	r2, #4
 80086ba:	4013      	ands	r3, r2
 80086bc:	d03b      	beq.n	8008736 <UART_WaitOnFlagUntilTimeout+0xb6>
 80086be:	68bb      	ldr	r3, [r7, #8]
 80086c0:	2b80      	cmp	r3, #128	@ 0x80
 80086c2:	d038      	beq.n	8008736 <UART_WaitOnFlagUntilTimeout+0xb6>
 80086c4:	68bb      	ldr	r3, [r7, #8]
 80086c6:	2b40      	cmp	r3, #64	@ 0x40
 80086c8:	d035      	beq.n	8008736 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80086ca:	68fb      	ldr	r3, [r7, #12]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	69db      	ldr	r3, [r3, #28]
 80086d0:	2208      	movs	r2, #8
 80086d2:	4013      	ands	r3, r2
 80086d4:	2b08      	cmp	r3, #8
 80086d6:	d111      	bne.n	80086fc <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80086d8:	68fb      	ldr	r3, [r7, #12]
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	2208      	movs	r2, #8
 80086de:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	0018      	movs	r0, r3
 80086e4:	f000 f83c 	bl	8008760 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	2290      	movs	r2, #144	@ 0x90
 80086ec:	2108      	movs	r1, #8
 80086ee:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	2284      	movs	r2, #132	@ 0x84
 80086f4:	2100      	movs	r1, #0
 80086f6:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80086f8:	2301      	movs	r3, #1
 80086fa:	e02c      	b.n	8008756 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80086fc:	68fb      	ldr	r3, [r7, #12]
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	69da      	ldr	r2, [r3, #28]
 8008702:	2380      	movs	r3, #128	@ 0x80
 8008704:	011b      	lsls	r3, r3, #4
 8008706:	401a      	ands	r2, r3
 8008708:	2380      	movs	r3, #128	@ 0x80
 800870a:	011b      	lsls	r3, r3, #4
 800870c:	429a      	cmp	r2, r3
 800870e:	d112      	bne.n	8008736 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	2280      	movs	r2, #128	@ 0x80
 8008716:	0112      	lsls	r2, r2, #4
 8008718:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	0018      	movs	r0, r3
 800871e:	f000 f81f 	bl	8008760 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008722:	68fb      	ldr	r3, [r7, #12]
 8008724:	2290      	movs	r2, #144	@ 0x90
 8008726:	2120      	movs	r1, #32
 8008728:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800872a:	68fb      	ldr	r3, [r7, #12]
 800872c:	2284      	movs	r2, #132	@ 0x84
 800872e:	2100      	movs	r1, #0
 8008730:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8008732:	2303      	movs	r3, #3
 8008734:	e00f      	b.n	8008756 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008736:	68fb      	ldr	r3, [r7, #12]
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	69db      	ldr	r3, [r3, #28]
 800873c:	68ba      	ldr	r2, [r7, #8]
 800873e:	4013      	ands	r3, r2
 8008740:	68ba      	ldr	r2, [r7, #8]
 8008742:	1ad3      	subs	r3, r2, r3
 8008744:	425a      	negs	r2, r3
 8008746:	4153      	adcs	r3, r2
 8008748:	b2db      	uxtb	r3, r3
 800874a:	001a      	movs	r2, r3
 800874c:	1dfb      	adds	r3, r7, #7
 800874e:	781b      	ldrb	r3, [r3, #0]
 8008750:	429a      	cmp	r2, r3
 8008752:	d09e      	beq.n	8008692 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008754:	2300      	movs	r3, #0
}
 8008756:	0018      	movs	r0, r3
 8008758:	46bd      	mov	sp, r7
 800875a:	b004      	add	sp, #16
 800875c:	bd80      	pop	{r7, pc}
	...

08008760 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008760:	b580      	push	{r7, lr}
 8008762:	b08e      	sub	sp, #56	@ 0x38
 8008764:	af00      	add	r7, sp, #0
 8008766:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008768:	f3ef 8310 	mrs	r3, PRIMASK
 800876c:	617b      	str	r3, [r7, #20]
  return(result);
 800876e:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008770:	637b      	str	r3, [r7, #52]	@ 0x34
 8008772:	2301      	movs	r3, #1
 8008774:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008776:	69bb      	ldr	r3, [r7, #24]
 8008778:	f383 8810 	msr	PRIMASK, r3
}
 800877c:	46c0      	nop			@ (mov r8, r8)
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	681a      	ldr	r2, [r3, #0]
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	4926      	ldr	r1, [pc, #152]	@ (8008824 <UART_EndRxTransfer+0xc4>)
 800878a:	400a      	ands	r2, r1
 800878c:	601a      	str	r2, [r3, #0]
 800878e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008790:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008792:	69fb      	ldr	r3, [r7, #28]
 8008794:	f383 8810 	msr	PRIMASK, r3
}
 8008798:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800879a:	f3ef 8310 	mrs	r3, PRIMASK
 800879e:	623b      	str	r3, [r7, #32]
  return(result);
 80087a0:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80087a2:	633b      	str	r3, [r7, #48]	@ 0x30
 80087a4:	2301      	movs	r3, #1
 80087a6:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80087a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087aa:	f383 8810 	msr	PRIMASK, r3
}
 80087ae:	46c0      	nop			@ (mov r8, r8)
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	689a      	ldr	r2, [r3, #8]
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	491b      	ldr	r1, [pc, #108]	@ (8008828 <UART_EndRxTransfer+0xc8>)
 80087bc:	400a      	ands	r2, r1
 80087be:	609a      	str	r2, [r3, #8]
 80087c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087c2:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80087c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087c6:	f383 8810 	msr	PRIMASK, r3
}
 80087ca:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80087d0:	2b01      	cmp	r3, #1
 80087d2:	d118      	bne.n	8008806 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80087d4:	f3ef 8310 	mrs	r3, PRIMASK
 80087d8:	60bb      	str	r3, [r7, #8]
  return(result);
 80087da:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80087dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80087de:	2301      	movs	r3, #1
 80087e0:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	f383 8810 	msr	PRIMASK, r3
}
 80087e8:	46c0      	nop			@ (mov r8, r8)
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	681a      	ldr	r2, [r3, #0]
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	2110      	movs	r1, #16
 80087f6:	438a      	bics	r2, r1
 80087f8:	601a      	str	r2, [r3, #0]
 80087fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80087fc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80087fe:	693b      	ldr	r3, [r7, #16]
 8008800:	f383 8810 	msr	PRIMASK, r3
}
 8008804:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	228c      	movs	r2, #140	@ 0x8c
 800880a:	2120      	movs	r1, #32
 800880c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	2200      	movs	r2, #0
 8008812:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	2200      	movs	r2, #0
 8008818:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800881a:	46c0      	nop			@ (mov r8, r8)
 800881c:	46bd      	mov	sp, r7
 800881e:	b00e      	add	sp, #56	@ 0x38
 8008820:	bd80      	pop	{r7, pc}
 8008822:	46c0      	nop			@ (mov r8, r8)
 8008824:	fffffedf 	.word	0xfffffedf
 8008828:	effffffe 	.word	0xeffffffe

0800882c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800882c:	b580      	push	{r7, lr}
 800882e:	b084      	sub	sp, #16
 8008830:	af00      	add	r7, sp, #0
 8008832:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	2284      	movs	r2, #132	@ 0x84
 8008838:	5c9b      	ldrb	r3, [r3, r2]
 800883a:	2b01      	cmp	r3, #1
 800883c:	d101      	bne.n	8008842 <HAL_UARTEx_DisableFifoMode+0x16>
 800883e:	2302      	movs	r3, #2
 8008840:	e027      	b.n	8008892 <HAL_UARTEx_DisableFifoMode+0x66>
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	2284      	movs	r2, #132	@ 0x84
 8008846:	2101      	movs	r1, #1
 8008848:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	2288      	movs	r2, #136	@ 0x88
 800884e:	2124      	movs	r1, #36	@ 0x24
 8008850:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	681a      	ldr	r2, [r3, #0]
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	2101      	movs	r1, #1
 8008866:	438a      	bics	r2, r1
 8008868:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800886a:	68fb      	ldr	r3, [r7, #12]
 800886c:	4a0b      	ldr	r2, [pc, #44]	@ (800889c <HAL_UARTEx_DisableFifoMode+0x70>)
 800886e:	4013      	ands	r3, r2
 8008870:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	2200      	movs	r2, #0
 8008876:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	68fa      	ldr	r2, [r7, #12]
 800887e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	2288      	movs	r2, #136	@ 0x88
 8008884:	2120      	movs	r1, #32
 8008886:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	2284      	movs	r2, #132	@ 0x84
 800888c:	2100      	movs	r1, #0
 800888e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8008890:	2300      	movs	r3, #0
}
 8008892:	0018      	movs	r0, r3
 8008894:	46bd      	mov	sp, r7
 8008896:	b004      	add	sp, #16
 8008898:	bd80      	pop	{r7, pc}
 800889a:	46c0      	nop			@ (mov r8, r8)
 800889c:	dfffffff 	.word	0xdfffffff

080088a0 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80088a0:	b580      	push	{r7, lr}
 80088a2:	b084      	sub	sp, #16
 80088a4:	af00      	add	r7, sp, #0
 80088a6:	6078      	str	r0, [r7, #4]
 80088a8:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	2284      	movs	r2, #132	@ 0x84
 80088ae:	5c9b      	ldrb	r3, [r3, r2]
 80088b0:	2b01      	cmp	r3, #1
 80088b2:	d101      	bne.n	80088b8 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80088b4:	2302      	movs	r3, #2
 80088b6:	e02e      	b.n	8008916 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	2284      	movs	r2, #132	@ 0x84
 80088bc:	2101      	movs	r1, #1
 80088be:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	2288      	movs	r2, #136	@ 0x88
 80088c4:	2124      	movs	r1, #36	@ 0x24
 80088c6:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	681a      	ldr	r2, [r3, #0]
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	2101      	movs	r1, #1
 80088dc:	438a      	bics	r2, r1
 80088de:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	689b      	ldr	r3, [r3, #8]
 80088e6:	00db      	lsls	r3, r3, #3
 80088e8:	08d9      	lsrs	r1, r3, #3
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	683a      	ldr	r2, [r7, #0]
 80088f0:	430a      	orrs	r2, r1
 80088f2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	0018      	movs	r0, r3
 80088f8:	f000 f854 	bl	80089a4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	68fa      	ldr	r2, [r7, #12]
 8008902:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	2288      	movs	r2, #136	@ 0x88
 8008908:	2120      	movs	r1, #32
 800890a:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	2284      	movs	r2, #132	@ 0x84
 8008910:	2100      	movs	r1, #0
 8008912:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8008914:	2300      	movs	r3, #0
}
 8008916:	0018      	movs	r0, r3
 8008918:	46bd      	mov	sp, r7
 800891a:	b004      	add	sp, #16
 800891c:	bd80      	pop	{r7, pc}
	...

08008920 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008920:	b580      	push	{r7, lr}
 8008922:	b084      	sub	sp, #16
 8008924:	af00      	add	r7, sp, #0
 8008926:	6078      	str	r0, [r7, #4]
 8008928:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	2284      	movs	r2, #132	@ 0x84
 800892e:	5c9b      	ldrb	r3, [r3, r2]
 8008930:	2b01      	cmp	r3, #1
 8008932:	d101      	bne.n	8008938 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8008934:	2302      	movs	r3, #2
 8008936:	e02f      	b.n	8008998 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	2284      	movs	r2, #132	@ 0x84
 800893c:	2101      	movs	r1, #1
 800893e:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	2288      	movs	r2, #136	@ 0x88
 8008944:	2124      	movs	r1, #36	@ 0x24
 8008946:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	681b      	ldr	r3, [r3, #0]
 800894e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	681a      	ldr	r2, [r3, #0]
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	2101      	movs	r1, #1
 800895c:	438a      	bics	r2, r1
 800895e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	689b      	ldr	r3, [r3, #8]
 8008966:	4a0e      	ldr	r2, [pc, #56]	@ (80089a0 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8008968:	4013      	ands	r3, r2
 800896a:	0019      	movs	r1, r3
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	683a      	ldr	r2, [r7, #0]
 8008972:	430a      	orrs	r2, r1
 8008974:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	0018      	movs	r0, r3
 800897a:	f000 f813 	bl	80089a4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	68fa      	ldr	r2, [r7, #12]
 8008984:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	2288      	movs	r2, #136	@ 0x88
 800898a:	2120      	movs	r1, #32
 800898c:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	2284      	movs	r2, #132	@ 0x84
 8008992:	2100      	movs	r1, #0
 8008994:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8008996:	2300      	movs	r3, #0
}
 8008998:	0018      	movs	r0, r3
 800899a:	46bd      	mov	sp, r7
 800899c:	b004      	add	sp, #16
 800899e:	bd80      	pop	{r7, pc}
 80089a0:	f1ffffff 	.word	0xf1ffffff

080089a4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80089a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80089a6:	b085      	sub	sp, #20
 80089a8:	af00      	add	r7, sp, #0
 80089aa:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80089b0:	2b00      	cmp	r3, #0
 80089b2:	d108      	bne.n	80089c6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	226a      	movs	r2, #106	@ 0x6a
 80089b8:	2101      	movs	r1, #1
 80089ba:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	2268      	movs	r2, #104	@ 0x68
 80089c0:	2101      	movs	r1, #1
 80089c2:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80089c4:	e043      	b.n	8008a4e <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80089c6:	260f      	movs	r6, #15
 80089c8:	19bb      	adds	r3, r7, r6
 80089ca:	2208      	movs	r2, #8
 80089cc:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80089ce:	200e      	movs	r0, #14
 80089d0:	183b      	adds	r3, r7, r0
 80089d2:	2208      	movs	r2, #8
 80089d4:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	689b      	ldr	r3, [r3, #8]
 80089dc:	0e5b      	lsrs	r3, r3, #25
 80089de:	b2da      	uxtb	r2, r3
 80089e0:	240d      	movs	r4, #13
 80089e2:	193b      	adds	r3, r7, r4
 80089e4:	2107      	movs	r1, #7
 80089e6:	400a      	ands	r2, r1
 80089e8:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	689b      	ldr	r3, [r3, #8]
 80089f0:	0f5b      	lsrs	r3, r3, #29
 80089f2:	b2da      	uxtb	r2, r3
 80089f4:	250c      	movs	r5, #12
 80089f6:	197b      	adds	r3, r7, r5
 80089f8:	2107      	movs	r1, #7
 80089fa:	400a      	ands	r2, r1
 80089fc:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80089fe:	183b      	adds	r3, r7, r0
 8008a00:	781b      	ldrb	r3, [r3, #0]
 8008a02:	197a      	adds	r2, r7, r5
 8008a04:	7812      	ldrb	r2, [r2, #0]
 8008a06:	4914      	ldr	r1, [pc, #80]	@ (8008a58 <UARTEx_SetNbDataToProcess+0xb4>)
 8008a08:	5c8a      	ldrb	r2, [r1, r2]
 8008a0a:	435a      	muls	r2, r3
 8008a0c:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8008a0e:	197b      	adds	r3, r7, r5
 8008a10:	781b      	ldrb	r3, [r3, #0]
 8008a12:	4a12      	ldr	r2, [pc, #72]	@ (8008a5c <UARTEx_SetNbDataToProcess+0xb8>)
 8008a14:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008a16:	0019      	movs	r1, r3
 8008a18:	f7f7 fc12 	bl	8000240 <__divsi3>
 8008a1c:	0003      	movs	r3, r0
 8008a1e:	b299      	uxth	r1, r3
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	226a      	movs	r2, #106	@ 0x6a
 8008a24:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008a26:	19bb      	adds	r3, r7, r6
 8008a28:	781b      	ldrb	r3, [r3, #0]
 8008a2a:	193a      	adds	r2, r7, r4
 8008a2c:	7812      	ldrb	r2, [r2, #0]
 8008a2e:	490a      	ldr	r1, [pc, #40]	@ (8008a58 <UARTEx_SetNbDataToProcess+0xb4>)
 8008a30:	5c8a      	ldrb	r2, [r1, r2]
 8008a32:	435a      	muls	r2, r3
 8008a34:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8008a36:	193b      	adds	r3, r7, r4
 8008a38:	781b      	ldrb	r3, [r3, #0]
 8008a3a:	4a08      	ldr	r2, [pc, #32]	@ (8008a5c <UARTEx_SetNbDataToProcess+0xb8>)
 8008a3c:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008a3e:	0019      	movs	r1, r3
 8008a40:	f7f7 fbfe 	bl	8000240 <__divsi3>
 8008a44:	0003      	movs	r3, r0
 8008a46:	b299      	uxth	r1, r3
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	2268      	movs	r2, #104	@ 0x68
 8008a4c:	5299      	strh	r1, [r3, r2]
}
 8008a4e:	46c0      	nop			@ (mov r8, r8)
 8008a50:	46bd      	mov	sp, r7
 8008a52:	b005      	add	sp, #20
 8008a54:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008a56:	46c0      	nop			@ (mov r8, r8)
 8008a58:	08009d0c 	.word	0x08009d0c
 8008a5c:	08009d14 	.word	0x08009d14

08008a60 <_strtol_l.constprop.0>:
 8008a60:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008a62:	b085      	sub	sp, #20
 8008a64:	0017      	movs	r7, r2
 8008a66:	001e      	movs	r6, r3
 8008a68:	9003      	str	r0, [sp, #12]
 8008a6a:	9101      	str	r1, [sp, #4]
 8008a6c:	2b24      	cmp	r3, #36	@ 0x24
 8008a6e:	d844      	bhi.n	8008afa <_strtol_l.constprop.0+0x9a>
 8008a70:	000c      	movs	r4, r1
 8008a72:	2b01      	cmp	r3, #1
 8008a74:	d041      	beq.n	8008afa <_strtol_l.constprop.0+0x9a>
 8008a76:	4b3d      	ldr	r3, [pc, #244]	@ (8008b6c <_strtol_l.constprop.0+0x10c>)
 8008a78:	2208      	movs	r2, #8
 8008a7a:	469c      	mov	ip, r3
 8008a7c:	0023      	movs	r3, r4
 8008a7e:	4661      	mov	r1, ip
 8008a80:	781d      	ldrb	r5, [r3, #0]
 8008a82:	3401      	adds	r4, #1
 8008a84:	5d48      	ldrb	r0, [r1, r5]
 8008a86:	0001      	movs	r1, r0
 8008a88:	4011      	ands	r1, r2
 8008a8a:	4210      	tst	r0, r2
 8008a8c:	d1f6      	bne.n	8008a7c <_strtol_l.constprop.0+0x1c>
 8008a8e:	2d2d      	cmp	r5, #45	@ 0x2d
 8008a90:	d13a      	bne.n	8008b08 <_strtol_l.constprop.0+0xa8>
 8008a92:	7825      	ldrb	r5, [r4, #0]
 8008a94:	1c9c      	adds	r4, r3, #2
 8008a96:	2301      	movs	r3, #1
 8008a98:	9300      	str	r3, [sp, #0]
 8008a9a:	2210      	movs	r2, #16
 8008a9c:	0033      	movs	r3, r6
 8008a9e:	4393      	bics	r3, r2
 8008aa0:	d109      	bne.n	8008ab6 <_strtol_l.constprop.0+0x56>
 8008aa2:	2d30      	cmp	r5, #48	@ 0x30
 8008aa4:	d136      	bne.n	8008b14 <_strtol_l.constprop.0+0xb4>
 8008aa6:	2120      	movs	r1, #32
 8008aa8:	7823      	ldrb	r3, [r4, #0]
 8008aaa:	438b      	bics	r3, r1
 8008aac:	2b58      	cmp	r3, #88	@ 0x58
 8008aae:	d131      	bne.n	8008b14 <_strtol_l.constprop.0+0xb4>
 8008ab0:	0016      	movs	r6, r2
 8008ab2:	7865      	ldrb	r5, [r4, #1]
 8008ab4:	3402      	adds	r4, #2
 8008ab6:	4a2e      	ldr	r2, [pc, #184]	@ (8008b70 <_strtol_l.constprop.0+0x110>)
 8008ab8:	9b00      	ldr	r3, [sp, #0]
 8008aba:	4694      	mov	ip, r2
 8008abc:	4463      	add	r3, ip
 8008abe:	0031      	movs	r1, r6
 8008ac0:	0018      	movs	r0, r3
 8008ac2:	9302      	str	r3, [sp, #8]
 8008ac4:	f7f7 fbb8 	bl	8000238 <__aeabi_uidivmod>
 8008ac8:	2200      	movs	r2, #0
 8008aca:	4684      	mov	ip, r0
 8008acc:	0010      	movs	r0, r2
 8008ace:	002b      	movs	r3, r5
 8008ad0:	3b30      	subs	r3, #48	@ 0x30
 8008ad2:	2b09      	cmp	r3, #9
 8008ad4:	d825      	bhi.n	8008b22 <_strtol_l.constprop.0+0xc2>
 8008ad6:	001d      	movs	r5, r3
 8008ad8:	42ae      	cmp	r6, r5
 8008ada:	dd31      	ble.n	8008b40 <_strtol_l.constprop.0+0xe0>
 8008adc:	1c53      	adds	r3, r2, #1
 8008ade:	d009      	beq.n	8008af4 <_strtol_l.constprop.0+0x94>
 8008ae0:	2201      	movs	r2, #1
 8008ae2:	4252      	negs	r2, r2
 8008ae4:	4584      	cmp	ip, r0
 8008ae6:	d305      	bcc.n	8008af4 <_strtol_l.constprop.0+0x94>
 8008ae8:	d101      	bne.n	8008aee <_strtol_l.constprop.0+0x8e>
 8008aea:	42a9      	cmp	r1, r5
 8008aec:	db25      	blt.n	8008b3a <_strtol_l.constprop.0+0xda>
 8008aee:	2201      	movs	r2, #1
 8008af0:	4370      	muls	r0, r6
 8008af2:	1828      	adds	r0, r5, r0
 8008af4:	7825      	ldrb	r5, [r4, #0]
 8008af6:	3401      	adds	r4, #1
 8008af8:	e7e9      	b.n	8008ace <_strtol_l.constprop.0+0x6e>
 8008afa:	f000 f86f 	bl	8008bdc <__errno>
 8008afe:	2316      	movs	r3, #22
 8008b00:	6003      	str	r3, [r0, #0]
 8008b02:	2000      	movs	r0, #0
 8008b04:	b005      	add	sp, #20
 8008b06:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008b08:	9100      	str	r1, [sp, #0]
 8008b0a:	2d2b      	cmp	r5, #43	@ 0x2b
 8008b0c:	d1c5      	bne.n	8008a9a <_strtol_l.constprop.0+0x3a>
 8008b0e:	7825      	ldrb	r5, [r4, #0]
 8008b10:	1c9c      	adds	r4, r3, #2
 8008b12:	e7c2      	b.n	8008a9a <_strtol_l.constprop.0+0x3a>
 8008b14:	2e00      	cmp	r6, #0
 8008b16:	d1ce      	bne.n	8008ab6 <_strtol_l.constprop.0+0x56>
 8008b18:	3608      	adds	r6, #8
 8008b1a:	2d30      	cmp	r5, #48	@ 0x30
 8008b1c:	d0cb      	beq.n	8008ab6 <_strtol_l.constprop.0+0x56>
 8008b1e:	3602      	adds	r6, #2
 8008b20:	e7c9      	b.n	8008ab6 <_strtol_l.constprop.0+0x56>
 8008b22:	002b      	movs	r3, r5
 8008b24:	3b41      	subs	r3, #65	@ 0x41
 8008b26:	2b19      	cmp	r3, #25
 8008b28:	d801      	bhi.n	8008b2e <_strtol_l.constprop.0+0xce>
 8008b2a:	3d37      	subs	r5, #55	@ 0x37
 8008b2c:	e7d4      	b.n	8008ad8 <_strtol_l.constprop.0+0x78>
 8008b2e:	002b      	movs	r3, r5
 8008b30:	3b61      	subs	r3, #97	@ 0x61
 8008b32:	2b19      	cmp	r3, #25
 8008b34:	d804      	bhi.n	8008b40 <_strtol_l.constprop.0+0xe0>
 8008b36:	3d57      	subs	r5, #87	@ 0x57
 8008b38:	e7ce      	b.n	8008ad8 <_strtol_l.constprop.0+0x78>
 8008b3a:	2201      	movs	r2, #1
 8008b3c:	4252      	negs	r2, r2
 8008b3e:	e7d9      	b.n	8008af4 <_strtol_l.constprop.0+0x94>
 8008b40:	1c53      	adds	r3, r2, #1
 8008b42:	d108      	bne.n	8008b56 <_strtol_l.constprop.0+0xf6>
 8008b44:	2322      	movs	r3, #34	@ 0x22
 8008b46:	9a03      	ldr	r2, [sp, #12]
 8008b48:	9802      	ldr	r0, [sp, #8]
 8008b4a:	6013      	str	r3, [r2, #0]
 8008b4c:	2f00      	cmp	r7, #0
 8008b4e:	d0d9      	beq.n	8008b04 <_strtol_l.constprop.0+0xa4>
 8008b50:	1e63      	subs	r3, r4, #1
 8008b52:	9301      	str	r3, [sp, #4]
 8008b54:	e007      	b.n	8008b66 <_strtol_l.constprop.0+0x106>
 8008b56:	9b00      	ldr	r3, [sp, #0]
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	d000      	beq.n	8008b5e <_strtol_l.constprop.0+0xfe>
 8008b5c:	4240      	negs	r0, r0
 8008b5e:	2f00      	cmp	r7, #0
 8008b60:	d0d0      	beq.n	8008b04 <_strtol_l.constprop.0+0xa4>
 8008b62:	2a00      	cmp	r2, #0
 8008b64:	d1f4      	bne.n	8008b50 <_strtol_l.constprop.0+0xf0>
 8008b66:	9b01      	ldr	r3, [sp, #4]
 8008b68:	603b      	str	r3, [r7, #0]
 8008b6a:	e7cb      	b.n	8008b04 <_strtol_l.constprop.0+0xa4>
 8008b6c:	08009d1d 	.word	0x08009d1d
 8008b70:	7fffffff 	.word	0x7fffffff

08008b74 <strtol>:
 8008b74:	b510      	push	{r4, lr}
 8008b76:	4c04      	ldr	r4, [pc, #16]	@ (8008b88 <strtol+0x14>)
 8008b78:	0013      	movs	r3, r2
 8008b7a:	000a      	movs	r2, r1
 8008b7c:	0001      	movs	r1, r0
 8008b7e:	6820      	ldr	r0, [r4, #0]
 8008b80:	f7ff ff6e 	bl	8008a60 <_strtol_l.constprop.0>
 8008b84:	bd10      	pop	{r4, pc}
 8008b86:	46c0      	nop			@ (mov r8, r8)
 8008b88:	200004fc 	.word	0x200004fc

08008b8c <siprintf>:
 8008b8c:	b40e      	push	{r1, r2, r3}
 8008b8e:	b500      	push	{lr}
 8008b90:	490b      	ldr	r1, [pc, #44]	@ (8008bc0 <siprintf+0x34>)
 8008b92:	b09c      	sub	sp, #112	@ 0x70
 8008b94:	ab1d      	add	r3, sp, #116	@ 0x74
 8008b96:	9002      	str	r0, [sp, #8]
 8008b98:	9006      	str	r0, [sp, #24]
 8008b9a:	9107      	str	r1, [sp, #28]
 8008b9c:	9104      	str	r1, [sp, #16]
 8008b9e:	4809      	ldr	r0, [pc, #36]	@ (8008bc4 <siprintf+0x38>)
 8008ba0:	4909      	ldr	r1, [pc, #36]	@ (8008bc8 <siprintf+0x3c>)
 8008ba2:	cb04      	ldmia	r3!, {r2}
 8008ba4:	9105      	str	r1, [sp, #20]
 8008ba6:	6800      	ldr	r0, [r0, #0]
 8008ba8:	a902      	add	r1, sp, #8
 8008baa:	9301      	str	r3, [sp, #4]
 8008bac:	f000 f9a8 	bl	8008f00 <_svfiprintf_r>
 8008bb0:	2200      	movs	r2, #0
 8008bb2:	9b02      	ldr	r3, [sp, #8]
 8008bb4:	701a      	strb	r2, [r3, #0]
 8008bb6:	b01c      	add	sp, #112	@ 0x70
 8008bb8:	bc08      	pop	{r3}
 8008bba:	b003      	add	sp, #12
 8008bbc:	4718      	bx	r3
 8008bbe:	46c0      	nop			@ (mov r8, r8)
 8008bc0:	7fffffff 	.word	0x7fffffff
 8008bc4:	200004fc 	.word	0x200004fc
 8008bc8:	ffff0208 	.word	0xffff0208

08008bcc <memset>:
 8008bcc:	0003      	movs	r3, r0
 8008bce:	1882      	adds	r2, r0, r2
 8008bd0:	4293      	cmp	r3, r2
 8008bd2:	d100      	bne.n	8008bd6 <memset+0xa>
 8008bd4:	4770      	bx	lr
 8008bd6:	7019      	strb	r1, [r3, #0]
 8008bd8:	3301      	adds	r3, #1
 8008bda:	e7f9      	b.n	8008bd0 <memset+0x4>

08008bdc <__errno>:
 8008bdc:	4b01      	ldr	r3, [pc, #4]	@ (8008be4 <__errno+0x8>)
 8008bde:	6818      	ldr	r0, [r3, #0]
 8008be0:	4770      	bx	lr
 8008be2:	46c0      	nop			@ (mov r8, r8)
 8008be4:	200004fc 	.word	0x200004fc

08008be8 <__libc_init_array>:
 8008be8:	b570      	push	{r4, r5, r6, lr}
 8008bea:	2600      	movs	r6, #0
 8008bec:	4c0c      	ldr	r4, [pc, #48]	@ (8008c20 <__libc_init_array+0x38>)
 8008bee:	4d0d      	ldr	r5, [pc, #52]	@ (8008c24 <__libc_init_array+0x3c>)
 8008bf0:	1b64      	subs	r4, r4, r5
 8008bf2:	10a4      	asrs	r4, r4, #2
 8008bf4:	42a6      	cmp	r6, r4
 8008bf6:	d109      	bne.n	8008c0c <__libc_init_array+0x24>
 8008bf8:	2600      	movs	r6, #0
 8008bfa:	f000 fc65 	bl	80094c8 <_init>
 8008bfe:	4c0a      	ldr	r4, [pc, #40]	@ (8008c28 <__libc_init_array+0x40>)
 8008c00:	4d0a      	ldr	r5, [pc, #40]	@ (8008c2c <__libc_init_array+0x44>)
 8008c02:	1b64      	subs	r4, r4, r5
 8008c04:	10a4      	asrs	r4, r4, #2
 8008c06:	42a6      	cmp	r6, r4
 8008c08:	d105      	bne.n	8008c16 <__libc_init_array+0x2e>
 8008c0a:	bd70      	pop	{r4, r5, r6, pc}
 8008c0c:	00b3      	lsls	r3, r6, #2
 8008c0e:	58eb      	ldr	r3, [r5, r3]
 8008c10:	4798      	blx	r3
 8008c12:	3601      	adds	r6, #1
 8008c14:	e7ee      	b.n	8008bf4 <__libc_init_array+0xc>
 8008c16:	00b3      	lsls	r3, r6, #2
 8008c18:	58eb      	ldr	r3, [r5, r3]
 8008c1a:	4798      	blx	r3
 8008c1c:	3601      	adds	r6, #1
 8008c1e:	e7f2      	b.n	8008c06 <__libc_init_array+0x1e>
 8008c20:	08009e58 	.word	0x08009e58
 8008c24:	08009e58 	.word	0x08009e58
 8008c28:	08009e5c 	.word	0x08009e5c
 8008c2c:	08009e58 	.word	0x08009e58

08008c30 <__retarget_lock_acquire_recursive>:
 8008c30:	4770      	bx	lr

08008c32 <__retarget_lock_release_recursive>:
 8008c32:	4770      	bx	lr

08008c34 <memcpy>:
 8008c34:	2300      	movs	r3, #0
 8008c36:	b510      	push	{r4, lr}
 8008c38:	429a      	cmp	r2, r3
 8008c3a:	d100      	bne.n	8008c3e <memcpy+0xa>
 8008c3c:	bd10      	pop	{r4, pc}
 8008c3e:	5ccc      	ldrb	r4, [r1, r3]
 8008c40:	54c4      	strb	r4, [r0, r3]
 8008c42:	3301      	adds	r3, #1
 8008c44:	e7f8      	b.n	8008c38 <memcpy+0x4>
	...

08008c48 <_free_r>:
 8008c48:	b570      	push	{r4, r5, r6, lr}
 8008c4a:	0005      	movs	r5, r0
 8008c4c:	1e0c      	subs	r4, r1, #0
 8008c4e:	d010      	beq.n	8008c72 <_free_r+0x2a>
 8008c50:	3c04      	subs	r4, #4
 8008c52:	6823      	ldr	r3, [r4, #0]
 8008c54:	2b00      	cmp	r3, #0
 8008c56:	da00      	bge.n	8008c5a <_free_r+0x12>
 8008c58:	18e4      	adds	r4, r4, r3
 8008c5a:	0028      	movs	r0, r5
 8008c5c:	f000 f8e0 	bl	8008e20 <__malloc_lock>
 8008c60:	4a1d      	ldr	r2, [pc, #116]	@ (8008cd8 <_free_r+0x90>)
 8008c62:	6813      	ldr	r3, [r2, #0]
 8008c64:	2b00      	cmp	r3, #0
 8008c66:	d105      	bne.n	8008c74 <_free_r+0x2c>
 8008c68:	6063      	str	r3, [r4, #4]
 8008c6a:	6014      	str	r4, [r2, #0]
 8008c6c:	0028      	movs	r0, r5
 8008c6e:	f000 f8df 	bl	8008e30 <__malloc_unlock>
 8008c72:	bd70      	pop	{r4, r5, r6, pc}
 8008c74:	42a3      	cmp	r3, r4
 8008c76:	d908      	bls.n	8008c8a <_free_r+0x42>
 8008c78:	6820      	ldr	r0, [r4, #0]
 8008c7a:	1821      	adds	r1, r4, r0
 8008c7c:	428b      	cmp	r3, r1
 8008c7e:	d1f3      	bne.n	8008c68 <_free_r+0x20>
 8008c80:	6819      	ldr	r1, [r3, #0]
 8008c82:	685b      	ldr	r3, [r3, #4]
 8008c84:	1809      	adds	r1, r1, r0
 8008c86:	6021      	str	r1, [r4, #0]
 8008c88:	e7ee      	b.n	8008c68 <_free_r+0x20>
 8008c8a:	001a      	movs	r2, r3
 8008c8c:	685b      	ldr	r3, [r3, #4]
 8008c8e:	2b00      	cmp	r3, #0
 8008c90:	d001      	beq.n	8008c96 <_free_r+0x4e>
 8008c92:	42a3      	cmp	r3, r4
 8008c94:	d9f9      	bls.n	8008c8a <_free_r+0x42>
 8008c96:	6811      	ldr	r1, [r2, #0]
 8008c98:	1850      	adds	r0, r2, r1
 8008c9a:	42a0      	cmp	r0, r4
 8008c9c:	d10b      	bne.n	8008cb6 <_free_r+0x6e>
 8008c9e:	6820      	ldr	r0, [r4, #0]
 8008ca0:	1809      	adds	r1, r1, r0
 8008ca2:	1850      	adds	r0, r2, r1
 8008ca4:	6011      	str	r1, [r2, #0]
 8008ca6:	4283      	cmp	r3, r0
 8008ca8:	d1e0      	bne.n	8008c6c <_free_r+0x24>
 8008caa:	6818      	ldr	r0, [r3, #0]
 8008cac:	685b      	ldr	r3, [r3, #4]
 8008cae:	1841      	adds	r1, r0, r1
 8008cb0:	6011      	str	r1, [r2, #0]
 8008cb2:	6053      	str	r3, [r2, #4]
 8008cb4:	e7da      	b.n	8008c6c <_free_r+0x24>
 8008cb6:	42a0      	cmp	r0, r4
 8008cb8:	d902      	bls.n	8008cc0 <_free_r+0x78>
 8008cba:	230c      	movs	r3, #12
 8008cbc:	602b      	str	r3, [r5, #0]
 8008cbe:	e7d5      	b.n	8008c6c <_free_r+0x24>
 8008cc0:	6820      	ldr	r0, [r4, #0]
 8008cc2:	1821      	adds	r1, r4, r0
 8008cc4:	428b      	cmp	r3, r1
 8008cc6:	d103      	bne.n	8008cd0 <_free_r+0x88>
 8008cc8:	6819      	ldr	r1, [r3, #0]
 8008cca:	685b      	ldr	r3, [r3, #4]
 8008ccc:	1809      	adds	r1, r1, r0
 8008cce:	6021      	str	r1, [r4, #0]
 8008cd0:	6063      	str	r3, [r4, #4]
 8008cd2:	6054      	str	r4, [r2, #4]
 8008cd4:	e7ca      	b.n	8008c6c <_free_r+0x24>
 8008cd6:	46c0      	nop			@ (mov r8, r8)
 8008cd8:	200009d4 	.word	0x200009d4

08008cdc <sbrk_aligned>:
 8008cdc:	b570      	push	{r4, r5, r6, lr}
 8008cde:	4e0f      	ldr	r6, [pc, #60]	@ (8008d1c <sbrk_aligned+0x40>)
 8008ce0:	000d      	movs	r5, r1
 8008ce2:	6831      	ldr	r1, [r6, #0]
 8008ce4:	0004      	movs	r4, r0
 8008ce6:	2900      	cmp	r1, #0
 8008ce8:	d102      	bne.n	8008cf0 <sbrk_aligned+0x14>
 8008cea:	f000 fb99 	bl	8009420 <_sbrk_r>
 8008cee:	6030      	str	r0, [r6, #0]
 8008cf0:	0029      	movs	r1, r5
 8008cf2:	0020      	movs	r0, r4
 8008cf4:	f000 fb94 	bl	8009420 <_sbrk_r>
 8008cf8:	1c43      	adds	r3, r0, #1
 8008cfa:	d103      	bne.n	8008d04 <sbrk_aligned+0x28>
 8008cfc:	2501      	movs	r5, #1
 8008cfe:	426d      	negs	r5, r5
 8008d00:	0028      	movs	r0, r5
 8008d02:	bd70      	pop	{r4, r5, r6, pc}
 8008d04:	2303      	movs	r3, #3
 8008d06:	1cc5      	adds	r5, r0, #3
 8008d08:	439d      	bics	r5, r3
 8008d0a:	42a8      	cmp	r0, r5
 8008d0c:	d0f8      	beq.n	8008d00 <sbrk_aligned+0x24>
 8008d0e:	1a29      	subs	r1, r5, r0
 8008d10:	0020      	movs	r0, r4
 8008d12:	f000 fb85 	bl	8009420 <_sbrk_r>
 8008d16:	3001      	adds	r0, #1
 8008d18:	d1f2      	bne.n	8008d00 <sbrk_aligned+0x24>
 8008d1a:	e7ef      	b.n	8008cfc <sbrk_aligned+0x20>
 8008d1c:	200009d0 	.word	0x200009d0

08008d20 <_malloc_r>:
 8008d20:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008d22:	2203      	movs	r2, #3
 8008d24:	1ccb      	adds	r3, r1, #3
 8008d26:	4393      	bics	r3, r2
 8008d28:	3308      	adds	r3, #8
 8008d2a:	0005      	movs	r5, r0
 8008d2c:	001f      	movs	r7, r3
 8008d2e:	2b0c      	cmp	r3, #12
 8008d30:	d234      	bcs.n	8008d9c <_malloc_r+0x7c>
 8008d32:	270c      	movs	r7, #12
 8008d34:	42b9      	cmp	r1, r7
 8008d36:	d833      	bhi.n	8008da0 <_malloc_r+0x80>
 8008d38:	0028      	movs	r0, r5
 8008d3a:	f000 f871 	bl	8008e20 <__malloc_lock>
 8008d3e:	4e37      	ldr	r6, [pc, #220]	@ (8008e1c <_malloc_r+0xfc>)
 8008d40:	6833      	ldr	r3, [r6, #0]
 8008d42:	001c      	movs	r4, r3
 8008d44:	2c00      	cmp	r4, #0
 8008d46:	d12f      	bne.n	8008da8 <_malloc_r+0x88>
 8008d48:	0039      	movs	r1, r7
 8008d4a:	0028      	movs	r0, r5
 8008d4c:	f7ff ffc6 	bl	8008cdc <sbrk_aligned>
 8008d50:	0004      	movs	r4, r0
 8008d52:	1c43      	adds	r3, r0, #1
 8008d54:	d15f      	bne.n	8008e16 <_malloc_r+0xf6>
 8008d56:	6834      	ldr	r4, [r6, #0]
 8008d58:	9400      	str	r4, [sp, #0]
 8008d5a:	9b00      	ldr	r3, [sp, #0]
 8008d5c:	2b00      	cmp	r3, #0
 8008d5e:	d14a      	bne.n	8008df6 <_malloc_r+0xd6>
 8008d60:	2c00      	cmp	r4, #0
 8008d62:	d052      	beq.n	8008e0a <_malloc_r+0xea>
 8008d64:	6823      	ldr	r3, [r4, #0]
 8008d66:	0028      	movs	r0, r5
 8008d68:	18e3      	adds	r3, r4, r3
 8008d6a:	9900      	ldr	r1, [sp, #0]
 8008d6c:	9301      	str	r3, [sp, #4]
 8008d6e:	f000 fb57 	bl	8009420 <_sbrk_r>
 8008d72:	9b01      	ldr	r3, [sp, #4]
 8008d74:	4283      	cmp	r3, r0
 8008d76:	d148      	bne.n	8008e0a <_malloc_r+0xea>
 8008d78:	6823      	ldr	r3, [r4, #0]
 8008d7a:	0028      	movs	r0, r5
 8008d7c:	1aff      	subs	r7, r7, r3
 8008d7e:	0039      	movs	r1, r7
 8008d80:	f7ff ffac 	bl	8008cdc <sbrk_aligned>
 8008d84:	3001      	adds	r0, #1
 8008d86:	d040      	beq.n	8008e0a <_malloc_r+0xea>
 8008d88:	6823      	ldr	r3, [r4, #0]
 8008d8a:	19db      	adds	r3, r3, r7
 8008d8c:	6023      	str	r3, [r4, #0]
 8008d8e:	6833      	ldr	r3, [r6, #0]
 8008d90:	685a      	ldr	r2, [r3, #4]
 8008d92:	2a00      	cmp	r2, #0
 8008d94:	d133      	bne.n	8008dfe <_malloc_r+0xde>
 8008d96:	9b00      	ldr	r3, [sp, #0]
 8008d98:	6033      	str	r3, [r6, #0]
 8008d9a:	e019      	b.n	8008dd0 <_malloc_r+0xb0>
 8008d9c:	2b00      	cmp	r3, #0
 8008d9e:	dac9      	bge.n	8008d34 <_malloc_r+0x14>
 8008da0:	230c      	movs	r3, #12
 8008da2:	602b      	str	r3, [r5, #0]
 8008da4:	2000      	movs	r0, #0
 8008da6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008da8:	6821      	ldr	r1, [r4, #0]
 8008daa:	1bc9      	subs	r1, r1, r7
 8008dac:	d420      	bmi.n	8008df0 <_malloc_r+0xd0>
 8008dae:	290b      	cmp	r1, #11
 8008db0:	d90a      	bls.n	8008dc8 <_malloc_r+0xa8>
 8008db2:	19e2      	adds	r2, r4, r7
 8008db4:	6027      	str	r7, [r4, #0]
 8008db6:	42a3      	cmp	r3, r4
 8008db8:	d104      	bne.n	8008dc4 <_malloc_r+0xa4>
 8008dba:	6032      	str	r2, [r6, #0]
 8008dbc:	6863      	ldr	r3, [r4, #4]
 8008dbe:	6011      	str	r1, [r2, #0]
 8008dc0:	6053      	str	r3, [r2, #4]
 8008dc2:	e005      	b.n	8008dd0 <_malloc_r+0xb0>
 8008dc4:	605a      	str	r2, [r3, #4]
 8008dc6:	e7f9      	b.n	8008dbc <_malloc_r+0x9c>
 8008dc8:	6862      	ldr	r2, [r4, #4]
 8008dca:	42a3      	cmp	r3, r4
 8008dcc:	d10e      	bne.n	8008dec <_malloc_r+0xcc>
 8008dce:	6032      	str	r2, [r6, #0]
 8008dd0:	0028      	movs	r0, r5
 8008dd2:	f000 f82d 	bl	8008e30 <__malloc_unlock>
 8008dd6:	0020      	movs	r0, r4
 8008dd8:	2207      	movs	r2, #7
 8008dda:	300b      	adds	r0, #11
 8008ddc:	1d23      	adds	r3, r4, #4
 8008dde:	4390      	bics	r0, r2
 8008de0:	1ac2      	subs	r2, r0, r3
 8008de2:	4298      	cmp	r0, r3
 8008de4:	d0df      	beq.n	8008da6 <_malloc_r+0x86>
 8008de6:	1a1b      	subs	r3, r3, r0
 8008de8:	50a3      	str	r3, [r4, r2]
 8008dea:	e7dc      	b.n	8008da6 <_malloc_r+0x86>
 8008dec:	605a      	str	r2, [r3, #4]
 8008dee:	e7ef      	b.n	8008dd0 <_malloc_r+0xb0>
 8008df0:	0023      	movs	r3, r4
 8008df2:	6864      	ldr	r4, [r4, #4]
 8008df4:	e7a6      	b.n	8008d44 <_malloc_r+0x24>
 8008df6:	9c00      	ldr	r4, [sp, #0]
 8008df8:	6863      	ldr	r3, [r4, #4]
 8008dfa:	9300      	str	r3, [sp, #0]
 8008dfc:	e7ad      	b.n	8008d5a <_malloc_r+0x3a>
 8008dfe:	001a      	movs	r2, r3
 8008e00:	685b      	ldr	r3, [r3, #4]
 8008e02:	42a3      	cmp	r3, r4
 8008e04:	d1fb      	bne.n	8008dfe <_malloc_r+0xde>
 8008e06:	2300      	movs	r3, #0
 8008e08:	e7da      	b.n	8008dc0 <_malloc_r+0xa0>
 8008e0a:	230c      	movs	r3, #12
 8008e0c:	0028      	movs	r0, r5
 8008e0e:	602b      	str	r3, [r5, #0]
 8008e10:	f000 f80e 	bl	8008e30 <__malloc_unlock>
 8008e14:	e7c6      	b.n	8008da4 <_malloc_r+0x84>
 8008e16:	6007      	str	r7, [r0, #0]
 8008e18:	e7da      	b.n	8008dd0 <_malloc_r+0xb0>
 8008e1a:	46c0      	nop			@ (mov r8, r8)
 8008e1c:	200009d4 	.word	0x200009d4

08008e20 <__malloc_lock>:
 8008e20:	b510      	push	{r4, lr}
 8008e22:	4802      	ldr	r0, [pc, #8]	@ (8008e2c <__malloc_lock+0xc>)
 8008e24:	f7ff ff04 	bl	8008c30 <__retarget_lock_acquire_recursive>
 8008e28:	bd10      	pop	{r4, pc}
 8008e2a:	46c0      	nop			@ (mov r8, r8)
 8008e2c:	200009cc 	.word	0x200009cc

08008e30 <__malloc_unlock>:
 8008e30:	b510      	push	{r4, lr}
 8008e32:	4802      	ldr	r0, [pc, #8]	@ (8008e3c <__malloc_unlock+0xc>)
 8008e34:	f7ff fefd 	bl	8008c32 <__retarget_lock_release_recursive>
 8008e38:	bd10      	pop	{r4, pc}
 8008e3a:	46c0      	nop			@ (mov r8, r8)
 8008e3c:	200009cc 	.word	0x200009cc

08008e40 <__ssputs_r>:
 8008e40:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008e42:	688e      	ldr	r6, [r1, #8]
 8008e44:	b085      	sub	sp, #20
 8008e46:	001f      	movs	r7, r3
 8008e48:	000c      	movs	r4, r1
 8008e4a:	680b      	ldr	r3, [r1, #0]
 8008e4c:	9002      	str	r0, [sp, #8]
 8008e4e:	9203      	str	r2, [sp, #12]
 8008e50:	42be      	cmp	r6, r7
 8008e52:	d830      	bhi.n	8008eb6 <__ssputs_r+0x76>
 8008e54:	210c      	movs	r1, #12
 8008e56:	5e62      	ldrsh	r2, [r4, r1]
 8008e58:	2190      	movs	r1, #144	@ 0x90
 8008e5a:	00c9      	lsls	r1, r1, #3
 8008e5c:	420a      	tst	r2, r1
 8008e5e:	d028      	beq.n	8008eb2 <__ssputs_r+0x72>
 8008e60:	2003      	movs	r0, #3
 8008e62:	6921      	ldr	r1, [r4, #16]
 8008e64:	1a5b      	subs	r3, r3, r1
 8008e66:	9301      	str	r3, [sp, #4]
 8008e68:	6963      	ldr	r3, [r4, #20]
 8008e6a:	4343      	muls	r3, r0
 8008e6c:	9801      	ldr	r0, [sp, #4]
 8008e6e:	0fdd      	lsrs	r5, r3, #31
 8008e70:	18ed      	adds	r5, r5, r3
 8008e72:	1c7b      	adds	r3, r7, #1
 8008e74:	181b      	adds	r3, r3, r0
 8008e76:	106d      	asrs	r5, r5, #1
 8008e78:	42ab      	cmp	r3, r5
 8008e7a:	d900      	bls.n	8008e7e <__ssputs_r+0x3e>
 8008e7c:	001d      	movs	r5, r3
 8008e7e:	0552      	lsls	r2, r2, #21
 8008e80:	d528      	bpl.n	8008ed4 <__ssputs_r+0x94>
 8008e82:	0029      	movs	r1, r5
 8008e84:	9802      	ldr	r0, [sp, #8]
 8008e86:	f7ff ff4b 	bl	8008d20 <_malloc_r>
 8008e8a:	1e06      	subs	r6, r0, #0
 8008e8c:	d02c      	beq.n	8008ee8 <__ssputs_r+0xa8>
 8008e8e:	9a01      	ldr	r2, [sp, #4]
 8008e90:	6921      	ldr	r1, [r4, #16]
 8008e92:	f7ff fecf 	bl	8008c34 <memcpy>
 8008e96:	89a2      	ldrh	r2, [r4, #12]
 8008e98:	4b18      	ldr	r3, [pc, #96]	@ (8008efc <__ssputs_r+0xbc>)
 8008e9a:	401a      	ands	r2, r3
 8008e9c:	2380      	movs	r3, #128	@ 0x80
 8008e9e:	4313      	orrs	r3, r2
 8008ea0:	81a3      	strh	r3, [r4, #12]
 8008ea2:	9b01      	ldr	r3, [sp, #4]
 8008ea4:	6126      	str	r6, [r4, #16]
 8008ea6:	18f6      	adds	r6, r6, r3
 8008ea8:	6026      	str	r6, [r4, #0]
 8008eaa:	003e      	movs	r6, r7
 8008eac:	6165      	str	r5, [r4, #20]
 8008eae:	1aed      	subs	r5, r5, r3
 8008eb0:	60a5      	str	r5, [r4, #8]
 8008eb2:	42be      	cmp	r6, r7
 8008eb4:	d900      	bls.n	8008eb8 <__ssputs_r+0x78>
 8008eb6:	003e      	movs	r6, r7
 8008eb8:	0032      	movs	r2, r6
 8008eba:	9903      	ldr	r1, [sp, #12]
 8008ebc:	6820      	ldr	r0, [r4, #0]
 8008ebe:	f000 fa9b 	bl	80093f8 <memmove>
 8008ec2:	2000      	movs	r0, #0
 8008ec4:	68a3      	ldr	r3, [r4, #8]
 8008ec6:	1b9b      	subs	r3, r3, r6
 8008ec8:	60a3      	str	r3, [r4, #8]
 8008eca:	6823      	ldr	r3, [r4, #0]
 8008ecc:	199b      	adds	r3, r3, r6
 8008ece:	6023      	str	r3, [r4, #0]
 8008ed0:	b005      	add	sp, #20
 8008ed2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008ed4:	002a      	movs	r2, r5
 8008ed6:	9802      	ldr	r0, [sp, #8]
 8008ed8:	f000 fabf 	bl	800945a <_realloc_r>
 8008edc:	1e06      	subs	r6, r0, #0
 8008ede:	d1e0      	bne.n	8008ea2 <__ssputs_r+0x62>
 8008ee0:	6921      	ldr	r1, [r4, #16]
 8008ee2:	9802      	ldr	r0, [sp, #8]
 8008ee4:	f7ff feb0 	bl	8008c48 <_free_r>
 8008ee8:	230c      	movs	r3, #12
 8008eea:	2001      	movs	r0, #1
 8008eec:	9a02      	ldr	r2, [sp, #8]
 8008eee:	4240      	negs	r0, r0
 8008ef0:	6013      	str	r3, [r2, #0]
 8008ef2:	89a2      	ldrh	r2, [r4, #12]
 8008ef4:	3334      	adds	r3, #52	@ 0x34
 8008ef6:	4313      	orrs	r3, r2
 8008ef8:	81a3      	strh	r3, [r4, #12]
 8008efa:	e7e9      	b.n	8008ed0 <__ssputs_r+0x90>
 8008efc:	fffffb7f 	.word	0xfffffb7f

08008f00 <_svfiprintf_r>:
 8008f00:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008f02:	b0a1      	sub	sp, #132	@ 0x84
 8008f04:	9003      	str	r0, [sp, #12]
 8008f06:	001d      	movs	r5, r3
 8008f08:	898b      	ldrh	r3, [r1, #12]
 8008f0a:	000f      	movs	r7, r1
 8008f0c:	0016      	movs	r6, r2
 8008f0e:	061b      	lsls	r3, r3, #24
 8008f10:	d511      	bpl.n	8008f36 <_svfiprintf_r+0x36>
 8008f12:	690b      	ldr	r3, [r1, #16]
 8008f14:	2b00      	cmp	r3, #0
 8008f16:	d10e      	bne.n	8008f36 <_svfiprintf_r+0x36>
 8008f18:	2140      	movs	r1, #64	@ 0x40
 8008f1a:	f7ff ff01 	bl	8008d20 <_malloc_r>
 8008f1e:	6038      	str	r0, [r7, #0]
 8008f20:	6138      	str	r0, [r7, #16]
 8008f22:	2800      	cmp	r0, #0
 8008f24:	d105      	bne.n	8008f32 <_svfiprintf_r+0x32>
 8008f26:	230c      	movs	r3, #12
 8008f28:	9a03      	ldr	r2, [sp, #12]
 8008f2a:	6013      	str	r3, [r2, #0]
 8008f2c:	2001      	movs	r0, #1
 8008f2e:	4240      	negs	r0, r0
 8008f30:	e0cf      	b.n	80090d2 <_svfiprintf_r+0x1d2>
 8008f32:	2340      	movs	r3, #64	@ 0x40
 8008f34:	617b      	str	r3, [r7, #20]
 8008f36:	2300      	movs	r3, #0
 8008f38:	ac08      	add	r4, sp, #32
 8008f3a:	6163      	str	r3, [r4, #20]
 8008f3c:	3320      	adds	r3, #32
 8008f3e:	7663      	strb	r3, [r4, #25]
 8008f40:	3310      	adds	r3, #16
 8008f42:	76a3      	strb	r3, [r4, #26]
 8008f44:	9507      	str	r5, [sp, #28]
 8008f46:	0035      	movs	r5, r6
 8008f48:	782b      	ldrb	r3, [r5, #0]
 8008f4a:	2b00      	cmp	r3, #0
 8008f4c:	d001      	beq.n	8008f52 <_svfiprintf_r+0x52>
 8008f4e:	2b25      	cmp	r3, #37	@ 0x25
 8008f50:	d148      	bne.n	8008fe4 <_svfiprintf_r+0xe4>
 8008f52:	1bab      	subs	r3, r5, r6
 8008f54:	9305      	str	r3, [sp, #20]
 8008f56:	42b5      	cmp	r5, r6
 8008f58:	d00b      	beq.n	8008f72 <_svfiprintf_r+0x72>
 8008f5a:	0032      	movs	r2, r6
 8008f5c:	0039      	movs	r1, r7
 8008f5e:	9803      	ldr	r0, [sp, #12]
 8008f60:	f7ff ff6e 	bl	8008e40 <__ssputs_r>
 8008f64:	3001      	adds	r0, #1
 8008f66:	d100      	bne.n	8008f6a <_svfiprintf_r+0x6a>
 8008f68:	e0ae      	b.n	80090c8 <_svfiprintf_r+0x1c8>
 8008f6a:	6963      	ldr	r3, [r4, #20]
 8008f6c:	9a05      	ldr	r2, [sp, #20]
 8008f6e:	189b      	adds	r3, r3, r2
 8008f70:	6163      	str	r3, [r4, #20]
 8008f72:	782b      	ldrb	r3, [r5, #0]
 8008f74:	2b00      	cmp	r3, #0
 8008f76:	d100      	bne.n	8008f7a <_svfiprintf_r+0x7a>
 8008f78:	e0a6      	b.n	80090c8 <_svfiprintf_r+0x1c8>
 8008f7a:	2201      	movs	r2, #1
 8008f7c:	2300      	movs	r3, #0
 8008f7e:	4252      	negs	r2, r2
 8008f80:	6062      	str	r2, [r4, #4]
 8008f82:	a904      	add	r1, sp, #16
 8008f84:	3254      	adds	r2, #84	@ 0x54
 8008f86:	1852      	adds	r2, r2, r1
 8008f88:	1c6e      	adds	r6, r5, #1
 8008f8a:	6023      	str	r3, [r4, #0]
 8008f8c:	60e3      	str	r3, [r4, #12]
 8008f8e:	60a3      	str	r3, [r4, #8]
 8008f90:	7013      	strb	r3, [r2, #0]
 8008f92:	65a3      	str	r3, [r4, #88]	@ 0x58
 8008f94:	4b54      	ldr	r3, [pc, #336]	@ (80090e8 <_svfiprintf_r+0x1e8>)
 8008f96:	2205      	movs	r2, #5
 8008f98:	0018      	movs	r0, r3
 8008f9a:	7831      	ldrb	r1, [r6, #0]
 8008f9c:	9305      	str	r3, [sp, #20]
 8008f9e:	f000 fa51 	bl	8009444 <memchr>
 8008fa2:	1c75      	adds	r5, r6, #1
 8008fa4:	2800      	cmp	r0, #0
 8008fa6:	d11f      	bne.n	8008fe8 <_svfiprintf_r+0xe8>
 8008fa8:	6822      	ldr	r2, [r4, #0]
 8008faa:	06d3      	lsls	r3, r2, #27
 8008fac:	d504      	bpl.n	8008fb8 <_svfiprintf_r+0xb8>
 8008fae:	2353      	movs	r3, #83	@ 0x53
 8008fb0:	a904      	add	r1, sp, #16
 8008fb2:	185b      	adds	r3, r3, r1
 8008fb4:	2120      	movs	r1, #32
 8008fb6:	7019      	strb	r1, [r3, #0]
 8008fb8:	0713      	lsls	r3, r2, #28
 8008fba:	d504      	bpl.n	8008fc6 <_svfiprintf_r+0xc6>
 8008fbc:	2353      	movs	r3, #83	@ 0x53
 8008fbe:	a904      	add	r1, sp, #16
 8008fc0:	185b      	adds	r3, r3, r1
 8008fc2:	212b      	movs	r1, #43	@ 0x2b
 8008fc4:	7019      	strb	r1, [r3, #0]
 8008fc6:	7833      	ldrb	r3, [r6, #0]
 8008fc8:	2b2a      	cmp	r3, #42	@ 0x2a
 8008fca:	d016      	beq.n	8008ffa <_svfiprintf_r+0xfa>
 8008fcc:	0035      	movs	r5, r6
 8008fce:	2100      	movs	r1, #0
 8008fd0:	200a      	movs	r0, #10
 8008fd2:	68e3      	ldr	r3, [r4, #12]
 8008fd4:	782a      	ldrb	r2, [r5, #0]
 8008fd6:	1c6e      	adds	r6, r5, #1
 8008fd8:	3a30      	subs	r2, #48	@ 0x30
 8008fda:	2a09      	cmp	r2, #9
 8008fdc:	d950      	bls.n	8009080 <_svfiprintf_r+0x180>
 8008fde:	2900      	cmp	r1, #0
 8008fe0:	d111      	bne.n	8009006 <_svfiprintf_r+0x106>
 8008fe2:	e017      	b.n	8009014 <_svfiprintf_r+0x114>
 8008fe4:	3501      	adds	r5, #1
 8008fe6:	e7af      	b.n	8008f48 <_svfiprintf_r+0x48>
 8008fe8:	9b05      	ldr	r3, [sp, #20]
 8008fea:	6822      	ldr	r2, [r4, #0]
 8008fec:	1ac0      	subs	r0, r0, r3
 8008fee:	2301      	movs	r3, #1
 8008ff0:	4083      	lsls	r3, r0
 8008ff2:	4313      	orrs	r3, r2
 8008ff4:	002e      	movs	r6, r5
 8008ff6:	6023      	str	r3, [r4, #0]
 8008ff8:	e7cc      	b.n	8008f94 <_svfiprintf_r+0x94>
 8008ffa:	9b07      	ldr	r3, [sp, #28]
 8008ffc:	1d19      	adds	r1, r3, #4
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	9107      	str	r1, [sp, #28]
 8009002:	2b00      	cmp	r3, #0
 8009004:	db01      	blt.n	800900a <_svfiprintf_r+0x10a>
 8009006:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009008:	e004      	b.n	8009014 <_svfiprintf_r+0x114>
 800900a:	425b      	negs	r3, r3
 800900c:	60e3      	str	r3, [r4, #12]
 800900e:	2302      	movs	r3, #2
 8009010:	4313      	orrs	r3, r2
 8009012:	6023      	str	r3, [r4, #0]
 8009014:	782b      	ldrb	r3, [r5, #0]
 8009016:	2b2e      	cmp	r3, #46	@ 0x2e
 8009018:	d10c      	bne.n	8009034 <_svfiprintf_r+0x134>
 800901a:	786b      	ldrb	r3, [r5, #1]
 800901c:	2b2a      	cmp	r3, #42	@ 0x2a
 800901e:	d134      	bne.n	800908a <_svfiprintf_r+0x18a>
 8009020:	9b07      	ldr	r3, [sp, #28]
 8009022:	3502      	adds	r5, #2
 8009024:	1d1a      	adds	r2, r3, #4
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	9207      	str	r2, [sp, #28]
 800902a:	2b00      	cmp	r3, #0
 800902c:	da01      	bge.n	8009032 <_svfiprintf_r+0x132>
 800902e:	2301      	movs	r3, #1
 8009030:	425b      	negs	r3, r3
 8009032:	9309      	str	r3, [sp, #36]	@ 0x24
 8009034:	4e2d      	ldr	r6, [pc, #180]	@ (80090ec <_svfiprintf_r+0x1ec>)
 8009036:	2203      	movs	r2, #3
 8009038:	0030      	movs	r0, r6
 800903a:	7829      	ldrb	r1, [r5, #0]
 800903c:	f000 fa02 	bl	8009444 <memchr>
 8009040:	2800      	cmp	r0, #0
 8009042:	d006      	beq.n	8009052 <_svfiprintf_r+0x152>
 8009044:	2340      	movs	r3, #64	@ 0x40
 8009046:	1b80      	subs	r0, r0, r6
 8009048:	4083      	lsls	r3, r0
 800904a:	6822      	ldr	r2, [r4, #0]
 800904c:	3501      	adds	r5, #1
 800904e:	4313      	orrs	r3, r2
 8009050:	6023      	str	r3, [r4, #0]
 8009052:	7829      	ldrb	r1, [r5, #0]
 8009054:	2206      	movs	r2, #6
 8009056:	4826      	ldr	r0, [pc, #152]	@ (80090f0 <_svfiprintf_r+0x1f0>)
 8009058:	1c6e      	adds	r6, r5, #1
 800905a:	7621      	strb	r1, [r4, #24]
 800905c:	f000 f9f2 	bl	8009444 <memchr>
 8009060:	2800      	cmp	r0, #0
 8009062:	d038      	beq.n	80090d6 <_svfiprintf_r+0x1d6>
 8009064:	4b23      	ldr	r3, [pc, #140]	@ (80090f4 <_svfiprintf_r+0x1f4>)
 8009066:	2b00      	cmp	r3, #0
 8009068:	d122      	bne.n	80090b0 <_svfiprintf_r+0x1b0>
 800906a:	2207      	movs	r2, #7
 800906c:	9b07      	ldr	r3, [sp, #28]
 800906e:	3307      	adds	r3, #7
 8009070:	4393      	bics	r3, r2
 8009072:	3308      	adds	r3, #8
 8009074:	9307      	str	r3, [sp, #28]
 8009076:	6963      	ldr	r3, [r4, #20]
 8009078:	9a04      	ldr	r2, [sp, #16]
 800907a:	189b      	adds	r3, r3, r2
 800907c:	6163      	str	r3, [r4, #20]
 800907e:	e762      	b.n	8008f46 <_svfiprintf_r+0x46>
 8009080:	4343      	muls	r3, r0
 8009082:	0035      	movs	r5, r6
 8009084:	2101      	movs	r1, #1
 8009086:	189b      	adds	r3, r3, r2
 8009088:	e7a4      	b.n	8008fd4 <_svfiprintf_r+0xd4>
 800908a:	2300      	movs	r3, #0
 800908c:	200a      	movs	r0, #10
 800908e:	0019      	movs	r1, r3
 8009090:	3501      	adds	r5, #1
 8009092:	6063      	str	r3, [r4, #4]
 8009094:	782a      	ldrb	r2, [r5, #0]
 8009096:	1c6e      	adds	r6, r5, #1
 8009098:	3a30      	subs	r2, #48	@ 0x30
 800909a:	2a09      	cmp	r2, #9
 800909c:	d903      	bls.n	80090a6 <_svfiprintf_r+0x1a6>
 800909e:	2b00      	cmp	r3, #0
 80090a0:	d0c8      	beq.n	8009034 <_svfiprintf_r+0x134>
 80090a2:	9109      	str	r1, [sp, #36]	@ 0x24
 80090a4:	e7c6      	b.n	8009034 <_svfiprintf_r+0x134>
 80090a6:	4341      	muls	r1, r0
 80090a8:	0035      	movs	r5, r6
 80090aa:	2301      	movs	r3, #1
 80090ac:	1889      	adds	r1, r1, r2
 80090ae:	e7f1      	b.n	8009094 <_svfiprintf_r+0x194>
 80090b0:	aa07      	add	r2, sp, #28
 80090b2:	9200      	str	r2, [sp, #0]
 80090b4:	0021      	movs	r1, r4
 80090b6:	003a      	movs	r2, r7
 80090b8:	4b0f      	ldr	r3, [pc, #60]	@ (80090f8 <_svfiprintf_r+0x1f8>)
 80090ba:	9803      	ldr	r0, [sp, #12]
 80090bc:	e000      	b.n	80090c0 <_svfiprintf_r+0x1c0>
 80090be:	bf00      	nop
 80090c0:	9004      	str	r0, [sp, #16]
 80090c2:	9b04      	ldr	r3, [sp, #16]
 80090c4:	3301      	adds	r3, #1
 80090c6:	d1d6      	bne.n	8009076 <_svfiprintf_r+0x176>
 80090c8:	89bb      	ldrh	r3, [r7, #12]
 80090ca:	980d      	ldr	r0, [sp, #52]	@ 0x34
 80090cc:	065b      	lsls	r3, r3, #25
 80090ce:	d500      	bpl.n	80090d2 <_svfiprintf_r+0x1d2>
 80090d0:	e72c      	b.n	8008f2c <_svfiprintf_r+0x2c>
 80090d2:	b021      	add	sp, #132	@ 0x84
 80090d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80090d6:	aa07      	add	r2, sp, #28
 80090d8:	9200      	str	r2, [sp, #0]
 80090da:	0021      	movs	r1, r4
 80090dc:	003a      	movs	r2, r7
 80090de:	4b06      	ldr	r3, [pc, #24]	@ (80090f8 <_svfiprintf_r+0x1f8>)
 80090e0:	9803      	ldr	r0, [sp, #12]
 80090e2:	f000 f87b 	bl	80091dc <_printf_i>
 80090e6:	e7eb      	b.n	80090c0 <_svfiprintf_r+0x1c0>
 80090e8:	08009e1d 	.word	0x08009e1d
 80090ec:	08009e23 	.word	0x08009e23
 80090f0:	08009e27 	.word	0x08009e27
 80090f4:	00000000 	.word	0x00000000
 80090f8:	08008e41 	.word	0x08008e41

080090fc <_printf_common>:
 80090fc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80090fe:	0016      	movs	r6, r2
 8009100:	9301      	str	r3, [sp, #4]
 8009102:	688a      	ldr	r2, [r1, #8]
 8009104:	690b      	ldr	r3, [r1, #16]
 8009106:	000c      	movs	r4, r1
 8009108:	9000      	str	r0, [sp, #0]
 800910a:	4293      	cmp	r3, r2
 800910c:	da00      	bge.n	8009110 <_printf_common+0x14>
 800910e:	0013      	movs	r3, r2
 8009110:	0022      	movs	r2, r4
 8009112:	6033      	str	r3, [r6, #0]
 8009114:	3243      	adds	r2, #67	@ 0x43
 8009116:	7812      	ldrb	r2, [r2, #0]
 8009118:	2a00      	cmp	r2, #0
 800911a:	d001      	beq.n	8009120 <_printf_common+0x24>
 800911c:	3301      	adds	r3, #1
 800911e:	6033      	str	r3, [r6, #0]
 8009120:	6823      	ldr	r3, [r4, #0]
 8009122:	069b      	lsls	r3, r3, #26
 8009124:	d502      	bpl.n	800912c <_printf_common+0x30>
 8009126:	6833      	ldr	r3, [r6, #0]
 8009128:	3302      	adds	r3, #2
 800912a:	6033      	str	r3, [r6, #0]
 800912c:	6822      	ldr	r2, [r4, #0]
 800912e:	2306      	movs	r3, #6
 8009130:	0015      	movs	r5, r2
 8009132:	401d      	ands	r5, r3
 8009134:	421a      	tst	r2, r3
 8009136:	d027      	beq.n	8009188 <_printf_common+0x8c>
 8009138:	0023      	movs	r3, r4
 800913a:	3343      	adds	r3, #67	@ 0x43
 800913c:	781b      	ldrb	r3, [r3, #0]
 800913e:	1e5a      	subs	r2, r3, #1
 8009140:	4193      	sbcs	r3, r2
 8009142:	6822      	ldr	r2, [r4, #0]
 8009144:	0692      	lsls	r2, r2, #26
 8009146:	d430      	bmi.n	80091aa <_printf_common+0xae>
 8009148:	0022      	movs	r2, r4
 800914a:	9901      	ldr	r1, [sp, #4]
 800914c:	9800      	ldr	r0, [sp, #0]
 800914e:	9d08      	ldr	r5, [sp, #32]
 8009150:	3243      	adds	r2, #67	@ 0x43
 8009152:	47a8      	blx	r5
 8009154:	3001      	adds	r0, #1
 8009156:	d025      	beq.n	80091a4 <_printf_common+0xa8>
 8009158:	2206      	movs	r2, #6
 800915a:	6823      	ldr	r3, [r4, #0]
 800915c:	2500      	movs	r5, #0
 800915e:	4013      	ands	r3, r2
 8009160:	2b04      	cmp	r3, #4
 8009162:	d105      	bne.n	8009170 <_printf_common+0x74>
 8009164:	6833      	ldr	r3, [r6, #0]
 8009166:	68e5      	ldr	r5, [r4, #12]
 8009168:	1aed      	subs	r5, r5, r3
 800916a:	43eb      	mvns	r3, r5
 800916c:	17db      	asrs	r3, r3, #31
 800916e:	401d      	ands	r5, r3
 8009170:	68a3      	ldr	r3, [r4, #8]
 8009172:	6922      	ldr	r2, [r4, #16]
 8009174:	4293      	cmp	r3, r2
 8009176:	dd01      	ble.n	800917c <_printf_common+0x80>
 8009178:	1a9b      	subs	r3, r3, r2
 800917a:	18ed      	adds	r5, r5, r3
 800917c:	2600      	movs	r6, #0
 800917e:	42b5      	cmp	r5, r6
 8009180:	d120      	bne.n	80091c4 <_printf_common+0xc8>
 8009182:	2000      	movs	r0, #0
 8009184:	e010      	b.n	80091a8 <_printf_common+0xac>
 8009186:	3501      	adds	r5, #1
 8009188:	68e3      	ldr	r3, [r4, #12]
 800918a:	6832      	ldr	r2, [r6, #0]
 800918c:	1a9b      	subs	r3, r3, r2
 800918e:	42ab      	cmp	r3, r5
 8009190:	ddd2      	ble.n	8009138 <_printf_common+0x3c>
 8009192:	0022      	movs	r2, r4
 8009194:	2301      	movs	r3, #1
 8009196:	9901      	ldr	r1, [sp, #4]
 8009198:	9800      	ldr	r0, [sp, #0]
 800919a:	9f08      	ldr	r7, [sp, #32]
 800919c:	3219      	adds	r2, #25
 800919e:	47b8      	blx	r7
 80091a0:	3001      	adds	r0, #1
 80091a2:	d1f0      	bne.n	8009186 <_printf_common+0x8a>
 80091a4:	2001      	movs	r0, #1
 80091a6:	4240      	negs	r0, r0
 80091a8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80091aa:	2030      	movs	r0, #48	@ 0x30
 80091ac:	18e1      	adds	r1, r4, r3
 80091ae:	3143      	adds	r1, #67	@ 0x43
 80091b0:	7008      	strb	r0, [r1, #0]
 80091b2:	0021      	movs	r1, r4
 80091b4:	1c5a      	adds	r2, r3, #1
 80091b6:	3145      	adds	r1, #69	@ 0x45
 80091b8:	7809      	ldrb	r1, [r1, #0]
 80091ba:	18a2      	adds	r2, r4, r2
 80091bc:	3243      	adds	r2, #67	@ 0x43
 80091be:	3302      	adds	r3, #2
 80091c0:	7011      	strb	r1, [r2, #0]
 80091c2:	e7c1      	b.n	8009148 <_printf_common+0x4c>
 80091c4:	0022      	movs	r2, r4
 80091c6:	2301      	movs	r3, #1
 80091c8:	9901      	ldr	r1, [sp, #4]
 80091ca:	9800      	ldr	r0, [sp, #0]
 80091cc:	9f08      	ldr	r7, [sp, #32]
 80091ce:	321a      	adds	r2, #26
 80091d0:	47b8      	blx	r7
 80091d2:	3001      	adds	r0, #1
 80091d4:	d0e6      	beq.n	80091a4 <_printf_common+0xa8>
 80091d6:	3601      	adds	r6, #1
 80091d8:	e7d1      	b.n	800917e <_printf_common+0x82>
	...

080091dc <_printf_i>:
 80091dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80091de:	b08b      	sub	sp, #44	@ 0x2c
 80091e0:	9206      	str	r2, [sp, #24]
 80091e2:	000a      	movs	r2, r1
 80091e4:	3243      	adds	r2, #67	@ 0x43
 80091e6:	9307      	str	r3, [sp, #28]
 80091e8:	9005      	str	r0, [sp, #20]
 80091ea:	9203      	str	r2, [sp, #12]
 80091ec:	7e0a      	ldrb	r2, [r1, #24]
 80091ee:	000c      	movs	r4, r1
 80091f0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80091f2:	2a78      	cmp	r2, #120	@ 0x78
 80091f4:	d809      	bhi.n	800920a <_printf_i+0x2e>
 80091f6:	2a62      	cmp	r2, #98	@ 0x62
 80091f8:	d80b      	bhi.n	8009212 <_printf_i+0x36>
 80091fa:	2a00      	cmp	r2, #0
 80091fc:	d100      	bne.n	8009200 <_printf_i+0x24>
 80091fe:	e0bc      	b.n	800937a <_printf_i+0x19e>
 8009200:	497b      	ldr	r1, [pc, #492]	@ (80093f0 <_printf_i+0x214>)
 8009202:	9104      	str	r1, [sp, #16]
 8009204:	2a58      	cmp	r2, #88	@ 0x58
 8009206:	d100      	bne.n	800920a <_printf_i+0x2e>
 8009208:	e090      	b.n	800932c <_printf_i+0x150>
 800920a:	0025      	movs	r5, r4
 800920c:	3542      	adds	r5, #66	@ 0x42
 800920e:	702a      	strb	r2, [r5, #0]
 8009210:	e022      	b.n	8009258 <_printf_i+0x7c>
 8009212:	0010      	movs	r0, r2
 8009214:	3863      	subs	r0, #99	@ 0x63
 8009216:	2815      	cmp	r0, #21
 8009218:	d8f7      	bhi.n	800920a <_printf_i+0x2e>
 800921a:	f7f6 ff7d 	bl	8000118 <__gnu_thumb1_case_shi>
 800921e:	0016      	.short	0x0016
 8009220:	fff6001f 	.word	0xfff6001f
 8009224:	fff6fff6 	.word	0xfff6fff6
 8009228:	001ffff6 	.word	0x001ffff6
 800922c:	fff6fff6 	.word	0xfff6fff6
 8009230:	fff6fff6 	.word	0xfff6fff6
 8009234:	003600a1 	.word	0x003600a1
 8009238:	fff60080 	.word	0xfff60080
 800923c:	00b2fff6 	.word	0x00b2fff6
 8009240:	0036fff6 	.word	0x0036fff6
 8009244:	fff6fff6 	.word	0xfff6fff6
 8009248:	0084      	.short	0x0084
 800924a:	0025      	movs	r5, r4
 800924c:	681a      	ldr	r2, [r3, #0]
 800924e:	3542      	adds	r5, #66	@ 0x42
 8009250:	1d11      	adds	r1, r2, #4
 8009252:	6019      	str	r1, [r3, #0]
 8009254:	6813      	ldr	r3, [r2, #0]
 8009256:	702b      	strb	r3, [r5, #0]
 8009258:	2301      	movs	r3, #1
 800925a:	e0a0      	b.n	800939e <_printf_i+0x1c2>
 800925c:	6818      	ldr	r0, [r3, #0]
 800925e:	6809      	ldr	r1, [r1, #0]
 8009260:	1d02      	adds	r2, r0, #4
 8009262:	060d      	lsls	r5, r1, #24
 8009264:	d50b      	bpl.n	800927e <_printf_i+0xa2>
 8009266:	6806      	ldr	r6, [r0, #0]
 8009268:	601a      	str	r2, [r3, #0]
 800926a:	2e00      	cmp	r6, #0
 800926c:	da03      	bge.n	8009276 <_printf_i+0x9a>
 800926e:	232d      	movs	r3, #45	@ 0x2d
 8009270:	9a03      	ldr	r2, [sp, #12]
 8009272:	4276      	negs	r6, r6
 8009274:	7013      	strb	r3, [r2, #0]
 8009276:	4b5e      	ldr	r3, [pc, #376]	@ (80093f0 <_printf_i+0x214>)
 8009278:	270a      	movs	r7, #10
 800927a:	9304      	str	r3, [sp, #16]
 800927c:	e018      	b.n	80092b0 <_printf_i+0xd4>
 800927e:	6806      	ldr	r6, [r0, #0]
 8009280:	601a      	str	r2, [r3, #0]
 8009282:	0649      	lsls	r1, r1, #25
 8009284:	d5f1      	bpl.n	800926a <_printf_i+0x8e>
 8009286:	b236      	sxth	r6, r6
 8009288:	e7ef      	b.n	800926a <_printf_i+0x8e>
 800928a:	6808      	ldr	r0, [r1, #0]
 800928c:	6819      	ldr	r1, [r3, #0]
 800928e:	c940      	ldmia	r1!, {r6}
 8009290:	0605      	lsls	r5, r0, #24
 8009292:	d402      	bmi.n	800929a <_printf_i+0xbe>
 8009294:	0640      	lsls	r0, r0, #25
 8009296:	d500      	bpl.n	800929a <_printf_i+0xbe>
 8009298:	b2b6      	uxth	r6, r6
 800929a:	6019      	str	r1, [r3, #0]
 800929c:	4b54      	ldr	r3, [pc, #336]	@ (80093f0 <_printf_i+0x214>)
 800929e:	270a      	movs	r7, #10
 80092a0:	9304      	str	r3, [sp, #16]
 80092a2:	2a6f      	cmp	r2, #111	@ 0x6f
 80092a4:	d100      	bne.n	80092a8 <_printf_i+0xcc>
 80092a6:	3f02      	subs	r7, #2
 80092a8:	0023      	movs	r3, r4
 80092aa:	2200      	movs	r2, #0
 80092ac:	3343      	adds	r3, #67	@ 0x43
 80092ae:	701a      	strb	r2, [r3, #0]
 80092b0:	6863      	ldr	r3, [r4, #4]
 80092b2:	60a3      	str	r3, [r4, #8]
 80092b4:	2b00      	cmp	r3, #0
 80092b6:	db03      	blt.n	80092c0 <_printf_i+0xe4>
 80092b8:	2104      	movs	r1, #4
 80092ba:	6822      	ldr	r2, [r4, #0]
 80092bc:	438a      	bics	r2, r1
 80092be:	6022      	str	r2, [r4, #0]
 80092c0:	2e00      	cmp	r6, #0
 80092c2:	d102      	bne.n	80092ca <_printf_i+0xee>
 80092c4:	9d03      	ldr	r5, [sp, #12]
 80092c6:	2b00      	cmp	r3, #0
 80092c8:	d00c      	beq.n	80092e4 <_printf_i+0x108>
 80092ca:	9d03      	ldr	r5, [sp, #12]
 80092cc:	0030      	movs	r0, r6
 80092ce:	0039      	movs	r1, r7
 80092d0:	f7f6 ffb2 	bl	8000238 <__aeabi_uidivmod>
 80092d4:	9b04      	ldr	r3, [sp, #16]
 80092d6:	3d01      	subs	r5, #1
 80092d8:	5c5b      	ldrb	r3, [r3, r1]
 80092da:	702b      	strb	r3, [r5, #0]
 80092dc:	0033      	movs	r3, r6
 80092de:	0006      	movs	r6, r0
 80092e0:	429f      	cmp	r7, r3
 80092e2:	d9f3      	bls.n	80092cc <_printf_i+0xf0>
 80092e4:	2f08      	cmp	r7, #8
 80092e6:	d109      	bne.n	80092fc <_printf_i+0x120>
 80092e8:	6823      	ldr	r3, [r4, #0]
 80092ea:	07db      	lsls	r3, r3, #31
 80092ec:	d506      	bpl.n	80092fc <_printf_i+0x120>
 80092ee:	6862      	ldr	r2, [r4, #4]
 80092f0:	6923      	ldr	r3, [r4, #16]
 80092f2:	429a      	cmp	r2, r3
 80092f4:	dc02      	bgt.n	80092fc <_printf_i+0x120>
 80092f6:	2330      	movs	r3, #48	@ 0x30
 80092f8:	3d01      	subs	r5, #1
 80092fa:	702b      	strb	r3, [r5, #0]
 80092fc:	9b03      	ldr	r3, [sp, #12]
 80092fe:	1b5b      	subs	r3, r3, r5
 8009300:	6123      	str	r3, [r4, #16]
 8009302:	9b07      	ldr	r3, [sp, #28]
 8009304:	0021      	movs	r1, r4
 8009306:	9300      	str	r3, [sp, #0]
 8009308:	9805      	ldr	r0, [sp, #20]
 800930a:	9b06      	ldr	r3, [sp, #24]
 800930c:	aa09      	add	r2, sp, #36	@ 0x24
 800930e:	f7ff fef5 	bl	80090fc <_printf_common>
 8009312:	3001      	adds	r0, #1
 8009314:	d148      	bne.n	80093a8 <_printf_i+0x1cc>
 8009316:	2001      	movs	r0, #1
 8009318:	4240      	negs	r0, r0
 800931a:	b00b      	add	sp, #44	@ 0x2c
 800931c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800931e:	2220      	movs	r2, #32
 8009320:	6809      	ldr	r1, [r1, #0]
 8009322:	430a      	orrs	r2, r1
 8009324:	6022      	str	r2, [r4, #0]
 8009326:	2278      	movs	r2, #120	@ 0x78
 8009328:	4932      	ldr	r1, [pc, #200]	@ (80093f4 <_printf_i+0x218>)
 800932a:	9104      	str	r1, [sp, #16]
 800932c:	0021      	movs	r1, r4
 800932e:	3145      	adds	r1, #69	@ 0x45
 8009330:	700a      	strb	r2, [r1, #0]
 8009332:	6819      	ldr	r1, [r3, #0]
 8009334:	6822      	ldr	r2, [r4, #0]
 8009336:	c940      	ldmia	r1!, {r6}
 8009338:	0610      	lsls	r0, r2, #24
 800933a:	d402      	bmi.n	8009342 <_printf_i+0x166>
 800933c:	0650      	lsls	r0, r2, #25
 800933e:	d500      	bpl.n	8009342 <_printf_i+0x166>
 8009340:	b2b6      	uxth	r6, r6
 8009342:	6019      	str	r1, [r3, #0]
 8009344:	07d3      	lsls	r3, r2, #31
 8009346:	d502      	bpl.n	800934e <_printf_i+0x172>
 8009348:	2320      	movs	r3, #32
 800934a:	4313      	orrs	r3, r2
 800934c:	6023      	str	r3, [r4, #0]
 800934e:	2e00      	cmp	r6, #0
 8009350:	d001      	beq.n	8009356 <_printf_i+0x17a>
 8009352:	2710      	movs	r7, #16
 8009354:	e7a8      	b.n	80092a8 <_printf_i+0xcc>
 8009356:	2220      	movs	r2, #32
 8009358:	6823      	ldr	r3, [r4, #0]
 800935a:	4393      	bics	r3, r2
 800935c:	6023      	str	r3, [r4, #0]
 800935e:	e7f8      	b.n	8009352 <_printf_i+0x176>
 8009360:	681a      	ldr	r2, [r3, #0]
 8009362:	680d      	ldr	r5, [r1, #0]
 8009364:	1d10      	adds	r0, r2, #4
 8009366:	6949      	ldr	r1, [r1, #20]
 8009368:	6018      	str	r0, [r3, #0]
 800936a:	6813      	ldr	r3, [r2, #0]
 800936c:	062e      	lsls	r6, r5, #24
 800936e:	d501      	bpl.n	8009374 <_printf_i+0x198>
 8009370:	6019      	str	r1, [r3, #0]
 8009372:	e002      	b.n	800937a <_printf_i+0x19e>
 8009374:	066d      	lsls	r5, r5, #25
 8009376:	d5fb      	bpl.n	8009370 <_printf_i+0x194>
 8009378:	8019      	strh	r1, [r3, #0]
 800937a:	2300      	movs	r3, #0
 800937c:	9d03      	ldr	r5, [sp, #12]
 800937e:	6123      	str	r3, [r4, #16]
 8009380:	e7bf      	b.n	8009302 <_printf_i+0x126>
 8009382:	681a      	ldr	r2, [r3, #0]
 8009384:	1d11      	adds	r1, r2, #4
 8009386:	6019      	str	r1, [r3, #0]
 8009388:	6815      	ldr	r5, [r2, #0]
 800938a:	2100      	movs	r1, #0
 800938c:	0028      	movs	r0, r5
 800938e:	6862      	ldr	r2, [r4, #4]
 8009390:	f000 f858 	bl	8009444 <memchr>
 8009394:	2800      	cmp	r0, #0
 8009396:	d001      	beq.n	800939c <_printf_i+0x1c0>
 8009398:	1b40      	subs	r0, r0, r5
 800939a:	6060      	str	r0, [r4, #4]
 800939c:	6863      	ldr	r3, [r4, #4]
 800939e:	6123      	str	r3, [r4, #16]
 80093a0:	2300      	movs	r3, #0
 80093a2:	9a03      	ldr	r2, [sp, #12]
 80093a4:	7013      	strb	r3, [r2, #0]
 80093a6:	e7ac      	b.n	8009302 <_printf_i+0x126>
 80093a8:	002a      	movs	r2, r5
 80093aa:	6923      	ldr	r3, [r4, #16]
 80093ac:	9906      	ldr	r1, [sp, #24]
 80093ae:	9805      	ldr	r0, [sp, #20]
 80093b0:	9d07      	ldr	r5, [sp, #28]
 80093b2:	47a8      	blx	r5
 80093b4:	3001      	adds	r0, #1
 80093b6:	d0ae      	beq.n	8009316 <_printf_i+0x13a>
 80093b8:	6823      	ldr	r3, [r4, #0]
 80093ba:	079b      	lsls	r3, r3, #30
 80093bc:	d415      	bmi.n	80093ea <_printf_i+0x20e>
 80093be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80093c0:	68e0      	ldr	r0, [r4, #12]
 80093c2:	4298      	cmp	r0, r3
 80093c4:	daa9      	bge.n	800931a <_printf_i+0x13e>
 80093c6:	0018      	movs	r0, r3
 80093c8:	e7a7      	b.n	800931a <_printf_i+0x13e>
 80093ca:	0022      	movs	r2, r4
 80093cc:	2301      	movs	r3, #1
 80093ce:	9906      	ldr	r1, [sp, #24]
 80093d0:	9805      	ldr	r0, [sp, #20]
 80093d2:	9e07      	ldr	r6, [sp, #28]
 80093d4:	3219      	adds	r2, #25
 80093d6:	47b0      	blx	r6
 80093d8:	3001      	adds	r0, #1
 80093da:	d09c      	beq.n	8009316 <_printf_i+0x13a>
 80093dc:	3501      	adds	r5, #1
 80093de:	68e3      	ldr	r3, [r4, #12]
 80093e0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80093e2:	1a9b      	subs	r3, r3, r2
 80093e4:	42ab      	cmp	r3, r5
 80093e6:	dcf0      	bgt.n	80093ca <_printf_i+0x1ee>
 80093e8:	e7e9      	b.n	80093be <_printf_i+0x1e2>
 80093ea:	2500      	movs	r5, #0
 80093ec:	e7f7      	b.n	80093de <_printf_i+0x202>
 80093ee:	46c0      	nop			@ (mov r8, r8)
 80093f0:	08009e2e 	.word	0x08009e2e
 80093f4:	08009e3f 	.word	0x08009e3f

080093f8 <memmove>:
 80093f8:	b510      	push	{r4, lr}
 80093fa:	4288      	cmp	r0, r1
 80093fc:	d806      	bhi.n	800940c <memmove+0x14>
 80093fe:	2300      	movs	r3, #0
 8009400:	429a      	cmp	r2, r3
 8009402:	d008      	beq.n	8009416 <memmove+0x1e>
 8009404:	5ccc      	ldrb	r4, [r1, r3]
 8009406:	54c4      	strb	r4, [r0, r3]
 8009408:	3301      	adds	r3, #1
 800940a:	e7f9      	b.n	8009400 <memmove+0x8>
 800940c:	188b      	adds	r3, r1, r2
 800940e:	4298      	cmp	r0, r3
 8009410:	d2f5      	bcs.n	80093fe <memmove+0x6>
 8009412:	3a01      	subs	r2, #1
 8009414:	d200      	bcs.n	8009418 <memmove+0x20>
 8009416:	bd10      	pop	{r4, pc}
 8009418:	5c8b      	ldrb	r3, [r1, r2]
 800941a:	5483      	strb	r3, [r0, r2]
 800941c:	e7f9      	b.n	8009412 <memmove+0x1a>
	...

08009420 <_sbrk_r>:
 8009420:	2300      	movs	r3, #0
 8009422:	b570      	push	{r4, r5, r6, lr}
 8009424:	4d06      	ldr	r5, [pc, #24]	@ (8009440 <_sbrk_r+0x20>)
 8009426:	0004      	movs	r4, r0
 8009428:	0008      	movs	r0, r1
 800942a:	602b      	str	r3, [r5, #0]
 800942c:	f7fa fa6a 	bl	8003904 <_sbrk>
 8009430:	1c43      	adds	r3, r0, #1
 8009432:	d103      	bne.n	800943c <_sbrk_r+0x1c>
 8009434:	682b      	ldr	r3, [r5, #0]
 8009436:	2b00      	cmp	r3, #0
 8009438:	d000      	beq.n	800943c <_sbrk_r+0x1c>
 800943a:	6023      	str	r3, [r4, #0]
 800943c:	bd70      	pop	{r4, r5, r6, pc}
 800943e:	46c0      	nop			@ (mov r8, r8)
 8009440:	200009c8 	.word	0x200009c8

08009444 <memchr>:
 8009444:	b2c9      	uxtb	r1, r1
 8009446:	1882      	adds	r2, r0, r2
 8009448:	4290      	cmp	r0, r2
 800944a:	d101      	bne.n	8009450 <memchr+0xc>
 800944c:	2000      	movs	r0, #0
 800944e:	4770      	bx	lr
 8009450:	7803      	ldrb	r3, [r0, #0]
 8009452:	428b      	cmp	r3, r1
 8009454:	d0fb      	beq.n	800944e <memchr+0xa>
 8009456:	3001      	adds	r0, #1
 8009458:	e7f6      	b.n	8009448 <memchr+0x4>

0800945a <_realloc_r>:
 800945a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800945c:	0006      	movs	r6, r0
 800945e:	000c      	movs	r4, r1
 8009460:	0015      	movs	r5, r2
 8009462:	2900      	cmp	r1, #0
 8009464:	d105      	bne.n	8009472 <_realloc_r+0x18>
 8009466:	0011      	movs	r1, r2
 8009468:	f7ff fc5a 	bl	8008d20 <_malloc_r>
 800946c:	0004      	movs	r4, r0
 800946e:	0020      	movs	r0, r4
 8009470:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009472:	2a00      	cmp	r2, #0
 8009474:	d103      	bne.n	800947e <_realloc_r+0x24>
 8009476:	f7ff fbe7 	bl	8008c48 <_free_r>
 800947a:	2400      	movs	r4, #0
 800947c:	e7f7      	b.n	800946e <_realloc_r+0x14>
 800947e:	f000 f81b 	bl	80094b8 <_malloc_usable_size_r>
 8009482:	0007      	movs	r7, r0
 8009484:	4285      	cmp	r5, r0
 8009486:	d802      	bhi.n	800948e <_realloc_r+0x34>
 8009488:	0843      	lsrs	r3, r0, #1
 800948a:	42ab      	cmp	r3, r5
 800948c:	d3ef      	bcc.n	800946e <_realloc_r+0x14>
 800948e:	0029      	movs	r1, r5
 8009490:	0030      	movs	r0, r6
 8009492:	f7ff fc45 	bl	8008d20 <_malloc_r>
 8009496:	9001      	str	r0, [sp, #4]
 8009498:	2800      	cmp	r0, #0
 800949a:	d0ee      	beq.n	800947a <_realloc_r+0x20>
 800949c:	002a      	movs	r2, r5
 800949e:	42bd      	cmp	r5, r7
 80094a0:	d900      	bls.n	80094a4 <_realloc_r+0x4a>
 80094a2:	003a      	movs	r2, r7
 80094a4:	0021      	movs	r1, r4
 80094a6:	9801      	ldr	r0, [sp, #4]
 80094a8:	f7ff fbc4 	bl	8008c34 <memcpy>
 80094ac:	0021      	movs	r1, r4
 80094ae:	0030      	movs	r0, r6
 80094b0:	f7ff fbca 	bl	8008c48 <_free_r>
 80094b4:	9c01      	ldr	r4, [sp, #4]
 80094b6:	e7da      	b.n	800946e <_realloc_r+0x14>

080094b8 <_malloc_usable_size_r>:
 80094b8:	1f0b      	subs	r3, r1, #4
 80094ba:	681b      	ldr	r3, [r3, #0]
 80094bc:	1f18      	subs	r0, r3, #4
 80094be:	2b00      	cmp	r3, #0
 80094c0:	da01      	bge.n	80094c6 <_malloc_usable_size_r+0xe>
 80094c2:	580b      	ldr	r3, [r1, r0]
 80094c4:	18c0      	adds	r0, r0, r3
 80094c6:	4770      	bx	lr

080094c8 <_init>:
 80094c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80094ca:	46c0      	nop			@ (mov r8, r8)
 80094cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80094ce:	bc08      	pop	{r3}
 80094d0:	469e      	mov	lr, r3
 80094d2:	4770      	bx	lr

080094d4 <_fini>:
 80094d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80094d6:	46c0      	nop			@ (mov r8, r8)
 80094d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80094da:	bc08      	pop	{r3}
 80094dc:	469e      	mov	lr, r3
 80094de:	4770      	bx	lr
