

================================================================
== Vivado HLS Report for 'axis_to_ddr_writer'
================================================================
* Date:           Mon Jun  3 11:35:22 2019

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        AXIS_TO_DDR_WRITER_VGA64_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  346351|  346351|  346351|  346351|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                                    |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name             |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1                            |  346350|  346350|      4618|          -|          -|    75|    no    |
        | + Loop 1.1                         |    4096|    4096|         2|          1|          1|  4096|    yes   |
        | + memcpy.base_ddr_addr.buffer.gep  |     513|     513|         3|          1|          1|   512|    yes   |
        +------------------------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      1|       0|     187|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        4|      -|     566|     766|    -|
|Memory           |        2|      -|       0|       0|    -|
|Multiplexer      |        -|      -|       -|     197|    -|
|Register         |        -|      -|     202|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        6|      1|     768|    1150|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+----------------------------------------+---------+-------+-----+-----+
    |                 Instance                 |                 Module                 | BRAM_18K| DSP48E|  FF | LUT |
    +------------------------------------------+----------------------------------------+---------+-------+-----+-----+
    |axis_to_ddr_writer_base_ddr_addr_m_axi_U  |axis_to_ddr_writer_base_ddr_addr_m_axi  |        4|      0|  566|  766|
    +------------------------------------------+----------------------------------------+---------+-------+-----+-----+
    |Total                                     |                                        |        4|      0|  566|  766|
    +------------------------------------------+----------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +----------+----------------------+---------+---+----+------+-----+------+-------------+
    |  Memory  |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------+----------------------+---------+---+----+------+-----+------+-------------+
    |buffer_U  |axis_to_ddr_writebkb  |        2|  0|   0|   512|   64|     1|        32768|
    +----------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total     |                      |        2|  0|   0|   512|   64|     1|        32768|
    +----------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |tmp_1_fu_221_p2                   |     *    |      1|  0|   6|           3|          19|
    |frame_count                       |     +    |      0|  0|  39|          32|           1|
    |idx_1_fu_243_p2                   |     +    |      0|  0|  15|           7|           1|
    |indvar_flatten_next_fu_283_p2     |     +    |      0|  0|  20|          13|           1|
    |indvar_next_fu_306_p2             |     +    |      0|  0|  17|          10|           1|
    |offset_fu_317_p2                  |     +    |      0|  0|  26|          19|          10|
    |tmp_4_fu_249_p2                   |     +    |      0|  0|  11|           3|           1|
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state8_io                |    and   |      0|  0|   2|           1|           1|
    |exitcond1_fu_300_p2               |   icmp   |      0|  0|  13|          10|          11|
    |exitcond_flatten_fu_277_p2        |   icmp   |      0|  0|  13|          13|          14|
    |exitcond_fu_237_p2                |   icmp   |      0|  0|  11|           7|           7|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      1|  0| 187|         127|          76|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  50|         11|    1|         11|
    |ap_enable_reg_pp0_iter1               |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1               |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2               |   9|          2|    1|          2|
    |ap_sig_ioackin_base_ddr_addr_AWREADY  |   9|          2|    1|          2|
    |ap_sig_ioackin_base_ddr_addr_WREADY   |   9|          2|    1|          2|
    |base_ddr_addr_blk_n_AW                |   9|          2|    1|          2|
    |base_ddr_addr_blk_n_B                 |   9|          2|    1|          2|
    |base_ddr_addr_blk_n_W                 |   9|          2|    1|          2|
    |frame_index_V                         |   9|          2|    3|          6|
    |idx_reg_179                           |   9|          2|    7|         14|
    |indvar_flatten_reg_190                |   9|          2|   13|         26|
    |indvar_reg_201                        |   9|          2|   10|         20|
    |inputStream_V_0_state                 |  15|          3|    2|          6|
    |inputStream_V_TDATA_blk_n             |   9|          2|    1|          2|
    |offset1_reg_169                       |   9|          2|   19|         38|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 197|         43|   64|        140|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                             |  10|   0|   10|          0|
    |ap_enable_reg_pp0_iter0               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2               |   1|   0|    1|          0|
    |ap_reg_ioackin_base_ddr_addr_AWREADY  |   1|   0|    1|          0|
    |ap_reg_ioackin_base_ddr_addr_WREADY   |   1|   0|    1|          0|
    |buffer_load_reg_371                   |  64|   0|   64|          0|
    |exitcond1_reg_357                     |   1|   0|    1|          0|
    |exitcond1_reg_357_pp1_iter1_reg       |   1|   0|    1|          0|
    |exitcond_flatten_reg_342              |   1|   0|    1|          0|
    |frame_count_inner                     |  32|   0|   32|          0|
    |frame_index_V_preg                    |   3|   0|    3|          0|
    |idx_1_reg_337                         |   7|   0|    7|          0|
    |idx_reg_179                           |   7|   0|    7|          0|
    |indvar_flatten_reg_190                |  13|   0|   13|          0|
    |indvar_reg_201                        |  10|   0|   10|          0|
    |inner_index_V                         |   3|   0|    3|          0|
    |inner_index_V_load_reg_323            |   3|   0|    3|          0|
    |inputStream_V_0_state                 |   2|   0|    2|          0|
    |offset1_reg_169                       |  19|   0|   19|          0|
    |offset_reg_376                        |  19|   0|   19|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 202|   0|  202|          0|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+--------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+------------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                        |  in |    1| ap_ctrl_hs | axis_to_ddr_writer | return value |
|ap_rst_n                      |  in |    1| ap_ctrl_hs | axis_to_ddr_writer | return value |
|ap_start                      |  in |    1| ap_ctrl_hs | axis_to_ddr_writer | return value |
|ap_done                       | out |    1| ap_ctrl_hs | axis_to_ddr_writer | return value |
|ap_idle                       | out |    1| ap_ctrl_hs | axis_to_ddr_writer | return value |
|ap_ready                      | out |    1| ap_ctrl_hs | axis_to_ddr_writer | return value |
|inputStream_V_TDATA           |  in |    8|    axis    |    inputStream_V   |    pointer   |
|inputStream_V_TVALID          |  in |    1|    axis    |    inputStream_V   |    pointer   |
|inputStream_V_TREADY          | out |    1|    axis    |    inputStream_V   |    pointer   |
|m_axi_base_ddr_addr_AWVALID   | out |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_AWREADY   |  in |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_AWADDR    | out |   32|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_AWID      | out |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_AWLEN     | out |    8|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_AWSIZE    | out |    3|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_AWBURST   | out |    2|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_AWLOCK    | out |    2|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_AWCACHE   | out |    4|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_AWPROT    | out |    3|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_AWQOS     | out |    4|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_AWREGION  | out |    4|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_AWUSER    | out |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_WVALID    | out |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_WREADY    |  in |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_WDATA     | out |   64|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_WSTRB     | out |    8|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_WLAST     | out |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_WID       | out |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_WUSER     | out |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_ARVALID   | out |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_ARREADY   |  in |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_ARADDR    | out |   32|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_ARID      | out |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_ARLEN     | out |    8|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_ARSIZE    | out |    3|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_ARBURST   | out |    2|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_ARLOCK    | out |    2|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_ARCACHE   | out |    4|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_ARPROT    | out |    3|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_ARQOS     | out |    4|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_ARREGION  | out |    4|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_ARUSER    | out |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_RVALID    |  in |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_RREADY    | out |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_RDATA     |  in |   64|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_RLAST     |  in |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_RID       |  in |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_RUSER     |  in |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_RRESP     |  in |    2|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_BVALID    |  in |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_BREADY    | out |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_BRESP     |  in |    2|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_BID       |  in |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_BUSER     |  in |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|frame_index_V                 | out |    3|   ap_none  |    frame_index_V   |    pointer   |
|frame_count                   | out |   32|   ap_none  |     frame_count    |    pointer   |
+------------------------------+-----+-----+------------+--------------------+--------------+

