module top ports(
    clk: in clock,
    rst: in async bool,

    sync(clk, async rst) {
        x: in uint(8),
        y: out uint(8),
        z: out uint(8),
    }

    match (false) {
        true => { a: in async bool, }
        false => { b: in async bool, }
    }
) {
    comb {
        y = x;
    }

    reg out z = 0;
    clocked(clk, async rst) {
        z = x;
    }
}
