<stg><name>myproject_axi</name>


<trans_list>

<trans id="34" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="35" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="36" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="37" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="39" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="40" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="64">
<![CDATA[
codeRepl:0  %is_last_0_i_loc_c = alloca i1, align 1

]]></Node>
<StgValue><ssdm name="is_last_0_i_loc_c"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:7  %in_local_V_data_0_V = alloca i32, align 4

]]></Node>
<StgValue><ssdm name="in_local_V_data_0_V"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:10  %out_local_V_data_0_V = alloca i32, align 4

]]></Node>
<StgValue><ssdm name="out_local_V_data_0_V"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="12" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="32" op_3_bw="32" op_4_bw="1">
<![CDATA[
codeRepl:18  call fastcc void @Loop_1_proc574(i1* %in_last_V, i32* %in_local_V_data_0_V, float* %in_data, i1* %is_last_0_i_loc_c)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="13" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="32" op_3_bw="32" op_4_bw="1">
<![CDATA[
codeRepl:18  call fastcc void @Loop_1_proc574(i1* %in_last_V, i32* %in_local_V_data_0_V, float* %in_data, i1* %is_last_0_i_loc_c)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="14" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="238" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="32" op_86_bw="32" op_87_bw="32" op_88_bw="32" op_89_bw="32" op_90_bw="32" op_91_bw="32" op_92_bw="32" op_93_bw="32" op_94_bw="32" op_95_bw="32" op_96_bw="32" op_97_bw="32" op_98_bw="32" op_99_bw="32" op_100_bw="32" op_101_bw="32" op_102_bw="32" op_103_bw="32" op_104_bw="32" op_105_bw="32" op_106_bw="32" op_107_bw="32" op_108_bw="32" op_109_bw="32" op_110_bw="32" op_111_bw="32" op_112_bw="32" op_113_bw="32" op_114_bw="32" op_115_bw="32" op_116_bw="32" op_117_bw="32" op_118_bw="32" op_119_bw="113" op_120_bw="32" op_121_bw="32" op_122_bw="32" op_123_bw="32" op_124_bw="32" op_125_bw="32" op_126_bw="32" op_127_bw="32" op_128_bw="32" op_129_bw="32" op_130_bw="32" op_131_bw="32" op_132_bw="32" op_133_bw="32" op_134_bw="32" op_135_bw="32" op_136_bw="32" op_137_bw="32" op_138_bw="32" op_139_bw="32" op_140_bw="32" op_141_bw="32" op_142_bw="32" op_143_bw="32" op_144_bw="32" op_145_bw="32" op_146_bw="32" op_147_bw="32" op_148_bw="32" op_149_bw="32" op_150_bw="32" op_151_bw="32" op_152_bw="32" op_153_bw="32" op_154_bw="32" op_155_bw="32" op_156_bw="32" op_157_bw="32" op_158_bw="32" op_159_bw="32" op_160_bw="32" op_161_bw="32" op_162_bw="32" op_163_bw="32" op_164_bw="32" op_165_bw="32" op_166_bw="32" op_167_bw="32" op_168_bw="32" op_169_bw="32" op_170_bw="32" op_171_bw="32" op_172_bw="32" op_173_bw="32" op_174_bw="32" op_175_bw="32" op_176_bw="32" op_177_bw="32" op_178_bw="32" op_179_bw="32" op_180_bw="32" op_181_bw="32" op_182_bw="32" op_183_bw="32" op_184_bw="32" op_185_bw="32" op_186_bw="32" op_187_bw="32" op_188_bw="32" op_189_bw="32" op_190_bw="32" op_191_bw="32" op_192_bw="113" op_193_bw="32" op_194_bw="32" op_195_bw="32" op_196_bw="32" op_197_bw="32" op_198_bw="32" op_199_bw="32" op_200_bw="32" op_201_bw="32" op_202_bw="32" op_203_bw="32" op_204_bw="32" op_205_bw="32" op_206_bw="32" op_207_bw="32" op_208_bw="32" op_209_bw="32" op_210_bw="32" op_211_bw="32" op_212_bw="32" op_213_bw="32" op_214_bw="32" op_215_bw="32" op_216_bw="32" op_217_bw="32" op_218_bw="32" op_219_bw="32" op_220_bw="32" op_221_bw="32" op_222_bw="32" op_223_bw="32" op_224_bw="32" op_225_bw="32" op_226_bw="32" op_227_bw="32" op_228_bw="32" op_229_bw="32" op_230_bw="32" op_231_bw="32" op_232_bw="32" op_233_bw="32" op_234_bw="32" op_235_bw="32" op_236_bw="32" op_237_bw="32" op_238_bw="32" op_239_bw="32" op_240_bw="32" op_241_bw="32" op_242_bw="32" op_243_bw="32" op_244_bw="32" op_245_bw="32" op_246_bw="32" op_247_bw="32" op_248_bw="32" op_249_bw="32" op_250_bw="32" op_251_bw="32" op_252_bw="32" op_253_bw="32" op_254_bw="32" op_255_bw="32" op_256_bw="32" op_257_bw="113" op_258_bw="32" op_259_bw="32" op_260_bw="32" op_261_bw="32" op_262_bw="32" op_263_bw="32" op_264_bw="32" op_265_bw="32" op_266_bw="32" op_267_bw="32" op_268_bw="32" op_269_bw="32" op_270_bw="32" op_271_bw="32" op_272_bw="32" op_273_bw="32" op_274_bw="32" op_275_bw="32" op_276_bw="32" op_277_bw="32" op_278_bw="32" op_279_bw="32" op_280_bw="32" op_281_bw="32" op_282_bw="32" op_283_bw="32" op_284_bw="32" op_285_bw="32" op_286_bw="32" op_287_bw="32" op_288_bw="32" op_289_bw="32" op_290_bw="32" op_291_bw="32" op_292_bw="32" op_293_bw="32" op_294_bw="32" op_295_bw="32" op_296_bw="32" op_297_bw="32" op_298_bw="32" op_299_bw="32" op_300_bw="32" op_301_bw="32" op_302_bw="32" op_303_bw="32" op_304_bw="32" op_305_bw="32" op_306_bw="113" op_307_bw="32" op_308_bw="32" op_309_bw="32" op_310_bw="32" op_311_bw="32" op_312_bw="32" op_313_bw="32" op_314_bw="32" op_315_bw="32" op_316_bw="32" op_317_bw="32" op_318_bw="32" op_319_bw="32" op_320_bw="32" op_321_bw="32" op_322_bw="32" op_323_bw="32" op_324_bw="32" op_325_bw="32" op_326_bw="32" op_327_bw="32" op_328_bw="32" op_329_bw="32" op_330_bw="32" op_331_bw="32" op_332_bw="32" op_333_bw="32" op_334_bw="32" op_335_bw="32" op_336_bw="32" op_337_bw="32" op_338_bw="32" op_339_bw="32" op_340_bw="32" op_341_bw="32" op_342_bw="32" op_343_bw="32" op_344_bw="32" op_345_bw="32" op_346_bw="32" op_347_bw="32" op_348_bw="32" op_349_bw="32" op_350_bw="32" op_351_bw="32" op_352_bw="32" op_353_bw="32" op_354_bw="32" op_355_bw="241" op_356_bw="32" op_357_bw="32" op_358_bw="32" op_359_bw="32" op_360_bw="32" op_361_bw="32" op_362_bw="32" op_363_bw="32" op_364_bw="32" op_365_bw="32" op_366_bw="32" op_367_bw="32" op_368_bw="32" op_369_bw="32" op_370_bw="32" op_371_bw="32" op_372_bw="32" op_373_bw="32" op_374_bw="32" op_375_bw="32" op_376_bw="32" op_377_bw="32" op_378_bw="32" op_379_bw="32" op_380_bw="32" op_381_bw="32" op_382_bw="32" op_383_bw="32" op_384_bw="32" op_385_bw="32" op_386_bw="32" op_387_bw="32" op_388_bw="32" op_389_bw="32" op_390_bw="32" op_391_bw="32" op_392_bw="32" op_393_bw="32" op_394_bw="32" op_395_bw="32" op_396_bw="32" op_397_bw="32" op_398_bw="32" op_399_bw="32" op_400_bw="32" op_401_bw="32" op_402_bw="32" op_403_bw="32" op_404_bw="32" op_405_bw="32" op_406_bw="32" op_407_bw="32" op_408_bw="32" op_409_bw="32" op_410_bw="32" op_411_bw="32" op_412_bw="32" op_413_bw="32" op_414_bw="32" op_415_bw="32" op_416_bw="32" op_417_bw="32" op_418_bw="32" op_419_bw="32" op_420_bw="32" op_421_bw="32" op_422_bw="32" op_423_bw="32" op_424_bw="32" op_425_bw="32" op_426_bw="32" op_427_bw="32" op_428_bw="32" op_429_bw="32" op_430_bw="32" op_431_bw="32" op_432_bw="32" op_433_bw="32" op_434_bw="32" op_435_bw="32" op_436_bw="32" op_437_bw="32" op_438_bw="32" op_439_bw="32" op_440_bw="17" op_441_bw="32" op_442_bw="32" op_443_bw="32" op_444_bw="32" op_445_bw="32" op_446_bw="32" op_447_bw="32" op_448_bw="32" op_449_bw="32" op_450_bw="32" op_451_bw="32" op_452_bw="32" op_453_bw="32" op_454_bw="32" op_455_bw="32" op_456_bw="32" op_457_bw="32" op_458_bw="32" op_459_bw="32" op_460_bw="32" op_461_bw="0" op_462_bw="0">
<![CDATA[
codeRepl:19  call fastcc void @myproject(i32* %in_local_V_data_0_V, i32* %out_local_V_data_0_V)

]]></Node>
<StgValue><ssdm name="call_ln33"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="15" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="238" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="32" op_86_bw="32" op_87_bw="32" op_88_bw="32" op_89_bw="32" op_90_bw="32" op_91_bw="32" op_92_bw="32" op_93_bw="32" op_94_bw="32" op_95_bw="32" op_96_bw="32" op_97_bw="32" op_98_bw="32" op_99_bw="32" op_100_bw="32" op_101_bw="32" op_102_bw="32" op_103_bw="32" op_104_bw="32" op_105_bw="32" op_106_bw="32" op_107_bw="32" op_108_bw="32" op_109_bw="32" op_110_bw="32" op_111_bw="32" op_112_bw="32" op_113_bw="32" op_114_bw="32" op_115_bw="32" op_116_bw="32" op_117_bw="32" op_118_bw="32" op_119_bw="113" op_120_bw="32" op_121_bw="32" op_122_bw="32" op_123_bw="32" op_124_bw="32" op_125_bw="32" op_126_bw="32" op_127_bw="32" op_128_bw="32" op_129_bw="32" op_130_bw="32" op_131_bw="32" op_132_bw="32" op_133_bw="32" op_134_bw="32" op_135_bw="32" op_136_bw="32" op_137_bw="32" op_138_bw="32" op_139_bw="32" op_140_bw="32" op_141_bw="32" op_142_bw="32" op_143_bw="32" op_144_bw="32" op_145_bw="32" op_146_bw="32" op_147_bw="32" op_148_bw="32" op_149_bw="32" op_150_bw="32" op_151_bw="32" op_152_bw="32" op_153_bw="32" op_154_bw="32" op_155_bw="32" op_156_bw="32" op_157_bw="32" op_158_bw="32" op_159_bw="32" op_160_bw="32" op_161_bw="32" op_162_bw="32" op_163_bw="32" op_164_bw="32" op_165_bw="32" op_166_bw="32" op_167_bw="32" op_168_bw="32" op_169_bw="32" op_170_bw="32" op_171_bw="32" op_172_bw="32" op_173_bw="32" op_174_bw="32" op_175_bw="32" op_176_bw="32" op_177_bw="32" op_178_bw="32" op_179_bw="32" op_180_bw="32" op_181_bw="32" op_182_bw="32" op_183_bw="32" op_184_bw="32" op_185_bw="32" op_186_bw="32" op_187_bw="32" op_188_bw="32" op_189_bw="32" op_190_bw="32" op_191_bw="32" op_192_bw="113" op_193_bw="32" op_194_bw="32" op_195_bw="32" op_196_bw="32" op_197_bw="32" op_198_bw="32" op_199_bw="32" op_200_bw="32" op_201_bw="32" op_202_bw="32" op_203_bw="32" op_204_bw="32" op_205_bw="32" op_206_bw="32" op_207_bw="32" op_208_bw="32" op_209_bw="32" op_210_bw="32" op_211_bw="32" op_212_bw="32" op_213_bw="32" op_214_bw="32" op_215_bw="32" op_216_bw="32" op_217_bw="32" op_218_bw="32" op_219_bw="32" op_220_bw="32" op_221_bw="32" op_222_bw="32" op_223_bw="32" op_224_bw="32" op_225_bw="32" op_226_bw="32" op_227_bw="32" op_228_bw="32" op_229_bw="32" op_230_bw="32" op_231_bw="32" op_232_bw="32" op_233_bw="32" op_234_bw="32" op_235_bw="32" op_236_bw="32" op_237_bw="32" op_238_bw="32" op_239_bw="32" op_240_bw="32" op_241_bw="32" op_242_bw="32" op_243_bw="32" op_244_bw="32" op_245_bw="32" op_246_bw="32" op_247_bw="32" op_248_bw="32" op_249_bw="32" op_250_bw="32" op_251_bw="32" op_252_bw="32" op_253_bw="32" op_254_bw="32" op_255_bw="32" op_256_bw="32" op_257_bw="113" op_258_bw="32" op_259_bw="32" op_260_bw="32" op_261_bw="32" op_262_bw="32" op_263_bw="32" op_264_bw="32" op_265_bw="32" op_266_bw="32" op_267_bw="32" op_268_bw="32" op_269_bw="32" op_270_bw="32" op_271_bw="32" op_272_bw="32" op_273_bw="32" op_274_bw="32" op_275_bw="32" op_276_bw="32" op_277_bw="32" op_278_bw="32" op_279_bw="32" op_280_bw="32" op_281_bw="32" op_282_bw="32" op_283_bw="32" op_284_bw="32" op_285_bw="32" op_286_bw="32" op_287_bw="32" op_288_bw="32" op_289_bw="32" op_290_bw="32" op_291_bw="32" op_292_bw="32" op_293_bw="32" op_294_bw="32" op_295_bw="32" op_296_bw="32" op_297_bw="32" op_298_bw="32" op_299_bw="32" op_300_bw="32" op_301_bw="32" op_302_bw="32" op_303_bw="32" op_304_bw="32" op_305_bw="32" op_306_bw="113" op_307_bw="32" op_308_bw="32" op_309_bw="32" op_310_bw="32" op_311_bw="32" op_312_bw="32" op_313_bw="32" op_314_bw="32" op_315_bw="32" op_316_bw="32" op_317_bw="32" op_318_bw="32" op_319_bw="32" op_320_bw="32" op_321_bw="32" op_322_bw="32" op_323_bw="32" op_324_bw="32" op_325_bw="32" op_326_bw="32" op_327_bw="32" op_328_bw="32" op_329_bw="32" op_330_bw="32" op_331_bw="32" op_332_bw="32" op_333_bw="32" op_334_bw="32" op_335_bw="32" op_336_bw="32" op_337_bw="32" op_338_bw="32" op_339_bw="32" op_340_bw="32" op_341_bw="32" op_342_bw="32" op_343_bw="32" op_344_bw="32" op_345_bw="32" op_346_bw="32" op_347_bw="32" op_348_bw="32" op_349_bw="32" op_350_bw="32" op_351_bw="32" op_352_bw="32" op_353_bw="32" op_354_bw="32" op_355_bw="241" op_356_bw="32" op_357_bw="32" op_358_bw="32" op_359_bw="32" op_360_bw="32" op_361_bw="32" op_362_bw="32" op_363_bw="32" op_364_bw="32" op_365_bw="32" op_366_bw="32" op_367_bw="32" op_368_bw="32" op_369_bw="32" op_370_bw="32" op_371_bw="32" op_372_bw="32" op_373_bw="32" op_374_bw="32" op_375_bw="32" op_376_bw="32" op_377_bw="32" op_378_bw="32" op_379_bw="32" op_380_bw="32" op_381_bw="32" op_382_bw="32" op_383_bw="32" op_384_bw="32" op_385_bw="32" op_386_bw="32" op_387_bw="32" op_388_bw="32" op_389_bw="32" op_390_bw="32" op_391_bw="32" op_392_bw="32" op_393_bw="32" op_394_bw="32" op_395_bw="32" op_396_bw="32" op_397_bw="32" op_398_bw="32" op_399_bw="32" op_400_bw="32" op_401_bw="32" op_402_bw="32" op_403_bw="32" op_404_bw="32" op_405_bw="32" op_406_bw="32" op_407_bw="32" op_408_bw="32" op_409_bw="32" op_410_bw="32" op_411_bw="32" op_412_bw="32" op_413_bw="32" op_414_bw="32" op_415_bw="32" op_416_bw="32" op_417_bw="32" op_418_bw="32" op_419_bw="32" op_420_bw="32" op_421_bw="32" op_422_bw="32" op_423_bw="32" op_424_bw="32" op_425_bw="32" op_426_bw="32" op_427_bw="32" op_428_bw="32" op_429_bw="32" op_430_bw="32" op_431_bw="32" op_432_bw="32" op_433_bw="32" op_434_bw="32" op_435_bw="32" op_436_bw="32" op_437_bw="32" op_438_bw="32" op_439_bw="32" op_440_bw="17" op_441_bw="32" op_442_bw="32" op_443_bw="32" op_444_bw="32" op_445_bw="32" op_446_bw="32" op_447_bw="32" op_448_bw="32" op_449_bw="32" op_450_bw="32" op_451_bw="32" op_452_bw="32" op_453_bw="32" op_454_bw="32" op_455_bw="32" op_456_bw="32" op_457_bw="32" op_458_bw="32" op_459_bw="32" op_460_bw="32" op_461_bw="0" op_462_bw="0">
<![CDATA[
codeRepl:19  call fastcc void @myproject(i32* %in_local_V_data_0_V, i32* %out_local_V_data_0_V)

]]></Node>
<StgValue><ssdm name="call_ln33"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="16" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="32" op_4_bw="1" op_5_bw="0" op_6_bw="0">
<![CDATA[
codeRepl:20  call fastcc void @Loop_2_proc(float* %out_data, i1* %out_last_V, i32* %out_local_V_data_0_V, i1* %is_last_0_i_loc_c)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="17" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="32" op_4_bw="1" op_5_bw="0" op_6_bw="0">
<![CDATA[
codeRepl:20  call fastcc void @Loop_2_proc(float* %out_data, i1* %out_last_V, i32* %out_local_V_data_0_V, i1* %is_last_0_i_loc_c)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="18" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
codeRepl:1  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specdataflowpipeline_ln11"/></StgValue>
</operation>

<operation id="19" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl:2  call void (...)* @_ssdm_op_SpecBitsMap(float* %in_data), !map !255

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="20" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_last_V), !map !261

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="21" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl:4  call void (...)* @_ssdm_op_SpecBitsMap(float* %out_data), !map !265

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="22" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:5  call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_last_V), !map !269

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="23" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
codeRepl:6  call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @myproject_axi_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="24" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
codeRepl:8  %empty = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @in_local_OC_V_OC_data_LF_0_NF_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1024, i32 1024, i32* %in_local_V_data_0_V, i32* %in_local_V_data_0_V)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="25" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:9  call void (...)* @_ssdm_op_SpecInterface(i32* %in_local_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="26" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
codeRepl:11  %empty_123 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @out_local_OC_V_OC_data_LF_0_NF_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1024, i32 1024, i32* %out_local_V_data_0_V, i32* %out_local_V_data_0_V)

]]></Node>
<StgValue><ssdm name="empty_123"/></StgValue>
</operation>

<operation id="27" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:12  call void (...)* @_ssdm_op_SpecInterface(i32* %out_local_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="28" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="0" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="0" op_17_bw="0">
<![CDATA[
codeRepl:13  call void (...)* @_ssdm_op_SpecInterface(float* %in_data, i1* %in_last_V, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name="specinterface_ln8"/></StgValue>
</operation>

<operation id="29" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="0" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="0" op_17_bw="0">
<![CDATA[
codeRepl:14  call void (...)* @_ssdm_op_SpecInterface(float* %out_data, i1* %out_last_V, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name="specinterface_ln9"/></StgValue>
</operation>

<operation id="30" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:15  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln10"/></StgValue>
</operation>

<operation id="31" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
codeRepl:16  %empty_124 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @is_last_OC_0_OC_i_OC_loc_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 3, i32 0, i1* %is_last_0_i_loc_c, i1* %is_last_0_i_loc_c)

]]></Node>
<StgValue><ssdm name="empty_124"/></StgValue>
</operation>

<operation id="32" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:17  call void (...)* @_ssdm_op_SpecInterface(i1* %is_last_0_i_loc_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="33" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="0">
<![CDATA[
codeRepl:21  ret void

]]></Node>
<StgValue><ssdm name="ret_ln42"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
