INFO     : Efinix FPGA Synthesis.
INFO     : Version: 2024.1.163
INFO     : Compiled: Jun 25 2024.
INFO     : 
INFO     : Copyright (C) 2013 - 2024 Efinix, Inc. All rights reserved.

INFO     : Reading project database "C:/Efinity/Embedded/Lab7/Lab5.xml"
INFO     : Analyzing Verilog file 'C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v' [VERI-1482]
INFO     : C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v(8): compiling module 'EFX_IBUF' [VERI-1018]
INFO     : C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v(16): compiling module 'EFX_OBUF' [VERI-1018]
INFO     : C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v(23): compiling module 'EFX_IO_BUF' [VERI-1018]
INFO     : C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v(33): compiling module 'EFX_CLKOUT' [VERI-1018]
INFO     : C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v(41): compiling module 'EFX_IREG' [VERI-1018]
INFO     : C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v(51): compiling module 'EFX_OREG' [VERI-1018]
INFO     : C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v(60): compiling module 'EFX_IOREG' [VERI-1018]
INFO     : C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v(75): compiling module 'EFX_IDDIO' [VERI-1018]
INFO     : C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v(87): compiling module 'EFX_ODDIO' [VERI-1018]
INFO     : C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v(99): compiling module 'EFX_GPIO_V1' [VERI-1018]
INFO     : C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v(124): compiling module 'EFX_GPIO_V2' [VERI-1018]
INFO     : C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v(149): compiling module 'EFX_GPIO_V3' [VERI-1018]
INFO     : C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v(187): compiling module 'EFX_PLL_V1' [VERI-1018]
INFO     : C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v(206): compiling module 'EFX_PLL_V2' [VERI-1018]
INFO     : C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v(232): compiling module 'EFX_PLL_V3' [VERI-1018]
INFO     : C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v(267): compiling module 'EFX_OSC_V1' [VERI-1018]
INFO     : Reading project database "C:/Efinity/Embedded/Lab7/Lab5.xml"
INFO     : ***** Beginning Analysis ... *****
INFO     : default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" [VHDL-1504]
INFO     : Analyzing Verilog file 'C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v' [VERI-1482]
INFO     : Analyzing Verilog file 'C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v' [VERI-1482]
INFO     : Analyzing Verilog file 'C:\Efinity\Embedded\Lab7\top.v' [VERI-1482]
WARNING  : C:\Efinity\Embedded\Lab7\top.v(74): redeclaration of ANSI port 'select' is not allowed [VERI-1372]
INFO     : C:\Efinity\Embedded\Lab7\top.v(122): undeclared symbol 'jtag_inst2_DRCK', assumed default net type 'wire' [VERI-2561]
INFO     : C:\Efinity\Embedded\Lab7\top.v(124): undeclared symbol 'jtag_inst2_RUNTEST', assumed default net type 'wire' [VERI-2561]
INFO     : C:\Efinity\Embedded\Lab7\top.v(129): undeclared symbol 'jtag_inst2_TMS', assumed default net type 'wire' [VERI-2561]
INFO     : Analyzing Verilog file 'C:\Efinity\Embedded\Lab7\axi4_lite.v' [VERI-1482]
INFO     : Analyzing Verilog file 'C:\Efinity\Embedded\Lab7\debug_top.v' [VERI-1482]
INFO     : C:\Efinity\Embedded\Lab7\debug_top.v(5993): undeclared symbol 'la_capture_mask', assumed default net type 'wire' [VERI-2561]
INFO     : C:\Efinity\Embedded\Lab7\debug_top.v(6351): undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' [VERI-2561]
INFO     : C:\Efinity\Embedded\Lab7\debug_top.v(6352): undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' [VERI-2561]
INFO     : Analyzing Verilog file 'C:/Efinity/Embedded/Lab7\ip/soc\soc.v' [VERI-1482]
INFO     : Analysis took 0.112466 seconds.
INFO     : 	Analysis took 0.109375 seconds (approximately) in total CPU time.
INFO     : Analysis virtual memory usage: begin = 55.08 MB, end = 62.052 MB, delta = 6.972 MB
INFO     : 	Analysis peak virtual memory usage = 62.052 MB
INFO     : Analysis resident set memory usage: begin = 58.16 MB, end = 66.856 MB, delta = 8.696 MB
INFO     : 	Analysis peak resident set memory usage = 66.86 MB
INFO     : ***** Ending Analysis ... *****
INFO     : ***** Beginning Elaboration ... *****
WARNING  : C:\Efinity\Embedded\Lab7\top.v(173): port 'select' remains unconnected for this instance [VERI-1927]
WARNING  : C:\Efinity\Embedded\Lab7\top.v(260): port 'io_apbSlave_0_PADDR' remains unconnected for this instance [VERI-1927]
WARNING  : C:\Efinity\Embedded\Lab7\top.v(260): port 'io_apbSlave_0_PRDATA' is not connected on this instance [VERI-2435]
INFO     : C:\Efinity\Embedded\Lab7\top.v(20): compiling module 'top_soc' [VERI-1018]
WARNING  : C:\Efinity\Embedded\Lab7\debug_top.v(149): port 'probe10' remains unconnected for this instance [VERI-1927]
INFO     : C:\Efinity\Embedded\Lab7\debug_top.v(10): compiling module 'edb_top' [VERI-1018]
INFO     : C:\Efinity\Embedded\Lab7\debug_top.v(2114): compiling module 'edb_la_top_renamed_due_excessive_length_1' [VERI-1018]
WARNING  : C:\Efinity\Embedded\Lab7\debug_top.v(5210): expression size 256 truncated to fit in target size 64 [VERI-1209]
INFO     : C:\Efinity\Embedded\Lab7\debug_top.v(379): compiling module 'edb_adbg_crc32' [VERI-1018]
INFO     : C:\Efinity\Embedded\Lab7\debug_top.v(7074): compiling module 'compare_unit(WIDTH=11'b0100,PIPE=1)' [VERI-1018]
INFO     : C:\Efinity\Embedded\Lab7\debug_top.v(7074): compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' [VERI-1018]
INFO     : C:\Efinity\Embedded\Lab7\debug_top.v(7279): compiling module 'trigger_unit(WIDTH=32'b01010,PIPE=1)' [VERI-1018]
INFO     : C:\Efinity\Embedded\Lab7\debug_top.v(6428): compiling module 'la_biu(CAPTURE_WIDTH=32'b011001)' [VERI-1018]
INFO     : C:\Efinity\Embedded\Lab7\debug_top.v(6170): compiling module 'fifo_with_read(DATA_WIDTH=32'b011010)' [VERI-1018]
INFO     : C:\Efinity\Embedded\Lab7\debug_top.v(6120): compiling module 'fifo_address_trancode_unit' [VERI-1018]
INFO     : C:\Efinity\Embedded\Lab7\debug_top.v(2024): compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011010,ADDR_WIDTH=10,RAM_INIT_FILE="")' [VERI-1018]
INFO     : C:\Efinity\Embedded\Lab7\debug_top.v(2039): extracting RAM for identifier 'ram' [VERI-2571]
INFO     : C:\Efinity\Embedded\Lab7\debug_top.v(587): compiling module 'edb_vio_top_renamed_due_excessive_length_2' [VERI-1018]
INFO     : C:\Efinity\Embedded\Lab7\debug_top.v(1146): compiling module 'vio_core(INT_WIDTH=0,OUT_WIDTH=9,PROBE_OUT_INIT_VAL=9'b0,UUID=128'b10000011000001101010101000000001000001101010000101000110010110001000000101100110101100010010101000001110000011100101010000110001)' [VERI-1018]
WARNING  : C:\Efinity\Embedded\Lab7\debug_top.v(1314): net 'probe_in_sync[0]' does not have a driver [VDB-1002]
WARNING  : C:\Efinity\Embedded\Lab7\debug_top.v(1884): net 'probe_in_sync_2d[0][15]' does not have a driver [VDB-1002]
INFO     : C:\Efinity\Embedded\Lab7\debug_top.v(457): compiling module 'debug_hub' [VERI-1018]
WARNING  : C:\Efinity\Embedded\Lab7\debug_top.v(119): input port 'probe10[0]' remains unconnected for this instance [VDB-1053]
INFO     : C:\Efinity\Embedded\Lab7\axi4_lite.v(4): compiling module 'axi4_lite' [VERI-1018]
WARNING  : C:\Efinity\Embedded\Lab7\axi4_lite.v(408): expression size 32 truncated to fit in target size 1 [VERI-1209]
WARNING  : C:\Efinity\Embedded\Lab7\top.v(152): actual bit length 32 differs from formal bit length 4 for port 'S_AXI_AWADDR' [VERI-1330]
WARNING  : C:\Efinity\Embedded\Lab7\top.v(163): actual bit length 32 differs from formal bit length 4 for port 'S_AXI_ARADDR' [VERI-1330]
INFO     : C:/Efinity/Embedded/Lab7\ip/soc\soc.v(49): compiling module 'soc' [VERI-1018]
INFO     : C:/Efinity/Embedded/Lab7\ip/soc\soc.v(214): compiling module 'EfxSapphireSoc_c738d0e3dbf04358be6fed819c809706' [VERI-1018]
INFO     : C:/Efinity/Embedded/Lab7\ip/soc\soc.v(11030): compiling module 'BufferCC_c738d0e3dbf04358be6fed819c809706' [VERI-1018]
INFO     : C:/Efinity/Embedded/Lab7\ip/soc\soc.v(11006): compiling module 'BufferCC_1_c738d0e3dbf04358be6fed819c809706' [VERI-1018]
INFO     : C:/Efinity/Embedded/Lab7\ip/soc\soc.v(6487): compiling module 'VexRiscv_c738d0e3dbf04358be6fed819c809706' [VERI-1018]
INFO     : C:/Efinity/Embedded/Lab7\ip/soc\soc.v(7626): extracting RAM for identifier 'RegFilePlugin_regFile' [VERI-2571]
INFO     : C:/Efinity/Embedded/Lab7\ip/soc\soc.v(12627): compiling module 'StreamFifoLowLatency_c738d0e3dbf04358be6fed819c809706' [VERI-1018]
INFO     : C:/Efinity/Embedded/Lab7\ip/soc\soc.v(13394): compiling module 'EfxCPUSp1_c738d0e3dbf04358be6fed819c809706' [VERI-1018]
INFO     : C:/Efinity/Embedded/Lab7\ip/soc\soc.v(13465): compiling module 'EfxCPUSp2_c738d0e3dbf04358be6fed819c809706' [VERI-1018]
WARNING  : C:/Efinity/Embedded/Lab7\ip/soc\soc.v(7112): net 'IBusSimplePlugin_rspJoin_fetchRsp_isRvc' does not have a driver [VDB-1002]
WARNING  : C:/Efinity/Embedded/Lab7\ip/soc\soc.v(7201): net 'CsrPlugin_mtvec_mode[1]' does not have a driver [VDB-1002]
INFO     : C:/Efinity/Embedded/Lab7\ip/soc\soc.v(6468): compiling module 'BufferCC_2_c738d0e3dbf04358be6fed819c809706' [VERI-1018]
INFO     : C:/Efinity/Embedded/Lab7\ip/soc\soc.v(6257): compiling module 'JtagBridgeNoTap_c738d0e3dbf04358be6fed819c809706' [VERI-1018]
INFO     : C:/Efinity/Embedded/Lab7\ip/soc\soc.v(12555): compiling module 'FlowCCByToggle_c738d0e3dbf04358be6fed819c809706' [VERI-1018]
WARNING  : C:/Efinity/Embedded/Lab7\ip/soc\soc.v(12588): system function call 'urandom' is not supported [VERI-1141]
WARNING  : C:/Efinity/Embedded/Lab7\ip/soc\soc.v(12589): system function call 'urandom' is not supported [VERI-1141]
INFO     : C:/Efinity/Embedded/Lab7\ip/soc\soc.v(13344): compiling module 'BufferCC_4_c738d0e3dbf04358be6fed819c809706' [VERI-1018]
WARNING  : C:/Efinity/Embedded/Lab7\ip/soc\soc.v(13356): system function call 'urandom' is not supported [VERI-1141]
WARNING  : C:/Efinity/Embedded/Lab7\ip/soc\soc.v(13357): system function call 'urandom' is not supported [VERI-1141]
INFO     : C:/Efinity/Embedded/Lab7\ip/soc\soc.v(6170): compiling module 'SystemDebugger_c738d0e3dbf04358be6fed819c809706' [VERI-1018]
INFO     : C:/Efinity/Embedded/Lab7\ip/soc\soc.v(6146): compiling module 'BufferCC_3_c738d0e3dbf04358be6fed819c809706' [VERI-1018]
INFO     : C:/Efinity/Embedded/Lab7\ip/soc\soc.v(6010): compiling module 'BmbArbiter_c738d0e3dbf04358be6fed819c809706' [VERI-1018]
INFO     : C:/Efinity/Embedded/Lab7\ip/soc\soc.v(12458): compiling module 'StreamArbiter_c738d0e3dbf04358be6fed819c809706' [VERI-1018]
INFO     : C:/Efinity/Embedded/Lab7\ip/soc\soc.v(5970): compiling module 'BmbDecoder_c738d0e3dbf04358be6fed819c809706' [VERI-1018]
INFO     : C:/Efinity/Embedded/Lab7\ip/soc\soc.v(5417): compiling module 'BmbToAxi4SharedBridge_c738d0e3dbf04358be6fed819c809706' [VERI-1018]
INFO     : C:/Efinity/Embedded/Lab7\ip/soc\soc.v(12300): compiling module 'StreamFifo_4_c738d0e3dbf04358be6fed819c809706' [VERI-1018]
INFO     : C:/Efinity/Embedded/Lab7\ip/soc\soc.v(12348): extracting RAM for identifier 'logic_ram' [VERI-2571]
INFO     : C:/Efinity/Embedded/Lab7\ip/soc\soc.v(5116): compiling module 'BmbDecoder_1_c738d0e3dbf04358be6fed819c809706' [VERI-1018]
INFO     : C:/Efinity/Embedded/Lab7\ip/soc\soc.v(4962): compiling module 'BmbDecoder_2_c738d0e3dbf04358be6fed819c809706' [VERI-1018]
INFO     : C:/Efinity/Embedded/Lab7\ip/soc\soc.v(4845): compiling module 'BmbOnChipRam_c738d0e3dbf04358be6fed819c809706' [VERI-1018]
INFO     : C:/Efinity/Embedded/Lab7\ip/soc\soc.v(4881): extracting RAM for identifier 'ram_symbol0' [VERI-2571]
INFO     : C:/Efinity/Embedded/Lab7\ip/soc\soc.v(4882): extracting RAM for identifier 'ram_symbol1' [VERI-2571]
INFO     : C:/Efinity/Embedded/Lab7\ip/soc\soc.v(4883): extracting RAM for identifier 'ram_symbol2' [VERI-2571]
INFO     : C:/Efinity/Embedded/Lab7\ip/soc\soc.v(4884): extracting RAM for identifier 'ram_symbol3' [VERI-2571]
INFO     : C:/Efinity/Embedded/Lab7\ip/soc\soc.v(4404): compiling module 'BmbDecoder_3_c738d0e3dbf04358be6fed819c809706' [VERI-1018]
INFO     : C:/Efinity/Embedded/Lab7\ip/soc\soc.v(4205): compiling module 'BmbClint_c738d0e3dbf04358be6fed819c809706' [VERI-1018]
INFO     : C:/Efinity/Embedded/Lab7\ip/soc\soc.v(3702): compiling module 'BmbUartCtrl_c738d0e3dbf04358be6fed819c809706' [VERI-1018]
INFO     : C:/Efinity/Embedded/Lab7\ip/soc\soc.v(12169): compiling module 'UartCtrl_c738d0e3dbf04358be6fed819c809706' [VERI-1018]
INFO     : C:/Efinity/Embedded/Lab7\ip/soc\soc.v(13104): compiling module 'UartCtrlTx_c738d0e3dbf04358be6fed819c809706' [VERI-1018]
INFO     : C:/Efinity/Embedded/Lab7\ip/soc\soc.v(12810): compiling module 'UartCtrlRx_c738d0e3dbf04358be6fed819c809706' [VERI-1018]
INFO     : C:/Efinity/Embedded/Lab7\ip/soc\soc.v(13370): compiling module 'BufferCC_5_c738d0e3dbf04358be6fed819c809706' [VERI-1018]
INFO     : C:/Efinity/Embedded/Lab7\ip/soc\soc.v(12018): compiling module 'StreamFifo_2_c738d0e3dbf04358be6fed819c809706' [VERI-1018]
INFO     : C:/Efinity/Embedded/Lab7\ip/soc\soc.v(12062): extracting RAM for identifier 'logic_ram' [VERI-2571]
INFO     : C:/Efinity/Embedded/Lab7\ip/soc\soc.v(3214): compiling module 'BmbSpiXdrMasterCtrl_c738d0e3dbf04358be6fed819c809706' [VERI-1018]
INFO     : C:/Efinity/Embedded/Lab7\ip/soc\soc.v(11369): compiling module 'TopLevel_c738d0e3dbf04358be6fed819c809706' [VERI-1018]
INFO     : C:/Efinity/Embedded/Lab7\ip/soc\soc.v(11205): compiling module 'StreamFifo_c738d0e3dbf04358be6fed819c809706' [VERI-1018]
INFO     : C:/Efinity/Embedded/Lab7\ip/soc\soc.v(11257): extracting RAM for identifier 'logic_ram' [VERI-2571]
INFO     : C:/Efinity/Embedded/Lab7\ip/soc\soc.v(11054): compiling module 'StreamFifo_1_c738d0e3dbf04358be6fed819c809706' [VERI-1018]
INFO     : C:/Efinity/Embedded/Lab7\ip/soc\soc.v(11098): extracting RAM for identifier 'logic_ram' [VERI-2571]
INFO     : C:/Efinity/Embedded/Lab7\ip/soc\soc.v(3052): compiling module 'BmbToApb3Bridge_c738d0e3dbf04358be6fed819c809706' [VERI-1018]
WARNING  : C:\Efinity\Embedded\Lab7\top.v(76): net 'userInterruptA' does not have a driver [VDB-1002]
WARNING  : C:\Efinity\Embedded\Lab7\top.v(122): net 'jtag_inst2_DRCK' does not have a driver [VDB-1002]
WARNING  : C:\Efinity\Embedded\Lab7\top.v(124): net 'jtag_inst2_RUNTEST' does not have a driver [VDB-1002]
WARNING  : C:\Efinity\Embedded\Lab7\top.v(129): net 'jtag_inst2_TMS' does not have a driver [VDB-1002]
WARNING  : C:\Efinity\Embedded\Lab7\top.v(182): input port 'io_apbSlave_0_PRDATA[31]' remains unconnected for this instance [VDB-1053]
INFO     : Elaboration took 0.722092 seconds.
INFO     : 	Elaboration took 0.671875 seconds (approximately) in total CPU time.
INFO     : Elaboration virtual memory usage: begin = 62.052 MB, end = 124.768 MB, delta = 62.716 MB
INFO     : 	Elaboration peak virtual memory usage = 124.768 MB
INFO     : Elaboration resident set memory usage: begin = 66.868 MB, end = 128.068 MB, delta = 61.2 MB
INFO     : 	Elaboration peak resident set memory usage = 128.072 MB
INFO     : ***** Ending Elaboration ... *****
INFO     : ... Setting Synthesis Option: mode=speed
INFO     : ***** Beginning Reading Mapping Library ... *****
INFO     : Analyzing Verilog file 'C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v' [VERI-1482]
INFO     : C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v(8): compiling module 'EFX_ADD' [VERI-1018]
INFO     : C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v(21): compiling module 'EFX_FF' [VERI-1018]
INFO     : C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v(38): compiling module 'EFX_COMB4' [VERI-1018]
INFO     : C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v(48): compiling module 'EFX_GBUFCE' [VERI-1018]
INFO     : C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v(57): compiling module 'EFX_LUT4' [VERI-1018]
INFO     : C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v(65): compiling module 'EFX_MULT' [VERI-1018]
INFO     : C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v(100): compiling module 'EFX_DSP48' [VERI-1018]
INFO     : C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v(156): compiling module 'EFX_DSP24' [VERI-1018]
INFO     : C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v(209): compiling module 'EFX_DSP12' [VERI-1018]
INFO     : C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v(262): compiling module 'EFX_RAM_4K' [VERI-1018]
INFO     : C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v(322): compiling module 'EFX_RAM_5K' [VERI-1018]
INFO     : C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v(394): compiling module 'EFX_DPRAM_5K' [VERI-1018]
INFO     : C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v(499): compiling module 'RAMB5' [VERI-1018]
INFO     : C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v(561): compiling module 'EFX_RAM_10K' [VERI-1018]
INFO     : C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v(653): compiling module 'EFX_RAM10' [VERI-1018]
INFO     : C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v(754): compiling module 'EFX_DPRAM10' [VERI-1018]
INFO     : C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v(884): compiling module 'EFX_SRL8' [VERI-1018]
INFO     : Reading Mapping Library took 0.0139078 seconds.
INFO     : 	Reading Mapping Library took 0.015625 seconds (approximately) in total CPU time.
INFO     : Reading Mapping Library virtual memory usage: begin = 126.604 MB, end = 126.604 MB, delta = 0 MB
INFO     : 	Reading Mapping Library peak virtual memory usage = 131.284 MB
INFO     : Reading Mapping Library resident set memory usage: begin = 130.128 MB, end = 130.14 MB, delta = 0.012 MB
INFO     : 	Reading Mapping Library peak resident set memory usage = 134.68 MB
INFO     : ***** Ending Reading Mapping Library ... *****
INFO     : ... Pre-synthesis checks begin
WARNING  : Removing redundant signal : compared_in[0]. (C:\Efinity\Embedded\Lab7\debug_top.v:7080) [EFX-0200]
WARNING  : Removing redundant signal : mask_in[0]. (C:\Efinity\Embedded\Lab7\debug_top.v:7081) [EFX-0200]
WARNING  : Removing redundant signal : trigger_in. (C:\Efinity\Embedded\Lab7\debug_top.v:7291) [EFX-0200]
INFO     : ... Memory 'ram' is not initialized, assuming empty initial contents. (C:\Efinity\Embedded\Lab7\debug_top.v:2039) [EFX-0677]
WARNING  : Removing redundant signal : din[25]. (C:\Efinity\Embedded\Lab7\debug_top.v:6183) [EFX-0200]
WARNING  : Removing redundant signal : trig_out. (C:\Efinity\Embedded\Lab7\debug_top.v:6462) [EFX-0200]
WARNING  : Removing redundant signal : trig_out_ack. (C:\Efinity\Embedded\Lab7\debug_top.v:6463) [EFX-0200]
WARNING  : Removing redundant signal : bscan_DRCK. (C:\Efinity\Embedded\Lab7\debug_top.v:2647) [EFX-0200]
WARNING  : Removing redundant signal : bscan_RUNTEST. (C:\Efinity\Embedded\Lab7\debug_top.v:2649) [EFX-0200]
WARNING  : Removing redundant signal : bscan_SEL. (C:\Efinity\Embedded\Lab7\debug_top.v:2650) [EFX-0200]
WARNING  : Removing redundant signal : bscan_TMS. (C:\Efinity\Embedded\Lab7\debug_top.v:2654) [EFX-0200]
WARNING  : Removing redundant signal : trig_in_ack. (C:\Efinity\Embedded\Lab7\debug_top.v:2665) [EFX-0200]
WARNING  : Removing redundant signal : mux_capture_cmp[9]. (C:\Efinity\Embedded\Lab7\debug_top.v:5071) [EFX-0200]
WARNING  : Removing redundant signal : mux_capture_cmp[8]. (C:\Efinity\Embedded\Lab7\debug_top.v:5071) [EFX-0200]
WARNING  : Removing redundant signal : mux_capture_cmp[7]. (C:\Efinity\Embedded\Lab7\debug_top.v:5071) [EFX-0200]
WARNING  : Removing redundant signal : mux_capture_cmp[6]. (C:\Efinity\Embedded\Lab7\debug_top.v:5071) [EFX-0200]
WARNING  : Removing redundant signal : mux_capture_cmp[5]. (C:\Efinity\Embedded\Lab7\debug_top.v:5071) [EFX-0200]
WARNING  : Removing redundant signal : mux_capture_cmp[4]. (C:\Efinity\Embedded\Lab7\debug_top.v:5071) [EFX-0200]
WARNING  : Removing redundant signal : mux_capture_cmp[3]. (C:\Efinity\Embedded\Lab7\debug_top.v:5071) [EFX-0200]
WARNING  : Removing redundant signal : mux_capture_cmp[2]. (C:\Efinity\Embedded\Lab7\debug_top.v:5071) [EFX-0200]
WARNING  : Removing redundant signal : mux_capture_cmp[1]. (C:\Efinity\Embedded\Lab7\debug_top.v:5071) [EFX-0200]
WARNING  : (The above message was generated too many times, subsequent similar messages will be muted.) [EFX-0200]
WARNING  : Re-wiring to GND non-driven net 'probe_in_sync[0]'. (C:\Efinity\Embedded\Lab7\debug_top.v:1314) [EFX-0201]
WARNING  : Re-wiring to GND non-driven net 'probe_in_sync_2d[0][15]'. (C:\Efinity\Embedded\Lab7\debug_top.v:1884) [EFX-0201]
WARNING  : Re-wiring to GND non-driven net 'probe_in_sync_2d[0][14]'. (C:\Efinity\Embedded\Lab7\debug_top.v:1884) [EFX-0201]
WARNING  : Re-wiring to GND non-driven net 'probe_in_sync_2d[0][13]'. (C:\Efinity\Embedded\Lab7\debug_top.v:1884) [EFX-0201]
WARNING  : Re-wiring to GND non-driven net 'probe_in_sync_2d[0][12]'. (C:\Efinity\Embedded\Lab7\debug_top.v:1884) [EFX-0201]
WARNING  : Re-wiring to GND non-driven net 'probe_in_sync_2d[0][11]'. (C:\Efinity\Embedded\Lab7\debug_top.v:1884) [EFX-0201]
WARNING  : Re-wiring to GND non-driven net 'probe_in_sync_2d[0][10]'. (C:\Efinity\Embedded\Lab7\debug_top.v:1884) [EFX-0201]
WARNING  : Re-wiring to GND non-driven net 'probe_in_sync_2d[0][9]'. (C:\Efinity\Embedded\Lab7\debug_top.v:1884) [EFX-0201]
WARNING  : Re-wiring to GND non-driven net 'probe_in_sync_2d[0][8]'. (C:\Efinity\Embedded\Lab7\debug_top.v:1884) [EFX-0201]
WARNING  : Re-wiring to GND non-driven net 'probe_in_sync_2d[0][7]'. (C:\Efinity\Embedded\Lab7\debug_top.v:1884) [EFX-0201]
WARNING  : (The above message was generated too many times, subsequent similar messages will be muted.) [EFX-0201]
INFO     : Module Instance 'la0' input pin 'trig_in' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'la0' input pin 'trig_out_ack' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'vio0' input pin 'probe_in0[0]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'vio0' input pin 'probe_in1[0]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'vio0' input pin 'probe_in2[0]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'vio0' input pin 'probe_in3[0]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'vio0' input pin 'probe_in4[0]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'vio0' input pin 'probe_in5[0]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'vio0' input pin 'probe_in6[0]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'vio0' input pin 'probe_in7[0]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'vio0' input pin 'probe_in8[0]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'vio0' input pin 'probe_in9[0]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'vio0' input pin 'probe_in10[0]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'vio0' input pin 'probe_in11[0]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'vio0' input pin 'probe_in12[0]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'vio0' input pin 'probe_in13[0]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'vio0' input pin 'probe_in14[0]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'vio0' input pin 'probe_in15[0]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'vio0' input pin 'probe_in16[0]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'vio0' input pin 'probe_in17[0]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'vio0' input pin 'probe_in18[0]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'vio0' input pin 'probe_in19[0]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'vio0' input pin 'probe_in20[0]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'vio0' input pin 'probe_in21[0]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'vio0' input pin 'probe_in22[0]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'vio0' input pin 'probe_in23[0]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'vio0' input pin 'probe_in24[0]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'vio0' input pin 'probe_in25[0]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'vio0' input pin 'probe_in26[0]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'vio0' input pin 'probe_in27[0]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'vio0' input pin 'probe_in28[0]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'vio0' input pin 'probe_in29[0]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'vio0' input pin 'probe_in30[0]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'vio0' input pin 'probe_in31[0]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'vio0' input pin 'probe_in32[0]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'vio0' input pin 'probe_in33[0]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'vio0' input pin 'probe_in34[0]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'vio0' input pin 'probe_in35[0]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'vio0' input pin 'probe_in36[0]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'vio0' input pin 'probe_in37[0]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'vio0' input pin 'probe_in38[0]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'vio0' input pin 'probe_in39[0]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'vio0' input pin 'probe_in40[0]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'vio0' input pin 'probe_in41[0]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'vio0' input pin 'probe_in42[0]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'vio0' input pin 'probe_in43[0]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'vio0' input pin 'probe_in44[0]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'vio0' input pin 'probe_in45[0]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'vio0' input pin 'probe_in46[0]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'vio0' input pin 'probe_in47[0]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'vio0' input pin 'probe_in48[0]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'vio0' input pin 'probe_in49[0]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'vio0' input pin 'probe_in50[0]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'vio0' input pin 'probe_in51[0]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'vio0' input pin 'probe_in52[0]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'vio0' input pin 'probe_in53[0]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'vio0' input pin 'probe_in54[0]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'vio0' input pin 'probe_in55[0]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'vio0' input pin 'probe_in56[0]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'vio0' input pin 'probe_in57[0]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'vio0' input pin 'probe_in58[0]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'vio0' input pin 'probe_in59[0]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'vio0' input pin 'probe_in60[0]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'vio0' input pin 'probe_in61[0]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'vio0' input pin 'probe_in62[0]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'vio0' input pin 'probe_in63[0]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'IBusSimplePlugin_rspJoin_rspBuffer_c' input pin 'io_flush' is tied to constant (=0). [EFX-0266]
INFO     : ... Memory 'RegFilePlugin_regFile' is not initialized, assuming empty initial contents. (C:/Efinity/Embedded/Lab7\ip/soc\soc.v:7626) [EFX-0677]
INFO     : Module Instance 'memory_arbiter' input pin 'io_inputs_0_payload_fragment_source[0]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'memory_arbiter' input pin 'io_inputs_1_payload_fragment_source[0]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'memory_arbiter' input pin 'io_inputs_1_payload_fragment_context[0]' is tied to constant (=0). [EFX-0266]
INFO     : ... Memory 'logic_ram' is not initialized, assuming empty initial contents. (C:/Efinity/Embedded/Lab7\ip/soc\soc.v:12348) [EFX-0677]
INFO     : Module Instance 'writeCmdInfo_fifo' input pin 'io_flush' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'readCmdInfo_fifo' input pin 'io_flush' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'tx' input pin 'io_cts' is tied to constant (=0). [EFX-0266]
INFO     : ... Memory 'logic_ram' is not initialized, assuming empty initial contents. (C:/Efinity/Embedded/Lab7\ip/soc\soc.v:12062) [EFX-0677]
INFO     : Module Instance 'bridge_write_streamUnbuffered_queueWithOccupancy' input pin 'io_flush' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'system_uart_0_io_logic_uartCtrl_1_io_read_queueWithOccupancy' input pin 'io_flush' is tied to constant (=0). [EFX-0266]
INFO     : ... Memory 'logic_ram' is not initialized, assuming empty initial contents. (C:/Efinity/Embedded/Lab7\ip/soc\soc.v:11257) [EFX-0677]
INFO     : ... Memory 'logic_ram' is not initialized, assuming empty initial contents. (C:/Efinity/Embedded/Lab7\ip/soc\soc.v:11098) [EFX-0677]
INFO     : Module Instance 'mapping_cmdLogic_streamUnbuffered_queueWithAvailability' input pin 'io_flush' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'system_spi_0_io_logic_ctrl_io_rsp_queueWithOccupancy' input pin 'io_flush' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'system_bridge_bmb_arbiter' input pin 'io_inputs_1_cmd_payload_fragment_data[0]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'system_bridge_bmb_arbiter' input pin 'io_inputs_1_cmd_payload_fragment_data[1]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'system_bridge_bmb_arbiter' input pin 'io_inputs_1_cmd_payload_fragment_data[2]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'system_bridge_bmb_arbiter' input pin 'io_inputs_1_cmd_payload_fragment_data[3]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'system_bridge_bmb_arbiter' input pin 'io_inputs_1_cmd_payload_fragment_data[4]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'system_bridge_bmb_arbiter' input pin 'io_inputs_1_cmd_payload_fragment_data[5]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'system_bridge_bmb_arbiter' input pin 'io_inputs_1_cmd_payload_fragment_data[6]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'system_bridge_bmb_arbiter' input pin 'io_inputs_1_cmd_payload_fragment_data[7]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'system_bridge_bmb_arbiter' input pin 'io_inputs_1_cmd_payload_fragment_data[8]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'system_bridge_bmb_arbiter' input pin 'io_inputs_1_cmd_payload_fragment_data[9]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'system_bridge_bmb_arbiter' input pin 'io_inputs_1_cmd_payload_fragment_data[10]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'system_bridge_bmb_arbiter' input pin 'io_inputs_1_cmd_payload_fragment_data[11]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'system_bridge_bmb_arbiter' input pin 'io_inputs_1_cmd_payload_fragment_data[12]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'system_bridge_bmb_arbiter' input pin 'io_inputs_1_cmd_payload_fragment_data[13]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'system_bridge_bmb_arbiter' input pin 'io_inputs_1_cmd_payload_fragment_data[14]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'system_bridge_bmb_arbiter' input pin 'io_inputs_1_cmd_payload_fragment_data[15]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'system_bridge_bmb_arbiter' input pin 'io_inputs_1_cmd_payload_fragment_data[16]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'system_bridge_bmb_arbiter' input pin 'io_inputs_1_cmd_payload_fragment_data[17]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'system_bridge_bmb_arbiter' input pin 'io_inputs_1_cmd_payload_fragment_data[18]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'system_bridge_bmb_arbiter' input pin 'io_inputs_1_cmd_payload_fragment_data[19]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'system_bridge_bmb_arbiter' input pin 'io_inputs_1_cmd_payload_fragment_data[20]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'system_bridge_bmb_arbiter' input pin 'io_inputs_1_cmd_payload_fragment_data[21]' is tied to constant (=0). [EFX-0266]
INFO     : (The above message was generated too many times, subsequent similar messages will be muted.) [EFX-0266]
INFO     : Module Instance 'system_bridge_bmb_arbiter' input pin 'io_inputs_1_cmd_payload_fragment_data[22]' is tied to constant (=0). [EFX-0266]
INFO     : ... Pre-synthesis checks end (Real time : 0s)
INFO     : ... NameSpace init begin
INFO     : ... NameSpace init end (Real time : 0s)
INFO     : ... Mapping design "top_soc"
INFO     : ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
INFO     : ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
INFO     : ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" begin
INFO     : ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" end (Real time : 0s)
INFO     : ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
INFO     : ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
INFO     : ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01010,PIPE=1)" begin
INFO     : ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01010,PIPE=1)" end (Real time : 0s)
INFO     : ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
INFO     : ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s)
INFO     : ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011010,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
INFO     : ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011010,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s)
INFO     : ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011010)" begin
INFO     : ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011010)" end (Real time : 0s)
INFO     : ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011001)" begin
INFO     : ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011001)" end (Real time : 0s)
INFO     : ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
INFO     : ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s)
INFO     : ... Hierarchical pre-synthesis "vio_core(INT_WIDTH=0,OUT_WIDTH=9,PROBE_OUT_INIT_VAL=9'b0,UUID=128'b10000011000001101010101000000001000001101010000101000110010110001000000101100110101100010010101000001110000011100101010000110001)" begin
INFO     : ... Hierarchical pre-synthesis "vio_core(INT_WIDTH=0,OUT_WIDTH=9,PROBE_OUT_INIT_VAL=9'b0,UUID=128'b10000011000001101010101000000001000001101010000101000110010110001000000101100110101100010010101000001110000011100101010000110001)" end (Real time : 0s)
INFO     : ... Hierarchical pre-synthesis "edb_vio_top_renamed_due_excessive_length_2" begin
INFO     : ... Hierarchical pre-synthesis "edb_vio_top_renamed_due_excessive_length_2" end (Real time : 0s)
INFO     : ... Hierarchical pre-synthesis "debug_hub" begin
INFO     : ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
INFO     : ... Hierarchical pre-synthesis "edb_top" begin
INFO     : ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
INFO     : ... Hierarchical pre-synthesis "axi4_lite" begin
INFO     : ... Hierarchical pre-synthesis "axi4_lite" end (Real time : 0s)
INFO     : ... Hierarchical pre-synthesis "BufferCC_c738d0e3dbf04358be6fed819c809706" begin
INFO     : ... Hierarchical pre-synthesis "BufferCC_c738d0e3dbf04358be6fed819c809706" end (Real time : 0s)
INFO     : ... Hierarchical pre-synthesis "BufferCC_1_c738d0e3dbf04358be6fed819c809706" begin
INFO     : ... Hierarchical pre-synthesis "BufferCC_1_c738d0e3dbf04358be6fed819c809706" end (Real time : 0s)
INFO     : ... Hierarchical pre-synthesis "StreamFifoLowLatency_c738d0e3dbf04358be6fed819c809706" begin
INFO     : ... Hierarchical pre-synthesis "StreamFifoLowLatency_c738d0e3dbf04358be6fed819c809706" end (Real time : 0s)
INFO     : ... Hierarchical pre-synthesis "EfxCPUSp1_c738d0e3dbf04358be6fed819c809706" begin
INFO     : ... Hierarchical pre-synthesis "EfxCPUSp1_c738d0e3dbf04358be6fed819c809706" end (Real time : 0s)
INFO     : ... Hierarchical pre-synthesis "EfxCPUSp2_c738d0e3dbf04358be6fed819c809706" begin
INFO     : ... Hierarchical pre-synthesis "EfxCPUSp2_c738d0e3dbf04358be6fed819c809706" end (Real time : 0s)
INFO     : ... Hierarchical pre-synthesis "VexRiscv_c738d0e3dbf04358be6fed819c809706" begin
INFO     : ... Hierarchical pre-synthesis "VexRiscv_c738d0e3dbf04358be6fed819c809706" end (Real time : 0s)
INFO     : ... Hierarchical pre-synthesis "BufferCC_2_c738d0e3dbf04358be6fed819c809706" begin
INFO     : ... Hierarchical pre-synthesis "BufferCC_2_c738d0e3dbf04358be6fed819c809706" end (Real time : 0s)
INFO     : ... Hierarchical pre-synthesis "BufferCC_4_c738d0e3dbf04358be6fed819c809706" begin
INFO     : ... Hierarchical pre-synthesis "BufferCC_4_c738d0e3dbf04358be6fed819c809706" end (Real time : 0s)
INFO     : ... Hierarchical pre-synthesis "FlowCCByToggle_c738d0e3dbf04358be6fed819c809706" begin
INFO     : ... Hierarchical pre-synthesis "FlowCCByToggle_c738d0e3dbf04358be6fed819c809706" end (Real time : 0s)
INFO     : ... Hierarchical pre-synthesis "JtagBridgeNoTap_c738d0e3dbf04358be6fed819c809706" begin
INFO     : ... Hierarchical pre-synthesis "JtagBridgeNoTap_c738d0e3dbf04358be6fed819c809706" end (Real time : 0s)
INFO     : ... Hierarchical pre-synthesis "SystemDebugger_c738d0e3dbf04358be6fed819c809706" begin
INFO     : ... Hierarchical pre-synthesis "SystemDebugger_c738d0e3dbf04358be6fed819c809706" end (Real time : 0s)
INFO     : ... Hierarchical pre-synthesis "BufferCC_3_c738d0e3dbf04358be6fed819c809706" begin
INFO     : ... Hierarchical pre-synthesis "BufferCC_3_c738d0e3dbf04358be6fed819c809706" end (Real time : 0s)
INFO     : ... Hierarchical pre-synthesis "StreamArbiter_c738d0e3dbf04358be6fed819c809706" begin
INFO     : ... Hierarchical pre-synthesis "StreamArbiter_c738d0e3dbf04358be6fed819c809706" end (Real time : 0s)
INFO     : ... Hierarchical pre-synthesis "BmbArbiter_c738d0e3dbf04358be6fed819c809706" begin
INFO     : ... Hierarchical pre-synthesis "BmbArbiter_c738d0e3dbf04358be6fed819c809706" end (Real time : 0s)
INFO     : ... Hierarchical pre-synthesis "BmbDecoder_c738d0e3dbf04358be6fed819c809706" begin
INFO     : ... Hierarchical pre-synthesis "BmbDecoder_c738d0e3dbf04358be6fed819c809706" end (Real time : 0s)
INFO     : ... Hierarchical pre-synthesis "StreamFifo_4_c738d0e3dbf04358be6fed819c809706" begin
INFO     : ... Hierarchical pre-synthesis "StreamFifo_4_c738d0e3dbf04358be6fed819c809706" end (Real time : 0s)
INFO     : ... Hierarchical pre-synthesis "BmbToAxi4SharedBridge_c738d0e3dbf04358be6fed819c809706" begin
INFO     : ... Hierarchical pre-synthesis "BmbToAxi4SharedBridge_c738d0e3dbf04358be6fed819c809706" end (Real time : 0s)
INFO     : ... Hierarchical pre-synthesis "BmbDecoder_1_c738d0e3dbf04358be6fed819c809706" begin
INFO     : ... Hierarchical pre-synthesis "BmbDecoder_1_c738d0e3dbf04358be6fed819c809706" end (Real time : 0s)
INFO     : ... Hierarchical pre-synthesis "BmbDecoder_2_c738d0e3dbf04358be6fed819c809706" begin
INFO     : ... Hierarchical pre-synthesis "BmbDecoder_2_c738d0e3dbf04358be6fed819c809706" end (Real time : 0s)
INFO     : ... Hierarchical pre-synthesis "BmbOnChipRam_c738d0e3dbf04358be6fed819c809706" begin
INFO     : ... Hierarchical pre-synthesis "BmbOnChipRam_c738d0e3dbf04358be6fed819c809706" end (Real time : 0s)
INFO     : ... Hierarchical pre-synthesis "BmbDecoder_3_c738d0e3dbf04358be6fed819c809706" begin
INFO     : ... Hierarchical pre-synthesis "BmbDecoder_3_c738d0e3dbf04358be6fed819c809706" end (Real time : 1s)
INFO     : ... Hierarchical pre-synthesis "BmbClint_c738d0e3dbf04358be6fed819c809706" begin
INFO     : ... Hierarchical pre-synthesis "BmbClint_c738d0e3dbf04358be6fed819c809706" end (Real time : 0s)
INFO     : ... Hierarchical pre-synthesis "UartCtrlTx_c738d0e3dbf04358be6fed819c809706" begin
INFO     : ... Hierarchical pre-synthesis "UartCtrlTx_c738d0e3dbf04358be6fed819c809706" end (Real time : 0s)
INFO     : ... Hierarchical pre-synthesis "BufferCC_5_c738d0e3dbf04358be6fed819c809706" begin
INFO     : ... Hierarchical pre-synthesis "BufferCC_5_c738d0e3dbf04358be6fed819c809706" end (Real time : 0s)
INFO     : ... Hierarchical pre-synthesis "UartCtrlRx_c738d0e3dbf04358be6fed819c809706" begin
INFO     : ... Hierarchical pre-synthesis "UartCtrlRx_c738d0e3dbf04358be6fed819c809706" end (Real time : 0s)
INFO     : ... Hierarchical pre-synthesis "UartCtrl_c738d0e3dbf04358be6fed819c809706" begin
INFO     : ... Hierarchical pre-synthesis "UartCtrl_c738d0e3dbf04358be6fed819c809706" end (Real time : 0s)
INFO     : ... Hierarchical pre-synthesis "StreamFifo_2_c738d0e3dbf04358be6fed819c809706" begin
INFO     : ... Hierarchical pre-synthesis "StreamFifo_2_c738d0e3dbf04358be6fed819c809706" end (Real time : 0s)
INFO     : ... Hierarchical pre-synthesis "BmbUartCtrl_c738d0e3dbf04358be6fed819c809706" begin
INFO     : ... Hierarchical pre-synthesis "BmbUartCtrl_c738d0e3dbf04358be6fed819c809706" end (Real time : 0s)
INFO     : ... Hierarchical pre-synthesis "TopLevel_c738d0e3dbf04358be6fed819c809706" begin
INFO     : ... Hierarchical pre-synthesis "TopLevel_c738d0e3dbf04358be6fed819c809706" end (Real time : 0s)
INFO     : ... Hierarchical pre-synthesis "StreamFifo_c738d0e3dbf04358be6fed819c809706" begin
INFO     : ... Hierarchical pre-synthesis "StreamFifo_c738d0e3dbf04358be6fed819c809706" end (Real time : 0s)
INFO     : ... Hierarchical pre-synthesis "StreamFifo_1_c738d0e3dbf04358be6fed819c809706" begin
INFO     : ... Hierarchical pre-synthesis "StreamFifo_1_c738d0e3dbf04358be6fed819c809706" end (Real time : 0s)
INFO     : ... Hierarchical pre-synthesis "BmbSpiXdrMasterCtrl_c738d0e3dbf04358be6fed819c809706" begin
INFO     : ... Hierarchical pre-synthesis "BmbSpiXdrMasterCtrl_c738d0e3dbf04358be6fed819c809706" end (Real time : 0s)
INFO     : ... Hierarchical pre-synthesis "BmbToApb3Bridge_c738d0e3dbf04358be6fed819c809706" begin
INFO     : ... Hierarchical pre-synthesis "BmbToApb3Bridge_c738d0e3dbf04358be6fed819c809706" end (Real time : 0s)
INFO     : ... Hierarchical pre-synthesis "EfxSapphireSoc_c738d0e3dbf04358be6fed819c809706" begin
INFO     : ... Hierarchical pre-synthesis "EfxSapphireSoc_c738d0e3dbf04358be6fed819c809706" end (Real time : 0s)
INFO     : ... Hierarchical pre-synthesis "soc" begin
INFO     : ... Hierarchical pre-synthesis "soc" end (Real time : 0s)
INFO     : ... Hierarchical pre-synthesis "top_soc" begin
WARNING  : Mapping into logic memory block 'u_soc/u_EfxSapphireSoc/system_axiA_logic_bmbToAxiBridge/readCmdInfo_fifo/logic_ram' (16 bits) (C:/Efinity/Embedded/Lab7\ip/soc\soc.v:12348) because size is too small (<=64) [EFX-0657]
WARNING  : Mapping into logic memory block 'u_soc/u_EfxSapphireSoc/system_axiA_logic_bmbToAxiBridge/writeCmdInfo_fifo/logic_ram' (16 bits) (C:/Efinity/Embedded/Lab7\ip/soc\soc.v:12348) because size is too small (<=64) [EFX-0657]
INFO     : ... Clock Enable Synthesis Performed on 427 flops.
INFO     : ... Hierarchical pre-synthesis "top_soc" end (Real time : 2s)
INFO     : ... Flat optimizations begin
INFO     : ... Flat optimizations end (Real time : 0s)
INFO     : ... Flat synthesis begin
INFO     : ... Flat synthesis end (Real time : 0s)
INFO     : ... Flat optimizations begin
INFO     : ... Flat optimizations end (Real time : 0s)
INFO     : ... Check and break combinational loops begin
INFO     : ... Check and break combinational loops end (Real time : 0s)
INFO     : ... Sequential Optimization begin
INFO     : ... Clock Network 'io_systemClk' with 3481 loads will be considered for sequential optimization.
INFO     : ... Clock Network 'jtag_inst2_TCK' with 579 loads will be considered for sequential optimization.
INFO     : ... Clock Network 'jtag_inst1_TCK' with 43 loads will be considered for sequential optimization.
INFO     : ... Sequential Optimization deduced 632 equivalent points.
INFO     : ... Sequential Optimization end (Real time : 21s)
INFO     : ... Setup for logic synthesis begin
INFO     : ... Setup for logic synthesis end (Real time : 0s)
INFO     : ... LUT mapping begin
INFO     : ... LS, strategy: 3, nd: 4386, ed: 14216, lv: 8, pw: 8336.32
INFO     : ... LUT mapping end (Real time : 14s)
INFO     : ... Post-synthesis Verific netlist creation begin
INFO     : ... Post-synthesis Verific netlist creation end (Real time : 1s)
INFO     : ... Postmap Retiming Optimization begin
INFO     : ... Clock Network 'io_systemClk' with 3382 loads will be considered for retiming optimization.
INFO     : ... Clock Network 'jtag_inst2_TCK' with 577 loads will be considered for retiming optimization.
INFO     : ... Clock Network 'jtag_inst1_TCK' with 43 loads will be considered for retiming optimization.
INFO     : ... Performed 0 retime moves.
INFO     : ... Postmap Retiming Optimization end (Real time : 18s)
INFO     : ... Post-synthesis Verific netlist unification/params processing begin
INFO     : ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
INFO     : ***** Beginning VDB Netlist Checker ... *****
WARNING  : C:\Efinity\Embedded\Lab7\top.v(29): Input/inout port jtag_inst1_UPDATE is unconnected and will be removed. [VDB-8003]
WARNING  : C:\Efinity\Embedded\Lab7\top.v(30): Input/inout port jtag_inst1_RESET is unconnected and will be removed. [VDB-8003]
INFO     : Found 2 warnings in the post-synthesis netlist.
INFO     : VDB Netlist Checker took 0.154399 seconds.
INFO     : 	VDB Netlist Checker took 0.140625 seconds (approximately) in total CPU time.
INFO     : VDB Netlist Checker virtual memory usage: begin = 185.456 MB, end = 185.456 MB, delta = 0 MB
INFO     : 	VDB Netlist Checker peak virtual memory usage = 241.308 MB
INFO     : VDB Netlist Checker resident set memory usage: begin = 190.748 MB, end = 190.808 MB, delta = 0.06 MB
INFO     : 	VDB Netlist Checker peak resident set memory usage = 245.064 MB
INFO     : ***** Ending VDB Netlist Checker ... *****
INFO     : Writing netlist 'top_soc' to Verilog file 'C:/Efinity/Embedded/Lab7/outflow/Lab5.map.v' [VDB-1030]
INFO     : Resource Summary 
INFO     : =============================== 
INFO     : EFX_ADD         : 	679
INFO     : EFX_LUT4        : 	4340
INFO     : EFX_MULT        : 	4
INFO     : EFX_FF          : 	3754
INFO     : EFX_RAM_5K      : 	22
INFO     : EFX_GBUFCE      : 	3
INFO     : =============================== 
