Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Mon Sep  2 11:58:28 2024
| Host         : prince-ThinkPad-E14-Gen-5 running 64-bit Ubuntu 24.04 LTS
| Command      : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
| Design       : design_1_wrapper
| Device       : xczu3eg-sbva484-2-i
| Speed File   : -2
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs                   | 23211 |     0 |          0 |     70560 | 32.90 |
|   LUT as Logic             | 21313 |     0 |          0 |     70560 | 30.21 |
|   LUT as Memory            |  1898 |     0 |          0 |     28800 |  6.59 |
|     LUT as Distributed RAM |  1006 |     0 |            |           |       |
|     LUT as Shift Register  |   892 |     0 |            |           |       |
| CLB Registers              | 21581 |     0 |          0 |    141120 | 15.29 |
|   Register as Flip Flop    | 21581 |     0 |          0 |    141120 | 15.29 |
|   Register as Latch        |     0 |     0 |          0 |    141120 |  0.00 |
| CARRY8                     |  1468 |     0 |          0 |      8820 | 16.64 |
| F7 Muxes                   |   513 |     0 |          0 |     35280 |  1.45 |
| F8 Muxes                   |     8 |     0 |          0 |     17640 |  0.05 |
| F9 Muxes                   |     0 |     0 |          0 |      8820 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 45    |          Yes |           - |        Reset |
| 411   |          Yes |         Set |            - |
| 21125 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+------------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+-------+-------+------------+-----------+-------+
| CLB                                        |  4217 |     0 |          0 |      8820 | 47.81 |
|   CLBL                                     |  2604 |     0 |            |           |       |
|   CLBM                                     |  1613 |     0 |            |           |       |
| LUT as Logic                               | 21313 |     0 |          0 |     70560 | 30.21 |
|   using O5 output only                     |   255 |       |            |           |       |
|   using O6 output only                     | 16070 |       |            |           |       |
|   using O5 and O6                          |  4988 |       |            |           |       |
| LUT as Memory                              |  1898 |     0 |          0 |     28800 |  6.59 |
|   LUT as Distributed RAM                   |  1006 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |   100 |       |            |           |       |
|     using O5 and O6                        |   906 |       |            |           |       |
|   LUT as Shift Register                    |   892 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |   793 |       |            |           |       |
|     using O5 and O6                        |    99 |       |            |           |       |
| CLB Registers                              | 21581 |     0 |          0 |    141120 | 15.29 |
|   Register driven from within the CLB      | 12432 |       |            |           |       |
|   Register driven from outside the CLB     |  9149 |       |            |           |       |
|     LUT in front of the register is unused |  7067 |       |            |           |       |
|     LUT in front of the register is used   |  2082 |       |            |           |       |
| Unique Control Sets                        |   448 |       |          0 |     17640 |  2.54 |
+--------------------------------------------+-------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |   20 |     0 |          0 |       216 |  9.26 |
|   RAMB36/FIFO*    |   18 |     0 |          0 |       216 |  8.33 |
|     RAMB36E2 only |   18 |       |            |           |       |
|   RAMB18          |    4 |     0 |          0 |       432 |  0.93 |
|     RAMB18E2 only |    4 |       |            |           |       |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |   52 |     0 |          0 |       360 | 14.44 |
|   DSP48E2 only |   52 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |    0 |     0 |          0 |        82 |  0.00 |
| HPIOB_M          |    0 |     0 |          0 |        26 |  0.00 |
| HPIOB_S          |    0 |     0 |          0 |        26 |  0.00 |
| HDIOB_M          |    0 |     0 |          0 |        12 |  0.00 |
| HDIOB_S          |    0 |     0 |          0 |        12 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |          0 |         6 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |        72 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |        72 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        24 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |       936 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        24 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        12 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    1 |     0 |          0 |       196 |  0.51 |
|   BUFGCE             |    0 |     0 |          0 |        88 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        12 |  0.00 |
|   BUFG_PS            |    1 |     0 |          0 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |          0 |        24 |  0.00 |
| PLL                  |    0 |     0 |          0 |         6 |  0.00 |
| MMCM                 |    0 |     0 |          0 |         3 |  0.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------+------+-------+------------+-----------+--------+
| Site Type | Used | Fixed | Prohibited | Available |  Util% |
+-----------+------+-------+------------+-----------+--------+
| PS8       |    1 |     0 |          0 |         1 | 100.00 |
| SYSMONE4  |    0 |     0 |          0 |         1 |   0.00 |
+-----------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 21125 |            Register |
| LUT3     | 10356 |                 CLB |
| LUT2     |  4427 |                 CLB |
| LUT6     |  4265 |                 CLB |
| LUT5     |  2800 |                 CLB |
| LUT1     |  2425 |                 CLB |
| LUT4     |  2028 |                 CLB |
| RAMD32   |  1666 |                 CLB |
| CARRY8   |  1468 |                 CLB |
| MUXF7    |   513 |                 CLB |
| SRL16E   |   508 |                 CLB |
| SRLC32E  |   483 |                 CLB |
| FDSE     |   411 |            Register |
| RAMS32   |   150 |                 CLB |
| RAMD64E  |    96 |                 CLB |
| DSP48E2  |    52 |          Arithmetic |
| FDCE     |    45 |            Register |
| RAMB36E2 |    18 |            BLOCKRAM |
| MUXF8    |     8 |                 CLB |
| RAMB18E2 |     4 |            BLOCKRAM |
| PS8      |     1 |            Advanced |
| BUFG_PS  |     1 |               Clock |
+----------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+------------------------------+------+
|           Ref Name           | Used |
+------------------------------+------+
| design_1_zynq_ultra_ps_e_0_0 |    1 |
| design_1_xbar_4              |    1 |
| design_1_smartconnect_0_1    |    1 |
| design_1_proc_sys_reset_0_2  |    1 |
| design_1_gesture_model_0_2   |    1 |
| design_1_axi_dma_0_2         |    1 |
| design_1_auto_pc_0           |    1 |
+------------------------------+------+


