<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>Data Fields</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.11 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
  <div id="navrow3" class="tabs2">
    <ul class="tablist">
      <li class="current"><a href="functions.html"><span>All</span></a></li>
      <li><a href="functions_vars.html"><span>Variables</span></a></li>
    </ul>
  </div>
  <div id="navrow4" class="tabs3">
    <ul class="tablist">
      <li><a href="#index_a"><span>a</span></a></li>
      <li><a href="#index_b"><span>b</span></a></li>
      <li><a href="#index_c"><span>c</span></a></li>
      <li><a href="#index_d"><span>d</span></a></li>
      <li><a href="#index_e"><span>e</span></a></li>
      <li><a href="#index_f"><span>f</span></a></li>
      <li><a href="#index_h"><span>h</span></a></li>
      <li><a href="#index_i"><span>i</span></a></li>
      <li><a href="#index_l"><span>l</span></a></li>
      <li><a href="#index_n"><span>n</span></a></li>
      <li><a href="#index_p"><span>p</span></a></li>
      <li><a href="#index_r"><span>r</span></a></li>
      <li><a href="#index_s"><span>s</span></a></li>
      <li class="current"><a href="#index_x"><span>x</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="contents">
<div class="textblock">Here is a list of all documented struct and union fields with links to the struct/union documentation for each field:</div>

<h3><a class="anchor" id="index_a"></a>- a -</h3><ul>
<li>autoInitiation
: <a class="el" href="struct_d_m_a___ctrl_pkt_params__t.html#a6bc6417d7d0cc6f95d45e4cd2a01af5d">DMA_CtrlPktParams_t</a>
</li>
</ul>


<h3><a class="anchor" id="index_b"></a>- b -</h3><ul>
<li>bIsEnabled
: <a class="el" href="struct_d_m_a___interrupt_ctx__t.html#a31de3a73cec901aa404b6bc46512a7e9">DMA_InterruptCtx_t</a>
</li>
<li>bypassFifo
: <a class="el" href="struct_d_m_a___params__t.html#a6e108304e22a4df268156873c7f07fa1">DMA_Params_t</a>
</li>
</ul>


<h3><a class="anchor" id="index_c"></a>- c -</h3><ul>
<li>callbackArg
: <a class="el" href="struct_d_m_a___interrupt_ctx__t.html#a923b194fa980d7dc1b1303143f56e34c">DMA_InterruptCtx_t</a>
</li>
<li>callbackFn
: <a class="el" href="struct_d_m_a___interrupt_ctx__t.html#ab1d747a5a1b0bfc5449d81d06b6a68a7">DMA_InterruptCtx_t</a>
</li>
<li>chActive
: <a class="el" href="struct_d_m_a___channel_status__t.html#abd1769a0001c6782f237e1bbacea52b1">DMA_ChannelStatus_t</a>
</li>
<li>chanMapTable
: <a class="el" href="struct_d_m_a___driver__t.html#a3b72d50fb481c8e3b51f67475ff1758b">DMA_Driver_t</a>
</li>
<li>chControlReg
: <a class="el" href="struct_d_m_a___channel_status__t.html#a75ce29f5db785785fe8f6f48e017c303">DMA_ChannelStatus_t</a>
</li>
<li>chCurrDstAddr
: <a class="el" href="struct_d_m_a___channel_status__t.html#a468ccab091163260db22b56f8f025450">DMA_ChannelStatus_t</a>
</li>
<li>chCurrElemCnt
: <a class="el" href="struct_d_m_a___channel_status__t.html#a0870b2d3ecad0bab87867ed8fe87bdf3">DMA_ChannelStatus_t</a>
</li>
<li>chCurrFrameCnt
: <a class="el" href="struct_d_m_a___channel_status__t.html#a20e196c63e4ac3430e5a580901b77979">DMA_ChannelStatus_t</a>
</li>
<li>chCurrSrcAddr
: <a class="el" href="struct_d_m_a___channel_status__t.html#af7d3621daaa1417bea88a257414d7b5a">DMA_ChannelStatus_t</a>
</li>
<li>chDstElemIndex
: <a class="el" href="struct_d_m_a___channel_status__t.html#ade83f9f9770680e6b912a9962f903acd">DMA_ChannelStatus_t</a>
</li>
<li>chDstFrameIndex
: <a class="el" href="struct_d_m_a___channel_status__t.html#a3c0f63e344764449586b573af5ccadd2">DMA_ChannelStatus_t</a>
</li>
<li>chHwEnable
: <a class="el" href="struct_d_m_a___channel_status__t.html#a5bc39a29ae3ff08a0a009c05dc9a725a">DMA_ChannelStatus_t</a>
</li>
<li>chInitDstAddr
: <a class="el" href="struct_d_m_a___channel_status__t.html#af79bd2d21857e69134b00e4e898d675b">DMA_ChannelStatus_t</a>
</li>
<li>chInitElemCnt
: <a class="el" href="struct_d_m_a___channel_status__t.html#ad32890d9025f9d74d55cff923d181a34">DMA_ChannelStatus_t</a>
</li>
<li>chInitFrameCnt
: <a class="el" href="struct_d_m_a___channel_status__t.html#aab7fd348068add5b317d5573281b3507">DMA_ChannelStatus_t</a>
</li>
<li>chInitSrcAddr
: <a class="el" href="struct_d_m_a___channel_status__t.html#a0ba4422227f1b7f114a65d705571ef76">DMA_ChannelStatus_t</a>
</li>
<li>chIsBERIntPend
: <a class="el" href="struct_d_m_a___channel_status__t.html#a2fe837096d875012e401e2bdc49d529c">DMA_ChannelStatus_t</a>
</li>
<li>chIsBTCIntEn
: <a class="el" href="struct_d_m_a___channel_status__t.html#add4cae25c33de1c05ad43e3b96e28374">DMA_ChannelStatus_t</a>
</li>
<li>chIsBTCIntPend
: <a class="el" href="struct_d_m_a___channel_status__t.html#aa7e1e2a2394ae7692229f07a59cc4ff4">DMA_ChannelStatus_t</a>
</li>
<li>chIsFTCIntEn
: <a class="el" href="struct_d_m_a___channel_status__t.html#acb91aba0d39ce03374a04cf0f94d7a78">DMA_ChannelStatus_t</a>
</li>
<li>chIsFTCIntPend
: <a class="el" href="struct_d_m_a___channel_status__t.html#a2d366afad18ed29480ff983d4bc54f0f">DMA_ChannelStatus_t</a>
</li>
<li>chIsHBCIntEn
: <a class="el" href="struct_d_m_a___channel_status__t.html#af34189d285515465ad10356e9616b67d">DMA_ChannelStatus_t</a>
</li>
<li>chIsHBCIntPend
: <a class="el" href="struct_d_m_a___channel_status__t.html#a38d01a64086796ab3238b57aba4022af">DMA_ChannelStatus_t</a>
</li>
<li>chIsHighPri
: <a class="el" href="struct_d_m_a___channel_status__t.html#ac802b38b2209bc00a0a876f478a4d169">DMA_ChannelStatus_t</a>
</li>
<li>chIsIntEn
: <a class="el" href="struct_d_m_a___channel_status__t.html#ab300a710e325e539b74aeeb6b8de3b10">DMA_ChannelStatus_t</a>
</li>
<li>chIsIntPend
: <a class="el" href="struct_d_m_a___channel_status__t.html#a514f271c39c121333cd360d1e2c35051">DMA_ChannelStatus_t</a>
</li>
<li>chIsLFSIntEn
: <a class="el" href="struct_d_m_a___channel_status__t.html#aed7a91dc3ea40a4c8c42c207c9af668f">DMA_ChannelStatus_t</a>
</li>
<li>chIsLFSIntPend
: <a class="el" href="struct_d_m_a___channel_status__t.html#a2a9adc6a2615fa718f7224ad56f38040">DMA_ChannelStatus_t</a>
</li>
<li>chPend
: <a class="el" href="struct_d_m_a___channel_status__t.html#ae25da22fd58358f7b16ea7496e3e3a6a">DMA_ChannelStatus_t</a>
</li>
<li>chPortAssign
: <a class="el" href="struct_d_m_a___channel_status__t.html#a9f23e14ccb1690cb7f249c6087b47722">DMA_ChannelStatus_t</a>
</li>
<li>chReqAssign
: <a class="el" href="struct_d_m_a___channel_status__t.html#ac9b53a1d7331b8adf7fe08e935abe08c">DMA_ChannelStatus_t</a>
</li>
<li>chSrcElemIndex
: <a class="el" href="struct_d_m_a___channel_status__t.html#a3d9c17d1c7dedaa0584aa0dd920e4a33">DMA_ChannelStatus_t</a>
</li>
<li>chSrcFrameIndex
: <a class="el" href="struct_d_m_a___channel_status__t.html#a6a9a9f2c7387ff0c6855f9a829408b95">DMA_ChannelStatus_t</a>
</li>
<li>chSwEnable
: <a class="el" href="struct_d_m_a___channel_status__t.html#aed3802fb839f3fc19105f45ff7a104ef">DMA_ChannelStatus_t</a>
</li>
<li>ctrlBaseAddr
: <a class="el" href="struct_d_m_a___h_w_attrs__t.html#a7d1ac8fb7dc8f76826266123a3cb12c1">DMA_HWAttrs_t</a>
</li>
</ul>


<h3><a class="anchor" id="index_d"></a>- d -</h3><ul>
<li>defaultPortAssignment
: <a class="el" href="struct_d_m_a___h_w_attrs__t.html#af41bfa90b75c05ee74cef00cc8e324ee">DMA_HWAttrs_t</a>
</li>
<li>destAddr
: <a class="el" href="struct_d_m_a___ctrl_pkt_params__t.html#a6a2cf4fdd12f36760302f7bd4302c968">DMA_CtrlPktParams_t</a>
</li>
<li>destAddrMode
: <a class="el" href="struct_d_m_a___ctrl_pkt_params__t.html#a3ec708b589dca01452c438ba2bb30468">DMA_CtrlPktParams_t</a>
</li>
<li>destElemIndexOffset
: <a class="el" href="struct_d_m_a___ctrl_pkt_params__t.html#a6ce3555438f3eb917657f2c208e9c4dd">DMA_CtrlPktParams_t</a>
</li>
<li>destElemSize
: <a class="el" href="struct_d_m_a___ctrl_pkt_params__t.html#a3fb2a81bff146dd0b9d19e839e88f3c1">DMA_CtrlPktParams_t</a>
</li>
<li>destFrameIndexOffset
: <a class="el" href="struct_d_m_a___ctrl_pkt_params__t.html#aa10b7eb6f239cb69772720603dd5f28f">DMA_CtrlPktParams_t</a>
</li>
<li>dmaActiveDstAddr
: <a class="el" href="struct_d_m_a___status__t.html#a6fb98577b7b3c6a1c83d3f954d91eb52">DMA_Status_t</a>
</li>
<li>dmaActiveElemCnt
: <a class="el" href="struct_d_m_a___status__t.html#a84f09e2470192d584c3ac3fe77a1ba77">DMA_Status_t</a>
</li>
<li>dmaActiveFrameCnt
: <a class="el" href="struct_d_m_a___status__t.html#a3181b0cc4a3e95efceb1f0bd73c29b43">DMA_Status_t</a>
</li>
<li>dmaActiveSrcAddr
: <a class="el" href="struct_d_m_a___status__t.html#a55552db04851a9573d0c4e34a4c0880b">DMA_Status_t</a>
</li>
<li>dmaBusBusy
: <a class="el" href="struct_d_m_a___status__t.html#a733f1d5ffa7c4279e9ae1322c0edeb2f">DMA_Status_t</a>
</li>
<li>dmaChActive
: <a class="el" href="struct_d_m_a___status__t.html#a7f171380bb57def76c1f8d9000f9d733">DMA_Status_t</a>
</li>
<li>dmaChBERIntPend
: <a class="el" href="struct_d_m_a___status__t.html#a6debf080b8a435fefef7be0417b7d897">DMA_Status_t</a>
</li>
<li>dmaChBTCIntEn
: <a class="el" href="struct_d_m_a___status__t.html#a9b514232420cd74802342c9066bbf96d">DMA_Status_t</a>
</li>
<li>dmaChBTCIntPend
: <a class="el" href="struct_d_m_a___status__t.html#a9a29cdf61fa45b8b023551bca7699f24">DMA_Status_t</a>
</li>
<li>dmaChFTCIntEn
: <a class="el" href="struct_d_m_a___status__t.html#a80055154c7418fab58a9eef2ca2578a9">DMA_Status_t</a>
</li>
<li>dmaChFTCIntPend
: <a class="el" href="struct_d_m_a___status__t.html#a84cdcc551b48c971fd532482db99be58">DMA_Status_t</a>
</li>
<li>dmaChHBCIntEn
: <a class="el" href="struct_d_m_a___status__t.html#a33b5feecbf5b9f63b277800d91936824">DMA_Status_t</a>
</li>
<li>dmaChHBCIntPend
: <a class="el" href="struct_d_m_a___status__t.html#adaeff309b455325b1ff375c52abbbcca">DMA_Status_t</a>
</li>
<li>dmaChHighPri
: <a class="el" href="struct_d_m_a___status__t.html#a38b056c542d07a10910b08647ef45c9c">DMA_Status_t</a>
</li>
<li>dmaChHwEnable
: <a class="el" href="struct_d_m_a___status__t.html#a79c65f93c58a60bc4ab314348d4a8a5e">DMA_Status_t</a>
</li>
<li>dmaChIntEn
: <a class="el" href="struct_d_m_a___status__t.html#a19910ab1ad611afc1540b32ca3cda65b">DMA_Status_t</a>
</li>
<li>dmaChIntPend
: <a class="el" href="struct_d_m_a___status__t.html#a2cbd3cffe793c8c2771385d9c144a9aa">DMA_Status_t</a>
</li>
<li>dmaChLFSIntEn
: <a class="el" href="struct_d_m_a___status__t.html#a4e986df9af910d6b0e3a5677a8cf4029">DMA_Status_t</a>
</li>
<li>dmaChLFSIntPend
: <a class="el" href="struct_d_m_a___status__t.html#a89510f2c9488351657d64629525515c1">DMA_Status_t</a>
</li>
<li>dmaChPend
: <a class="el" href="struct_d_m_a___status__t.html#ac5f8f6ba288f70f41d0150472632a85b">DMA_Status_t</a>
</li>
<li>dmaChPortAssign
: <a class="el" href="struct_d_m_a___status__t.html#a52f6719cc9d950704dca01dc8504a360">DMA_Status_t</a>
</li>
<li>dmaChReqAssign
: <a class="el" href="struct_d_m_a___status__t.html#a42b924a162c18c98265ea25bf7382f93">DMA_Status_t</a>
</li>
<li>dmaChSwEnable
: <a class="el" href="struct_d_m_a___status__t.html#a427cefc526489d9e0d7857e5a57e89a5">DMA_Status_t</a>
</li>
<li>dmaDbgMode
: <a class="el" href="struct_d_m_a___status__t.html#a7f21e7bfba4b7345a0ec71d55ac8d2a0">DMA_Status_t</a>
</li>
<li>dmaEnable
: <a class="el" href="struct_d_m_a___status__t.html#ae4fc3a089968a4638b997ec24872fa82">DMA_Status_t</a>
</li>
<li>dmaFIFOBypass
: <a class="el" href="struct_d_m_a___status__t.html#abf651e71640dbdc8615e3c8977b4d711">DMA_Status_t</a>
</li>
<li>dmaHighPriSch
: <a class="el" href="struct_d_m_a___status__t.html#ac02d9e0eee6cdca46d0bbd2e212e1094">DMA_Status_t</a>
</li>
<li>dmaLowPriSch
: <a class="el" href="struct_d_m_a___status__t.html#aacef7d20a0f7f1af6a46749bea2c4ba3">DMA_Status_t</a>
</li>
<li>dmaReset
: <a class="el" href="struct_d_m_a___status__t.html#a130c2a112a3466f4ce733437b7aecdd2">DMA_Status_t</a>
</li>
<li>dmaXferPend
: <a class="el" href="struct_d_m_a___status__t.html#a4440daad72b72d5bc40da8cf15452a75">DMA_Status_t</a>
</li>
<li>DREQASI
: <a class="el" href="struct_d_m_a_regs__t.html#aff3efcb89647b6029b9afb4121230434">DMARegs_t</a>
</li>
</ul>


<h3><a class="anchor" id="index_e"></a>- e -</h3><ul>
<li>elemXferCnt
: <a class="el" href="struct_d_m_a___ctrl_pkt_params__t.html#a20f660a0d10a8603af3c3de55f0e592f">DMA_CtrlPktParams_t</a>
</li>
<li>ENDADD
: <a class="el" href="struct_d_m_a_regs__t.html#a360ff4ff2161affb8c508484c132ef7b">DMARegs_t</a>
</li>
</ul>


<h3><a class="anchor" id="index_f"></a>- f -</h3><ul>
<li>frameXferCnt
: <a class="el" href="struct_d_m_a___ctrl_pkt_params__t.html#adb827a04510c42a44a763d53687dd49d">DMA_CtrlPktParams_t</a>
</li>
</ul>


<h3><a class="anchor" id="index_h"></a>- h -</h3><ul>
<li>highPriScheme
: <a class="el" href="struct_d_m_a___params__t.html#a749930091b4eef7204f117ca92de698f">DMA_Params_t</a>
</li>
<li>hwAttrs
: <a class="el" href="struct_d_m_a___driver__t.html#a25e5ae1ae073e8a3e9effde65391b600">DMA_Driver_t</a>
</li>
<li>hwiHandle
: <a class="el" href="struct_d_m_a___driver__t.html#a11b05786a1977f369e04379ca438a3d7">DMA_Driver_t</a>
</li>
</ul>


<h3><a class="anchor" id="index_i"></a>- i -</h3><ul>
<li>instanceNum
: <a class="el" href="struct_d_m_a___driver__t.html#a51e312345beace255f68445edf2b25e8">DMA_Driver_t</a>
</li>
<li>interruptCtx
: <a class="el" href="struct_d_m_a___driver__t.html#a29ac654b640e45b615e566043b99dabb">DMA_Driver_t</a>
</li>
<li>intNum
: <a class="el" href="struct_d_m_a___h_w_attrs__t.html#aff4c503c76575552b8f7abbde3cd2ae0">DMA_HWAttrs_t</a>
</li>
<li>inUse
: <a class="el" href="struct_d_m_a___chan_map_table__t.html#a118870b07c7129a8084892d103acb39e">DMA_ChanMapTable_t</a>
</li>
<li>inUseChannelMap
: <a class="el" href="struct_d_m_a___driver__t.html#a36556c0ed0fb41fa0cc02957bc387123">DMA_Driver_t</a>
</li>
</ul>


<h3><a class="anchor" id="index_l"></a>- l -</h3><ul>
<li>lowPriScheme
: <a class="el" href="struct_d_m_a___params__t.html#a9159022188445a46dd9e5ae681bfd02e">DMA_Params_t</a>
</li>
</ul>


<h3><a class="anchor" id="index_n"></a>- n -</h3><ul>
<li>nextChannel
: <a class="el" href="struct_d_m_a___ctrl_pkt_params__t.html#a284c98e7cf35b91a434a29ee4d2fac60">DMA_CtrlPktParams_t</a>
</li>
<li>numDmaChannels
: <a class="el" href="struct_d_m_a___h_w_attrs__t.html#a1ef6c3b3b61a44d7c22ce3f0c5e2316a">DMA_HWAttrs_t</a>
</li>
<li>numReqLines
: <a class="el" href="struct_d_m_a___h_w_attrs__t.html#a2f5b2249f1a025e71155d9cf0bc41556">DMA_HWAttrs_t</a>
</li>
</ul>


<h3><a class="anchor" id="index_p"></a>- p -</h3><ul>
<li>PAR
: <a class="el" href="struct_d_m_a_regs__t.html#af149578418bb8d4cfbc3484e73319ecf">DMARegs_t</a>
</li>
<li>pktBaseAddr
: <a class="el" href="struct_d_m_a___h_w_attrs__t.html#ad633938ac2bd91b1c4923268399f9227">DMA_HWAttrs_t</a>
</li>
</ul>


<h3><a class="anchor" id="index_r"></a>- r -</h3><ul>
<li>refCnt
: <a class="el" href="struct_d_m_a___driver__t.html#a20fc5f5742de6a2817e30e62341a30b6">DMA_Driver_t</a>
</li>
<li>reqLine
: <a class="el" href="struct_d_m_a___chan_map_table__t.html#a32f9d63b27414bb257ee9d151596b499">DMA_ChanMapTable_t</a>
</li>
</ul>


<h3><a class="anchor" id="index_s"></a>- s -</h3><ul>
<li>srcAddr
: <a class="el" href="struct_d_m_a___ctrl_pkt_params__t.html#ac36e176e6368fe845ab63b100acf1f5d">DMA_CtrlPktParams_t</a>
</li>
<li>srcAddrMode
: <a class="el" href="struct_d_m_a___ctrl_pkt_params__t.html#a65ad8dde7b6c96fd23c32cd37bfdfda4">DMA_CtrlPktParams_t</a>
</li>
<li>srcElemIndexOffset
: <a class="el" href="struct_d_m_a___ctrl_pkt_params__t.html#a81ea0f7cbb9d7a4cc00c6f2751579bec">DMA_CtrlPktParams_t</a>
</li>
<li>srcElemSize
: <a class="el" href="struct_d_m_a___ctrl_pkt_params__t.html#a9dc7488ae2017a5c6c7ef64d449c678c">DMA_CtrlPktParams_t</a>
</li>
<li>srcFrameIndexOffset
: <a class="el" href="struct_d_m_a___ctrl_pkt_params__t.html#a639f6229b2fb951cc50c9b0d9e10b1ba">DMA_CtrlPktParams_t</a>
</li>
<li>STARTADD
: <a class="el" href="struct_d_m_a_regs__t.html#a69dfb08bae2fcb95008fc0c5bf28c5dd">DMARegs_t</a>
</li>
</ul>


<h3><a class="anchor" id="index_x"></a>- x -</h3><ul>
<li>xferType
: <a class="el" href="struct_d_m_a___ctrl_pkt_params__t.html#a820b9de35195511e0b9b5b39dfbd83f1">DMA_CtrlPktParams_t</a>
</li>
</ul>
</div><!-- contents -->
<hr size="1"><small>
Copyright  2018, Texas Instruments Incorporated</small>
</body>
</html>
