{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Simulator Quartus II " "Info: Running Quartus II Simulator" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 26 22:58:49 2015 " "Info: Processing started: Mon Oct 26 22:58:49 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sim --read_settings_files=on --write_settings_files=off FIFO_16bit_100 -c FIFO_16bit_100 " "Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off FIFO_16bit_100 -c FIFO_16bit_100" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISDB_SOURCE_VECTOR_FILE_USED" "E:/Discipline/Verilog/Experiment/Verilog_Experiment_FIFO/FIFO_16bit_100.vwf " "Info: Using vector source file \"E:/Discipline/Verilog/Experiment/Verilog_Experiment_FIFO/FIFO_16bit_100.vwf\"" {  } {  } 0 0 "Using vector source file \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "FIFO_RAM:U1\|altsyncram:altsyncram_component\|altsyncram_uar1:auto_generated\|ram_block1a0 " "Warning: Write to auto-size memory block \"FIFO_RAM:U1\|altsyncram:altsyncram_component\|altsyncram_uar1:auto_generated\|ram_block1a0\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "FIFO_RAM:U1\|altsyncram:altsyncram_component\|altsyncram_uar1:auto_generated\|ram_block1a1 " "Warning: Write to auto-size memory block \"FIFO_RAM:U1\|altsyncram:altsyncram_component\|altsyncram_uar1:auto_generated\|ram_block1a1\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "FIFO_RAM:U1\|altsyncram:altsyncram_component\|altsyncram_uar1:auto_generated\|ram_block1a2 " "Warning: Write to auto-size memory block \"FIFO_RAM:U1\|altsyncram:altsyncram_component\|altsyncram_uar1:auto_generated\|ram_block1a2\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "FIFO_RAM:U1\|altsyncram:altsyncram_component\|altsyncram_uar1:auto_generated\|ram_block1a3 " "Warning: Write to auto-size memory block \"FIFO_RAM:U1\|altsyncram:altsyncram_component\|altsyncram_uar1:auto_generated\|ram_block1a3\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "FIFO_RAM:U1\|altsyncram:altsyncram_component\|altsyncram_uar1:auto_generated\|ram_block1a4 " "Warning: Write to auto-size memory block \"FIFO_RAM:U1\|altsyncram:altsyncram_component\|altsyncram_uar1:auto_generated\|ram_block1a4\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "FIFO_RAM:U1\|altsyncram:altsyncram_component\|altsyncram_uar1:auto_generated\|ram_block1a5 " "Warning: Write to auto-size memory block \"FIFO_RAM:U1\|altsyncram:altsyncram_component\|altsyncram_uar1:auto_generated\|ram_block1a5\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "FIFO_RAM:U1\|altsyncram:altsyncram_component\|altsyncram_uar1:auto_generated\|ram_block1a6 " "Warning: Write to auto-size memory block \"FIFO_RAM:U1\|altsyncram:altsyncram_component\|altsyncram_uar1:auto_generated\|ram_block1a6\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "FIFO_RAM:U1\|altsyncram:altsyncram_component\|altsyncram_uar1:auto_generated\|ram_block1a7 " "Warning: Write to auto-size memory block \"FIFO_RAM:U1\|altsyncram:altsyncram_component\|altsyncram_uar1:auto_generated\|ram_block1a7\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "FIFO_RAM:U1\|altsyncram:altsyncram_component\|altsyncram_uar1:auto_generated\|ram_block1a8 " "Warning: Write to auto-size memory block \"FIFO_RAM:U1\|altsyncram:altsyncram_component\|altsyncram_uar1:auto_generated\|ram_block1a8\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "FIFO_RAM:U1\|altsyncram:altsyncram_component\|altsyncram_uar1:auto_generated\|ram_block1a9 " "Warning: Write to auto-size memory block \"FIFO_RAM:U1\|altsyncram:altsyncram_component\|altsyncram_uar1:auto_generated\|ram_block1a9\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "FIFO_RAM:U1\|altsyncram:altsyncram_component\|altsyncram_uar1:auto_generated\|ram_block1a10 " "Warning: Write to auto-size memory block \"FIFO_RAM:U1\|altsyncram:altsyncram_component\|altsyncram_uar1:auto_generated\|ram_block1a10\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "FIFO_RAM:U1\|altsyncram:altsyncram_component\|altsyncram_uar1:auto_generated\|ram_block1a11 " "Warning: Write to auto-size memory block \"FIFO_RAM:U1\|altsyncram:altsyncram_component\|altsyncram_uar1:auto_generated\|ram_block1a11\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "FIFO_RAM:U1\|altsyncram:altsyncram_component\|altsyncram_uar1:auto_generated\|ram_block1a12 " "Warning: Write to auto-size memory block \"FIFO_RAM:U1\|altsyncram:altsyncram_component\|altsyncram_uar1:auto_generated\|ram_block1a12\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "FIFO_RAM:U1\|altsyncram:altsyncram_component\|altsyncram_uar1:auto_generated\|ram_block1a13 " "Warning: Write to auto-size memory block \"FIFO_RAM:U1\|altsyncram:altsyncram_component\|altsyncram_uar1:auto_generated\|ram_block1a13\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "FIFO_RAM:U1\|altsyncram:altsyncram_component\|altsyncram_uar1:auto_generated\|ram_block1a14 " "Warning: Write to auto-size memory block \"FIFO_RAM:U1\|altsyncram:altsyncram_component\|altsyncram_uar1:auto_generated\|ram_block1a14\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "FIFO_RAM:U1\|altsyncram:altsyncram_component\|altsyncram_uar1:auto_generated\|ram_block1a15 " "Warning: Write to auto-size memory block \"FIFO_RAM:U1\|altsyncram:altsyncram_component\|altsyncram_uar1:auto_generated\|ram_block1a15\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "data\[15\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"data\[15\]\" in design." {  } { { "E:/Discipline/Verilog/Experiment/Verilog_Experiment_FIFO/FIFO_16bit_100.vwf" "" { Waveform "E:/Discipline/Verilog/Experiment/Verilog_Experiment_FIFO/FIFO_16bit_100.vwf" "data\[15\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "data\[14\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"data\[14\]\" in design." {  } { { "E:/Discipline/Verilog/Experiment/Verilog_Experiment_FIFO/FIFO_16bit_100.vwf" "" { Waveform "E:/Discipline/Verilog/Experiment/Verilog_Experiment_FIFO/FIFO_16bit_100.vwf" "data\[14\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "data\[13\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"data\[13\]\" in design." {  } { { "E:/Discipline/Verilog/Experiment/Verilog_Experiment_FIFO/FIFO_16bit_100.vwf" "" { Waveform "E:/Discipline/Verilog/Experiment/Verilog_Experiment_FIFO/FIFO_16bit_100.vwf" "data\[13\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "data\[12\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"data\[12\]\" in design." {  } { { "E:/Discipline/Verilog/Experiment/Verilog_Experiment_FIFO/FIFO_16bit_100.vwf" "" { Waveform "E:/Discipline/Verilog/Experiment/Verilog_Experiment_FIFO/FIFO_16bit_100.vwf" "data\[12\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "data\[11\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"data\[11\]\" in design." {  } { { "E:/Discipline/Verilog/Experiment/Verilog_Experiment_FIFO/FIFO_16bit_100.vwf" "" { Waveform "E:/Discipline/Verilog/Experiment/Verilog_Experiment_FIFO/FIFO_16bit_100.vwf" "data\[11\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "data\[10\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"data\[10\]\" in design." {  } { { "E:/Discipline/Verilog/Experiment/Verilog_Experiment_FIFO/FIFO_16bit_100.vwf" "" { Waveform "E:/Discipline/Verilog/Experiment/Verilog_Experiment_FIFO/FIFO_16bit_100.vwf" "data\[10\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "data\[9\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"data\[9\]\" in design." {  } { { "E:/Discipline/Verilog/Experiment/Verilog_Experiment_FIFO/FIFO_16bit_100.vwf" "" { Waveform "E:/Discipline/Verilog/Experiment/Verilog_Experiment_FIFO/FIFO_16bit_100.vwf" "data\[9\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "data\[8\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"data\[8\]\" in design." {  } { { "E:/Discipline/Verilog/Experiment/Verilog_Experiment_FIFO/FIFO_16bit_100.vwf" "" { Waveform "E:/Discipline/Verilog/Experiment/Verilog_Experiment_FIFO/FIFO_16bit_100.vwf" "data\[8\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "data\[7\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"data\[7\]\" in design." {  } { { "E:/Discipline/Verilog/Experiment/Verilog_Experiment_FIFO/FIFO_16bit_100.vwf" "" { Waveform "E:/Discipline/Verilog/Experiment/Verilog_Experiment_FIFO/FIFO_16bit_100.vwf" "data\[7\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "data\[6\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"data\[6\]\" in design." {  } { { "E:/Discipline/Verilog/Experiment/Verilog_Experiment_FIFO/FIFO_16bit_100.vwf" "" { Waveform "E:/Discipline/Verilog/Experiment/Verilog_Experiment_FIFO/FIFO_16bit_100.vwf" "data\[6\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "data\[5\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"data\[5\]\" in design." {  } { { "E:/Discipline/Verilog/Experiment/Verilog_Experiment_FIFO/FIFO_16bit_100.vwf" "" { Waveform "E:/Discipline/Verilog/Experiment/Verilog_Experiment_FIFO/FIFO_16bit_100.vwf" "data\[5\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "data\[4\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"data\[4\]\" in design." {  } { { "E:/Discipline/Verilog/Experiment/Verilog_Experiment_FIFO/FIFO_16bit_100.vwf" "" { Waveform "E:/Discipline/Verilog/Experiment/Verilog_Experiment_FIFO/FIFO_16bit_100.vwf" "data\[4\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "data\[3\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"data\[3\]\" in design." {  } { { "E:/Discipline/Verilog/Experiment/Verilog_Experiment_FIFO/FIFO_16bit_100.vwf" "" { Waveform "E:/Discipline/Verilog/Experiment/Verilog_Experiment_FIFO/FIFO_16bit_100.vwf" "data\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "data\[2\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"data\[2\]\" in design." {  } { { "E:/Discipline/Verilog/Experiment/Verilog_Experiment_FIFO/FIFO_16bit_100.vwf" "" { Waveform "E:/Discipline/Verilog/Experiment/Verilog_Experiment_FIFO/FIFO_16bit_100.vwf" "data\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "data\[1\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"data\[1\]\" in design." {  } { { "E:/Discipline/Verilog/Experiment/Verilog_Experiment_FIFO/FIFO_16bit_100.vwf" "" { Waveform "E:/Discipline/Verilog/Experiment/Verilog_Experiment_FIFO/FIFO_16bit_100.vwf" "data\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "data\[0\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"data\[0\]\" in design." {  } { { "E:/Discipline/Verilog/Experiment/Verilog_Experiment_FIFO/FIFO_16bit_100.vwf" "" { Waveform "E:/Discipline/Verilog/Experiment/Verilog_Experiment_FIFO/FIFO_16bit_100.vwf" "data\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Info" "IEDS_MAX_TRANSITION_COUNT" "" "Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled" { { "Info" "IEDS_MAX_TRANSITION_COUNT_EXP" "" "Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." {  } {  } 0 0 "Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." 0 0 "" 0 -1}  } {  } 0 0 "Option to preserve fewer signal transitions to reduce memory requirements is enabled" 0 0 "" 0 -1}
{ "Info" "IEDS_SUB_SIMULATION_COUNT" "1 " "Info: Simulation partitioned into 1 sub-simulations" {  } {  } 0 0 "Simulation partitioned into %1!d! sub-simulations" 0 0 "" 0 -1}
{ "Info" "ISIM_SIM_SIMULATION_COVERAGE" "     49.79 % " "Info: Simulation coverage is      49.79 %" {  } {  } 0 0 "Simulation coverage is %1!s!" 0 0 "" 0 -1}
{ "Info" "ISIM_SIM_NUMBER_OF_TRANSITION" "935 " "Info: Number of transitions in simulation is 935" {  } {  } 0 0 "Number of transitions in simulation is %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Simulator 0 s 32 s Quartus II " "Info: Quartus II Simulator was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "159 " "Info: Peak virtual memory: 159 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 26 22:58:50 2015 " "Info: Processing ended: Mon Oct 26 22:58:50 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
