{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1465316261062 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1465316261068 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 07 11:17:40 2016 " "Processing started: Tue Jun 07 11:17:40 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1465316261068 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1465316261068 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off picoCtrol -c picoCtrol " "Command: quartus_map --read_settings_files=on --write_settings_files=off picoCtrol -c picoCtrol" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1465316261068 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1465316261475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/syncro.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/syncro.v" { { "Info" "ISGN_ENTITY_NAME" "1 syncro " "Found entity 1: syncro" {  } { { "modules/syncro.v" "" { Text "D:/Diseño avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/modules/syncro.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465316276185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465316276185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/div_freq.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/div_freq.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_freq " "Found entity 1: div_freq" {  } { { "modules/div_freq.v" "" { Text "D:/Diseño avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/modules/div_freq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465316276188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465316276188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/picocontrol/picoctrl_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/picocontrol/picoctrl_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 picoctrl " "Found entity 1: picoctrl" {  } { { "modules/picocontrol/picoctrl_Verilog.v" "" { Text "D:/Diseño avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/modules/picocontrol/picoctrl_Verilog.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465316276190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465316276190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/picocontrol/picoctrl_rom32_instructions.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/picocontrol/picoctrl_rom32_instructions.v" { { "Info" "ISGN_ENTITY_NAME" "1 PicoCtrl_rom32_instructions " "Found entity 1: PicoCtrl_rom32_instructions" {  } { { "modules/picocontrol/PicoCtrl_rom32_instructions.v" "" { Text "D:/Diseño avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/modules/picocontrol/PicoCtrl_rom32_instructions.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465316276193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465316276193 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "modules/picocontrol/opcodes.v " "Can't analyze file -- file modules/picocontrol/opcodes.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1465316276197 ""}
{ "Warning" "WSGN_SEARCH_FILE" "picoctrol.v 1 1 " "Using design file picoctrol.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 picoCtrol " "Found entity 1: picoCtrol" {  } { { "picoctrol.v" "" { Text "D:/Diseño avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoctrol.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465316276270 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1465316276270 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "picoCtrol " "Elaborating entity \"picoCtrol\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1465316276272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_freq div_freq:div_freq_inst " "Elaborating entity \"div_freq\" for hierarchy \"div_freq:div_freq_inst\"" {  } { { "picoctrol.v" "div_freq_inst" { Text "D:/Diseño avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoctrol.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465316276275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "syncro syncro:syncro_inst " "Elaborating entity \"syncro\" for hierarchy \"syncro:syncro_inst\"" {  } { { "picoctrol.v" "syncro_inst" { Text "D:/Diseño avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoctrol.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465316276277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "picoctrl picoctrl:picoctrl_inst " "Elaborating entity \"picoctrl\" for hierarchy \"picoctrl:picoctrl_inst\"" {  } { { "picoctrol.v" "picoctrl_inst" { Text "D:/Diseño avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoctrol.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465316276279 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picoctrl_Verilog.v(86) " "Verilog HDL assignment warning at picoctrl_Verilog.v(86): truncated value with size 32 to match size of target (5)" {  } { { "modules/picocontrol/picoctrl_Verilog.v" "" { Text "D:/Diseño avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/modules/picocontrol/picoctrl_Verilog.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1465316276281 "|picoCtrol|picoctrl:picoctrl_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PicoCtrl_rom32_instructions PicoCtrl_rom32_instructions:PicoCtrl_rom32_instructions_inst " "Elaborating entity \"PicoCtrl_rom32_instructions\" for hierarchy \"PicoCtrl_rom32_instructions:PicoCtrl_rom32_instructions_inst\"" {  } { { "picoctrol.v" "PicoCtrl_rom32_instructions_inst" { Text "D:/Diseño avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoctrol.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465316276285 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "PicoCtrl_rom32_instructions:PicoCtrl_rom32_instructions_inst\|Ram0 " "RAM logic \"PicoCtrl_rom32_instructions:PicoCtrl_rom32_instructions_inst\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "modules/picocontrol/PicoCtrl_rom32_instructions.v" "Ram0" { Text "D:/Diseño avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/modules/picocontrol/PicoCtrl_rom32_instructions.v" 11 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1465316276698 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1465316276698 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1465316277043 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1465316277365 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465316277365 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK2_50 " "No output dependent on input pin \"FPGA_CLK2_50\"" {  } { { "picoctrol.v" "" { Text "D:/Diseño avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoctrol.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465316277400 "|picoCtrol|FPGA_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK3_50 " "No output dependent on input pin \"FPGA_CLK3_50\"" {  } { { "picoctrol.v" "" { Text "D:/Diseño avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoctrol.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465316277400 "|picoCtrol|FPGA_CLK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "picoctrol.v" "" { Text "D:/Diseño avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoctrol.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465316277400 "|picoCtrol|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "picoctrol.v" "" { Text "D:/Diseño avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoctrol.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465316277400 "|picoCtrol|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "picoctrol.v" "" { Text "D:/Diseño avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoctrol.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465316277400 "|picoCtrol|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "picoctrol.v" "" { Text "D:/Diseño avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoctrol.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465316277400 "|picoCtrol|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "picoctrol.v" "" { Text "D:/Diseño avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoctrol.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465316277400 "|picoCtrol|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "picoctrol.v" "" { Text "D:/Diseño avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoctrol.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465316277400 "|picoCtrol|SW[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1465316277400 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "91 " "Implemented 91 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1465316277402 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1465316277402 ""} { "Info" "ICUT_CUT_TM_LCELLS" "74 " "Implemented 74 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1465316277402 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1465316277402 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "703 " "Peak virtual memory: 703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1465316277423 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 07 11:17:57 2016 " "Processing ended: Tue Jun 07 11:17:57 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1465316277423 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1465316277423 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1465316277423 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1465316277423 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1465316279914 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1465316279920 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 07 11:17:59 2016 " "Processing started: Tue Jun 07 11:17:59 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1465316279920 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1465316279920 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off picoCtrol -c picoCtrol " "Command: quartus_fit --read_settings_files=off --write_settings_files=off picoCtrol -c picoCtrol" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1465316279920 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1465316280043 ""}
{ "Info" "0" "" "Project  = picoCtrol" {  } {  } 0 0 "Project  = picoCtrol" 0 0 "Fitter" 0 0 1465316280044 ""}
{ "Info" "0" "" "Revision = picoCtrol" {  } {  } 0 0 "Revision = picoCtrol" 0 0 "Fitter" 0 0 1465316280044 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1465316280219 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "picoCtrol 5CSEMA4U23C6 " "Selected device 5CSEMA4U23C6 for design \"picoCtrol\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1465316280224 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1465316280273 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1465316280273 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1465316280670 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1465316280689 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1465316280773 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1465316288471 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "FPGA_CLK1_50~inputCLKENA0 60 global CLKCTRL_G6 " "FPGA_CLK1_50~inputCLKENA0 with 60 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1465316288507 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1465316288507 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1465316288538 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1465316288541 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1465316288542 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1465316288543 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1465316288544 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1465316288544 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1465316288544 ""}
{ "Info" "ISTA_SDC_FOUND" "picoCtrol.SDC " "Reading SDC File: 'picoCtrol.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1465316289220 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "picoCtrol.sdc 14 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at picoCtrol.sdc(14): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "D:/DiseÃ±o avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoCtrol.sdc" "" { Text "D:/DiseÃ±o avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoCtrol.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1465316289222 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock picoCtrol.sdc 14 Argument <targets> is not an object ID " "Ignored create_clock at picoCtrol.sdc(14): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "D:/DiseÃ±o avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoCtrol.sdc" "" { Text "D:/DiseÃ±o avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoCtrol.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1465316289223 ""}  } { { "D:/DiseÃ±o avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoCtrol.sdc" "" { Text "D:/DiseÃ±o avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoCtrol.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1465316289223 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "picoCtrol.sdc 15 altera_reserved_tdi port " "Ignored filter at picoCtrol.sdc(15): altera_reserved_tdi could not be matched with a port" {  } { { "D:/DiseÃ±o avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoCtrol.sdc" "" { Text "D:/DiseÃ±o avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoCtrol.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1465316289223 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "picoCtrol.sdc 15 altera_reserved_tck clock " "Ignored filter at picoCtrol.sdc(15): altera_reserved_tck could not be matched with a clock" {  } { { "D:/DiseÃ±o avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoCtrol.sdc" "" { Text "D:/DiseÃ±o avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoCtrol.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1465316289223 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay picoCtrol.sdc 15 Argument <targets> is an empty collection " "Ignored set_input_delay at picoCtrol.sdc(15): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "D:/DiseÃ±o avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoCtrol.sdc" "" { Text "D:/DiseÃ±o avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoCtrol.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1465316289224 ""}  } { { "D:/DiseÃ±o avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoCtrol.sdc" "" { Text "D:/DiseÃ±o avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoCtrol.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1465316289224 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay picoCtrol.sdc 15 Argument -clock is not an object ID " "Ignored set_input_delay at picoCtrol.sdc(15): Argument -clock is not an object ID" {  } { { "D:/DiseÃ±o avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoCtrol.sdc" "" { Text "D:/DiseÃ±o avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoCtrol.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1465316289224 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "picoCtrol.sdc 16 altera_reserved_tms port " "Ignored filter at picoCtrol.sdc(16): altera_reserved_tms could not be matched with a port" {  } { { "D:/DiseÃ±o avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoCtrol.sdc" "" { Text "D:/DiseÃ±o avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoCtrol.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1465316289224 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay picoCtrol.sdc 16 Argument <targets> is an empty collection " "Ignored set_input_delay at picoCtrol.sdc(16): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "D:/DiseÃ±o avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoCtrol.sdc" "" { Text "D:/DiseÃ±o avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoCtrol.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1465316289225 ""}  } { { "D:/DiseÃ±o avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoCtrol.sdc" "" { Text "D:/DiseÃ±o avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoCtrol.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1465316289225 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay picoCtrol.sdc 16 Argument -clock is not an object ID " "Ignored set_input_delay at picoCtrol.sdc(16): Argument -clock is not an object ID" {  } { { "D:/DiseÃ±o avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoCtrol.sdc" "" { Text "D:/DiseÃ±o avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoCtrol.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1465316289225 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "picoCtrol.sdc 17 altera_reserved_tdo port " "Ignored filter at picoCtrol.sdc(17): altera_reserved_tdo could not be matched with a port" {  } { { "D:/DiseÃ±o avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoCtrol.sdc" "" { Text "D:/DiseÃ±o avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoCtrol.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1465316289225 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay picoCtrol.sdc 17 Argument <targets> is an empty collection " "Ignored set_output_delay at picoCtrol.sdc(17): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "D:/DiseÃ±o avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoCtrol.sdc" "" { Text "D:/DiseÃ±o avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoCtrol.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1465316289225 ""}  } { { "D:/DiseÃ±o avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoCtrol.sdc" "" { Text "D:/DiseÃ±o avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoCtrol.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1465316289225 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay picoCtrol.sdc 17 Argument -clock is not an object ID " "Ignored set_output_delay at picoCtrol.sdc(17): Argument -clock is not an object ID" {  } { { "D:/DiseÃ±o avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoCtrol.sdc" "" { Text "D:/DiseÃ±o avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoCtrol.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1465316289225 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1465316289226 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1465316289229 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1465316289230 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1465316289232 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1465316289232 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 FPGA_CLK1_50 " "  20.000 FPGA_CLK1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1465316289232 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 FPGA_CLK2_50 " "  20.000 FPGA_CLK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1465316289232 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 FPGA_CLK3_50 " "  20.000 FPGA_CLK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1465316289232 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1465316289232 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1465316289244 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1465316289245 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1465316289245 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1465316289278 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1465316295283 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1465316295439 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1465316296872 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1465316297922 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1465316298205 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1465316298205 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1465316299755 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X57_Y0 X68_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X57_Y0 to location X68_Y11" {  } { { "loc" "" { Generic "D:/Diseño avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X57_Y0 to location X68_Y11"} { { 12 { 0 ""} 57 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1465316304109 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1465316304109 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1465316304310 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1465316304311 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1465316304311 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1465316304311 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.25 " "Total time spent on timing analysis during the Fitter is 0.25 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1465316306089 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1465316306283 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1465316306700 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1465316306844 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1465316307269 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1465316309790 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Diseño avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoCtrol.fit.smsg " "Generated suppressed messages file D:/Diseño avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoCtrol.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1465316310103 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1708 " "Peak virtual memory: 1708 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1465316310738 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 07 11:18:30 2016 " "Processing ended: Tue Jun 07 11:18:30 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1465316310738 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1465316310738 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1465316310738 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1465316310738 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1465316313109 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1465316313115 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 07 11:18:32 2016 " "Processing started: Tue Jun 07 11:18:32 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1465316313115 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1465316313115 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off picoCtrol -c picoCtrol " "Command: quartus_asm --read_settings_files=off --write_settings_files=off picoCtrol -c picoCtrol" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1465316313116 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1465316319249 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "734 " "Peak virtual memory: 734 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1465316321787 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 07 11:18:41 2016 " "Processing ended: Tue Jun 07 11:18:41 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1465316321787 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1465316321787 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1465316321787 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1465316321787 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1465316322457 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1465316325136 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1465316325146 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 07 11:18:44 2016 " "Processing started: Tue Jun 07 11:18:44 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1465316325146 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1465316325146 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta picoCtrol -c picoCtrol " "Command: quartus_sta picoCtrol -c picoCtrol" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1465316325147 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1465316325310 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1465316326436 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1465316326499 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1465316326499 ""}
{ "Info" "ISTA_SDC_FOUND" "picoCtrol.SDC " "Reading SDC File: 'picoCtrol.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1465316327801 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "picoCtrol.sdc 14 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at picoCtrol.sdc(14): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "D:/DiseÃ±o avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoCtrol.sdc" "" { Text "D:/DiseÃ±o avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoCtrol.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1465316327804 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock picoCtrol.sdc 14 Argument <targets> is not an object ID " "Ignored create_clock at picoCtrol.sdc(14): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "D:/DiseÃ±o avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoCtrol.sdc" "" { Text "D:/DiseÃ±o avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoCtrol.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1465316327805 ""}  } { { "D:/DiseÃ±o avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoCtrol.sdc" "" { Text "D:/DiseÃ±o avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoCtrol.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1465316327805 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "picoCtrol.sdc 15 altera_reserved_tdi port " "Ignored filter at picoCtrol.sdc(15): altera_reserved_tdi could not be matched with a port" {  } { { "D:/DiseÃ±o avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoCtrol.sdc" "" { Text "D:/DiseÃ±o avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoCtrol.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1465316327805 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "picoCtrol.sdc 15 altera_reserved_tck clock " "Ignored filter at picoCtrol.sdc(15): altera_reserved_tck could not be matched with a clock" {  } { { "D:/DiseÃ±o avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoCtrol.sdc" "" { Text "D:/DiseÃ±o avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoCtrol.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1465316327806 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay picoCtrol.sdc 15 Argument <targets> is an empty collection " "Ignored set_input_delay at picoCtrol.sdc(15): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "D:/DiseÃ±o avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoCtrol.sdc" "" { Text "D:/DiseÃ±o avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoCtrol.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1465316327806 ""}  } { { "D:/DiseÃ±o avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoCtrol.sdc" "" { Text "D:/DiseÃ±o avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoCtrol.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1465316327806 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay picoCtrol.sdc 15 Argument -clock is not an object ID " "Ignored set_input_delay at picoCtrol.sdc(15): Argument -clock is not an object ID" {  } { { "D:/DiseÃ±o avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoCtrol.sdc" "" { Text "D:/DiseÃ±o avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoCtrol.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1465316327806 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "picoCtrol.sdc 16 altera_reserved_tms port " "Ignored filter at picoCtrol.sdc(16): altera_reserved_tms could not be matched with a port" {  } { { "D:/DiseÃ±o avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoCtrol.sdc" "" { Text "D:/DiseÃ±o avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoCtrol.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1465316327807 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay picoCtrol.sdc 16 Argument <targets> is an empty collection " "Ignored set_input_delay at picoCtrol.sdc(16): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "D:/DiseÃ±o avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoCtrol.sdc" "" { Text "D:/DiseÃ±o avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoCtrol.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1465316327807 ""}  } { { "D:/DiseÃ±o avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoCtrol.sdc" "" { Text "D:/DiseÃ±o avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoCtrol.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1465316327807 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay picoCtrol.sdc 16 Argument -clock is not an object ID " "Ignored set_input_delay at picoCtrol.sdc(16): Argument -clock is not an object ID" {  } { { "D:/DiseÃ±o avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoCtrol.sdc" "" { Text "D:/DiseÃ±o avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoCtrol.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1465316327807 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "picoCtrol.sdc 17 altera_reserved_tdo port " "Ignored filter at picoCtrol.sdc(17): altera_reserved_tdo could not be matched with a port" {  } { { "D:/DiseÃ±o avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoCtrol.sdc" "" { Text "D:/DiseÃ±o avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoCtrol.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1465316327808 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay picoCtrol.sdc 17 Argument <targets> is an empty collection " "Ignored set_output_delay at picoCtrol.sdc(17): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "D:/DiseÃ±o avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoCtrol.sdc" "" { Text "D:/DiseÃ±o avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoCtrol.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1465316327808 ""}  } { { "D:/DiseÃ±o avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoCtrol.sdc" "" { Text "D:/DiseÃ±o avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoCtrol.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1465316327808 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay picoCtrol.sdc 17 Argument -clock is not an object ID " "Ignored set_output_delay at picoCtrol.sdc(17): Argument -clock is not an object ID" {  } { { "D:/DiseÃ±o avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoCtrol.sdc" "" { Text "D:/DiseÃ±o avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoCtrol.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1465316327808 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1465316327809 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1465316327814 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1465316327816 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1465316327827 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 15.250 " "Worst-case setup slack is 15.250" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465316327843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465316327843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.250               0.000 FPGA_CLK1_50  " "   15.250               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465316327843 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1465316327843 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.229 " "Worst-case hold slack is 0.229" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465316327847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465316327847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.229               0.000 FPGA_CLK1_50  " "    0.229               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465316327847 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1465316327847 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1465316327850 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1465316327852 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.221 " "Worst-case minimum pulse width slack is 9.221" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465316327855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465316327855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.221               0.000 FPGA_CLK1_50  " "    9.221               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465316327855 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1465316327855 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1465316327867 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1465316327943 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1465316329221 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1465316329303 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 15.305 " "Worst-case setup slack is 15.305" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465316329311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465316329311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.305               0.000 FPGA_CLK1_50  " "   15.305               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465316329311 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1465316329311 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.210 " "Worst-case hold slack is 0.210" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465316329315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465316329315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.210               0.000 FPGA_CLK1_50  " "    0.210               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465316329315 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1465316329315 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1465316329317 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1465316329320 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.298 " "Worst-case minimum pulse width slack is 9.298" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465316329322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465316329322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.298               0.000 FPGA_CLK1_50  " "    9.298               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465316329322 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1465316329322 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1465316329330 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1465316329574 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1465316330605 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1465316330679 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 17.204 " "Worst-case setup slack is 17.204" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465316330682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465316330682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.204               0.000 FPGA_CLK1_50  " "   17.204               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465316330682 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1465316330682 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.135 " "Worst-case hold slack is 0.135" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465316330685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465316330685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.135               0.000 FPGA_CLK1_50  " "    0.135               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465316330685 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1465316330685 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1465316330687 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1465316330690 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.103 " "Worst-case minimum pulse width slack is 9.103" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465316330693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465316330693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.103               0.000 FPGA_CLK1_50  " "    9.103               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465316330693 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1465316330693 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1465316330703 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1465316331244 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 17.437 " "Worst-case setup slack is 17.437" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465316331247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465316331247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.437               0.000 FPGA_CLK1_50  " "   17.437               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465316331247 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1465316331247 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.121 " "Worst-case hold slack is 0.121" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465316331250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465316331250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.121               0.000 FPGA_CLK1_50  " "    0.121               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465316331250 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1465316331250 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1465316331252 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1465316331254 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.067 " "Worst-case minimum pulse width slack is 9.067" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465316331257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465316331257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.067               0.000 FPGA_CLK1_50  " "    9.067               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465316331257 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1465316331257 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1465316332900 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1465316332900 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "966 " "Peak virtual memory: 966 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1465316332963 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 07 11:18:52 2016 " "Processing ended: Tue Jun 07 11:18:52 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1465316332963 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1465316332963 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1465316332963 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1465316332963 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 38 s " "Quartus II Full Compilation was successful. 0 errors, 38 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1465316333782 ""}
