#! /c/iverilog/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-965-g55e06db6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\_吉大~1\20221231\校内课程\CPU\QQ群内容\IVERIL~1\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\_吉大~1\20221231\校内课程\CPU\QQ群内容\IVERIL~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\_吉大~1\20221231\校内课程\CPU\QQ群内容\IVERIL~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\_吉大~1\20221231\校内课程\CPU\QQ群内容\IVERIL~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\_吉大~1\20221231\校内课程\CPU\QQ群内容\IVERIL~1\iverilog\lib\ivl\va_math.vpi";
S_000000000121a1f0 .scope module, "main" "main" 2 5;
 .timescale -9 -12;
v0000000001603700_0 .var "clk", 0 0;
v0000000001602a80_0 .var "reset", 0 0;
S_000000000121a380 .scope module, "mips" "mips" 2 8, 3 16 0, S_000000000121a1f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
L_0000000001248b50 .functor BUFZ 5, L_0000000001603ac0, C4<00000>, C4<00000>, C4<00000>;
L_0000000001248bc0 .functor BUFZ 5, L_0000000001602da0, C4<00000>, C4<00000>, C4<00000>;
L_0000000001248f40 .functor BUFZ 32, L_0000000001248ed0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000000015fe880_0 .net "A3", 4 0, v00000000015ff500_0;  1 drivers
v00000000015fe100_0 .net "ALUsrc", 0 0, v000000000129e140_0;  1 drivers
v00000000015fea60_0 .net "J", 0 0, v000000000129d560_0;  1 drivers
v00000000015ff8c0_0 .net "JAL", 0 0, v000000000129d420_0;  1 drivers
v00000000015fed80_0 .net "JR", 0 0, v000000000129cac0_0;  1 drivers
v00000000015ff960_0 .net "MEMout", 31 0, v0000000001253790_0;  1 drivers
v00000000015fe6a0_0 .net "MemWrite", 0 0, v000000000129dec0_0;  1 drivers
v00000000015fee20_0 .net "MemtoReg", 0 0, v000000000129e280_0;  1 drivers
v00000000015ff820_0 .net "RegDst", 0 0, v000000000129cc00_0;  1 drivers
v00000000015fece0_0 .net "RegRd1", 4 0, L_0000000001248b50;  1 drivers
v00000000015fe240_0 .net "RegRd2", 4 0, L_0000000001248bc0;  1 drivers
v00000000015ffdc0_0 .net "RegWrite", 0 0, v000000000129d880_0;  1 drivers
v00000000015feec0_0 .net "_imm_extend", 31 0, v00000000012549b0_0;  1 drivers
L_00000000016040d8 .functor BUFT 1, C4<000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000000015ff140_0 .net/2u *"_ivl_6", 29 0, L_00000000016040d8;  1 drivers
v00000000015ffb40_0 .net "add_dm", 11 2, L_00000000016026c0;  1 drivers
v00000000015ff280_0 .net "add_im", 11 2, L_0000000001602d00;  1 drivers
v00000000015ff0a0_0 .net "alu_res", 31 0, v00000000012540f0_0;  1 drivers
v00000000015fe740_0 .net "aluop", 1 0, v000000000129cb60_0;  1 drivers
v00000000015fe4c0_0 .net "b", 31 0, v00000000015fe920_0;  1 drivers
v00000000015ffd20_0 .net "clk", 0 0, v0000000001603700_0;  1 drivers
v00000000015ffe60_0 .net "dm_data", 31 0, L_0000000001248f40;  1 drivers
v00000000015fff00_0 .net "extop", 0 0, v000000000129ce80_0;  1 drivers
v00000000015fe560_0 .net "func", 5 0, L_0000000001602760;  1 drivers
v00000000015fe2e0_0 .net "ifbeq", 0 0, v000000000129d920_0;  1 drivers
v00000000015fe060_0 .net "im_out", 31 0, v000000000129c660_0;  1 drivers
v00000000015fe600_0 .net "im_outs", 25 0, L_0000000001602300;  1 drivers
v0000000001603020_0 .net "imm_low16", 15 0, L_0000000001602440;  1 drivers
v0000000001602800_0 .net "instr", 31 2, v00000000015ff780_0;  1 drivers
v00000000016038e0_0 .net "luiop", 0 0, v000000000129dd80_0;  1 drivers
v0000000001603520_0 .net "next_pc", 31 2, v000000000129c3e0_0;  1 drivers
v00000000016028a0_0 .net "op", 5 0, L_0000000001603660;  1 drivers
v0000000001603de0_0 .net "pc", 31 2, v000000000129d060_0;  1 drivers
v0000000001602260_0 .net "pc_high", 31 28, L_00000000016037a0;  1 drivers
v0000000001602e40_0 .net "pc_plus", 31 2, L_00000000016023a0;  1 drivers
v00000000016035c0_0 .net "rd", 4 0, L_0000000001603160;  1 drivers
v0000000001602bc0_0 .net "read_data1", 31 0, L_00000000012488b0;  1 drivers
v0000000001602b20_0 .net "read_data2", 31 0, L_0000000001248ed0;  1 drivers
v0000000001602620_0 .net "reset", 0 0, v0000000001602a80_0;  1 drivers
v0000000001602ee0_0 .net "rs", 4 0, L_0000000001603ac0;  1 drivers
v00000000016030c0_0 .net "rt", 4 0, L_0000000001602da0;  1 drivers
v0000000001603200_0 .net "slt_op", 0 0, v00000000015ff000_0;  1 drivers
v00000000016024e0_0 .net "write_data", 31 0, v00000000015ff320_0;  1 drivers
v000000000129e0a0_31 .array/port v000000000129e0a0, 31;
E_000000000124c560 .event edge, v000000000129e0a0_31;
v000000000129e0a0_15 .array/port v000000000129e0a0, 15;
E_000000000124c420 .event edge, v000000000129e0a0_15;
v000000000129e0a0_14 .array/port v000000000129e0a0, 14;
E_000000000124cca0 .event edge, v000000000129e0a0_14;
v000000000129e0a0_13 .array/port v000000000129e0a0, 13;
E_000000000124c320 .event edge, v000000000129e0a0_13;
v000000000129e0a0_12 .array/port v000000000129e0a0, 12;
E_000000000124cde0 .event edge, v000000000129e0a0_12;
v000000000129e0a0_11 .array/port v000000000129e0a0, 11;
E_000000000124caa0 .event edge, v000000000129e0a0_11;
v000000000129e0a0_10 .array/port v000000000129e0a0, 10;
E_000000000124cb20 .event edge, v000000000129e0a0_10;
v000000000129e0a0_9 .array/port v000000000129e0a0, 9;
E_000000000124c260 .event edge, v000000000129e0a0_9;
v000000000129e0a0_8 .array/port v000000000129e0a0, 8;
E_000000000124c660 .event edge, v000000000129e0a0_8;
v000000000129e0a0_7 .array/port v000000000129e0a0, 7;
E_000000000124cce0 .event edge, v000000000129e0a0_7;
v000000000129e0a0_6 .array/port v000000000129e0a0, 6;
E_000000000124cfa0 .event edge, v000000000129e0a0_6;
v000000000129e0a0_5 .array/port v000000000129e0a0, 5;
E_000000000124ca20 .event edge, v000000000129e0a0_5;
v000000000129e0a0_4 .array/port v000000000129e0a0, 4;
E_000000000124c860 .event edge, v000000000129e0a0_4;
v000000000129e0a0_3 .array/port v000000000129e0a0, 3;
E_000000000124c8a0 .event edge, v000000000129e0a0_3;
v000000000129e0a0_2 .array/port v000000000129e0a0, 2;
E_000000000124c7a0 .event edge, v000000000129e0a0_2;
v000000000129e0a0_1 .array/port v000000000129e0a0, 1;
E_000000000124d020 .event edge, v000000000129e0a0_1;
L_0000000001602d00 .part v000000000129d060_0, 0, 10;
L_0000000001602300 .part v000000000129c660_0, 0, 26;
L_00000000016037a0 .part v000000000129d060_0, 26, 4;
L_00000000016023a0 .arith/sum 30, v000000000129d060_0, L_00000000016040d8;
L_0000000001603ac0 .part v000000000129c660_0, 21, 5;
L_0000000001602da0 .part v000000000129c660_0, 16, 5;
L_0000000001603160 .part v000000000129c660_0, 11, 5;
L_0000000001603660 .part v000000000129c660_0, 26, 6;
L_0000000001602760 .part v000000000129c660_0, 0, 6;
L_0000000001602440 .part v000000000129c660_0, 0, 16;
L_00000000016026c0 .part v00000000012540f0_0, 2, 10;
S_000000000121a510 .scope module, "ALU" "ALU" 3 47, 4 3 0, S_000000000121a380;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 2 "op";
    .port_info 3 /OUTPUT 32 "sum";
v0000000001253e70_0 .net "a", 31 0, L_00000000012488b0;  alias, 1 drivers
v00000000012535b0_0 .net "b", 31 0, v00000000015fe920_0;  alias, 1 drivers
v0000000001254b90_0 .net "op", 1 0, v000000000129cb60_0;  alias, 1 drivers
v00000000012540f0_0 .var "sum", 31 0;
E_000000000124c0e0 .event edge, v0000000001254b90_0, v0000000001253e70_0, v00000000012535b0_0;
S_0000000001218510 .scope module, "DM" "DM" 3 64, 5 3 0, S_000000000121a380;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addr";
    .port_info 1 /INPUT 32 "data";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "in_enable";
    .port_info 4 /INPUT 1 "out_enable";
    .port_info 5 /OUTPUT 32 "data_out";
v0000000001253ab0_0 .net "addr", 11 2, L_00000000016026c0;  alias, 1 drivers
v0000000001254730_0 .net "clk", 0 0, v0000000001603700_0;  alias, 1 drivers
v0000000001253b50_0 .net "data", 31 0, L_0000000001248f40;  alias, 1 drivers
v0000000001253790_0 .var "data_out", 31 0;
v0000000001254910 .array "dm", 0 1023, 31 0;
v0000000001253bf0_0 .var/i "i", 31 0;
v0000000001253290_0 .net "in_enable", 0 0, v000000000129dec0_0;  alias, 1 drivers
v0000000001254a50_0 .net "out_enable", 0 0, v000000000129e280_0;  alias, 1 drivers
E_000000000124c1e0 .event posedge, v0000000001254730_0;
E_000000000124d0e0 .event edge, v0000000001254a50_0, v0000000001253ab0_0;
S_00000000012186a0 .scope module, "EXT" "EXT" 3 60, 6 3 0, S_000000000121a380;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "extop";
    .port_info 1 /INPUT 1 "luiop";
    .port_info 2 /INPUT 16 "A";
    .port_info 3 /OUTPUT 32 "res";
v0000000001253dd0_0 .net "A", 15 0, L_0000000001602440;  alias, 1 drivers
v0000000001253f10_0 .net "extop", 0 0, v000000000129ce80_0;  alias, 1 drivers
v00000000012542d0_0 .net "luiop", 0 0, v000000000129dd80_0;  alias, 1 drivers
v00000000012549b0_0 .var "res", 31 0;
v0000000001254190_0 .var "tmp", 31 0;
E_000000000124c120 .event edge, v0000000001253f10_0, v0000000001253dd0_0, v00000000012542d0_0, v0000000001254190_0;
S_0000000001218830 .scope module, "GPR" "GPR" 3 57, 7 2 0, S_000000000121a380;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Regwrite";
    .port_info 1 /INPUT 1 "JAL";
    .port_info 2 /INPUT 30 "pc_plus";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "Reset";
    .port_info 5 /INPUT 1 "slt_op";
    .port_info 6 /OUTPUT 32 "Rddata1";
    .port_info 7 /OUTPUT 32 "Rddata2";
    .port_info 8 /INPUT 5 "Regrd1";
    .port_info 9 /INPUT 5 "Regrd2";
    .port_info 10 /INPUT 5 "Regwt";
    .port_info 11 /INPUT 32 "Wddata";
L_00000000012488b0 .functor BUFZ 32, L_0000000001602580, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000000001248ed0 .functor BUFZ 32, L_0000000001603a20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000001254230_0 .net "JAL", 0 0, v000000000129d420_0;  alias, 1 drivers
v0000000001254410_0 .net "Rddata1", 31 0, L_00000000012488b0;  alias, 1 drivers
v0000000001254c30_0 .net "Rddata2", 31 0, L_0000000001248ed0;  alias, 1 drivers
v00000000012545f0_0 .net "Regrd1", 4 0, L_0000000001248b50;  alias, 1 drivers
v00000000012530b0_0 .net "Regrd2", 4 0, L_0000000001248bc0;  alias, 1 drivers
v0000000001253150_0 .net "Regwrite", 0 0, v000000000129d880_0;  alias, 1 drivers
v0000000001253330_0 .net "Regwt", 4 0, v00000000015ff500_0;  alias, 1 drivers
v00000000012533d0_0 .net "Reset", 0 0, v0000000001602a80_0;  alias, 1 drivers
v0000000001242ac0_0 .net "Wddata", 31 0, v00000000015ff320_0;  alias, 1 drivers
v0000000001242660_0 .net *"_ivl_0", 31 0, L_0000000001602580;  1 drivers
v000000000129df60_0 .net *"_ivl_10", 6 0, L_0000000001602c60;  1 drivers
L_0000000001604090 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000000000129d1a0_0 .net *"_ivl_13", 1 0, L_0000000001604090;  1 drivers
v000000000129e000_0 .net *"_ivl_2", 6 0, L_0000000001603980;  1 drivers
L_0000000001604048 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000000000129c480_0 .net *"_ivl_5", 1 0, L_0000000001604048;  1 drivers
v000000000129c8e0_0 .net *"_ivl_8", 31 0, L_0000000001603a20;  1 drivers
v000000000129d240_0 .net "clk", 0 0, v0000000001603700_0;  alias, 1 drivers
v000000000129e0a0 .array "gpr", 0 31, 31 0;
v000000000129c520_0 .var/i "i", 31 0;
v000000000129da60_0 .net "pc_plus", 31 2, L_00000000016023a0;  alias, 1 drivers
v000000000129cf20_0 .net "slt_op", 0 0, v00000000015ff000_0;  alias, 1 drivers
v000000000129c5c0_0 .var "tmp", 31 0;
L_0000000001602580 .array/port v000000000129e0a0, L_0000000001603980;
L_0000000001603980 .concat [ 5 2 0 0], L_0000000001248b50, L_0000000001604048;
L_0000000001603a20 .array/port v000000000129e0a0, L_0000000001602c60;
L_0000000001602c60 .concat [ 5 2 0 0], L_0000000001248bc0, L_0000000001604090;
S_00000000012182c0 .scope module, "IM" "IM" 3 53, 8 3 0, S_000000000121a380;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addr";
    .port_info 1 /OUTPUT 32 "IS";
v000000000129c660_0 .var "IS", 31 0;
v000000000129d740_0 .net "addr", 11 2, L_0000000001602d00;  alias, 1 drivers
v000000000129d4c0_0 .var/i "i", 31 0;
v000000000129c840 .array "im", 0 1023, 31 0;
E_000000000124d6e0 .event edge, v000000000129d740_0;
S_0000000001214a70 .scope module, "NPC" "NPC" 3 49, 9 3 0, S_000000000121a380;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ifbeq";
    .port_info 1 /INPUT 32 "IsZero";
    .port_info 2 /INPUT 1 "J";
    .port_info 3 /INPUT 16 "offset";
    .port_info 4 /INPUT 30 "instr";
    .port_info 5 /INPUT 30 "now_pc";
    .port_info 6 /OUTPUT 30 "next_pc";
v000000000129cca0_0 .net "IsZero", 31 0, v00000000012540f0_0;  alias, 1 drivers
v000000000129d100_0 .net "J", 0 0, v000000000129d560_0;  alias, 1 drivers
v000000000129c700_0 .net "ifbeq", 0 0, v000000000129d920_0;  alias, 1 drivers
v000000000129d2e0_0 .net "instr", 31 2, v00000000015ff780_0;  alias, 1 drivers
v000000000129c3e0_0 .var "next_pc", 31 2;
v000000000129c7a0_0 .net "now_pc", 31 2, v000000000129d060_0;  alias, 1 drivers
v000000000129dc40_0 .net "offset", 15 0, L_0000000001602440;  alias, 1 drivers
v000000000129d380_0 .var "tmp", 29 0;
v000000000129e1e0_0 .var "total", 31 0;
v000000000129d600_0 .var "total_now", 31 0;
E_000000000124d260/0 .event edge, v000000000129c700_0, v000000000129d100_0, v000000000129c7a0_0, v000000000129d2e0_0;
E_000000000124d260/1 .event edge, v00000000012540f0_0, v0000000001253dd0_0, v000000000129d380_0, v000000000129c3e0_0;
E_000000000124d260 .event/or E_000000000124d260/0, E_000000000124d260/1;
S_0000000001214c00 .scope module, "PC" "PC" 3 51, 10 3 0, S_000000000121a380;
 .timescale -9 -12;
    .port_info 0 /INPUT 30 "next_pc";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 30 "pc";
v000000000129c980_0 .net "clk", 0 0, v0000000001603700_0;  alias, 1 drivers
v000000000129ca20_0 .net "next_pc", 31 2, v000000000129c3e0_0;  alias, 1 drivers
v000000000129d060_0 .var "pc", 31 2;
v000000000129d7e0_0 .net "reset", 0 0, v0000000001602a80_0;  alias, 1 drivers
S_0000000001214d90 .scope module, "controller" "controller" 3 44, 11 3 0, S_000000000121a380;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "func";
    .port_info 1 /INPUT 6 "op";
    .port_info 2 /OUTPUT 1 "RegDst";
    .port_info 3 /OUTPUT 1 "ALUsrc";
    .port_info 4 /OUTPUT 1 "MemtoReg";
    .port_info 5 /OUTPUT 1 "RegWrite";
    .port_info 6 /OUTPUT 1 "MemWrite";
    .port_info 7 /OUTPUT 1 "extop";
    .port_info 8 /OUTPUT 1 "ifbeq";
    .port_info 9 /OUTPUT 1 "luiop";
    .port_info 10 /OUTPUT 1 "JAL";
    .port_info 11 /OUTPUT 1 "J";
    .port_info 12 /OUTPUT 1 "JR";
    .port_info 13 /OUTPUT 2 "aluop";
    .port_info 14 /OUTPUT 1 "slt_op";
v000000000129e140_0 .var "ALUsrc", 0 0;
v000000000129d560_0 .var "J", 0 0;
v000000000129d420_0 .var "JAL", 0 0;
v000000000129cac0_0 .var "JR", 0 0;
v000000000129dec0_0 .var "MemWrite", 0 0;
v000000000129e280_0 .var "MemtoReg", 0 0;
v000000000129cc00_0 .var "RegDst", 0 0;
v000000000129d880_0 .var "RegWrite", 0 0;
v000000000129cd40_0 .var "addi", 0 0;
v000000000129cfc0_0 .var "addu", 0 0;
v000000000129cb60_0 .var "aluop", 1 0;
v000000000129cde0_0 .var "beq", 0 0;
v000000000129ce80_0 .var "extop", 0 0;
v000000000129d6a0_0 .net "func", 5 0, L_0000000001602760;  alias, 1 drivers
v000000000129d920_0 .var "ifbeq", 0 0;
v000000000129d9c0_0 .var "j", 0 0;
v000000000129db00_0 .var "jal", 0 0;
v000000000129dba0_0 .var "jr", 0 0;
v000000000129dce0_0 .var "lui", 0 0;
v000000000129dd80_0 .var "luiop", 0 0;
v000000000129de20_0 .var "lw", 0 0;
v00000000015ff640_0 .net "op", 5 0, L_0000000001603660;  alias, 1 drivers
v00000000015ff1e0_0 .var "ori", 0 0;
v00000000015ff3c0_0 .var "slt", 0 0;
v00000000015ff000_0 .var "slt_op", 0 0;
v00000000015feb00_0 .var "subu", 0 0;
v00000000015ffa00_0 .var "sw", 0 0;
E_000000000124dea0 .event edge, v00000000015ff640_0, v000000000129d6a0_0;
S_000000000121c0e0 .scope module, "mux_ALU" "mux_ALU" 3 62, 12 3 0, S_000000000121a380;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "Rddata2";
    .port_info 1 /INPUT 32 "_imm";
    .port_info 2 /INPUT 1 "ALUsrc";
    .port_info 3 /OUTPUT 32 "res";
v00000000015feba0_0 .net "ALUsrc", 0 0, v000000000129e140_0;  alias, 1 drivers
v00000000015fe7e0_0 .net "Rddata2", 31 0, L_0000000001248ed0;  alias, 1 drivers
v00000000015ff460_0 .net "_imm", 31 0, v00000000012549b0_0;  alias, 1 drivers
v00000000015fe920_0 .var "res", 31 0;
E_000000000124d8a0 .event edge, v00000000012549b0_0, v0000000001254c30_0;
S_0000000001234c80 .scope module, "mux_GPR" "mux_GPR" 3 55, 13 3 0, S_000000000121a380;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "rt";
    .port_info 1 /INPUT 5 "rd";
    .port_info 2 /INPUT 1 "RegDst";
    .port_info 3 /OUTPUT 5 "A3";
v00000000015ff500_0 .var "A3", 4 0;
v00000000015ff6e0_0 .net "RegDst", 0 0, v000000000129cc00_0;  alias, 1 drivers
v00000000015fe380_0 .net "rd", 4 0, L_0000000001603160;  alias, 1 drivers
v00000000015ffbe0_0 .net "rt", 4 0, L_0000000001602da0;  alias, 1 drivers
E_000000000124dc20 .event edge, v000000000129cc00_0, v00000000015fe380_0, v00000000015ffbe0_0;
S_0000000001234e10 .scope module, "mux_instr" "mux_instr" 3 68, 14 3 0, S_000000000121a380;
 .timescale -9 -12;
    .port_info 0 /INPUT 26 "im_outs";
    .port_info 1 /INPUT 4 "pc_s";
    .port_info 2 /INPUT 32 "Rddata1";
    .port_info 3 /INPUT 1 "JR";
    .port_info 4 /OUTPUT 30 "instr";
v00000000015fe1a0_0 .net "JR", 0 0, v000000000129cac0_0;  alias, 1 drivers
v00000000015fec40_0 .net "Rddata1", 31 0, L_00000000012488b0;  alias, 1 drivers
v00000000015ff5a0_0 .net "im_outs", 25 0, L_0000000001602300;  alias, 1 drivers
v00000000015ff780_0 .var "instr", 31 2;
v00000000015ffc80_0 .net "pc_s", 31 28, L_00000000016037a0;  alias, 1 drivers
v00000000015fe9c0_0 .var "temp", 31 0;
E_000000000124dc60/0 .event edge, v000000000129cac0_0, v0000000001253e70_0, v00000000015ffc80_0, v00000000015ff5a0_0;
E_000000000124dc60/1 .event edge, v000000000129d2e0_0;
E_000000000124dc60 .event/or E_000000000124dc60/0, E_000000000124dc60/1;
S_0000000001234fa0 .scope module, "mux_write" "mux_write" 3 66, 15 3 0, S_000000000121a380;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 32 "dm_out";
    .port_info 3 /OUTPUT 32 "write_data";
v00000000015fe420_0 .net "alu_out", 31 0, v00000000012540f0_0;  alias, 1 drivers
v00000000015ffaa0_0 .net "dm_out", 31 0, v0000000001253790_0;  alias, 1 drivers
v00000000015fef60_0 .net "out", 0 0, v000000000129e280_0;  alias, 1 drivers
v00000000015ff320_0 .var "write_data", 31 0;
E_000000000124dce0 .event edge, v0000000001254a50_0, v0000000001253790_0, v00000000012540f0_0;
    .scope S_0000000001214d90;
T_0 ;
    %wait E_000000000124dea0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000129cfc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000129cd40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000015feb00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000015ff1e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000129de20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000015ffa00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000129cde0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000129dce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000015ff3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000129d9c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000129db00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000129dba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000129cc00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000129e140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000129e280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000129d880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000129dec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000129ce80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000129d920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000129dd80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000129d420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000129d560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000129cac0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000129ce80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000015ff000_0, 0, 1;
    %load/vec4 v00000000015ff640_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000129d6a0_0;
    %pushi/vec4 33, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000129cfc0_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000000015ff640_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000129d6a0_0;
    %pushi/vec4 35, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000015feb00_0, 0, 1;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v00000000015ff640_0;
    %cmpi/e 13, 0, 6;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000015ff1e0_0, 0, 1;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v00000000015ff640_0;
    %cmpi/e 35, 0, 6;
    %jmp/0xz  T_0.6, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000129de20_0, 0, 1;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v00000000015ff640_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_0.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000015ffa00_0, 0, 1;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v00000000015ff640_0;
    %cmpi/e 4, 0, 6;
    %jmp/0xz  T_0.10, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000129cde0_0, 0, 1;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v00000000015ff640_0;
    %cmpi/e 15, 0, 6;
    %jmp/0xz  T_0.12, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000129dce0_0, 0, 1;
    %jmp T_0.13;
T_0.12 ;
    %load/vec4 v00000000015ff640_0;
    %cmpi/e 8, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v00000000015ff640_0;
    %cmpi/e 9, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_0.14, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000129cd40_0, 0, 1;
    %jmp T_0.15;
T_0.14 ;
    %load/vec4 v00000000015ff640_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000129d6a0_0;
    %pushi/vec4 42, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.16, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000015ff3c0_0, 0, 1;
    %jmp T_0.17;
T_0.16 ;
    %load/vec4 v00000000015ff640_0;
    %cmpi/e 2, 0, 6;
    %jmp/0xz  T_0.18, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000129d9c0_0, 0, 1;
    %jmp T_0.19;
T_0.18 ;
    %load/vec4 v00000000015ff640_0;
    %cmpi/e 3, 0, 6;
    %jmp/0xz  T_0.20, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000129db00_0, 0, 1;
    %jmp T_0.21;
T_0.20 ;
    %load/vec4 v00000000015ff640_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000129d6a0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.22, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000129dba0_0, 0, 1;
T_0.22 ;
T_0.21 ;
T_0.19 ;
T_0.17 ;
T_0.15 ;
T_0.13 ;
T_0.11 ;
T_0.9 ;
T_0.7 ;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %load/vec4 v000000000129dce0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.24, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000129dd80_0, 0, 1;
T_0.24 ;
    %load/vec4 v000000000129dce0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.26, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000129ce80_0, 0, 1;
T_0.26 ;
    %load/vec4 v000000000129cfc0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v00000000015feb00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v00000000015ff3c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_0.28, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000129cc00_0, 0, 1;
T_0.28 ;
    %load/vec4 v000000000129cfc0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v00000000015feb00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v000000000129dce0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v000000000129de20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v00000000015ff1e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v000000000129cd40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v000000000129db00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v00000000015ff3c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_0.30, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000129d880_0, 0, 1;
T_0.30 ;
    %load/vec4 v000000000129dce0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v00000000015ff1e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v000000000129de20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v00000000015ffa00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v000000000129cd40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_0.32, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000129e140_0, 0, 1;
T_0.32 ;
    %load/vec4 v000000000129cde0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.34, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000129d920_0, 0, 1;
T_0.34 ;
    %load/vec4 v00000000015ffa00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.36, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000129dec0_0, 0, 1;
T_0.36 ;
    %load/vec4 v000000000129de20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.38, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000129e280_0, 0, 1;
T_0.38 ;
    %load/vec4 v000000000129cfc0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v000000000129de20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v00000000015ffa00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v000000000129cd40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v000000000129dce0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_0.40, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000000000129cb60_0, 0, 2;
T_0.40 ;
    %load/vec4 v00000000015feb00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v000000000129cde0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v00000000015ff3c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_0.42, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000000000129cb60_0, 0, 2;
T_0.42 ;
    %load/vec4 v00000000015ff1e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.44, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000000000129cb60_0, 0, 2;
T_0.44 ;
    %load/vec4 v00000000015ff3c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.46, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000015ff000_0, 0, 1;
T_0.46 ;
    %load/vec4 v000000000129d9c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v000000000129db00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v000000000129dba0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_0.48, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000129d560_0, 0, 1;
T_0.48 ;
    %load/vec4 v000000000129db00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.50, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000129d420_0, 0, 1;
T_0.50 ;
    %load/vec4 v000000000129dba0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.52, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000129cac0_0, 0, 1;
T_0.52 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000000000121a510;
T_1 ;
    %wait E_000000000124c0e0;
    %load/vec4 v0000000001254b90_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0000000001253e70_0;
    %load/vec4 v00000000012535b0_0;
    %add;
    %store/vec4 v00000000012540f0_0, 0, 32;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000000001254b90_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0000000001253e70_0;
    %load/vec4 v00000000012535b0_0;
    %inv;
    %add;
    %addi 1, 0, 32;
    %store/vec4 v00000000012540f0_0, 0, 32;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0000000001253e70_0;
    %load/vec4 v00000000012535b0_0;
    %or;
    %store/vec4 v00000000012540f0_0, 0, 32;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000000001214a70;
T_2 ;
    %wait E_000000000124d260;
    %load/vec4 v000000000129c700_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000129d100_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v000000000129c7a0_0;
    %addi 1, 0, 30;
    %store/vec4 v000000000129c3e0_0, 0, 30;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000000000129d100_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v000000000129d2e0_0;
    %store/vec4 v000000000129c3e0_0, 0, 30;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000000000129cca0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v000000000129dc40_0;
    %pad/s 30;
    %store/vec4 v000000000129d380_0, 0, 30;
    %load/vec4 v000000000129d380_0;
    %load/vec4 v000000000129c7a0_0;
    %add;
    %addi 1, 0, 30;
    %store/vec4 v000000000129c3e0_0, 0, 30;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v000000000129c7a0_0;
    %addi 1, 0, 30;
    %store/vec4 v000000000129c3e0_0, 0, 30;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %load/vec4 v000000000129c3e0_0;
    %concati/vec4 0, 0, 2;
    %store/vec4 v000000000129e1e0_0, 0, 32;
    %load/vec4 v000000000129c7a0_0;
    %concati/vec4 0, 0, 2;
    %store/vec4 v000000000129d600_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000000001214c00;
T_3 ;
    %wait E_000000000124c1e0;
    %load/vec4 v000000000129d7e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 12288, 0, 30;
    %assign/vec4 v000000000129d060_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000000000129ca20_0;
    %assign/vec4 v000000000129d060_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000000012182c0;
T_4 ;
    %wait E_000000000124d6e0;
    %load/vec4 v000000000129d740_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000000000129c840, 4;
    %store/vec4 v000000000129c660_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000000012182c0;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000129d4c0_0, 0, 32;
T_5.0 ;
    %load/vec4 v000000000129d4c0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000000000129d4c0_0;
    %store/vec4a v000000000129c840, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000000000129d4c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000000000129d4c0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %pushi/vec4 883228673, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000129c840, 4, 0;
    %pushi/vec4 10840097, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000129c840, 4, 0;
    %pushi/vec4 549847044, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000129c840, 4, 0;
    %pushi/vec4 2898657280, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000129c840, 4, 0;
    %pushi/vec4 2349268996, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000129c840, 4, 0;
    %pushi/vec4 10960938, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000129c840, 4, 0;
    %pushi/vec4 285540353, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000129c840, 4, 0;
    %pushi/vec4 17317923, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000129c840, 4, 0;
    %pushi/vec4 15026211, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000129c840, 4, 0;
    %pushi/vec4 134220812, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000129c840, 4, 0;
    %pushi/vec4 13260835, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000129c840, 4, 0;
    %pushi/vec4 65011720, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000129c840, 4, 0;
    %pushi/vec4 1007288321, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000129c840, 4, 0;
    %pushi/vec4 201329674, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000129c840, 4, 0;
    %pushi/vec4 898367500, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000129c840, 4, 0;
    %end;
    .thread T_5;
    .scope S_0000000001234c80;
T_6 ;
    %wait E_000000000124dc20;
    %load/vec4 v00000000015ff6e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v00000000015fe380_0;
    %store/vec4 v00000000015ff500_0, 0, 5;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000000015ffbe0_0;
    %store/vec4 v00000000015ff500_0, 0, 5;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000000001218830;
T_7 ;
    %wait E_000000000124c1e0;
    %load/vec4 v00000000012533d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000129c520_0, 0, 32;
T_7.2 ;
    %load/vec4 v000000000129c520_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000000000129c520_0;
    %store/vec4a v000000000129e0a0, 4, 0;
    %load/vec4 v000000000129c520_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000129c520_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000000001253150_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v000000000129cf20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %load/vec4 v0000000001242ac0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.8, 4;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0000000001253330_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000000000129e0a0, 4, 0;
    %jmp T_7.9;
T_7.8 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000000001253330_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000000000129e0a0, 4, 0;
T_7.9 ;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v0000000001254230_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %load/vec4 v000000000129da60_0;
    %concati/vec4 0, 0, 2;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000129e0a0, 4, 0;
    %load/vec4 v000000000129da60_0;
    %pad/u 32;
    %store/vec4 v000000000129c5c0_0, 0, 32;
    %jmp T_7.11;
T_7.10 ;
    %load/vec4 v0000000001242ac0_0;
    %load/vec4 v0000000001253330_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000000000129e0a0, 4, 0;
T_7.11 ;
T_7.7 ;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000000001218830;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000129c520_0, 0, 32;
T_8.0 ;
    %load/vec4 v000000000129c520_0;
    %cmpi/s 31, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000000000129c520_0;
    %store/vec4a v000000000129e0a0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000000000129c520_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000000000129c520_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_00000000012186a0;
T_9 ;
    %wait E_000000000124c120;
    %load/vec4 v0000000001253f10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0000000001253dd0_0;
    %pad/s 32;
    %store/vec4 v0000000001254190_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000000001253dd0_0;
    %pad/u 32;
    %store/vec4 v0000000001254190_0, 0, 32;
T_9.1 ;
    %load/vec4 v0000000001253f10_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000012542d0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0000000001253dd0_0;
    %pad/u 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000000012549b0_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0000000001254190_0;
    %store/vec4 v00000000012549b0_0, 0, 32;
T_9.3 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000000000121c0e0;
T_10 ;
    %wait E_000000000124d8a0;
    %load/vec4 v00000000015feba0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v00000000015ff460_0;
    %store/vec4 v00000000015fe920_0, 0, 32;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000000015fe7e0_0;
    %store/vec4 v00000000015fe920_0, 0, 32;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000000001218510;
T_11 ;
    %wait E_000000000124d0e0;
    %load/vec4 v0000000001254a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0000000001253ab0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000000001254910, 4;
    %store/vec4 v0000000001253790_0, 0, 32;
T_11.0 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000000001218510;
T_12 ;
    %wait E_000000000124c1e0;
    %load/vec4 v0000000001253290_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0000000001253b50_0;
    %load/vec4 v0000000001253ab0_0;
    %pad/u 12;
    %ix/vec4 4;
    %store/vec4a v0000000001254910, 4, 0;
T_12.0 ;
    %load/vec4 v0000000001254a50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v0000000001253ab0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000000001254910, 4;
    %store/vec4 v0000000001253790_0, 0, 32;
T_12.2 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000000001218510;
T_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001253bf0_0, 0, 32;
T_13.0 ;
    %load/vec4 v0000000001253bf0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_13.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000000001253bf0_0;
    %store/vec4a v0000000001254910, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000000001253bf0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000000001253bf0_0, 0, 32;
    %jmp T_13.0;
T_13.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001253790_0, 0, 32;
    %end;
    .thread T_13;
    .scope S_0000000001234fa0;
T_14 ;
    %wait E_000000000124dce0;
    %load/vec4 v00000000015fef60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v00000000015ffaa0_0;
    %store/vec4 v00000000015ff320_0, 0, 32;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v00000000015fe420_0;
    %store/vec4 v00000000015ff320_0, 0, 32;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000000001234e10;
T_15 ;
    %wait E_000000000124dc60;
    %load/vec4 v00000000015fe1a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_15.0, 4;
    %load/vec4 v00000000015fec40_0;
    %parti/s 30, 2, 3;
    %store/vec4 v00000000015ff780_0, 0, 30;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v00000000015ffc80_0;
    %load/vec4 v00000000015ff5a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000015ff780_0, 0, 30;
T_15.1 ;
    %load/vec4 v00000000015ff780_0;
    %pad/u 32;
    %store/vec4 v00000000015fe9c0_0, 0, 32;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_000000000121a380;
T_16 ;
    %wait E_000000000124d020;
    %vpi_call 3 105 "$display", "GPR[1]:%d", &A<v000000000129e0a0, 1> {0 0 0};
    %jmp T_16;
    .thread T_16, $push;
    .scope S_000000000121a380;
T_17 ;
    %wait E_000000000124c7a0;
    %vpi_call 3 107 "$display", "GPR[2]:%d", &A<v000000000129e0a0, 2> {0 0 0};
    %jmp T_17;
    .thread T_17, $push;
    .scope S_000000000121a380;
T_18 ;
    %wait E_000000000124c8a0;
    %vpi_call 3 109 "$display", "GPR[3]:%d", &A<v000000000129e0a0, 3> {0 0 0};
    %jmp T_18;
    .thread T_18, $push;
    .scope S_000000000121a380;
T_19 ;
    %wait E_000000000124c860;
    %vpi_call 3 111 "$display", "GPR[4]:%d", &A<v000000000129e0a0, 4> {0 0 0};
    %jmp T_19;
    .thread T_19, $push;
    .scope S_000000000121a380;
T_20 ;
    %wait E_000000000124ca20;
    %vpi_call 3 113 "$display", "GPR[5]:%d", &A<v000000000129e0a0, 5> {0 0 0};
    %jmp T_20;
    .thread T_20, $push;
    .scope S_000000000121a380;
T_21 ;
    %wait E_000000000124cfa0;
    %vpi_call 3 115 "$display", "GPR[6]:%d", &A<v000000000129e0a0, 6> {0 0 0};
    %jmp T_21;
    .thread T_21, $push;
    .scope S_000000000121a380;
T_22 ;
    %wait E_000000000124cce0;
    %vpi_call 3 117 "$display", "GPR[7]:%d", &A<v000000000129e0a0, 7> {0 0 0};
    %jmp T_22;
    .thread T_22, $push;
    .scope S_000000000121a380;
T_23 ;
    %wait E_000000000124c660;
    %vpi_call 3 119 "$display", "GPR[8]:%d", &A<v000000000129e0a0, 8> {0 0 0};
    %jmp T_23;
    .thread T_23, $push;
    .scope S_000000000121a380;
T_24 ;
    %wait E_000000000124c260;
    %vpi_call 3 121 "$display", "GPR[9]:%d", &A<v000000000129e0a0, 9> {0 0 0};
    %jmp T_24;
    .thread T_24, $push;
    .scope S_000000000121a380;
T_25 ;
    %wait E_000000000124cb20;
    %vpi_call 3 123 "$display", "GPR[10]:%d", &A<v000000000129e0a0, 10> {0 0 0};
    %jmp T_25;
    .thread T_25, $push;
    .scope S_000000000121a380;
T_26 ;
    %wait E_000000000124caa0;
    %vpi_call 3 125 "$display", "GPR[11]:%d", &A<v000000000129e0a0, 11> {0 0 0};
    %jmp T_26;
    .thread T_26, $push;
    .scope S_000000000121a380;
T_27 ;
    %wait E_000000000124cde0;
    %vpi_call 3 127 "$display", "GPR[12]:%d", &A<v000000000129e0a0, 12> {0 0 0};
    %jmp T_27;
    .thread T_27, $push;
    .scope S_000000000121a380;
T_28 ;
    %wait E_000000000124c320;
    %vpi_call 3 129 "$display", "GPR[13]:%d", &A<v000000000129e0a0, 13> {0 0 0};
    %jmp T_28;
    .thread T_28, $push;
    .scope S_000000000121a380;
T_29 ;
    %wait E_000000000124cca0;
    %vpi_call 3 131 "$display", "GPR[14]:%d", &A<v000000000129e0a0, 14> {0 0 0};
    %jmp T_29;
    .thread T_29, $push;
    .scope S_000000000121a380;
T_30 ;
    %wait E_000000000124c420;
    %vpi_call 3 133 "$display", "GPR[15]:%d", &A<v000000000129e0a0, 15> {0 0 0};
    %jmp T_30;
    .thread T_30, $push;
    .scope S_000000000121a380;
T_31 ;
    %wait E_000000000124c560;
    %vpi_call 3 135 "$display", "GPR[31]:%d", &A<v000000000129e0a0, 31> {0 0 0};
    %jmp T_31;
    .thread T_31, $push;
    .scope S_000000000121a1f0;
T_32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001603700_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001602a80_0, 0, 1;
    %delay 6000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001602a80_0, 0, 1;
    %delay 300000, 0;
    %vpi_call 2 15 "$finish" {0 0 0};
    %end;
    .thread T_32;
    .scope S_000000000121a1f0;
T_33 ;
    %delay 5000, 0;
    %load/vec4 v0000000001603700_0;
    %inv;
    %store/vec4 v0000000001603700_0, 0, 1;
    %jmp T_33;
    .thread T_33;
    .scope S_000000000121a1f0;
T_34 ;
    %vpi_call 2 25 "$dumpfile", "main.vcd" {0 0 0};
    %vpi_call 2 26 "$dumpvars", 32'sb00000000000000000000000000000000, S_000000000121a1f0 {0 0 0};
    %delay 1410065408, 2;
    %vpi_call 2 27 "$finish" {0 0 0};
    %end;
    .thread T_34;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "main.v";
    "./mips.v";
    "./ALU.v";
    "./DM.v";
    "./EXT.v";
    "./GPR.v";
    "./IM.v";
    "./NPC.v";
    "./PC.v";
    "./controller.v";
    "./mux_ALU.v";
    "./mux_GPR.v";
    "./mux_instr.v";
    "./mux_write.v";
