// Seed: 1217937896
module module_0 (
    input supply0 id_0,
    output tri0 id_1,
    input tri1 id_2,
    output tri0 id_3,
    output tri id_4,
    input tri0 id_5,
    output wand id_6,
    output wor id_7
);
  assign id_4 = id_0 ** 1;
endmodule
program module_1 #(
    parameter id_11 = 32'd43
) (
    input wor id_0,
    output supply1 id_1,
    output tri0 id_2,
    input uwire id_3,
    output wire id_4,
    input wor id_5,
    output tri0 id_6,
    inout tri1 id_7,
    input tri id_8,
    output logic id_9,
    output wor id_10,
    input tri1 _id_11
);
  wire id_13[-1 : 1 'b0 &  id_11], id_14;
  always id_9 <= id_3 + id_8;
  assign id_2 = -1;
  assign id_6 = 1;
  module_0 modCall_1 (
      id_0,
      id_7,
      id_8,
      id_7,
      id_2,
      id_8,
      id_7,
      id_10
  );
  assign modCall_1.id_7 = 0;
  assign id_9 = id_5 + id_3;
endprogram
