// Seed: 1228633053
module module_0;
  supply0 id_1;
  wire id_2;
  reg id_3 = 1;
  always @(*) begin : LABEL_0
    id_3 = #id_4 id_4;
  end
  always
    while (1) begin : LABEL_0
      if (id_1 && 1 && 1) assert (1);
    end
  wire id_5;
  supply1 id_6 = 1;
  assign id_1 = 1;
endmodule
module module_1 #(
    parameter id_13 = 32'd49,
    parameter id_14 = 32'd21
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_9;
  wire id_10, id_11;
  module_0 modCall_1 ();
  wire id_12;
  defparam id_13.id_14 = 1;
endmodule
