{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 09 16:37:56 2019 " "Info: Processing started: Wed Oct 09 16:37:56 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DedoNoQuartusEGritaria -c DedoNoQuartusEGritaria " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DedoNoQuartusEGritaria -c DedoNoQuartusEGritaria" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux8.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux8 " "Info: Found entity 1: mux8" {  } { { "Mux8.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux9.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux9.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux9 " "Info: Found entity 1: mux9" {  } { { "Mux9.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Info: Found entity 1: mux2" {  } { { "Mux2.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux6.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux6.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux6 " "Info: Found entity 1: mux6" {  } { { "Mux6.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux6.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux7.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux7.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux7 " "Info: Found entity 1: mux7" {  } { { "Mux7.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "entrada9 Mux7.v(1) " "Error (10161): Verilog HDL error at Mux7.v(1): object \"entrada9\" is not declared" {  } { { "Mux7.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 1 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "entrada10 Mux7.v(1) " "Error (10161): Verilog HDL error at Mux7.v(1): object \"entrada10\" is not declared" {  } { { "Mux7.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 1 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "controle Mux7.v(1) " "Error (10161): Verilog HDL error at Mux7.v(1): object \"controle\" is not declared" {  } { { "Mux7.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 1 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "controle9 Mux7.v(14) " "Error (10206): Verilog HDL Module Declaration error at Mux7.v(14): top module port \"controle9\" is not found in the port list" {  } { { "Mux7.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 14 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "controle10 Mux7.v(15) " "Error (10206): Verilog HDL Module Declaration error at Mux7.v(15): top module port \"controle10\" is not found in the port list" {  } { { "Mux7.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 15 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "controle Mux7.v(36) " "Error (10161): Verilog HDL error at Mux7.v(36): object \"controle\" is not declared" {  } { { "Mux7.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 36 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "entrada9 Mux7.v(68) " "Error (10161): Verilog HDL error at Mux7.v(68): object \"entrada9\" is not declared" {  } { { "Mux7.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 68 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "entrada10 Mux7.v(71) " "Error (10161): Verilog HDL error at Mux7.v(71): object \"entrada10\" is not declared" {  } { { "Mux7.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 71 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 8 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "0 " "Error: Peak virtual memory: 0 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct 09 16:37:57 2019 " "Error: Processing ended: Wed Oct 09 16:37:57 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Error: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
