Source Block: hdl/library/jesd204/jesd204_tx/jesd204_tx_ctrl.v@113:123@HdlIdDef
wire [DATA_PATH_WIDTH*8-1:0] ilas_default_data;

wire [NUM_LINKS-1:0] status_sync_masked;

genvar ii;
genvar jj;

sync_bits #(
  .NUM_OF_BITS (NUM_LINKS))
i_cdc_sync (
  .in_bits(sync),

Diff Content:
- 118 genvar jj;

Clone Blocks:
Clone Blocks 1:
hdl/library/jesd204/jesd204_tx/jesd204_tx_ctrl.v@112:122
reg cgs_enable = 1'b1;
wire [DATA_PATH_WIDTH*8-1:0] ilas_default_data;

wire [NUM_LINKS-1:0] status_sync_masked;

genvar ii;
genvar jj;

sync_bits #(
  .NUM_OF_BITS (NUM_LINKS))
i_cdc_sync (

