OpenROAD 0b8b7ae255f8fbbbefa57d443949b84e73eed757 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /work/runs/wokwi/tmp/merged.unpadded.nom.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /work/runs/wokwi/tmp/merged.unpadded.nom.lef
[INFO ODB-0127] Reading DEF file: /work/runs/wokwi/tmp/routing/19-fill.def
[INFO ODB-0128] Design: tholin_avalonsemi_5401
[INFO ODB-0130]     Created 18 pins.
[INFO ODB-0131]     Created 1203 components and 5807 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 4602 connections.
[INFO ODB-0133]     Created 383 nets and 1205 connections.
[INFO ODB-0134] Finished DEF file: /work/runs/wokwi/tmp/routing/19-fill.def
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   tholin_avalonsemi_5401
Die area:                 ( 0 0 ) ( 90000 120000 )
Number of track patterns: 12
Number of DEF vias:       3
Number of components:     1203
Number of terminals:      18
Number of snets:          2
Number of nets:           383

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 107.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete FR_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 16339.
[INFO DRT-0033] mcon shape region query size = 14113.
[INFO DRT-0033] met1 shape region query size = 3599.
[INFO DRT-0033] via shape region query size = 715.
[INFO DRT-0033] met2 shape region query size = 429.
[INFO DRT-0033] via2 shape region query size = 572.
[INFO DRT-0033] met3 shape region query size = 445.
[INFO DRT-0033] via3 shape region query size = 572.
[INFO DRT-0033] met4 shape region query size = 157.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0078]   Complete 320 pins.
[INFO DRT-0081]   Complete 99 unique inst patterns.
[INFO DRT-0084]   Complete 381 groups.
#scanned instances     = 1203
#unique  instances     = 107
#stdCellGenAp          = 2454
#stdCellValidPlanarAp  = 13
#stdCellValidViaAp     = 1847
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 1205
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:03, memory = 100.28 (MB), peak = 100.28 (MB)
[INFO DRT-0151] Reading guide.

Number of guides:     3322

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 13 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 17 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete FR_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete FR_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 1138.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 1135.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 705.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 73.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 16.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 1859 vertical wires in 1 frboxes and 1208 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 552 vertical wires in 1 frboxes and 708 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 105.89 (MB), peak = 110.41 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 105.89 (MB), peak = 110.41 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:01, memory = 159.36 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:19, memory = 154.57 (MB).
    Completing 30% with 429 violations.
    elapsed time = 00:00:44, memory = 178.60 (MB).
    Completing 40% with 790 violations.
    elapsed time = 00:00:44, memory = 178.73 (MB).
    Completing 50% with 790 violations.
    elapsed time = 00:01:20, memory = 178.74 (MB).
    Completing 60% with 1289 violations.
    elapsed time = 00:01:52, memory = 179.40 (MB).
[INFO DRT-0199]   Number of violations = 1886.
[INFO DRT-0267] cpu time = 00:01:53, elapsed time = 00:01:52, memory = 480.05 (MB), peak = 480.05 (MB)
Total wire length = 29736 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 11705 um.
Total wire length on LAYER met2 = 12155 um.
Total wire length on LAYER met3 = 3681 um.
Total wire length on LAYER met4 = 2193 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 3806.
Up-via summary (total 3806):.

-----------------------
 FR_MASTERSLICE       0
            li1    1188
           met1    1859
           met2     540
           met3     219
           met4       0
-----------------------
                   3806


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 1886 violations.
    elapsed time = 00:00:02, memory = 495.38 (MB).
    Completing 20% with 1886 violations.
    elapsed time = 00:00:02, memory = 495.38 (MB).
    Completing 30% with 1886 violations.
    elapsed time = 00:00:02, memory = 495.38 (MB).
    Completing 40% with 1886 violations.
    elapsed time = 00:00:03, memory = 495.38 (MB).
    Completing 50% with 1866 violations.
    elapsed time = 00:00:03, memory = 495.62 (MB).
    Completing 60% with 1866 violations.
    elapsed time = 00:00:13, memory = 495.62 (MB).
    Completing 70% with 1823 violations.
    elapsed time = 00:00:14, memory = 495.62 (MB).
    Completing 80% with 1823 violations.
    elapsed time = 00:00:38, memory = 495.62 (MB).
    Completing 90% with 1515 violations.
    elapsed time = 00:01:36, memory = 495.62 (MB).
    Completing 100% with 1018 violations.
    elapsed time = 00:01:36, memory = 495.62 (MB).
[INFO DRT-0199]   Number of violations = 1018.
[INFO DRT-0267] cpu time = 00:01:41, elapsed time = 00:01:37, memory = 495.62 (MB), peak = 495.62 (MB)
Total wire length = 29582 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 11186 um.
Total wire length on LAYER met2 = 12105 um.
Total wire length on LAYER met3 = 4030 um.
Total wire length on LAYER met4 = 2260 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 3831.
Up-via summary (total 3831):.

-----------------------
 FR_MASTERSLICE       0
            li1    1187
           met1    1872
           met2     535
           met3     237
           met4       0
-----------------------
                   3831


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 1018 violations.
    elapsed time = 00:00:00, memory = 495.62 (MB).
    Completing 20% with 1018 violations.
    elapsed time = 00:00:00, memory = 495.62 (MB).
    Completing 30% with 1018 violations.
    elapsed time = 00:00:03, memory = 495.62 (MB).
    Completing 40% with 1129 violations.
    elapsed time = 00:00:03, memory = 495.62 (MB).
    Completing 50% with 1129 violations.
    elapsed time = 00:00:03, memory = 499.74 (MB).
    Completing 60% with 1129 violations.
    elapsed time = 00:00:18, memory = 508.18 (MB).
    Completing 70% with 1233 violations.
    elapsed time = 00:00:20, memory = 527.04 (MB).
    Completing 80% with 1233 violations.
    elapsed time = 00:00:55, memory = 514.01 (MB).
    Completing 90% with 1256 violations.
    elapsed time = 00:00:55, memory = 514.14 (MB).
    Completing 100% with 1171 violations.
    elapsed time = 00:01:28, memory = 511.16 (MB).
[INFO DRT-0199]   Number of violations = 1171.
[INFO DRT-0267] cpu time = 00:01:32, elapsed time = 00:01:29, memory = 511.35 (MB), peak = 533.61 (MB)
Total wire length = 29655 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 11299 um.
Total wire length on LAYER met2 = 12071 um.
Total wire length on LAYER met3 = 4031 um.
Total wire length on LAYER met4 = 2253 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 3848.
Up-via summary (total 3848):.

-----------------------
 FR_MASTERSLICE       0
            li1    1187
           met1    1843
           met2     577
           met3     241
           met4       0
-----------------------
                   3848


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 1171 violations.
    elapsed time = 00:00:00, memory = 511.41 (MB).
    Completing 20% with 1171 violations.
    elapsed time = 00:00:06, memory = 511.41 (MB).
    Completing 30% with 1017 violations.
    elapsed time = 00:00:39, memory = 511.55 (MB).
    Completing 40% with 940 violations.
    elapsed time = 00:00:39, memory = 511.55 (MB).
    Completing 50% with 940 violations.
    elapsed time = 00:01:24, memory = 511.55 (MB).
    Completing 60% with 725 violations.
    elapsed time = 00:02:31, memory = 511.55 (MB).
[INFO DRT-0199]   Number of violations = 512.
[INFO DRT-0267] cpu time = 00:02:31, elapsed time = 00:02:32, memory = 511.55 (MB), peak = 533.61 (MB)
Total wire length = 29786 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 10241 um.
Total wire length on LAYER met2 = 11532 um.
Total wire length on LAYER met3 = 5108 um.
Total wire length on LAYER met4 = 2903 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 4135.
Up-via summary (total 4135):.

-----------------------
 FR_MASTERSLICE       0
            li1    1187
           met1    1905
           met2     730
           met3     313
           met4       0
-----------------------
                   4135


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 512 violations.
    elapsed time = 00:00:00, memory = 511.55 (MB).
    Completing 20% with 512 violations.
    elapsed time = 00:00:01, memory = 511.55 (MB).
    Completing 30% with 509 violations.
    elapsed time = 00:00:14, memory = 511.55 (MB).
    Completing 40% with 478 violations.
    elapsed time = 00:00:14, memory = 511.55 (MB).
    Completing 50% with 478 violations.
    elapsed time = 00:00:39, memory = 511.55 (MB).
    Completing 60% with 438 violations.
    elapsed time = 00:01:26, memory = 511.55 (MB).
[INFO DRT-0199]   Number of violations = 222.
[INFO DRT-0267] cpu time = 00:01:26, elapsed time = 00:01:26, memory = 511.55 (MB), peak = 533.61 (MB)
Total wire length = 29760 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 10095 um.
Total wire length on LAYER met2 = 11469 um.
Total wire length on LAYER met3 = 5177 um.
Total wire length on LAYER met4 = 3018 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 4188.
Up-via summary (total 4188):.

-----------------------
 FR_MASTERSLICE       0
            li1    1187
           met1    1952
           met2     733
           met3     316
           met4       0
-----------------------
                   4188


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 222 violations.
    elapsed time = 00:00:00, memory = 511.55 (MB).
    Completing 20% with 222 violations.
    elapsed time = 00:00:00, memory = 511.55 (MB).
    Completing 30% with 222 violations.
    elapsed time = 00:00:00, memory = 511.55 (MB).
    Completing 40% with 222 violations.
    elapsed time = 00:00:00, memory = 511.55 (MB).
    Completing 50% with 222 violations.
    elapsed time = 00:00:00, memory = 511.55 (MB).
    Completing 60% with 222 violations.
    elapsed time = 00:00:00, memory = 511.55 (MB).
    Completing 70% with 222 violations.
    elapsed time = 00:00:01, memory = 511.55 (MB).
    Completing 80% with 222 violations.
    elapsed time = 00:00:14, memory = 511.55 (MB).
    Completing 90% with 206 violations.
    elapsed time = 00:01:00, memory = 511.55 (MB).
    Completing 100% with 99 violations.
    elapsed time = 00:01:00, memory = 511.55 (MB).
[INFO DRT-0199]   Number of violations = 99.
[INFO DRT-0267] cpu time = 00:01:02, elapsed time = 00:01:00, memory = 511.55 (MB), peak = 533.61 (MB)
Total wire length = 29807 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 10058 um.
Total wire length on LAYER met2 = 11477 um.
Total wire length on LAYER met3 = 5235 um.
Total wire length on LAYER met4 = 3036 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 4200.
Up-via summary (total 4200):.

-----------------------
 FR_MASTERSLICE       0
            li1    1187
           met1    1960
           met2     739
           met3     314
           met4       0
-----------------------
                   4200


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 99 violations.
    elapsed time = 00:00:00, memory = 511.55 (MB).
    Completing 20% with 99 violations.
    elapsed time = 00:00:00, memory = 511.55 (MB).
    Completing 30% with 99 violations.
    elapsed time = 00:00:00, memory = 511.55 (MB).
    Completing 40% with 99 violations.
    elapsed time = 00:00:00, memory = 511.55 (MB).
    Completing 50% with 99 violations.
    elapsed time = 00:00:00, memory = 511.55 (MB).
    Completing 60% with 99 violations.
    elapsed time = 00:00:00, memory = 511.55 (MB).
    Completing 70% with 99 violations.
    elapsed time = 00:00:01, memory = 511.55 (MB).
    Completing 80% with 99 violations.
    elapsed time = 00:00:12, memory = 511.55 (MB).
    Completing 90% with 95 violations.
    elapsed time = 00:00:44, memory = 511.55 (MB).
    Completing 100% with 92 violations.
    elapsed time = 00:00:44, memory = 511.55 (MB).
[INFO DRT-0199]   Number of violations = 92.
[INFO DRT-0267] cpu time = 00:00:45, elapsed time = 00:00:44, memory = 511.55 (MB), peak = 533.61 (MB)
Total wire length = 29766 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 10023 um.
Total wire length on LAYER met2 = 11446 um.
Total wire length on LAYER met3 = 5250 um.
Total wire length on LAYER met4 = 3045 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 4187.
Up-via summary (total 4187):.

-----------------------
 FR_MASTERSLICE       0
            li1    1187
           met1    1956
           met2     733
           met3     311
           met4       0
-----------------------
                   4187


[INFO DRT-0195] Start 7th optimization iteration.
    Completing 10% with 92 violations.
    elapsed time = 00:00:00, memory = 511.55 (MB).
    Completing 20% with 92 violations.
    elapsed time = 00:00:00, memory = 511.55 (MB).
    Completing 30% with 92 violations.
    elapsed time = 00:00:00, memory = 511.55 (MB).
    Completing 40% with 92 violations.
    elapsed time = 00:00:00, memory = 511.55 (MB).
    Completing 50% with 92 violations.
    elapsed time = 00:00:00, memory = 511.55 (MB).
    Completing 60% with 92 violations.
    elapsed time = 00:00:06, memory = 511.55 (MB).
    Completing 70% with 92 violations.
    elapsed time = 00:00:06, memory = 511.55 (MB).
    Completing 80% with 92 violations.
    elapsed time = 00:00:06, memory = 511.55 (MB).
    Completing 90% with 92 violations.
    elapsed time = 00:00:37, memory = 540.68 (MB).
    Completing 100% with 92 violations.
    elapsed time = 00:00:37, memory = 540.71 (MB).
[INFO DRT-0199]   Number of violations = 92.
[INFO DRT-0267] cpu time = 00:00:37, elapsed time = 00:00:37, memory = 540.71 (MB), peak = 540.71 (MB)
Total wire length = 29766 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 10023 um.
Total wire length on LAYER met2 = 11446 um.
Total wire length on LAYER met3 = 5250 um.
Total wire length on LAYER met4 = 3045 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 4187.
Up-via summary (total 4187):.

-----------------------
 FR_MASTERSLICE       0
            li1    1187
           met1    1956
           met2     733
           met3     311
           met4       0
-----------------------
                   4187


[INFO DRT-0195] Start 8th optimization iteration.
    Completing 10% with 92 violations.
    elapsed time = 00:00:00, memory = 540.71 (MB).
    Completing 20% with 92 violations.
    elapsed time = 00:00:00, memory = 540.71 (MB).
    Completing 30% with 92 violations.
    elapsed time = 00:00:07, memory = 540.96 (MB).
    Completing 40% with 92 violations.
    elapsed time = 00:00:07, memory = 540.98 (MB).
    Completing 50% with 92 violations.
    elapsed time = 00:00:07, memory = 540.98 (MB).
    Completing 60% with 92 violations.
    elapsed time = 00:00:20, memory = 540.98 (MB).
    Completing 70% with 92 violations.
    elapsed time = 00:00:20, memory = 540.98 (MB).
    Completing 80% with 92 violations.
    elapsed time = 00:00:20, memory = 540.98 (MB).
    Completing 90% with 92 violations.
    elapsed time = 00:00:20, memory = 540.98 (MB).
    Completing 100% with 84 violations.
    elapsed time = 00:00:25, memory = 541.75 (MB).
[INFO DRT-0199]   Number of violations = 84.
[INFO DRT-0267] cpu time = 00:00:25, elapsed time = 00:00:26, memory = 541.75 (MB), peak = 541.75 (MB)
Total wire length = 29788 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 10028 um.
Total wire length on LAYER met2 = 11466 um.
Total wire length on LAYER met3 = 5247 um.
Total wire length on LAYER met4 = 3046 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 4185.
Up-via summary (total 4185):.

-----------------------
 FR_MASTERSLICE       0
            li1    1187
           met1    1951
           met2     736
           met3     311
           met4       0
-----------------------
                   4185


[INFO DRT-0195] Start 9th optimization iteration.
    Completing 10% with 84 violations.
    elapsed time = 00:00:00, memory = 541.75 (MB).
    Completing 20% with 84 violations.
    elapsed time = 00:00:00, memory = 541.88 (MB).
    Completing 30% with 84 violations.
    elapsed time = 00:00:00, memory = 541.88 (MB).
    Completing 40% with 84 violations.
    elapsed time = 00:00:00, memory = 541.88 (MB).
    Completing 50% with 84 violations.
    elapsed time = 00:00:00, memory = 542.11 (MB).
    Completing 60% with 84 violations.
    elapsed time = 00:00:00, memory = 542.11 (MB).
    Completing 70% with 84 violations.
    elapsed time = 00:00:00, memory = 542.11 (MB).
    Completing 80% with 84 violations.
    elapsed time = 00:00:00, memory = 542.11 (MB).
    Completing 90% with 84 violations.
    elapsed time = 00:01:36, memory = 571.29 (MB).
    Completing 100% with 84 violations.
    elapsed time = 00:01:36, memory = 517.49 (MB).
[INFO DRT-0199]   Number of violations = 84.
[INFO DRT-0267] cpu time = 00:01:36, elapsed time = 00:01:37, memory = 517.49 (MB), peak = 603.21 (MB)
Total wire length = 29788 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 10028 um.
Total wire length on LAYER met2 = 11466 um.
Total wire length on LAYER met3 = 5247 um.
Total wire length on LAYER met4 = 3046 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 4185.
Up-via summary (total 4185):.

-----------------------
 FR_MASTERSLICE       0
            li1    1187
           met1    1951
           met2     736
           met3     311
           met4       0
-----------------------
                   4185


[INFO DRT-0195] Start 10th optimization iteration.
    Completing 10% with 84 violations.
    elapsed time = 00:00:00, memory = 517.49 (MB).
    Completing 20% with 84 violations.
    elapsed time = 00:00:00, memory = 517.55 (MB).
    Completing 30% with 84 violations.
    elapsed time = 00:00:14, memory = 525.54 (MB).
    Completing 40% with 84 violations.
    elapsed time = 00:00:18, memory = 525.64 (MB).
[INFO DRT-0199]   Number of violations = 84.
[INFO DRT-0267] cpu time = 00:00:19, elapsed time = 00:00:19, memory = 525.64 (MB), peak = 603.21 (MB)
Total wire length = 29788 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 10028 um.
Total wire length on LAYER met2 = 11466 um.
Total wire length on LAYER met3 = 5247 um.
Total wire length on LAYER met4 = 3046 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 4185.
Up-via summary (total 4185):.

-----------------------
 FR_MASTERSLICE       0
            li1    1187
           met1    1951
           met2     736
           met3     311
           met4       0
-----------------------
                   4185


[INFO DRT-0195] Start 11th optimization iteration.
    Completing 10% with 84 violations.
    elapsed time = 00:00:23, memory = 525.64 (MB).
    Completing 20% with 53 violations.
    elapsed time = 00:00:24, memory = 525.64 (MB).
    Completing 30% with 53 violations.
    elapsed time = 00:00:29, memory = 525.64 (MB).
    Completing 40% with 42 violations.
    elapsed time = 00:00:29, memory = 525.64 (MB).
[INFO DRT-0199]   Number of violations = 42.
[INFO DRT-0267] cpu time = 00:00:29, elapsed time = 00:00:29, memory = 525.64 (MB), peak = 603.21 (MB)
Total wire length = 29839 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 10009 um.
Total wire length on LAYER met2 = 11422 um.
Total wire length on LAYER met3 = 5322 um.
Total wire length on LAYER met4 = 3084 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 4206.
Up-via summary (total 4206):.

-----------------------
 FR_MASTERSLICE       0
            li1    1187
           met1    1940
           met2     756
           met3     323
           met4       0
-----------------------
                   4206


[INFO DRT-0195] Start 12th optimization iteration.
    Completing 10% with 42 violations.
    elapsed time = 00:00:00, memory = 525.64 (MB).
    Completing 20% with 42 violations.
    elapsed time = 00:00:00, memory = 525.64 (MB).
    Completing 30% with 42 violations.
    elapsed time = 00:00:06, memory = 525.89 (MB).
    Completing 40% with 20 violations.
    elapsed time = 00:00:10, memory = 526.07 (MB).
[INFO DRT-0199]   Number of violations = 20.
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:10, memory = 526.07 (MB), peak = 603.21 (MB)
Total wire length = 29833 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 10004 um.
Total wire length on LAYER met2 = 11427 um.
Total wire length on LAYER met3 = 5317 um.
Total wire length on LAYER met4 = 3084 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 4207.
Up-via summary (total 4207):.

-----------------------
 FR_MASTERSLICE       0
            li1    1187
           met1    1945
           met2     752
           met3     323
           met4       0
-----------------------
                   4207


[INFO DRT-0195] Start 13th optimization iteration.
    Completing 10% with 20 violations.
    elapsed time = 00:00:51, memory = 526.07 (MB).
    Completing 20% with 20 violations.
    elapsed time = 00:00:51, memory = 526.07 (MB).
    Completing 30% with 20 violations.
    elapsed time = 00:01:00, memory = 526.07 (MB).
    Completing 40% with 20 violations.
    elapsed time = 00:01:00, memory = 526.07 (MB).
[INFO DRT-0199]   Number of violations = 20.
[INFO DRT-0267] cpu time = 00:01:00, elapsed time = 00:01:01, memory = 526.07 (MB), peak = 603.21 (MB)
Total wire length = 29833 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 10004 um.
Total wire length on LAYER met2 = 11427 um.
Total wire length on LAYER met3 = 5317 um.
Total wire length on LAYER met4 = 3084 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 4207.
Up-via summary (total 4207):.

-----------------------
 FR_MASTERSLICE       0
            li1    1187
           met1    1945
           met2     752
           met3     323
           met4       0
-----------------------
                   4207


[INFO DRT-0195] Start 14th optimization iteration.
    Completing 10% with 20 violations.
    elapsed time = 00:00:00, memory = 526.07 (MB).
    Completing 20% with 20 violations.
    elapsed time = 00:00:00, memory = 526.07 (MB).
    Completing 30% with 20 violations.
    elapsed time = 00:00:00, memory = 526.07 (MB).
    Completing 40% with 18 violations.
    elapsed time = 00:00:05, memory = 526.07 (MB).
[INFO DRT-0199]   Number of violations = 10.
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:06, memory = 526.07 (MB), peak = 603.21 (MB)
Total wire length = 29831 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 10019 um.
Total wire length on LAYER met2 = 11423 um.
Total wire length on LAYER met3 = 5304 um.
Total wire length on LAYER met4 = 3084 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 4202.
Up-via summary (total 4202):.

-----------------------
 FR_MASTERSLICE       0
            li1    1187
           met1    1942
           met2     750
           met3     323
           met4       0
-----------------------
                   4202


[INFO DRT-0195] Start 15th optimization iteration.
    Completing 10% with 10 violations.
    elapsed time = 00:00:00, memory = 526.07 (MB).
    Completing 20% with 10 violations.
    elapsed time = 00:00:00, memory = 526.07 (MB).
    Completing 30% with 10 violations.
    elapsed time = 00:00:00, memory = 526.07 (MB).
    Completing 40% with 10 violations.
    elapsed time = 00:00:17, memory = 527.61 (MB).
[INFO DRT-0199]   Number of violations = 10.
[INFO DRT-0267] cpu time = 00:00:17, elapsed time = 00:00:17, memory = 527.70 (MB), peak = 603.21 (MB)
Total wire length = 29831 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 10019 um.
Total wire length on LAYER met2 = 11423 um.
Total wire length on LAYER met3 = 5304 um.
Total wire length on LAYER met4 = 3084 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 4202.
Up-via summary (total 4202):.

-----------------------
 FR_MASTERSLICE       0
            li1    1187
           met1    1942
           met2     750
           met3     323
           met4       0
-----------------------
                   4202


[INFO DRT-0195] Start 16th optimization iteration.
    Completing 10% with 10 violations.
    elapsed time = 00:00:00, memory = 527.70 (MB).
    Completing 20% with 10 violations.
    elapsed time = 00:00:00, memory = 527.70 (MB).
    Completing 30% with 10 violations.
    elapsed time = 00:00:00, memory = 527.70 (MB).
    Completing 40% with 10 violations.
    elapsed time = 00:00:10, memory = 549.36 (MB).
[INFO DRT-0199]   Number of violations = 7.
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:10, memory = 549.36 (MB), peak = 603.21 (MB)
Total wire length = 29863 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 10015 um.
Total wire length on LAYER met2 = 11418 um.
Total wire length on LAYER met3 = 5325 um.
Total wire length on LAYER met4 = 3104 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 4202.
Up-via summary (total 4202):.

-----------------------
 FR_MASTERSLICE       0
            li1    1187
           met1    1941
           met2     749
           met3     325
           met4       0
-----------------------
                   4202


[INFO DRT-0195] Start 17th optimization iteration.
    Completing 10% with 7 violations.
    elapsed time = 00:00:00, memory = 549.36 (MB).
    Completing 20% with 7 violations.
    elapsed time = 00:00:00, memory = 549.36 (MB).
    Completing 30% with 7 violations.
    elapsed time = 00:00:00, memory = 549.36 (MB).
    Completing 40% with 7 violations.
    elapsed time = 00:00:00, memory = 549.36 (MB).
    Completing 50% with 7 violations.
    elapsed time = 00:00:00, memory = 549.36 (MB).
    Completing 60% with 7 violations.
    elapsed time = 00:00:00, memory = 549.36 (MB).
    Completing 70% with 7 violations.
    elapsed time = 00:00:00, memory = 549.36 (MB).
    Completing 80% with 7 violations.
    elapsed time = 00:00:00, memory = 549.36 (MB).
    Completing 90% with 7 violations.
    elapsed time = 00:00:56, memory = 549.36 (MB).
    Completing 100% with 7 violations.
    elapsed time = 00:00:56, memory = 549.36 (MB).
[INFO DRT-0199]   Number of violations = 7.
[INFO DRT-0267] cpu time = 00:00:56, elapsed time = 00:00:56, memory = 549.36 (MB), peak = 603.21 (MB)
Total wire length = 29863 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 10015 um.
Total wire length on LAYER met2 = 11418 um.
Total wire length on LAYER met3 = 5325 um.
Total wire length on LAYER met4 = 3104 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 4202.
Up-via summary (total 4202):.

-----------------------
 FR_MASTERSLICE       0
            li1    1187
           met1    1941
           met2     749
           met3     325
           met4       0
-----------------------
                   4202


[INFO DRT-0195] Start 18th optimization iteration.
    Completing 10% with 7 violations.
    elapsed time = 00:00:03, memory = 549.36 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:03, memory = 549.36 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:03, memory = 549.36 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:03, memory = 549.36 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:03, memory = 549.36 (MB), peak = 603.21 (MB)
Total wire length = 29862 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 10011 um.
Total wire length on LAYER met2 = 11423 um.
Total wire length on LAYER met3 = 5323 um.
Total wire length on LAYER met4 = 3104 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 4198.
Up-via summary (total 4198):.

-----------------------
 FR_MASTERSLICE       0
            li1    1187
           met1    1939
           met2     747
           met3     325
           met4       0
-----------------------
                   4198


[INFO DRT-0198] Complete detail routing.
Total wire length = 29862 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 10011 um.
Total wire length on LAYER met2 = 11423 um.
Total wire length on LAYER met3 = 5323 um.
Total wire length on LAYER met4 = 3104 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 4198.
Up-via summary (total 4198):.

-----------------------
 FR_MASTERSLICE       0
            li1    1187
           met1    1939
           met2     747
           met3     325
           met4       0
-----------------------
                   4198


[INFO DRT-0267] cpu time = 00:17:05, elapsed time = 00:16:59, memory = 549.36 (MB), peak = 603.21 (MB)

[INFO DRT-0180] Post processing.
Saving to /work/runs/wokwi/results/routing/tholin_avalonsemi_5401.def
