{
  "nodes":
  [
    {
      "type":"kernel"
      , "id":2
      , "name":"scan_blelloch"
      , "children":
      [
        {
          "type":"inst"
          , "id":9
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl"
                , "line":28
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined"
              , "Stall-free":"No"
              , "Stores to":"tmp"
              , "Start Cycle":"178"
              , "Latency":"7"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":10
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl"
                , "line":37
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined"
              , "Stall-free":"No"
              , "Loads from":"tmp"
              , "Start Cycle":"259"
              , "Latency":"7"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":11
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl"
                , "line":37
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined"
              , "Stall-free":"No"
              , "Loads from":"tmp"
              , "Start Cycle":"259"
              , "Latency":"7"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":12
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl"
                , "line":37
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined"
              , "Stall-free":"No"
              , "Stores to":"tmp"
              , "Start Cycle":"267"
              , "Latency":"7"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":13
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl"
                , "line":72
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined"
              , "Stall-free":"No"
              , "Loads from":"tmp"
              , "Start Cycle":"258"
              , "Latency":"7"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":15
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl"
                , "line":63
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined"
              , "Stall-free":"No"
              , "Loads from":"tmp"
              , "Start Cycle":"259"
              , "Latency":"7"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":16
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl"
                , "line":64
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined"
              , "Stall-free":"No"
              , "Loads from":"tmp"
              , "Start Cycle":"259"
              , "Latency":"7"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":17
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl"
                , "line":64
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined"
              , "Stall-free":"No"
              , "Stores to":"tmp"
              , "Start Cycle":"267"
              , "Latency":"7"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":18
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl"
                , "line":65
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined"
              , "Stall-free":"No"
              , "Stores to":"tmp"
              , "Start Cycle":"274"
              , "Latency":"7"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":19
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl"
                , "line":46
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined"
              , "Stall-free":"No"
              , "Loads from":"tmp"
              , "Start Cycle":"0"
              , "Latency":"7"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":22
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl"
                , "line":48
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined"
              , "Stall-free":"No"
              , "Stores to":"tmp"
              , "Start Cycle":"8"
              , "Latency":"7"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":33
          , "name":"Local Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":34
              , "name":"tmp"
              , "debug":
              [
                [
                  {
                    "filename":"prefix_sum.cl"
                    , "line":15
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":35
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"prefix_sum.cl"
                        , "line":15
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":39
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":49
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":61
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":65
                      , "name":"RW"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"4 total ports/bank\n1 read ports/bank\n0 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"4"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"0"
                      , "Number of shared ports per bank":"3"
                      , "Total replication":"6"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":36
                  , "name":"Bank 1"
                  , "debug":
                  [
                    [
                      {
                        "filename":"prefix_sum.cl"
                        , "line":15
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":40
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":45
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":51
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":57
                      , "name":"RW"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"4 total ports/bank\n0 read ports/bank\n0 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"4"
                      , "Number of read ports per bank":"0"
                      , "Number of write ports per bank":"0"
                      , "Number of shared ports per bank":"4"
                      , "Total replication":"6"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":37
                  , "name":"Bank 2"
                  , "debug":
                  [
                    [
                      {
                        "filename":"prefix_sum.cl"
                        , "line":15
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":42
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":53
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":63
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":67
                      , "name":"RW"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"4 total ports/bank\n1 read ports/bank\n0 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"4"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"0"
                      , "Number of shared ports per bank":"3"
                      , "Total replication":"6"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":38
                  , "name":"Bank 3"
                  , "debug":
                  [
                    [
                      {
                        "filename":"prefix_sum.cl"
                        , "line":15
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":43
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":47
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":55
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":59
                      , "name":"RW"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"4 total ports/bank\n0 read ports/bank\n0 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"4"
                      , "Number of read ports per bank":"0"
                      , "Number of write ports per bank":"0"
                      , "Number of shared ports per bank":"4"
                      , "Total replication":"6"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Requested size":"16384 bytes"
                  , "Implemented size":"16384 bytes"
                  , "Number of banks":"4"
                  , "Bank width":"32 bits"
                  , "Bank depth":"1024 words"
                  , "Number of replicates":"1"
                  , "Number of private copies":"6"
                  , "Additional Information":
                  [
                    {
                      "type":"text"
                      , "text":"For each replicate, 6 private copies were created to efficiently support multiple simultaneous workgroups"
                    }
                    , {
                      "type":"text"
                      , "text":"Running memory at 2x clock to support more concurrent ports"
                    }
                  ]
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/chn1469549457114.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"arb"
          , "id":41
          , "name":"ARB"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Competing accesses leading to stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":44
          , "name":"ARB"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Competing accesses leading to stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":46
          , "name":"ARB"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Competing accesses leading to stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":48
          , "name":"ARB"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Competing accesses leading to stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":50
          , "name":"ARB"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Competing accesses leading to stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":52
          , "name":"ARB"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Competing accesses leading to stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":54
          , "name":"ARB"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Competing accesses leading to stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":56
          , "name":"ARB"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Competing accesses leading to stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":58
          , "name":"ARB"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Competing accesses leading to stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":60
          , "name":"ARB"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Competing accesses leading to stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":62
          , "name":"ARB"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Competing accesses leading to stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":64
          , "name":"ARB"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Competing accesses leading to stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":66
          , "name":"ARB"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Competing accesses leading to stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":68
          , "name":"ARB"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Competing accesses leading to stalls"
            }
          ]
        }
      ]
    }
  ]
  , "links":
  [
    {
      "from":39
      , "to":10
    }
    , {
      "from":41
      , "to":10
    }
    , {
      "from":12
      , "to":41
    }
    , {
      "from":41
      , "to":16
    }
    , {
      "from":41
      , "to":40
    }
    , {
      "from":40
      , "to":41
    }
    , {
      "from":42
      , "to":10
    }
    , {
      "from":44
      , "to":10
    }
    , {
      "from":12
      , "to":44
    }
    , {
      "from":44
      , "to":16
    }
    , {
      "from":44
      , "to":43
    }
    , {
      "from":43
      , "to":44
    }
    , {
      "from":46
      , "to":11
    }
    , {
      "from":17
      , "to":46
    }
    , {
      "from":46
      , "to":19
    }
    , {
      "from":46
      , "to":45
    }
    , {
      "from":45
      , "to":46
    }
    , {
      "from":48
      , "to":11
    }
    , {
      "from":17
      , "to":48
    }
    , {
      "from":48
      , "to":19
    }
    , {
      "from":48
      , "to":47
    }
    , {
      "from":47
      , "to":48
    }
    , {
      "from":9
      , "to":50
    }
    , {
      "from":50
      , "to":13
    }
    , {
      "from":50
      , "to":49
    }
    , {
      "from":49
      , "to":50
    }
    , {
      "from":52
      , "to":13
    }
    , {
      "from":18
      , "to":52
    }
    , {
      "from":52
      , "to":51
    }
    , {
      "from":51
      , "to":52
    }
    , {
      "from":9
      , "to":54
    }
    , {
      "from":54
      , "to":13
    }
    , {
      "from":54
      , "to":53
    }
    , {
      "from":53
      , "to":54
    }
    , {
      "from":56
      , "to":13
    }
    , {
      "from":18
      , "to":56
    }
    , {
      "from":56
      , "to":55
    }
    , {
      "from":55
      , "to":56
    }
    , {
      "from":9
      , "to":58
    }
    , {
      "from":58
      , "to":15
    }
    , {
      "from":22
      , "to":58
    }
    , {
      "from":58
      , "to":57
    }
    , {
      "from":57
      , "to":58
    }
    , {
      "from":9
      , "to":60
    }
    , {
      "from":60
      , "to":15
    }
    , {
      "from":22
      , "to":60
    }
    , {
      "from":60
      , "to":59
    }
    , {
      "from":59
      , "to":60
    }
    , {
      "from":62
      , "to":16
    }
    , {
      "from":18
      , "to":62
    }
    , {
      "from":62
      , "to":61
    }
    , {
      "from":61
      , "to":62
    }
    , {
      "from":64
      , "to":16
    }
    , {
      "from":18
      , "to":64
    }
    , {
      "from":64
      , "to":63
    }
    , {
      "from":63
      , "to":64
    }
    , {
      "from":66
      , "to":19
    }
    , {
      "from":22
      , "to":66
    }
    , {
      "from":66
      , "to":65
    }
    , {
      "from":65
      , "to":66
    }
    , {
      "from":68
      , "to":19
    }
    , {
      "from":22
      , "to":68
    }
    , {
      "from":68
      , "to":67
    }
    , {
      "from":67
      , "to":68
    }
  ]
}
