{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1548083751399 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1548083751453 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 21 16:15:51 2019 " "Processing started: Mon Jan 21 16:15:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1548083751453 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083751453 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Top -c Top --incremental_compilation=full_incremental_compilation " "Command: quartus_map --read_settings_files=on --write_settings_files=off Top -c Top --incremental_compilation=full_incremental_compilation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083751453 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "8 " "Parallel compilation is enabled and will use up to 8 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1548083759570 ""}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "8 4 " "Parallel compilation is enabled for 8 processors, but there are only 4 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 20031 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "Analysis & Synthesis" 0 -1 1548083759570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/sys_pll/sys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/sys_pll/sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sys_pll " "Found entity 1: sys_pll" {  } { { "../../ips/sys_pll/sys_pll.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/sys_pll/sys_pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083786327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/sys_pll/sys_pll/sys_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/sys_pll/sys_pll/sys_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 sys_pll_0002 " "Found entity 1: sys_pll_0002" {  } { { "../../ips/sys_pll/sys_pll/sys_pll_0002.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/sys_pll/sys_pll/sys_pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083786333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/video_if.sv 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/video_if.sv" { { "Info" "ISGN_ENTITY_NAME" "1 video_if " "Found entity 1: video_if" {  } { { "../../ips/interfaces/video_if.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/video_if.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083786337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "../src/vga.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/vga.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083786341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/fifos/async_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/fifos/async_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 async_fifo " "Found entity 1: async_fifo" {  } { { "../../ips/fifos/async_fifo.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/fifos/async_fifo.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083786346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Top " "Found entity 1: Top" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083786351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/soc_system.v 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/soc_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system " "Found entity 1: soc_system" {  } { { "../../ips/Qsys/soc_system/synthesis/soc_system.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/soc_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083786359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/altera_reset_controller.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083786364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083786368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_irq_mapper_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_irq_mapper_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_irq_mapper_002 " "Found entity 1: soc_system_irq_mapper_002" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_irq_mapper_002.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_irq_mapper_002.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083786372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_irq_mapper_001 " "Found entity 1: soc_system_irq_mapper_001" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083786376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_irq_mapper " "Found entity 1: soc_system_irq_mapper" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_irq_mapper.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083786380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2 " "Found entity 1: soc_system_mm_interconnect_2" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083786395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_avalon_st_adapter " "Found entity 1: soc_system_mm_interconnect_1_avalon_st_adapter" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083786400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083786404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083786408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083786412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083786417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083786421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_rsp_mux " "Found entity 1: soc_system_mm_interconnect_2_rsp_mux" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083786426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786430 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083786430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_rsp_demux_001 " "Found entity 1: soc_system_mm_interconnect_2_rsp_demux_001" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux_001.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083786434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_rsp_demux " "Found entity 1: soc_system_mm_interconnect_2_rsp_demux" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083786438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_cmd_mux " "Found entity 1: soc_system_mm_interconnect_2_cmd_mux" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083786442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_cmd_demux " "Found entity 1: soc_system_mm_interconnect_2_cmd_demux" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083786446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083786451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786456 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083786456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083786462 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_2_router_001.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1548083786466 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_2_router_001.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1548083786466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_router_001_default_decode " "Found entity 1: soc_system_mm_interconnect_2_router_001_default_decode" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786467 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_2_router_001 " "Found entity 2: soc_system_mm_interconnect_2_router_001" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083786467 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_2_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1548083786470 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_2_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1548083786470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_router_default_decode " "Found entity 1: soc_system_mm_interconnect_2_router_default_decode" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786471 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_2_router " "Found entity 2: soc_system_mm_interconnect_2_router" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083786471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083786477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083786481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083786486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083786490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083786495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1 " "Found entity 1: soc_system_mm_interconnect_1" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083786502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_mux " "Found entity 1: soc_system_mm_interconnect_1_rsp_mux" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083786506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_demux " "Found entity 1: soc_system_mm_interconnect_1_rsp_demux" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083786510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_mux " "Found entity 1: soc_system_mm_interconnect_1_cmd_mux" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083786514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_demux " "Found entity 1: soc_system_mm_interconnect_1_cmd_demux" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083786518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083786522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083786526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786534 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786534 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786534 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786534 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083786534 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1548083786544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083786545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083786549 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1548083786559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083786561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083786566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083786571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083786575 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1548083786579 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1548083786579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_002_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_002_default_decode" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786580 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router_002 " "Found entity 2: soc_system_mm_interconnect_1_router_002" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083786580 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1548083786583 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1548083786584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_default_decode" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786585 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router " "Found entity 2: soc_system_mm_interconnect_1_router" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083786585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083786591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0 " "Found entity 1: soc_system_mm_interconnect_0" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083786597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083786602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083786606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083786610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083786614 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_001.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1548083786618 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_001.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1548083786618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_001_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_001_default_decode" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_001.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786619 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_001 " "Found entity 2: soc_system_mm_interconnect_0_router_001" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_001.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083786619 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1548083786622 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1548083786622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_default_decode" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786623 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router " "Found entity 2: soc_system_mm_interconnect_0_router" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083786623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_slave_ni " "Found entity 1: altera_merlin_axi_slave_ni" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083786630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_sysid_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_sysid_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_sysid_qsys " "Found entity 1: soc_system_sysid_qsys" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_sysid_qsys.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_sysid_qsys.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083786634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/altera_avalon_mm_bridge.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083786638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_led_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_led_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_led_pio " "Found entity 1: soc_system_led_pio" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_led_pio.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_led_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083786642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0 " "Found entity 1: soc_system_hps_0" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_hps_0.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083786648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io " "Found entity 1: soc_system_hps_0_hps_io" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083786652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/hps_sdram.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083786659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083786663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083786668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083786673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083786683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083786688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083786692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083786696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083786700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083786772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083786777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083786782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083786787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083786791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083786798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083786802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083786807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083786819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083786823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io_border " "Found entity 1: soc_system_hps_0_hps_io_border" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083786829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_fpga_interfaces " "Found entity 1: soc_system_hps_0_fpga_interfaces" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083786834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_dipsw_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_dipsw_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_dipsw_pio " "Found entity 1: soc_system_dipsw_pio" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_dipsw_pio.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_dipsw_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083786839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/custom_pio.sv 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/custom_pio.sv" { { "Info" "ISGN_ENTITY_NAME" "1 custom_pio " "Found entity 1: custom_pio" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/custom_pio.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/custom_pio.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083786843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_button_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_button_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_button_pio " "Found entity 1: soc_system_button_pio" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_button_pio.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_button_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083786847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr.v 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_vfr " "Found entity 1: alt_vipvfr131_vfr" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083786852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_vfr_controller " "Found entity 1: alt_vipvfr131_vfr_controller" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_controller.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083786857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_vfr_control_packet_encoder " "Found entity 1: alt_vipvfr131_vfr_control_packet_encoder" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083786862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_prc.v 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_prc.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_prc " "Found entity 1: alt_vipvfr131_prc" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_prc.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083786866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_prc_core.v 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_prc_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_prc_core " "Found entity 1: alt_vipvfr131_prc_core" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_prc_core.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_prc_core.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083786871 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "alt_vipvfr131_prc_read_master alt_vipvfr131_prc_read_master.v(47) " "Verilog Module Declaration warning at alt_vipvfr131_prc_read_master.v(47): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"alt_vipvfr131_prc_read_master\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 47 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1548083786874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_prc_read_master " "Found entity 1: alt_vipvfr131_prc_read_master" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083786875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083786875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_package (soc_system) " "Found design unit 1: alt_vipvfr131_common_package (soc_system)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_package.vhd" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_package.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083788283 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alt_vipvfr131_common_package-body " "Found design unit 2: alt_vipvfr131_common_package-body" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_package.vhd" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_package.vhd" 3661 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083788283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083788283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_avalon_mm_bursting_master_fifo-rtl " "Found design unit 1: alt_vipvfr131_common_avalon_mm_bursting_master_fifo-rtl" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 95 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083788291 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_avalon_mm_bursting_master_fifo " "Found entity 1: alt_vipvfr131_common_avalon_mm_bursting_master_fifo" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083788291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083788291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_master.v 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_avalon_mm_master " "Found entity 1: alt_vipvfr131_common_avalon_mm_master" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_master.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083788296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083788296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_unpack_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_unpack_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_unpack_data " "Found entity 1: alt_vipvfr131_common_unpack_data" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_unpack_data.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_unpack_data.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083788301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083788301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_avalon_mm_slave " "Found entity 1: alt_vipvfr131_common_avalon_mm_slave" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083788306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083788306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_stream_output.v 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_stream_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_stream_output " "Found entity 1: alt_vipvfr131_common_stream_output" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_stream_output.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_stream_output.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083788310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083788310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_pulling_width_adapter-rtl " "Found design unit 1: alt_vipvfr131_common_pulling_width_adapter-rtl" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083788315 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_pulling_width_adapter " "Found entity 1: alt_vipvfr131_common_pulling_width_adapter" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083788315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083788315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_general_fifo-rtl " "Found design unit 1: alt_vipvfr131_common_general_fifo-rtl" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083788321 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_general_fifo " "Found entity 1: alt_vipvfr131_common_general_fifo" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083788321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083788321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_fifo_usedw_calculator-rtl " "Found design unit 1: alt_vipvfr131_common_fifo_usedw_calculator-rtl" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083788326 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_fifo_usedw_calculator " "Found entity 1: alt_vipvfr131_common_fifo_usedw_calculator" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083788326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083788326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_gray_clock_crosser-rtl " "Found design unit 1: alt_vipvfr131_common_gray_clock_crosser-rtl" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083788330 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_gray_clock_crosser " "Found entity 1: alt_vipvfr131_common_gray_clock_crosser" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083788330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083788330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_std_logic_vector_delay-rtl " "Found design unit 1: alt_vipvfr131_common_std_logic_vector_delay-rtl" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083788335 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_std_logic_vector_delay " "Found entity 1: alt_vipvfr131_common_std_logic_vector_delay" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083788335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083788335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_one_bit_delay-rtl " "Found design unit 1: alt_vipvfr131_common_one_bit_delay-rtl" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083788338 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_one_bit_delay " "Found entity 1: alt_vipvfr131_common_one_bit_delay" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083788338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083788338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_logic_fifo-rtl " "Found design unit 1: alt_vipvfr131_common_logic_fifo-rtl" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083788343 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_logic_fifo " "Found entity 1: alt_vipvfr131_common_logic_fifo" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083788343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083788343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_ram_fifo-rtl " "Found design unit 1: alt_vipvfr131_common_ram_fifo-rtl" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083788347 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_ram_fifo " "Found entity 1: alt_vipvfr131_common_ram_fifo" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083788347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083788347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/interrupt_latency_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/interrupt_latency_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 interrupt_latency_counter " "Found entity 1: interrupt_latency_counter" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/interrupt_latency_counter.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/interrupt_latency_counter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083788353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083788353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/irq_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/irq_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 irq_detector " "Found entity 1: irq_detector" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/irq_detector.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/irq_detector.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083788357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083788357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/state_machine_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/state_machine_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 state_machine_counter " "Found entity 1: state_machine_counter" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/state_machine_counter.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/state_machine_counter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083788362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083788362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/hws_if.sv 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/hws_if.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hws_if " "Found entity 1: hws_if" {  } { { "../../ips/interfaces/hws_if.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/hws_if.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083788367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083788367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wshb_if " "Found entity 1: wshb_if" {  } { { "../../ips/interfaces/wshb_if.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083788372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083788372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/avl_if.sv 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/avl_if.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avl_if " "Found entity 1: avl_if" {  } { { "../../ips/interfaces/avl_if.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/avl_if.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083788376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083788376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/avlst_if.sv 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/avlst_if.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avlst_if " "Found entity 1: avlst_if" {  } { { "../../ips/interfaces/avlst_if.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/avlst_if.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083788380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083788380 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ALMOST_FULL almost_full sync_fifo.sv(8) " "Verilog HDL Declaration information at sync_fifo.sv(8): object \"ALMOST_FULL\" differs only in case from object \"almost_full\" in the same scope" {  } { { "../../ips/fifos/sync_fifo.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/fifos/sync_fifo.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1548083788383 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ALMOST_EMPTY almost_empty sync_fifo.sv(5) " "Verilog HDL Declaration information at sync_fifo.sv(5): object \"ALMOST_EMPTY\" differs only in case from object \"almost_empty\" in the same scope" {  } { { "../../ips/fifos/sync_fifo.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/fifos/sync_fifo.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1548083788383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/fifos/sync_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/fifos/sync_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sync_fifo " "Found entity 1: sync_fifo" {  } { { "../../ips/fifos/sync_fifo.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/fifos/sync_fifo.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083788384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083788384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/debounce/debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/debounce/debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "../../ips/debounce/debounce.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/debounce/debounce.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083788389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083788389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/hws/I2C_HDMI_Config.sv 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/hws/I2C_HDMI_Config.sv" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_HDMI_Config " "Found entity 1: I2C_HDMI_Config" {  } { { "../../ips/hws/I2C_HDMI_Config.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/hws/I2C_HDMI_Config.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083788393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083788393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/hws/I2C_Controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/hws/I2C_Controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "../../ips/hws/I2C_Controller.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/hws/I2C_Controller.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083788398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083788398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/hws/I2C_WRITE_WDATA.sv 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/hws/I2C_WRITE_WDATA.sv" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_WRITE_WDATA " "Found entity 1: I2C_WRITE_WDATA" {  } { { "../../ips/hws/I2C_WRITE_WDATA.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/hws/I2C_WRITE_WDATA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083788402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083788402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/hws/sr_ff.sv 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/hws/sr_ff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sr_ff " "Found entity 1: sr_ff" {  } { { "../../ips/hws/sr_ff.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/hws/sr_ff.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083788407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083788407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/hws/avlst2wshb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/hws/avlst2wshb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avlst2wshb " "Found entity 1: avlst2wshb" {  } { { "../../ips/hws/avlst2wshb.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/hws/avlst2wshb.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083788412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083788412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/hws/wshb2avl.sv 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/hws/wshb2avl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wshb2avl " "Found entity 1: wshb2avl" {  } { { "../../ips/hws/wshb2avl.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/hws/wshb2avl.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083788417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083788417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/hws/fpga_bridge.sv 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/hws/fpga_bridge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_bridge " "Found entity 1: fpga_bridge" {  } { { "../../ips/hws/fpga_bridge.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/hws/fpga_bridge.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083788421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083788421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/hws/rrst.sv 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/hws/rrst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rrst " "Found entity 1: rrst" {  } { { "../../ips/hws/rrst.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/hws/rrst.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083788425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083788425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/hws/hw_support.sv 1 1 " "Found 1 design units, including 1 entities, in source file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/hws/hw_support.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hw_support " "Found entity 1: hw_support" {  } { { "../../ips/hws/hw_support.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/hws/hw_support.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083788430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083788430 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1548083788457 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "master_clock alt_vipvfr131_prc.v(142) " "Verilog HDL Implicit Net warning at alt_vipvfr131_prc.v(142): created implicit net for \"master_clock\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_prc.v" 142 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1548083788457 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "master_reset alt_vipvfr131_prc.v(143) " "Verilog HDL Implicit Net warning at alt_vipvfr131_prc.v(143): created implicit net for \"master_reset\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_prc.v" 143 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1548083788457 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top " "Elaborating entity \"Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1548083789527 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 Top.sv(110) " "Verilog HDL assignment warning at Top.sv(110): truncated value with size 32 to match size of target (27)" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1548083789535 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 Top.sv(121) " "Verilog HDL assignment warning at Top.sv(121): truncated value with size 32 to match size of target (25)" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1548083789535 "|Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[7..3\] Top.sv(8) " "Output port \"LED\[7..3\]\" at Top.sv(8) has no driver" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1548083789535 "|Top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_pll sys_pll:sys_pll_inst " "Elaborating entity \"sys_pll\" for hierarchy \"sys_pll:sys_pll_inst\"" {  } { { "../src/Top.sv" "sys_pll_inst" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083789541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_pll_0002 sys_pll:sys_pll_inst\|sys_pll_0002:sys_pll_inst " "Elaborating entity \"sys_pll_0002\" for hierarchy \"sys_pll:sys_pll_inst\|sys_pll_0002:sys_pll_inst\"" {  } { { "../../ips/sys_pll/sys_pll.v" "sys_pll_inst" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/sys_pll/sys_pll.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083789546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll sys_pll:sys_pll_inst\|sys_pll_0002:sys_pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"sys_pll:sys_pll_inst\|sys_pll_0002:sys_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "../../ips/sys_pll/sys_pll/sys_pll_0002.v" "altera_pll_i" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/sys_pll/sys_pll/sys_pll_0002.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083789659 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1548083789668 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sys_pll:sys_pll_inst\|sys_pll_0002:sys_pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"sys_pll:sys_pll_inst\|sys_pll_0002:sys_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "../../ips/sys_pll/sys_pll/sys_pll_0002.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/sys_pll/sys_pll/sys_pll_0002.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083789669 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sys_pll:sys_pll_inst\|sys_pll_0002:sys_pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"sys_pll:sys_pll_inst\|sys_pll_0002:sys_pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083789670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083789670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083789670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083789670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 32.000000 MHz " "Parameter \"output_clock_frequency0\" = \"32.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083789670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083789670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083789670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 100.000000 MHz " "Parameter \"output_clock_frequency1\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083789670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083789670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083789670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083789670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083789670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083789670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083789670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083789670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083789670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083789670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083789670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083789670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083789670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083789670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083789670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083789670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083789670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083789670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083789670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083789670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083789670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083789670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083789670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083789670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083789670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083789670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083789670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083789670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083789670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083789670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083789670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083789670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083789670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083789670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083789670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083789670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083789670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083789670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083789670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083789670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083789670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083789670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083789670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083789670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083789670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083789670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083789670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083789670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083789670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083789670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083789670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083789670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083789670 ""}  } { { "../../ips/sys_pll/sys_pll/sys_pll_0002.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/sys_pll/sys_pll/sys_pll_0002.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1548083789670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wshb_if wshb_if:wshb_if_sdram " "Elaborating entity \"wshb_if\" for hierarchy \"wshb_if:wshb_if_sdram\"" {  } { { "../src/Top.sv" "wshb_if_sdram" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083789677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:vga1 " "Elaborating entity \"vga\" for hierarchy \"vga:vga1\"" {  } { { "../src/Top.sv" "vga1" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083789686 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.sv(51) " "Verilog HDL assignment warning at vga.sv(51): truncated value with size 32 to match size of target (10)" {  } { { "../src/vga.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/vga.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1548083789690 "|Top|vga:vga1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.sv(52) " "Verilog HDL assignment warning at vga.sv(52): truncated value with size 32 to match size of target (10)" {  } { { "../src/vga.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/vga.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1548083789690 "|Top|vga:vga1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 vga.sv(124) " "Verilog HDL assignment warning at vga.sv(124): truncated value with size 32 to match size of target (9)" {  } { { "../src/vga.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/vga.sv" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1548083789692 "|Top|vga:vga1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.sv(125) " "Verilog HDL assignment warning at vga.sv(125): truncated value with size 32 to match size of target (10)" {  } { { "../src/vga.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/vga.sv" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1548083789693 "|Top|vga:vga1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "wshb_ifm.dat_ms vga.sv(7) " "Output port \"wshb_ifm.dat_ms\" at vga.sv(7) has no driver" {  } { { "../src/vga.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/vga.sv" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1548083789696 "|Top|vga:vga1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_fifo vga:vga1\|async_fifo:fifo " "Elaborating entity \"async_fifo\" for hierarchy \"vga:vga1\|async_fifo:fifo\"" {  } { { "../src/vga.sv" "fifo" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/vga.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083789920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_support hw_support:hw_support_inst " "Elaborating entity \"hw_support\" for hierarchy \"hw_support:hw_support_inst\"" {  } { { "../src/Top.sv" "hw_support_inst" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083789957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avl_if hw_support:hw_support_inst\|avl_if:avl_if_i " "Elaborating entity \"avl_if\" for hierarchy \"hw_support:hw_support_inst\|avl_if:avl_if_i\"" {  } { { "../../ips/hws/hw_support.sv" "avl_if_i" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/hws/hw_support.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083789997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avlst_if hw_support:hw_support_inst\|avlst_if:avlst_if_i " "Elaborating entity \"avlst_if\" for hierarchy \"hw_support:hw_support_inst\|avlst_if:avlst_if_i\"" {  } { { "../../ips/hws/hw_support.sv" "avlst_if_i" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/hws/hw_support.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083790016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system hw_support:hw_support_inst\|soc_system:soc_system_inst " "Elaborating entity \"soc_system\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\"" {  } { { "../../ips/hws/hw_support.sv" "soc_system_inst" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/hws/hw_support.sv" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083790030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interrupt_latency_counter hw_support:hw_support_inst\|soc_system:soc_system_inst\|interrupt_latency_counter:ilc " "Elaborating entity \"interrupt_latency_counter\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|interrupt_latency_counter:ilc\"" {  } { { "../../ips/Qsys/soc_system/synthesis/soc_system.v" "ilc" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/soc_system.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083790069 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 interrupt_latency_counter.v(93) " "Verilog HDL assignment warning at interrupt_latency_counter.v(93): truncated value with size 32 to match size of target (1)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/interrupt_latency_counter.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/interrupt_latency_counter.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1548083790091 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|interrupt_latency_counter:ilc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 interrupt_latency_counter.v(94) " "Verilog HDL assignment warning at interrupt_latency_counter.v(94): truncated value with size 32 to match size of target (6)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/interrupt_latency_counter.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/interrupt_latency_counter.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1548083790091 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|interrupt_latency_counter:ilc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "irq_detector hw_support:hw_support_inst\|soc_system:soc_system_inst\|interrupt_latency_counter:ilc\|irq_detector:irq_detector_cicuit\[0\].irq_detector " "Elaborating entity \"irq_detector\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|interrupt_latency_counter:ilc\|irq_detector:irq_detector_cicuit\[0\].irq_detector\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/interrupt_latency_counter.v" "irq_detector_cicuit\[0\].irq_detector" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/interrupt_latency_counter.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083790098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_machine_counter hw_support:hw_support_inst\|soc_system:soc_system_inst\|interrupt_latency_counter:ilc\|state_machine_counter:state_machine\[0\].state_machine_counter " "Elaborating entity \"state_machine_counter\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|interrupt_latency_counter:ilc\|state_machine_counter:state_machine\[0\].state_machine_counter\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/interrupt_latency_counter.v" "state_machine\[0\].state_machine_counter" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/interrupt_latency_counter.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083790125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_vfr hw_support:hw_support_inst\|soc_system:soc_system_inst\|alt_vipvfr131_vfr:alt_vip_vfr_hdmi " "Elaborating entity \"alt_vipvfr131_vfr\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|alt_vipvfr131_vfr:alt_vip_vfr_hdmi\"" {  } { { "../../ips/Qsys/soc_system/synthesis/soc_system.v" "alt_vip_vfr_hdmi" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/soc_system.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083790153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_prc hw_support:hw_support_inst\|soc_system:soc_system_inst\|alt_vipvfr131_vfr:alt_vip_vfr_hdmi\|alt_vipvfr131_prc:prc " "Elaborating entity \"alt_vipvfr131_prc\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|alt_vipvfr131_vfr:alt_vip_vfr_hdmi\|alt_vipvfr131_prc:prc\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" "prc" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083790187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_prc_read_master hw_support:hw_support_inst\|soc_system:soc_system_inst\|alt_vipvfr131_vfr:alt_vip_vfr_hdmi\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master " "Elaborating entity \"alt_vipvfr131_prc_read_master\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|alt_vipvfr131_vfr:alt_vip_vfr_hdmi\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_prc.v" "read_master" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083790215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo hw_support:hw_support_inst\|soc_system:soc_system_inst\|alt_vipvfr131_vfr:alt_vip_vfr_hdmi\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo " "Elaborating entity \"alt_vipvfr131_common_avalon_mm_bursting_master_fifo\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|alt_vipvfr131_vfr:alt_vip_vfr_hdmi\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "master_fifo" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083790241 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178): subtype or type has null range" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 178 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 1 0 "Analysis & Synthesis" 0 -1 1548083790263 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(181) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(181): subtype or type has null range" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 181 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 1 0 "Analysis & Synthesis" 0 -1 1548083790263 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(261) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(261): subtype or type has null range" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 261 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 1 0 "Analysis & Synthesis" 0 -1 1548083790263 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(262) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(262): subtype or type has null range" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 262 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 1 0 "Analysis & Synthesis" 0 -1 1548083790263 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_wrusedw alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178): object \"wdata_fifo_wrusedw\" assigned a value but never read" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 178 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1548083790263 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_full alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(179) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(179): object \"wdata_fifo_full\" assigned a value but never read" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 179 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1548083790263 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_almost_full alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(180) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(180): object \"wdata_fifo_almost_full\" assigned a value but never read" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 180 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1548083790263 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_empty alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(182) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(182): object \"wdata_fifo_empty\" assigned a value but never read" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 182 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1548083790263 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_almost_empty alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(183) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(183): object \"wdata_fifo_almost_empty\" assigned a value but never read" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 183 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1548083790263 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_wrreq alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(184) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(184): object \"wdata_fifo_wrreq\" assigned a value but never read" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 184 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1548083790263 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_data alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(185) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(185): object \"wdata_fifo_data\" assigned a value but never read" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 185 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1548083790263 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_rdreq alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(186) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(186): object \"wdata_fifo_rdreq\" assigned a value but never read" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 186 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1548083790263 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_q alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(187) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(187): object \"wdata_fifo_q\" assigned a value but never read" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 187 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1548083790263 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_empty_next alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(189) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(189): object \"wdata_fifo_empty_next\" assigned a value but never read" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 189 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1548083790263 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_full alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(193) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(193): object \"rdata_fifo_full\" assigned a value but never read" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 193 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1548083790263 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_almost_full alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(194) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(194): object \"rdata_fifo_almost_full\" assigned a value but never read" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 194 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1548083790263 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_rdusedw alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(195) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(195): object \"rdata_fifo_rdusedw\" assigned a value but never read" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 195 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1548083790263 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_almost_empty alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(197) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(197): object \"rdata_fifo_almost_empty\" assigned a value but never read" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1548083790263 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_wrusedw alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(212) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(212): object \"cmd_fifo_wrusedw\" assigned a value but never read" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 212 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1548083790263 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_almost_full alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(214) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(214): object \"cmd_fifo_almost_full\" assigned a value but never read" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 214 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1548083790263 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_rdusedw alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(215) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(215): object \"cmd_fifo_rdusedw\" assigned a value but never read" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 215 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1548083790263 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_almost_empty alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(217) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(217): object \"cmd_fifo_almost_empty\" assigned a value but never read" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 217 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1548083790263 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "writing alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229): object \"writing\" assigned a value but never read" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 229 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1548083790264 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reading alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229): object \"reading\" assigned a value but never read" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 229 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1548083790264 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_en alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(239) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(239): object \"wdata_en\" assigned a value but never read" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 239 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1548083790264 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "byte_enable_next alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(260) " "VHDL Signal Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(260): used implicit default value for signal \"byte_enable_next\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 260 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 1 0 "Analysis & Synthesis" 0 -1 1548083790264 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(424) " "VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(424): ignored assignment of value to null range" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 424 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 1 0 "Analysis & Synthesis" 0 -1 1548083790264 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(425) " "VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(425): ignored assignment of value to null range" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 425 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 1 0 "Analysis & Synthesis" 0 -1 1548083790264 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(437) " "VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(437): ignored assignment of value to null range" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 437 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 1 0 "Analysis & Synthesis" 0 -1 1548083790264 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "byte_enable alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "VHDL Process Statement warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641): inferring latch(es) for signal or variable \"byte_enable\", which holds its previous value in one or more paths through the process" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 1 0 "Analysis & Synthesis" 0 -1 1548083790264 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[0\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[0\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083790264 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[1\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[1\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083790264 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[2\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[2\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083790264 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[3\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[3\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083790264 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[4\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[4\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083790264 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[5\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[5\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083790265 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[6\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[6\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083790265 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[7\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[7\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083790265 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[8\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[8\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083790265 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[9\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[9\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083790265 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[10\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[10\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083790265 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[11\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[11\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083790265 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[12\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[12\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083790265 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[13\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[13\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083790265 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[14\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[14\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083790266 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[15\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[15\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083790266 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_general_fifo hw_support:hw_support_inst\|soc_system:soc_system_inst\|alt_vipvfr131_vfr:alt_vip_vfr_hdmi\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo " "Elaborating entity \"alt_vipvfr131_common_general_fifo\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|alt_vipvfr131_vfr:alt_vip_vfr_hdmi\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "\\read_used_gen_gen:rdata_fifo" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083790272 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram_fifo_empty alt_vipvfr131_common_general_fifo.vhd(230) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_general_fifo.vhd(230): object \"ram_fifo_empty\" assigned a value but never read" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 230 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1548083790283 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:ead_used_gen_gen:rdata_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_fifo_usedw_calculator hw_support:hw_support_inst\|soc_system:soc_system_inst\|alt_vipvfr131_vfr:alt_vip_vfr_hdmi\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_vipvfr131_common_fifo_usedw_calculator\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|alt_vipvfr131_vfr:alt_vip_vfr_hdmi\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "usedw_calculator" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083790288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_gray_clock_crosser hw_support:hw_support_inst\|soc_system:soc_system_inst\|alt_vipvfr131_vfr:alt_vip_vfr_hdmi\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_gray_clock_crosser:\\dual_clock_gen:wrcounter_to_rdclock " "Elaborating entity \"alt_vipvfr131_common_gray_clock_crosser\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|alt_vipvfr131_vfr:alt_vip_vfr_hdmi\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_gray_clock_crosser:\\dual_clock_gen:wrcounter_to_rdclock\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "\\dual_clock_gen:wrcounter_to_rdclock" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083790301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_std_logic_vector_delay hw_support:hw_support_inst\|soc_system:soc_system_inst\|alt_vipvfr131_vfr:alt_vip_vfr_hdmi\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_std_logic_vector_delay:\\dual_clock_gen:writes_this_read_cycle_delayer " "Elaborating entity \"alt_vipvfr131_common_std_logic_vector_delay\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|alt_vipvfr131_vfr:alt_vip_vfr_hdmi\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_std_logic_vector_delay:\\dual_clock_gen:writes_this_read_cycle_delayer\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "\\dual_clock_gen:writes_this_read_cycle_delayer" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083790337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_one_bit_delay hw_support:hw_support_inst\|soc_system:soc_system_inst\|alt_vipvfr131_vfr:alt_vip_vfr_hdmi\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_one_bit_delay:rdreq_delayer " "Elaborating entity \"alt_vipvfr131_common_one_bit_delay\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|alt_vipvfr131_vfr:alt_vip_vfr_hdmi\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_one_bit_delay:rdreq_delayer\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "rdreq_delayer" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083790363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_ram_fifo hw_support:hw_support_inst\|soc_system:soc_system_inst\|alt_vipvfr131_vfr:alt_vip_vfr_hdmi\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo " "Elaborating entity \"alt_vipvfr131_common_ram_fifo\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|alt_vipvfr131_vfr:alt_vip_vfr_hdmi\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "\\dual_clock_or_large_gen:ram_fifo" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083790375 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_a_q alt_vipvfr131_common_ram_fifo.vhd(129) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_ram_fifo.vhd(129): object \"port_a_q\" assigned a value but never read" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1548083790392 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:ead_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:dual_clock_or_large_gen:ram_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram hw_support:hw_support_inst\|soc_system:soc_system_inst\|alt_vipvfr131_vfr:alt_vip_vfr_hdmi\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Elaborating entity \"altsyncram\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|alt_vipvfr131_vfr:alt_vip_vfr_hdmi\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "ram" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083791392 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hw_support:hw_support_inst\|soc_system:soc_system_inst\|alt_vipvfr131_vfr:alt_vip_vfr_hdmi\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Elaborated megafunction instantiation \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|alt_vipvfr131_vfr:alt_vip_vfr_hdmi\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083791555 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hw_support:hw_support_inst\|soc_system:soc_system_inst\|alt_vipvfr131_vfr:alt_vip_vfr_hdmi\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Instantiated megafunction \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|alt_vipvfr131_vfr:alt_vip_vfr_hdmi\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083791556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 128 " "Parameter \"WIDTH_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083791556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083791556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083791556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 128 " "Parameter \"WIDTH_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083791556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083791556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083791556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083791556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083791556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A CLOCK0 " "Parameter \"OUTDATA_REG_A\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083791556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083791556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK1 " "Parameter \"INDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083791556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083791556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083791556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083791556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083791556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Stratix " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083791556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083791556 ""}  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1548083791556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kvr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kvr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kvr1 " "Found entity 1: altsyncram_kvr1" {  } { { "db/altsyncram_kvr1.tdf" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/syn/db/altsyncram_kvr1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083791760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083791760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kvr1 hw_support:hw_support_inst\|soc_system:soc_system_inst\|alt_vipvfr131_vfr:alt_vip_vfr_hdmi\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_kvr1:auto_generated " "Elaborating entity \"altsyncram_kvr1\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|alt_vipvfr131_vfr:alt_vip_vfr_hdmi\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_kvr1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/comelec/softs/opt/altera/current/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083791762 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "data_b " "Variable or input pin \"data_b\" is defined but never used." {  } { { "db/altsyncram_kvr1.tdf" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/syn/db/altsyncram_kvr1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/comelec/softs/opt/altera/current/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } } { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "../../ips/Qsys/soc_system/synthesis/soc_system.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/soc_system.v" 283 0 0 } } { "../../ips/hws/hw_support.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/hws/hw_support.sv" 133 0 0 } } { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 69 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 1 0 "Analysis & Synthesis" 0 -1 1548083791803 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:ead_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_kvr1:auto_generated"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_general_fifo hw_support:hw_support_inst\|soc_system:soc_system_inst\|alt_vipvfr131_vfr:alt_vip_vfr_hdmi\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo " "Elaborating entity \"alt_vipvfr131_common_general_fifo\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|alt_vipvfr131_vfr:alt_vip_vfr_hdmi\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "cmd_fifo" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083791854 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "logic_fifo_full alt_vipvfr131_common_general_fifo.vhd(264) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_general_fifo.vhd(264): object \"logic_fifo_full\" assigned a value but never read" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 264 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1548083791862 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_fifo_usedw_calculator hw_support:hw_support_inst\|soc_system:soc_system_inst\|alt_vipvfr131_vfr:alt_vip_vfr_hdmi\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_vipvfr131_common_fifo_usedw_calculator\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|alt_vipvfr131_vfr:alt_vip_vfr_hdmi\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "usedw_calculator" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083791866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_gray_clock_crosser hw_support:hw_support_inst\|soc_system:soc_system_inst\|alt_vipvfr131_vfr:alt_vip_vfr_hdmi\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_gray_clock_crosser:\\dual_clock_gen:wrcounter_to_rdclock " "Elaborating entity \"alt_vipvfr131_common_gray_clock_crosser\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|alt_vipvfr131_vfr:alt_vip_vfr_hdmi\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_gray_clock_crosser:\\dual_clock_gen:wrcounter_to_rdclock\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "\\dual_clock_gen:wrcounter_to_rdclock" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083791876 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_gray_clock_crosser.vhd(70) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_gray_clock_crosser.vhd(70): subtype or type has null range" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" 70 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 1 0 "Analysis & Synthesis" 0 -1 1548083791890 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:dual_clock_gen:wrcounter_to_rdclock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_std_logic_vector_delay hw_support:hw_support_inst\|soc_system:soc_system_inst\|alt_vipvfr131_vfr:alt_vip_vfr_hdmi\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_std_logic_vector_delay:\\dual_clock_gen:writes_this_read_cycle_delayer " "Elaborating entity \"alt_vipvfr131_common_std_logic_vector_delay\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|alt_vipvfr131_vfr:alt_vip_vfr_hdmi\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_std_logic_vector_delay:\\dual_clock_gen:writes_this_read_cycle_delayer\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "\\dual_clock_gen:writes_this_read_cycle_delayer" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083791901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_std_logic_vector_delay hw_support:hw_support_inst\|soc_system:soc_system_inst\|alt_vipvfr131_vfr:alt_vip_vfr_hdmi\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_std_logic_vector_delay:\\dual_clock_gen:reads_this_write_cycle_delayer " "Elaborating entity \"alt_vipvfr131_common_std_logic_vector_delay\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|alt_vipvfr131_vfr:alt_vip_vfr_hdmi\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_std_logic_vector_delay:\\dual_clock_gen:reads_this_write_cycle_delayer\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "\\dual_clock_gen:reads_this_write_cycle_delayer" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083791911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_ram_fifo hw_support:hw_support_inst\|soc_system:soc_system_inst\|alt_vipvfr131_vfr:alt_vip_vfr_hdmi\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo " "Elaborating entity \"alt_vipvfr131_common_ram_fifo\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|alt_vipvfr131_vfr:alt_vip_vfr_hdmi\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "\\dual_clock_or_large_gen:ram_fifo" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083791927 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_a_q alt_vipvfr131_common_ram_fifo.vhd(129) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_ram_fifo.vhd(129): object \"port_a_q\" assigned a value but never read" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1548083791934 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:dual_clock_or_large_gen:ram_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram hw_support:hw_support_inst\|soc_system:soc_system_inst\|alt_vipvfr131_vfr:alt_vip_vfr_hdmi\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Elaborating entity \"altsyncram\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|alt_vipvfr131_vfr:alt_vip_vfr_hdmi\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "ram" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083791945 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hw_support:hw_support_inst\|soc_system:soc_system_inst\|alt_vipvfr131_vfr:alt_vip_vfr_hdmi\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Elaborated megafunction instantiation \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|alt_vipvfr131_vfr:alt_vip_vfr_hdmi\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083791959 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hw_support:hw_support_inst\|soc_system:soc_system_inst\|alt_vipvfr131_vfr:alt_vip_vfr_hdmi\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Instantiated megafunction \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|alt_vipvfr131_vfr:alt_vip_vfr_hdmi\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083791960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 50 " "Parameter \"WIDTH_A\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083791960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 1 " "Parameter \"WIDTHAD_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083791960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2 " "Parameter \"NUMWORDS_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083791960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 50 " "Parameter \"WIDTH_B\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083791960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 1 " "Parameter \"WIDTHAD_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083791960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2 " "Parameter \"NUMWORDS_B\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083791960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083791960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083791960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A CLOCK0 " "Parameter \"OUTDATA_REG_A\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083791960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083791960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK1 " "Parameter \"INDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083791960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083791960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083791960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083791960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083791960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Stratix " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083791960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083791960 ""}  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1548083791960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eor1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eor1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eor1 " "Found entity 1: altsyncram_eor1" {  } { { "db/altsyncram_eor1.tdf" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/syn/db/altsyncram_eor1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083792123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083792123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_eor1 hw_support:hw_support_inst\|soc_system:soc_system_inst\|alt_vipvfr131_vfr:alt_vip_vfr_hdmi\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_eor1:auto_generated " "Elaborating entity \"altsyncram_eor1\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|alt_vipvfr131_vfr:alt_vip_vfr_hdmi\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_eor1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/comelec/softs/opt/altera/current/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083792125 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "data_b " "Variable or input pin \"data_b\" is defined but never used." {  } { { "db/altsyncram_eor1.tdf" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/syn/db/altsyncram_eor1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/comelec/softs/opt/altera/current/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "../../ips/Qsys/soc_system/synthesis/soc_system.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/soc_system.v" 283 0 0 } } { "../../ips/hws/hw_support.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/hws/hw_support.sv" 133 0 0 } } { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 69 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 1 0 "Analysis & Synthesis" 0 -1 1548083792133 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_eor1:auto_generated"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_fifo_usedw_calculator hw_support:hw_support_inst\|soc_system:soc_system_inst\|alt_vipvfr131_vfr:alt_vip_vfr_hdmi\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_vipvfr131_common_fifo_usedw_calculator\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|alt_vipvfr131_vfr:alt_vip_vfr_hdmi\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "usedw_calculator" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083792146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_logic_fifo hw_support:hw_support_inst\|soc_system:soc_system_inst\|alt_vipvfr131_vfr:alt_vip_vfr_hdmi\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_logic_fifo:\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo " "Elaborating entity \"alt_vipvfr131_common_logic_fifo\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|alt_vipvfr131_vfr:alt_vip_vfr_hdmi\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_logic_fifo:\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083792185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_fifo_usedw_calculator hw_support:hw_support_inst\|soc_system:soc_system_inst\|alt_vipvfr131_vfr:alt_vip_vfr_hdmi\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_logic_fifo:\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_vipvfr131_common_fifo_usedw_calculator\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|alt_vipvfr131_vfr:alt_vip_vfr_hdmi\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_logic_fifo:\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" "usedw_calculator" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083792212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_one_bit_delay hw_support:hw_support_inst\|soc_system:soc_system_inst\|alt_vipvfr131_vfr:alt_vip_vfr_hdmi\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_one_bit_delay:\\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer " "Elaborating entity \"alt_vipvfr131_common_one_bit_delay\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|alt_vipvfr131_vfr:alt_vip_vfr_hdmi\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_one_bit_delay:\\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "\\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083792245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_pulling_width_adapter hw_support:hw_support_inst\|soc_system:soc_system_inst\|alt_vipvfr131_vfr:alt_vip_vfr_hdmi\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_pulling_width_adapter:width_adaptor " "Elaborating entity \"alt_vipvfr131_common_pulling_width_adapter\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|alt_vipvfr131_vfr:alt_vip_vfr_hdmi\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_pulling_width_adapter:width_adaptor\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "width_adaptor" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083792258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_prc_core hw_support:hw_support_inst\|soc_system:soc_system_inst\|alt_vipvfr131_vfr:alt_vip_vfr_hdmi\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core " "Elaborating entity \"alt_vipvfr131_prc_core\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|alt_vipvfr131_vfr:alt_vip_vfr_hdmi\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_prc.v" "prc_core" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_prc.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083792279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_avalon_mm_slave hw_support:hw_support_inst\|soc_system:soc_system_inst\|alt_vipvfr131_vfr:alt_vip_vfr_hdmi\|alt_vipvfr131_prc:prc\|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave " "Elaborating entity \"alt_vipvfr131_common_avalon_mm_slave\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|alt_vipvfr131_vfr:alt_vip_vfr_hdmi\|alt_vipvfr131_prc:prc\|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_prc.v" "avalon_mm_control_slave" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_prc.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083792322 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "interrupt_register alt_vipvfr131_common_avalon_mm_slave.v(45) " "Verilog HDL Always Construct warning at alt_vipvfr131_common_avalon_mm_slave.v(45): inferring latch(es) for variable \"interrupt_register\", which holds its previous value in one or more paths through the always construct" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 1 0 "Analysis & Synthesis" 0 -1 1548083792333 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "35 32 alt_vipvfr131_common_avalon_mm_slave.v(72) " "Verilog HDL assignment warning at alt_vipvfr131_common_avalon_mm_slave.v(72): truncated value with size 35 to match size of target (32)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1548083792333 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[4\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[4\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083792333 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[3\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[3\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083792333 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[2\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[2\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083792333 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_vfr_controller hw_support:hw_support_inst\|soc_system:soc_system_inst\|alt_vipvfr131_vfr:alt_vip_vfr_hdmi\|alt_vipvfr131_vfr_controller:controller " "Elaborating entity \"alt_vipvfr131_vfr_controller\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|alt_vipvfr131_vfr:alt_vip_vfr_hdmi\|alt_vipvfr131_vfr_controller:controller\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" "controller" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083792343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_avalon_mm_slave hw_support:hw_support_inst\|soc_system:soc_system_inst\|alt_vipvfr131_vfr:alt_vip_vfr_hdmi\|alt_vipvfr131_common_avalon_mm_slave:slave " "Elaborating entity \"alt_vipvfr131_common_avalon_mm_slave\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|alt_vipvfr131_vfr:alt_vip_vfr_hdmi\|alt_vipvfr131_common_avalon_mm_slave:slave\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" "slave" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083792363 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "interrupt_register alt_vipvfr131_common_avalon_mm_slave.v(45) " "Verilog HDL Always Construct warning at alt_vipvfr131_common_avalon_mm_slave.v(45): inferring latch(es) for variable \"interrupt_register\", which holds its previous value in one or more paths through the always construct" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 1 0 "Analysis & Synthesis" 0 -1 1548083792389 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "49 32 alt_vipvfr131_common_avalon_mm_slave.v(72) " "Verilog HDL assignment warning at alt_vipvfr131_common_avalon_mm_slave.v(72): truncated value with size 49 to match size of target (32)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1548083792389 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[18\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[18\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083792389 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[17\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[17\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083792389 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[16\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[16\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083792390 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[15\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[15\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083792390 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[14\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[14\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083792390 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[13\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[13\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083792390 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[12\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[12\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083792390 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[11\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[11\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083792390 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[10\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[10\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083792390 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[9\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[9\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083792390 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[8\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[8\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083792391 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[7\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[7\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083792391 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[6\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[6\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083792391 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[5\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[5\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083792391 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[4\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[4\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083792391 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[3\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[3\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083792391 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[2\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[2\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083792391 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_vfr_control_packet_encoder hw_support:hw_support_inst\|soc_system:soc_system_inst\|alt_vipvfr131_vfr:alt_vip_vfr_hdmi\|alt_vipvfr131_vfr_control_packet_encoder:encoder " "Elaborating entity \"alt_vipvfr131_vfr_control_packet_encoder\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|alt_vipvfr131_vfr:alt_vip_vfr_hdmi\|alt_vipvfr131_vfr_control_packet_encoder:encoder\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" "encoder" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083792398 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "control_data alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Verilog HDL Always Construct warning at alt_vipvfr131_vfr_control_packet_encoder.v(62): inferring latch(es) for variable \"control_data\", which holds its previous value in one or more paths through the always construct" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 1 0 "Analysis & Synthesis" 0 -1 1548083792412 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alt_vipvfr131_vfr_control_packet_encoder.v(82) " "Verilog HDL assignment warning at alt_vipvfr131_vfr_control_packet_encoder.v(82): truncated value with size 32 to match size of target (4)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1548083792412 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_state\[7..5\] 0 alt_vipvfr131_vfr_control_packet_encoder.v(58) " "Net \"control_header_state\[7..5\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0'" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1548083792412 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_state\[3..1\] 0 alt_vipvfr131_vfr_control_packet_encoder.v(58) " "Net \"control_header_state\[3..1\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0'" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1548083792412 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_data\[7..5\] 0 alt_vipvfr131_vfr_control_packet_encoder.v(59) " "Net \"control_header_data\[7..5\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0'" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1548083792412 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_data\[3..1\] 0 alt_vipvfr131_vfr_control_packet_encoder.v(59) " "Net \"control_header_data\[3..1\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0'" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1548083792412 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[4\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[4\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1548083792412 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[5\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[5\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1548083792412 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[6\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[6\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1548083792412 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[7\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[7\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1548083792412 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[12\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[12\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1548083792412 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[13\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[13\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1548083792412 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[14\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[14\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1548083792412 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[15\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[15\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1548083792412 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[20\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[20\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1548083792412 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[21\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[21\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1548083792412 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[22\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[22\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1548083792412 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[23\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[23\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1548083792412 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[28\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[28\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1548083792412 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[29\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[29\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1548083792412 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[30\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[30\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1548083792412 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[31\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[31\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1548083792412 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[36\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[36\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1548083792412 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[37\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[37\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1548083792412 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[38\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[38\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1548083792412 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[39\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[39\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1548083792412 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[44\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[44\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1548083792413 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[45\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[45\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1548083792413 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[46\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[46\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1548083792413 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[47\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[47\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1548083792413 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[52\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[52\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1548083792413 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[53\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[53\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1548083792413 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[54\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[54\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1548083792413 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[55\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[55\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1548083792413 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[60\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[60\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1548083792413 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[61\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[61\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1548083792413 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[62\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[62\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1548083792413 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[63\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[63\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1548083792413 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[68\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[68\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1548083792413 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[69\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[69\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1548083792413 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[70\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[70\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1548083792413 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[71\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[71\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1548083792413 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[72\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[72\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1548083792413 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[73\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[73\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1548083792413 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[74\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[74\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1548083792413 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[75\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[75\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1548083792413 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[76\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[76\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1548083792413 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[77\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[77\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1548083792413 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[78\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[78\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1548083792413 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[79\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[79\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1548083792413 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[80\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[80\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1548083792413 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[81\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[81\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1548083792413 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[82\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[82\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1548083792413 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[83\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[83\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1548083792413 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[84\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[84\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1548083792413 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[85\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[85\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1548083792413 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[86\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[86\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1548083792413 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[87\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[87\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1548083792414 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[88\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[88\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1548083792414 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[89\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[89\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1548083792414 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[90\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[90\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1548083792414 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[91\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[91\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1548083792414 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[92\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[92\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1548083792414 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[93\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[93\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1548083792414 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[94\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[94\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1548083792414 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[95\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[95\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1548083792414 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_stream_output hw_support:hw_support_inst\|soc_system:soc_system_inst\|alt_vipvfr131_vfr:alt_vip_vfr_hdmi\|alt_vipvfr131_common_stream_output:outputter " "Elaborating entity \"alt_vipvfr131_common_stream_output\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|alt_vipvfr131_vfr:alt_vip_vfr_hdmi\|alt_vipvfr131_common_stream_output:outputter\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" "outputter" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083792422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_button_pio hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_button_pio:button_pio " "Elaborating entity \"soc_system_button_pio\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_button_pio:button_pio\"" {  } { { "../../ips/Qsys/soc_system/synthesis/soc_system.v" "button_pio" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/soc_system.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083792438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "custom_pio hw_support:hw_support_inst\|soc_system:soc_system_inst\|custom_pio:custom_pio_0 " "Elaborating entity \"custom_pio\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|custom_pio:custom_pio_0\"" {  } { { "../../ips/Qsys/soc_system/synthesis/soc_system.v" "custom_pio_0" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/soc_system.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083792453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_dipsw_pio hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_dipsw_pio:dipsw_pio " "Elaborating entity \"soc_system_dipsw_pio\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_dipsw_pio:dipsw_pio\"" {  } { { "../../ips/Qsys/soc_system/synthesis/soc_system.v" "dipsw_pio" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/soc_system.v" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083792476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0 hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_hps_0:hps_0 " "Elaborating entity \"soc_system_hps_0\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_hps_0:hps_0\"" {  } { { "../../ips/Qsys/soc_system/synthesis/soc_system.v" "hps_0" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/soc_system.v" 514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083792511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_fpga_interfaces hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"soc_system_hps_0_fpga_interfaces\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_hps_0.v" "fpga_interfaces" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_hps_0.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083792541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_hps_io hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io " "Elaborating entity \"soc_system_hps_0_hps_io\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_hps_0.v" "hps_io" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_hps_0.v" 425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083792576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_hps_io_border hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border " "Elaborating entity \"soc_system_hps_0_hps_io_border\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" "border" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083792600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083792619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/hps_sdram.v" "pll" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083792636 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1548083792642 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Analysis & Synthesis" 0 -1 1548083792642 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/hps_sdram.v" "p0" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083792651 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083792669 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083792676 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 1 0 "Analysis & Synthesis" 0 -1 1548083792713 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1548083792713 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1548083792713 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Analysis & Synthesis" 0 -1 1548083792714 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083792720 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1548083792733 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1548083792734 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083792742 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Analysis & Synthesis" 0 -1 1548083792768 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Analysis & Synthesis" 0 -1 1548083792768 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Analysis & Synthesis" 0 -1 1548083792768 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Analysis & Synthesis" 0 -1 1548083792768 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083792774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083793608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083793900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083793923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083793944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083794121 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083794130 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083794130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083794130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083794130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083794130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083794130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083794130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083794130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548083794130 ""}  } { { "../../ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1548083794130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/syn/db/ddio_out_uqe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548083794281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083794281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/comelec/softs/opt/altera/current/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083794283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083794307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083794325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083794345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/hps_sdram.v" "seq" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083794545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/hps_sdram.v" "c0" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083794567 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1548083794605 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1548083794605 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1548083794605 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1548083794605 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1548083794605 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1548083794605 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/hps_sdram.v" "oct" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083794614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/hps_sdram.v" "dll" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083794646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_led_pio hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_led_pio:led_pio " "Elaborating entity \"soc_system_led_pio\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_led_pio:led_pio\"" {  } { { "../../ips/Qsys/soc_system/synthesis/soc_system.v" "led_pio" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/soc_system.v" 525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083794668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge hw_support:hw_support_inst\|soc_system:soc_system_inst\|altera_avalon_mm_bridge:mm_bridge_0 " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|altera_avalon_mm_bridge:mm_bridge_0\"" {  } { { "../../ips/Qsys/soc_system/synthesis/soc_system.v" "mm_bridge_0" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/soc_system.v" 559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083794682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sysid_qsys hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_sysid_qsys:sysid_qsys " "Elaborating entity \"soc_system_sysid_qsys\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_sysid_qsys:sysid_qsys\"" {  } { { "../../ips/Qsys/soc_system/synthesis/soc_system.v" "sysid_qsys" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/soc_system.v" 566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083794721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0 hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"soc_system_mm_interconnect_0\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "../../ips/Qsys/soc_system/synthesis/soc_system.v" "mm_interconnect_0" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/soc_system.v" 616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083794734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:alt_vip_vfr_hdmi_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:alt_vip_vfr_hdmi_avalon_master_translator\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "alt_vip_vfr_hdmi_avalon_master_translator" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083794795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:alt_vip_vfr_hdmi_avalon_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:alt_vip_vfr_hdmi_avalon_master_agent\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "alt_vip_vfr_hdmi_avalon_master_agent" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083794814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_slave_ni hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent " "Elaborating entity \"altera_merlin_axi_slave_ni\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "hps_0_f2h_axi_slave_agent" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083794831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "check_and_align_address_to_size" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083794874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "read_burst_uncompressor" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083794896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "write_rsp_fifo" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083794913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router " "Elaborating entity \"soc_system_mm_interconnect_0_router\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083794975 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address soc_system_mm_interconnect_0_router.sv(154) " "Verilog HDL or VHDL warning at soc_system_mm_interconnect_0_router.sv(154): object \"address\" assigned a value but never read" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1548083794985 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_default_decode hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_default_decode\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083794991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_001 hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"soc_system_mm_interconnect_0_router_001\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_001:router_001\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_001" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083795019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_001_default_decode hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_001:router_001\|soc_system_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_001_default_decode\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_001:router_001\|soc_system_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_001.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083795042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:alt_vip_vfr_hdmi_avalon_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:alt_vip_vfr_hdmi_avalon_master_limiter\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "alt_vip_vfr_hdmi_avalon_master_limiter" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083795068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "hps_0_f2h_axi_slave_wr_burst_adapter" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083795086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083795102 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 altera_merlin_burst_adapter_13_1.sv(794) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(794): truncated value with size 10 to match size of target (9)" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1548083795119 "|Top|hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083795125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083795139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083795152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083795163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083795174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_demux hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_demux\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_demux" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 649 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083795310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_mux hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_mux\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_mux" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 666 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083795327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_demux hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_demux\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_demux" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 700 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083795355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_mux hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_mux\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_mux" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 740 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083795376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083795392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083795403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1 hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"soc_system_mm_interconnect_1\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_1:mm_interconnect_1\"" {  } { { "../../ips/Qsys/soc_system/synthesis/soc_system.v" "mm_interconnect_1" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/soc_system.v" 668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083795421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:mm_bridge_0_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:mm_bridge_0_s0_translator\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "mm_bridge_0_s0_translator" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083795452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "hps_0_h2f_lw_axi_master_agent" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083795468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083795492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:mm_bridge_0_s0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:mm_bridge_0_s0_agent\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "mm_bridge_0_s0_agent" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083795534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:mm_bridge_0_s0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:mm_bridge_0_s0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083795549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "mm_bridge_0_s0_agent_rsp_fifo" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083795575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "mm_bridge_0_s0_agent_rdata_fifo" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083795599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router " "Elaborating entity \"soc_system_mm_interconnect_1_router\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "router" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083795616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_default_decode hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\|soc_system_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_1_router_default_decode\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\|soc_system_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "the_default_decode" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083795649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_002 hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_002:router_002 " "Elaborating entity \"soc_system_mm_interconnect_1_router_002\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_002:router_002\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "router_002" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083795706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_002_default_decode hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_002:router_002\|soc_system_mm_interconnect_1_router_002_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_1_router_002_default_decode\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_002:router_002\|soc_system_mm_interconnect_1_router_002_default_decode:the_default_decode\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "the_default_decode" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083795737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "mm_bridge_0_s0_burst_adapter" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083795767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083795783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083795807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083795830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083795856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083795877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083795887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_cmd_demux hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_1_cmd_demux\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "cmd_demux" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083795954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_cmd_mux hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_1_cmd_mux\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "cmd_mux" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 685 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083795973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" "arb" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083796003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_rsp_demux hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_mm_interconnect_1_rsp_demux\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "rsp_demux" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083796035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_rsp_mux hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_1_rsp_mux\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "rsp_mux" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083796054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_avalon_st_adapter hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"soc_system_mm_interconnect_1_avalon_st_adapter\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "avalon_st_adapter" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083796086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0 hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v" "error_adapter_0" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083796099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2 hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_2:mm_interconnect_2 " "Elaborating entity \"soc_system_mm_interconnect_2\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_2:mm_interconnect_2\"" {  } { { "../../ips/Qsys/soc_system/synthesis/soc_system.v" "mm_interconnect_2" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/soc_system.v" 717 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083796115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:mm_bridge_0_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:mm_bridge_0_m0_translator\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "mm_bridge_0_m0_translator" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083796197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:ilc_avalon_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:ilc_avalon_slave_translator\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "ilc_avalon_slave_translator" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083796212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:alt_vip_vfr_hdmi_avalon_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:alt_vip_vfr_hdmi_avalon_slave_translator\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "alt_vip_vfr_hdmi_avalon_slave_translator" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 699 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083796225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:custom_pio_0_avs_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:custom_pio_0_avs_s0_translator\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "custom_pio_0_avs_s0_translator" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 763 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083796239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:button_pio_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:button_pio_s1_translator\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "button_pio_s1_translator" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 891 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083796257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:mm_bridge_0_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:mm_bridge_0_m0_agent\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "mm_bridge_0_m0_agent" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083796280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:ilc_avalon_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:ilc_avalon_slave_agent\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "ilc_avalon_slave_agent" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083796300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:ilc_avalon_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:ilc_avalon_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083796312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:ilc_avalon_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:ilc_avalon_slave_agent_rsp_fifo\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "ilc_avalon_slave_agent_rsp_fifo" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083796325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:alt_vip_vfr_hdmi_avalon_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:alt_vip_vfr_hdmi_avalon_slave_agent_rdata_fifo\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "alt_vip_vfr_hdmi_avalon_slave_agent_rdata_fifo" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083796352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_router hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router:router " "Elaborating entity \"soc_system_mm_interconnect_2_router\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router:router\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "router" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 2032 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083796422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_router_default_decode hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router:router\|soc_system_mm_interconnect_2_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_2_router_default_decode\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router:router\|soc_system_mm_interconnect_2_router_default_decode:the_default_decode\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" "the_default_decode" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083796433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_router_001 hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_001:router_001 " "Elaborating entity \"soc_system_mm_interconnect_2_router_001\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_001:router_001\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "router_001" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 2048 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083796448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_router_001_default_decode hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_001:router_001\|soc_system_mm_interconnect_2_router_001_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_2_router_001_default_decode\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_001:router_001\|soc_system_mm_interconnect_2_router_001_default_decode:the_default_decode\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" "the_default_decode" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083796474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "mm_bridge_0_m0_limiter" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 2194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083796554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_cmd_demux hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_2_cmd_demux\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_cmd_demux:cmd_demux\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "cmd_demux" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 2247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083796577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_cmd_mux hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_2_cmd_mux\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_cmd_mux:cmd_mux\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "cmd_mux" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 2264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083796599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_rsp_demux hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_mm_interconnect_2_rsp_demux\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_demux:rsp_demux\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "rsp_demux" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 2383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083796645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_rsp_demux_001 hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"soc_system_mm_interconnect_2_rsp_demux_001\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_demux_001:rsp_demux_001\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "rsp_demux_001" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 2400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083796658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_rsp_mux hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_2_rsp_mux\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_mux:rsp_mux\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "rsp_mux" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 2538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083796708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv" "arb" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083796726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083796737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "crosser" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 2572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083796753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083796766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083796789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_irq_mapper hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_irq_mapper:irq_mapper " "Elaborating entity \"soc_system_irq_mapper\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_irq_mapper:irq_mapper\"" {  } { { "../../ips/Qsys/soc_system/synthesis/soc_system.v" "irq_mapper" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/soc_system.v" 725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083796899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_irq_mapper_001 hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_irq_mapper_001:irq_mapper_001 " "Elaborating entity \"soc_system_irq_mapper_001\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_irq_mapper_001:irq_mapper_001\"" {  } { { "../../ips/Qsys/soc_system/synthesis/soc_system.v" "irq_mapper_001" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/soc_system.v" 733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083796911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_irq_mapper_002 hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_irq_mapper_002:irq_mapper_002 " "Elaborating entity \"soc_system_irq_mapper_002\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|soc_system_irq_mapper_002:irq_mapper_002\"" {  } { { "../../ips/Qsys/soc_system/synthesis/soc_system.v" "irq_mapper_002" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/soc_system.v" 739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083796924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller hw_support:hw_support_inst\|soc_system:soc_system_inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|altera_reset_controller:rst_controller\"" {  } { { "../../ips/Qsys/soc_system/synthesis/soc_system.v" "rst_controller" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/soc_system.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083796937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer hw_support:hw_support_inst\|soc_system:soc_system_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083796949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer hw_support:hw_support_inst\|soc_system:soc_system_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"hw_support:hw_support_inst\|soc_system:soc_system_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083796962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_HDMI_Config hw_support:hw_support_inst\|I2C_HDMI_Config:u_I2C_HDMI_Config " "Elaborating entity \"I2C_HDMI_Config\" for hierarchy \"hw_support:hw_support_inst\|I2C_HDMI_Config:u_I2C_HDMI_Config\"" {  } { { "../../ips/hws/hw_support.sv" "u_I2C_HDMI_Config" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/hws/hw_support.sv" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083797003 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 I2C_HDMI_Config.sv(41) " "Verilog HDL assignment warning at I2C_HDMI_Config.sv(41): truncated value with size 32 to match size of target (16)" {  } { { "../../ips/hws/I2C_HDMI_Config.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/hws/I2C_HDMI_Config.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1548083797009 "|Top|hw_support:hw_support_inst|I2C_HDMI_Config:u_I2C_HDMI_Config"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_HDMI_Config.sv(91) " "Verilog HDL assignment warning at I2C_HDMI_Config.sv(91): truncated value with size 32 to match size of target (6)" {  } { { "../../ips/hws/I2C_HDMI_Config.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/hws/I2C_HDMI_Config.sv" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1548083797009 "|Top|hw_support:hw_support_inst|I2C_HDMI_Config:u_I2C_HDMI_Config"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller hw_support:hw_support_inst\|I2C_HDMI_Config:u_I2C_HDMI_Config\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"hw_support:hw_support_inst\|I2C_HDMI_Config:u_I2C_HDMI_Config\|I2C_Controller:u0\"" {  } { { "../../ips/hws/I2C_HDMI_Config.sv" "u0" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/hws/I2C_HDMI_Config.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083797012 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.sv(57) " "Verilog HDL assignment warning at I2C_Controller.sv(57): truncated value with size 32 to match size of target (1)" {  } { { "../../ips/hws/I2C_Controller.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/hws/I2C_Controller.sv" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1548083797032 "|Top|hw_support:hw_support_inst|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_WRITE_WDATA hw_support:hw_support_inst\|I2C_HDMI_Config:u_I2C_HDMI_Config\|I2C_Controller:u0\|I2C_WRITE_WDATA:wrd " "Elaborating entity \"I2C_WRITE_WDATA\" for hierarchy \"hw_support:hw_support_inst\|I2C_HDMI_Config:u_I2C_HDMI_Config\|I2C_Controller:u0\|I2C_WRITE_WDATA:wrd\"" {  } { { "../../ips/hws/I2C_Controller.sv" "wrd" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/hws/I2C_Controller.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083797034 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_WDATA.sv(54) " "Verilog HDL assignment warning at I2C_WRITE_WDATA.sv(54): truncated value with size 32 to match size of target (8)" {  } { { "../../ips/hws/I2C_WRITE_WDATA.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/hws/I2C_WRITE_WDATA.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1548083797044 "|Top|hw_support:hw_support_inst|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rrst hw_support:hw_support_inst\|rrst:u_rrst " "Elaborating entity \"rrst\" for hierarchy \"hw_support:hw_support_inst\|rrst:u_rrst\"" {  } { { "../../ips/hws/hw_support.sv" "u_rrst" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/hws/hw_support.sv" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083797048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_bridge hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst " "Elaborating entity \"fpga_bridge\" for hierarchy \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\"" {  } { { "../../ips/hws/hw_support.sv" "fpga_bridge_inst" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/hws/hw_support.sv" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083797056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avlst2wshb hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|avlst2wshb:avlst2wshb_inst " "Elaborating entity \"avlst2wshb\" for hierarchy \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|avlst2wshb:avlst2wshb_inst\"" {  } { { "../../ips/hws/fpga_bridge.sv" "avlst2wshb_inst" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/hws/fpga_bridge.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083797073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_fifo hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|avlst2wshb:avlst2wshb_inst\|sync_fifo:sync_fifo_i " "Elaborating entity \"sync_fifo\" for hierarchy \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|avlst2wshb:avlst2wshb_inst\|sync_fifo:sync_fifo_i\"" {  } { { "../../ips/hws/avlst2wshb.sv" "sync_fifo_i" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/hws/avlst2wshb.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083797088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wshb2avl hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb2avl:wshb2avl_i " "Elaborating entity \"wshb2avl\" for hierarchy \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb2avl:wshb2avl_i\"" {  } { { "../../ips/hws/fpga_bridge.sv" "wshb2avl_i" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/hws/fpga_bridge.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083797100 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 wshb2avl.sv(177) " "Verilog HDL assignment warning at wshb2avl.sv(177): truncated value with size 32 to match size of target (8)" {  } { { "../../ips/hws/wshb2avl.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/hws/wshb2avl.sv" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1548083797124 "|Top|hw_support:hw_support_inst|fpga_bridge:fpga_bridge_inst|wshb2avl:wshb2avl_i"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sr_ff hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb2avl:wshb2avl_i\|sr_ff:sr_ff_wr " "Elaborating entity \"sr_ff\" for hierarchy \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb2avl:wshb2avl_i\|sr_ff:sr_ff_wr\"" {  } { { "../../ips/hws/wshb2avl.sv" "sr_ff_wr" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/hws/wshb2avl.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083797127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_fifo hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb2avl:wshb2avl_i\|sync_fifo:wr_fifo_i " "Elaborating entity \"sync_fifo\" for hierarchy \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb2avl:wshb2avl_i\|sync_fifo:wr_fifo_i\"" {  } { { "../../ips/hws/wshb2avl.sv" "wr_fifo_i" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/hws/wshb2avl.sv" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083797137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_fifo hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb2avl:wshb2avl_i\|sync_fifo:read_fifo_i " "Elaborating entity \"sync_fifo\" for hierarchy \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb2avl:wshb2avl_i\|sync_fifo:read_fifo_i\"" {  } { { "../../ips/hws/wshb2avl.sv" "read_fifo_i" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/hws/wshb2avl.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083797147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce hw_support:hw_support_inst\|debounce:debounce_inst " "Elaborating entity \"debounce\" for hierarchy \"hw_support:hw_support_inst\|debounce:debounce_inst\"" {  } { { "../../ips/hws/hw_support.sv" "debounce_inst" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/hws/hw_support.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548083797161 ""}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_ONE" "" "1 design partition requires Analysis and Synthesis" { { "Info" "ISGN_QIC_SYNTHESIS_REASON_FILE_CHANGE" "Top " "Partition \"Top\" requires synthesis because there were changes to its dependent source files" {  } {  } 0 12211 "Partition \"%1!s!\" requires synthesis because there were changes to its dependent source files" 0 0 "Design Software" 0 -1 1548083801656 ""}  } {  } 0 12205 "1 design partition requires Analysis and Synthesis" 0 0 "Analysis & Synthesis" 0 -1 1548083801656 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_ONE" "" "1 design partition does not require synthesis" { { "Info" "ISGN_QIC_NO_SYNTHESIS_STRICT" "hw_support_par " "Partition \"hw_support_par\" does not require synthesis because you disabled automatic resynthesis for this partition, which is Post-Fit (Strict)" {  } {  } 0 12225 "Partition \"%1!s!\" does not require synthesis because you disabled automatic resynthesis for this partition, which is Post-Fit (Strict)" 0 0 "Design Software" 0 -1 1548083801657 ""}  } {  } 0 12207 "1 design partition does not require synthesis" 0 0 "Analysis & Synthesis" 0 -1 1548083801657 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.we " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.we\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.we" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803654 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.stb " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.stb\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.stb" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803654 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.sel\[3\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.sel\[3\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.sel\[3\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803654 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.sel\[2\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.sel\[2\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.sel\[2\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803654 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.sel\[1\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.sel\[1\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.sel\[1\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803655 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.sel\[0\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.sel\[0\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.sel\[0\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803655 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.rty " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.rty\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.rty" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803655 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.err " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.err\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.err" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803655 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_sm\[9\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_sm\[9\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.dat_sm\[9\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803655 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_sm\[8\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_sm\[8\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.dat_sm\[8\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803655 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_sm\[7\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_sm\[7\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.dat_sm\[7\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803656 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_sm\[6\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_sm\[6\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.dat_sm\[6\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803656 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_sm\[5\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_sm\[5\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.dat_sm\[5\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803656 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_sm\[4\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_sm\[4\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.dat_sm\[4\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803656 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_sm\[3\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_sm\[3\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.dat_sm\[3\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803656 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_sm\[31\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_sm\[31\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.dat_sm\[31\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803656 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_sm\[30\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_sm\[30\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.dat_sm\[30\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803657 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_sm\[2\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_sm\[2\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.dat_sm\[2\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803657 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_sm\[29\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_sm\[29\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.dat_sm\[29\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803657 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_sm\[28\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_sm\[28\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.dat_sm\[28\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803657 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_sm\[27\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_sm\[27\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.dat_sm\[27\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803657 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_sm\[26\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_sm\[26\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.dat_sm\[26\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803657 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_sm\[25\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_sm\[25\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.dat_sm\[25\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803658 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_sm\[24\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_sm\[24\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.dat_sm\[24\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803658 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_sm\[23\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_sm\[23\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.dat_sm\[23\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803658 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_sm\[22\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_sm\[22\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.dat_sm\[22\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803658 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_sm\[21\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_sm\[21\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.dat_sm\[21\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803658 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_sm\[20\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_sm\[20\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.dat_sm\[20\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803658 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_sm\[1\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_sm\[1\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.dat_sm\[1\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803659 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_sm\[19\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_sm\[19\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.dat_sm\[19\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803659 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_sm\[18\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_sm\[18\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.dat_sm\[18\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803659 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_sm\[17\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_sm\[17\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.dat_sm\[17\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803659 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_sm\[16\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_sm\[16\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.dat_sm\[16\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803659 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_sm\[15\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_sm\[15\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.dat_sm\[15\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803659 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_sm\[14\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_sm\[14\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.dat_sm\[14\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803659 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_sm\[13\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_sm\[13\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.dat_sm\[13\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803660 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_sm\[12\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_sm\[12\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.dat_sm\[12\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803660 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_sm\[11\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_sm\[11\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.dat_sm\[11\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803660 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_sm\[10\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_sm\[10\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.dat_sm\[10\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803660 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_sm\[0\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_sm\[0\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.dat_sm\[0\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803660 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_ms\[9\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_ms\[9\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.dat_ms\[9\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803660 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_ms\[8\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_ms\[8\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.dat_ms\[8\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803660 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_ms\[7\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_ms\[7\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.dat_ms\[7\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803661 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_ms\[6\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_ms\[6\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.dat_ms\[6\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803661 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_ms\[5\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_ms\[5\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.dat_ms\[5\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803661 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_ms\[4\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_ms\[4\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.dat_ms\[4\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803661 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_ms\[3\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_ms\[3\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.dat_ms\[3\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803661 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_ms\[31\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_ms\[31\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.dat_ms\[31\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803661 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_ms\[30\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_ms\[30\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.dat_ms\[30\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803661 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_ms\[2\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_ms\[2\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.dat_ms\[2\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803662 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_ms\[29\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_ms\[29\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.dat_ms\[29\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803662 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_ms\[28\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_ms\[28\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.dat_ms\[28\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803662 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_ms\[27\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_ms\[27\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.dat_ms\[27\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803662 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_ms\[26\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_ms\[26\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.dat_ms\[26\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803662 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_ms\[25\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_ms\[25\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.dat_ms\[25\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803662 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_ms\[24\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_ms\[24\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.dat_ms\[24\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803662 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_ms\[23\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_ms\[23\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.dat_ms\[23\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803662 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_ms\[22\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_ms\[22\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.dat_ms\[22\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803663 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_ms\[21\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_ms\[21\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.dat_ms\[21\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803663 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_ms\[20\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_ms\[20\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.dat_ms\[20\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803663 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_ms\[1\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_ms\[1\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.dat_ms\[1\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803663 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_ms\[19\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_ms\[19\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.dat_ms\[19\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803663 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_ms\[18\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_ms\[18\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.dat_ms\[18\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803663 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_ms\[17\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_ms\[17\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.dat_ms\[17\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803663 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_ms\[16\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_ms\[16\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.dat_ms\[16\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803663 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_ms\[15\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_ms\[15\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.dat_ms\[15\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803663 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_ms\[14\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_ms\[14\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.dat_ms\[14\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803664 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_ms\[13\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_ms\[13\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.dat_ms\[13\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803664 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_ms\[12\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_ms\[12\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.dat_ms\[12\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803664 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_ms\[11\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_ms\[11\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.dat_ms\[11\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803664 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_ms\[10\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_ms\[10\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.dat_ms\[10\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803664 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_ms\[0\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.dat_ms\[0\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.dat_ms\[0\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803664 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.cyc " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.cyc\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.cyc" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803664 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.cti\[2\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.cti\[2\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.cti\[2\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803664 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.cti\[1\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.cti\[1\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.cti\[1\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803664 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.cti\[0\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.cti\[0\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.cti\[0\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803665 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.bte\[1\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.bte\[1\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.bte\[1\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803665 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.bte\[0\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.bte\[0\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.bte\[0\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803665 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.adr\[9\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.adr\[9\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.adr\[9\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803665 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.adr\[8\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.adr\[8\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.adr\[8\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803665 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.adr\[7\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.adr\[7\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.adr\[7\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803665 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.adr\[6\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.adr\[6\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.adr\[6\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803665 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.adr\[5\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.adr\[5\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.adr\[5\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803665 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.adr\[4\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.adr\[4\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.adr\[4\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803665 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.adr\[3\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.adr\[3\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.adr\[3\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803665 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.adr\[31\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.adr\[31\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.adr\[31\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803666 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.adr\[30\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.adr\[30\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.adr\[30\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803666 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.adr\[2\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.adr\[2\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.adr\[2\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803666 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.adr\[29\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.adr\[29\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.adr\[29\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803666 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.adr\[28\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.adr\[28\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.adr\[28\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803666 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.adr\[27\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.adr\[27\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.adr\[27\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803666 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.adr\[26\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.adr\[26\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.adr\[26\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803666 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.adr\[25\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.adr\[25\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.adr\[25\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803666 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.adr\[24\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.adr\[24\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.adr\[24\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803666 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.adr\[23\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.adr\[23\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.adr\[23\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803666 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.adr\[22\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.adr\[22\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.adr\[22\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803666 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.adr\[21\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.adr\[21\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.adr\[21\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803666 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.adr\[20\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.adr\[20\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.adr\[20\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803667 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.adr\[1\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.adr\[1\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.adr\[1\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803667 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.adr\[19\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.adr\[19\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.adr\[19\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803667 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.adr\[18\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.adr\[18\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.adr\[18\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803667 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.adr\[17\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.adr\[17\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.adr\[17\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803667 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.adr\[16\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.adr\[16\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.adr\[16\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803667 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.adr\[15\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.adr\[15\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.adr\[15\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803667 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.adr\[14\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.adr\[14\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.adr\[14\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803667 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.adr\[13\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.adr\[13\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.adr\[13\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803667 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.adr\[12\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.adr\[12\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.adr\[12\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803667 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.adr\[11\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.adr\[11\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.adr\[11\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803667 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.adr\[10\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.adr\[10\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.adr\[10\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803667 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.adr\[0\] " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.adr\[0\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.adr\[0\]" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803667 ""}
{ "Warning" "WSGN_WIRE_LOOP" "hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.ack " "Node \"hw_support:hw_support_inst\|fpga_bridge:fpga_bridge_inst\|wshb_if:wshb_if_sdram\|wshb_if.ack\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../ips/interfaces/wshb_if.sv" "wshb_if.ack" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv" 27 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1548083803667 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "39 " "39 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1548083806276 ""}
{ "Info" "IQSYN_PARALLEL_SYNTHESIS" "8 2 " "Using 8 processors to synthesize 2 partitions in parallel" {  } {  } 0 281037 "Using %1!d! processors to synthesize %2!d! partitions in parallel" 0 0 "Analysis & Synthesis" 0 -1 1548083806405 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 0 1548083807686 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 0 1548083807686 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 21 16:16:47 2019 " "Processing started: Mon Jan 21 16:16:47 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 0 1548083807686 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 0 1548083807686 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --parallel=1 --helper=0 --helper_type=user_partition --partition=Top Top -c Top " "Command: quartus_map --parallel=1 --helper=0 --helper_type=user_partition --partition=Top Top -c Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 0 1548083807687 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "vga:vga1\|async_fifo:fifo\|mem_rtl_0 " "Inferred dual-clock RAM node \"vga:vga1\|async_fifo:fifo\|mem_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 0 1548083813360 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "vga:vga1\|async_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"vga:vga1\|async_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1548083813457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1548083813457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1548083813457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1548083813457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1548083813457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1548083813457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1548083813457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1548083813457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1548083813457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1548083813457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1548083813457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1548083813457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1548083813457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1548083813457 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 0 1548083813457 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 0 1548083813457 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:vga1\|async_fifo:fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"vga:vga1\|async_fifo:fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 0 1548083813622 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:vga1\|async_fifo:fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"vga:vga1\|async_fifo:fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1548083813622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1548083813622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1548083813622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1548083813622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 24 " "Parameter \"WIDTH_B\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1548083813622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1548083813622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1548083813622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1548083813622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1548083813622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1548083813622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1548083813622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1548083813622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1548083813622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1548083813622 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 0 1548083813622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s9j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s9j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s9j1 " "Found entity 1: altsyncram_s9j1" {  } { { "db/altsyncram_s9j1.tdf" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/syn/db/altsyncram_s9j1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 0 1548083813727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 0 1548083813727 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Analysis & Synthesis" 0 0 1548083814854 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HDMI_I2C_SDA~synth " "Node \"hws_ifm.HDMI_I2C_SDA~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_USB_DATA\[0\]~synth " "Node \"hws_ifm.HPS_USB_DATA\[0\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_USB_DATA\[1\]~synth " "Node \"hws_ifm.HPS_USB_DATA\[1\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_USB_DATA\[2\]~synth " "Node \"hws_ifm.HPS_USB_DATA\[2\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_USB_DATA\[3\]~synth " "Node \"hws_ifm.HPS_USB_DATA\[3\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_USB_DATA\[4\]~synth " "Node \"hws_ifm.HPS_USB_DATA\[4\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_USB_DATA\[5\]~synth " "Node \"hws_ifm.HPS_USB_DATA\[5\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_USB_DATA\[6\]~synth " "Node \"hws_ifm.HPS_USB_DATA\[6\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_USB_DATA\[7\]~synth " "Node \"hws_ifm.HPS_USB_DATA\[7\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_SPIM_SS~synth " "Node \"hws_ifm.HPS_SPIM_SS~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_SD_DATA\[0\]~synth " "Node \"hws_ifm.HPS_SD_DATA\[0\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_SD_DATA\[1\]~synth " "Node \"hws_ifm.HPS_SD_DATA\[1\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_SD_DATA\[2\]~synth " "Node \"hws_ifm.HPS_SD_DATA\[2\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_SD_DATA\[3\]~synth " "Node \"hws_ifm.HPS_SD_DATA\[3\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_SD_CMD~synth " "Node \"hws_ifm.HPS_SD_CMD~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_LTC_GPIO~synth " "Node \"hws_ifm.HPS_LTC_GPIO~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_LED~synth " "Node \"hws_ifm.HPS_LED~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_KEY~synth " "Node \"hws_ifm.HPS_KEY~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_I2C1_SDAT~synth " "Node \"hws_ifm.HPS_I2C1_SDAT~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_I2C1_SCLK~synth " "Node \"hws_ifm.HPS_I2C1_SCLK~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_I2C0_SDAT~synth " "Node \"hws_ifm.HPS_I2C0_SDAT~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_I2C0_SCLK~synth " "Node \"hws_ifm.HPS_I2C0_SCLK~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_GSENSOR_INT~synth " "Node \"hws_ifm.HPS_GSENSOR_INT~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_ENET_MDIO~synth " "Node \"hws_ifm.HPS_ENET_MDIO~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_ENET_INT_N~synth " "Node \"hws_ifm.HPS_ENET_INT_N~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_DDR3_DQS_P\[0\]~synth " "Node \"hws_ifm.HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_DDR3_DQS_P\[1\]~synth " "Node \"hws_ifm.HPS_DDR3_DQS_P\[1\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_DDR3_DQS_P\[2\]~synth " "Node \"hws_ifm.HPS_DDR3_DQS_P\[2\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_DDR3_DQS_P\[3\]~synth " "Node \"hws_ifm.HPS_DDR3_DQS_P\[3\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_DDR3_DQS_N\[0\]~synth " "Node \"hws_ifm.HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_DDR3_DQS_N\[1\]~synth " "Node \"hws_ifm.HPS_DDR3_DQS_N\[1\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_DDR3_DQS_N\[2\]~synth " "Node \"hws_ifm.HPS_DDR3_DQS_N\[2\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_DDR3_DQS_N\[3\]~synth " "Node \"hws_ifm.HPS_DDR3_DQS_N\[3\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_DDR3_DQ\[0\]~synth " "Node \"hws_ifm.HPS_DDR3_DQ\[0\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_DDR3_DQ\[1\]~synth " "Node \"hws_ifm.HPS_DDR3_DQ\[1\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_DDR3_DQ\[2\]~synth " "Node \"hws_ifm.HPS_DDR3_DQ\[2\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_DDR3_DQ\[3\]~synth " "Node \"hws_ifm.HPS_DDR3_DQ\[3\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_DDR3_DQ\[4\]~synth " "Node \"hws_ifm.HPS_DDR3_DQ\[4\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_DDR3_DQ\[5\]~synth " "Node \"hws_ifm.HPS_DDR3_DQ\[5\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_DDR3_DQ\[6\]~synth " "Node \"hws_ifm.HPS_DDR3_DQ\[6\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_DDR3_DQ\[7\]~synth " "Node \"hws_ifm.HPS_DDR3_DQ\[7\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_DDR3_DQ\[8\]~synth " "Node \"hws_ifm.HPS_DDR3_DQ\[8\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_DDR3_DQ\[9\]~synth " "Node \"hws_ifm.HPS_DDR3_DQ\[9\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_DDR3_DQ\[10\]~synth " "Node \"hws_ifm.HPS_DDR3_DQ\[10\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_DDR3_DQ\[11\]~synth " "Node \"hws_ifm.HPS_DDR3_DQ\[11\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_DDR3_DQ\[12\]~synth " "Node \"hws_ifm.HPS_DDR3_DQ\[12\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_DDR3_DQ\[13\]~synth " "Node \"hws_ifm.HPS_DDR3_DQ\[13\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_DDR3_DQ\[14\]~synth " "Node \"hws_ifm.HPS_DDR3_DQ\[14\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_DDR3_DQ\[15\]~synth " "Node \"hws_ifm.HPS_DDR3_DQ\[15\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_DDR3_DQ\[16\]~synth " "Node \"hws_ifm.HPS_DDR3_DQ\[16\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_DDR3_DQ\[17\]~synth " "Node \"hws_ifm.HPS_DDR3_DQ\[17\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_DDR3_DQ\[18\]~synth " "Node \"hws_ifm.HPS_DDR3_DQ\[18\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_DDR3_DQ\[19\]~synth " "Node \"hws_ifm.HPS_DDR3_DQ\[19\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_DDR3_DQ\[20\]~synth " "Node \"hws_ifm.HPS_DDR3_DQ\[20\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_DDR3_DQ\[21\]~synth " "Node \"hws_ifm.HPS_DDR3_DQ\[21\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_DDR3_DQ\[22\]~synth " "Node \"hws_ifm.HPS_DDR3_DQ\[22\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_DDR3_DQ\[23\]~synth " "Node \"hws_ifm.HPS_DDR3_DQ\[23\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_DDR3_DQ\[24\]~synth " "Node \"hws_ifm.HPS_DDR3_DQ\[24\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_DDR3_DQ\[25\]~synth " "Node \"hws_ifm.HPS_DDR3_DQ\[25\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_DDR3_DQ\[26\]~synth " "Node \"hws_ifm.HPS_DDR3_DQ\[26\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_DDR3_DQ\[27\]~synth " "Node \"hws_ifm.HPS_DDR3_DQ\[27\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_DDR3_DQ\[28\]~synth " "Node \"hws_ifm.HPS_DDR3_DQ\[28\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_DDR3_DQ\[29\]~synth " "Node \"hws_ifm.HPS_DDR3_DQ\[29\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_DDR3_DQ\[30\]~synth " "Node \"hws_ifm.HPS_DDR3_DQ\[30\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_DDR3_DQ\[31\]~synth " "Node \"hws_ifm.HPS_DDR3_DQ\[31\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_CONV_USB_N~synth " "Node \"hws_ifm.HPS_CONV_USB_N~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 1 0 "Analysis & Synthesis" 0 0 1548083818805 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1548083818811 "|Top|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1548083818811 "|Top|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1548083818811 "|Top|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1548083818811 "|Top|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1548083818811 "|Top|LED[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 0 1548083818811 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "489 " "Implemented 489 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 0 1548083819053 ""} { "Info" "ICUT_CUT_TM_OPINS" "80 " "Implemented 80 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 0 1548083819053 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "66 " "Implemented 66 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 0 1548083819053 ""} { "Info" "ICUT_CUT_TM_LCELLS" "295 " "Implemented 295 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 0 1548083819053 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 0 1548083819053 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 0 1548083819053 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 0 1548083819053 ""} { "Info" "ICUT_CUT_TM_BLACKBOX" "1 " "Implemented 1 partitions" {  } {  } 0 21071 "Implemented %1!d! partitions" 0 0 "Design Software" 0 0 1548083819053 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 0 1548083819053 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1005 " "Peak virtual memory: 1005 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 0 1548083819293 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 21 16:16:59 2019 " "Processing ended: Mon Jan 21 16:16:59 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 0 1548083819293 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 0 1548083819293 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 0 1548083819293 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 0 1548083819293 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 2 1548083807683 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 2 1548083807684 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 21 16:16:47 2019 " "Processing started: Mon Jan 21 16:16:47 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 2 1548083807684 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 2 1548083807684 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --parallel=1 --helper=2 --helper_type=user_partition --partition=soc_system_hps_0_hps_io_border:border Top -c Top " "Command: quartus_map --parallel=1 --helper=2 --helper_type=user_partition --partition=soc_system_hps_0_hps_io_border:border Top -c Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 2 1548083807685 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "soc_system_hps_0_hps_io_border:border " "Starting Logic Optimization and Technology Mapping for Partition soc_system_hps_0_hps_io_border:border" {  } { { "../../ips/Qsys/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" "border" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/Qsys/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" 141 0 0 } }  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Analysis & Synthesis" 0 2 1548083813542 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "798 " "Implemented 798 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 2 1548083818822 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 2 1548083818822 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "64 " "Implemented 64 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 2 1548083818822 ""} { "Info" "ICUT_CUT_TM_LCELLS" "37 " "Implemented 37 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 2 1548083818822 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 2 1548083818822 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 2 1548083818822 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1068 " "Peak virtual memory: 1068 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 2 1548083819074 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 21 16:16:59 2019 " "Processing ended: Mon Jan 21 16:16:59 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 2 1548083819074 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 2 1548083819074 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 2 1548083819074 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 2 1548083819074 ""}
{ "Info" "IQSYN_PARALLEL_SYNTHESIS_SUCCESS" "" "Finished parallel synthesis of all partitions" {  } {  } 0 281038 "Finished parallel synthesis of all partitions" 0 0 "Analysis & Synthesis" 0 -1 1548083820035 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/syn/output_files/Top.map.smsg " "Generated suppressed messages file /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/syn/output_files/Top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548083821116 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1389 " "Peak virtual memory: 1389 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1548084009315 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 21 16:20:09 2019 " "Processing ended: Mon Jan 21 16:20:09 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1548084009315 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:18 " "Elapsed time: 00:04:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1548084009315 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:12 " "Total CPU time (on all processors): 00:04:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1548084009315 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1548084009315 ""}
