// Seed: 2960380374
module module_0;
  tri0 id_2 = 1 < 1;
  module_2(
      id_2, id_2, id_2, id_2
  );
endmodule
module module_1 (
    output supply0 id_0,
    input tri1 id_1,
    output wor id_2,
    input tri0 id_3
);
  wire id_5;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  id_5(
      .id_0(1), .id_1(1'h0), .id_2(1)
  );
endmodule
