
*** Running vivado
    with args -log labkit.vds -m64 -mode batch -messageDb vivado.pb -source labkit.tcl


****** Vivado v2014.4.1 (64-bit)
  **** SW Build 1149489 on Thu Feb 19 16:01:47 MST 2015
  **** IP Build 1147552 on Wed Feb 18 14:25:16 MST 2015
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source labkit.tcl
# set_param gui.test TreeTableDev
# set_param xicom.use_bs_reader 1
# debug::add_scope template.lib 1
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7a100tcsg324-3
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir /afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.cache/wt [current_project]
# set_property parent.project_path /afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.xpr [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language Verilog [current_project]
# add_files -quiet /afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp
# set_property used_in_implementation false [get_files /afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp]
# read_verilog -library xil_defaultlib {
#   /afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/imports/sources/synchronize.v
#   /afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/imports/sources/display_8hex.v
#   /afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/imports/sources/labkit_lab4.v
# }
# read_xdc /afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/constrs_1/imports/sources/Nexys4DDR_Master_lab4.xdc
# set_property used_in_implementation false [get_files /afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/constrs_1/imports/sources/Nexys4DDR_Master_lab4.xdc]
# catch { write_hwdef -file labkit.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top labkit -part xc7a100tcsg324-3
Command: synth_design -top labkit -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
WARNING: [Synth 8-2507] parameter declaration becomes local in blob with formal parameter declaration list [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:587]
WARNING: [Synth 8-2507] parameter declaration becomes local in blob with formal parameter declaration list [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:588]
WARNING: [Synth 8-2507] parameter declaration becomes local in looping_blob with formal parameter declaration list [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:606]
WARNING: [Synth 8-2507] parameter declaration becomes local in looping_blob with formal parameter declaration list [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:607]
WARNING: [Synth 8-2507] parameter declaration becomes local in extended_blob with formal parameter declaration list [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:626]
WARNING: [Synth 8-2507] parameter declaration becomes local in extended_blob with formal parameter declaration list [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:627]
WARNING: [Synth 8-2507] parameter declaration becomes local in enabled_blob with formal parameter declaration list [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:647]
WARNING: [Synth 8-2507] parameter declaration becomes local in enabled_blob with formal parameter declaration list [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:648]
WARNING: [Synth 8-2507] parameter declaration becomes local in ray_blob with formal parameter declaration list [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:666]
WARNING: [Synth 8-2507] parameter declaration becomes local in ray_blob with formal parameter declaration list [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:667]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 917.098 ; gain = 152.723 ; free physical = 3234 ; free virtual = 13810
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'labkit' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:22]
INFO: [Synth 8-638] synthesizing module 'clock_quarter_divider' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:162]
INFO: [Synth 8-256] done synthesizing module 'clock_quarter_divider' (1#1) [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:162]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.runs/synth_1/.Xil/Vivado-12649-eecs-digital-23/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (2#1) [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.runs/synth_1/.Xil/Vivado-12649-eecs-digital-23/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'display_8hex' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/imports/sources/display_8hex.v:16]
	Parameter bits bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'display_8hex' (3#1) [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/imports/sources/display_8hex.v:16]
INFO: [Synth 8-638] synthesizing module 'vga' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:259]
INFO: [Synth 8-256] done synthesizing module 'vga' (4#1) [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:259]
INFO: [Synth 8-638] synthesizing module 'synchronize' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/imports/sources/synchronize.v:2]
	Parameter NSYNC bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'synchronize' (5#1) [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/imports/sources/synchronize.v:2]
INFO: [Synth 8-638] synthesizing module 'flightpulse' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:207]
INFO: [Synth 8-256] done synthesizing module 'flightpulse' (6#1) [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:207]
INFO: [Synth 8-638] synthesizing module 'physics' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:224]
	Parameter ACCEL bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'clock_divider' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:173]
	Parameter COUNT bound to: 16249999 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider' (7#1) [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:173]
INFO: [Synth 8-256] done synthesizing module 'physics' (8#1) [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:224]
INFO: [Synth 8-638] synthesizing module 'pegasus' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:324]
	Parameter SCREEN_HEIGHT bound to: 10'b1100000000 
	Parameter GROUND_HEIGHT bound to: 10'b0001100100 
	Parameter PEGASUS_WIDTH bound to: 64 - type: integer 
	Parameter PEGASUS_HEIGHT bound to: 64 - type: integer 
	Parameter PEGASUS_X bound to: 11'b00010010110 
INFO: [Synth 8-638] synthesizing module 'blob' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:579]
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter HEIGHT bound to: 64 - type: integer 
	Parameter COLOR bound to: 12'b111111111111 
	Parameter SCREEN_WIDTH bound to: 1024 - type: integer 
	Parameter SCREEN_HEIGHT bound to: 768 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'blob' (9#1) [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:579]
INFO: [Synth 8-256] done synthesizing module 'pegasus' (10#1) [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:324]
INFO: [Synth 8-638] synthesizing module 'ground' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:368]
	Parameter SCREEN_WIDTH bound to: 1024 - type: integer 
	Parameter SCREEN_HEIGHT bound to: 10'b1100000000 
	Parameter GROUND_HEIGHT bound to: 10'b0001100100 
	Parameter GROUND_WIDTH bound to: 600 - type: integer 
	Parameter PEGASUS_X bound to: 150 - type: integer 
	Parameter PEGASUS_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'looping_blob' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:598]
	Parameter WIDTH bound to: 600 - type: integer 
	Parameter HEIGHT bound to: 10'b0001100100 
	Parameter COLOR bound to: 12'b000011110000 
	Parameter SCREEN_WIDTH bound to: 1024 - type: integer 
	Parameter SCREEN_HEIGHT bound to: 768 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'looping_blob' (11#1) [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:598]
WARNING: [Synth 8-567] referenced signal 'vcount' should be on the sensitivity list [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:399]
WARNING: [Synth 8-567] referenced signal 'hcount' should be on the sensitivity list [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:399]
WARNING: [Synth 8-567] referenced signal 'gr' should be on the sensitivity list [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:399]
WARNING: [Synth 8-567] referenced signal 'ground_pixel' should be on the sensitivity list [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:399]
INFO: [Synth 8-256] done synthesizing module 'ground' (12#1) [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:368]
INFO: [Synth 8-638] synthesizing module 'obstacles' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:414]
	Parameter SCREEN_WIDTH bound to: 1024 - type: integer 
	Parameter SCREEN_HEIGHT bound to: 768 - type: integer 
	Parameter DELTA_X bound to: 512 - type: integer 
	Parameter DELTA_Y bound to: 183 - type: integer 
	Parameter OBSTACLE_HEIGHT bound to: 64 - type: integer 
	Parameter OBSTACLE_WIDTH bound to: 64 - type: integer 
	Parameter OBSTACLES_Y bound to: 119 - type: integer 
	Parameter COLOR1 bound to: 12'b111111110000 
	Parameter COLOR2 bound to: 12'b111100001111 
	Parameter COLOR3 bound to: 12'b000011111111 
INFO: [Synth 8-638] synthesizing module 'enabled_blob' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:638]
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter HEIGHT bound to: 64 - type: integer 
	Parameter COLOR bound to: 12'b111111110000 
	Parameter SCREEN_WIDTH bound to: 1536 - type: integer 
	Parameter SCREEN_HEIGHT bound to: 768 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'enabled_blob' (13#1) [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:638]
INFO: [Synth 8-638] synthesizing module 'enabled_blob__parameterized0' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:638]
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter HEIGHT bound to: 64 - type: integer 
	Parameter COLOR bound to: 12'b111100001111 
	Parameter SCREEN_WIDTH bound to: 1536 - type: integer 
	Parameter SCREEN_HEIGHT bound to: 768 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'enabled_blob__parameterized0' (13#1) [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:638]
INFO: [Synth 8-638] synthesizing module 'enabled_blob__parameterized1' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:638]
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter HEIGHT bound to: 64 - type: integer 
	Parameter COLOR bound to: 12'b000011111111 
	Parameter SCREEN_WIDTH bound to: 1536 - type: integer 
	Parameter SCREEN_HEIGHT bound to: 768 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'enabled_blob__parameterized1' (13#1) [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:638]
INFO: [Synth 8-155] case statement is not full and has no default [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:490]
INFO: [Synth 8-256] done synthesizing module 'obstacles' (14#1) [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:414]
INFO: [Synth 8-638] synthesizing module 'longpulse' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:188]
INFO: [Synth 8-256] done synthesizing module 'longpulse' (15#1) [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:188]
INFO: [Synth 8-638] synthesizing module 'endscreen' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:311]
	Parameter COLOR bound to: 12'b111100000000 
INFO: [Synth 8-256] done synthesizing module 'endscreen' (16#1) [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:311]
INFO: [Synth 8-638] synthesizing module 'controller' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:284]
	Parameter SCREEN_HEIGHT bound to: 768 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'controller' (17#1) [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:284]
WARNING: [Synth 8-3848] Net enabled in module/entity labkit does not have driver. [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:120]
WARNING: [Synth 8-3848] Net destroy_button in module/entity labkit does not have driver. [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:129]
WARNING: [Synth 8-3848] Net test in module/entity labkit does not have driver. [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:119]
WARNING: [Synth 8-3848] Net reset in module/entity labkit does not have driver. [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:44]
INFO: [Synth 8-256] done synthesizing module 'labkit' (18#1) [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:22]
WARNING: [Synth 8-3917] design labkit has port JA[7] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port JA[6] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port JA[5] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port JA[4] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port JA[3] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port JA[2] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port JA[1] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port JA[0] driven by constant 0
WARNING: [Synth 8-3331] design labkit has unconnected port LED[8]
WARNING: [Synth 8-3331] design labkit has unconnected port LED[7]
WARNING: [Synth 8-3331] design labkit has unconnected port LED[6]
WARNING: [Synth 8-3331] design labkit has unconnected port LED[5]
WARNING: [Synth 8-3331] design labkit has unconnected port LED[4]
WARNING: [Synth 8-3331] design labkit has unconnected port LED[3]
WARNING: [Synth 8-3331] design labkit has unconnected port LED[2]
WARNING: [Synth 8-3331] design labkit has unconnected port LED[1]
WARNING: [Synth 8-3331] design labkit has unconnected port LED[0]
WARNING: [Synth 8-3917] design labkit has port SEG[7] driven by constant 1
WARNING: [Synth 8-3331] design labkit has unconnected port SW[8]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[7]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[6]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[5]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[4]
WARNING: [Synth 8-3331] design labkit has unconnected port BTND
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 941.355 ; gain = 176.980 ; free physical = 3227 ; free virtual = 13785
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin display:data[8] to constant 0 [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:53]
WARNING: [Synth 8-3295] tying undriven pin display:data[4] to constant 0 [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:53]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 941.355 ; gain = 176.980 ; free physical = 3227 ; free virtual = 13785
---------------------------------------------------------------------------------
Loading clock regions from /mit/6.111/xilinx-vivado/Vivado/2014.4/data/parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from /mit/6.111/xilinx-vivado/Vivado/2014.4/data/parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from /mit/6.111/xilinx-vivado/Vivado/2014.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from /mit/6.111/xilinx-vivado/Vivado/2014.4/data/parts/xilinx/artix7/PinFunctions.xml...
Loading package from /mit/6.111/xilinx-vivado/Vivado/2014.4/data/parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from /mit/6.111/xilinx-vivado/Vivado/2014.4/data/./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from /mit/6.111/xilinx-vivado/Vivado/2014.4/data/parts/xilinx/artix7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.runs/synth_1/.Xil/Vivado-12649-eecs-digital-23/dcp/clk_wiz_0_in_context.xdc] for cell 'pixelclk'
Finished Parsing XDC File [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.runs/synth_1/.Xil/Vivado-12649-eecs-digital-23/dcp/clk_wiz_0_in_context.xdc] for cell 'pixelclk'
Parsing XDC File [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/constrs_1/imports/sources/Nexys4DDR_Master_lab4.xdc]
Finished Parsing XDC File [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/constrs_1/imports/sources/Nexys4DDR_Master_lab4.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1265.562 ; gain = 0.000 ; free physical = 3030 ; free virtual = 13591
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1265.562 ; gain = 501.188 ; free physical = 3027 ; free virtual = 13587
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1265.562 ; gain = 501.188 ; free physical = 3027 ; free virtual = 13587
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  /afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.runs/synth_1/.Xil/Vivado-12649-eecs-digital-23/dcp/clk_wiz_0_in_context.xdc, line 3).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1265.562 ; gain = 501.188 ; free physical = 3027 ; free virtual = 13587
---------------------------------------------------------------------------------
ROM "vcount" won't be mapped to RAM because it is too sparse.
ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:612]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:612]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:612]
ROM "ready" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
WARNING: [Synth 8-3848] Net enabled in module/entity labkit does not have driver. [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:120]
WARNING: [Synth 8-3848] Net destroy_button in module/entity labkit does not have driver. [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:129]
WARNING: [Synth 8-3848] Net test in module/entity labkit does not have driver. [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:119]
WARNING: [Synth 8-3848] Net reset in module/entity labkit does not have driver. [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:44]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1265.562 ; gain = 501.188 ; free physical = 3015 ; free virtual = 13573
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 12    
	   3 Input     13 Bit       Adders := 11    
	   3 Input     12 Bit       Adders := 11    
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 5     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   3 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 15    
	   2 Input     11 Bit        Muxes := 5     
	   2 Input     10 Bit        Muxes := 5     
	  10 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 6     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	  16 Input      7 Bit        Muxes := 8     
	   4 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module labkit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
Module clock_quarter_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
Module display_8hex 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	  16 Input      7 Bit        Muxes := 8     
Module vga 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module synchronize 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module flightpulse 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module clock_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module physics 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module blob 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
Module pegasus 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 4     
Module looping_blob 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
Module ground 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module enabled_blob 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
Module enabled_blob__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
Module enabled_blob__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module obstacles 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 3     
	  10 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 6     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
Module longpulse 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module endscreen 
Detailed RTL Component Info : 
Module controller 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1265.562 ; gain = 501.188 ; free physical = 3015 ; free virtual = 13573
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
ROM "enabled" won't be mapped to RAM because it is too sparse.
ROM "vcount" won't be mapped to RAM because it is too sparse.
ROM "divider/counter" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "enabled" won't be mapped to RAM because it is too sparse.
WARNING: [Synth 8-3917] design labkit has port JA[7] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port JA[6] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port JA[5] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port JA[4] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port JA[3] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port JA[2] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port JA[1] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port JA[0] driven by constant 0
WARNING: [Synth 8-3331] design labkit has unconnected port LED[8]
WARNING: [Synth 8-3331] design labkit has unconnected port LED[7]
WARNING: [Synth 8-3331] design labkit has unconnected port LED[6]
WARNING: [Synth 8-3331] design labkit has unconnected port LED[5]
WARNING: [Synth 8-3331] design labkit has unconnected port LED[4]
WARNING: [Synth 8-3331] design labkit has unconnected port LED[3]
WARNING: [Synth 8-3331] design labkit has unconnected port LED[2]
WARNING: [Synth 8-3331] design labkit has unconnected port LED[1]
WARNING: [Synth 8-3331] design labkit has unconnected port LED[0]
WARNING: [Synth 8-3917] design labkit has port SEG[7] driven by constant 1
WARNING: [Synth 8-3331] design labkit has unconnected port SW[8]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[7]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[6]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[5]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[4]
WARNING: [Synth 8-3331] design labkit has unconnected port BTND
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1265.562 ; gain = 501.188 ; free physical = 3015 ; free virtual = 13573
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1265.562 ; gain = 501.188 ; free physical = 3015 ; free virtual = 13573

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\control/game_over_reg )
WARNING: [Synth 8-3332] Sequential element (\o/obstacle_index_reg[3] ) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (\o/obstacle_index_reg[2] ) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (\o/obstacle_index_reg[1] ) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (\o/obstacle_index_reg[0] ) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (\o/enabled_pixel_reg[10] ) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (\o/enabled_pixel_reg[9] ) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (\o/enabled_pixel_reg[8] ) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (\o/enabled_pixel_reg[6] ) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (\o/enabled_pixel_reg[5] ) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (\o/enabled_pixel_reg[4] ) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (\o/enabled_pixel_reg[2] ) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (\o/enabled_pixel_reg[1] ) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (\o/enabled_pixel_reg[0] ) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (\control/game_over_reg ) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (\pulse/ready_reg ) is unused and will be removed from module labkit.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1265.566 ; gain = 501.191 ; free physical = 2998 ; free virtual = 13556
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1265.566 ; gain = 501.191 ; free physical = 2998 ; free virtual = 13556
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1265.566 ; gain = 501.191 ; free physical = 2998 ; free virtual = 13556

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1265.566 ; gain = 501.191 ; free physical = 2998 ; free virtual = 13556
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1265.566 ; gain = 501.191 ; free physical = 2954 ; free virtual = 13512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1265.566 ; gain = 501.191 ; free physical = 2953 ; free virtual = 13511
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1265.566 ; gain = 501.191 ; free physical = 2938 ; free virtual = 13496
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixelclk has unconnected pin reset
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1265.566 ; gain = 501.191 ; free physical = 2938 ; free virtual = 13496
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1265.566 ; gain = 501.191 ; free physical = 2938 ; free virtual = 13496
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1265.566 ; gain = 501.191 ; free physical = 2938 ; free virtual = 13496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_wiz_0 |     1|
|2     |BUFG      |     2|
|3     |CARRY4    |    68|
|4     |LUT1      |    76|
|5     |LUT2      |   107|
|6     |LUT3      |    39|
|7     |LUT4      |   128|
|8     |LUT5      |    99|
|9     |LUT6      |   126|
|10    |FDRE      |   160|
|11    |IBUF      |    15|
|12    |OBUF      |    51|
|13    |OBUFT     |     9|
+------+----------+------+

Report Instance Areas: 
+------+----------------+----------------------+------+
|      |Instance        |Module                |Cells |
+------+----------------+----------------------+------+
|1     |top             |                      |   882|
|2     |  calc          |physics               |    95|
|3     |    divider     |clock_divider         |    81|
|4     |  clockgen      |clock_quarter_divider |     4|
|5     |  destroy_pulse |longpulse             |    11|
|6     |  display       |display_8hex          |    72|
|7     |  g             |ground                |    91|
|8     |  o             |obstacles             |   241|
|9     |  p             |pegasus               |    85|
|10    |  sync_flight   |synchronize           |     3|
|11    |  vga1          |vga                   |   200|
+------+----------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1265.566 ; gain = 501.191 ; free physical = 2938 ; free virtual = 13496
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 43 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1265.566 ; gain = 73.242 ; free physical = 2937 ; free virtual = 13495
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1265.566 ; gain = 501.191 ; free physical = 2937 ; free virtual = 13495
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 83 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
57 Infos, 87 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1268.559 ; gain = 404.441 ; free physical = 2942 ; free virtual = 13500
# write_checkpoint -noxdef labkit.dcp
# catch { report_utilization -file labkit_utilization_synth.rpt -pb labkit_utilization_synth.pb }
report_utilization: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.25 . Memory (MB): peak = 1268.562 ; gain = 0.000 ; free physical = 2940 ; free virtual = 13498
INFO: [Common 17-206] Exiting Vivado at Wed Nov 25 11:51:02 2015...
