
/root/projects/compiled/crypto_hybrid/stripped/jedisct1_libsodium.git_stream_xchacha20_1da87602_stripped.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <.text>:
   0:	47702020 	ldrbmi	r2, [r0, -r0, lsr #32]!
   4:	47702018 			; <UNDEFINED> instruction: 0x47702018
   8:	30fff04f 	rscscc	pc, pc, pc, asr #32
   c:	bf004770 	svclt	0x00004770
  10:	41f0e92d 	mvnsmi	lr, sp, lsr #18
  14:	4a154690 	bmi	0x551a5c
  18:	4b15461f 	blmi	0x55189c
  1c:	447ab08c 	ldrbtmi	fp, [sl], #-140	; 0xffffff74
  20:	4606ad03 	strmi	sl, [r6], -r3, lsl #26
  24:	58d34628 	ldmpl	r3, {r3, r5, r9, sl, lr}^
  28:	9a139c12 	bls	0x4e7078
  2c:	930b681b 	movwls	r6, #47131	; 0xb81b
  30:	0300f04f 	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
  34:	23004621 	movwcs	r4, #1569	; 0x621
  38:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  3c:	46423410 			; <UNDEFINED> instruction: 0x46423410
  40:	4630463b 			; <UNDEFINED> instruction: 0x4630463b
  44:	4500e9cd 	strmi	lr, [r0, #-2509]	; 0xfffff633
  48:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  4c:	4b084a09 	blmi	0x212878
  50:	58d3447a 	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
  54:	9b0b681a 	blls	0x2da0c4
  58:	f04f405a 			; <UNDEFINED> instruction: 0xf04f405a
  5c:	d1020300 	mrsle	r0, LR_svc
  60:	e8bdb00c 	pop	{r2, r3, ip, sp, pc}
  64:	f7ff81f0 			; <UNDEFINED> instruction: 0xf7ff81f0
  68:	bf00fffe 	svclt	0x0000fffe
  6c:	0000004a 	andeq	r0, r0, sl, asr #32
  70:	00000000 	andeq	r0, r0, r0
  74:	00000020 	andeq	r0, r0, r0, lsr #32
  78:	43f0e92d 	mvnsmi	lr, #737280	; 0xb4000
  7c:	4a184691 	bmi	0x611ac8
  80:	4b184698 	blmi	0x611ae8
  84:	447ab091 	ldrbtmi	fp, [sl], #-145	; 0xffffff6f
  88:	4606ad07 	strmi	sl, [r6], -r7, lsl #26
  8c:	4628460f 	strtmi	r4, [r8], -pc, lsl #12
  90:	9c1858d3 	ldcls	8, cr5, [r8], {211}	; 0xd3
  94:	681b9a1c 	ldmdavs	fp, {r2, r3, r4, r9, fp, ip, pc}
  98:	f04f930f 			; <UNDEFINED> instruction: 0xf04f930f
  9c:	46210300 	strtmi	r0, [r1], -r0, lsl #6
  a0:	f7ff2300 			; <UNDEFINED> instruction: 0xf7ff2300
  a4:	3410fffe 	ldrcc	pc, [r0], #-4094	; 0xfffff002
  a8:	231ae9dd 	tstcs	sl, #3620864	; 0x374000
  ac:	2302e9cd 	movwcs	lr, #10701	; 0x29cd
  b0:	464a4639 			; <UNDEFINED> instruction: 0x464a4639
  b4:	46304643 	ldrtmi	r4, [r0], -r3, asr #12
  b8:	94009504 	strls	r9, [r0], #-1284	; 0xfffffafc
  bc:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  c0:	4b084a09 	blmi	0x2128ec
  c4:	58d3447a 	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
  c8:	9b0f681a 	blls	0x3da138
  cc:	f04f405a 			; <UNDEFINED> instruction: 0xf04f405a
  d0:	d1020300 	mrsle	r0, LR_svc
  d4:	e8bdb011 	pop	{r0, r4, ip, sp, pc}
  d8:	f7ff83f0 			; <UNDEFINED> instruction: 0xf7ff83f0
  dc:	bf00fffe 	svclt	0x0000fffe
  e0:	00000056 	andeq	r0, r0, r6, asr r0
  e4:	00000000 	andeq	r0, r0, r0
  e8:	00000020 	andeq	r0, r0, r0, lsr #32
  ec:	43f0e92d 	mvnsmi	lr, #737280	; 0xb4000
  f0:	4a184691 	bmi	0x611b3c
  f4:	4b184698 	blmi	0x611b5c
  f8:	447ab091 	ldrbtmi	fp, [sl], #-145	; 0xffffff6f
  fc:	4606ad07 	strmi	sl, [r6], -r7, lsl #26
 100:	4628460f 	strtmi	r4, [r8], -pc, lsl #12
 104:	9c1858d3 	ldcls	8, cr5, [r8], {211}	; 0xd3
 108:	681b9a19 	ldmdavs	fp, {r0, r3, r4, r9, fp, ip, pc}
 10c:	f04f930f 			; <UNDEFINED> instruction: 0xf04f930f
 110:	46210300 	strtmi	r0, [r1], -r0, lsl #6
 114:	f7ff2300 			; <UNDEFINED> instruction: 0xf7ff2300
 118:	3410fffe 	ldrcc	pc, [r0], #-4094	; 0xfffff002
 11c:	4643464a 	strbmi	r4, [r3], -sl, asr #12
 120:	46399504 	ldrtmi	r9, [r9], -r4, lsl #10
 124:	46309400 	ldrtmi	r9, [r0], -r0, lsl #8
 128:	25002400 	strcs	r2, [r0, #-1024]	; 0xfffffc00
 12c:	4502e9cd 	strmi	lr, [r2, #-2509]	; 0xfffff633
 130:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 134:	4b084a09 	blmi	0x212960
 138:	58d3447a 	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
 13c:	9b0f681a 	blls	0x3da1ac
 140:	f04f405a 			; <UNDEFINED> instruction: 0xf04f405a
 144:	d1020300 	mrsle	r0, LR_svc
 148:	e8bdb011 	pop	{r0, r4, ip, sp, pc}
 14c:	f7ff83f0 			; <UNDEFINED> instruction: 0xf7ff83f0
 150:	bf00fffe 	svclt	0x0000fffe
 154:	00000056 	andeq	r0, r0, r6, asr r0
 158:	00000000 	andeq	r0, r0, r0
 15c:	00000020 	andeq	r0, r0, r0, lsr #32
 160:	f7ff2120 			; <UNDEFINED> instruction: 0xf7ff2120
 164:	bf00bffe 	svclt	0x0000bffe
