declare register AR(4:0), DR(17:0), A(17:0), B(17:0), CNT(5:0)
declare memory MEM(AR,DR)
declare bus OUTBUS(5:0)

    AR <- 0,A <- 0,B <- 1,CNT <- 0;
    read MEM | if DR <> A then goto RESULT fi;
    AR <- AR+1, CNT <- CNT+1;
    read MEM | if DR <> B then goto RESULT fi;
    AR <- AR+1, CNT <- CNT+1;

LOOP:
    A <- B, B <- A+B;
    read MEM | if DR <> B then goto RESULT fi;
    AR <- AR+1, CNT <- CNT+1;
    goto LOOP;

RESULT:
    OUTBUS <- CNT;