<root><simulation><result_generated_time />2023-05-16 18:38:20<layer><layer_spec />{'B': 1, 'K': 128, 'C': 64, 'OY': 1, 'OX': 1, 'IY': 3, 'IX': 3, 'FY': 3, 'FX': 3, 'SY': 2, 'SX': 2, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />73728<total_data_size_element />{'W': 73728, 'I': 576, 'O': 128}<total_data_reuse />{'W': 1, 'I': 128.0, 'O': 576}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />6/8</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />60</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1024, 1, 1], 'I': [16, 1, 1], 'O': [64, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('K', 32)], [('C', 16), ('K', 2)]], [], []]<I />[[[('K', 32)], [('K', 2)]], [[], [('C', 16)]], [], []]<O />[[[], [('C', 16)]], [[('K', 32)], [('K', 2)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[], [('FX', 3), ('FY', 3), ('C', 2), ('C', 2), ('K', 2)], []]<I />[[('FX', 3), ('FY', 3), ('C', 2), ('C', 2), ('K', 2)], [], []]<O />[[('FX', 3), ('FY', 3), ('C', 2), ('C', 2)], [('K', 2)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [1.0, 1, 1, 1], 'I': [64.0, 2.0, 1.0, 1.0], 'O': [16.0, 36, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [8, 589824, 589824], 'I': [288, 4608, 4608], 'O': [8, 1024, 1024], 'O_partial': [8, 0, 0], 'O_final': [0, 1024, 1024]}<actual_mem_utilization_individual />{'W': [0.02, 0.02, 0.0], 'I': [0.56, 0.0, 0.0], 'O': [0.02, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.02, 0.02, 0.0], 'I': [0.56, 0.02, 0.0], 'O': [0.02, 0.02, 0.0]}<effective_mem_size_bit />{'W': [8, 196608, 589824], 'I': [288, 4608, 4608], 'O': [8, 512, 1024], 'O_partial': [8, 0, 0], 'O_final': [0, 512, 1024]}<total_unit_count />{'W': [1024, 1024, 1, 1], 'I': [1024, 16, 1, 1], 'O': [1024, 64, 1, 1]}<unique_unit_count />{'W': [1024, 1024, 1, 1], 'I': [16, 16, 1, 1], 'O': [64, 64, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [64.0, 1.0, 1.0, 1.0], 'O': [16.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[73728, 73728], [73728, 73728], [73728, 0]]<I />[[1152, 576], [576, 576], [576, 0]]<O />[[(4480, 4608), (128, 0)], [(0, 128), (128, 0)], [(0, 128), (0, 0)]]<O_partial />[[(4480, 4608), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (128, 0)], [(0, 128), (128, 0)], [(0, 128), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[9216, 9216], [1152, 1152], [288, 0]]<I />[[144, 72], [9, 9], [2, 0]]<O />[[(560, 576), (16, 0)], [(0, 2), (2, 0)], [(0, 0), (0, 0)]]<O_partial />[([560, 576], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [16, 0]), ([0, 2], [2, 0]), ([0, 0], [0, 0])]</mem_access_count_word><mac_count><active />73728<idle />0</mac_count></basic_info><energy><total_energy />161794.1<mem_energy_breakdown><W />[6.5, 228.3, 383.6]<I />[0.1, 1.8, 3.0]<O />[0.4, 0.4, 0.7]</mem_energy_breakdown><MAC_energy><active_MAC />161169.4<idle_MAC />0.0<total />161169.4</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.0312<utilization_without_data_loading />0.0633<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.0312<mac_utilize_temporal_without_data_loading />0.0633</mac_array_utilization><latency><latency_cycle_with_data_loading />2307<latency_cycle_without_data_loading />1137<ideal_computing_cycle />72<data_loading><load_cycle_total />1170<load_cycle_individual />{'W': [16, 1152, 0], 'I': [9, 9, 0]}<load_cycle_combined />{'W': 1152, 'I': 10}</data_loading><mem_stalling><mem_stall_cycle_total />1065<mem_stall_cycle_individual />{'W': [[-71], [-71, 1065], [-72, -72]], 'I': [[-71], [-36, -72], [-72, -72]], 'O': [[-72], [-72, -70], [-70, -72]]}<mem_stall_cycle_shared />{'W': [[-71], [-71, 1065], [0, 0]], 'I': [[-71], [-36, 1065], [0, 0]], 'O': [[-72], [-72, -70], [-70, -72]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [8, 589824, 589824], 'I': [288, 4608, 4608], 'O': [8, 1024, 1024], 'O_partial': [8, 0, 0], 'O_final': [0, 1024, 1024]}<data_size_each_level_total />{'W': [8192, 589824, 589824], 'I': [4608, 4608, 4608], 'O': [512, 1024, 1024]}<loop_cycles_each_level />{'W': [1, 72, 72], 'I': [72, 72, 72], 'O': [36, 72, 72]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [2, 1, 1], 'O': [36, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [8192.0, 8192.0], [8192.0, 8192.0]], 'I': [[8.0, 4.0], [64.0, 64.0], [64.0, 64.0]], 'O': [[8.0, 0.2], [14.2, 14.2], [14.2, 14.2]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [8192.0, 8192.0], [8192.0, 8192.0]], 'I': [[8.0, 8.0], [128.0, 64.0], [64.0, 64.0]], 'O': [[8.0, 8.0], [512.0, 14.2], [14.2, 14.2]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [8192.0, 8192.0], [8192.0, 0]], 'I': [[8.0, 8.0], [128.0, 64.0], [64.0, 0]], 'O': [[8.0, 0.2], [14.2, 14.2], [14.2, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [8334.2, 8270.2], [8256.0, 14.2]], 'I': [[8.0, 8.0], [8334.2, 8270.2], [8256.0, 14.2]], 'O': [[8.0, 0.2], [8334.2, 8270.2], [8256.0, 14.2]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [False, True]], 'I': [[True, True], [False, False], [False, True]], 'O': [[True, True], [False, False], [False, True]]}<trans_time_ideal />{'W': [[1, 1, 72], [1, 1, 72], [72, 72, 1]], 'I': [[1, 1, 72], [36, 72, 1], [72, 72, 1]], 'O': [[1, 1, 72], [36, 36, 2], [72, 72, 1]]}<trans_time_real />{'W': [[0, 1, 72], [[0, 1, 72], [16, 1, 72]], [[1152, 72, 1], [288, 72, 1]]], 'I': [[0, 1, 72], [[4, 72, 1], [9, 72, 1]], [[9, 72, 1], [2, 72, 1]]], 'O': [[0, 1, 72], [[0, 36, 2], [1, 36, 2]], [[2, 72, 1], [0, 72, 1]]]}<single_stall_cycle />{'W': [[-1], [-1, 15], [1080, 216]], 'I': [[-1], [-32, -27], [-63, -70]], 'O': [[-1], [-36, -35], [-70, -72]]}<single_stall_count />{'W': [71, 71, 0], 'I': [71, 0, 0], 'O': [72, 2, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [2, 0]}, 1: {'W': [71, 0], 'I': [0, 0], 'O': [2, 2]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-72, -72], [-70, -72]], 1: [[-1, -72], [-70, -70]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />121.1<mem_area_percentage />100.0 %</area></results><elapsed_time_second />0</simulation></root>