<profile>

<section name = "Vitis HLS Report for 'fir_Pipeline_sample_loop'" level="0">
<item name = "Date">Tue Feb  4 17:38:15 2025
</item>
<item name = "Version">2024.2 (Build 5238294 on Nov  8 2024)</item>
<item name = "Project">fir3</item>
<item name = "Solution">hls (Vitis Kernel Flow Target)</item>
<item name = "Product family">zynquplusRFSOC</item>
<item name = "Target device">xczu48dr-ffvg1517-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 3.573 ns, 1.35 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">103, 103, 0.515 us, 0.515 us, 101, 101, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- sample_loop">101, 101, 3, 1, 1, 100, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 420, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 135, -</column>
<column name="Register">-, -, 333, -, -</column>
<specialColumn name="Available">2160, 4272, 850560, 425280, 80</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln16_fu_230_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln25_1_fu_350_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln25_fu_344_p2">+, 0, 0, 32, 32, 32</column>
<column name="tmp1_fu_294_p2">+, 0, 0, 32, 32, 32</column>
<column name="tmp3_fu_312_p2">+, 0, 0, 39, 32, 32</column>
<column name="tmp4_fu_324_p2">+, 0, 0, 39, 32, 32</column>
<column name="y_fu_362_p2">+, 0, 0, 32, 32, 32</column>
<column name="sub_ln25_1_fu_356_p2">-, 0, 0, 32, 32, 32</column>
<column name="sub_ln25_fu_276_p2">-, 0, 0, 39, 32, 32</column>
<column name="tmp2_fu_306_p2">-, 0, 0, 39, 32, 32</column>
<column name="tmp61_fu_330_p2">-, 0, 0, 38, 31, 31</column>
<column name="tmp_fu_288_p2">-, 0, 0, 32, 32, 32</column>
<column name="ap_block_state2_pp0_stage0_iter1_grp1">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln16_fu_224_p2">icmp, 0, 0, 14, 7, 6</column>
<column name="ap_block_pp0_stage0_01001_grp1">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_n_1">9, 2, 7, 14</column>
<column name="in_r_TDATA_blk_n">9, 2, 1, 2</column>
<column name="n_fu_64">9, 2, 7, 14</column>
<column name="out_r_TDATA_blk_n">9, 2, 1, 2</column>
<column name="reg_1_fu_72">9, 2, 32, 64</column>
<column name="reg_2_fu_76">9, 2, 32, 64</column>
<column name="reg_3_fu_80">9, 2, 32, 64</column>
<column name="reg_4_fu_84">9, 2, 32, 64</column>
<column name="reg_5_fu_88">9, 2, 32, 64</column>
<column name="reg_6_fu_92">9, 2, 32, 64</column>
<column name="reg_7_fu_96">9, 2, 32, 64</column>
<column name="reg_8_fu_100">9, 2, 32, 64</column>
<column name="reg_fu_68">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln16_reg_483">1, 0, 1, 0</column>
<column name="n_fu_64">7, 0, 7, 0</column>
<column name="reg_1_fu_72">32, 0, 32, 0</column>
<column name="reg_2_fu_76">32, 0, 32, 0</column>
<column name="reg_3_fu_80">32, 0, 32, 0</column>
<column name="reg_4_fu_84">32, 0, 32, 0</column>
<column name="reg_5_fu_88">32, 0, 32, 0</column>
<column name="reg_6_fu_92">32, 0, 32, 0</column>
<column name="reg_7_fu_96">32, 0, 32, 0</column>
<column name="reg_8_fu_100">32, 0, 32, 0</column>
<column name="reg_fu_68">32, 0, 32, 0</column>
<column name="y_reg_487">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, fir_Pipeline_sample_loop, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, fir_Pipeline_sample_loop, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, fir_Pipeline_sample_loop, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, fir_Pipeline_sample_loop, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, fir_Pipeline_sample_loop, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, fir_Pipeline_sample_loop, return value</column>
<column name="in_r_TVALID">in, 1, axis, in_r, pointer</column>
<column name="in_r_TDATA">in, 32, axis, in_r, pointer</column>
<column name="in_r_TREADY">out, 1, axis, in_r, pointer</column>
<column name="out_r_TREADY">in, 1, axis, out_r, pointer</column>
<column name="out_r_TDATA">out, 32, axis, out_r, pointer</column>
<column name="out_r_TVALID">out, 1, axis, out_r, pointer</column>
<column name="reg_8_reload">in, 32, ap_none, reg_8_reload, scalar</column>
<column name="reg_7_reload">in, 32, ap_none, reg_7_reload, scalar</column>
<column name="reg_6_reload">in, 32, ap_none, reg_6_reload, scalar</column>
<column name="reg_5_reload">in, 32, ap_none, reg_5_reload, scalar</column>
<column name="reg_4_reload">in, 32, ap_none, reg_4_reload, scalar</column>
<column name="reg_3_reload">in, 32, ap_none, reg_3_reload, scalar</column>
<column name="reg_2_reload">in, 32, ap_none, reg_2_reload, scalar</column>
<column name="reg_1_reload">in, 32, ap_none, reg_1_reload, scalar</column>
<column name="reg_reload">in, 32, ap_none, reg_reload, scalar</column>
</table>
</item>
</section>
</profile>
