#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Mon Jan 15 07:12:57 2018
# Process ID: 20587
# Current directory: /home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware
# Command line: vivado -mode batch -source top.tcl
# Log file: /home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/vivado.log
# Journal file: /home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/vivado.jou
#-----------------------------------------------------------
source top.tcl
# create_property ars_ff cell
# create_property ars_false_path net
# add_files {/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_pic.v}
# set_property library work [get_files {/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_pic.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_pic.v:]
# add_files {/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/pfpu32/pfpu32_i2f.v}
# set_property library work [get_files {/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/pfpu32/pfpu32_i2f.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/pfpu32/pfpu32_i2f.v:]
# add_files {/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_cfgrs.v}
# set_property library work [get_files {/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_cfgrs.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_cfgrs.v:]
# add_files {/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/pfpu32/pfpu32_muldiv.v}
# set_property library work [get_files {/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/pfpu32/pfpu32_muldiv.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/pfpu32/pfpu32_muldiv.v:]
# add_files {/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_fetch_tcm_prontoespresso.v}
# set_property library work [get_files {/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_fetch_tcm_prontoespresso.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_fetch_tcm_prontoespresso.v:]
# add_files {/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_wb_mux_espresso.v}
# set_property library work [get_files {/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_wb_mux_espresso.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_wb_mux_espresso.v:]
# add_files {/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_prontoespresso.v}
# set_property library work [get_files {/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_prontoespresso.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_prontoespresso.v:]
# add_files {/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_bus_if_wb32.v}
# set_property library work [get_files {/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_bus_if_wb32.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_bus_if_wb32.v:]
# add_files {/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/pfpu32/pfpu32_addsub.v}
# set_property library work [get_files {/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/pfpu32/pfpu32_addsub.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/pfpu32/pfpu32_addsub.v:]
# add_files {/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_rf_espresso.v}
# set_property library work [get_files {/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_rf_espresso.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_rf_espresso.v:]
# add_files {/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_lsu_espresso.v}
# set_property library work [get_files {/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_lsu_espresso.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_lsu_espresso.v:]
# add_files {/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/pfpu32/pfpu32_f2i.v}
# set_property library work [get_files {/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/pfpu32/pfpu32_f2i.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/pfpu32/pfpu32_f2i.v:]
# add_files {/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_ticktimer.v}
# set_property library work [get_files {/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_ticktimer.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_ticktimer.v:]
# add_files {/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_execute_alu.v}
# set_property library work [get_files {/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_execute_alu.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_execute_alu.v:]
# add_files {/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_dmmu.v}
# set_property library work [get_files {/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_dmmu.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_dmmu.v:]
# add_files {/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_rf_cappuccino.v}
# set_property library work [get_files {/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_rf_cappuccino.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_rf_cappuccino.v:]
# add_files {/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_cache_lru.v}
# set_property library work [get_files {/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_cache_lru.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_cache_lru.v:]
# add_files {/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_decode.v}
# set_property library work [get_files {/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_decode.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_decode.v:]
# add_files {/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_utils.vh}
# set_property library work [get_files {/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_utils.vh}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_utils.vh:]
# add_files {/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/pfpu32/pfpu32_rnd.v}
# set_property library work [get_files {/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/pfpu32/pfpu32_rnd.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/pfpu32/pfpu32_rnd.v:]
# add_files {/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v}
# set_property library work [get_files {/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v:]
# add_files {/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v}
# set_property library work [get_files {/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:]
# add_files {/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_fetch_prontoespresso.v}
# set_property library work [get_files {/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_fetch_prontoespresso.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_fetch_prontoespresso.v:]
# add_files {/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_cpu_cappuccino.v}
# set_property library work [get_files {/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_cpu_cappuccino.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_cpu_cappuccino.v:]
# add_files {/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v}
# set_property library work [get_files {/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v:]
# add_files {/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_execute_ctrl_cappuccino.v}
# set_property library work [get_files {/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_execute_ctrl_cappuccino.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_execute_ctrl_cappuccino.v:]
# add_files {/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_lsu_cappuccino.v}
# set_property library work [get_files {/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_lsu_cappuccino.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_lsu_cappuccino.v:]
# add_files {/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/pfpu32/pfpu32_cmp.v}
# set_property library work [get_files {/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/pfpu32/pfpu32_cmp.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/pfpu32/pfpu32_cmp.v:]
# add_files {/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_cpu.v}
# set_property library work [get_files {/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_cpu.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_cpu.v:]
# add_files {/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_bus_if_avalon.v}
# set_property library work [get_files {/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_bus_if_avalon.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_bus_if_avalon.v:]
# add_files {/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/pfpu32/pfpu32_top.v}
# set_property library work [get_files {/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/pfpu32/pfpu32_top.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/pfpu32/pfpu32_top.v:]
# add_files {/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_simple_dpram_sclk.v}
# set_property library work [get_files {/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_simple_dpram_sclk.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_simple_dpram_sclk.v:]
# add_files {top.v}
# set_property library work [get_files {top.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:]
# add_files {/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_decode_execute_cappuccino.v}
# set_property library work [get_files {/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_decode_execute_cappuccino.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_decode_execute_cappuccino.v:]
# add_files {/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_cpu_espresso.v}
# set_property library work [get_files {/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_cpu_espresso.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_cpu_espresso.v:]
# add_files {/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_immu.v}
# set_property library work [get_files {/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_immu.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_immu.v:]
# add_files {/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_icache.v}
# set_property library work [get_files {/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_icache.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_icache.v:]
# add_files {/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_branch_prediction.v}
# set_property library work [get_files {/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_branch_prediction.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_branch_prediction.v:]
# add_files {/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_cappuccino.v}
# set_property library work [get_files {/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_cappuccino.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_cappuccino.v:]
# add_files {/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_fetch_espresso.v}
# set_property library work [get_files {/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_fetch_espresso.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_fetch_espresso.v:]
# add_files {/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_store_buffer.v}
# set_property library work [get_files {/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_store_buffer.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_store_buffer.v:]
# add_files {/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_true_dpram_sclk.v}
# set_property library work [get_files {/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_true_dpram_sclk.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_true_dpram_sclk.v:]
# add_files {/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_cpu_prontoespresso.v}
# set_property library work [get_files {/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_cpu_prontoespresso.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_cpu_prontoespresso.v:]
# add_files {/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_dcache.v}
# set_property library work [get_files {/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_dcache.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_dcache.v:]
# add_files {/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_wb_mux_cappuccino.v}
# set_property library work [get_files {/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_wb_mux_cappuccino.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_wb_mux_cappuccino.v:]
# add_files {/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_espresso.v}
# set_property library work [get_files {/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_espresso.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_espresso.v:]
# add_files {/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_fetch_cappuccino.v}
# set_property library work [get_files {/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_fetch_cappuccino.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_fetch_cappuccino.v:]
# read_xdc top.xdc
# synth_design -top top -part xc7a35t-csg324-1
Command: synth_design -top top -part xc7a35t-csg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20591 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1247.305 ; gain = 70.996 ; free physical = 39415 ; free virtual = 51401
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:2]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:267]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:1498]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:1500]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:1906]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:1911]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:1954]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:1959]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:2886]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:2886]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:2887]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:2887]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:2896]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:2896]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:2897]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:2897]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:2898]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:2898]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:2899]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:2899]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:2900]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:2900]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:2901]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:2901]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:2902]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:2902]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:2903]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:2903]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:2904]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:2904]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:2905]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:2905]
INFO: [Synth 8-3876] $readmem data file 'mem.init' is read successfully [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:10881]
INFO: [Synth 8-155] case statement is not full and has no default [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:8779]
INFO: [Synth 8-155] case statement is not full and has no default [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:9813]
INFO: [Synth 8-155] case statement is not full and has no default [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:9888]
INFO: [Synth 8-155] case statement is not full and has no default [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:9910]
INFO: [Synth 8-155] case statement is not full and has no default [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:10071]
INFO: [Synth 8-155] case statement is not full and has no default [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:10375]
INFO: [Synth 8-155] case statement is not full and has no default [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:10397]
INFO: [Synth 8-155] case statement is not full and has no default [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:10487]
INFO: [Synth 8-638] synthesizing module 'mor1kx' [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:18]
	Parameter OPTION_OPERAND_WIDTH bound to: 32 - type: integer 
	Parameter OPTION_CPU0 bound to: CAPPUCCINO - type: string 
	Parameter FEATURE_DATACACHE bound to: ENABLED - type: string 
	Parameter OPTION_DCACHE_BLOCK_WIDTH bound to: 3'b100 
	Parameter OPTION_DCACHE_SET_WIDTH bound to: 4'b1000 
	Parameter OPTION_DCACHE_WAYS bound to: 1'b1 
	Parameter OPTION_DCACHE_LIMIT_WIDTH bound to: 5'b11111 
	Parameter OPTION_DCACHE_SNOOP bound to: NONE - type: string 
	Parameter FEATURE_DMMU bound to: NONE - type: string 
	Parameter FEATURE_DMMU_HW_TLB_RELOAD bound to: NONE - type: string 
	Parameter OPTION_DMMU_SET_WIDTH bound to: 6 - type: integer 
	Parameter OPTION_DMMU_WAYS bound to: 1 - type: integer 
	Parameter FEATURE_INSTRUCTIONCACHE bound to: ENABLED - type: string 
	Parameter OPTION_ICACHE_BLOCK_WIDTH bound to: 3'b100 
	Parameter OPTION_ICACHE_SET_WIDTH bound to: 4'b1000 
	Parameter OPTION_ICACHE_WAYS bound to: 1'b1 
	Parameter OPTION_ICACHE_LIMIT_WIDTH bound to: 5'b11111 
	Parameter FEATURE_IMMU bound to: NONE - type: string 
	Parameter FEATURE_IMMU_HW_TLB_RELOAD bound to: NONE - type: string 
	Parameter OPTION_IMMU_SET_WIDTH bound to: 6 - type: integer 
	Parameter OPTION_IMMU_WAYS bound to: 1 - type: integer 
	Parameter FEATURE_TIMER bound to: NONE - type: string 
	Parameter FEATURE_DEBUGUNIT bound to: NONE - type: string 
	Parameter FEATURE_PERFCOUNTERS bound to: NONE - type: string 
	Parameter FEATURE_MAC bound to: NONE - type: string 
	Parameter FEATURE_SYSCALL bound to: NONE - type: string 
	Parameter FEATURE_TRAP bound to: NONE - type: string 
	Parameter FEATURE_RANGE bound to: NONE - type: string 
	Parameter FEATURE_PIC bound to: ENABLED - type: string 
	Parameter OPTION_PIC_TRIGGER bound to: LEVEL - type: string 
	Parameter OPTION_PIC_NMI_WIDTH bound to: 0 - type: integer 
	Parameter FEATURE_DSX bound to: ENABLED - type: string 
	Parameter FEATURE_OVERFLOW bound to: NONE - type: string 
	Parameter FEATURE_CARRY_FLAG bound to: ENABLED - type: string 
	Parameter FEATURE_FASTCONTEXTS bound to: NONE - type: string 
	Parameter OPTION_RF_CLEAR_ON_INIT bound to: 0 - type: integer 
	Parameter OPTION_RF_NUM_SHADOW_GPR bound to: 0 - type: integer 
	Parameter OPTION_RF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter OPTION_RF_WORDS bound to: 32 - type: integer 
	Parameter OPTION_RESET_PC bound to: 1'b0 
	Parameter FEATURE_MULTIPLIER bound to: THREESTAGE - type: string 
	Parameter FEATURE_DIVIDER bound to: SERIAL - type: string 
	Parameter FEATURE_ADDC bound to: ENABLED - type: string 
	Parameter FEATURE_SRA bound to: ENABLED - type: string 
	Parameter FEATURE_ROR bound to: NONE - type: string 
	Parameter FEATURE_EXT bound to: NONE - type: string 
	Parameter FEATURE_CMOV bound to: ENABLED - type: string 
	Parameter FEATURE_FFL1 bound to: ENABLED - type: string 
	Parameter FEATURE_ATOMIC bound to: ENABLED - type: string 
	Parameter FEATURE_CUST1 bound to: NONE - type: string 
	Parameter FEATURE_CUST2 bound to: NONE - type: string 
	Parameter FEATURE_CUST3 bound to: NONE - type: string 
	Parameter FEATURE_CUST4 bound to: NONE - type: string 
	Parameter FEATURE_CUST5 bound to: NONE - type: string 
	Parameter FEATURE_CUST6 bound to: NONE - type: string 
	Parameter FEATURE_CUST7 bound to: NONE - type: string 
	Parameter FEATURE_CUST8 bound to: NONE - type: string 
	Parameter FEATURE_FPU bound to: NONE - type: string 
	Parameter OPTION_SHIFTER bound to: BARREL - type: string 
	Parameter FEATURE_STORE_BUFFER bound to: ENABLED - type: string 
	Parameter OPTION_STORE_BUFFER_DEPTH_WIDTH bound to: 8 - type: integer 
	Parameter FEATURE_MULTICORE bound to: NONE - type: string 
	Parameter FEATURE_TRACEPORT_EXEC bound to: NONE - type: string 
	Parameter BUS_IF_TYPE bound to: WISHBONE32 - type: string 
	Parameter IBUS_WB_TYPE bound to: B3_REGISTERED_FEEDBACK - type: string 
	Parameter DBUS_WB_TYPE bound to: B3_REGISTERED_FEEDBACK - type: string 
INFO: [Synth 8-638] synthesizing module 'mor1kx_bus_if_wb32' [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_bus_if_wb32.v:19]
	Parameter BUS_IF_TYPE bound to: B3_REGISTERED_FEEDBACK - type: string 
	Parameter BURST_LENGTH bound to: 4 - type: integer 
	Parameter BADDR_WITH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mor1kx_bus_if_wb32' (1#1) [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_bus_if_wb32.v:19]
INFO: [Synth 8-638] synthesizing module 'mor1kx_cpu' [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_cpu.v:21]
	Parameter OPTION_OPERAND_WIDTH bound to: 32 - type: integer 
	Parameter OPTION_CPU bound to: CAPPUCCINO - type: string 
	Parameter FEATURE_DATACACHE bound to: ENABLED - type: string 
	Parameter OPTION_DCACHE_BLOCK_WIDTH bound to: 3'b100 
	Parameter OPTION_DCACHE_SET_WIDTH bound to: 4'b1000 
	Parameter OPTION_DCACHE_WAYS bound to: 1'b1 
	Parameter OPTION_DCACHE_LIMIT_WIDTH bound to: 5'b11111 
	Parameter OPTION_DCACHE_SNOOP bound to: NONE - type: string 
	Parameter FEATURE_DMMU bound to: NONE - type: string 
	Parameter FEATURE_DMMU_HW_TLB_RELOAD bound to: NONE - type: string 
	Parameter OPTION_DMMU_SET_WIDTH bound to: 6 - type: integer 
	Parameter OPTION_DMMU_WAYS bound to: 1 - type: integer 
	Parameter FEATURE_INSTRUCTIONCACHE bound to: ENABLED - type: string 
	Parameter OPTION_ICACHE_BLOCK_WIDTH bound to: 3'b100 
	Parameter OPTION_ICACHE_SET_WIDTH bound to: 4'b1000 
	Parameter OPTION_ICACHE_WAYS bound to: 1'b1 
	Parameter OPTION_ICACHE_LIMIT_WIDTH bound to: 5'b11111 
	Parameter FEATURE_IMMU bound to: NONE - type: string 
	Parameter FEATURE_IMMU_HW_TLB_RELOAD bound to: NONE - type: string 
	Parameter OPTION_IMMU_SET_WIDTH bound to: 6 - type: integer 
	Parameter OPTION_IMMU_WAYS bound to: 1 - type: integer 
	Parameter FEATURE_TIMER bound to: NONE - type: string 
	Parameter FEATURE_DEBUGUNIT bound to: NONE - type: string 
	Parameter FEATURE_PERFCOUNTERS bound to: NONE - type: string 
	Parameter FEATURE_MAC bound to: NONE - type: string 
	Parameter FEATURE_SYSCALL bound to: NONE - type: string 
	Parameter FEATURE_TRAP bound to: NONE - type: string 
	Parameter FEATURE_RANGE bound to: NONE - type: string 
	Parameter FEATURE_PIC bound to: ENABLED - type: string 
	Parameter OPTION_PIC_TRIGGER bound to: LEVEL - type: string 
	Parameter OPTION_PIC_NMI_WIDTH bound to: 0 - type: integer 
	Parameter FEATURE_DSX bound to: ENABLED - type: string 
	Parameter FEATURE_OVERFLOW bound to: NONE - type: string 
	Parameter FEATURE_CARRY_FLAG bound to: ENABLED - type: string 
	Parameter FEATURE_FASTCONTEXTS bound to: NONE - type: string 
	Parameter OPTION_RF_CLEAR_ON_INIT bound to: 0 - type: integer 
	Parameter OPTION_RF_NUM_SHADOW_GPR bound to: 0 - type: integer 
	Parameter OPTION_RF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter OPTION_RF_WORDS bound to: 32 - type: integer 
	Parameter OPTION_RESET_PC bound to: 1'b0 
	Parameter OPTION_TCM_FETCHER bound to: DISABLED - type: string 
	Parameter FEATURE_MULTIPLIER bound to: THREESTAGE - type: string 
	Parameter FEATURE_DIVIDER bound to: SERIAL - type: string 
	Parameter OPTION_SHIFTER bound to: BARREL - type: string 
	Parameter FEATURE_ADDC bound to: ENABLED - type: string 
	Parameter FEATURE_SRA bound to: ENABLED - type: string 
	Parameter FEATURE_ROR bound to: NONE - type: string 
	Parameter FEATURE_EXT bound to: NONE - type: string 
	Parameter FEATURE_CMOV bound to: ENABLED - type: string 
	Parameter FEATURE_FFL1 bound to: ENABLED - type: string 
	Parameter FEATURE_MSYNC bound to: ENABLED - type: string 
	Parameter FEATURE_PSYNC bound to: NONE - type: string 
	Parameter FEATURE_CSYNC bound to: NONE - type: string 
	Parameter FEATURE_ATOMIC bound to: ENABLED - type: string 
	Parameter FEATURE_FPU bound to: NONE - type: string 
	Parameter FEATURE_CUST1 bound to: NONE - type: string 
	Parameter FEATURE_CUST2 bound to: NONE - type: string 
	Parameter FEATURE_CUST3 bound to: NONE - type: string 
	Parameter FEATURE_CUST4 bound to: NONE - type: string 
	Parameter FEATURE_CUST5 bound to: NONE - type: string 
	Parameter FEATURE_CUST6 bound to: NONE - type: string 
	Parameter FEATURE_CUST7 bound to: NONE - type: string 
	Parameter FEATURE_CUST8 bound to: NONE - type: string 
	Parameter FEATURE_STORE_BUFFER bound to: ENABLED - type: string 
	Parameter OPTION_STORE_BUFFER_DEPTH_WIDTH bound to: 8 - type: integer 
	Parameter FEATURE_MULTICORE bound to: NONE - type: string 
	Parameter FEATURE_TRACEPORT_EXEC bound to: NONE - type: string 
INFO: [Synth 8-638] synthesizing module 'mor1kx_cpu_cappuccino' [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_cpu_cappuccino.v:17]
	Parameter OPTION_OPERAND_WIDTH bound to: 32 - type: integer 
	Parameter FEATURE_DATACACHE bound to: ENABLED - type: string 
	Parameter OPTION_DCACHE_BLOCK_WIDTH bound to: 3'b100 
	Parameter OPTION_DCACHE_SET_WIDTH bound to: 4'b1000 
	Parameter OPTION_DCACHE_WAYS bound to: 1'b1 
	Parameter OPTION_DCACHE_LIMIT_WIDTH bound to: 5'b11111 
	Parameter OPTION_DCACHE_SNOOP bound to: NONE - type: string 
	Parameter FEATURE_DMMU bound to: NONE - type: string 
	Parameter FEATURE_DMMU_HW_TLB_RELOAD bound to: NONE - type: string 
	Parameter OPTION_DMMU_SET_WIDTH bound to: 6 - type: integer 
	Parameter OPTION_DMMU_WAYS bound to: 1 - type: integer 
	Parameter FEATURE_INSTRUCTIONCACHE bound to: ENABLED - type: string 
	Parameter OPTION_ICACHE_BLOCK_WIDTH bound to: 3'b100 
	Parameter OPTION_ICACHE_SET_WIDTH bound to: 4'b1000 
	Parameter OPTION_ICACHE_WAYS bound to: 1'b1 
	Parameter OPTION_ICACHE_LIMIT_WIDTH bound to: 5'b11111 
	Parameter FEATURE_IMMU bound to: NONE - type: string 
	Parameter FEATURE_IMMU_HW_TLB_RELOAD bound to: NONE - type: string 
	Parameter OPTION_IMMU_SET_WIDTH bound to: 6 - type: integer 
	Parameter OPTION_IMMU_WAYS bound to: 1 - type: integer 
	Parameter FEATURE_TIMER bound to: NONE - type: string 
	Parameter FEATURE_DEBUGUNIT bound to: NONE - type: string 
	Parameter FEATURE_PERFCOUNTERS bound to: NONE - type: string 
	Parameter FEATURE_MAC bound to: NONE - type: string 
	Parameter FEATURE_SYSCALL bound to: NONE - type: string 
	Parameter FEATURE_TRAP bound to: NONE - type: string 
	Parameter FEATURE_RANGE bound to: NONE - type: string 
	Parameter FEATURE_PIC bound to: ENABLED - type: string 
	Parameter OPTION_PIC_TRIGGER bound to: LEVEL - type: string 
	Parameter OPTION_PIC_NMI_WIDTH bound to: 0 - type: integer 
	Parameter FEATURE_DSX bound to: ENABLED - type: string 
	Parameter FEATURE_OVERFLOW bound to: NONE - type: string 
	Parameter FEATURE_CARRY_FLAG bound to: ENABLED - type: string 
	Parameter FEATURE_FASTCONTEXTS bound to: NONE - type: string 
	Parameter OPTION_RF_CLEAR_ON_INIT bound to: 0 - type: integer 
	Parameter OPTION_RF_NUM_SHADOW_GPR bound to: 0 - type: integer 
	Parameter OPTION_RF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter OPTION_RF_WORDS bound to: 32 - type: integer 
	Parameter OPTION_RESET_PC bound to: 1'b0 
	Parameter FEATURE_MULTIPLIER bound to: THREESTAGE - type: string 
	Parameter FEATURE_DIVIDER bound to: SERIAL - type: string 
	Parameter OPTION_SHIFTER bound to: BARREL - type: string 
	Parameter FEATURE_ADDC bound to: ENABLED - type: string 
	Parameter FEATURE_SRA bound to: ENABLED - type: string 
	Parameter FEATURE_ROR bound to: NONE - type: string 
	Parameter FEATURE_EXT bound to: NONE - type: string 
	Parameter FEATURE_CMOV bound to: ENABLED - type: string 
	Parameter FEATURE_FFL1 bound to: ENABLED - type: string 
	Parameter FEATURE_MSYNC bound to: ENABLED - type: string 
	Parameter FEATURE_PSYNC bound to: NONE - type: string 
	Parameter FEATURE_CSYNC bound to: NONE - type: string 
	Parameter FEATURE_ATOMIC bound to: ENABLED - type: string 
	Parameter FEATURE_FPU bound to: NONE - type: string 
	Parameter FEATURE_CUST1 bound to: NONE - type: string 
	Parameter FEATURE_CUST2 bound to: NONE - type: string 
	Parameter FEATURE_CUST3 bound to: NONE - type: string 
	Parameter FEATURE_CUST4 bound to: NONE - type: string 
	Parameter FEATURE_CUST5 bound to: NONE - type: string 
	Parameter FEATURE_CUST6 bound to: NONE - type: string 
	Parameter FEATURE_CUST7 bound to: NONE - type: string 
	Parameter FEATURE_CUST8 bound to: NONE - type: string 
	Parameter FEATURE_STORE_BUFFER bound to: ENABLED - type: string 
	Parameter OPTION_STORE_BUFFER_DEPTH_WIDTH bound to: 8 - type: integer 
	Parameter FEATURE_MULTICORE bound to: NONE - type: string 
	Parameter FEATURE_TRACEPORT_EXEC bound to: NONE - type: string 
INFO: [Synth 8-638] synthesizing module 'mor1kx_fetch_cappuccino' [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_fetch_cappuccino.v:21]
	Parameter OPTION_OPERAND_WIDTH bound to: 32 - type: integer 
	Parameter OPTION_RESET_PC bound to: 1'b0 
	Parameter OPTION_RF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter FEATURE_INSTRUCTIONCACHE bound to: ENABLED - type: string 
	Parameter OPTION_ICACHE_BLOCK_WIDTH bound to: 3'b100 
	Parameter OPTION_ICACHE_SET_WIDTH bound to: 4'b1000 
	Parameter OPTION_ICACHE_WAYS bound to: 1'b1 
	Parameter OPTION_ICACHE_LIMIT_WIDTH bound to: 5'b11111 
	Parameter FEATURE_IMMU bound to: NONE - type: string 
	Parameter FEATURE_IMMU_HW_TLB_RELOAD bound to: NONE - type: string 
	Parameter OPTION_IMMU_SET_WIDTH bound to: 6 - type: integer 
	Parameter OPTION_IMMU_WAYS bound to: 1 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter READ bound to: 3'b001 
	Parameter TLB_RELOAD bound to: 3'b010 
	Parameter IC_REFILL bound to: 3'b011 
INFO: [Synth 8-638] synthesizing module 'mor1kx_icache' [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_icache.v:17]
	Parameter OPTION_OPERAND_WIDTH bound to: 32 - type: integer 
	Parameter OPTION_ICACHE_BLOCK_WIDTH bound to: 3'b100 
	Parameter OPTION_ICACHE_SET_WIDTH bound to: 4'b1000 
	Parameter OPTION_ICACHE_WAYS bound to: 1'b1 
	Parameter OPTION_ICACHE_LIMIT_WIDTH bound to: 5'b11111 
	Parameter IDLE bound to: 4'b0001 
	Parameter READ bound to: 4'b0010 
	Parameter REFILL bound to: 4'b0100 
	Parameter INVALIDATE bound to: 4'b1000 
	Parameter WAY_WIDTH bound to: 4'b1100 
	Parameter TAG_WIDTH bound to: 5'b10011 
	Parameter TAGMEM_WAY_WIDTH bound to: 20 - type: integer 
	Parameter TAGMEM_WAY_VALID bound to: 19 - type: integer 
	Parameter TAG_LRU_WIDTH bound to: 0 - type: integer 
	Parameter TAG_LRU_WIDTH_BITS bound to: 1 - type: integer 
	Parameter TAGMEM_WIDTH bound to: 20 - type: integer 
	Parameter TAG_LRU_MSB bound to: 19 - type: integer 
	Parameter TAG_LRU_LSB bound to: 20 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mor1kx_simple_dpram_sclk' [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_simple_dpram_sclk.v:15]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter CLEAR_ON_INIT bound to: 0 - type: integer 
	Parameter ENABLE_BYPASS bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mor1kx_simple_dpram_sclk' (2#1) [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_simple_dpram_sclk.v:15]
INFO: [Synth 8-638] synthesizing module 'mor1kx_simple_dpram_sclk__parameterized0' [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_simple_dpram_sclk.v:15]
	Parameter ADDR_WIDTH bound to: 4'b1000 
	Parameter DATA_WIDTH bound to: 20 - type: integer 
	Parameter CLEAR_ON_INIT bound to: 0 - type: integer 
	Parameter ENABLE_BYPASS bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mor1kx_simple_dpram_sclk__parameterized0' (2#1) [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_simple_dpram_sclk.v:15]
WARNING: [Synth 8-3848] Net spr_bus_dat_o in module/entity mor1kx_icache does not have driver. [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_icache.v:53]
INFO: [Synth 8-256] done synthesizing module 'mor1kx_icache' (3#1) [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_icache.v:17]
WARNING: [Synth 8-6014] Unused sequential element tlb_reload_data_reg was removed.  [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_fetch_cappuccino.v:435]
WARNING: [Synth 8-6014] Unused sequential element tlb_reload_ack_reg was removed.  [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_fetch_cappuccino.v:382]
WARNING: [Synth 8-3848] Net spr_bus_dat_immu_o in module/entity mor1kx_fetch_cappuccino does not have driver. [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_fetch_cappuccino.v:48]
WARNING: [Synth 8-3848] Net spr_bus_ack_immu_o in module/entity mor1kx_fetch_cappuccino does not have driver. [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_fetch_cappuccino.v:49]
WARNING: [Synth 8-3848] Net immu_phys_addr in module/entity mor1kx_fetch_cappuccino does not have driver. [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_fetch_cappuccino.v:137]
WARNING: [Synth 8-3848] Net tlb_reload_addr in module/entity mor1kx_fetch_cappuccino does not have driver. [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_fetch_cappuccino.v:148]
INFO: [Synth 8-256] done synthesizing module 'mor1kx_fetch_cappuccino' (4#1) [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_fetch_cappuccino.v:21]
INFO: [Synth 8-638] synthesizing module 'mor1kx_decode' [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_decode.v:25]
	Parameter OPTION_OPERAND_WIDTH bound to: 32 - type: integer 
	Parameter OPTION_RESET_PC bound to: 1'b0 
	Parameter OPTION_RF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter FEATURE_SYSCALL bound to: NONE - type: string 
	Parameter FEATURE_TRAP bound to: NONE - type: string 
	Parameter FEATURE_RANGE bound to: NONE - type: string 
	Parameter FEATURE_MAC bound to: NONE - type: string 
	Parameter FEATURE_MULTIPLIER bound to: THREESTAGE - type: string 
	Parameter FEATURE_DIVIDER bound to: SERIAL - type: string 
	Parameter FEATURE_ADDC bound to: ENABLED - type: string 
	Parameter FEATURE_SRA bound to: ENABLED - type: string 
	Parameter FEATURE_ROR bound to: NONE - type: string 
	Parameter FEATURE_EXT bound to: NONE - type: string 
	Parameter FEATURE_CMOV bound to: ENABLED - type: string 
	Parameter FEATURE_FFL1 bound to: ENABLED - type: string 
	Parameter FEATURE_ATOMIC bound to: ENABLED - type: string 
	Parameter FEATURE_MSYNC bound to: ENABLED - type: string 
	Parameter FEATURE_PSYNC bound to: NONE - type: string 
	Parameter FEATURE_CSYNC bound to: NONE - type: string 
	Parameter FEATURE_FPU bound to: NONE - type: string 
	Parameter FEATURE_CUST1 bound to: NONE - type: string 
	Parameter FEATURE_CUST2 bound to: NONE - type: string 
	Parameter FEATURE_CUST3 bound to: NONE - type: string 
	Parameter FEATURE_CUST4 bound to: NONE - type: string 
	Parameter FEATURE_CUST5 bound to: NONE - type: string 
	Parameter FEATURE_CUST6 bound to: NONE - type: string 
	Parameter FEATURE_CUST7 bound to: NONE - type: string 
	Parameter FEATURE_CUST8 bound to: NONE - type: string 
INFO: [Synth 8-256] done synthesizing module 'mor1kx_decode' (5#1) [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_decode.v:25]
INFO: [Synth 8-638] synthesizing module 'mor1kx_decode_execute_cappuccino' [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_decode_execute_cappuccino.v:22]
	Parameter OPTION_OPERAND_WIDTH bound to: 32 - type: integer 
	Parameter OPTION_RESET_PC bound to: 1'b0 
	Parameter OPTION_RF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter FEATURE_SYSCALL bound to: NONE - type: string 
	Parameter FEATURE_TRAP bound to: NONE - type: string 
	Parameter FEATURE_DELAY_SLOT bound to: ENABLED - type: string 
	Parameter FEATURE_MULTIPLIER bound to: THREESTAGE - type: string 
	Parameter FEATURE_FPU bound to: NONE - type: string 
	Parameter FEATURE_INBUILT_CHECKERS bound to: ENABLED - type: string 
INFO: [Synth 8-256] done synthesizing module 'mor1kx_decode_execute_cappuccino' (6#1) [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_decode_execute_cappuccino.v:22]
INFO: [Synth 8-638] synthesizing module 'mor1kx_branch_prediction' [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_branch_prediction.v:19]
	Parameter OPTION_OPERAND_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mor1kx_branch_prediction' (7#1) [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_branch_prediction.v:19]
INFO: [Synth 8-638] synthesizing module 'mor1kx_execute_alu' [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_execute_alu.v:19]
	Parameter OPTION_OPERAND_WIDTH bound to: 32 - type: integer 
	Parameter FEATURE_OVERFLOW bound to: NONE - type: string 
	Parameter FEATURE_CARRY_FLAG bound to: ENABLED - type: string 
	Parameter FEATURE_MULTIPLIER bound to: THREESTAGE - type: string 
	Parameter FEATURE_DIVIDER bound to: SERIAL - type: string 
	Parameter FEATURE_ADDC bound to: ENABLED - type: string 
	Parameter FEATURE_SRA bound to: ENABLED - type: string 
	Parameter FEATURE_ROR bound to: NONE - type: string 
	Parameter FEATURE_EXT bound to: NONE - type: string 
	Parameter FEATURE_CMOV bound to: ENABLED - type: string 
	Parameter FEATURE_FFL1 bound to: ENABLED - type: string 
	Parameter FEATURE_CUST1 bound to: NONE - type: string 
	Parameter FEATURE_CUST2 bound to: NONE - type: string 
	Parameter FEATURE_CUST3 bound to: NONE - type: string 
	Parameter FEATURE_CUST4 bound to: NONE - type: string 
	Parameter FEATURE_CUST5 bound to: NONE - type: string 
	Parameter FEATURE_CUST6 bound to: NONE - type: string 
	Parameter FEATURE_CUST7 bound to: NONE - type: string 
	Parameter FEATURE_CUST8 bound to: NONE - type: string 
	Parameter FEATURE_FPU bound to: NONE - type: string 
	Parameter OPTION_SHIFTER bound to: BARREL - type: string 
	Parameter CALCULATE_BRANCH_DEST bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'mor1kx_execute_alu' (8#1) [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_execute_alu.v:19]
INFO: [Synth 8-638] synthesizing module 'mor1kx_lsu_cappuccino' [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_lsu_cappuccino.v:21]
	Parameter FEATURE_DATACACHE bound to: ENABLED - type: string 
	Parameter OPTION_OPERAND_WIDTH bound to: 32 - type: integer 
	Parameter OPTION_DCACHE_BLOCK_WIDTH bound to: 3'b100 
	Parameter OPTION_DCACHE_SET_WIDTH bound to: 4'b1000 
	Parameter OPTION_DCACHE_WAYS bound to: 1'b1 
	Parameter OPTION_DCACHE_LIMIT_WIDTH bound to: 5'b11111 
	Parameter OPTION_DCACHE_SNOOP bound to: NONE - type: string 
	Parameter FEATURE_DMMU bound to: NONE - type: string 
	Parameter FEATURE_DMMU_HW_TLB_RELOAD bound to: NONE - type: string 
	Parameter OPTION_DMMU_SET_WIDTH bound to: 6 - type: integer 
	Parameter OPTION_DMMU_WAYS bound to: 1 - type: integer 
	Parameter FEATURE_STORE_BUFFER bound to: ENABLED - type: string 
	Parameter OPTION_STORE_BUFFER_DEPTH_WIDTH bound to: 8 - type: integer 
	Parameter FEATURE_ATOMIC bound to: ENABLED - type: string 
	Parameter IDLE bound to: 3'b000 
	Parameter READ bound to: 3'b001 
	Parameter WRITE bound to: 3'b010 
	Parameter TLB_RELOAD bound to: 3'b011 
	Parameter DC_REFILL bound to: 3'b100 
INFO: [Synth 8-638] synthesizing module 'mor1kx_store_buffer' [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_store_buffer.v:16]
	Parameter DEPTH_WIDTH bound to: 8 - type: integer 
	Parameter OPTION_OPERAND_WIDTH bound to: 32 - type: integer 
	Parameter FIFO_DATA_WIDTH bound to: 101 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mor1kx_simple_dpram_sclk__parameterized1' [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_simple_dpram_sclk.v:15]
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 101 - type: integer 
	Parameter CLEAR_ON_INIT bound to: 0 - type: integer 
	Parameter ENABLE_BYPASS bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mor1kx_simple_dpram_sclk__parameterized1' (8#1) [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_simple_dpram_sclk.v:15]
INFO: [Synth 8-256] done synthesizing module 'mor1kx_store_buffer' (9#1) [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_store_buffer.v:16]
INFO: [Synth 8-638] synthesizing module 'mor1kx_dcache' [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_dcache.v:17]
	Parameter OPTION_OPERAND_WIDTH bound to: 32 - type: integer 
	Parameter OPTION_DCACHE_BLOCK_WIDTH bound to: 3'b100 
	Parameter OPTION_DCACHE_SET_WIDTH bound to: 4'b1000 
	Parameter OPTION_DCACHE_WAYS bound to: 1'b1 
	Parameter OPTION_DCACHE_LIMIT_WIDTH bound to: 5'b11111 
	Parameter OPTION_DCACHE_SNOOP bound to: NONE - type: string 
	Parameter IDLE bound to: 5'b00001 
	Parameter READ bound to: 5'b00010 
	Parameter WRITE bound to: 5'b00100 
	Parameter REFILL bound to: 5'b01000 
	Parameter INVALIDATE bound to: 5'b10000 
	Parameter WAY_WIDTH bound to: 4'b1100 
	Parameter TAG_WIDTH bound to: 5'b10011 
	Parameter TAGMEM_WAY_WIDTH bound to: 20 - type: integer 
	Parameter TAGMEM_WAY_VALID bound to: 19 - type: integer 
	Parameter TAG_LRU_WIDTH bound to: 0 - type: integer 
	Parameter TAG_LRU_WIDTH_BITS bound to: 1 - type: integer 
	Parameter TAGMEM_WIDTH bound to: 20 - type: integer 
	Parameter TAG_LRU_MSB bound to: 19 - type: integer 
	Parameter TAG_LRU_LSB bound to: 20 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mor1kx_simple_dpram_sclk__parameterized2' [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_simple_dpram_sclk.v:15]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter CLEAR_ON_INIT bound to: 0 - type: integer 
	Parameter ENABLE_BYPASS bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mor1kx_simple_dpram_sclk__parameterized2' (9#1) [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_simple_dpram_sclk.v:15]
INFO: [Synth 8-638] synthesizing module 'mor1kx_simple_dpram_sclk__parameterized3' [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_simple_dpram_sclk.v:15]
	Parameter ADDR_WIDTH bound to: 4'b1000 
	Parameter DATA_WIDTH bound to: 20 - type: integer 
	Parameter CLEAR_ON_INIT bound to: 0 - type: integer 
	Parameter ENABLE_BYPASS bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'mor1kx_simple_dpram_sclk__parameterized3' (9#1) [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_simple_dpram_sclk.v:15]
WARNING: [Synth 8-6014] Unused sequential element snoop_check_reg was removed.  [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_dcache.v:269]
WARNING: [Synth 8-6014] Unused sequential element snoop_tag_reg was removed.  [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_dcache.v:365]
WARNING: [Synth 8-6014] Unused sequential element snoop_windex_reg was removed.  [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_dcache.v:364]
WARNING: [Synth 8-3848] Net cpu_err_o in module/entity mor1kx_dcache does not have driver. [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_dcache.v:38]
WARNING: [Synth 8-3848] Net spr_bus_dat_o in module/entity mor1kx_dcache does not have driver. [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_dcache.v:69]
INFO: [Synth 8-256] done synthesizing module 'mor1kx_dcache' (10#1) [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_dcache.v:17]
WARNING: [Synth 8-6014] Unused sequential element except_dtlb_miss_r_reg was removed.  [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_lsu_cappuccino.v:266]
WARNING: [Synth 8-6014] Unused sequential element except_dpagefault_r_reg was removed.  [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_lsu_cappuccino.v:274]
WARNING: [Synth 8-6014] Unused sequential element tlb_reload_data_reg was removed.  [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_lsu_cappuccino.v:496]
WARNING: [Synth 8-6014] Unused sequential element tlb_reload_ack_reg was removed.  [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_lsu_cappuccino.v:400]
WARNING: [Synth 8-3848] Net dmmu_phys_addr in module/entity mor1kx_lsu_cappuccino does not have driver. [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_lsu_cappuccino.v:168]
WARNING: [Synth 8-3848] Net tlb_reload_addr in module/entity mor1kx_lsu_cappuccino does not have driver. [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_lsu_cappuccino.v:177]
WARNING: [Synth 8-3848] Net spr_bus_dat_dmmu_o in module/entity mor1kx_lsu_cappuccino does not have driver. [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_lsu_cappuccino.v:93]
WARNING: [Synth 8-3848] Net spr_bus_ack_dmmu_o in module/entity mor1kx_lsu_cappuccino does not have driver. [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_lsu_cappuccino.v:94]
INFO: [Synth 8-256] done synthesizing module 'mor1kx_lsu_cappuccino' (11#1) [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_lsu_cappuccino.v:21]
INFO: [Synth 8-638] synthesizing module 'mor1kx_wb_mux_cappuccino' [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_wb_mux_cappuccino.v:19]
	Parameter OPTION_OPERAND_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mor1kx_wb_mux_cappuccino' (12#1) [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_wb_mux_cappuccino.v:19]
INFO: [Synth 8-638] synthesizing module 'mor1kx_rf_cappuccino' [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_rf_cappuccino.v:19]
	Parameter FEATURE_FASTCONTEXTS bound to: NONE - type: string 
	Parameter OPTION_RF_CLEAR_ON_INIT bound to: 0 - type: integer 
	Parameter OPTION_RF_NUM_SHADOW_GPR bound to: 0 - type: integer 
	Parameter OPTION_RF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter OPTION_RF_WORDS bound to: 32 - type: integer 
	Parameter FEATURE_DEBUGUNIT bound to: NONE - type: string 
	Parameter OPTION_OPERAND_WIDTH bound to: 32 - type: integer 
	Parameter RF_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mor1kx_simple_dpram_sclk__parameterized4' [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_simple_dpram_sclk.v:15]
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter CLEAR_ON_INIT bound to: 0 - type: integer 
	Parameter ENABLE_BYPASS bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mor1kx_simple_dpram_sclk__parameterized4' (12#1) [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_simple_dpram_sclk.v:15]
INFO: [Synth 8-256] done synthesizing module 'mor1kx_rf_cappuccino' (13#1) [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_rf_cappuccino.v:19]
INFO: [Synth 8-638] synthesizing module 'mor1kx_execute_ctrl_cappuccino' [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_execute_ctrl_cappuccino.v:20]
	Parameter OPTION_OPERAND_WIDTH bound to: 32 - type: integer 
	Parameter OPTION_RESET_PC bound to: 1'b0 
	Parameter OPTION_RF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter FEATURE_FPU bound to: NONE - type: string 
	Parameter FEATURE_MULTIPLIER bound to: THREESTAGE - type: string 
INFO: [Synth 8-256] done synthesizing module 'mor1kx_execute_ctrl_cappuccino' (14#1) [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_execute_ctrl_cappuccino.v:20]
INFO: [Synth 8-638] synthesizing module 'mor1kx_ctrl_cappuccino' [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_cappuccino.v:29]
	Parameter OPTION_OPERAND_WIDTH bound to: 32 - type: integer 
	Parameter OPTION_RESET_PC bound to: 1'b0 
	Parameter FEATURE_SYSCALL bound to: NONE - type: string 
	Parameter FEATURE_TRAP bound to: NONE - type: string 
	Parameter FEATURE_RANGE bound to: NONE - type: string 
	Parameter FEATURE_DATACACHE bound to: ENABLED - type: string 
	Parameter OPTION_DCACHE_BLOCK_WIDTH bound to: 3'b100 
	Parameter OPTION_DCACHE_SET_WIDTH bound to: 4'b1000 
	Parameter OPTION_DCACHE_WAYS bound to: 1'b1 
	Parameter FEATURE_DMMU bound to: NONE - type: string 
	Parameter OPTION_DMMU_SET_WIDTH bound to: 6 - type: integer 
	Parameter OPTION_DMMU_WAYS bound to: 1 - type: integer 
	Parameter FEATURE_INSTRUCTIONCACHE bound to: ENABLED - type: string 
	Parameter OPTION_ICACHE_BLOCK_WIDTH bound to: 3'b100 
	Parameter OPTION_ICACHE_SET_WIDTH bound to: 4'b1000 
	Parameter OPTION_ICACHE_WAYS bound to: 1'b1 
	Parameter FEATURE_IMMU bound to: NONE - type: string 
	Parameter OPTION_IMMU_SET_WIDTH bound to: 6 - type: integer 
	Parameter OPTION_IMMU_WAYS bound to: 1 - type: integer 
	Parameter FEATURE_TIMER bound to: NONE - type: string 
	Parameter FEATURE_DEBUGUNIT bound to: NONE - type: string 
	Parameter FEATURE_PERFCOUNTERS bound to: NONE - type: string 
	Parameter FEATURE_PMU bound to: NONE - type: string 
	Parameter FEATURE_MAC bound to: NONE - type: string 
	Parameter FEATURE_FPU bound to: NONE - type: string 
	Parameter FEATURE_MULTICORE bound to: NONE - type: string 
	Parameter FEATURE_PIC bound to: ENABLED - type: string 
	Parameter OPTION_PIC_TRIGGER bound to: LEVEL - type: string 
	Parameter OPTION_PIC_NMI_WIDTH bound to: 0 - type: integer 
	Parameter FEATURE_DSX bound to: ENABLED - type: string 
	Parameter FEATURE_FASTCONTEXTS bound to: NONE - type: string 
	Parameter OPTION_RF_NUM_SHADOW_GPR bound to: 0 - type: integer 
	Parameter FEATURE_OVERFLOW bound to: NONE - type: string 
	Parameter FEATURE_CARRY_FLAG bound to: ENABLED - type: string 
	Parameter SPR_SR_WIDTH bound to: 16 - type: integer 
	Parameter SPR_SR_RESET_VALUE bound to: 16'b1000000000000001 
INFO: [Synth 8-638] synthesizing module 'mor1kx_pic' [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_pic.v:17]
	Parameter OPTION_PIC_TRIGGER bound to: LEVEL - type: string 
	Parameter OPTION_PIC_NMI_WIDTH bound to: 0 - type: integer 
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_pic.v:137]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_pic.v:140]
INFO: [Synth 8-256] done synthesizing module 'mor1kx_pic' (15#1) [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_pic.v:17]
INFO: [Synth 8-638] synthesizing module 'mor1kx_cfgrs' [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_cfgrs.v:24]
	Parameter FEATURE_SYSCALL bound to: NONE - type: string 
	Parameter FEATURE_TRAP bound to: NONE - type: string 
	Parameter FEATURE_RANGE bound to: NONE - type: string 
	Parameter FEATURE_DATACACHE bound to: ENABLED - type: string 
	Parameter OPTION_DCACHE_BLOCK_WIDTH bound to: 3'b100 
	Parameter OPTION_DCACHE_SET_WIDTH bound to: 4'b1000 
	Parameter OPTION_DCACHE_WAYS bound to: 1'b1 
	Parameter FEATURE_DMMU bound to: NONE - type: string 
	Parameter OPTION_DMMU_SET_WIDTH bound to: 6 - type: integer 
	Parameter OPTION_DMMU_WAYS bound to: 1 - type: integer 
	Parameter FEATURE_INSTRUCTIONCACHE bound to: ENABLED - type: string 
	Parameter OPTION_ICACHE_BLOCK_WIDTH bound to: 3'b100 
	Parameter OPTION_ICACHE_SET_WIDTH bound to: 4'b1000 
	Parameter OPTION_ICACHE_WAYS bound to: 1'b1 
	Parameter FEATURE_IMMU bound to: NONE - type: string 
	Parameter OPTION_IMMU_SET_WIDTH bound to: 6 - type: integer 
	Parameter OPTION_IMMU_WAYS bound to: 1 - type: integer 
	Parameter FEATURE_PIC bound to: ENABLED - type: string 
	Parameter FEATURE_TIMER bound to: NONE - type: string 
	Parameter FEATURE_DEBUGUNIT bound to: NONE - type: string 
	Parameter FEATURE_PERFCOUNTERS bound to: NONE - type: string 
	Parameter FEATURE_PMU bound to: NONE - type: string 
	Parameter FEATURE_MAC bound to: NONE - type: string 
	Parameter FEATURE_FPU bound to: NONE - type: string 
	Parameter OPTION_PIC_TRIGGER bound to: LEVEL - type: string 
	Parameter FEATURE_DSX bound to: ENABLED - type: string 
	Parameter FEATURE_FASTCONTEXTS bound to: NONE - type: string 
	Parameter OPTION_RF_NUM_SHADOW_GPR bound to: 0 - type: integer 
	Parameter FEATURE_OVERFLOW bound to: NONE - type: string 
	Parameter FEATURE_DELAYSLOT bound to: ENABLED - type: string 
	Parameter FEATURE_EVBAR bound to: ENABLED - type: string 
	Parameter FEATURE_AECSR bound to: NONE - type: string 
INFO: [Synth 8-256] done synthesizing module 'mor1kx_cfgrs' (16#1) [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_cfgrs.v:24]
WARNING: [Synth 8-6014] Unused sequential element no_du.spr_dmr1_reg was removed.  [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_cappuccino.v:1391]
WARNING: [Synth 8-6014] Unused sequential element no_du.spr_dmr2_reg was removed.  [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_cappuccino.v:1392]
WARNING: [Synth 8-6014] Unused sequential element no_du.spr_dsr_reg was removed.  [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_cappuccino.v:1393]
WARNING: [Synth 8-6014] Unused sequential element no_du.spr_drr_reg was removed.  [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_cappuccino.v:1394]
INFO: [Synth 8-4471] merging register 'no_du.cpu_stall_reg' into 'no_du.du_npc_written_reg' [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_cappuccino.v:1396]
WARNING: [Synth 8-6014] Unused sequential element no_du.cpu_stall_reg was removed.  [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_cappuccino.v:1396]
WARNING: [Synth 8-6014] Unused sequential element last_branch_target_pc_reg was removed.  [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_cappuccino.v:535]
WARNING: [Synth 8-3848] Net stall_on_trap in module/entity mor1kx_ctrl_cappuccino does not have driver. [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_cappuccino.v:308]
INFO: [Synth 8-256] done synthesizing module 'mor1kx_ctrl_cappuccino' (17#1) [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_cappuccino.v:29]
WARNING: [Synth 8-6014] Unused sequential element traceport_stage_decode_insn_reg was removed.  [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_cpu_cappuccino.v:1520]
WARNING: [Synth 8-6014] Unused sequential element traceport_stage_exec_insn_reg was removed.  [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_cpu_cappuccino.v:1521]
INFO: [Synth 8-4471] merging register 'traceport_exec_pc_o_reg[31:0]' into 'traceport_exec_insn_o_reg[31:0]' [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_cpu_cappuccino.v:1523]
WARNING: [Synth 8-6014] Unused sequential element traceport_exec_pc_o_reg was removed.  [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_cpu_cappuccino.v:1523]
INFO: [Synth 8-256] done synthesizing module 'mor1kx_cpu_cappuccino' (18#1) [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_cpu_cappuccino.v:17]
INFO: [Synth 8-256] done synthesizing module 'mor1kx_cpu' (19#1) [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_cpu.v:21]
WARNING: [Synth 8-3848] Net avm_d_address_o in module/entity mor1kx does not have driver. [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:137]
WARNING: [Synth 8-3848] Net avm_d_byteenable_o in module/entity mor1kx does not have driver. [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:138]
WARNING: [Synth 8-3848] Net avm_d_read_o in module/entity mor1kx does not have driver. [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:139]
WARNING: [Synth 8-3848] Net avm_d_burstcount_o in module/entity mor1kx does not have driver. [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:141]
WARNING: [Synth 8-3848] Net avm_d_write_o in module/entity mor1kx does not have driver. [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:142]
WARNING: [Synth 8-3848] Net avm_d_writedata_o in module/entity mor1kx does not have driver. [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:143]
WARNING: [Synth 8-3848] Net avm_i_address_o in module/entity mor1kx does not have driver. [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:147]
WARNING: [Synth 8-3848] Net avm_i_byteenable_o in module/entity mor1kx does not have driver. [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:148]
WARNING: [Synth 8-3848] Net avm_i_read_o in module/entity mor1kx does not have driver. [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:149]
WARNING: [Synth 8-3848] Net avm_i_burstcount_o in module/entity mor1kx does not have driver. [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:151]
INFO: [Synth 8-256] done synthesizing module 'mor1kx' (20#1) [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:18]
WARNING: [Synth 8-350] instance 'mor1kx' of module 'mor1kx' requires 61 connections, but only 27 given [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:10842]
INFO: [Synth 8-638] synthesizing module 'PLLE2_BASE' [/home/travis/build/rohitk-singh/litex-buildenv/build/Xilinx/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:40130]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 16 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 16 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 90.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 32 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'PLLE2_BASE' (21#1) [/home/travis/build/rohitk-singh/litex-buildenv/build/Xilinx/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:40130]
WARNING: [Synth 8-350] instance 'PLLE2_BASE' of module 'PLLE2_BASE' requires 12 connections, but only 9 given [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:10944]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/home/travis/build/rohitk-singh/litex-buildenv/build/Xilinx/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (22#1) [/home/travis/build/rohitk-singh/litex-buildenv/build/Xilinx/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:10981]
INFO: [Synth 8-638] synthesizing module 'IDELAYCTRL' [/home/travis/build/rohitk-singh/litex-buildenv/build/Xilinx/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:21504]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-256] done synthesizing module 'IDELAYCTRL' (23#1) [/home/travis/build/rohitk-singh/litex-buildenv/build/Xilinx/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:21504]
WARNING: [Synth 8-350] instance 'IDELAYCTRL' of module 'IDELAYCTRL' requires 3 connections, but only 2 given [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:10981]
INFO: [Synth 8-638] synthesizing module 'BUFR' [/home/travis/build/rohitk-singh/litex-buildenv/build/Xilinx/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:884]
	Parameter BUFR_DIVIDE bound to: 4 - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-256] done synthesizing module 'BUFR' (24#1) [/home/travis/build/rohitk-singh/litex-buildenv/build/Xilinx/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:884]
INFO: [Synth 8-638] synthesizing module 'DNA_PORT' [/home/travis/build/rohitk-singh/litex-buildenv/build/Xilinx/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3032]
	Parameter SIM_DNA_VALUE bound to: 57'b000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'DNA_PORT' (25#1) [/home/travis/build/rohitk-singh/litex-buildenv/build/Xilinx/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3032]
INFO: [Synth 8-638] synthesizing module 'XADC' [/home/travis/build/rohitk-singh/litex-buildenv/build/Xilinx/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:52527]
	Parameter INIT_40 bound to: 16'b1001000000000000 
	Parameter INIT_41 bound to: 16'b0010111011110000 
	Parameter INIT_42 bound to: 16'b0000010000000000 
	Parameter INIT_43 bound to: 16'b0000000000000000 
	Parameter INIT_44 bound to: 16'b0000000000000000 
	Parameter INIT_45 bound to: 16'b0000000000000000 
	Parameter INIT_46 bound to: 16'b0000000000000000 
	Parameter INIT_47 bound to: 16'b0000000000000000 
	Parameter INIT_48 bound to: 16'b0100011100000001 
	Parameter INIT_49 bound to: 16'b0000000000001111 
	Parameter INIT_4A bound to: 16'b0100011100000000 
	Parameter INIT_4B bound to: 16'b0000000000000000 
	Parameter INIT_4C bound to: 16'b0000000000000000 
	Parameter INIT_4D bound to: 16'b0000000000000000 
	Parameter INIT_4E bound to: 16'b0000000000000000 
	Parameter INIT_4F bound to: 16'b0000000000000000 
	Parameter INIT_50 bound to: 16'b1011010111101101 
	Parameter INIT_51 bound to: 16'b0101100110011001 
	Parameter INIT_52 bound to: 16'b1010000101000111 
	Parameter INIT_53 bound to: 16'b1101110111011101 
	Parameter INIT_54 bound to: 16'b1010100100111010 
	Parameter INIT_55 bound to: 16'b0101000100010001 
	Parameter INIT_56 bound to: 16'b1001000111101011 
	Parameter INIT_57 bound to: 16'b1010111001001110 
	Parameter INIT_58 bound to: 16'b0101100110011001 
	Parameter INIT_59 bound to: 16'b0000000000000000 
	Parameter INIT_5A bound to: 16'b0000000000000000 
	Parameter INIT_5B bound to: 16'b0000000000000000 
	Parameter INIT_5C bound to: 16'b0101000100010001 
	Parameter INIT_5D bound to: 16'b0000000000000000 
	Parameter INIT_5E bound to: 16'b0000000000000000 
	Parameter INIT_5F bound to: 16'b0000000000000000 
	Parameter IS_CONVSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_DCLK_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SIM_MONITOR_FILE bound to: design.txt - type: string 
INFO: [Synth 8-256] done synthesizing module 'XADC' (26#1) [/home/travis/build/rohitk-singh/litex-buildenv/build/Xilinx/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:52527]
WARNING: [Synth 8-689] width (7) of port connection 'CHANNEL' does not match port width (5) of module 'XADC' [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:11045]
WARNING: [Synth 8-350] instance 'XADC' of module 'XADC' requires 24 connections, but only 20 given [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:11030]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:11053]
INFO: [Synth 8-638] synthesizing module 'STARTUPE2' [/home/travis/build/rohitk-singh/litex-buildenv/build/Xilinx/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:50875]
	Parameter PROG_USR bound to: FALSE - type: string 
	Parameter SIM_CCLK_FREQ bound to: 0.000000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'STARTUPE2' (27#1) [/home/travis/build/rohitk-singh/litex-buildenv/build/Xilinx/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:50875]
WARNING: [Synth 8-350] instance 'STARTUPE2' of module 'STARTUPE2' requires 13 connections, but only 9 given [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:11053]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2' [/home/travis/build/rohitk-singh/litex-buildenv/build/Xilinx/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:31221]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: BUF - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2' (28#1) [/home/travis/build/rohitk-singh/litex-buildenv/build/Xilinx/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:31221]
WARNING: [Synth 8-350] instance 'OSERDESE2' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:11071]
INFO: [Synth 8-638] synthesizing module 'OBUFDS' [/home/travis/build/rohitk-singh/litex-buildenv/build/Xilinx/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:27284]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUFDS' (29#1) [/home/travis/build/rohitk-singh/litex-buildenv/build/Xilinx/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:27284]
WARNING: [Synth 8-350] instance 'OSERDESE2_1' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:11099]
WARNING: [Synth 8-350] instance 'OSERDESE2_2' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:11121]
WARNING: [Synth 8-350] instance 'OSERDESE2_3' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:11143]
WARNING: [Synth 8-350] instance 'OSERDESE2_4' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:11165]
WARNING: [Synth 8-350] instance 'OSERDESE2_5' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:11187]
WARNING: [Synth 8-350] instance 'OSERDESE2_6' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:11209]
WARNING: [Synth 8-350] instance 'OSERDESE2_7' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:11231]
WARNING: [Synth 8-350] instance 'OSERDESE2_8' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:11253]
WARNING: [Synth 8-350] instance 'OSERDESE2_9' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:11275]
WARNING: [Synth 8-350] instance 'OSERDESE2_10' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:11297]
WARNING: [Synth 8-350] instance 'OSERDESE2_11' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:11319]
WARNING: [Synth 8-350] instance 'OSERDESE2_12' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:11341]
WARNING: [Synth 8-350] instance 'OSERDESE2_13' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:11363]
WARNING: [Synth 8-350] instance 'OSERDESE2_14' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:11385]
WARNING: [Synth 8-350] instance 'OSERDESE2_15' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:11407]
WARNING: [Synth 8-350] instance 'OSERDESE2_16' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:11429]
WARNING: [Synth 8-350] instance 'OSERDESE2_17' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:11451]
WARNING: [Synth 8-350] instance 'OSERDESE2_18' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:11473]
WARNING: [Synth 8-350] instance 'OSERDESE2_19' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:11495]
WARNING: [Synth 8-350] instance 'OSERDESE2_20' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:11517]
WARNING: [Synth 8-350] instance 'OSERDESE2_21' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:11539]
WARNING: [Synth 8-350] instance 'OSERDESE2_22' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:11561]
WARNING: [Synth 8-350] instance 'OSERDESE2_23' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:11583]
WARNING: [Synth 8-350] instance 'OSERDESE2_24' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:11605]
WARNING: [Synth 8-350] instance 'OSERDESE2_25' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:11627]
WARNING: [Synth 8-350] instance 'OSERDESE2_26' of module 'OSERDESE2' requires 27 connections, but only 16 given [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:11649]
INFO: [Synth 8-638] synthesizing module 'OBUFTDS' [/home/travis/build/rohitk-singh/litex-buildenv/build/Xilinx/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:27501]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUFTDS' (30#1) [/home/travis/build/rohitk-singh/litex-buildenv/build/Xilinx/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:27501]
WARNING: [Synth 8-350] instance 'OSERDESE2_27' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:11681]
WARNING: [Synth 8-350] instance 'OSERDESE2_28' of module 'OSERDESE2' requires 27 connections, but only 16 given [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:11703]
WARNING: [Synth 8-350] instance 'OSERDESE2_29' of module 'OSERDESE2' requires 27 connections, but only 16 given [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:11735]
INFO: [Synth 8-638] synthesizing module 'ISERDESE2' [/home/travis/build/rohitk-singh/litex-buildenv/build/Xilinx/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25007]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 1 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'ISERDESE2' (31#1) [/home/travis/build/rohitk-singh/litex-buildenv/build/Xilinx/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25007]
WARNING: [Synth 8-350] instance 'ISERDESE2' of module 'ISERDESE2' requires 28 connections, but only 15 given [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:11761]
INFO: [Synth 8-638] synthesizing module 'IDELAYE2' [/home/travis/build/rohitk-singh/litex-buildenv/build/Xilinx/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:21517]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAY_VALUE bound to: 6 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
	Parameter SIM_DELAY_D bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'IDELAYE2' (32#1) [/home/travis/build/rohitk-singh/litex-buildenv/build/Xilinx/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:21517]
WARNING: [Synth 8-350] instance 'IDELAYE2' of module 'IDELAYE2' requires 12 connections, but only 7 given [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:11788]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [/home/travis/build/rohitk-singh/litex-buildenv/build/Xilinx/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:22655]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (33#1) [/home/travis/build/rohitk-singh/litex-buildenv/build/Xilinx/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:22655]
WARNING: [Synth 8-350] instance 'OSERDESE2_30' of module 'OSERDESE2' requires 27 connections, but only 16 given [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:11811]
WARNING: [Synth 8-350] instance 'ISERDESE2_1' of module 'ISERDESE2' requires 28 connections, but only 15 given [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:11837]
WARNING: [Synth 8-350] instance 'IDELAYE2_1' of module 'IDELAYE2' requires 12 connections, but only 7 given [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:11864]
WARNING: [Synth 8-350] instance 'OSERDESE2_31' of module 'OSERDESE2' requires 27 connections, but only 16 given [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:11887]
WARNING: [Synth 8-350] instance 'ISERDESE2_2' of module 'ISERDESE2' requires 28 connections, but only 15 given [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:11913]
WARNING: [Synth 8-350] instance 'IDELAYE2_2' of module 'IDELAYE2' requires 12 connections, but only 7 given [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:11940]
WARNING: [Synth 8-350] instance 'OSERDESE2_32' of module 'OSERDESE2' requires 27 connections, but only 16 given [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:11963]
WARNING: [Synth 8-350] instance 'ISERDESE2_3' of module 'ISERDESE2' requires 28 connections, but only 15 given [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:11989]
WARNING: [Synth 8-350] instance 'IDELAYE2_3' of module 'IDELAYE2' requires 12 connections, but only 7 given [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:12016]
WARNING: [Synth 8-350] instance 'OSERDESE2_33' of module 'OSERDESE2' requires 27 connections, but only 16 given [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:12039]
WARNING: [Synth 8-350] instance 'ISERDESE2_4' of module 'ISERDESE2' requires 28 connections, but only 15 given [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:12065]
WARNING: [Synth 8-350] instance 'IDELAYE2_4' of module 'IDELAYE2' requires 12 connections, but only 7 given [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:12092]
WARNING: [Synth 8-350] instance 'OSERDESE2_34' of module 'OSERDESE2' requires 27 connections, but only 16 given [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:12115]
WARNING: [Synth 8-350] instance 'ISERDESE2_5' of module 'ISERDESE2' requires 28 connections, but only 15 given [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:12141]
WARNING: [Synth 8-350] instance 'IDELAYE2_5' of module 'IDELAYE2' requires 12 connections, but only 7 given [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:12168]
WARNING: [Synth 8-350] instance 'OSERDESE2_35' of module 'OSERDESE2' requires 27 connections, but only 16 given [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:12191]
WARNING: [Synth 8-350] instance 'ISERDESE2_6' of module 'ISERDESE2' requires 28 connections, but only 15 given [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:12217]
WARNING: [Synth 8-350] instance 'IDELAYE2_6' of module 'IDELAYE2' requires 12 connections, but only 7 given [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:12244]
WARNING: [Synth 8-350] instance 'OSERDESE2_36' of module 'OSERDESE2' requires 27 connections, but only 16 given [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:12267]
WARNING: [Synth 8-350] instance 'ISERDESE2_7' of module 'ISERDESE2' requires 28 connections, but only 15 given [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:12293]
WARNING: [Synth 8-350] instance 'IDELAYE2_7' of module 'IDELAYE2' requires 12 connections, but only 7 given [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:12320]
WARNING: [Synth 8-350] instance 'OSERDESE2_37' of module 'OSERDESE2' requires 27 connections, but only 16 given [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:12343]
WARNING: [Synth 8-350] instance 'ISERDESE2_8' of module 'ISERDESE2' requires 28 connections, but only 15 given [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:12369]
WARNING: [Synth 8-350] instance 'IDELAYE2_8' of module 'IDELAYE2' requires 12 connections, but only 7 given [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:12396]
WARNING: [Synth 8-350] instance 'OSERDESE2_38' of module 'OSERDESE2' requires 27 connections, but only 16 given [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:12419]
WARNING: [Synth 8-350] instance 'ISERDESE2_9' of module 'ISERDESE2' requires 28 connections, but only 15 given [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:12445]
WARNING: [Synth 8-350] instance 'IDELAYE2_9' of module 'IDELAYE2' requires 12 connections, but only 7 given [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:12472]
WARNING: [Synth 8-350] instance 'OSERDESE2_39' of module 'OSERDESE2' requires 27 connections, but only 16 given [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:12495]
WARNING: [Synth 8-350] instance 'ISERDESE2_10' of module 'ISERDESE2' requires 28 connections, but only 15 given [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:12521]
WARNING: [Synth 8-350] instance 'IDELAYE2_10' of module 'IDELAYE2' requires 12 connections, but only 7 given [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:12548]
WARNING: [Synth 8-350] instance 'OSERDESE2_40' of module 'OSERDESE2' requires 27 connections, but only 16 given [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:12571]
WARNING: [Synth 8-350] instance 'ISERDESE2_11' of module 'ISERDESE2' requires 28 connections, but only 15 given [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:12597]
WARNING: [Synth 8-350] instance 'IDELAYE2_11' of module 'IDELAYE2' requires 12 connections, but only 7 given [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:12624]
WARNING: [Synth 8-350] instance 'OSERDESE2_41' of module 'OSERDESE2' requires 27 connections, but only 16 given [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:12647]
WARNING: [Synth 8-350] instance 'ISERDESE2_12' of module 'ISERDESE2' requires 28 connections, but only 15 given [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:12673]
WARNING: [Synth 8-350] instance 'IDELAYE2_12' of module 'IDELAYE2' requires 12 connections, but only 7 given [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:12700]
WARNING: [Synth 8-350] instance 'OSERDESE2_42' of module 'OSERDESE2' requires 27 connections, but only 16 given [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:12723]
WARNING: [Synth 8-350] instance 'ISERDESE2_13' of module 'ISERDESE2' requires 28 connections, but only 15 given [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:12749]
WARNING: [Synth 8-350] instance 'IDELAYE2_13' of module 'IDELAYE2' requires 12 connections, but only 7 given [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:12776]
WARNING: [Synth 8-350] instance 'OSERDESE2_43' of module 'OSERDESE2' requires 27 connections, but only 16 given [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:12799]
WARNING: [Synth 8-350] instance 'ISERDESE2_14' of module 'ISERDESE2' requires 28 connections, but only 15 given [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:12825]
WARNING: [Synth 8-350] instance 'IDELAYE2_14' of module 'IDELAYE2' requires 12 connections, but only 7 given [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:12852]
WARNING: [Synth 8-350] instance 'OSERDESE2_44' of module 'OSERDESE2' requires 27 connections, but only 16 given [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:12875]
WARNING: [Synth 8-350] instance 'ISERDESE2_15' of module 'ISERDESE2' requires 28 connections, but only 15 given [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:12901]
WARNING: [Synth 8-350] instance 'IDELAYE2_15' of module 'IDELAYE2' requires 12 connections, but only 7 given [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:12928]
INFO: [Synth 8-638] synthesizing module 'FDPE' [/home/travis/build/rohitk-singh/litex-buildenv/build/Xilinx/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3904]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_PRE_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDPE' (34#1) [/home/travis/build/rohitk-singh/litex-buildenv/build/Xilinx/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3904]
WARNING: [Synth 8-6014] Unused sequential element ethphy_liteethphymiirx_converter_converter_source_payload_valid_token_count_reg was removed.  [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:8399]
WARNING: [Synth 8-6014] Unused sequential element ethmac_rx_converter_converter_source_payload_valid_token_count_reg was removed.  [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:8507]
WARNING: [Synth 8-6014] Unused sequential element netsoc_sdram_dfi_p0_wrdata_en_reg was removed.  [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:3130]
WARNING: [Synth 8-6014] Unused sequential element netsoc_sdram_dfi_p1_rddata_en_reg was removed.  [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:3147]
WARNING: [Synth 8-6014] Unused sequential element netsoc_sdram_dfi_p1_wrdata_en_reg was removed.  [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:3145]
WARNING: [Synth 8-6014] Unused sequential element netsoc_sdram_dfi_p2_rddata_en_reg was removed.  [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:3162]
WARNING: [Synth 8-6014] Unused sequential element netsoc_sdram_dfi_p3_rddata_en_reg was removed.  [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:3177]
WARNING: [Synth 8-6014] Unused sequential element netsoc_sdram_dfi_p3_wrdata_en_reg was removed.  [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:3175]
WARNING: [Synth 8-6014] Unused sequential element netsoc_re_reg was removed.  [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:9810]
WARNING: [Synth 8-6014] Unused sequential element ethmac_writer_re_reg was removed.  [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:9870]
WARNING: [Synth 8-6014] Unused sequential element ethmac_reader_slot_re_reg was removed.  [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:9874]
WARNING: [Synth 8-6014] Unused sequential element ethmac_reader_length_re_reg was removed.  [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:9881]
WARNING: [Synth 8-6014] Unused sequential element ethmac_reader_eventmanager_re_reg was removed.  [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:9885]
WARNING: [Synth 8-6014] Unused sequential element ethphy_reset_re_reg was removed.  [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:9903]
WARNING: [Synth 8-6014] Unused sequential element ethphy_re_reg was removed.  [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:9907]
WARNING: [Synth 8-6014] Unused sequential element netsoc_sdram_re_reg was removed.  [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:10260]
WARNING: [Synth 8-6014] Unused sequential element netsoc_sdram_phaseinjector0_command_re_reg was removed.  [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:10264]
WARNING: [Synth 8-6014] Unused sequential element netsoc_sdram_phaseinjector0_address_re_reg was removed.  [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:10271]
WARNING: [Synth 8-6014] Unused sequential element netsoc_sdram_phaseinjector0_baddress_re_reg was removed.  [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:10275]
WARNING: [Synth 8-6014] Unused sequential element netsoc_sdram_phaseinjector0_wrdata_re_reg was removed.  [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:10288]
WARNING: [Synth 8-6014] Unused sequential element netsoc_sdram_phaseinjector1_command_re_reg was removed.  [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:10292]
WARNING: [Synth 8-6014] Unused sequential element netsoc_sdram_phaseinjector1_address_re_reg was removed.  [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:10299]
WARNING: [Synth 8-6014] Unused sequential element netsoc_sdram_phaseinjector1_baddress_re_reg was removed.  [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:10303]
WARNING: [Synth 8-6014] Unused sequential element netsoc_sdram_phaseinjector1_wrdata_re_reg was removed.  [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:10316]
WARNING: [Synth 8-6014] Unused sequential element netsoc_sdram_phaseinjector2_command_re_reg was removed.  [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:10320]
WARNING: [Synth 8-6014] Unused sequential element netsoc_sdram_phaseinjector2_address_re_reg was removed.  [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:10327]
WARNING: [Synth 8-6014] Unused sequential element netsoc_sdram_phaseinjector2_baddress_re_reg was removed.  [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:10331]
WARNING: [Synth 8-6014] Unused sequential element netsoc_sdram_phaseinjector2_wrdata_re_reg was removed.  [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:10344]
WARNING: [Synth 8-6014] Unused sequential element netsoc_sdram_phaseinjector3_command_re_reg was removed.  [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:10348]
WARNING: [Synth 8-6014] Unused sequential element netsoc_sdram_phaseinjector3_address_re_reg was removed.  [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:10355]
WARNING: [Synth 8-6014] Unused sequential element netsoc_sdram_phaseinjector3_baddress_re_reg was removed.  [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:10359]
WARNING: [Synth 8-6014] Unused sequential element netsoc_sdram_phaseinjector3_wrdata_re_reg was removed.  [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:10372]
WARNING: [Synth 8-6014] Unused sequential element netsoc_bitbang_re_reg was removed.  [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:10390]
WARNING: [Synth 8-6014] Unused sequential element netsoc_bitbang_en_re_reg was removed.  [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:10394]
WARNING: [Synth 8-6014] Unused sequential element netsoc_netsoc_timer0_load_re_reg was removed.  [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:10463]
WARNING: [Synth 8-6014] Unused sequential element netsoc_netsoc_timer0_reload_re_reg was removed.  [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:10476]
WARNING: [Synth 8-6014] Unused sequential element netsoc_netsoc_timer0_en_re_reg was removed.  [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:10480]
WARNING: [Synth 8-6014] Unused sequential element netsoc_netsoc_timer0_eventmanager_re_reg was removed.  [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:10484]
WARNING: [Synth 8-6014] Unused sequential element netsoc_netsoc_uart_re_reg was removed.  [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:10511]
WARNING: [Synth 8-6014] Unused sequential element netsoc_netsoc_uart_phy_re_reg was removed.  [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:10541]
WARNING: [Synth 8-6014] Unused sequential element memadr_1_reg was removed.  [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:10905]
WARNING: [Synth 8-6014] Unused sequential element memadr_2_reg was removed.  [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:10919]
WARNING: [Synth 8-6014] Unused sequential element memadr_3_reg was removed.  [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:12950]
WARNING: [Synth 8-6014] Unused sequential element memadr_4_reg was removed.  [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:12964]
WARNING: [Synth 8-6014] Unused sequential element memadr_5_reg was removed.  [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:12978]
WARNING: [Synth 8-6014] Unused sequential element memadr_6_reg was removed.  [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:12992]
WARNING: [Synth 8-6014] Unused sequential element memadr_7_reg was removed.  [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:13006]
WARNING: [Synth 8-6014] Unused sequential element memadr_8_reg was removed.  [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:13020]
WARNING: [Synth 8-6014] Unused sequential element memadr_9_reg was removed.  [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:13034]
WARNING: [Synth 8-6014] Unused sequential element memadr_10_reg was removed.  [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:13048]
WARNING: [Synth 8-6014] Unused sequential element memadr_12_reg was removed.  [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:13075]
WARNING: [Synth 8-6014] Unused sequential element memadr_13_reg was removed.  [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:13090]
WARNING: [Synth 8-6014] Unused sequential element memadr_14_reg was removed.  [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:13106]
WARNING: [Synth 8-6014] Unused sequential element memadr_15_reg was removed.  [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:13121]
WARNING: [Synth 8-6014] Unused sequential element memadr_16_reg was removed.  [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:13136]
WARNING: [Synth 8-6014] Unused sequential element memadr_17_reg was removed.  [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:13152]
WARNING: [Synth 8-6014] Unused sequential element memadr_18_reg was removed.  [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:13167]
INFO: [Synth 8-4471] merging register 'memadr_20_reg[8:0]' into 'memadr_19_reg[8:0]' [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:13191]
INFO: [Synth 8-4471] merging register 'memadr_21_reg[8:0]' into 'memadr_19_reg[8:0]' [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:13201]
INFO: [Synth 8-4471] merging register 'memadr_22_reg[8:0]' into 'memadr_19_reg[8:0]' [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:13211]
INFO: [Synth 8-4471] merging register 'memadr_23_reg[8:0]' into 'memadr_19_reg[8:0]' [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:13221]
INFO: [Synth 8-4471] merging register 'memadr_24_reg[8:0]' into 'memadr_19_reg[8:0]' [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:13231]
INFO: [Synth 8-4471] merging register 'memadr_25_reg[8:0]' into 'memadr_19_reg[8:0]' [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:13241]
INFO: [Synth 8-4471] merging register 'memadr_26_reg[8:0]' into 'memadr_19_reg[8:0]' [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:13251]
INFO: [Synth 8-4471] merging register 'memadr_27_reg[8:0]' into 'memadr_19_reg[8:0]' [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:13261]
INFO: [Synth 8-4471] merging register 'memadr_28_reg[8:0]' into 'memadr_19_reg[8:0]' [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:13271]
INFO: [Synth 8-4471] merging register 'memadr_29_reg[8:0]' into 'memadr_19_reg[8:0]' [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:13281]
INFO: [Synth 8-4471] merging register 'memadr_30_reg[8:0]' into 'memadr_19_reg[8:0]' [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:13291]
INFO: [Synth 8-4471] merging register 'memadr_31_reg[8:0]' into 'memadr_19_reg[8:0]' [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:13301]
INFO: [Synth 8-4471] merging register 'memadr_32_reg[8:0]' into 'memadr_19_reg[8:0]' [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:13311]
INFO: [Synth 8-4471] merging register 'memadr_33_reg[8:0]' into 'memadr_19_reg[8:0]' [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:13321]
INFO: [Synth 8-4471] merging register 'memadr_34_reg[8:0]' into 'memadr_19_reg[8:0]' [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:13331]
INFO: [Synth 8-4471] merging register 'memadr_36_reg[8:0]' into 'memadr_35_reg[8:0]' [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:13362]
INFO: [Synth 8-4471] merging register 'memadr_37_reg[8:0]' into 'memadr_35_reg[8:0]' [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:13378]
INFO: [Synth 8-4471] merging register 'memadr_38_reg[8:0]' into 'memadr_35_reg[8:0]' [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:13394]
INFO: [Synth 8-4471] merging register 'memadr_40_reg[8:0]' into 'memadr_39_reg[8:0]' [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:13426]
INFO: [Synth 8-4471] merging register 'memadr_41_reg[8:0]' into 'memadr_39_reg[8:0]' [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:13442]
INFO: [Synth 8-4471] merging register 'memadr_42_reg[8:0]' into 'memadr_39_reg[8:0]' [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:13458]
WARNING: [Synth 8-6014] Unused sequential element memadr_20_reg was removed.  [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:13191]
WARNING: [Synth 8-6014] Unused sequential element memadr_21_reg was removed.  [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:13201]
WARNING: [Synth 8-6014] Unused sequential element memadr_22_reg was removed.  [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:13211]
WARNING: [Synth 8-6014] Unused sequential element memadr_23_reg was removed.  [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:13221]
WARNING: [Synth 8-6014] Unused sequential element memadr_24_reg was removed.  [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:13231]
WARNING: [Synth 8-6014] Unused sequential element memadr_25_reg was removed.  [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:13241]
WARNING: [Synth 8-6014] Unused sequential element memadr_26_reg was removed.  [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:13251]
WARNING: [Synth 8-6014] Unused sequential element memadr_27_reg was removed.  [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:13261]
WARNING: [Synth 8-6014] Unused sequential element memadr_28_reg was removed.  [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:13271]
WARNING: [Synth 8-6014] Unused sequential element memadr_29_reg was removed.  [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:13281]
WARNING: [Synth 8-6014] Unused sequential element memadr_30_reg was removed.  [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:13291]
WARNING: [Synth 8-6014] Unused sequential element memadr_31_reg was removed.  [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:13301]
WARNING: [Synth 8-6014] Unused sequential element memadr_32_reg was removed.  [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:13311]
WARNING: [Synth 8-6014] Unused sequential element memadr_33_reg was removed.  [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:13321]
WARNING: [Synth 8-6014] Unused sequential element memadr_34_reg was removed.  [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:13331]
WARNING: [Synth 8-6014] Unused sequential element memadr_36_reg was removed.  [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:13362]
WARNING: [Synth 8-6014] Unused sequential element memadr_37_reg was removed.  [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:13378]
WARNING: [Synth 8-6014] Unused sequential element memadr_38_reg was removed.  [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:13394]
WARNING: [Synth 8-6014] Unused sequential element memadr_40_reg was removed.  [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:13426]
WARNING: [Synth 8-6014] Unused sequential element memadr_41_reg was removed.  [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:13442]
WARNING: [Synth 8-6014] Unused sequential element memadr_42_reg was removed.  [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:13458]
WARNING: [Synth 8-3936] Found unconnected internal register 'ethmac_tx_converter_converter_source_payload_data_reg' and it is trimmed from '10' to '9' bits. [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:5792]
INFO: [Synth 8-4471] merging register 'memadr_11_reg[8:0]' into 'memadr_19_reg[8:0]' [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:13062]
INFO: [Synth 8-4471] merging register 'memadr_39_reg[8:0]' into 'memadr_35_reg[8:0]' [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:13410]
INFO: [Synth 8-4471] merging register 'netsoc_dfi_p1_rddata_valid_reg' into 'netsoc_dfi_p0_rddata_valid_reg' [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:3089]
INFO: [Synth 8-4471] merging register 'netsoc_dfi_p2_rddata_valid_reg' into 'netsoc_dfi_p0_rddata_valid_reg' [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:3104]
INFO: [Synth 8-4471] merging register 'netsoc_dfi_p3_rddata_valid_reg' into 'netsoc_dfi_p0_rddata_valid_reg' [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:3119]
INFO: [Synth 8-4471] merging register 'netsoc_oe_dq_reg' into 'netsoc_oe_dqs_reg' [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:8845]
WARNING: [Synth 8-6014] Unused sequential element netsoc_dfi_p1_rddata_valid_reg was removed.  [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:3089]
WARNING: [Synth 8-6014] Unused sequential element netsoc_dfi_p2_rddata_valid_reg was removed.  [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:3104]
WARNING: [Synth 8-6014] Unused sequential element netsoc_dfi_p3_rddata_valid_reg was removed.  [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:3119]
WARNING: [Synth 8-6014] Unused sequential element netsoc_oe_dq_reg was removed.  [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:8845]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'top' (35#1) [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:2]
WARNING: [Synth 8-3917] design top has port spiflash_1x_wp driven by constant 1
WARNING: [Synth 8-3917] design top has port spiflash_1x_hold driven by constant 1
WARNING: [Synth 8-3331] design mor1kx_cfgrs has unconnected port spr_dmmucfgr[14]
WARNING: [Synth 8-3331] design mor1kx_cfgrs has unconnected port spr_dmmucfgr[13]
WARNING: [Synth 8-3331] design mor1kx_cfgrs has unconnected port spr_dmmucfgr[12]
WARNING: [Synth 8-3331] design mor1kx_cfgrs has unconnected port spr_immucfgr[14]
WARNING: [Synth 8-3331] design mor1kx_cfgrs has unconnected port spr_immucfgr[13]
WARNING: [Synth 8-3331] design mor1kx_cfgrs has unconnected port spr_immucfgr[12]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port ctrl_alu_result_i[31]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port ctrl_alu_result_i[30]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port ctrl_alu_result_i[29]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port ctrl_alu_result_i[28]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port ctrl_alu_result_i[27]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port ctrl_alu_result_i[26]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port ctrl_alu_result_i[25]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port ctrl_alu_result_i[24]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port ctrl_alu_result_i[23]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port ctrl_alu_result_i[22]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port ctrl_alu_result_i[21]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port ctrl_alu_result_i[20]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port ctrl_alu_result_i[19]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port ctrl_alu_result_i[18]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port ctrl_alu_result_i[17]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port ctrl_alu_result_i[16]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port decode_branch_i
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port decode_branch_target_i[31]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port decode_branch_target_i[30]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port decode_branch_target_i[29]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port decode_branch_target_i[28]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port decode_branch_target_i[27]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port decode_branch_target_i[26]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port decode_branch_target_i[25]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port decode_branch_target_i[24]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port decode_branch_target_i[23]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port decode_branch_target_i[22]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port decode_branch_target_i[21]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port decode_branch_target_i[20]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port decode_branch_target_i[19]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port decode_branch_target_i[18]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port decode_branch_target_i[17]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port decode_branch_target_i[16]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port decode_branch_target_i[15]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port decode_branch_target_i[14]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port decode_branch_target_i[13]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port decode_branch_target_i[12]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port decode_branch_target_i[11]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port decode_branch_target_i[10]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port decode_branch_target_i[9]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port decode_branch_target_i[8]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port decode_branch_target_i[7]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port decode_branch_target_i[6]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port decode_branch_target_i[5]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port decode_branch_target_i[4]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port decode_branch_target_i[3]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port decode_branch_target_i[2]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port decode_branch_target_i[1]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port decode_branch_target_i[0]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port branch_mispredict_i
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port execute_mispredict_target_i[31]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port execute_mispredict_target_i[30]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port execute_mispredict_target_i[29]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port execute_mispredict_target_i[28]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port execute_mispredict_target_i[27]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port execute_mispredict_target_i[26]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port execute_mispredict_target_i[25]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port execute_mispredict_target_i[24]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port execute_mispredict_target_i[23]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port execute_mispredict_target_i[22]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port execute_mispredict_target_i[21]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port execute_mispredict_target_i[20]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port execute_mispredict_target_i[19]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port execute_mispredict_target_i[18]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port execute_mispredict_target_i[17]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port execute_mispredict_target_i[16]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port execute_mispredict_target_i[15]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port execute_mispredict_target_i[14]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port execute_mispredict_target_i[13]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port execute_mispredict_target_i[12]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port execute_mispredict_target_i[11]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port execute_mispredict_target_i[10]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port execute_mispredict_target_i[9]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port execute_mispredict_target_i[8]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port execute_mispredict_target_i[7]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port execute_mispredict_target_i[6]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port execute_mispredict_target_i[5]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port execute_mispredict_target_i[4]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port execute_mispredict_target_i[3]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port execute_mispredict_target_i[2]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port execute_mispredict_target_i[1]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port execute_mispredict_target_i[0]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port ctrl_valid_i
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port ctrl_overflow_set_i
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port ctrl_overflow_clear_i
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port ctrl_fpcsr_i[11]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port ctrl_fpcsr_i[10]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port ctrl_fpcsr_i[9]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port ctrl_fpcsr_i[8]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port ctrl_fpcsr_i[7]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port ctrl_fpcsr_i[6]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port ctrl_fpcsr_i[5]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port ctrl_fpcsr_i[4]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port ctrl_fpcsr_i[3]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1364.844 ; gain = 188.535 ; free physical = 39963 ; free virtual = 52169
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_mac_i[31] to constant 0 [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:521]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_mac_i[30] to constant 0 [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:521]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_mac_i[29] to constant 0 [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:521]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_mac_i[28] to constant 0 [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:521]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_mac_i[27] to constant 0 [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:521]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_mac_i[26] to constant 0 [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:521]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_mac_i[25] to constant 0 [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:521]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_mac_i[24] to constant 0 [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:521]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_mac_i[23] to constant 0 [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:521]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_mac_i[22] to constant 0 [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:521]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_mac_i[21] to constant 0 [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:521]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_mac_i[20] to constant 0 [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:521]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_mac_i[19] to constant 0 [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:521]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_mac_i[18] to constant 0 [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:521]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_mac_i[17] to constant 0 [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:521]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_mac_i[16] to constant 0 [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:521]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_mac_i[15] to constant 0 [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:521]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_mac_i[14] to constant 0 [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:521]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_mac_i[13] to constant 0 [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:521]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_mac_i[12] to constant 0 [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:521]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_mac_i[11] to constant 0 [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:521]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_mac_i[10] to constant 0 [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:521]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_mac_i[9] to constant 0 [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:521]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_mac_i[8] to constant 0 [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:521]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_mac_i[7] to constant 0 [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:521]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_mac_i[6] to constant 0 [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:521]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_mac_i[5] to constant 0 [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:521]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_mac_i[4] to constant 0 [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:521]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_mac_i[3] to constant 0 [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:521]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_mac_i[2] to constant 0 [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:521]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_mac_i[1] to constant 0 [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:521]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_mac_i[0] to constant 0 [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:521]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_ack_mac_i to constant 0 [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:521]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pmu_i[31] to constant 0 [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:521]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pmu_i[30] to constant 0 [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:521]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pmu_i[29] to constant 0 [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:521]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pmu_i[28] to constant 0 [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:521]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pmu_i[27] to constant 0 [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:521]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pmu_i[26] to constant 0 [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:521]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pmu_i[25] to constant 0 [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:521]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pmu_i[24] to constant 0 [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:521]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pmu_i[23] to constant 0 [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:521]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pmu_i[22] to constant 0 [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:521]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pmu_i[21] to constant 0 [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:521]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pmu_i[20] to constant 0 [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:521]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pmu_i[19] to constant 0 [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:521]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pmu_i[18] to constant 0 [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:521]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pmu_i[17] to constant 0 [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:521]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pmu_i[16] to constant 0 [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:521]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pmu_i[15] to constant 0 [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:521]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pmu_i[14] to constant 0 [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:521]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pmu_i[13] to constant 0 [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:521]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pmu_i[12] to constant 0 [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:521]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pmu_i[11] to constant 0 [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:521]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pmu_i[10] to constant 0 [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:521]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pmu_i[9] to constant 0 [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:521]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pmu_i[8] to constant 0 [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:521]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pmu_i[7] to constant 0 [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:521]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pmu_i[6] to constant 0 [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:521]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pmu_i[5] to constant 0 [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:521]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pmu_i[4] to constant 0 [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:521]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pmu_i[3] to constant 0 [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:521]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pmu_i[2] to constant 0 [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:521]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pmu_i[1] to constant 0 [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:521]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pmu_i[0] to constant 0 [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:521]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_ack_pmu_i to constant 0 [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:521]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pcu_i[31] to constant 0 [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:521]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pcu_i[30] to constant 0 [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:521]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pcu_i[29] to constant 0 [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:521]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pcu_i[28] to constant 0 [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:521]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pcu_i[27] to constant 0 [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:521]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pcu_i[26] to constant 0 [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:521]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pcu_i[25] to constant 0 [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:521]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pcu_i[24] to constant 0 [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:521]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pcu_i[23] to constant 0 [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:521]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pcu_i[22] to constant 0 [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:521]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pcu_i[21] to constant 0 [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:521]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pcu_i[20] to constant 0 [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:521]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pcu_i[19] to constant 0 [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:521]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pcu_i[18] to constant 0 [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:521]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pcu_i[17] to constant 0 [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:521]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pcu_i[16] to constant 0 [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:521]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pcu_i[15] to constant 0 [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:521]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pcu_i[14] to constant 0 [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:521]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pcu_i[13] to constant 0 [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:521]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pcu_i[12] to constant 0 [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:521]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pcu_i[11] to constant 0 [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:521]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pcu_i[10] to constant 0 [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:521]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pcu_i[9] to constant 0 [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:521]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pcu_i[8] to constant 0 [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:521]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pcu_i[7] to constant 0 [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:521]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pcu_i[6] to constant 0 [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:521]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pcu_i[5] to constant 0 [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:521]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pcu_i[4] to constant 0 [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:521]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pcu_i[3] to constant 0 [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:521]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pcu_i[2] to constant 0 [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:521]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pcu_i[1] to constant 0 [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:521]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pcu_i[0] to constant 0 [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:521]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_ack_pcu_i to constant 0 [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:521]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_fpu_i[31] to constant 0 [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v:521]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1364.844 ; gain = 188.535 ; free physical = 39801 ; free virtual = 52052
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 55 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.xdc]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -hier -filter ars_false_path==true'. [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.xdc:316]
Finished Parsing XDC File [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 20 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  OBUFTDS => OBUFTDS_DUAL_BUF (INV, OBUFTDS, OBUFTDS): 2 instances
  PLLE2_BASE => PLLE2_ADV: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1660.938 ; gain = 0.000 ; free physical = 37560 ; free virtual = 49454
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:44 ; elapsed = 00:01:08 . Memory (MB): peak = 1660.941 ; gain = 484.633 ; free physical = 38762 ; free virtual = 51338
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:44 ; elapsed = 00:01:08 . Memory (MB): peak = 1660.941 ; gain = 484.633 ; free physical = 38759 ; free virtual = 51338
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:01:08 . Memory (MB): peak = 1660.941 ; gain = 484.633 ; free physical = 38689 ; free virtual = 51302
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "tag_we" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "spr_bus_ack_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mor1kx_fetch_cappuccino'
INFO: [Synth 8-5544] ROM "ibus_dat" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "decode_lsu_length_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "decode_except_illegal_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_except_illegal_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'execute_except_trap_o_reg' into 'execute_except_syscall_o_reg' [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_decode_execute_cappuccino.v:428]
INFO: [Synth 8-5544] ROM "logic_lut" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "div_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'mor1kx_dcache'
INFO: [Synth 8-5544] ROM "tag_we" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "invalidate_ack" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mor1kx_lsu_cappuccino'
INFO: [Synth 8-5544] ROM "dbus_we" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tlb_reload_done" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "spr_access" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "spr_access" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "spr_sr" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "spr_evbar" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'netsoc_sdram_dfi_p3_bank_reg[2:0]' into 'netsoc_sdram_cmd_payload_ba_reg[2:0]' [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:3166]
INFO: [Synth 8-4471] merging register 'netsoc_sdram_dfi_p3_ras_n_reg' into 'netsoc_sdram_dfi_p3_cas_n_reg' [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:3169]
INFO: [Synth 8-4471] merging register 'netsoc_sdram_dfi_p3_we_n_reg' into 'netsoc_sdram_dfi_p3_cas_n_reg' [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:3170]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:4560]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:4424]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:4288]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:4152]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:4016]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:3880]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:3608]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:3744]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:3022]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:2995]
INFO: [Synth 8-5544] ROM "clockdomainsrenamer1_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ethmac_preamble_checker_inc_cnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clockdomainsrenamer3_next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clockdomainsrenamer0_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "netsoc_netsoc_bus_wishbone_ack" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "netsoc_netsoc_bus_wishbone_ack" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "netsoc_netsoc_uart_phy_sink_ready" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "netsoc_netsoc_uart_phy_sink_ready" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "netsoc_netsoc_uart_phy_source_valid" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "netsoc_temperature_status" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "netsoc_vccint_status" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "netsoc_vccaux_status" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "netsoc_vccbram_status" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "netsoc_sr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "netsoc_cs_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "netsoc_bus_ack" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "netsoc_sdram_cmd_payload_cas" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "netsoc_sdram_cmd_payload_ras" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "netsoc_sdram_seq_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "clockdomainsrenamer1_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ethmac_preamble_checker_inc_cnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clockdomainsrenamer3_next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clockdomainsrenamer0_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "netsoc_netsoc_bus_wishbone_ack" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "netsoc_netsoc_bus_wishbone_ack" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "netsoc_netsoc_uart_phy_sink_ready" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "netsoc_netsoc_uart_phy_sink_ready" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "netsoc_netsoc_uart_phy_source_valid" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "netsoc_temperature_status" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "netsoc_vccint_status" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "netsoc_vccaux_status" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "netsoc_vccbram_status" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "netsoc_sr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "netsoc_cs_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "netsoc_bus_ack" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "netsoc_sdram_cmd_payload_cas" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "netsoc_sdram_cmd_payload_ras" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "netsoc_sdram_seq_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "netsoc_interface_we" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "netsoc_port_cmd_valid" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ethmac_reader_source_source_valid" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ethmac_writer_slot_ce" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "netsoc_ic_reset" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ethphy_liteethphymiirx_converter_converter_source_payload_data" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ethmac_preamble_checker_ref" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clockdomainsrenamer3_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ethmac_crc32_checker_crc_reset" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clockdomainsrenamer5_next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ethmac_rx_converter_converter_source_payload_data" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ethmac_preamble_inserter_source_payload_data" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ethmac_preamble_inserter_clr_cnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clockdomainsrenamer2_next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ethmac_crc32_inserter_is_ongoing1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ethmac_crc32_inserter_reset" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clockdomainsrenamer4_next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ethmac_padding_inserter_counter" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ethmac_padding_inserter_counter" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "netsoc_netsoc_counter" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "netsoc_netsoc_counter" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "netsoc_netsoc_uart_phy_phase_accumulator_rx" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "netsoc_netsoc_uart_phy_phase_accumulator_rx" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "netsoc_sdram_cmd_ready" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "refresher_next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "netsoc_sdram_bankmachine0_track_close" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "netsoc_sdram_bankmachine0_sel_row_adr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "netsoc_sdram_sel1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "netsoc_sdram_en1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "netsoc_sdram_choose_cmd_cmd_ready" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bankmachine0_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "netsoc_sdram_bankmachine1_track_close" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "netsoc_sdram_bankmachine1_sel_row_adr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bankmachine1_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "netsoc_sdram_bankmachine2_track_close" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "netsoc_sdram_bankmachine2_sel_row_adr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bankmachine2_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "netsoc_sdram_bankmachine3_track_close" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "netsoc_sdram_bankmachine3_sel_row_adr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bankmachine3_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "netsoc_sdram_bankmachine4_track_close" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "netsoc_sdram_bankmachine4_sel_row_adr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bankmachine4_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "netsoc_sdram_bankmachine5_track_close" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "netsoc_sdram_bankmachine5_sel_row_adr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bankmachine5_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "netsoc_sdram_bankmachine6_track_close" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "netsoc_sdram_bankmachine6_sel_row_adr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bankmachine6_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "netsoc_sdram_bankmachine7_track_close" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "netsoc_sdram_bankmachine7_sel_row_adr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bankmachine7_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "netsoc_sdram_choose_cmd_grant" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "netsoc_sdram_choose_cmd_grant" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "netsoc_sdram_choose_cmd_grant" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "netsoc_sdram_choose_cmd_grant" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "netsoc_sdram_choose_cmd_grant" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "netsoc_sdram_choose_cmd_grant" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "netsoc_sdram_choose_req_grant" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "netsoc_sdram_choose_req_grant" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "netsoc_sdram_choose_req_grant" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "netsoc_sdram_choose_req_grant" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "netsoc_sdram_choose_req_grant" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "netsoc_sdram_choose_req_grant" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "netsoc_sdram_sel0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "netsoc_sdram_sel2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "multiplexer_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "multiplexer_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fullmemorywe_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                              000
                    READ |                               01 |                              001
               IC_REFILL |                               10 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'mor1kx_fetch_cappuccino'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                   WRITE |                              001 |                              010
                  iSTATE |                              100 |                              111
*
                    READ |                              010 |                              001
               DC_REFILL |                              011 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'mor1kx_lsu_cappuccino'
Block RAM mem_1_reg originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:50 ; elapsed = 00:01:15 . Memory (MB): peak = 1660.941 ; gain = 484.633 ; free physical = 37672 ; free virtual = 50641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 2     
	   2 Input     33 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 9     
	   2 Input     25 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 5     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 24    
	   2 Input      3 Bit       Adders := 30    
	   2 Input      2 Bit       Adders := 5     
	   3 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 7     
+---XORs : 
	   2 Input      7 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 28    
	   4 Input      1 Bit         XORs := 24    
	   3 Input      1 Bit         XORs := 6     
	   5 Input      1 Bit         XORs := 16    
	   6 Input      1 Bit         XORs := 4     
	   7 Input      1 Bit         XORs := 5     
	   8 Input      1 Bit         XORs := 1     
+---Registers : 
	              101 Bit    Registers := 2     
	               57 Bit    Registers := 1     
	               42 Bit    Registers := 2     
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 67    
	               24 Bit    Registers := 5     
	               20 Bit    Registers := 4     
	               16 Bit    Registers := 4     
	               14 Bit    Registers := 18    
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 6     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 28    
	                8 Bit    Registers := 23    
	                7 Bit    Registers := 15    
	                6 Bit    Registers := 7     
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 33    
	                3 Bit    Registers := 32    
	                2 Bit    Registers := 19    
	                1 Bit    Registers := 236   
+---Multipliers : 
	                32x32  Multipliers := 1     
+---RAMs : 
	             256K Bit         RAMs := 1     
	              32K Bit         RAMs := 2     
	              25K Bit         RAMs := 1     
	              16K Bit         RAMs := 2     
	              12K Bit         RAMs := 1     
	               5K Bit         RAMs := 2     
	               4K Bit         RAMs := 24    
	               2K Bit         RAMs := 2     
	             1024 Bit         RAMs := 2     
	              176 Bit         RAMs := 8     
	              128 Bit         RAMs := 2     
	               66 Bit         RAMs := 1     
	               40 Bit         RAMs := 1     
	               24 Bit         RAMs := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   2 Input    101 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 1     
	   4 Input     40 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 116   
	   3 Input     32 Bit        Muxes := 2     
	   6 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 2     
	  21 Input     32 Bit        Muxes := 1     
	  14 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 2     
	   4 Input     20 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 6     
	   6 Input     20 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 10    
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 12    
	   4 Input     14 Bit        Muxes := 3     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	  13 Input     10 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 19    
	   3 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 2     
	  10 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	  18 Input      8 Bit        Muxes := 2     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 29    
	   5 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 17    
	   2 Input      5 Bit        Muxes := 14    
	  30 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 34    
	   5 Input      4 Bit        Muxes := 5     
	   4 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 4     
	   7 Input      4 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 42    
	   7 Input      3 Bit        Muxes := 7     
	  19 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 9     
	   6 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 5     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 15    
	   3 Input      2 Bit        Muxes := 17    
	  15 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 365   
	   5 Input      1 Bit        Muxes := 28    
	   3 Input      1 Bit        Muxes := 44    
	   4 Input      1 Bit        Muxes := 25    
	   9 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 7     
	  15 Input      1 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 88    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 5     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 20    
	   2 Input      3 Bit       Adders := 30    
	   2 Input      2 Bit       Adders := 5     
	   3 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 7     
+---XORs : 
	   2 Input      7 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 26    
	   4 Input      1 Bit         XORs := 24    
	   3 Input      1 Bit         XORs := 6     
	   5 Input      1 Bit         XORs := 16    
	   6 Input      1 Bit         XORs := 4     
	   7 Input      1 Bit         XORs := 5     
	   8 Input      1 Bit         XORs := 1     
+---Registers : 
	               57 Bit    Registers := 1     
	               42 Bit    Registers := 2     
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 22    
	               24 Bit    Registers := 5     
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 18    
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 26    
	                8 Bit    Registers := 21    
	                7 Bit    Registers := 15    
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 25    
	                3 Bit    Registers := 31    
	                2 Bit    Registers := 17    
	                1 Bit    Registers := 103   
+---RAMs : 
	             256K Bit         RAMs := 1     
	              16K Bit         RAMs := 2     
	              12K Bit         RAMs := 1     
	               4K Bit         RAMs := 24    
	               2K Bit         RAMs := 2     
	              176 Bit         RAMs := 8     
	              128 Bit         RAMs := 2     
	               66 Bit         RAMs := 1     
	               40 Bit         RAMs := 1     
	               24 Bit         RAMs := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   2 Input     40 Bit        Muxes := 1     
	   4 Input     40 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 23    
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 12    
	   4 Input     14 Bit        Muxes := 3     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 11    
	   3 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 2     
	  10 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	  18 Input      8 Bit        Muxes := 2     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 6     
	   5 Input      4 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 33    
	   7 Input      3 Bit        Muxes := 6     
	   8 Input      3 Bit        Muxes := 8     
	   5 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 5     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 14    
	   3 Input      2 Bit        Muxes := 17    
	  15 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 278   
	   3 Input      1 Bit        Muxes := 37    
	   5 Input      1 Bit        Muxes := 11    
	  15 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 21    
	   8 Input      1 Bit        Muxes := 88    
Module mor1kx_bus_if_wb32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module mor1kx_simple_dpram_sclk__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---RAMs : 
	               5K Bit         RAMs := 1     
Module mor1kx_simple_dpram_sclk 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module mor1kx_icache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     20 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 9     
	   5 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module mor1kx_fetch_cappuccino 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   3 Input     32 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 21    
	   3 Input      1 Bit        Muxes := 5     
Module mor1kx_decode 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	  19 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module mor1kx_decode_execute_cappuccino 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 38    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
Module mor1kx_execute_alu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 7     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 22    
	   2 Input      7 Bit        Muxes := 29    
	   5 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 17    
	   2 Input      5 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 4     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module mor1kx_simple_dpram_sclk__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	              101 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	              25K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    101 Bit        Muxes := 1     
Module mor1kx_store_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 2     
Module mor1kx_simple_dpram_sclk__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---RAMs : 
	               5K Bit         RAMs := 1     
Module mor1kx_simple_dpram_sclk__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mor1kx_dcache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 3     
	   6 Input     20 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 9     
	   6 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   6 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 1     
Module mor1kx_lsu_cappuccino 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 11    
	   5 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   5 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	   5 Input      1 Bit        Muxes := 13    
Module mor1kx_wb_mux_cappuccino 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mor1kx_simple_dpram_sclk__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module mor1kx_rf_cappuccino 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 7     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module mor1kx_execute_ctrl_cappuccino 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               12 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 29    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module mor1kx_pic 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module mor1kx_ctrl_cappuccino 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 7     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 15    
	  21 Input     32 Bit        Muxes := 1     
	  14 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 7     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	  13 Input     10 Bit        Muxes := 1     
	  30 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   4 Input      1 Bit        Muxes := 1     
Module mor1kx_cpu_cappuccino 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_execute_alu.v:236]
DSP Report: Generating DSP threestagemultiply.mul_result10, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP threestagemultiply.mul_result10.
DSP Report: operator threestagemultiply.mul_result10 is absorbed into DSP threestagemultiply.mul_result10.
DSP Report: operator threestagemultiply.mul_result10 is absorbed into DSP threestagemultiply.mul_result10.
DSP Report: Generating DSP threestagemultiply.mul_result1_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP threestagemultiply.mul_result1_reg.
DSP Report: register threestagemultiply.mul_result1_reg is absorbed into DSP threestagemultiply.mul_result1_reg.
DSP Report: operator threestagemultiply.mul_result10 is absorbed into DSP threestagemultiply.mul_result1_reg.
DSP Report: operator threestagemultiply.mul_result10 is absorbed into DSP threestagemultiply.mul_result1_reg.
DSP Report: Generating DSP threestagemultiply.mul_result10, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP threestagemultiply.mul_result10.
DSP Report: register A is absorbed into DSP threestagemultiply.mul_result10.
DSP Report: operator threestagemultiply.mul_result10 is absorbed into DSP threestagemultiply.mul_result10.
DSP Report: operator threestagemultiply.mul_result10 is absorbed into DSP threestagemultiply.mul_result10.
DSP Report: Generating DSP threestagemultiply.mul_result1_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP threestagemultiply.mul_result1_reg.
DSP Report: register A is absorbed into DSP threestagemultiply.mul_result1_reg.
DSP Report: register threestagemultiply.mul_result1_reg is absorbed into DSP threestagemultiply.mul_result1_reg.
DSP Report: operator threestagemultiply.mul_result10 is absorbed into DSP threestagemultiply.mul_result1_reg.
DSP Report: operator threestagemultiply.mul_result10 is absorbed into DSP threestagemultiply.mul_result1_reg.
INFO: [Synth 8-5546] ROM "netsoc_cs_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "netsoc_sr" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-115] binding instance 'i_283' in module 'partition' to reference 'logic__2418' which has no pins
WARNING: [Synth 8-3917] design top has port spiflash_1x_wp driven by constant 1
WARNING: [Synth 8-3917] design top has port spiflash_1x_hold driven by constant 1
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg to conserve power
INFO: [Synth 8-5784] Optimized 2 bits of RAM "store_buffer_gen.mor1kx_store_buffer/fifo_ram/mem_reg" due to constant propagation. Old ram width 101 bits, new ram width 99 bits.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/mem_reg to conserve power
INFO: [Synth 8-5784] Optimized 5 bits of RAM "storage_11_reg" due to constant propagation. Old ram width 42 bits, new ram width 37 bits.
INFO: [Synth 8-5784] Optimized 4 bits of RAM "tag_mem_reg" due to constant propagation. Old ram width 24 bits, new ram width 20 bits.
Block RAM mem_1_reg originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
WARNING: [Synth 8-115] binding instance 'i_1' in module 'extram__102' to reference 'logic__2438' which has no pins
address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimalRAM Pipeline Warning: Read Address Register Found For RAM mem_grain0_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_grain1_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_grain2_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_grain3_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_grain0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_grain1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_grain2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_grain3_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM tag_mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain3_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain4_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain5_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain6_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain7_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain8_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain9_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain10_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain11_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain12_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain13_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain14_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain15_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-3332] Sequential element (FDPE_4) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (FDPE_5) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (netsoc_netsoc_interface_adr_reg[8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (netsoc_netsoc_interface_adr_reg[7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (netsoc_netsoc_interface_adr_reg[6]) is unused and will be removed from module top.
INFO: [Synth 8-3886] merging instance 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_reg[69]' (FDE) to 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_reg[70]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu /mor1kx_lsu_cappuccino/\store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_reg[70] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\netsoc_interface2_bank_bus_dat_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\netsoc_interface0_bank_bus_dat_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\netsoc_interface2_bank_bus_dat_r_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\netsoc_interface0_bank_bus_dat_r_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\netsoc_interface5_bank_bus_dat_r_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\netsoc_interface2_bank_bus_dat_r_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\netsoc_interface0_bank_bus_dat_r_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\netsoc_interface5_bank_bus_dat_r_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\netsoc_interface2_bank_bus_dat_r_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\netsoc_interface0_bank_bus_dat_r_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\netsoc_interface5_bank_bus_dat_r_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\netsoc_interface2_bank_bus_dat_r_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\netsoc_interface0_bank_bus_dat_r_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\netsoc_interface5_bank_bus_dat_r_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ethmac_rx_converter_converter_source_first_reg)
INFO: [Synth 8-3886] merging instance 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_reg[0]' (FDE) to 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_reg[1]' (FDE) to 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\netsoc_interface0_bank_bus_dat_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\netsoc_netsoc_bus_wishbone_dat_r_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\netsoc_netsoc_bus_wishbone_dat_r_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\netsoc_netsoc_bus_wishbone_dat_r_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\netsoc_netsoc_bus_wishbone_dat_r_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\netsoc_netsoc_bus_wishbone_dat_r_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\netsoc_netsoc_bus_wishbone_dat_r_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\netsoc_netsoc_bus_wishbone_dat_r_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\netsoc_netsoc_bus_wishbone_dat_r_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\netsoc_netsoc_bus_wishbone_dat_r_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\netsoc_netsoc_bus_wishbone_dat_r_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\netsoc_netsoc_bus_wishbone_dat_r_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\netsoc_netsoc_bus_wishbone_dat_r_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\netsoc_netsoc_bus_wishbone_dat_r_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\netsoc_netsoc_bus_wishbone_dat_r_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\netsoc_netsoc_bus_wishbone_dat_r_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\netsoc_netsoc_bus_wishbone_dat_r_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\netsoc_netsoc_bus_wishbone_dat_r_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\netsoc_netsoc_bus_wishbone_dat_r_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\netsoc_netsoc_bus_wishbone_dat_r_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\netsoc_netsoc_bus_wishbone_dat_r_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\netsoc_netsoc_bus_wishbone_dat_r_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\netsoc_netsoc_bus_wishbone_dat_r_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\netsoc_netsoc_bus_wishbone_dat_r_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\netsoc_netsoc_bus_wishbone_dat_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu /mor1kx_ctrl_cappuccino/\spr_sr_reg[15] )
INFO: [Synth 8-3886] merging instance 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/fpu_csr_none.spr_fpcsr_reg[0]' (FDRE) to 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/fpu_csr_none.spr_fpcsr_reg[11]'
INFO: [Synth 8-3886] merging instance 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/fpu_csr_none.spr_fpcsr_reg[1]' (FDRE) to 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/fpu_csr_none.spr_fpcsr_reg[11]'
INFO: [Synth 8-3886] merging instance 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/fpu_csr_none.spr_fpcsr_reg[2]' (FDRE) to 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/fpu_csr_none.spr_fpcsr_reg[11]'
INFO: [Synth 8-3886] merging instance 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/fpu_csr_none.spr_fpcsr_reg[3]' (FDRE) to 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/fpu_csr_none.spr_fpcsr_reg[11]'
INFO: [Synth 8-3886] merging instance 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/fpu_csr_none.spr_fpcsr_reg[4]' (FDRE) to 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/fpu_csr_none.spr_fpcsr_reg[11]'
INFO: [Synth 8-3886] merging instance 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/fpu_csr_none.spr_fpcsr_reg[5]' (FDRE) to 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/fpu_csr_none.spr_fpcsr_reg[11]'
INFO: [Synth 8-3886] merging instance 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/fpu_csr_none.spr_fpcsr_reg[6]' (FDRE) to 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/fpu_csr_none.spr_fpcsr_reg[11]'
INFO: [Synth 8-3886] merging instance 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/fpu_csr_none.spr_fpcsr_reg[7]' (FDRE) to 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/fpu_csr_none.spr_fpcsr_reg[11]'
INFO: [Synth 8-3886] merging instance 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/fpu_csr_none.spr_fpcsr_reg[8]' (FDRE) to 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/fpu_csr_none.spr_fpcsr_reg[11]'
INFO: [Synth 8-3886] merging instance 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/fpu_csr_none.spr_fpcsr_reg[9]' (FDRE) to 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/fpu_csr_none.spr_fpcsr_reg[11]'
INFO: [Synth 8-3886] merging instance 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/fpu_csr_none.spr_fpcsr_reg[10]' (FDRE) to 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/fpu_csr_none.spr_fpcsr_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu /mor1kx_ctrl_cappuccino/\fpu_csr_none.spr_fpcsr_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu /mor1kx_execute_ctrl_cappuccino/ctrl_op_mul_o_reg)
INFO: [Synth 8-3886] merging instance 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_gen.atomic_addr_reg[0]' (FDE) to 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_gen.atomic_addr_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu /mor1kx_lsu_cappuccino/\atomic_gen.atomic_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ethmac_reader_counter0_inferred/\ethmac_reader_counter_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ethmac_reader_counter0_inferred/\ethmac_reader_counter_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu /mor1kx_decode_execute_cappuccino/execute_except_syscall_o_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu /mor1kx_lsu_cappuccino/store_buffer_err_o_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu /mor1kx_fetch_cappuccino/exception_while_tlb_reload_reg)
INFO: [Synth 8-3886] merging instance 'netsoc_adr_offset_r_reg[1]' (FDR) to 'netsoc_netsoc_interface_adr_reg[1]'
INFO: [Synth 8-3886] merging instance 'netsoc_adr_offset_r_reg[0]' (FDR) to 'netsoc_netsoc_interface_adr_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\netsoc_sdram_cmd_payload_a_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\netsoc_sdram_cmd_payload_a_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\netsoc_sdram_cmd_payload_a_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\netsoc_sdram_cmd_payload_a_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\netsoc_sdram_cmd_payload_a_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\netsoc_sdram_cmd_payload_a_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\netsoc_sdram_cmd_payload_a_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\netsoc_sdram_cmd_payload_a_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\netsoc_sdram_cmd_payload_a_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\netsoc_sdram_cmd_payload_a_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\netsoc_sdram_cmd_payload_a_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\netsoc_sdram_cmd_payload_a_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\netsoc_sdram_cmd_payload_a_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu /mor1kx_lsu_cappuccino/dbus_err_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu /mor1kx_fetch_cappuccino/decode_except_itlb_miss_o_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu /mor1kx_fetch_cappuccino/decode_except_ipagefault_o_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu /mor1kx_lsu_cappuccino/tlb_reload_done_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu /mor1kx_ctrl_cappuccino/\no_du.du_npc_written_reg )
INFO: [Synth 8-3886] merging instance 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_except_syscall_o_reg' (FDRE) to 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_except_trap_o_reg'
INFO: [Synth 8-3886] merging instance 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_except_dpagefault_o_reg' (FDE) to 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_except_dtlb_miss_o_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu /mor1kx_execute_ctrl_cappuccino/ctrl_except_dtlb_miss_o_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu /mor1kx_lsu_cappuccino/except_dbus_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu /mor1kx_fetch_cappuccino/imem_err_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (netsoc_sdram_dfi_p3_cas_n_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\netsoc_sdram_cmd_payload_ba_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\netsoc_sdram_cmd_payload_ba_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\netsoc_sdram_cmd_payload_ba_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\netsoc_sdram_dfi_p3_address_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\netsoc_sdram_dfi_p3_address_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\netsoc_sdram_dfi_p3_address_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\netsoc_sdram_dfi_p3_address_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\netsoc_sdram_dfi_p3_address_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\netsoc_sdram_dfi_p3_address_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\netsoc_sdram_dfi_p3_address_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\netsoc_sdram_dfi_p3_address_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\netsoc_sdram_dfi_p3_address_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\netsoc_sdram_dfi_p3_address_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\netsoc_sdram_dfi_p3_address_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\netsoc_sdram_dfi_p3_address_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\netsoc_sdram_dfi_p3_address_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\netsoc_sdram_dfi_p3_address_reg[13] )
INFO: [Synth 8-3886] merging instance 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_except_itlb_miss_o_reg' (FDRE) to 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_except_ibus_err_o_reg'
INFO: [Synth 8-3886] merging instance 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_except_ipagefault_o_reg' (FDRE) to 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_except_ibus_err_o_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu /mor1kx_decode_execute_cappuccino/execute_except_ibus_err_o_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu /mor1kx_wb_mux_cappuccino/wb_op_mul_reg)
WARNING: [Synth 8-3332] Sequential element (ibus_adr_reg[1]) is unused and will be removed from module mor1kx_fetch_cappuccino.
WARNING: [Synth 8-3332] Sequential element (ibus_adr_reg[0]) is unused and will be removed from module mor1kx_fetch_cappuccino.
WARNING: [Synth 8-3332] Sequential element (imem_err_reg) is unused and will be removed from module mor1kx_fetch_cappuccino.
WARNING: [Synth 8-3332] Sequential element (decode_except_itlb_miss_o_reg) is unused and will be removed from module mor1kx_fetch_cappuccino.
WARNING: [Synth 8-3332] Sequential element (decode_except_ipagefault_o_reg) is unused and will be removed from module mor1kx_fetch_cappuccino.
WARNING: [Synth 8-3332] Sequential element (exception_while_tlb_reload_reg) is unused and will be removed from module mor1kx_fetch_cappuccino.
WARNING: [Synth 8-3332] Sequential element (decode_except_ibus_err_o_reg) is unused and will be removed from module mor1kx_fetch_cappuccino.
WARNING: [Synth 8-3332] Sequential element (execute_imm16_o_reg[15]) is unused and will be removed from module mor1kx_decode_execute_cappuccino.
WARNING: [Synth 8-3332] Sequential element (execute_imm16_o_reg[14]) is unused and will be removed from module mor1kx_decode_execute_cappuccino.
WARNING: [Synth 8-3332] Sequential element (execute_imm16_o_reg[13]) is unused and will be removed from module mor1kx_decode_execute_cappuccino.
WARNING: [Synth 8-3332] Sequential element (execute_imm16_o_reg[12]) is unused and will be removed from module mor1kx_decode_execute_cappuccino.
WARNING: [Synth 8-3332] Sequential element (execute_imm16_o_reg[11]) is unused and will be removed from module mor1kx_decode_execute_cappuccino.
WARNING: [Synth 8-3332] Sequential element (execute_imm16_o_reg[10]) is unused and will be removed from module mor1kx_decode_execute_cappuccino.
WARNING: [Synth 8-3332] Sequential element (execute_imm16_o_reg[9]) is unused and will be removed from module mor1kx_decode_execute_cappuccino.
WARNING: [Synth 8-3332] Sequential element (execute_imm16_o_reg[8]) is unused and will be removed from module mor1kx_decode_execute_cappuccino.
WARNING: [Synth 8-3332] Sequential element (execute_imm16_o_reg[7]) is unused and will be removed from module mor1kx_decode_execute_cappuccino.
WARNING: [Synth 8-3332] Sequential element (execute_imm16_o_reg[6]) is unused and will be removed from module mor1kx_decode_execute_cappuccino.
WARNING: [Synth 8-3332] Sequential element (execute_imm16_o_reg[5]) is unused and will be removed from module mor1kx_decode_execute_cappuccino.
WARNING: [Synth 8-3332] Sequential element (execute_imm16_o_reg[4]) is unused and will be removed from module mor1kx_decode_execute_cappuccino.
WARNING: [Synth 8-3332] Sequential element (execute_imm16_o_reg[3]) is unused and will be removed from module mor1kx_decode_execute_cappuccino.
WARNING: [Synth 8-3332] Sequential element (execute_imm16_o_reg[2]) is unused and will be removed from module mor1kx_decode_execute_cappuccino.
WARNING: [Synth 8-3332] Sequential element (execute_imm16_o_reg[1]) is unused and will be removed from module mor1kx_decode_execute_cappuccino.
WARNING: [Synth 8-3332] Sequential element (execute_imm16_o_reg[0]) is unused and will be removed from module mor1kx_decode_execute_cappuccino.
WARNING: [Synth 8-3332] Sequential element (execute_immjbr_upper_o_reg[9]) is unused and will be removed from module mor1kx_decode_execute_cappuccino.
WARNING: [Synth 8-3332] Sequential element (execute_immjbr_upper_o_reg[8]) is unused and will be removed from module mor1kx_decode_execute_cappuccino.
WARNING: [Synth 8-3332] Sequential element (execute_immjbr_upper_o_reg[7]) is unused and will be removed from module mor1kx_decode_execute_cappuccino.
WARNING: [Synth 8-3332] Sequential element (execute_immjbr_upper_o_reg[6]) is unused and will be removed from module mor1kx_decode_execute_cappuccino.
WARNING: [Synth 8-3332] Sequential element (execute_immjbr_upper_o_reg[5]) is unused and will be removed from module mor1kx_decode_execute_cappuccino.
WARNING: [Synth 8-3332] Sequential element (execute_immjbr_upper_o_reg[4]) is unused and will be removed from module mor1kx_decode_execute_cappuccino.
WARNING: [Synth 8-3332] Sequential element (execute_immjbr_upper_o_reg[3]) is unused and will be removed from module mor1kx_decode_execute_cappuccino.
WARNING: [Synth 8-3332] Sequential element (execute_immjbr_upper_o_reg[2]) is unused and will be removed from module mor1kx_decode_execute_cappuccino.
WARNING: [Synth 8-3332] Sequential element (execute_immjbr_upper_o_reg[1]) is unused and will be removed from module mor1kx_decode_execute_cappuccino.
WARNING: [Synth 8-3332] Sequential element (execute_immjbr_upper_o_reg[0]) is unused and will be removed from module mor1kx_decode_execute_cappuccino.
WARNING: [Synth 8-3332] Sequential element (execute_op_jbr_o_reg) is unused and will be removed from module mor1kx_decode_execute_cappuccino.
WARNING: [Synth 8-3332] Sequential element (execute_op_mul_signed_o_reg) is unused and will be removed from module mor1kx_decode_execute_cappuccino.
WARNING: [Synth 8-3332] Sequential element (execute_opc_insn_o_reg[5]) is unused and will be removed from module mor1kx_decode_execute_cappuccino.
WARNING: [Synth 8-3332] Sequential element (execute_opc_insn_o_reg[4]) is unused and will be removed from module mor1kx_decode_execute_cappuccino.
WARNING: [Synth 8-3332] Sequential element (execute_opc_insn_o_reg[3]) is unused and will be removed from module mor1kx_decode_execute_cappuccino.
WARNING: [Synth 8-3332] Sequential element (execute_opc_insn_o_reg[2]) is unused and will be removed from module mor1kx_decode_execute_cappuccino.
WARNING: [Synth 8-3332] Sequential element (execute_opc_insn_o_reg[1]) is unused and will be removed from module mor1kx_decode_execute_cappuccino.
WARNING: [Synth 8-3332] Sequential element (execute_opc_insn_o_reg[0]) is unused and will be removed from module mor1kx_decode_execute_cappuccino.
WARNING: [Synth 8-3332] Sequential element (execute_except_ibus_err_o_reg) is unused and will be removed from module mor1kx_decode_execute_cappuccino.
WARNING: [Synth 8-3332] Sequential element (execute_except_syscall_o_reg) is unused and will be removed from module mor1kx_decode_execute_cappuccino.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_opa_reg[16]) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_opa_reg[15]) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_opa_reg[14]) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_opa_reg[13]) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_opa_reg[12]) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_opa_reg[11]) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_opa_reg[10]) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_opa_reg[9]) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_opa_reg[8]) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_opa_reg[7]) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_opa_reg[6]) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_opa_reg[5]) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_opa_reg[4]) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_opa_reg[3]) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_opa_reg[2]) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_opa_reg[1]) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_opa_reg[0]) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[47]) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[46]) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[45]) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[44]) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[43]) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[42]) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[41]) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[40]) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[39]) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[38]) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[37]) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[36]) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[35]) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[34]) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[33]) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[32]) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[31]) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[30]) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[29]) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[28]) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[27]) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[26]) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[25]) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[24]) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[23]) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[22]) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[21]) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[20]) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[19]) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[18]) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[17]) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[16]) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[15]) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[47]__0) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[46]__0) is unused and will be removed from module mor1kx_execute_alu.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'netsoc_sdram_dfi_p2_we_n_reg' (FDS) to 'netsoc_sdram_dfi_p2_cas_n_reg'
INFO: [Synth 8-3886] merging instance 'netsoc_sdram_dfi_p1_cas_n_reg' (FDS) to 'netsoc_sdram_dfi_p2_ras_n_reg'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (netsoc_sdram_dfi_p2_ras_n_reg)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:09 ; elapsed = 00:02:38 . Memory (MB): peak = 1719.078 ; gain = 542.770 ; free physical = 34447 ; free virtual = 49405
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|top         | memdat_reg | 8192x32       | Block RAM      | 
|top         | memdat_reg | 8192x32       | Block RAM      | 
+------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                               | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|mor1kx_simple_dpram_sclk__parameterized0: | mem_reg              | 256 x 20(READ_FIRST)   | W |   | 256 x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|mor1kx_simple_dpram_sclk:                 | mem_reg              | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|mor1kx_simple_dpram_sclk__parameterized1: | mem_reg              | 256 x 101(READ_FIRST)  | W |   | 256 x 101(WRITE_FIRST) |   | R | Port A and B     | 1      | 1      | 
|mor1kx_simple_dpram_sclk__parameterized3: | mem_reg              | 256 x 20(READ_FIRST)   | W |   | 256 x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|mor1kx_simple_dpram_sclk__parameterized2: | mem_reg              | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|mor1kx_simple_dpram_sclk__parameterized4: | mem_reg              | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|mor1kx_simple_dpram_sclk__parameterized4: | mem_reg              | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|top                                       | mem_grain0_1_reg     | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|top                                       | mem_grain1_1_reg     | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|top                                       | mem_grain2_1_reg     | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|top                                       | mem_grain3_1_reg     | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|top                                       | mem_grain0_reg       | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|top                                       | mem_grain1_reg       | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|top                                       | mem_grain2_reg       | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|top                                       | mem_grain3_reg       | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|top                                       | storage_11_reg       | 64 x 42(NO_CHANGE)     | W |   | 64 x 42(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|top                                       | tag_mem_reg          | 512 x 24(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|top                                       | mem_1_reg            | 8 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|top                                       | storage_12_reg       | 64 x 42(NO_CHANGE)     | W |   | 64 x 42(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|top                                       | data_mem_grain0_reg  | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|top                                       | data_mem_grain1_reg  | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|top                                       | data_mem_grain2_reg  | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|top                                       | data_mem_grain3_reg  | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|top                                       | data_mem_grain4_reg  | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|top                                       | data_mem_grain5_reg  | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|top                                       | data_mem_grain6_reg  | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|top                                       | data_mem_grain7_reg  | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|top                                       | data_mem_grain8_reg  | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|top                                       | data_mem_grain9_reg  | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|top                                       | data_mem_grain10_reg | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|top                                       | data_mem_grain11_reg | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|top                                       | data_mem_grain12_reg | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|top                                       | data_mem_grain13_reg | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|top                                       | data_mem_grain14_reg | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|top                                       | data_mem_grain15_reg | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|top                                       | mem_3_reg            | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|top                                       | mem_2_reg            | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+----------------+-----------+----------------------+--------------+
|Module Name | RTL Object     | Inference | Size (Depth x Width) | Primitives   | 
+------------+----------------+-----------+----------------------+--------------+
|top         | storage_reg    | Implied   | 16 x 8               | RAM32M x 2   | 
|top         | storage_14_reg | Implied   | 2 x 12               | RAM32M x 2   | 
|top         | storage_7_reg  | Implied   | 8 x 22               | RAM32M x 4   | 
|top         | storage_6_reg  | Implied   | 8 x 22               | RAM32M x 4   | 
|top         | storage_3_reg  | Implied   | 8 x 22               | RAM32M x 4   | 
|top         | storage_5_reg  | Implied   | 8 x 22               | RAM32M x 4   | 
|top         | storage_8_reg  | Implied   | 8 x 22               | RAM32M x 4   | 
|top         | storage_9_reg  | Implied   | 8 x 22               | RAM32M x 4   | 
|top         | storage_4_reg  | Implied   | 8 x 22               | RAM32M x 4   | 
|top         | storage_2_reg  | Implied   | 8 x 22               | RAM32M x 4   | 
|top         | storage_10_reg | Implied   | 8 x 8                | RAM32M x 2   | 
|top         | storage_13_reg | Implied   | 2 x 33               | RAM32M x 6   | 
|top         | storage_1_reg  | Implied   | 16 x 8               | RAM32M x 2   | 
+------------+----------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+-------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name        | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mor1kx_execute_alu | A2*B             | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mor1kx_execute_alu | (PCIN>>17)+A*B2  | 16     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mor1kx_execute_alu | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mor1kx_execute_alu | (PCIN>>17)+A2*B2 | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
+-------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:23 ; elapsed = 00:02:57 . Memory (MB): peak = 1851.367 ; gain = 675.059 ; free physical = 33535 ; free virtual = 48878
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5584] The signal dcache_gen.mor1kx_dcache/tag_ram/mem_reg is implemented as distributed LUT RAM for the following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5584] The signal dcache_gen.mor1kx_dcache/tag_ram/mem_reg is implemented as distributed LUT RAM for the following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:33 ; elapsed = 00:03:08 . Memory (MB): peak = 1955.938 ; gain = 779.629 ; free physical = 33772 ; free virtual = 49376
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------------------------------------------------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                       | RTL Object                               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------------------------------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|\mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu /mor1kx_fetch_cappuccino | icache_gen.mor1kx_icache/tag_ram/mem_reg | 256 x 20(READ_FIRST)   | W |   | 256 x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|mor1kx_simple_dpram_sclk:                                         | mem_reg                                  | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|mor1kx_simple_dpram_sclk__parameterized1:                         | mem_reg                                  | 256 x 101(READ_FIRST)  | W |   | 256 x 101(WRITE_FIRST) |   | R | Port A and B     | 1      | 1      | 
|mor1kx_simple_dpram_sclk__parameterized2:                         | mem_reg                                  | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|mor1kx_simple_dpram_sclk__parameterized4:                         | mem_reg                                  | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|mor1kx_simple_dpram_sclk__parameterized4:                         | mem_reg                                  | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|top                                                               | mem_grain0_1_reg                         | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|top                                                               | mem_grain1_1_reg                         | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|top                                                               | mem_grain2_1_reg                         | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|top                                                               | mem_grain3_1_reg                         | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|top                                                               | mem_grain0_reg                           | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|top                                                               | mem_grain1_reg                           | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|top                                                               | mem_grain2_reg                           | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|top                                                               | mem_grain3_reg                           | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|top                                                               | storage_11_reg                           | 64 x 42(NO_CHANGE)     | W |   | 64 x 42(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|top                                                               | tag_mem_reg                              | 512 x 24(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|top                                                               | mem_1_reg                                | 8 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|top                                                               | storage_12_reg                           | 64 x 42(NO_CHANGE)     | W |   | 64 x 42(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|top                                                               | data_mem_grain0_reg                      | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|top                                                               | data_mem_grain1_reg                      | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|top                                                               | data_mem_grain2_reg                      | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|top                                                               | data_mem_grain3_reg                      | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|top                                                               | data_mem_grain4_reg                      | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|top                                                               | data_mem_grain5_reg                      | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|top                                                               | data_mem_grain6_reg                      | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|top                                                               | data_mem_grain7_reg                      | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|top                                                               | data_mem_grain8_reg                      | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|top                                                               | data_mem_grain9_reg                      | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|top                                                               | data_mem_grain10_reg                     | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|top                                                               | data_mem_grain11_reg                     | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|top                                                               | data_mem_grain12_reg                     | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|top                                                               | data_mem_grain13_reg                     | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|top                                                               | data_mem_grain14_reg                     | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|top                                                               | data_mem_grain15_reg                     | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|top                                                               | mem_3_reg                                | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|top                                                               | mem_2_reg                                | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------------------------------------------------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+------------+----------------+-----------+----------------------+--------------+
|Module Name | RTL Object     | Inference | Size (Depth x Width) | Primitives   | 
+------------+----------------+-----------+----------------------+--------------+
|top         | storage_reg    | Implied   | 16 x 8               | RAM32M x 2   | 
|top         | storage_14_reg | Implied   | 2 x 12               | RAM32M x 2   | 
|top         | storage_7_reg  | Implied   | 8 x 22               | RAM32M x 4   | 
|top         | storage_6_reg  | Implied   | 8 x 22               | RAM32M x 4   | 
|top         | storage_3_reg  | Implied   | 8 x 22               | RAM32M x 4   | 
|top         | storage_5_reg  | Implied   | 8 x 22               | RAM32M x 4   | 
|top         | storage_8_reg  | Implied   | 8 x 22               | RAM32M x 4   | 
|top         | storage_9_reg  | Implied   | 8 x 22               | RAM32M x 4   | 
|top         | storage_4_reg  | Implied   | 8 x 22               | RAM32M x 4   | 
|top         | storage_2_reg  | Implied   | 8 x 22               | RAM32M x 4   | 
|top         | storage_10_reg | Implied   | 8 x 8                | RAM32M x 2   | 
|top         | storage_13_reg | Implied   | 2 x 33               | RAM32M x 6   | 
|top         | storage_1_reg  | Implied   | 16 x 8               | RAM32M x 2   | 
+------------+----------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'netsoc_netsoc_uart_rx_fifo_consume_reg_rep[3]' (FDRE) to 'netsoc_netsoc_uart_rx_fifo_consume_reg[3]'
INFO: [Synth 8-3886] merging instance 'netsoc_netsoc_uart_rx_fifo_consume_reg_rep[2]' (FDRE) to 'netsoc_netsoc_uart_rx_fifo_consume_reg[2]'
INFO: [Synth 8-3886] merging instance 'netsoc_netsoc_uart_rx_fifo_consume_reg_rep[0]' (FDRE) to 'netsoc_netsoc_uart_rx_fifo_consume_reg[0]'
INFO: [Synth 8-3886] merging instance 'netsoc_netsoc_uart_rx_fifo_consume_reg_rep[1]' (FDRE) to 'netsoc_netsoc_uart_rx_fifo_consume_reg[1]'
INFO: [Synth 8-3886] merging instance 'netsoc_sdram_dfi_p2_wrdata_en_reg' (FDR) to 'new_master_wdata_ready0_reg'
INFO: [Synth 8-3886] merging instance 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_reg[8]' (FDRE) to 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_reg[12]'
INFO: [Synth 8-3886] merging instance 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_reg[6]' (FDRE) to 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_reg[12]'
INFO: [Synth 8-3886] merging instance 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_reg[10]' (FDRE) to 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_reg[12]'
INFO: [Synth 8-3886] merging instance 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_reg[5]' (FDRE) to 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_reg[12]'
INFO: [Synth 8-3886] merging instance 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_reg[9]' (FDRE) to 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_reg[12]'
INFO: [Synth 8-3886] merging instance 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_reg[7]' (FDRE) to 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_reg[12]'
INFO: [Synth 8-3886] merging instance 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_reg[11]' (FDRE) to 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_reg[12]'
INFO: [Synth 8-3886] merging instance 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_reg[12]' (FDRE) to 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_reg[4]'
INFO: [Synth 8-3886] merging instance 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_reg[4]' (FDRE) to 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_reg[3]'
INFO: [Synth 8-3886] merging instance 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_reg[3]' (FDRE) to 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_reg[2]'
INFO: [Synth 8-3886] merging instance 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_reg[2]' (FDRE) to 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_reg[1]'
INFO: [Synth 8-3886] merging instance 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_reg[1]' (FDRE) to 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_reg[0] )
INFO: [Synth 8-3886] merging instance 'netsoc_netsoc_uart_tx_fifo_consume_reg_rep[3]' (FDRE) to 'netsoc_netsoc_uart_tx_fifo_consume_reg[3]'
INFO: [Synth 8-3886] merging instance 'netsoc_netsoc_uart_tx_fifo_consume_reg_rep[2]' (FDRE) to 'netsoc_netsoc_uart_tx_fifo_consume_reg[2]'
INFO: [Synth 8-3886] merging instance 'netsoc_netsoc_uart_tx_fifo_consume_reg_rep[0]' (FDRE) to 'netsoc_netsoc_uart_tx_fifo_consume_reg[0]'
INFO: [Synth 8-3886] merging instance 'netsoc_netsoc_uart_tx_fifo_consume_reg_rep[1]' (FDRE) to 'netsoc_netsoc_uart_tx_fifo_consume_reg[1]'
INFO: [Synth 8-3886] merging instance 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_reg[0]' (FDE) to 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_reg[1]' (FDE) to 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_reg[12]' (FDE) to 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_reg[7]'
INFO: [Synth 8-3886] merging instance 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_reg[3]' (FDE) to 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_reg[7]'
INFO: [Synth 8-3886] merging instance 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_reg[2]' (FDE) to 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_reg[7]'
INFO: [Synth 8-3886] merging instance 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_reg[4]' (FDE) to 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_reg[7]'
INFO: [Synth 8-3886] merging instance 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_reg[5]' (FDE) to 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_reg[7]'
INFO: [Synth 8-3886] merging instance 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_reg[6]' (FDE) to 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_reg[7] )
INFO: [Synth 8-4480] The timing for the instance mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/rfa/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/rfb/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mem_grain0_1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mem_grain0_1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mem_grain1_1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mem_grain1_1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mem_grain2_1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mem_grain2_1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mem_grain3_1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mem_grain3_1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mem_grain0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mem_grain0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mem_grain1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mem_grain1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mem_grain2_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mem_grain2_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mem_grain3_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mem_grain3_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance storage_11_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance tag_mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance tag_mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mem_1_reg_0_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mem_1_reg_0_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mem_1_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mem_1_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mem_1_reg_2_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mem_1_reg_2_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mem_1_reg_3_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mem_1_reg_3_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance storage_12_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance data_mem_grain0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance data_mem_grain1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance data_mem_grain2_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance data_mem_grain3_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance data_mem_grain4_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance data_mem_grain5_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance data_mem_grain6_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance data_mem_grain7_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance data_mem_grain8_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance data_mem_grain9_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance data_mem_grain10_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance data_mem_grain11_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance data_mem_grain12_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance data_mem_grain13_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance data_mem_grain14_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance data_mem_grain15_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mem_3_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mem_2_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance memdat_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance memdat_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance memdat_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance memdat_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance memdat_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance memdat_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance memdat_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance memdat_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:41 ; elapsed = 00:03:16 . Memory (MB): peak = 2018.477 ; gain = 842.168 ; free physical = 33549 ; free virtual = 48991
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:6515]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:2931]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:2931]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:2931]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:9773]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:9773]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:2931]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:2931]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:2931]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:6798]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:6798]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:2]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:8838]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:8837]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:2]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:9689]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:9688]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:9689]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:9688]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:9687]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:9686]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:9685]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:9684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_decode_execute_cappuccino.v:378]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_dcache.v:289]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_dcache.v:289]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_dcache.v:289]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_dcache.v:289]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_execute_alu.v:423]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_execute_alu.v:422]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_fetch_cappuccino.v:365]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_fetch_cappuccino.v:365]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_fetch_cappuccino.v:365]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_fetch_cappuccino.v:365]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_fetch_cappuccino.v:365]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_fetch_cappuccino.v:365]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_fetch_cappuccino.v:365]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_fetch_cappuccino.v:365]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_fetch_cappuccino.v:365]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_fetch_cappuccino.v:365]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_fetch_cappuccino.v:365]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_fetch_cappuccino.v:365]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_fetch_cappuccino.v:365]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_fetch_cappuccino.v:365]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_fetch_cappuccino.v:365]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_fetch_cappuccino.v:365]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_fetch_cappuccino.v:365]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_fetch_cappuccino.v:365]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_fetch_cappuccino.v:365]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_fetch_cappuccino.v:365]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_fetch_cappuccino.v:365]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_fetch_cappuccino.v:365]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_fetch_cappuccino.v:365]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_fetch_cappuccino.v:365]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_fetch_cappuccino.v:365]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_fetch_cappuccino.v:365]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_fetch_cappuccino.v:365]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_fetch_cappuccino.v:365]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:3151]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:3151]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:3151]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:3150]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:3150]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:3150]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:3150]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:3150]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:3150]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:3150]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:3150]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:3150]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:3150]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:3150]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:3150]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:3150]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:3150]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:3135]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:3135]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:3135]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:3135]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:3135]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:3135]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:3135]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:3135]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:3135]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:3135]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:3135]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:3135]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:3135]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:3135]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.v:2936]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_icache.v:234]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_icache.v:234]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_icache.v:234]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_icache.v:234]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_fetch_cappuccino.v:246]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_fetch_cappuccino.v:246]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_fetch_cappuccino.v:246]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_fetch_cappuccino.v:246]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_fetch_cappuccino.v:246]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_fetch_cappuccino.v:246]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:42 ; elapsed = 00:03:17 . Memory (MB): peak = 2018.480 ; gain = 842.172 ; free physical = 34626 ; free virtual = 49400
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:42 ; elapsed = 00:03:18 . Memory (MB): peak = 2018.480 ; gain = 842.172 ; free physical = 34633 ; free virtual = 49408
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:44 ; elapsed = 00:03:19 . Memory (MB): peak = 2018.480 ; gain = 842.172 ; free physical = 34585 ; free virtual = 49369
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:44 ; elapsed = 00:03:19 . Memory (MB): peak = 2018.480 ; gain = 842.172 ; free physical = 34578 ; free virtual = 49364
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:44 ; elapsed = 00:03:19 . Memory (MB): peak = 2018.480 ; gain = 842.172 ; free physical = 34537 ; free virtual = 49341
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:44 ; elapsed = 00:03:19 . Memory (MB): peak = 2018.480 ; gain = 842.172 ; free physical = 34521 ; free virtual = 49337
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+--------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                       | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top         | new_master_rdata_valid6_reg    | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top         | netsoc_dfi_p0_rddata_valid_reg | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+--------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BUFG        |     8|
|2     |BUFR        |     1|
|3     |CARRY4      |   174|
|4     |DNA_PORT    |     1|
|5     |DSP48E1_1   |     1|
|6     |DSP48E1_2   |     2|
|7     |IDELAYCTRL  |     1|
|8     |IDELAYE2    |    16|
|9     |ISERDESE2   |    16|
|10    |LUT1        |   234|
|11    |LUT2        |   582|
|12    |LUT3        |   774|
|13    |LUT4        |   696|
|14    |LUT5        |  1130|
|15    |LUT6        |  1753|
|16    |MUXF7       |   142|
|17    |MUXF8       |     1|
|18    |OSERDESE2   |    45|
|19    |PLLE2_BASE  |     1|
|20    |RAM32M      |    46|
|21    |RAM64M      |    24|
|22    |RAM64X1D    |     8|
|23    |RAMB18E1    |     6|
|24    |RAMB18E1_1  |     9|
|25    |RAMB18E1_2  |    16|
|26    |RAMB36E1    |     2|
|27    |RAMB36E1_1  |     1|
|28    |RAMB36E1_10 |     1|
|29    |RAMB36E1_11 |     1|
|30    |RAMB36E1_2  |     2|
|31    |RAMB36E1_3  |     8|
|32    |RAMB36E1_4  |     1|
|33    |RAMB36E1_5  |     1|
|34    |RAMB36E1_6  |     1|
|35    |RAMB36E1_7  |     1|
|36    |RAMB36E1_8  |     1|
|37    |RAMB36E1_9  |     1|
|38    |SRL16E      |     2|
|39    |STARTUPE2   |     1|
|40    |XADC        |     1|
|41    |FDPE        |     8|
|42    |FDRE        |  3275|
|43    |FDSE        |   103|
|44    |IBUF        |    11|
|45    |IOBUF       |    17|
|46    |OBUF        |    39|
|47    |OBUFDS      |     1|
|48    |OBUFTDS     |     2|
+------+------------+------+

Report Instance Areas: 
+------+-------------------------------------------------+-------------------------------------------+------+
|      |Instance                                         |Module                                     |Cells |
+------+-------------------------------------------------+-------------------------------------------+------+
|1     |top                                              |                                           |  9168|
|2     |  mor1kx                                         |mor1kx                                     |  4805|
|3     |    mor1kx_cpu                                   |mor1kx_cpu                                 |  4805|
|4     |      \cappuccino.mor1kx_cpu                     |mor1kx_cpu_cappuccino                      |  4801|
|5     |        mor1kx_ctrl_cappuccino                   |mor1kx_ctrl_cappuccino                     |   445|
|6     |          \pic.mor1kx_pic                        |mor1kx_pic                                 |    36|
|7     |        mor1kx_decode_execute_cappuccino         |mor1kx_decode_execute_cappuccino           |   591|
|8     |        mor1kx_execute_alu                       |mor1kx_execute_alu                         |   334|
|9     |        mor1kx_execute_ctrl_cappuccino           |mor1kx_execute_ctrl_cappuccino             |   682|
|10    |        mor1kx_fetch_cappuccino                  |mor1kx_fetch_cappuccino                    |   659|
|11    |          \icache_gen.mor1kx_icache              |mor1kx_icache                              |   239|
|12    |            tag_ram                              |mor1kx_simple_dpram_sclk__parameterized0   |    61|
|13    |            \way_memories[0].way_data_ram        |mor1kx_simple_dpram_sclk                   |    70|
|14    |        mor1kx_lsu_cappuccino                    |mor1kx_lsu_cappuccino                      |  1290|
|15    |          \dcache_gen.mor1kx_dcache              |mor1kx_dcache                              |   556|
|16    |            tag_ram                              |mor1kx_simple_dpram_sclk__parameterized3   |   157|
|17    |            \way_memories[0].way_data_ram        |mor1kx_simple_dpram_sclk__parameterized2   |   302|
|18    |          \store_buffer_gen.mor1kx_store_buffer  |mor1kx_store_buffer                        |   206|
|19    |            fifo_ram                             |mor1kx_simple_dpram_sclk__parameterized1   |   153|
|20    |        mor1kx_rf_cappuccino                     |mor1kx_rf_cappuccino                       |   736|
|21    |          rfa                                    |mor1kx_simple_dpram_sclk__parameterized4   |    33|
|22    |          rfb                                    |mor1kx_simple_dpram_sclk__parameterized4_0 |    33|
|23    |        mor1kx_wb_mux_cappuccino                 |mor1kx_wb_mux_cappuccino                   |    64|
+------+-------------------------------------------------+-------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:44 ; elapsed = 00:03:19 . Memory (MB): peak = 2018.480 ; gain = 842.172 ; free physical = 34518 ; free virtual = 49335
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4692 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:26 ; elapsed = 00:02:41 . Memory (MB): peak = 2018.480 ; gain = 546.074 ; free physical = 34501 ; free virtual = 49341
Synthesis Optimization Complete : Time (s): cpu = 00:02:44 ; elapsed = 00:03:20 . Memory (MB): peak = 2018.484 ; gain = 842.172 ; free physical = 34503 ; free virtual = 49344
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 517 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.xdc]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -hier -filter ars_false_path==true'. [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.xdc:316]
Finished Parsing XDC File [/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top.xdc]
INFO: [Opt 31-138] Pushed 2 inverter(s) to 34 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 99 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 17 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  OBUFTDS => OBUFTDS_DUAL_BUF (INV, OBUFTDS, OBUFTDS): 2 instances
  PLLE2_BASE => PLLE2_ADV: 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 46 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 24 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
531 Infos, 618 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:53 ; elapsed = 00:03:28 . Memory (MB): peak = 2018.484 ; gain = 855.547 ; free physical = 35207 ; free virtual = 50270
# write_checkpoint -force top_synth.dcp
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2024.488 ; gain = 0.000 ; free physical = 35200 ; free virtual = 50264
INFO: [Common 17-1381] The checkpoint '/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top_synth.dcp' has been generated.
# report_timing_summary -file top_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:16 ; elapsed = 00:00:33 . Memory (MB): peak = 2057.539 ; gain = 33.043 ; free physical = 35682 ; free virtual = 49406
# report_utilization -hierarchical -file top_utilization_hierarchical_synth.rpt
report_utilization: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2057.539 ; gain = 0.000 ; free physical = 35651 ; free virtual = 49397
# report_utilization -file top_utilization_synth.rpt
report_utilization: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2057.539 ; gain = 0.000 ; free physical = 35629 ; free virtual = 49388
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2073.574 ; gain = 16.035 ; free physical = 36021 ; free virtual = 49866

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 3 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 104b8b23a

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2073.574 ; gain = 0.000 ; free physical = 35815 ; free virtual = 49698
INFO: [Opt 31-389] Phase Retarget created 3 cells and removed 23 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 17af8bbca

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2073.574 ; gain = 0.000 ; free physical = 35704 ; free virtual = 49592
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 134f10cfd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2073.574 ; gain = 0.000 ; free physical = 35598 ; free virtual = 49488
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 134f10cfd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2073.574 ; gain = 0.000 ; free physical = 35538 ; free virtual = 49434
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 134f10cfd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2073.574 ; gain = 0.000 ; free physical = 35544 ; free virtual = 49433
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2073.574 ; gain = 0.000 ; free physical = 35719 ; free virtual = 49610
Ending Logic Optimization Task | Checksum: 134f10cfd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2073.574 ; gain = 0.000 ; free physical = 35733 ; free virtual = 49624

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.953 | TNS=-24.185 |
INFO: [Power 33-23] Power model is not available for DNA_PORT
INFO: [Power 33-23] Power model is not available for STARTUPE2
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 52 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 3 Total Ports: 104
Ending PowerOpt Patch Enables Task | Checksum: 182e66acc

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2433.363 ; gain = 0.000 ; free physical = 36745 ; free virtual = 49637
Ending Power Optimization Task | Checksum: 182e66acc

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2433.363 ; gain = 359.789 ; free physical = 36746 ; free virtual = 49647
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 2433.363 ; gain = 375.824 ; free physical = 36746 ; free virtual = 49647
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg has an input control pin mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg/ADDRBWRADDR[10] (net: mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/ADDRBWRADDR[5]) which is driven by a register (FDPE_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg has an input control pin mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg/ADDRBWRADDR[11] (net: mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/ADDRBWRADDR[6]) which is driven by a register (FDPE_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg has an input control pin mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg/ADDRBWRADDR[12] (net: mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/ADDRBWRADDR[7]) which is driven by a register (FDPE_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg has an input control pin mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg/ADDRBWRADDR[13] (net: mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/ADDRBWRADDR[8]) which is driven by a register (FDPE_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg has an input control pin mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg/ADDRBWRADDR[14] (net: mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/ADDRBWRADDR[9]) which is driven by a register (FDPE_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg has an input control pin mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg/ADDRBWRADDR[5] (net: mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/ADDRBWRADDR[0]) which is driven by a register (FDPE_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg has an input control pin mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg/ADDRBWRADDR[6] (net: mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/ADDRBWRADDR[1]) which is driven by a register (FDPE_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg has an input control pin mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg/ADDRBWRADDR[7] (net: mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/ADDRBWRADDR[2]) which is driven by a register (FDPE_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg has an input control pin mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg/ADDRBWRADDR[8] (net: mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/ADDRBWRADDR[3]) which is driven by a register (FDPE_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg has an input control pin mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg/ADDRBWRADDR[9] (net: mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/ADDRBWRADDR[4]) which is driven by a register (FDPE_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg has an input control pin mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg/ADDRARDADDR[10] (net: mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/ADDRBWRADDR[5]) which is driven by a register (FDPE_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg has an input control pin mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg/ADDRARDADDR[11] (net: mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/ADDRBWRADDR[6]) which is driven by a register (FDPE_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg has an input control pin mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg/ADDRARDADDR[12] (net: mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/ADDRBWRADDR[7]) which is driven by a register (FDPE_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg has an input control pin mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg/ADDRARDADDR[5] (net: mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/ADDRBWRADDR[0]) which is driven by a register (FDPE_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg has an input control pin mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg/ADDRARDADDR[6] (net: mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/ADDRBWRADDR[1]) which is driven by a register (FDPE_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg has an input control pin mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg/ADDRARDADDR[7] (net: mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/ADDRBWRADDR[2]) which is driven by a register (FDPE_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg has an input control pin mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg/ADDRARDADDR[8] (net: mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/ADDRBWRADDR[3]) which is driven by a register (FDPE_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg has an input control pin mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg/ADDRARDADDR[9] (net: mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/ADDRBWRADDR[4]) which is driven by a register (FDPE_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 18 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2433.371 ; gain = 0.000 ; free physical = 35138 ; free virtual = 48726
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 107282229

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2433.371 ; gain = 0.000 ; free physical = 35137 ; free virtual = 48726
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2433.371 ; gain = 0.000 ; free physical = 35039 ; free virtual = 48747

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 17daca930

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2433.371 ; gain = 0.000 ; free physical = 35962 ; free virtual = 49055

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1e12acb04

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2433.371 ; gain = 0.000 ; free physical = 36160 ; free virtual = 49291

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1e12acb04

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2433.371 ; gain = 0.000 ; free physical = 36152 ; free virtual = 49283
Phase 1 Placer Initialization | Checksum: 1e12acb04

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2433.371 ; gain = 0.000 ; free physical = 36147 ; free virtual = 49278

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1eddd13e1

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 2449.395 ; gain = 16.023 ; free physical = 36180 ; free virtual = 49842

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1eddd13e1

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 2449.395 ; gain = 16.023 ; free physical = 36156 ; free virtual = 49819

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 127d0cf1e

Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 2449.395 ; gain = 16.023 ; free physical = 35481 ; free virtual = 49255

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 16875bd30

Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 2449.395 ; gain = 16.023 ; free physical = 35314 ; free virtual = 49093

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 19c0d0295

Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 2449.395 ; gain = 16.023 ; free physical = 35380 ; free virtual = 49158

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 19c0d0295

Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 2449.395 ; gain = 16.023 ; free physical = 35371 ; free virtual = 49150

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 111036b00

Time (s): cpu = 00:00:35 ; elapsed = 00:00:27 . Memory (MB): peak = 2449.395 ; gain = 16.023 ; free physical = 35625 ; free virtual = 49406

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 22aa57b12

Time (s): cpu = 00:00:39 ; elapsed = 00:00:31 . Memory (MB): peak = 2449.395 ; gain = 16.023 ; free physical = 35180 ; free virtual = 49006

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 230e9d03f

Time (s): cpu = 00:00:40 ; elapsed = 00:00:32 . Memory (MB): peak = 2449.395 ; gain = 16.023 ; free physical = 35219 ; free virtual = 49055

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 230e9d03f

Time (s): cpu = 00:00:40 ; elapsed = 00:00:32 . Memory (MB): peak = 2449.395 ; gain = 16.023 ; free physical = 35325 ; free virtual = 49164

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 254ae0caa

Time (s): cpu = 00:00:44 ; elapsed = 00:00:36 . Memory (MB): peak = 2449.395 ; gain = 16.023 ; free physical = 34749 ; free virtual = 48622
Phase 3 Detail Placement | Checksum: 254ae0caa

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 2449.395 ; gain = 16.023 ; free physical = 34743 ; free virtual = 48617

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 142250603

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-33] Processed net sys_rst, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-31] BUFG insertion identified 1 candidate nets, 0 success, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 142250603

Time (s): cpu = 00:00:50 ; elapsed = 00:00:39 . Memory (MB): peak = 2449.395 ; gain = 16.023 ; free physical = 33777 ; free virtual = 47728
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.507. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 132cad6c5

Time (s): cpu = 00:01:17 ; elapsed = 00:01:07 . Memory (MB): peak = 2449.395 ; gain = 16.023 ; free physical = 37717 ; free virtual = 48904
Phase 4.1 Post Commit Optimization | Checksum: 132cad6c5

Time (s): cpu = 00:01:17 ; elapsed = 00:01:07 . Memory (MB): peak = 2449.395 ; gain = 16.023 ; free physical = 37701 ; free virtual = 48889

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 132cad6c5

Time (s): cpu = 00:01:18 ; elapsed = 00:01:07 . Memory (MB): peak = 2449.395 ; gain = 16.023 ; free physical = 37686 ; free virtual = 48876

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 132cad6c5

Time (s): cpu = 00:01:18 ; elapsed = 00:01:07 . Memory (MB): peak = 2449.395 ; gain = 16.023 ; free physical = 37679 ; free virtual = 48870

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1b6bcac52

Time (s): cpu = 00:01:18 ; elapsed = 00:01:07 . Memory (MB): peak = 2449.395 ; gain = 16.023 ; free physical = 37702 ; free virtual = 48894
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1b6bcac52

Time (s): cpu = 00:01:18 ; elapsed = 00:01:07 . Memory (MB): peak = 2449.395 ; gain = 16.023 ; free physical = 37689 ; free virtual = 48883
Ending Placer Task | Checksum: 16ac76a8f

Time (s): cpu = 00:01:18 ; elapsed = 00:01:07 . Memory (MB): peak = 2449.395 ; gain = 16.023 ; free physical = 37673 ; free virtual = 48868
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:22 ; elapsed = 00:01:11 . Memory (MB): peak = 2449.395 ; gain = 16.031 ; free physical = 37668 ; free virtual = 48864
# write_checkpoint -force top_place.dcp
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2449.395 ; gain = 0.000 ; free physical = 37988 ; free virtual = 49220
INFO: [Common 17-1381] The checkpoint '/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top_place.dcp' has been generated.
# report_utilization -hierarchical -file top_utilization_hierarchical_place.rpt
report_utilization: Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2449.395 ; gain = 0.000 ; free physical = 36552 ; free virtual = 48055
# report_utilization -file top_utilization_place.rpt
report_utilization: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2449.395 ; gain = 0.000 ; free physical = 36366 ; free virtual = 47941
# report_io -file top_io.rpt
report_io: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2449.395 ; gain = 0.000 ; free physical = 36198 ; free virtual = 47813
# write_csv -force top_tracelength.csv
# report_control_sets -verbose -file top_control_sets.rpt
report_control_sets: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2449.395 ; gain = 0.000 ; free physical = 36123 ; free virtual = 47775
# report_clock_utilization -file top_clock_utilization.rpt
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 7d591f6f ConstDB: 0 ShapeSum: ed6e4b20 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: c355b7b2

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2449.395 ; gain = 0.000 ; free physical = 34103 ; free virtual = 46262
Post Restoration Checksum: NetGraph: 22d2b05b NumContArr: a0830757 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: c355b7b2

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2449.395 ; gain = 0.000 ; free physical = 34081 ; free virtual = 46238

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: c355b7b2

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2449.395 ; gain = 0.000 ; free physical = 34042 ; free virtual = 46195

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: c355b7b2

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2449.395 ; gain = 0.000 ; free physical = 34042 ; free virtual = 46195
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1e49b1c12

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2449.395 ; gain = 0.000 ; free physical = 33160 ; free virtual = 45283
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.285 | TNS=-1.842 | WHS=-0.483 | THS=-149.420|

Phase 2 Router Initialization | Checksum: 235c6c81f

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2449.395 ; gain = 0.000 ; free physical = 32891 ; free virtual = 45054

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 19c558f81

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 2449.395 ; gain = 0.000 ; free physical = 32982 ; free virtual = 45275

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1852
 Number of Nodes with overlaps = 403
 Number of Nodes with overlaps = 113
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.639 | TNS=-40.475| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1b710d000

Time (s): cpu = 00:00:47 ; elapsed = 00:00:34 . Memory (MB): peak = 2449.395 ; gain = 0.000 ; free physical = 31854 ; free virtual = 44702

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 548
 Number of Nodes with overlaps = 127
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.435 | TNS=-17.792| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 18170e461

Time (s): cpu = 00:00:57 ; elapsed = 00:00:42 . Memory (MB): peak = 2449.395 ; gain = 0.000 ; free physical = 31452 ; free virtual = 44360

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 507
 Number of Nodes with overlaps = 104
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.392 | TNS=-6.195 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 97fd0a1a

Time (s): cpu = 00:01:05 ; elapsed = 00:00:49 . Memory (MB): peak = 2449.395 ; gain = 0.000 ; free physical = 30399 ; free virtual = 43434

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 554
 Number of Nodes with overlaps = 192
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.449 | TNS=-8.256 | WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 13fc2300a

Time (s): cpu = 00:01:13 ; elapsed = 00:00:56 . Memory (MB): peak = 2449.395 ; gain = 0.000 ; free physical = 29873 ; free virtual = 43181
Phase 4 Rip-up And Reroute | Checksum: 13fc2300a

Time (s): cpu = 00:01:13 ; elapsed = 00:00:56 . Memory (MB): peak = 2449.395 ; gain = 0.000 ; free physical = 29864 ; free virtual = 43173

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: fcc54007

Time (s): cpu = 00:01:14 ; elapsed = 00:00:56 . Memory (MB): peak = 2449.395 ; gain = 0.000 ; free physical = 29668 ; free virtual = 43007
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.298 | TNS=-2.881 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1d9ebb3ae

Time (s): cpu = 00:01:15 ; elapsed = 00:00:57 . Memory (MB): peak = 2449.395 ; gain = 0.000 ; free physical = 29841 ; free virtual = 43195

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1d9ebb3ae

Time (s): cpu = 00:01:15 ; elapsed = 00:00:57 . Memory (MB): peak = 2449.395 ; gain = 0.000 ; free physical = 29845 ; free virtual = 43199
Phase 5 Delay and Skew Optimization | Checksum: 1d9ebb3ae

Time (s): cpu = 00:01:15 ; elapsed = 00:00:57 . Memory (MB): peak = 2449.395 ; gain = 0.000 ; free physical = 29830 ; free virtual = 43186

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1c6b79d21

Time (s): cpu = 00:01:16 ; elapsed = 00:00:57 . Memory (MB): peak = 2449.395 ; gain = 0.000 ; free physical = 29452 ; free virtual = 42823
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.207 | TNS=-1.220 | WHS=0.022  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 12e8dadd5

Time (s): cpu = 00:01:16 ; elapsed = 00:00:57 . Memory (MB): peak = 2449.395 ; gain = 0.000 ; free physical = 29415 ; free virtual = 42786
Phase 6 Post Hold Fix | Checksum: 12e8dadd5

Time (s): cpu = 00:01:16 ; elapsed = 00:00:57 . Memory (MB): peak = 2449.395 ; gain = 0.000 ; free physical = 29404 ; free virtual = 42776

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.1573 %
  Global Horizontal Routing Utilization  = 4.9823 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 67.5676%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 63.0631%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 76.4706%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 75%, No Congested Regions.
Phase 7 Route finalize | Checksum: 14a0e3fa4

Time (s): cpu = 00:01:16 ; elapsed = 00:00:58 . Memory (MB): peak = 2449.395 ; gain = 0.000 ; free physical = 29362 ; free virtual = 42732

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 14a0e3fa4

Time (s): cpu = 00:01:16 ; elapsed = 00:00:58 . Memory (MB): peak = 2449.395 ; gain = 0.000 ; free physical = 29378 ; free virtual = 42748

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: a8aa1f90

Time (s): cpu = 00:01:17 ; elapsed = 00:00:59 . Memory (MB): peak = 2449.395 ; gain = 0.000 ; free physical = 28993 ; free virtual = 42421

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.207 | TNS=-1.220 | WHS=0.022  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: a8aa1f90

Time (s): cpu = 00:01:17 ; elapsed = 00:00:59 . Memory (MB): peak = 2449.395 ; gain = 0.000 ; free physical = 28979 ; free virtual = 42404
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:17 ; elapsed = 00:00:59 . Memory (MB): peak = 2449.395 ; gain = 0.000 ; free physical = 29015 ; free virtual = 42439

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:22 ; elapsed = 00:01:03 . Memory (MB): peak = 2477.602 ; gain = 28.207 ; free physical = 29013 ; free virtual = 42435
# write_checkpoint -force top_route.dcp
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2477.602 ; gain = 0.000 ; free physical = 29087 ; free virtual = 42530
INFO: [Common 17-1381] The checkpoint '/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top_route.dcp' has been generated.
# report_route_status -file top_route_status.rpt
# report_drc -file top_drc.rpt
Command: report_drc -file top_drc.rpt
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/top_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2477.602 ; gain = 0.000 ; free physical = 30155 ; free virtual = 43834
# report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power -file top_power.rpt
Command: report_power -file top_power.rpt
INFO: [Power 33-23] Power model is not available for DNA_PORT
INFO: [Power 33-23] Power model is not available for STARTUPE2
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
2 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# set_property BITSTREAM.CONFIG.SPI_BUSWIDTH 4 [current_design]
# write_bitstream -force top.bit 
Command: write_bitstream -force top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/threestagemultiply.mul_result10__0 output mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/threestagemultiply.mul_result10__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/threestagemultiply.mul_result10 multiplier stage mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/threestagemultiply.mul_result10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/threestagemultiply.mul_result10__0 multiplier stage mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/threestagemultiply.mul_result10__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/threestagemultiply.mul_result1_reg__0 multiplier stage mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/threestagemultiply.mul_result1_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg has an input control pin mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg/ADDRBWRADDR[10] (net: mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/ADDRBWRADDR[5]) which is driven by a register (FDPE_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg has an input control pin mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg/ADDRBWRADDR[11] (net: mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/ADDRBWRADDR[6]) which is driven by a register (FDPE_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg has an input control pin mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg/ADDRBWRADDR[12] (net: mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/ADDRBWRADDR[7]) which is driven by a register (FDPE_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg has an input control pin mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg/ADDRBWRADDR[13] (net: mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/ADDRBWRADDR[8]) which is driven by a register (FDPE_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg has an input control pin mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg/ADDRBWRADDR[14] (net: mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/ADDRBWRADDR[9]) which is driven by a register (FDPE_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg has an input control pin mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg/ADDRBWRADDR[5] (net: mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/ADDRBWRADDR[0]) which is driven by a register (FDPE_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg has an input control pin mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg/ADDRBWRADDR[6] (net: mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/ADDRBWRADDR[1]) which is driven by a register (FDPE_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg has an input control pin mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg/ADDRBWRADDR[7] (net: mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/ADDRBWRADDR[2]) which is driven by a register (FDPE_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg has an input control pin mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg/ADDRBWRADDR[8] (net: mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/ADDRBWRADDR[3]) which is driven by a register (FDPE_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg has an input control pin mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg/ADDRBWRADDR[9] (net: mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/ADDRBWRADDR[4]) which is driven by a register (FDPE_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg has an input control pin mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg/ADDRARDADDR[10] (net: mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/ADDRBWRADDR[5]) which is driven by a register (FDPE_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg has an input control pin mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg/ADDRARDADDR[11] (net: mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/ADDRBWRADDR[6]) which is driven by a register (FDPE_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg has an input control pin mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg/ADDRARDADDR[12] (net: mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/ADDRBWRADDR[7]) which is driven by a register (FDPE_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg has an input control pin mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg/ADDRARDADDR[5] (net: mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/ADDRBWRADDR[0]) which is driven by a register (FDPE_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg has an input control pin mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg/ADDRARDADDR[6] (net: mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/ADDRBWRADDR[1]) which is driven by a register (FDPE_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg has an input control pin mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg/ADDRARDADDR[7] (net: mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/ADDRBWRADDR[2]) which is driven by a register (FDPE_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg has an input control pin mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg/ADDRARDADDR[8] (net: mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/ADDRBWRADDR[3]) which is driven by a register (FDPE_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg has an input control pin mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg/ADDRARDADDR[9] (net: mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/ADDRBWRADDR[4]) which is driven by a register (FDPE_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 23 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/travis/build/rohitk-singh/litex-buildenv/build/arty_net_or1k/gateware/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Mon Jan 15 07:20:40 2018. For additional details about this file, please refer to the WebTalk help file at /home/travis/build/rohitk-singh/litex-buildenv/build/Xilinx/opt/Xilinx/Vivado/2017.3/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 2568.047 ; gain = 90.445 ; free physical = 31944 ; free virtual = 44871
# write_cfgmem -force -format bin -interface spix4 -size 16 -loadbit "up 0x0 top.bit" -file top.bin
Command: write_cfgmem -force -format bin -interface spix4 -size 16 -loadbit {up 0x0 top.bit} -file top.bin
Creating config memory files...
Creating bitstream load up from address 0x00000000
Loading bitfile top.bit
Writing file ./top.bin
Writing log file ./top.prm
===================================
Configuration Memory information
===================================
File Format        BIN
Interface          SPIX4
Size               16M
Start Address      0x00000000
End Address        0x00FFFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x0021728B    Jan 15 07:20:38 2018    top.bit
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_cfgmem completed successfully
# quit
INFO: [Common 17-206] Exiting Vivado at Mon Jan 15 07:20:42 2018...
