#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sun Jun  9 00:19:14 2024
# Process ID: 12624
# Current directory: C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/PacMan.runs/synth_1
# Command line: vivado.exe -log vga.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source vga.tcl
# Log file: C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/PacMan.runs/synth_1/vga.vds
# Journal file: C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/PacMan.runs/synth_1\vivado.jou
# Running On: DESKTOP-MJV8M7M, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 12679 MB
#-----------------------------------------------------------
source vga.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 456.422 ; gain = 180.516
Command: read_checkpoint -auto_incremental -incremental C:/Users/admin/Documents/FPGA/PacMan/PacMan.srcs/utils_1/imports/synth_1/display_cache.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/admin/Documents/FPGA/PacMan/PacMan.srcs/utils_1/imports/synth_1/display_cache.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top vga -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
INFO: [Synth 8-7075] Helper process launched with PID 10444
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1320.238 ; gain = 438.527
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'curent_ghost_flash_frame', assumed default net type 'wire' [C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.srcs/sources_1/new/Display/board/board_display_cache.v:560]
INFO: [Synth 8-6157] synthesizing module 'vga' [C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.srcs/sources_1/new/VGA/VGA.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/PacMan.runs/synth_1/.Xil/Vivado-12624-DESKTOP-MJV8M7M/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/PacMan.runs/synth_1/.Xil/Vivado-12624-DESKTOP-MJV8M7M/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'output_display_array' [C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.srcs/sources_1/new/Display/output_display_array.v:3]
INFO: [Synth 8-6157] synthesizing module 'board_display_cache' [C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.srcs/sources_1/new/Display/board/board_display_cache.v:5]
INFO: [Synth 8-3876] $readmem data file 'pac_coordinate_ROM.mem' is read successfully [C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.srcs/sources_1/new/Display/board/board_display_cache.v:403]
INFO: [Synth 8-6157] synthesizing module 'pac' [C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.srcs/sources_1/new/pac/pac.v:3]
WARNING: [Synth 8-2898] ignoring malformed $readmem task: invalid memory name [C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.srcs/sources_1/new/pac/pac.v:60]
WARNING: [Synth 8-567] referenced signal 'pac' should be on the sensitivity list [C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.srcs/sources_1/new/pac/pac.v:62]
WARNING: [Synth 8-567] referenced signal 'mapped_col' should be on the sensitivity list [C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.srcs/sources_1/new/pac/pac.v:62]
WARNING: [Synth 8-567] referenced signal 'mapped_row' should be on the sensitivity list [C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.srcs/sources_1/new/pac/pac.v:62]
WARNING: [Synth 8-567] referenced signal 'score' should be on the sensitivity list [C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.srcs/sources_1/new/pac/pac.v:62]
INFO: [Synth 8-6155] done synthesizing module 'pac' (0#1) [C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.srcs/sources_1/new/pac/pac.v:3]
WARNING: [Synth 8-7071] port 'clk' of module 'pac' is unconnected for instance 'nolabel_line410' [C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.srcs/sources_1/new/Display/board/board_display_cache.v:410]
WARNING: [Synth 8-7071] port 'reset' of module 'pac' is unconnected for instance 'nolabel_line410' [C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.srcs/sources_1/new/Display/board/board_display_cache.v:410]
WARNING: [Synth 8-7071] port 'pacman_tile_row' of module 'pac' is unconnected for instance 'nolabel_line410' [C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.srcs/sources_1/new/Display/board/board_display_cache.v:410]
WARNING: [Synth 8-7071] port 'pacman_tile_col' of module 'pac' is unconnected for instance 'nolabel_line410' [C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.srcs/sources_1/new/Display/board/board_display_cache.v:410]
WARNING: [Synth 8-7071] port 'pacman_px_shift' of module 'pac' is unconnected for instance 'nolabel_line410' [C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.srcs/sources_1/new/Display/board/board_display_cache.v:410]
WARNING: [Synth 8-7071] port 'pacman_facing' of module 'pac' is unconnected for instance 'nolabel_line410' [C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.srcs/sources_1/new/Display/board/board_display_cache.v:410]
WARNING: [Synth 8-7071] port 'eaten_pac_num' of module 'pac' is unconnected for instance 'nolabel_line410' [C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.srcs/sources_1/new/Display/board/board_display_cache.v:410]
WARNING: [Synth 8-7023] instance 'nolabel_line410' of module 'pac' has 10 connections declared, but only 3 given [C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.srcs/sources_1/new/Display/board/board_display_cache.v:410]
INFO: [Synth 8-6157] synthesizing module 'map_ROM_address_decoder' [C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.srcs/sources_1/new/Display/board/map_ROM_address_decoder.v:3]
ERROR: [Synth 8-524] part-select [7:4] out of range of prefix 'px' [C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.srcs/sources_1/new/Display/board/map_ROM_address_decoder.v:40]
ERROR: [Synth 8-6156] failed synthesizing module 'map_ROM_address_decoder' [C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.srcs/sources_1/new/Display/board/map_ROM_address_decoder.v:3]
ERROR: [Synth 8-6156] failed synthesizing module 'board_display_cache' [C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.srcs/sources_1/new/Display/board/board_display_cache.v:5]
ERROR: [Synth 8-6156] failed synthesizing module 'output_display_array' [C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.srcs/sources_1/new/Display/output_display_array.v:3]
ERROR: [Synth 8-6156] failed synthesizing module 'vga' [C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.srcs/sources_1/new/VGA/VGA.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1501.492 ; gain = 619.781
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 14 Warnings, 0 Critical Warnings and 6 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Sun Jun  9 00:19:34 2024...
