$date
	Sat Oct 22 21:00:14 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#309605
b11100 !
1"
#309606
b11100 &
b11100 %
1$
#309607
0"
#309610
b1110 &
b1110 %
#309614
b111 &
b111 %
#309618
b10110 &
b10110 %
#309622
b1011 &
b1011 %
#309626
b100010 &
b100010 %
#309630
b10001 &
b10001 %
#309634
b110100 &
b110100 %
#309638
b11010 &
b11010 %
#309642
b1101 &
b1101 %
#309646
b101000 &
b101000 %
#309650
b10100 &
b10100 %
#309654
b1010 &
b1010 %
#309658
b101 &
b101 %
#309662
b10000 &
b10000 %
#309666
b1000 &
b1000 %
#309670
b100 &
b100 %
#309674
b10 &
b10 %
#309678
b1 &
1#
b1 %
#309682
b0 &
b0 %
0#
0$
#1317955
b10 !
1"
#1317958
b10 &
b10 %
1$
#1317959
0"
#1317962
b1 &
b1 %
1#
#1317966
b0 &
0#
b0 %
0$
#2371553
b100 !
1"
#2371554
b100 &
b100 %
1$
#2371555
0"
#2371558
b10 &
b10 %
#2371562
b1 &
b1 %
1#
#2371566
b0 &
0#
b0 %
0$
#4500012
