#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_000001e874e0b700 .scope module, "tb_regfile" "tb_regfile" 2 5;
 .timescale -9 -12;
P_000001e874df80c0 .param/l "PERIOD" 0 2 8, +C4<00000000000000000000000000001010>;
v000001e874e62890_0 .var "D", 7 0;
v000001e874e62a70_0 .var "RAA", 1 0;
v000001e874e63150_0 .var "RAE", 0 0;
v000001e874e62b10_0 .var "RBA", 1 0;
v000001e874e63510_0 .var "RBE", 0 0;
v000001e874e633d0_0 .var "WA", 1 0;
v000001e874e62bb0_0 .var "WE", 0 0;
v000001e874e62c50_0 .var "clk", 0 0;
v000001e874e629d0_0 .net "portA", 7 0, v000001e874e04240_0;  1 drivers
v000001e874e62d90_0 .net "portB", 7 0, v000001e874e042e0_0;  1 drivers
S_000001e874e0b890 .scope module, "u_regfile" "regfile" 2 33, 3 1 0, S_000001e874e0b700;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "D";
    .port_info 1 /INPUT 2 "WA";
    .port_info 2 /INPUT 1 "WE";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 2 "RAA";
    .port_info 5 /INPUT 2 "RBA";
    .port_info 6 /INPUT 1 "RAE";
    .port_info 7 /INPUT 1 "RBE";
    .port_info 8 /OUTPUT 8 "portA";
    .port_info 9 /OUTPUT 8 "portB";
v000001e874dd3540_0 .net "D", 7 0, v000001e874e62890_0;  1 drivers
v000001e874dd3120_0 .net "RAA", 1 0, v000001e874e62a70_0;  1 drivers
v000001e874e0ba20_0 .net "RAE", 0 0, v000001e874e63150_0;  1 drivers
v000001e874e0bac0_0 .net "RBA", 1 0, v000001e874e62b10_0;  1 drivers
v000001e874e03fc0_0 .net "RBE", 0 0, v000001e874e63510_0;  1 drivers
v000001e874e04060_0 .net "WA", 1 0, v000001e874e633d0_0;  1 drivers
v000001e874e04100_0 .net "WE", 0 0, v000001e874e62bb0_0;  1 drivers
v000001e874e041a0_0 .net "clk", 0 0, v000001e874e62c50_0;  1 drivers
v000001e874e04240_0 .var "portA", 7 0;
v000001e874e042e0_0 .var "portB", 7 0;
v000001e874e04380_0 .var "reg1", 7 0;
v000001e874e62ed0_0 .var "reg2", 7 0;
v000001e874e63790_0 .var "reg3", 7 0;
v000001e874e62cf0_0 .var "reg4", 7 0;
E_000001e874df7d80 .event anyedge, v000001e874e03fc0_0, v000001e874e0bac0_0;
E_000001e874df7c80 .event anyedge, v000001e874e0ba20_0, v000001e874dd3120_0;
E_000001e874df8180 .event posedge, v000001e874e041a0_0;
    .scope S_000001e874e0b890;
T_0 ;
    %wait E_000001e874df8180;
    %load/vec4 v000001e874e04100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v000001e874e04060_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %jmp T_0.6;
T_0.2 ;
    %load/vec4 v000001e874dd3540_0;
    %assign/vec4 v000001e874e04380_0, 0;
    %jmp T_0.6;
T_0.3 ;
    %load/vec4 v000001e874dd3540_0;
    %assign/vec4 v000001e874e62ed0_0, 0;
    %jmp T_0.6;
T_0.4 ;
    %load/vec4 v000001e874dd3540_0;
    %assign/vec4 v000001e874e63790_0, 0;
    %jmp T_0.6;
T_0.5 ;
    %load/vec4 v000001e874dd3540_0;
    %assign/vec4 v000001e874e62cf0_0, 0;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001e874e0b890;
T_1 ;
    %wait E_000001e874df7c80;
    %load/vec4 v000001e874e0ba20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v000001e874dd3120_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001e874e04240_0, 0;
    %jmp T_1.7;
T_1.2 ;
    %load/vec4 v000001e874e04380_0;
    %assign/vec4 v000001e874e04240_0, 0;
    %jmp T_1.7;
T_1.3 ;
    %load/vec4 v000001e874e62ed0_0;
    %assign/vec4 v000001e874e04240_0, 0;
    %jmp T_1.7;
T_1.4 ;
    %load/vec4 v000001e874e63790_0;
    %assign/vec4 v000001e874e04240_0, 0;
    %jmp T_1.7;
T_1.5 ;
    %load/vec4 v000001e874e62cf0_0;
    %assign/vec4 v000001e874e04240_0, 0;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001e874e04240_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001e874e0b890;
T_2 ;
    %wait E_000001e874df7d80;
    %load/vec4 v000001e874e03fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v000001e874e0bac0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001e874e042e0_0, 0;
    %jmp T_2.7;
T_2.2 ;
    %load/vec4 v000001e874e04380_0;
    %assign/vec4 v000001e874e042e0_0, 0;
    %jmp T_2.7;
T_2.3 ;
    %load/vec4 v000001e874e62ed0_0;
    %assign/vec4 v000001e874e042e0_0, 0;
    %jmp T_2.7;
T_2.4 ;
    %load/vec4 v000001e874e63790_0;
    %assign/vec4 v000001e874e042e0_0, 0;
    %jmp T_2.7;
T_2.5 ;
    %load/vec4 v000001e874e62cf0_0;
    %assign/vec4 v000001e874e042e0_0, 0;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001e874e042e0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001e874e0b700;
T_3 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001e874e62890_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e874e633d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e874e62bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e874e62c50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e874e62a70_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e874e62b10_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e874e63150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e874e63510_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_000001e874e0b700;
T_4 ;
T_4.0 ;
    %delay 5000, 0;
    %load/vec4 v000001e874e62c50_0;
    %inv;
    %store/vec4 v000001e874e62c50_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_000001e874e0b700;
T_5 ;
    %vpi_call 2 49 "$dumpfile", "tb_regfile.vcd" {0 0 0};
    %vpi_call 2 50 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001e874e0b700 {0 0 0};
    %pushi/vec4 23, 0, 8;
    %store/vec4 v000001e874e62890_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e874e63150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e874e63510_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e874e62a70_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e874e62b10_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e874e62bb0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001e874e633d0_0, 0, 2;
    %delay 10000, 0;
    %pushi/vec4 45, 0, 8;
    %store/vec4 v000001e874e62890_0, 0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001e874e633d0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001e874e62a70_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001e874e62b10_0, 0, 2;
    %delay 10000, 0;
    %pushi/vec4 67, 0, 8;
    %store/vec4 v000001e874e62890_0, 0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001e874e633d0_0, 0, 2;
    %delay 10000, 0;
    %pushi/vec4 89, 0, 8;
    %store/vec4 v000001e874e62890_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e874e633d0_0, 0, 2;
    %delay 10000, 0;
    %vpi_call 2 72 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb.v";
    "./regfile.v";
