Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Jul 12 19:21:00 2020
| Host         : ASUS-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file mb_design_wrapper_timing_summary_routed.rpt -pb mb_design_wrapper_timing_summary_routed.pb -rpx mb_design_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : mb_design_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 71 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 76 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -33.416    -1215.041                    595                21449        0.023        0.000                      0                21449        3.000        0.000                       0                  8510  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                        Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                        ------------       ----------      --------------
mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}     33.333          30.000          
mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}     33.333          30.000          
sys_clock                                                    {0.000 5.000}      10.000          100.000         
  clk_out1_mb_design_clk_wiz_1_0                             {0.000 5.000}      10.000          100.000         
  clkfbout_mb_design_clk_wiz_1_0                             {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         13.907        0.000                      0                  238        0.160        0.000                      0                  238       15.686        0.000                       0                   246  
mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       10.405        0.000                      0                   47        0.266        0.000                      0                   47       16.166        0.000                       0                    41  
sys_clock                                                                                                                                                                                                      3.000        0.000                       0                     1  
  clk_out1_mb_design_clk_wiz_1_0                                 -33.416    -1215.041                    595                21164        0.023        0.000                      0                21164        3.750        0.000                       0                  8219  
  clkfbout_mb_design_clk_wiz_1_0                                                                                                                                                                               7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.907ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.907ns  (required time - arrival time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.638ns  (logic 0.707ns (26.796%)  route 1.931ns (73.204%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.432ns = ( 36.765 - 33.333 ) 
    Source Clock Delay      (SCD):    3.915ns = ( 20.581 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.883    20.581    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X5Y29          FDRE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.459    21.040 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.586    21.626    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X5Y29          LUT6 (Prop_lut6_I0_O)        0.124    21.750 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.345    23.096    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X11Y31         LUT3 (Prop_lut3_I0_O)        0.124    23.220 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    23.220    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[5]
    SLICE_X11Y31         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.680    36.765    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X11Y31         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.367    37.133    
                         clock uncertainty           -0.035    37.097    
    SLICE_X11Y31         FDCE (Setup_fdce_C_D)        0.029    37.126    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         37.126    
                         arrival time                         -23.220    
  -------------------------------------------------------------------
                         slack                                 13.907    

Slack (MET) :             13.911ns  (required time - arrival time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        2.496ns  (logic 0.766ns (30.692%)  route 1.730ns (69.308%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.508ns = ( 20.175 - 16.667 ) 
    Source Clock Delay      (SCD):    3.914ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935     1.935    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.031 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.882     3.914    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X6Y28          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDCE (Prop_fdce_C_Q)         0.518     4.432 f  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=14, routed)          1.131     5.563    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X5Y31          LUT6 (Prop_lut6_I4_O)        0.124     5.687 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.264     5.951    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X5Y31          LUT5 (Prop_lut5_I0_O)        0.124     6.075 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.334     6.409    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X5Y29          FDRE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    18.328    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.419 f  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.756    20.175    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X5Y29          FDRE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.383    20.558    
                         clock uncertainty           -0.035    20.523    
    SLICE_X5Y29          FDRE (Setup_fdre_C_CE)      -0.202    20.321    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         20.321    
                         arrival time                          -6.409    
  -------------------------------------------------------------------
                         slack                                 13.911    

Slack (MET) :             14.042ns  (required time - arrival time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.592ns  (logic 0.707ns (27.273%)  route 1.885ns (72.727%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.505ns = ( 36.838 - 33.333 ) 
    Source Clock Delay      (SCD):    3.915ns = ( 20.581 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.883    20.581    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X5Y29          FDRE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.459    21.040 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.029    22.069    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X5Y27          LUT6 (Prop_lut6_I4_O)        0.124    22.193 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.857    23.049    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/mb_instr_overrun1__0
    SLICE_X4Y27          LUT6 (Prop_lut6_I1_O)        0.124    23.173 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    23.173    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X4Y27          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.753    36.838    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X4Y27          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                         clock pessimism              0.383    37.222    
                         clock uncertainty           -0.035    37.186    
    SLICE_X4Y27          FDCE (Setup_fdce_C_D)        0.029    37.215    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg
  -------------------------------------------------------------------
                         required time                         37.215    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                 14.042    

Slack (MET) :             14.067ns  (required time - arrival time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.525ns  (logic 0.707ns (27.997%)  route 1.818ns (72.003%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.431ns = ( 36.764 - 33.333 ) 
    Source Clock Delay      (SCD):    3.915ns = ( 20.581 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.883    20.581    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X5Y29          FDRE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.459    21.040 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.586    21.626    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X5Y29          LUT6 (Prop_lut6_I0_O)        0.124    21.750 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.232    22.982    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X10Y29         LUT6 (Prop_lut6_I0_O)        0.124    23.106 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    23.106    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[4]
    SLICE_X10Y29         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.679    36.764    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X10Y29         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.367    37.132    
                         clock uncertainty           -0.035    37.096    
    SLICE_X10Y29         FDCE (Setup_fdce_C_D)        0.077    37.173    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         37.173    
                         arrival time                         -23.106    
  -------------------------------------------------------------------
                         slack                                 14.067    

Slack (MET) :             14.079ns  (required time - arrival time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.514ns  (logic 0.707ns (28.127%)  route 1.807ns (71.873%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.431ns = ( 36.764 - 33.333 ) 
    Source Clock Delay      (SCD):    3.915ns = ( 20.581 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.883    20.581    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X5Y29          FDRE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.459    21.040 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.586    21.626    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X5Y29          LUT6 (Prop_lut6_I0_O)        0.124    21.750 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.220    22.971    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X10Y30         LUT2 (Prop_lut2_I0_O)        0.124    23.095 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    23.095    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[0]
    SLICE_X10Y30         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.679    36.764    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X10Y30         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.367    37.132    
                         clock uncertainty           -0.035    37.096    
    SLICE_X10Y30         FDCE (Setup_fdce_C_D)        0.077    37.173    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         37.173    
                         arrival time                         -23.095    
  -------------------------------------------------------------------
                         slack                                 14.079    

Slack (MET) :             14.094ns  (required time - arrival time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.540ns  (logic 0.733ns (28.863%)  route 1.807ns (71.137%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.431ns = ( 36.764 - 33.333 ) 
    Source Clock Delay      (SCD):    3.915ns = ( 20.581 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.883    20.581    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X5Y29          FDRE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.459    21.040 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.586    21.626    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X5Y29          LUT6 (Prop_lut6_I0_O)        0.124    21.750 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.220    22.971    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X10Y30         LUT3 (Prop_lut3_I0_O)        0.150    23.121 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000    23.121    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[1]
    SLICE_X10Y30         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.679    36.764    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X10Y30         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.367    37.132    
                         clock uncertainty           -0.035    37.096    
    SLICE_X10Y30         FDCE (Setup_fdce_C_D)        0.118    37.214    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         37.214    
                         arrival time                         -23.121    
  -------------------------------------------------------------------
                         slack                                 14.094    

Slack (MET) :             14.110ns  (required time - arrival time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.437ns  (logic 0.707ns (29.011%)  route 1.730ns (70.989%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.432ns = ( 36.765 - 33.333 ) 
    Source Clock Delay      (SCD):    3.915ns = ( 20.581 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.883    20.581    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X5Y29          FDRE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.459    21.040 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.586    21.626    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X5Y29          LUT6 (Prop_lut6_I0_O)        0.124    21.750 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.144    22.894    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X11Y31         LUT4 (Prop_lut4_I0_O)        0.124    23.018 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    23.018    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[6]
    SLICE_X11Y31         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.680    36.765    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X11Y31         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.367    37.133    
                         clock uncertainty           -0.035    37.097    
    SLICE_X11Y31         FDCE (Setup_fdce_C_D)        0.031    37.128    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         37.128    
                         arrival time                         -23.018    
  -------------------------------------------------------------------
                         slack                                 14.110    

Slack (MET) :             14.124ns  (required time - arrival time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.472ns  (logic 0.707ns (28.600%)  route 1.765ns (71.400%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.431ns = ( 36.764 - 33.333 ) 
    Source Clock Delay      (SCD):    3.915ns = ( 20.581 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.883    20.581    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X5Y29          FDRE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.459    21.040 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.586    21.626    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X5Y29          LUT6 (Prop_lut6_I0_O)        0.124    21.750 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.179    22.929    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X10Y30         LUT4 (Prop_lut4_I0_O)        0.124    23.053 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    23.053    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X10Y30         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.679    36.764    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X10Y30         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.367    37.132    
                         clock uncertainty           -0.035    37.096    
    SLICE_X10Y30         FDCE (Setup_fdce_C_D)        0.081    37.177    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         37.177    
                         arrival time                         -23.053    
  -------------------------------------------------------------------
                         slack                                 14.124    

Slack (MET) :             14.135ns  (required time - arrival time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.498ns  (logic 0.733ns (29.343%)  route 1.765ns (70.657%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.431ns = ( 36.764 - 33.333 ) 
    Source Clock Delay      (SCD):    3.915ns = ( 20.581 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.883    20.581    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X5Y29          FDRE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.459    21.040 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.586    21.626    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X5Y29          LUT6 (Prop_lut6_I0_O)        0.124    21.750 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.179    22.929    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X10Y30         LUT5 (Prop_lut5_I0_O)        0.150    23.079 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    23.079    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[3]
    SLICE_X10Y30         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.679    36.764    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X10Y30         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.367    37.132    
                         clock uncertainty           -0.035    37.096    
    SLICE_X10Y30         FDCE (Setup_fdce_C_D)        0.118    37.214    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         37.214    
                         arrival time                         -23.079    
  -------------------------------------------------------------------
                         slack                                 14.135    

Slack (MET) :             14.159ns  (required time - arrival time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.432ns  (logic 0.702ns (28.865%)  route 1.730ns (71.134%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.432ns = ( 36.765 - 33.333 ) 
    Source Clock Delay      (SCD):    3.915ns = ( 20.581 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.883    20.581    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X5Y29          FDRE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.459    21.040 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.586    21.626    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X5Y29          LUT6 (Prop_lut6_I0_O)        0.124    21.750 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.144    22.894    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X11Y31         LUT5 (Prop_lut5_I0_O)        0.119    23.013 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    23.013    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[7]
    SLICE_X11Y31         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.680    36.765    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X11Y31         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.367    37.133    
                         clock uncertainty           -0.035    37.097    
    SLICE_X11Y31         FDCE (Setup_fdce_C_D)        0.075    37.172    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         37.172    
                         arrival time                         -23.013    
  -------------------------------------------------------------------
                         slack                                 14.159    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
                            (rising edge-triggered cell FDPE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.866ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.664     1.466    mb_design_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X6Y37          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDCE (Prop_fdce_C_Q)         0.164     1.630 r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/Q
                         net (fo=1, routed)           0.056     1.686    mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[26]
    SLICE_X6Y37          FDPE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.940     1.866    mb_design_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X6Y37          FDPE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                         clock pessimism             -0.399     1.466    
    SLICE_X6Y37          FDPE (Hold_fdpe_C_D)         0.060     1.526    mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.686    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]__0/D
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.827%)  route 0.084ns (31.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.855ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.384ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.655     1.457    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X4Y23          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDCE (Prop_fdce_C_Q)         0.141     1.598 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[4]/Q
                         net (fo=6, routed)           0.084     1.683    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[4]
    SLICE_X5Y23          LUT6 (Prop_lut6_I1_O)        0.045     1.728 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count[1]__0_i_1/O
                         net (fo=1, routed)           0.000     1.728    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in[4]
    SLICE_X5Y23          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.929     1.855    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X5Y23          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]__0/C
                         clock pessimism             -0.384     1.470    
    SLICE_X5Y23          FDCE (Hold_fdce_C_D)         0.092     1.562    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]__0
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.189ns (66.182%)  route 0.097ns (33.818%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.855ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.384ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.655     1.457    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X4Y23          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDCE (Prop_fdce_C_Q)         0.141     1.598 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[3]/Q
                         net (fo=5, routed)           0.097     1.695    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[3]
    SLICE_X5Y23          LUT5 (Prop_lut5_I0_O)        0.048     1.743 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.743    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in[3]
    SLICE_X5Y23          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.929     1.855    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X5Y23          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[2]/C
                         clock pessimism             -0.384     1.470    
    SLICE_X5Y23          FDCE (Hold_fdce_C_D)         0.105     1.575    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.865ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.663     1.465    mb_design_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X5Y36          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE (Prop_fdce_C_Q)         0.141     1.606 r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/Q
                         net (fo=1, routed)           0.110     1.716    mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[3]
    SLICE_X4Y36          FDPE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.939     1.865    mb_design_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X4Y36          FDPE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
                         clock pessimism             -0.386     1.478    
    SLICE_X4Y36          FDPE (Hold_fdpe_C_D)         0.070     1.548    mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.757%)  route 0.112ns (44.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.825ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.625     1.427    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X39Y18         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDCE (Prop_fdce_C_Q)         0.141     1.568 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[7]/Q
                         net (fo=2, routed)           0.112     1.680    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[7]
    SLICE_X41Y18         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.899     1.825    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X41Y18         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/C
                         clock pessimism             -0.383     1.441    
    SLICE_X41Y18         FDCE (Hold_fdce_C_D)         0.070     1.511    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.680    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.488%)  route 0.138ns (49.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.856ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.657     1.459    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X4Y27          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDCE (Prop_fdce_C_Q)         0.141     1.600 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/Q
                         net (fo=3, routed)           0.138     1.739    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_overrun
    SLICE_X2Y26          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.930     1.856    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X2Y26          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[10]/C
                         clock pessimism             -0.361     1.494    
    SLICE_X2Y26          FDCE (Hold_fdce_C_D)         0.075     1.569    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.087%)  route 0.128ns (43.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.827ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.626     1.428    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X38Y17         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         FDCE (Prop_fdce_C_Q)         0.164     1.592 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/Q
                         net (fo=2, routed)           0.128     1.721    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[10]
    SLICE_X37Y17         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.901     1.827    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X37Y17         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]/C
                         clock pessimism             -0.361     1.465    
    SLICE_X37Y17         FDCE (Hold_fdce_C_D)         0.072     1.537    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.133%)  route 0.128ns (43.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.827ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.626     1.428    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X38Y17         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         FDCE (Prop_fdce_C_Q)         0.164     1.592 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[11]/Q
                         net (fo=2, routed)           0.128     1.721    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[11]
    SLICE_X37Y17         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.901     1.827    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X37Y17         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/C
                         clock pessimism             -0.361     1.465    
    SLICE_X37Y17         FDCE (Hold_fdce_C_D)         0.070     1.535    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_12/C
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (63.880%)  route 0.105ns (36.120%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.865ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.384ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.664     1.466    mb_design_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X7Y37          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_12/Q
                         net (fo=1, routed)           0.105     1.713    mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_12_n_0
    SLICE_X7Y36          LUT2 (Prop_lut2_I1_O)        0.045     1.758 r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_gate__0/O
                         net (fo=1, routed)           0.000     1.758    mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_gate__0_n_0
    SLICE_X7Y36          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.939     1.865    mb_design_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X7Y36          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
                         clock pessimism             -0.384     1.480    
    SLICE_X7Y36          FDCE (Hold_fdce_C_D)         0.091     1.571    mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.164ns (55.826%)  route 0.130ns (44.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.827ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.626     1.428    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X38Y17         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         FDCE (Prop_fdce_C_Q)         0.164     1.592 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[12]/Q
                         net (fo=2, routed)           0.130     1.722    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[12]
    SLICE_X37Y17         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.901     1.827    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X37Y17         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/C
                         clock pessimism             -0.361     1.465    
    SLICE_X37Y17         FDCE (Hold_fdce_C_D)         0.066     1.531    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         33.333      31.178     BUFGCTRL_X0Y0  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X5Y29    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X6Y28    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X6Y26    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X3Y25    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X3Y25    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X3Y25    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X3Y25    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X3Y25    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X4Y24    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/C
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X12Y30   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X14Y30   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X6Y40    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X6Y40    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X6Y40    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X6Y40    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X10Y31   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X10Y32   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X10Y32   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X10Y32   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X6Y40    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X6Y40    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X6Y40    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X6Y40    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X6Y36    mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X6Y36    mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X6Y36    mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X12Y26   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X12Y26   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X12Y34   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       10.405ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.266ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.405ns  (required time - arrival time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.701ns  (logic 1.313ns (23.031%)  route 4.388ns (76.969%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.677ns = ( 37.010 - 33.333 ) 
    Source Clock Delay      (SCD):    4.210ns = ( 20.876 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.898    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.994 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.882    20.876    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X5Y28          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDCE (Prop_fdce_C_Q)         0.459    21.335 f  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.198    22.533    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X6Y28          LUT3 (Prop_lut3_I1_O)        0.146    22.679 f  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.953    23.632    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X8Y28          LUT4 (Prop_lut4_I0_O)        0.352    23.984 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.986    24.970    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]_0
    SLICE_X9Y27          LUT5 (Prop_lut5_I0_O)        0.356    25.326 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.251    26.577    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X18Y18         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    35.243    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.334 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.676    37.010    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X18Y18         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.414    37.425    
                         clock uncertainty           -0.035    37.389    
    SLICE_X18Y18         FDCE (Setup_fdce_C_CE)      -0.407    36.982    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.982    
                         arrival time                         -26.577    
  -------------------------------------------------------------------
                         slack                                 10.405    

Slack (MET) :             10.511ns  (required time - arrival time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.598ns  (logic 1.313ns (23.454%)  route 4.285ns (76.546%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.680ns = ( 37.013 - 33.333 ) 
    Source Clock Delay      (SCD):    4.210ns = ( 20.876 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.898    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.994 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.882    20.876    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X5Y28          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDCE (Prop_fdce_C_Q)         0.459    21.335 f  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.198    22.533    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X6Y28          LUT3 (Prop_lut3_I1_O)        0.146    22.679 f  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.953    23.632    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X8Y28          LUT4 (Prop_lut4_I0_O)        0.352    23.984 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.986    24.970    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]_0
    SLICE_X9Y27          LUT5 (Prop_lut5_I0_O)        0.356    25.326 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.148    26.475    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X15Y18         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    35.243    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.334 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.679    37.013    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X15Y18         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.414    37.428    
                         clock uncertainty           -0.035    37.392    
    SLICE_X15Y18         FDCE (Setup_fdce_C_CE)      -0.407    36.985    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.985    
                         arrival time                         -26.475    
  -------------------------------------------------------------------
                         slack                                 10.511    

Slack (MET) :             10.547ns  (required time - arrival time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.598ns  (logic 1.313ns (23.454%)  route 4.285ns (76.546%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.680ns = ( 37.013 - 33.333 ) 
    Source Clock Delay      (SCD):    4.210ns = ( 20.876 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.898    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.994 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.882    20.876    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X5Y28          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDCE (Prop_fdce_C_Q)         0.459    21.335 f  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.198    22.533    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X6Y28          LUT3 (Prop_lut3_I1_O)        0.146    22.679 f  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.953    23.632    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X8Y28          LUT4 (Prop_lut4_I0_O)        0.352    23.984 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.986    24.970    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]_0
    SLICE_X9Y27          LUT5 (Prop_lut5_I0_O)        0.356    25.326 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.148    26.475    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X14Y18         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    35.243    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.334 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.679    37.013    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X14Y18         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.414    37.428    
                         clock uncertainty           -0.035    37.392    
    SLICE_X14Y18         FDCE (Setup_fdce_C_CE)      -0.371    37.021    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         37.021    
                         arrival time                         -26.475    
  -------------------------------------------------------------------
                         slack                                 10.547    

Slack (MET) :             10.547ns  (required time - arrival time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.598ns  (logic 1.313ns (23.454%)  route 4.285ns (76.546%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.680ns = ( 37.013 - 33.333 ) 
    Source Clock Delay      (SCD):    4.210ns = ( 20.876 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.898    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.994 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.882    20.876    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X5Y28          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDCE (Prop_fdce_C_Q)         0.459    21.335 f  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.198    22.533    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X6Y28          LUT3 (Prop_lut3_I1_O)        0.146    22.679 f  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.953    23.632    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X8Y28          LUT4 (Prop_lut4_I0_O)        0.352    23.984 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.986    24.970    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]_0
    SLICE_X9Y27          LUT5 (Prop_lut5_I0_O)        0.356    25.326 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.148    26.475    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X14Y18         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    35.243    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.334 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.679    37.013    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X14Y18         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.414    37.428    
                         clock uncertainty           -0.035    37.392    
    SLICE_X14Y18         FDCE (Setup_fdce_C_CE)      -0.371    37.021    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         37.021    
                         arrival time                         -26.475    
  -------------------------------------------------------------------
                         slack                                 10.547    

Slack (MET) :             10.671ns  (required time - arrival time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.433ns  (logic 1.313ns (24.167%)  route 4.120ns (75.833%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.675ns = ( 37.008 - 33.333 ) 
    Source Clock Delay      (SCD):    4.210ns = ( 20.876 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.898    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.994 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.882    20.876    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X5Y28          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDCE (Prop_fdce_C_Q)         0.459    21.335 f  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.198    22.533    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X6Y28          LUT3 (Prop_lut3_I1_O)        0.146    22.679 f  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.953    23.632    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X8Y28          LUT4 (Prop_lut4_I0_O)        0.352    23.984 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.986    24.970    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]_0
    SLICE_X9Y27          LUT5 (Prop_lut5_I0_O)        0.356    25.326 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.983    26.309    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X15Y23         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    35.243    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.334 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.674    37.008    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X15Y23         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.414    37.423    
                         clock uncertainty           -0.035    37.387    
    SLICE_X15Y23         FDCE (Setup_fdce_C_CE)      -0.407    36.980    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.980    
                         arrival time                         -26.309    
  -------------------------------------------------------------------
                         slack                                 10.671    

Slack (MET) :             10.676ns  (required time - arrival time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.429ns  (logic 1.313ns (24.184%)  route 4.116ns (75.816%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.676ns = ( 37.009 - 33.333 ) 
    Source Clock Delay      (SCD):    4.210ns = ( 20.876 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.898    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.994 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.882    20.876    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X5Y28          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDCE (Prop_fdce_C_Q)         0.459    21.335 f  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.198    22.533    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X6Y28          LUT3 (Prop_lut3_I1_O)        0.146    22.679 f  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.953    23.632    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X8Y28          LUT4 (Prop_lut4_I0_O)        0.352    23.984 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.986    24.970    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]_0
    SLICE_X9Y27          LUT5 (Prop_lut5_I0_O)        0.356    25.326 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.979    26.305    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X16Y19         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    35.243    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.334 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.675    37.009    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X16Y19         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.414    37.424    
                         clock uncertainty           -0.035    37.388    
    SLICE_X16Y19         FDCE (Setup_fdce_C_CE)      -0.407    36.981    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.981    
                         arrival time                         -26.305    
  -------------------------------------------------------------------
                         slack                                 10.676    

Slack (MET) :             10.676ns  (required time - arrival time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.429ns  (logic 1.313ns (24.184%)  route 4.116ns (75.816%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.676ns = ( 37.009 - 33.333 ) 
    Source Clock Delay      (SCD):    4.210ns = ( 20.876 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.898    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.994 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.882    20.876    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X5Y28          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDCE (Prop_fdce_C_Q)         0.459    21.335 f  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.198    22.533    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X6Y28          LUT3 (Prop_lut3_I1_O)        0.146    22.679 f  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.953    23.632    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X8Y28          LUT4 (Prop_lut4_I0_O)        0.352    23.984 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.986    24.970    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]_0
    SLICE_X9Y27          LUT5 (Prop_lut5_I0_O)        0.356    25.326 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.979    26.305    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X17Y19         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    35.243    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.334 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.675    37.009    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X17Y19         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C
                         clock pessimism              0.414    37.424    
                         clock uncertainty           -0.035    37.388    
    SLICE_X17Y19         FDCE (Setup_fdce_C_CE)      -0.407    36.981    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         36.981    
                         arrival time                         -26.305    
  -------------------------------------------------------------------
                         slack                                 10.676    

Slack (MET) :             10.847ns  (required time - arrival time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.257ns  (logic 1.313ns (24.976%)  route 3.944ns (75.024%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.675ns = ( 37.008 - 33.333 ) 
    Source Clock Delay      (SCD):    4.210ns = ( 20.876 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.898    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.994 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.882    20.876    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X5Y28          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDCE (Prop_fdce_C_Q)         0.459    21.335 f  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.198    22.533    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X6Y28          LUT3 (Prop_lut3_I1_O)        0.146    22.679 f  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.953    23.632    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X8Y28          LUT4 (Prop_lut4_I0_O)        0.352    23.984 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.986    24.970    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]_0
    SLICE_X9Y27          LUT5 (Prop_lut5_I0_O)        0.356    25.326 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.807    26.133    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X17Y21         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    35.243    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.334 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.674    37.008    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X17Y21         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.414    37.423    
                         clock uncertainty           -0.035    37.387    
    SLICE_X17Y21         FDCE (Setup_fdce_C_CE)      -0.407    36.980    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         36.980    
                         arrival time                         -26.133    
  -------------------------------------------------------------------
                         slack                                 10.847    

Slack (MET) :             11.090ns  (required time - arrival time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.056ns  (logic 1.313ns (25.971%)  route 3.743ns (74.029%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.680ns = ( 37.013 - 33.333 ) 
    Source Clock Delay      (SCD):    4.210ns = ( 20.876 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.898    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.994 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.882    20.876    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X5Y28          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDCE (Prop_fdce_C_Q)         0.459    21.335 f  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.198    22.533    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X6Y28          LUT3 (Prop_lut3_I1_O)        0.146    22.679 f  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.953    23.632    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X8Y28          LUT4 (Prop_lut4_I0_O)        0.352    23.984 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.986    24.970    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]_0
    SLICE_X9Y27          LUT5 (Prop_lut5_I0_O)        0.356    25.326 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.606    25.932    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X10Y20         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    35.243    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.334 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.679    37.013    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X10Y20         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.414    37.428    
                         clock uncertainty           -0.035    37.392    
    SLICE_X10Y20         FDCE (Setup_fdce_C_CE)      -0.371    37.021    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         37.021    
                         arrival time                         -25.932    
  -------------------------------------------------------------------
                         slack                                 11.090    

Slack (MET) :             11.241ns  (required time - arrival time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.065ns  (logic 1.285ns (25.368%)  route 3.780ns (74.632%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.675ns = ( 37.008 - 33.333 ) 
    Source Clock Delay      (SCD):    4.210ns = ( 20.876 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.898    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.994 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.882    20.876    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X5Y28          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDCE (Prop_fdce_C_Q)         0.459    21.335 f  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.198    22.533    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X6Y28          LUT3 (Prop_lut3_I1_O)        0.146    22.679 f  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.953    23.632    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X8Y28          LUT4 (Prop_lut4_I0_O)        0.352    23.984 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.986    24.970    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]_0
    SLICE_X9Y27          LUT5 (Prop_lut5_I0_O)        0.328    25.298 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.644    25.942    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X9Y23          FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    35.243    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.334 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.674    37.008    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X9Y23          FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.414    37.423    
                         clock uncertainty           -0.035    37.387    
    SLICE_X9Y23          FDCE (Setup_fdce_C_CE)      -0.205    37.182    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         37.182    
                         arrival time                         -25.942    
  -------------------------------------------------------------------
                         slack                                 11.241    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.419ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894     0.894    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.920 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.660     1.581    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y31          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDCE (Prop_fdce_C_Q)         0.164     1.745 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.177     1.922    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X6Y31          LUT3 (Prop_lut3_I2_O)        0.045     1.967 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.967    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X6Y31          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036     1.036    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.065 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.935     2.000    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y31          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.419     1.581    
    SLICE_X6Y31          FDCE (Hold_fdce_C_D)         0.120     1.701    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.580ns
    Clock Pessimism Removal (CPR):    0.419ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894     0.894    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.920 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.659     1.580    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y30          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDCE (Prop_fdce_C_Q)         0.164     1.744 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.177     1.921    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X6Y30          LUT3 (Prop_lut3_I2_O)        0.045     1.966 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.966    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X6Y30          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036     1.036    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.065 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.934     1.999    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y30          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.419     1.580    
    SLICE_X6Y30          FDCE (Hold_fdce_C_D)         0.120     1.700    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.245ns (44.779%)  route 0.302ns (55.221%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.580ns
    Clock Pessimism Removal (CPR):    0.419ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894     0.894    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.920 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.659     1.580    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y30          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDCE (Prop_fdce_C_Q)         0.148     1.728 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.302     2.030    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X6Y30          LUT3 (Prop_lut3_I2_O)        0.097     2.127 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     2.127    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_37
    SLICE_X6Y30          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036     1.036    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.065 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.934     1.999    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y30          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.419     1.580    
    SLICE_X6Y30          FDCE (Hold_fdce_C_D)         0.131     1.711    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.569ns  (logic 0.191ns (33.582%)  route 0.378ns (66.418%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns = ( 18.665 - 16.667 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 18.247 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894    17.561    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.587 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.660    18.247    mb_design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X3Y30          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDCE (Prop_fdce_C_Q)         0.146    18.393 f  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.240    18.634    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[3]
    SLICE_X3Y30          LUT5 (Prop_lut5_I3_O)        0.045    18.679 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.137    18.816    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X4Y30          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036    17.703    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.732 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.934    18.665    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X4Y30          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.382    18.283    
    SLICE_X4Y30          FDCE (Hold_fdce_C_CE)       -0.032    18.251    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -18.251    
                         arrival time                          18.816    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.569ns  (logic 0.191ns (33.582%)  route 0.378ns (66.418%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns = ( 18.665 - 16.667 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 18.247 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894    17.561    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.587 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.660    18.247    mb_design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X3Y30          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDCE (Prop_fdce_C_Q)         0.146    18.393 f  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.240    18.634    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[3]
    SLICE_X3Y30          LUT5 (Prop_lut5_I3_O)        0.045    18.679 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.137    18.816    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X4Y30          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036    17.703    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.732 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.934    18.665    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X4Y30          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.382    18.283    
    SLICE_X4Y30          FDCE (Hold_fdce_C_CE)       -0.032    18.251    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -18.251    
                         arrival time                          18.816    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.569ns  (logic 0.191ns (33.582%)  route 0.378ns (66.418%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns = ( 18.665 - 16.667 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 18.247 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894    17.561    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.587 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.660    18.247    mb_design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X3Y30          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDCE (Prop_fdce_C_Q)         0.146    18.393 f  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.240    18.634    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[3]
    SLICE_X3Y30          LUT5 (Prop_lut5_I3_O)        0.045    18.679 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.137    18.816    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X4Y30          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036    17.703    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.732 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.934    18.665    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X4Y30          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.382    18.283    
    SLICE_X4Y30          FDCE (Hold_fdce_C_CE)       -0.032    18.251    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -18.251    
                         arrival time                          18.816    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.569ns  (logic 0.191ns (33.582%)  route 0.378ns (66.418%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns = ( 18.665 - 16.667 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 18.247 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894    17.561    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.587 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.660    18.247    mb_design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X3Y30          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDCE (Prop_fdce_C_Q)         0.146    18.393 f  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.240    18.634    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[3]
    SLICE_X3Y30          LUT5 (Prop_lut5_I3_O)        0.045    18.679 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.137    18.816    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X4Y30          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036    17.703    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.732 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.934    18.665    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X4Y30          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.382    18.283    
    SLICE_X4Y30          FDCE (Hold_fdce_C_CE)       -0.032    18.251    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]
  -------------------------------------------------------------------
                         required time                        -18.251    
                         arrival time                          18.816    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.623ns  (logic 0.191ns (30.676%)  route 0.432ns (69.324%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns = ( 18.664 - 16.667 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 18.247 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894    17.561    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.587 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.660    18.247    mb_design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X3Y30          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDCE (Prop_fdce_C_Q)         0.146    18.393 f  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.240    18.634    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[3]
    SLICE_X3Y30          LUT5 (Prop_lut5_I3_O)        0.045    18.679 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.191    18.870    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X4Y29          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036    17.703    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.732 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.933    18.664    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X4Y29          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.382    18.282    
    SLICE_X4Y29          FDCE (Hold_fdce_C_CE)       -0.032    18.250    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -18.250    
                         arrival time                          18.870    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.623ns  (logic 0.191ns (30.676%)  route 0.432ns (69.324%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns = ( 18.664 - 16.667 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 18.247 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894    17.561    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.587 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.660    18.247    mb_design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X3Y30          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDCE (Prop_fdce_C_Q)         0.146    18.393 f  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.240    18.634    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[3]
    SLICE_X3Y30          LUT5 (Prop_lut5_I3_O)        0.045    18.679 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.191    18.870    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X4Y29          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036    17.703    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.732 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.933    18.664    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X4Y29          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.382    18.282    
    SLICE_X4Y29          FDCE (Hold_fdce_C_CE)       -0.032    18.250    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -18.250    
                         arrival time                          18.870    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.623ns  (logic 0.191ns (30.676%)  route 0.432ns (69.324%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns = ( 18.664 - 16.667 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 18.247 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894    17.561    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.587 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.660    18.247    mb_design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X3Y30          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDCE (Prop_fdce_C_Q)         0.146    18.393 f  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.240    18.634    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[3]
    SLICE_X3Y30          LUT5 (Prop_lut5_I3_O)        0.045    18.679 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.191    18.870    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X4Y29          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036    17.703    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.732 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.933    18.664    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X4Y29          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.382    18.282    
    SLICE_X4Y29          FDCE (Hold_fdce_C_CE)       -0.032    18.250    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -18.250    
                         arrival time                          18.870    
  -------------------------------------------------------------------
                         slack                                  0.620    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         33.333      31.178     BUFGCTRL_X0Y1  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X6Y30    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X6Y31    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X5Y28    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X4Y29    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X4Y30    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X4Y29    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X4Y29    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X4Y30    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X4Y30    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X16Y19   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X17Y19   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X14Y18   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X14Y18   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X17Y21   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X10Y20   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X15Y18   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X6Y30    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X5Y28    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X4Y29    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X5Y28    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X4Y30    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X4Y30    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X4Y30    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X4Y30    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X17Y21   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X6Y30    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X6Y30    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X6Y31    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X6Y31    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mb_design_clk_wiz_1_0
  To Clock:  clk_out1_mb_design_clk_wiz_1_0

Setup :          595  Failing Endpoints,  Worst Slack      -33.416ns,  Total Violation    -1215.041ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -33.416ns  (required time - arrival time)
  Source:                 mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s_data_in_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/data_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_design_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        43.104ns  (logic 14.653ns (33.994%)  route 28.451ns (66.006%))
  Logic Levels:           78  (CARRY4=52 LUT2=1 LUT3=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 8.493 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.752ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8217, routed)        1.788    -0.752    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s00_axis_aclk
    SLICE_X63Y27         FDRE                                         r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s_data_in_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.296 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s_data_in_reg[29]/Q
                         net (fo=14, routed)          0.665     0.369    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/Q[29]
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.124     0.493 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_4__1/O
                         net (fo=1, routed)           0.000     0.493    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_4__1_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.025 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.025    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.139 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.139    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.253 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.253    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.367 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=211, routed)         1.131     2.499    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/CO[0]
    SLICE_X67Y27         LUT6 (Prop_lut6_I5_O)        0.124     2.623 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_1/O
                         net (fo=1, routed)           0.190     2.812    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[2].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_0[0]
    SLICE_X66Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.332 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[2].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.332    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[2].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X66Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.449 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[2].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.449    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[2].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X66Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.566 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[2].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.566    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[2].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X66Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.683 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[2].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=155, routed)         1.058     4.741    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/data_reg[13][0]
    SLICE_X69Y30         LUT5 (Prop_lut5_I3_O)        0.124     4.865 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_1__12_comp/O
                         net (fo=1, routed)           0.356     5.221    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[3].NORMAL_ITER.SquareRootBasic/comp1/DI[1]
    SLICE_X66Y31         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     5.625 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[3].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.625    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[3].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X66Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.742 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[3].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.742    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[3].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X66Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.859 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[3].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.859    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[3].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X66Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.976 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[3].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=209, routed)         1.034     7.010    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/data_reg[12][0]
    SLICE_X69Y32         LUT6 (Prop_lut6_I0_O)        0.124     7.134 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_13__11/O
                         net (fo=1, routed)           0.294     7.429    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_13__11_n_0
    SLICE_X70Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.553 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     7.553    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_1[1]
    SLICE_X70Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.933 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.933    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X70Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.050 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.050    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X70Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.167 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.167    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X70Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.284 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=164, routed)         1.092     9.375    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__0_i_7__1_0[0]
    SLICE_X72Y32         LUT3 (Prop_lut3_I2_O)        0.124     9.499 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__0_i_9__1/O
                         net (fo=1, routed)           0.806    10.305    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[5]_4[6]
    SLICE_X73Y33         LUT6 (Prop_lut6_I0_O)        0.124    10.429 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_4__3/O
                         net (fo=1, routed)           0.000    10.429    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_0[0]
    SLICE_X73Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.961 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.961    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X73Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.075 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.075    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X73Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.189 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=199, routed)         1.090    12.280    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__1_i_17__6[0]
    SLICE_X72Y33         LUT6 (Prop_lut6_I5_O)        0.124    12.404 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry_i_9__2/O
                         net (fo=12, routed)          0.615    13.019    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[6]_5[4]
    SLICE_X75Y34         LUT6 (Prop_lut6_I1_O)        0.124    13.143 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_5__1/O
                         net (fo=1, routed)           0.000    13.143    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_1[2]
    SLICE_X75Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.544 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.544    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X75Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.658 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.658    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X75Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.772 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.772    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X75Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.886 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=160, routed)         1.229    15.114    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/data_reg[9][0]
    SLICE_X77Y34         LUT6 (Prop_lut6_I3_O)        0.124    15.238 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_1__2_comp/O
                         net (fo=1, routed)           0.471    15.709    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_0[2]
    SLICE_X77Y35         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.094 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000    16.094    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X77Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.208 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.208    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X77Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.322 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.322    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X77Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.436 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=181, routed)         1.228    17.664    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/data_reg[8][0]
    SLICE_X77Y40         LUT6 (Prop_lut6_I3_O)        0.124    17.788 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_1_comp/O
                         net (fo=1, routed)           0.336    18.124    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[8].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_0[0]
    SLICE_X75Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.650 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[8].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.650    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[8].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X75Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.764 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[8].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.764    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[8].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X75Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.878 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[8].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=154, routed)         1.330    20.209    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/data_reg[7][0]
    SLICE_X73Y38         LUT6 (Prop_lut6_I0_O)        0.124    20.333 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_14__3/O
                         net (fo=1, routed)           0.544    20.877    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_14__3_n_0
    SLICE_X73Y39         LUT6 (Prop_lut6_I5_O)        0.124    21.001 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_6__5/O
                         net (fo=1, routed)           0.000    21.001    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[9].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_1[1]
    SLICE_X73Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.399 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[9].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000    21.399    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[9].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X73Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.513 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[9].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.513    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[9].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X73Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.627 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[9].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.627    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[9].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X73Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.741 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[9].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=165, routed)         1.145    22.885    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__2_i_9_0[0]
    SLICE_X70Y39         LUT6 (Prop_lut6_I5_O)        0.124    23.009 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry_i_9__6/O
                         net (fo=10, routed)          0.916    23.925    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[10]_9[4]
    SLICE_X65Y37         LUT6 (Prop_lut6_I1_O)        0.124    24.049 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_5__5/O
                         net (fo=1, routed)           0.000    24.049    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/S[2]
    SLICE_X65Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.450 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000    24.450    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.564 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.564    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.678 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    24.678    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.792 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=148, routed)         1.366    26.158    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/data_reg[5][0]
    SLICE_X64Y43         LUT6 (Prop_lut6_I2_O)        0.124    26.282 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_1__9_comp/O
                         net (fo=1, routed)           0.685    26.967    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_0[2]
    SLICE_X64Y40         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    27.365 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.365    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X64Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.479 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.479    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X64Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.593 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=145, routed)         1.267    28.860    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__2_i_5__11[0]
    SLICE_X64Y38         LUT5 (Prop_lut5_I4_O)        0.124    28.984 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__0_i_9__8/O
                         net (fo=8, routed)           0.848    29.832    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[12]_11[11]
    SLICE_X67Y40         LUT5 (Prop_lut5_I4_O)        0.124    29.956 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_5__6/O
                         net (fo=1, routed)           0.000    29.956    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_1[2]
    SLICE_X67Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    30.354 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.354    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X67Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.468 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.468    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X67Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.582 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=137, routed)         0.797    31.379    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/data[31]_i_44[0]
    SLICE_X65Y42         LUT5 (Prop_lut5_I4_O)        0.124    31.503 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__0_i_13__6/O
                         net (fo=9, routed)           0.606    32.109    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[13]_12[8]
    SLICE_X68Y41         LUT6 (Prop_lut6_I0_O)        0.124    32.233 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_3__1/O
                         net (fo=1, routed)           0.657    32.890    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_0[1]
    SLICE_X62Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    33.410 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    33.410    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X62Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.527 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    33.527    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.644 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=129, routed)         1.369    35.013    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/data_reg[20][0]
    SLICE_X75Y45         LUT3 (Prop_lut3_I2_O)        0.124    35.137 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__0_i_10__9/O
                         net (fo=2, routed)           0.660    35.797    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[14]_13[13]
    SLICE_X73Y44         LUT5 (Prop_lut5_I4_O)        0.124    35.921 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_5__7/O
                         net (fo=1, routed)           0.000    35.921    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_1[3]
    SLICE_X73Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.322 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    36.322    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X73Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.436 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    36.436    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X73Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.550 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=101, routed)         0.969    37.519    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/data_reg[19][0]
    SLICE_X70Y46         LUT5 (Prop_lut5_I4_O)        0.124    37.643 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__1_i_6__10/O
                         net (fo=5, routed)           0.625    38.268    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[15]_14[15]
    SLICE_X64Y47         LUT6 (Prop_lut6_I5_O)        0.124    38.392 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_i_1__10/O
                         net (fo=1, routed)           0.909    39.302    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[15].LAST_ITER.SquareRootBasic/comp1/o0_carry__2_0[0]
    SLICE_X71Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.828 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[15].LAST_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    39.828    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[15].LAST_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X71Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.942 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[15].LAST_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=23, routed)          1.236    41.178    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/data_reg[0][0]
    SLICE_X69Y48         LUT6 (Prop_lut6_I2_O)        0.124    41.302 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/data[31]_i_9/O
                         net (fo=16, routed)          0.927    42.229    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/data[31]_i_9_n_0
    SLICE_X69Y50         LUT6 (Prop_lut6_I4_O)        0.124    42.353 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/data[27]_i_1/O
                         net (fo=1, routed)           0.000    42.353    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock_n_26
    SLICE_X69Y50         FDRE                                         r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/data_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8217, routed)        1.513     8.493    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s00_axis_aclk
    SLICE_X69Y50         FDRE                                         r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/data_reg[27]/C
                         clock pessimism              0.487     8.980    
                         clock uncertainty           -0.074     8.906    
    SLICE_X69Y50         FDRE (Setup_fdre_C_D)        0.031     8.937    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/data_reg[27]
  -------------------------------------------------------------------
                         required time                          8.937    
                         arrival time                         -42.353    
  -------------------------------------------------------------------
                         slack                                -33.416    

Slack (VIOLATED) :        -33.391ns  (required time - arrival time)
  Source:                 mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s_data_in_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/data_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_design_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        43.080ns  (logic 14.653ns (34.013%)  route 28.427ns (65.987%))
  Logic Levels:           78  (CARRY4=52 LUT2=1 LUT3=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 8.493 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.752ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8217, routed)        1.788    -0.752    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s00_axis_aclk
    SLICE_X63Y27         FDRE                                         r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s_data_in_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.296 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s_data_in_reg[29]/Q
                         net (fo=14, routed)          0.665     0.369    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/Q[29]
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.124     0.493 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_4__1/O
                         net (fo=1, routed)           0.000     0.493    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_4__1_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.025 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.025    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.139 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.139    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.253 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.253    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.367 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=211, routed)         1.131     2.499    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/CO[0]
    SLICE_X67Y27         LUT6 (Prop_lut6_I5_O)        0.124     2.623 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_1/O
                         net (fo=1, routed)           0.190     2.812    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[2].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_0[0]
    SLICE_X66Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.332 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[2].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.332    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[2].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X66Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.449 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[2].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.449    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[2].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X66Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.566 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[2].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.566    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[2].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X66Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.683 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[2].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=155, routed)         1.058     4.741    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/data_reg[13][0]
    SLICE_X69Y30         LUT5 (Prop_lut5_I3_O)        0.124     4.865 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_1__12_comp/O
                         net (fo=1, routed)           0.356     5.221    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[3].NORMAL_ITER.SquareRootBasic/comp1/DI[1]
    SLICE_X66Y31         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     5.625 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[3].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.625    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[3].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X66Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.742 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[3].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.742    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[3].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X66Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.859 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[3].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.859    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[3].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X66Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.976 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[3].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=209, routed)         1.034     7.010    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/data_reg[12][0]
    SLICE_X69Y32         LUT6 (Prop_lut6_I0_O)        0.124     7.134 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_13__11/O
                         net (fo=1, routed)           0.294     7.429    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_13__11_n_0
    SLICE_X70Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.553 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     7.553    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_1[1]
    SLICE_X70Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.933 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.933    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X70Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.050 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.050    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X70Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.167 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.167    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X70Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.284 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=164, routed)         1.092     9.375    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__0_i_7__1_0[0]
    SLICE_X72Y32         LUT3 (Prop_lut3_I2_O)        0.124     9.499 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__0_i_9__1/O
                         net (fo=1, routed)           0.806    10.305    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[5]_4[6]
    SLICE_X73Y33         LUT6 (Prop_lut6_I0_O)        0.124    10.429 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_4__3/O
                         net (fo=1, routed)           0.000    10.429    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_0[0]
    SLICE_X73Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.961 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.961    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X73Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.075 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.075    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X73Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.189 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=199, routed)         1.090    12.280    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__1_i_17__6[0]
    SLICE_X72Y33         LUT6 (Prop_lut6_I5_O)        0.124    12.404 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry_i_9__2/O
                         net (fo=12, routed)          0.615    13.019    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[6]_5[4]
    SLICE_X75Y34         LUT6 (Prop_lut6_I1_O)        0.124    13.143 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_5__1/O
                         net (fo=1, routed)           0.000    13.143    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_1[2]
    SLICE_X75Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.544 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.544    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X75Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.658 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.658    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X75Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.772 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.772    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X75Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.886 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=160, routed)         1.229    15.114    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/data_reg[9][0]
    SLICE_X77Y34         LUT6 (Prop_lut6_I3_O)        0.124    15.238 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_1__2_comp/O
                         net (fo=1, routed)           0.471    15.709    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_0[2]
    SLICE_X77Y35         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.094 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000    16.094    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X77Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.208 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.208    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X77Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.322 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.322    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X77Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.436 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=181, routed)         1.228    17.664    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/data_reg[8][0]
    SLICE_X77Y40         LUT6 (Prop_lut6_I3_O)        0.124    17.788 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_1_comp/O
                         net (fo=1, routed)           0.336    18.124    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[8].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_0[0]
    SLICE_X75Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.650 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[8].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.650    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[8].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X75Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.764 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[8].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.764    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[8].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X75Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.878 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[8].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=154, routed)         1.330    20.209    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/data_reg[7][0]
    SLICE_X73Y38         LUT6 (Prop_lut6_I0_O)        0.124    20.333 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_14__3/O
                         net (fo=1, routed)           0.544    20.877    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_14__3_n_0
    SLICE_X73Y39         LUT6 (Prop_lut6_I5_O)        0.124    21.001 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_6__5/O
                         net (fo=1, routed)           0.000    21.001    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[9].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_1[1]
    SLICE_X73Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.399 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[9].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000    21.399    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[9].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X73Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.513 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[9].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.513    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[9].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X73Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.627 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[9].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.627    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[9].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X73Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.741 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[9].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=165, routed)         1.145    22.885    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__2_i_9_0[0]
    SLICE_X70Y39         LUT6 (Prop_lut6_I5_O)        0.124    23.009 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry_i_9__6/O
                         net (fo=10, routed)          0.916    23.925    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[10]_9[4]
    SLICE_X65Y37         LUT6 (Prop_lut6_I1_O)        0.124    24.049 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_5__5/O
                         net (fo=1, routed)           0.000    24.049    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/S[2]
    SLICE_X65Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.450 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000    24.450    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.564 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.564    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.678 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    24.678    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.792 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=148, routed)         1.366    26.158    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/data_reg[5][0]
    SLICE_X64Y43         LUT6 (Prop_lut6_I2_O)        0.124    26.282 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_1__9_comp/O
                         net (fo=1, routed)           0.685    26.967    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_0[2]
    SLICE_X64Y40         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    27.365 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.365    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X64Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.479 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.479    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X64Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.593 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=145, routed)         1.267    28.860    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__2_i_5__11[0]
    SLICE_X64Y38         LUT5 (Prop_lut5_I4_O)        0.124    28.984 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__0_i_9__8/O
                         net (fo=8, routed)           0.848    29.832    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[12]_11[11]
    SLICE_X67Y40         LUT5 (Prop_lut5_I4_O)        0.124    29.956 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_5__6/O
                         net (fo=1, routed)           0.000    29.956    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_1[2]
    SLICE_X67Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    30.354 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.354    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X67Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.468 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.468    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X67Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.582 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=137, routed)         0.797    31.379    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/data[31]_i_44[0]
    SLICE_X65Y42         LUT5 (Prop_lut5_I4_O)        0.124    31.503 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__0_i_13__6/O
                         net (fo=9, routed)           0.606    32.109    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[13]_12[8]
    SLICE_X68Y41         LUT6 (Prop_lut6_I0_O)        0.124    32.233 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_3__1/O
                         net (fo=1, routed)           0.657    32.890    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_0[1]
    SLICE_X62Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    33.410 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    33.410    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X62Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.527 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    33.527    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.644 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=129, routed)         1.369    35.013    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/data_reg[20][0]
    SLICE_X75Y45         LUT3 (Prop_lut3_I2_O)        0.124    35.137 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__0_i_10__9/O
                         net (fo=2, routed)           0.660    35.797    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[14]_13[13]
    SLICE_X73Y44         LUT5 (Prop_lut5_I4_O)        0.124    35.921 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_5__7/O
                         net (fo=1, routed)           0.000    35.921    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_1[3]
    SLICE_X73Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.322 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    36.322    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X73Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.436 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    36.436    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X73Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.550 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=101, routed)         0.969    37.519    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/data_reg[19][0]
    SLICE_X70Y46         LUT5 (Prop_lut5_I4_O)        0.124    37.643 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__1_i_6__10/O
                         net (fo=5, routed)           0.625    38.268    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[15]_14[15]
    SLICE_X64Y47         LUT6 (Prop_lut6_I5_O)        0.124    38.392 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_i_1__10/O
                         net (fo=1, routed)           0.909    39.302    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[15].LAST_ITER.SquareRootBasic/comp1/o0_carry__2_0[0]
    SLICE_X71Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.828 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[15].LAST_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    39.828    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[15].LAST_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X71Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.942 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[15].LAST_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=23, routed)          1.280    41.222    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/data_reg[0][0]
    SLICE_X71Y49         LUT6 (Prop_lut6_I3_O)        0.124    41.346 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/data[31]_i_5_comp/O
                         net (fo=16, routed)          0.859    42.205    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/data[31]_i_5_n_0
    SLICE_X69Y50         LUT6 (Prop_lut6_I0_O)        0.124    42.329 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/data[23]_i_1/O
                         net (fo=1, routed)           0.000    42.329    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock_n_22
    SLICE_X69Y50         FDRE                                         r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8217, routed)        1.513     8.493    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s00_axis_aclk
    SLICE_X69Y50         FDRE                                         r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/data_reg[23]/C
                         clock pessimism              0.487     8.980    
                         clock uncertainty           -0.074     8.906    
    SLICE_X69Y50         FDRE (Setup_fdre_C_D)        0.032     8.938    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/data_reg[23]
  -------------------------------------------------------------------
                         required time                          8.938    
                         arrival time                         -42.329    
  -------------------------------------------------------------------
                         slack                                -33.391    

Slack (VIOLATED) :        -33.342ns  (required time - arrival time)
  Source:                 mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s_data_in_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_design_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        43.324ns  (logic 14.653ns (33.822%)  route 28.671ns (66.178%))
  Logic Levels:           78  (CARRY4=52 LUT2=1 LUT3=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 8.657 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.752ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8217, routed)        1.788    -0.752    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s00_axis_aclk
    SLICE_X63Y27         FDRE                                         r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s_data_in_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.296 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s_data_in_reg[29]/Q
                         net (fo=14, routed)          0.665     0.369    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/Q[29]
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.124     0.493 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_4__1/O
                         net (fo=1, routed)           0.000     0.493    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_4__1_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.025 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.025    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.139 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.139    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.253 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.253    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.367 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=211, routed)         1.131     2.499    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/CO[0]
    SLICE_X67Y27         LUT6 (Prop_lut6_I5_O)        0.124     2.623 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_1/O
                         net (fo=1, routed)           0.190     2.812    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[2].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_0[0]
    SLICE_X66Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.332 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[2].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.332    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[2].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X66Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.449 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[2].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.449    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[2].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X66Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.566 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[2].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.566    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[2].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X66Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.683 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[2].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=155, routed)         1.058     4.741    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/data_reg[13][0]
    SLICE_X69Y30         LUT5 (Prop_lut5_I3_O)        0.124     4.865 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_1__12_comp/O
                         net (fo=1, routed)           0.356     5.221    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[3].NORMAL_ITER.SquareRootBasic/comp1/DI[1]
    SLICE_X66Y31         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     5.625 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[3].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.625    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[3].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X66Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.742 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[3].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.742    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[3].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X66Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.859 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[3].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.859    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[3].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X66Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.976 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[3].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=209, routed)         1.034     7.010    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/data_reg[12][0]
    SLICE_X69Y32         LUT6 (Prop_lut6_I0_O)        0.124     7.134 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_13__11/O
                         net (fo=1, routed)           0.294     7.429    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_13__11_n_0
    SLICE_X70Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.553 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     7.553    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_1[1]
    SLICE_X70Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.933 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.933    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X70Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.050 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.050    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X70Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.167 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.167    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X70Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.284 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=164, routed)         1.092     9.375    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__0_i_7__1_0[0]
    SLICE_X72Y32         LUT3 (Prop_lut3_I2_O)        0.124     9.499 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__0_i_9__1/O
                         net (fo=1, routed)           0.806    10.305    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[5]_4[6]
    SLICE_X73Y33         LUT6 (Prop_lut6_I0_O)        0.124    10.429 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_4__3/O
                         net (fo=1, routed)           0.000    10.429    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_0[0]
    SLICE_X73Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.961 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.961    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X73Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.075 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.075    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X73Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.189 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=199, routed)         1.090    12.280    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__1_i_17__6[0]
    SLICE_X72Y33         LUT6 (Prop_lut6_I5_O)        0.124    12.404 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry_i_9__2/O
                         net (fo=12, routed)          0.615    13.019    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[6]_5[4]
    SLICE_X75Y34         LUT6 (Prop_lut6_I1_O)        0.124    13.143 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_5__1/O
                         net (fo=1, routed)           0.000    13.143    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_1[2]
    SLICE_X75Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.544 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.544    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X75Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.658 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.658    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X75Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.772 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.772    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X75Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.886 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=160, routed)         1.229    15.114    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/data_reg[9][0]
    SLICE_X77Y34         LUT6 (Prop_lut6_I3_O)        0.124    15.238 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_1__2_comp/O
                         net (fo=1, routed)           0.471    15.709    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_0[2]
    SLICE_X77Y35         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.094 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000    16.094    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X77Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.208 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.208    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X77Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.322 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.322    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X77Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.436 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=181, routed)         1.228    17.664    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/data_reg[8][0]
    SLICE_X77Y40         LUT6 (Prop_lut6_I3_O)        0.124    17.788 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_1_comp/O
                         net (fo=1, routed)           0.336    18.124    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[8].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_0[0]
    SLICE_X75Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.650 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[8].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.650    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[8].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X75Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.764 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[8].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.764    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[8].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X75Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.878 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[8].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=154, routed)         1.330    20.209    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/data_reg[7][0]
    SLICE_X73Y38         LUT6 (Prop_lut6_I0_O)        0.124    20.333 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_14__3/O
                         net (fo=1, routed)           0.544    20.877    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_14__3_n_0
    SLICE_X73Y39         LUT6 (Prop_lut6_I5_O)        0.124    21.001 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_6__5/O
                         net (fo=1, routed)           0.000    21.001    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[9].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_1[1]
    SLICE_X73Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.399 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[9].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000    21.399    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[9].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X73Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.513 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[9].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.513    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[9].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X73Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.627 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[9].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.627    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[9].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X73Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.741 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[9].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=165, routed)         1.145    22.885    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__2_i_9_0[0]
    SLICE_X70Y39         LUT6 (Prop_lut6_I5_O)        0.124    23.009 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry_i_9__6/O
                         net (fo=10, routed)          0.916    23.925    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[10]_9[4]
    SLICE_X65Y37         LUT6 (Prop_lut6_I1_O)        0.124    24.049 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_5__5/O
                         net (fo=1, routed)           0.000    24.049    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/S[2]
    SLICE_X65Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.450 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000    24.450    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.564 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.564    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.678 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    24.678    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.792 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=148, routed)         1.366    26.158    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/data_reg[5][0]
    SLICE_X64Y43         LUT6 (Prop_lut6_I2_O)        0.124    26.282 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_1__9_comp/O
                         net (fo=1, routed)           0.685    26.967    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_0[2]
    SLICE_X64Y40         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    27.365 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.365    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X64Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.479 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.479    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X64Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.593 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=145, routed)         1.267    28.860    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__2_i_5__11[0]
    SLICE_X64Y38         LUT5 (Prop_lut5_I4_O)        0.124    28.984 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__0_i_9__8/O
                         net (fo=8, routed)           0.848    29.832    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[12]_11[11]
    SLICE_X67Y40         LUT5 (Prop_lut5_I4_O)        0.124    29.956 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_5__6/O
                         net (fo=1, routed)           0.000    29.956    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_1[2]
    SLICE_X67Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    30.354 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.354    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X67Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.468 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.468    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X67Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.582 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=137, routed)         0.797    31.379    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/data[31]_i_44[0]
    SLICE_X65Y42         LUT5 (Prop_lut5_I4_O)        0.124    31.503 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__0_i_13__6/O
                         net (fo=9, routed)           0.606    32.109    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[13]_12[8]
    SLICE_X68Y41         LUT6 (Prop_lut6_I0_O)        0.124    32.233 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_3__1/O
                         net (fo=1, routed)           0.657    32.890    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_0[1]
    SLICE_X62Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    33.410 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    33.410    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X62Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.527 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    33.527    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.644 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=129, routed)         1.369    35.013    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/data_reg[20][0]
    SLICE_X75Y45         LUT3 (Prop_lut3_I2_O)        0.124    35.137 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__0_i_10__9/O
                         net (fo=2, routed)           0.660    35.797    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[14]_13[13]
    SLICE_X73Y44         LUT5 (Prop_lut5_I4_O)        0.124    35.921 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_5__7/O
                         net (fo=1, routed)           0.000    35.921    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_1[3]
    SLICE_X73Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.322 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    36.322    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X73Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.436 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    36.436    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X73Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.550 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=101, routed)         0.969    37.519    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/data_reg[19][0]
    SLICE_X70Y46         LUT5 (Prop_lut5_I4_O)        0.124    37.643 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__1_i_6__10/O
                         net (fo=5, routed)           0.625    38.268    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[15]_14[15]
    SLICE_X64Y47         LUT6 (Prop_lut6_I5_O)        0.124    38.392 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_i_1__10/O
                         net (fo=1, routed)           0.909    39.302    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[15].LAST_ITER.SquareRootBasic/comp1/o0_carry__2_0[0]
    SLICE_X71Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.828 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[15].LAST_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    39.828    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[15].LAST_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X71Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.942 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[15].LAST_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=23, routed)          1.280    41.222    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/data_reg[0][0]
    SLICE_X71Y49         LUT6 (Prop_lut6_I3_O)        0.124    41.346 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/data[31]_i_5_comp/O
                         net (fo=16, routed)          1.102    42.448    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/data[31]_i_5_n_0
    SLICE_X66Y49         LUT6 (Prop_lut6_I0_O)        0.124    42.572 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/data[29]_i_1/O
                         net (fo=1, routed)           0.000    42.572    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock_n_28
    SLICE_X66Y49         FDRE                                         r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8217, routed)        1.678     8.657    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s00_axis_aclk
    SLICE_X66Y49         FDRE                                         r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/data_reg[29]/C
                         clock pessimism              0.568     9.225    
                         clock uncertainty           -0.074     9.151    
    SLICE_X66Y49         FDRE (Setup_fdre_C_D)        0.079     9.230    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/data_reg[29]
  -------------------------------------------------------------------
                         required time                          9.230    
                         arrival time                         -42.572    
  -------------------------------------------------------------------
                         slack                                -33.342    

Slack (VIOLATED) :        -33.278ns  (required time - arrival time)
  Source:                 mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s_data_in_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/data_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_design_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        43.261ns  (logic 14.653ns (33.871%)  route 28.608ns (66.129%))
  Logic Levels:           78  (CARRY4=52 LUT2=1 LUT3=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 8.657 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.752ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8217, routed)        1.788    -0.752    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s00_axis_aclk
    SLICE_X63Y27         FDRE                                         r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s_data_in_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.296 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s_data_in_reg[29]/Q
                         net (fo=14, routed)          0.665     0.369    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/Q[29]
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.124     0.493 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_4__1/O
                         net (fo=1, routed)           0.000     0.493    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_4__1_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.025 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.025    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.139 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.139    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.253 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.253    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.367 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=211, routed)         1.131     2.499    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/CO[0]
    SLICE_X67Y27         LUT6 (Prop_lut6_I5_O)        0.124     2.623 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_1/O
                         net (fo=1, routed)           0.190     2.812    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[2].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_0[0]
    SLICE_X66Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.332 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[2].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.332    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[2].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X66Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.449 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[2].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.449    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[2].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X66Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.566 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[2].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.566    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[2].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X66Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.683 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[2].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=155, routed)         1.058     4.741    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/data_reg[13][0]
    SLICE_X69Y30         LUT5 (Prop_lut5_I3_O)        0.124     4.865 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_1__12_comp/O
                         net (fo=1, routed)           0.356     5.221    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[3].NORMAL_ITER.SquareRootBasic/comp1/DI[1]
    SLICE_X66Y31         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     5.625 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[3].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.625    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[3].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X66Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.742 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[3].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.742    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[3].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X66Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.859 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[3].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.859    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[3].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X66Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.976 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[3].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=209, routed)         1.034     7.010    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/data_reg[12][0]
    SLICE_X69Y32         LUT6 (Prop_lut6_I0_O)        0.124     7.134 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_13__11/O
                         net (fo=1, routed)           0.294     7.429    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_13__11_n_0
    SLICE_X70Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.553 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     7.553    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_1[1]
    SLICE_X70Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.933 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.933    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X70Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.050 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.050    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X70Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.167 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.167    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X70Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.284 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=164, routed)         1.092     9.375    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__0_i_7__1_0[0]
    SLICE_X72Y32         LUT3 (Prop_lut3_I2_O)        0.124     9.499 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__0_i_9__1/O
                         net (fo=1, routed)           0.806    10.305    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[5]_4[6]
    SLICE_X73Y33         LUT6 (Prop_lut6_I0_O)        0.124    10.429 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_4__3/O
                         net (fo=1, routed)           0.000    10.429    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_0[0]
    SLICE_X73Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.961 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.961    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X73Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.075 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.075    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X73Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.189 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=199, routed)         1.090    12.280    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__1_i_17__6[0]
    SLICE_X72Y33         LUT6 (Prop_lut6_I5_O)        0.124    12.404 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry_i_9__2/O
                         net (fo=12, routed)          0.615    13.019    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[6]_5[4]
    SLICE_X75Y34         LUT6 (Prop_lut6_I1_O)        0.124    13.143 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_5__1/O
                         net (fo=1, routed)           0.000    13.143    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_1[2]
    SLICE_X75Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.544 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.544    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X75Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.658 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.658    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X75Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.772 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.772    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X75Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.886 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=160, routed)         1.229    15.114    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/data_reg[9][0]
    SLICE_X77Y34         LUT6 (Prop_lut6_I3_O)        0.124    15.238 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_1__2_comp/O
                         net (fo=1, routed)           0.471    15.709    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_0[2]
    SLICE_X77Y35         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.094 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000    16.094    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X77Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.208 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.208    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X77Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.322 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.322    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X77Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.436 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=181, routed)         1.228    17.664    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/data_reg[8][0]
    SLICE_X77Y40         LUT6 (Prop_lut6_I3_O)        0.124    17.788 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_1_comp/O
                         net (fo=1, routed)           0.336    18.124    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[8].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_0[0]
    SLICE_X75Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.650 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[8].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.650    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[8].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X75Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.764 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[8].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.764    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[8].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X75Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.878 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[8].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=154, routed)         1.330    20.209    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/data_reg[7][0]
    SLICE_X73Y38         LUT6 (Prop_lut6_I0_O)        0.124    20.333 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_14__3/O
                         net (fo=1, routed)           0.544    20.877    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_14__3_n_0
    SLICE_X73Y39         LUT6 (Prop_lut6_I5_O)        0.124    21.001 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_6__5/O
                         net (fo=1, routed)           0.000    21.001    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[9].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_1[1]
    SLICE_X73Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.399 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[9].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000    21.399    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[9].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X73Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.513 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[9].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.513    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[9].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X73Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.627 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[9].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.627    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[9].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X73Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.741 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[9].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=165, routed)         1.145    22.885    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__2_i_9_0[0]
    SLICE_X70Y39         LUT6 (Prop_lut6_I5_O)        0.124    23.009 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry_i_9__6/O
                         net (fo=10, routed)          0.916    23.925    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[10]_9[4]
    SLICE_X65Y37         LUT6 (Prop_lut6_I1_O)        0.124    24.049 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_5__5/O
                         net (fo=1, routed)           0.000    24.049    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/S[2]
    SLICE_X65Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.450 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000    24.450    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.564 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.564    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.678 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    24.678    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.792 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=148, routed)         1.366    26.158    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/data_reg[5][0]
    SLICE_X64Y43         LUT6 (Prop_lut6_I2_O)        0.124    26.282 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_1__9_comp/O
                         net (fo=1, routed)           0.685    26.967    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_0[2]
    SLICE_X64Y40         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    27.365 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.365    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X64Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.479 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.479    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X64Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.593 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=145, routed)         1.267    28.860    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__2_i_5__11[0]
    SLICE_X64Y38         LUT5 (Prop_lut5_I4_O)        0.124    28.984 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__0_i_9__8/O
                         net (fo=8, routed)           0.848    29.832    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[12]_11[11]
    SLICE_X67Y40         LUT5 (Prop_lut5_I4_O)        0.124    29.956 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_5__6/O
                         net (fo=1, routed)           0.000    29.956    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_1[2]
    SLICE_X67Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    30.354 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.354    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X67Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.468 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.468    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X67Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.582 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=137, routed)         0.797    31.379    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/data[31]_i_44[0]
    SLICE_X65Y42         LUT5 (Prop_lut5_I4_O)        0.124    31.503 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__0_i_13__6/O
                         net (fo=9, routed)           0.606    32.109    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[13]_12[8]
    SLICE_X68Y41         LUT6 (Prop_lut6_I0_O)        0.124    32.233 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_3__1/O
                         net (fo=1, routed)           0.657    32.890    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_0[1]
    SLICE_X62Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    33.410 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    33.410    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X62Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.527 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    33.527    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.644 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=129, routed)         1.369    35.013    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/data_reg[20][0]
    SLICE_X75Y45         LUT3 (Prop_lut3_I2_O)        0.124    35.137 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__0_i_10__9/O
                         net (fo=2, routed)           0.660    35.797    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[14]_13[13]
    SLICE_X73Y44         LUT5 (Prop_lut5_I4_O)        0.124    35.921 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_5__7/O
                         net (fo=1, routed)           0.000    35.921    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_1[3]
    SLICE_X73Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.322 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    36.322    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X73Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.436 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    36.436    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X73Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.550 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=101, routed)         0.969    37.519    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/data_reg[19][0]
    SLICE_X70Y46         LUT5 (Prop_lut5_I4_O)        0.124    37.643 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__1_i_6__10/O
                         net (fo=5, routed)           0.625    38.268    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[15]_14[15]
    SLICE_X64Y47         LUT6 (Prop_lut6_I5_O)        0.124    38.392 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_i_1__10/O
                         net (fo=1, routed)           0.909    39.302    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[15].LAST_ITER.SquareRootBasic/comp1/o0_carry__2_0[0]
    SLICE_X71Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.828 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[15].LAST_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    39.828    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[15].LAST_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X71Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.942 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[15].LAST_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=23, routed)          1.280    41.222    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/data_reg[0][0]
    SLICE_X71Y49         LUT6 (Prop_lut6_I3_O)        0.124    41.346 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/data[31]_i_5_comp/O
                         net (fo=16, routed)          1.040    42.386    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/data[31]_i_5_n_0
    SLICE_X66Y48         LUT6 (Prop_lut6_I0_O)        0.124    42.510 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/data[24]_i_1/O
                         net (fo=1, routed)           0.000    42.510    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock_n_23
    SLICE_X66Y48         FDRE                                         r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8217, routed)        1.678     8.657    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s00_axis_aclk
    SLICE_X66Y48         FDRE                                         r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/data_reg[24]/C
                         clock pessimism              0.568     9.225    
                         clock uncertainty           -0.074     9.151    
    SLICE_X66Y48         FDRE (Setup_fdre_C_D)        0.081     9.232    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/data_reg[24]
  -------------------------------------------------------------------
                         required time                          9.232    
                         arrival time                         -42.510    
  -------------------------------------------------------------------
                         slack                                -33.278    

Slack (VIOLATED) :        -33.253ns  (required time - arrival time)
  Source:                 mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s_data_in_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/data_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_design_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        43.237ns  (logic 14.653ns (33.890%)  route 28.584ns (66.110%))
  Logic Levels:           78  (CARRY4=52 LUT2=1 LUT3=2 LUT5=7 LUT6=16)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 8.657 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.752ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8217, routed)        1.788    -0.752    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s00_axis_aclk
    SLICE_X63Y27         FDRE                                         r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s_data_in_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.296 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s_data_in_reg[29]/Q
                         net (fo=14, routed)          0.665     0.369    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/Q[29]
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.124     0.493 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_4__1/O
                         net (fo=1, routed)           0.000     0.493    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_4__1_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.025 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.025    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.139 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.139    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.253 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.253    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.367 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=211, routed)         1.131     2.499    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/CO[0]
    SLICE_X67Y27         LUT6 (Prop_lut6_I5_O)        0.124     2.623 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_1/O
                         net (fo=1, routed)           0.190     2.812    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[2].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_0[0]
    SLICE_X66Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.332 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[2].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.332    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[2].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X66Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.449 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[2].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.449    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[2].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X66Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.566 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[2].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.566    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[2].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X66Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.683 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[2].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=155, routed)         1.058     4.741    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/data_reg[13][0]
    SLICE_X69Y30         LUT5 (Prop_lut5_I3_O)        0.124     4.865 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_1__12_comp/O
                         net (fo=1, routed)           0.356     5.221    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[3].NORMAL_ITER.SquareRootBasic/comp1/DI[1]
    SLICE_X66Y31         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     5.625 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[3].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.625    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[3].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X66Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.742 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[3].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.742    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[3].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X66Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.859 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[3].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.859    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[3].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X66Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.976 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[3].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=209, routed)         1.034     7.010    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/data_reg[12][0]
    SLICE_X69Y32         LUT6 (Prop_lut6_I0_O)        0.124     7.134 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_13__11/O
                         net (fo=1, routed)           0.294     7.429    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_13__11_n_0
    SLICE_X70Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.553 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     7.553    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_1[1]
    SLICE_X70Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.933 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.933    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X70Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.050 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.050    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X70Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.167 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.167    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X70Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.284 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=164, routed)         1.092     9.375    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__0_i_7__1_0[0]
    SLICE_X72Y32         LUT3 (Prop_lut3_I2_O)        0.124     9.499 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__0_i_9__1/O
                         net (fo=1, routed)           0.806    10.305    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[5]_4[6]
    SLICE_X73Y33         LUT6 (Prop_lut6_I0_O)        0.124    10.429 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_4__3/O
                         net (fo=1, routed)           0.000    10.429    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_0[0]
    SLICE_X73Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.961 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.961    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X73Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.075 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.075    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X73Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.189 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=199, routed)         1.090    12.280    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__1_i_17__6[0]
    SLICE_X72Y33         LUT6 (Prop_lut6_I5_O)        0.124    12.404 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry_i_9__2/O
                         net (fo=12, routed)          0.615    13.019    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[6]_5[4]
    SLICE_X75Y34         LUT6 (Prop_lut6_I1_O)        0.124    13.143 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_5__1/O
                         net (fo=1, routed)           0.000    13.143    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_1[2]
    SLICE_X75Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.544 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.544    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X75Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.658 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.658    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X75Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.772 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.772    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X75Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.886 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=160, routed)         1.229    15.114    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/data_reg[9][0]
    SLICE_X77Y34         LUT6 (Prop_lut6_I3_O)        0.124    15.238 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_1__2_comp/O
                         net (fo=1, routed)           0.471    15.709    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_0[2]
    SLICE_X77Y35         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.094 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000    16.094    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X77Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.208 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.208    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X77Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.322 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.322    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X77Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.436 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=181, routed)         1.228    17.664    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/data_reg[8][0]
    SLICE_X77Y40         LUT6 (Prop_lut6_I3_O)        0.124    17.788 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_1_comp/O
                         net (fo=1, routed)           0.336    18.124    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[8].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_0[0]
    SLICE_X75Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.650 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[8].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.650    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[8].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X75Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.764 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[8].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.764    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[8].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X75Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.878 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[8].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=154, routed)         1.330    20.209    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/data_reg[7][0]
    SLICE_X73Y38         LUT6 (Prop_lut6_I0_O)        0.124    20.333 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_14__3/O
                         net (fo=1, routed)           0.544    20.877    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_14__3_n_0
    SLICE_X73Y39         LUT6 (Prop_lut6_I5_O)        0.124    21.001 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_6__5/O
                         net (fo=1, routed)           0.000    21.001    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[9].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_1[1]
    SLICE_X73Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.399 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[9].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000    21.399    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[9].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X73Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.513 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[9].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.513    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[9].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X73Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.627 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[9].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.627    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[9].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X73Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.741 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[9].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=165, routed)         1.145    22.885    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__2_i_9_0[0]
    SLICE_X70Y39         LUT6 (Prop_lut6_I5_O)        0.124    23.009 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry_i_9__6/O
                         net (fo=10, routed)          0.916    23.925    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[10]_9[4]
    SLICE_X65Y37         LUT6 (Prop_lut6_I1_O)        0.124    24.049 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_5__5/O
                         net (fo=1, routed)           0.000    24.049    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/S[2]
    SLICE_X65Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.450 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000    24.450    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.564 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.564    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.678 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    24.678    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.792 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=148, routed)         1.366    26.158    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/data_reg[5][0]
    SLICE_X64Y43         LUT6 (Prop_lut6_I2_O)        0.124    26.282 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_1__9_comp/O
                         net (fo=1, routed)           0.685    26.967    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_0[2]
    SLICE_X64Y40         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    27.365 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.365    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X64Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.479 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.479    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X64Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.593 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=145, routed)         1.267    28.860    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__2_i_5__11[0]
    SLICE_X64Y38         LUT5 (Prop_lut5_I4_O)        0.124    28.984 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__0_i_9__8/O
                         net (fo=8, routed)           0.848    29.832    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[12]_11[11]
    SLICE_X67Y40         LUT5 (Prop_lut5_I4_O)        0.124    29.956 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_5__6/O
                         net (fo=1, routed)           0.000    29.956    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_1[2]
    SLICE_X67Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    30.354 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.354    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X67Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.468 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.468    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X67Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.582 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=137, routed)         0.797    31.379    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/data[31]_i_44[0]
    SLICE_X65Y42         LUT5 (Prop_lut5_I4_O)        0.124    31.503 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__0_i_13__6/O
                         net (fo=9, routed)           0.606    32.109    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[13]_12[8]
    SLICE_X68Y41         LUT6 (Prop_lut6_I0_O)        0.124    32.233 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_3__1/O
                         net (fo=1, routed)           0.657    32.890    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_0[1]
    SLICE_X62Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    33.410 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    33.410    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X62Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.527 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    33.527    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.644 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=129, routed)         1.369    35.013    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/data_reg[20][0]
    SLICE_X75Y45         LUT3 (Prop_lut3_I2_O)        0.124    35.137 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__0_i_10__9/O
                         net (fo=2, routed)           0.660    35.797    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[14]_13[13]
    SLICE_X73Y44         LUT5 (Prop_lut5_I4_O)        0.124    35.921 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_5__7/O
                         net (fo=1, routed)           0.000    35.921    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_1[3]
    SLICE_X73Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.322 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    36.322    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X73Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.436 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    36.436    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X73Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.550 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=101, routed)         0.969    37.519    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/data_reg[19][0]
    SLICE_X70Y46         LUT5 (Prop_lut5_I4_O)        0.124    37.643 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__1_i_6__10/O
                         net (fo=5, routed)           0.625    38.268    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[15]_14[15]
    SLICE_X64Y47         LUT6 (Prop_lut6_I5_O)        0.124    38.392 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_i_1__10/O
                         net (fo=1, routed)           0.909    39.302    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[15].LAST_ITER.SquareRootBasic/comp1/o0_carry__2_0[0]
    SLICE_X71Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.828 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[15].LAST_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    39.828    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[15].LAST_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X71Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.942 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[15].LAST_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=23, routed)          1.278    41.219    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/data_reg[0][0]
    SLICE_X69Y49         LUT5 (Prop_lut5_I2_O)        0.124    41.343 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/data[31]_i_8/O
                         net (fo=16, routed)          1.018    42.361    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/data[31]_i_8_n_0
    SLICE_X66Y49         LUT6 (Prop_lut6_I3_O)        0.124    42.485 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/data[28]_i_1/O
                         net (fo=1, routed)           0.000    42.485    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock_n_27
    SLICE_X66Y49         FDRE                                         r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/data_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8217, routed)        1.678     8.657    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s00_axis_aclk
    SLICE_X66Y49         FDRE                                         r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/data_reg[28]/C
                         clock pessimism              0.568     9.225    
                         clock uncertainty           -0.074     9.151    
    SLICE_X66Y49         FDRE (Setup_fdre_C_D)        0.081     9.232    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/data_reg[28]
  -------------------------------------------------------------------
                         required time                          9.232    
                         arrival time                         -42.485    
  -------------------------------------------------------------------
                         slack                                -33.253    

Slack (VIOLATED) :        -33.240ns  (required time - arrival time)
  Source:                 mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s_data_in_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/data_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_design_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        43.173ns  (logic 14.653ns (33.940%)  route 28.520ns (66.060%))
  Logic Levels:           78  (CARRY4=52 LUT2=1 LUT3=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 8.657 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.752ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8217, routed)        1.788    -0.752    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s00_axis_aclk
    SLICE_X63Y27         FDRE                                         r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s_data_in_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.296 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s_data_in_reg[29]/Q
                         net (fo=14, routed)          0.665     0.369    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/Q[29]
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.124     0.493 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_4__1/O
                         net (fo=1, routed)           0.000     0.493    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_4__1_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.025 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.025    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.139 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.139    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.253 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.253    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.367 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=211, routed)         1.131     2.499    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/CO[0]
    SLICE_X67Y27         LUT6 (Prop_lut6_I5_O)        0.124     2.623 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_1/O
                         net (fo=1, routed)           0.190     2.812    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[2].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_0[0]
    SLICE_X66Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.332 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[2].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.332    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[2].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X66Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.449 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[2].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.449    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[2].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X66Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.566 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[2].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.566    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[2].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X66Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.683 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[2].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=155, routed)         1.058     4.741    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/data_reg[13][0]
    SLICE_X69Y30         LUT5 (Prop_lut5_I3_O)        0.124     4.865 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_1__12_comp/O
                         net (fo=1, routed)           0.356     5.221    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[3].NORMAL_ITER.SquareRootBasic/comp1/DI[1]
    SLICE_X66Y31         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     5.625 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[3].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.625    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[3].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X66Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.742 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[3].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.742    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[3].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X66Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.859 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[3].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.859    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[3].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X66Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.976 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[3].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=209, routed)         1.034     7.010    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/data_reg[12][0]
    SLICE_X69Y32         LUT6 (Prop_lut6_I0_O)        0.124     7.134 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_13__11/O
                         net (fo=1, routed)           0.294     7.429    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_13__11_n_0
    SLICE_X70Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.553 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     7.553    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_1[1]
    SLICE_X70Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.933 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.933    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X70Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.050 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.050    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X70Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.167 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.167    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X70Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.284 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=164, routed)         1.092     9.375    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__0_i_7__1_0[0]
    SLICE_X72Y32         LUT3 (Prop_lut3_I2_O)        0.124     9.499 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__0_i_9__1/O
                         net (fo=1, routed)           0.806    10.305    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[5]_4[6]
    SLICE_X73Y33         LUT6 (Prop_lut6_I0_O)        0.124    10.429 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_4__3/O
                         net (fo=1, routed)           0.000    10.429    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_0[0]
    SLICE_X73Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.961 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.961    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X73Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.075 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.075    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X73Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.189 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=199, routed)         1.090    12.280    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__1_i_17__6[0]
    SLICE_X72Y33         LUT6 (Prop_lut6_I5_O)        0.124    12.404 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry_i_9__2/O
                         net (fo=12, routed)          0.615    13.019    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[6]_5[4]
    SLICE_X75Y34         LUT6 (Prop_lut6_I1_O)        0.124    13.143 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_5__1/O
                         net (fo=1, routed)           0.000    13.143    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_1[2]
    SLICE_X75Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.544 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.544    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X75Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.658 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.658    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X75Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.772 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.772    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X75Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.886 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=160, routed)         1.229    15.114    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/data_reg[9][0]
    SLICE_X77Y34         LUT6 (Prop_lut6_I3_O)        0.124    15.238 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_1__2_comp/O
                         net (fo=1, routed)           0.471    15.709    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_0[2]
    SLICE_X77Y35         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.094 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000    16.094    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X77Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.208 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.208    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X77Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.322 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.322    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X77Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.436 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=181, routed)         1.228    17.664    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/data_reg[8][0]
    SLICE_X77Y40         LUT6 (Prop_lut6_I3_O)        0.124    17.788 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_1_comp/O
                         net (fo=1, routed)           0.336    18.124    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[8].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_0[0]
    SLICE_X75Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.650 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[8].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.650    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[8].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X75Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.764 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[8].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.764    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[8].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X75Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.878 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[8].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=154, routed)         1.330    20.209    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/data_reg[7][0]
    SLICE_X73Y38         LUT6 (Prop_lut6_I0_O)        0.124    20.333 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_14__3/O
                         net (fo=1, routed)           0.544    20.877    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_14__3_n_0
    SLICE_X73Y39         LUT6 (Prop_lut6_I5_O)        0.124    21.001 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_6__5/O
                         net (fo=1, routed)           0.000    21.001    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[9].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_1[1]
    SLICE_X73Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.399 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[9].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000    21.399    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[9].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X73Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.513 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[9].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.513    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[9].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X73Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.627 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[9].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.627    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[9].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X73Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.741 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[9].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=165, routed)         1.145    22.885    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__2_i_9_0[0]
    SLICE_X70Y39         LUT6 (Prop_lut6_I5_O)        0.124    23.009 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry_i_9__6/O
                         net (fo=10, routed)          0.916    23.925    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[10]_9[4]
    SLICE_X65Y37         LUT6 (Prop_lut6_I1_O)        0.124    24.049 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_5__5/O
                         net (fo=1, routed)           0.000    24.049    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/S[2]
    SLICE_X65Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.450 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000    24.450    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.564 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.564    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.678 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    24.678    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.792 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=148, routed)         1.366    26.158    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/data_reg[5][0]
    SLICE_X64Y43         LUT6 (Prop_lut6_I2_O)        0.124    26.282 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_1__9_comp/O
                         net (fo=1, routed)           0.685    26.967    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_0[2]
    SLICE_X64Y40         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    27.365 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.365    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X64Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.479 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.479    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X64Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.593 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=145, routed)         1.267    28.860    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__2_i_5__11[0]
    SLICE_X64Y38         LUT5 (Prop_lut5_I4_O)        0.124    28.984 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__0_i_9__8/O
                         net (fo=8, routed)           0.848    29.832    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[12]_11[11]
    SLICE_X67Y40         LUT5 (Prop_lut5_I4_O)        0.124    29.956 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_5__6/O
                         net (fo=1, routed)           0.000    29.956    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_1[2]
    SLICE_X67Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    30.354 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.354    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X67Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.468 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.468    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X67Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.582 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=137, routed)         0.797    31.379    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/data[31]_i_44[0]
    SLICE_X65Y42         LUT5 (Prop_lut5_I4_O)        0.124    31.503 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__0_i_13__6/O
                         net (fo=9, routed)           0.606    32.109    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[13]_12[8]
    SLICE_X68Y41         LUT6 (Prop_lut6_I0_O)        0.124    32.233 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_3__1/O
                         net (fo=1, routed)           0.657    32.890    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_0[1]
    SLICE_X62Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    33.410 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    33.410    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X62Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.527 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    33.527    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.644 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=129, routed)         1.369    35.013    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/data_reg[20][0]
    SLICE_X75Y45         LUT3 (Prop_lut3_I2_O)        0.124    35.137 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__0_i_10__9/O
                         net (fo=2, routed)           0.660    35.797    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[14]_13[13]
    SLICE_X73Y44         LUT5 (Prop_lut5_I4_O)        0.124    35.921 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_5__7/O
                         net (fo=1, routed)           0.000    35.921    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_1[3]
    SLICE_X73Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.322 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    36.322    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X73Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.436 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    36.436    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X73Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.550 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=101, routed)         0.969    37.519    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/data_reg[19][0]
    SLICE_X70Y46         LUT5 (Prop_lut5_I4_O)        0.124    37.643 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__1_i_6__10/O
                         net (fo=5, routed)           0.625    38.268    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[15]_14[15]
    SLICE_X64Y47         LUT6 (Prop_lut6_I5_O)        0.124    38.392 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_i_1__10/O
                         net (fo=1, routed)           0.909    39.302    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[15].LAST_ITER.SquareRootBasic/comp1/o0_carry__2_0[0]
    SLICE_X71Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.828 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[15].LAST_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    39.828    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[15].LAST_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X71Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.942 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[15].LAST_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=23, routed)          1.280    41.222    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/data_reg[0][0]
    SLICE_X71Y49         LUT6 (Prop_lut6_I3_O)        0.124    41.346 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/data[31]_i_5_comp/O
                         net (fo=16, routed)          0.952    42.298    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/data[31]_i_5_n_0
    SLICE_X69Y48         LUT6 (Prop_lut6_I0_O)        0.124    42.422 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/data[25]_i_1/O
                         net (fo=1, routed)           0.000    42.422    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock_n_24
    SLICE_X69Y48         FDRE                                         r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/data_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8217, routed)        1.678     8.657    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s00_axis_aclk
    SLICE_X69Y48         FDRE                                         r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/data_reg[25]/C
                         clock pessimism              0.568     9.225    
                         clock uncertainty           -0.074     9.151    
    SLICE_X69Y48         FDRE (Setup_fdre_C_D)        0.031     9.182    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/data_reg[25]
  -------------------------------------------------------------------
                         required time                          9.182    
                         arrival time                         -42.422    
  -------------------------------------------------------------------
                         slack                                -33.240    

Slack (VIOLATED) :        -33.237ns  (required time - arrival time)
  Source:                 mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s_data_in_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/data_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_design_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        43.168ns  (logic 14.653ns (33.944%)  route 28.515ns (66.056%))
  Logic Levels:           78  (CARRY4=52 LUT2=1 LUT3=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 8.657 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.752ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8217, routed)        1.788    -0.752    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s00_axis_aclk
    SLICE_X63Y27         FDRE                                         r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s_data_in_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.296 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s_data_in_reg[29]/Q
                         net (fo=14, routed)          0.665     0.369    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/Q[29]
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.124     0.493 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_4__1/O
                         net (fo=1, routed)           0.000     0.493    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_4__1_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.025 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.025    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.139 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.139    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.253 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.253    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.367 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=211, routed)         1.131     2.499    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/CO[0]
    SLICE_X67Y27         LUT6 (Prop_lut6_I5_O)        0.124     2.623 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_1/O
                         net (fo=1, routed)           0.190     2.812    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[2].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_0[0]
    SLICE_X66Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.332 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[2].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.332    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[2].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X66Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.449 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[2].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.449    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[2].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X66Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.566 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[2].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.566    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[2].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X66Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.683 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[2].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=155, routed)         1.058     4.741    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/data_reg[13][0]
    SLICE_X69Y30         LUT5 (Prop_lut5_I3_O)        0.124     4.865 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_1__12_comp/O
                         net (fo=1, routed)           0.356     5.221    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[3].NORMAL_ITER.SquareRootBasic/comp1/DI[1]
    SLICE_X66Y31         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     5.625 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[3].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.625    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[3].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X66Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.742 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[3].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.742    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[3].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X66Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.859 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[3].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.859    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[3].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X66Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.976 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[3].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=209, routed)         1.034     7.010    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/data_reg[12][0]
    SLICE_X69Y32         LUT6 (Prop_lut6_I0_O)        0.124     7.134 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_13__11/O
                         net (fo=1, routed)           0.294     7.429    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_13__11_n_0
    SLICE_X70Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.553 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     7.553    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_1[1]
    SLICE_X70Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.933 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.933    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X70Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.050 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.050    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X70Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.167 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.167    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X70Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.284 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=164, routed)         1.092     9.375    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__0_i_7__1_0[0]
    SLICE_X72Y32         LUT3 (Prop_lut3_I2_O)        0.124     9.499 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__0_i_9__1/O
                         net (fo=1, routed)           0.806    10.305    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[5]_4[6]
    SLICE_X73Y33         LUT6 (Prop_lut6_I0_O)        0.124    10.429 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_4__3/O
                         net (fo=1, routed)           0.000    10.429    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_0[0]
    SLICE_X73Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.961 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.961    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X73Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.075 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.075    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X73Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.189 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=199, routed)         1.090    12.280    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__1_i_17__6[0]
    SLICE_X72Y33         LUT6 (Prop_lut6_I5_O)        0.124    12.404 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry_i_9__2/O
                         net (fo=12, routed)          0.615    13.019    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[6]_5[4]
    SLICE_X75Y34         LUT6 (Prop_lut6_I1_O)        0.124    13.143 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_5__1/O
                         net (fo=1, routed)           0.000    13.143    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_1[2]
    SLICE_X75Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.544 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.544    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X75Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.658 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.658    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X75Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.772 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.772    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X75Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.886 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=160, routed)         1.229    15.114    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/data_reg[9][0]
    SLICE_X77Y34         LUT6 (Prop_lut6_I3_O)        0.124    15.238 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_1__2_comp/O
                         net (fo=1, routed)           0.471    15.709    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_0[2]
    SLICE_X77Y35         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.094 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000    16.094    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X77Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.208 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.208    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X77Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.322 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.322    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X77Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.436 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=181, routed)         1.228    17.664    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/data_reg[8][0]
    SLICE_X77Y40         LUT6 (Prop_lut6_I3_O)        0.124    17.788 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_1_comp/O
                         net (fo=1, routed)           0.336    18.124    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[8].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_0[0]
    SLICE_X75Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.650 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[8].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.650    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[8].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X75Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.764 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[8].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.764    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[8].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X75Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.878 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[8].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=154, routed)         1.330    20.209    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/data_reg[7][0]
    SLICE_X73Y38         LUT6 (Prop_lut6_I0_O)        0.124    20.333 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_14__3/O
                         net (fo=1, routed)           0.544    20.877    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_14__3_n_0
    SLICE_X73Y39         LUT6 (Prop_lut6_I5_O)        0.124    21.001 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_6__5/O
                         net (fo=1, routed)           0.000    21.001    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[9].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_1[1]
    SLICE_X73Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.399 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[9].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000    21.399    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[9].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X73Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.513 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[9].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.513    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[9].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X73Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.627 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[9].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.627    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[9].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X73Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.741 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[9].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=165, routed)         1.145    22.885    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__2_i_9_0[0]
    SLICE_X70Y39         LUT6 (Prop_lut6_I5_O)        0.124    23.009 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry_i_9__6/O
                         net (fo=10, routed)          0.916    23.925    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[10]_9[4]
    SLICE_X65Y37         LUT6 (Prop_lut6_I1_O)        0.124    24.049 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_5__5/O
                         net (fo=1, routed)           0.000    24.049    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/S[2]
    SLICE_X65Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.450 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000    24.450    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.564 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.564    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.678 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    24.678    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.792 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=148, routed)         1.366    26.158    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/data_reg[5][0]
    SLICE_X64Y43         LUT6 (Prop_lut6_I2_O)        0.124    26.282 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_1__9_comp/O
                         net (fo=1, routed)           0.685    26.967    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_0[2]
    SLICE_X64Y40         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    27.365 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.365    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X64Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.479 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.479    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X64Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.593 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=145, routed)         1.267    28.860    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__2_i_5__11[0]
    SLICE_X64Y38         LUT5 (Prop_lut5_I4_O)        0.124    28.984 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__0_i_9__8/O
                         net (fo=8, routed)           0.848    29.832    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[12]_11[11]
    SLICE_X67Y40         LUT5 (Prop_lut5_I4_O)        0.124    29.956 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_5__6/O
                         net (fo=1, routed)           0.000    29.956    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_1[2]
    SLICE_X67Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    30.354 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.354    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X67Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.468 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.468    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X67Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.582 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=137, routed)         0.797    31.379    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/data[31]_i_44[0]
    SLICE_X65Y42         LUT5 (Prop_lut5_I4_O)        0.124    31.503 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__0_i_13__6/O
                         net (fo=9, routed)           0.606    32.109    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[13]_12[8]
    SLICE_X68Y41         LUT6 (Prop_lut6_I0_O)        0.124    32.233 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_3__1/O
                         net (fo=1, routed)           0.657    32.890    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_0[1]
    SLICE_X62Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    33.410 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    33.410    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X62Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.527 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    33.527    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.644 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=129, routed)         1.369    35.013    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/data_reg[20][0]
    SLICE_X75Y45         LUT3 (Prop_lut3_I2_O)        0.124    35.137 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__0_i_10__9/O
                         net (fo=2, routed)           0.660    35.797    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[14]_13[13]
    SLICE_X73Y44         LUT5 (Prop_lut5_I4_O)        0.124    35.921 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_5__7/O
                         net (fo=1, routed)           0.000    35.921    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_1[3]
    SLICE_X73Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.322 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    36.322    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X73Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.436 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    36.436    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X73Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.550 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=101, routed)         0.969    37.519    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/data_reg[19][0]
    SLICE_X70Y46         LUT5 (Prop_lut5_I4_O)        0.124    37.643 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__1_i_6__10/O
                         net (fo=5, routed)           0.625    38.268    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[15]_14[15]
    SLICE_X64Y47         LUT6 (Prop_lut6_I5_O)        0.124    38.392 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_i_1__10/O
                         net (fo=1, routed)           0.909    39.302    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[15].LAST_ITER.SquareRootBasic/comp1/o0_carry__2_0[0]
    SLICE_X71Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.828 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[15].LAST_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    39.828    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[15].LAST_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X71Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.942 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[15].LAST_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=23, routed)          1.280    41.222    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/data_reg[0][0]
    SLICE_X71Y49         LUT6 (Prop_lut6_I3_O)        0.124    41.346 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/data[31]_i_5_comp/O
                         net (fo=16, routed)          0.947    42.293    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/data[31]_i_5_n_0
    SLICE_X69Y48         LUT6 (Prop_lut6_I0_O)        0.124    42.417 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/data[20]_i_1/O
                         net (fo=1, routed)           0.000    42.417    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock_n_19
    SLICE_X69Y48         FDRE                                         r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/data_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8217, routed)        1.678     8.657    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s00_axis_aclk
    SLICE_X69Y48         FDRE                                         r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/data_reg[20]/C
                         clock pessimism              0.568     9.225    
                         clock uncertainty           -0.074     9.151    
    SLICE_X69Y48         FDRE (Setup_fdre_C_D)        0.029     9.180    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/data_reg[20]
  -------------------------------------------------------------------
                         required time                          9.180    
                         arrival time                         -42.417    
  -------------------------------------------------------------------
                         slack                                -33.237    

Slack (VIOLATED) :        -33.207ns  (required time - arrival time)
  Source:                 mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s_data_in_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/data_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_design_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        43.140ns  (logic 14.653ns (33.966%)  route 28.487ns (66.034%))
  Logic Levels:           78  (CARRY4=52 LUT2=1 LUT3=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 8.657 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.752ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8217, routed)        1.788    -0.752    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s00_axis_aclk
    SLICE_X63Y27         FDRE                                         r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s_data_in_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.296 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s_data_in_reg[29]/Q
                         net (fo=14, routed)          0.665     0.369    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/Q[29]
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.124     0.493 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_4__1/O
                         net (fo=1, routed)           0.000     0.493    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_4__1_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.025 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.025    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.139 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.139    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.253 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.253    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.367 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=211, routed)         1.131     2.499    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/CO[0]
    SLICE_X67Y27         LUT6 (Prop_lut6_I5_O)        0.124     2.623 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_1/O
                         net (fo=1, routed)           0.190     2.812    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[2].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_0[0]
    SLICE_X66Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.332 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[2].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.332    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[2].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X66Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.449 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[2].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.449    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[2].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X66Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.566 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[2].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.566    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[2].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X66Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.683 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[2].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=155, routed)         1.058     4.741    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/data_reg[13][0]
    SLICE_X69Y30         LUT5 (Prop_lut5_I3_O)        0.124     4.865 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_1__12_comp/O
                         net (fo=1, routed)           0.356     5.221    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[3].NORMAL_ITER.SquareRootBasic/comp1/DI[1]
    SLICE_X66Y31         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     5.625 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[3].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.625    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[3].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X66Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.742 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[3].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.742    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[3].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X66Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.859 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[3].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.859    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[3].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X66Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.976 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[3].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=209, routed)         1.034     7.010    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/data_reg[12][0]
    SLICE_X69Y32         LUT6 (Prop_lut6_I0_O)        0.124     7.134 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_13__11/O
                         net (fo=1, routed)           0.294     7.429    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_13__11_n_0
    SLICE_X70Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.553 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     7.553    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_1[1]
    SLICE_X70Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.933 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.933    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X70Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.050 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.050    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X70Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.167 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.167    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X70Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.284 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=164, routed)         1.092     9.375    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__0_i_7__1_0[0]
    SLICE_X72Y32         LUT3 (Prop_lut3_I2_O)        0.124     9.499 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__0_i_9__1/O
                         net (fo=1, routed)           0.806    10.305    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[5]_4[6]
    SLICE_X73Y33         LUT6 (Prop_lut6_I0_O)        0.124    10.429 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_4__3/O
                         net (fo=1, routed)           0.000    10.429    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_0[0]
    SLICE_X73Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.961 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.961    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X73Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.075 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.075    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X73Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.189 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=199, routed)         1.090    12.280    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__1_i_17__6[0]
    SLICE_X72Y33         LUT6 (Prop_lut6_I5_O)        0.124    12.404 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry_i_9__2/O
                         net (fo=12, routed)          0.615    13.019    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[6]_5[4]
    SLICE_X75Y34         LUT6 (Prop_lut6_I1_O)        0.124    13.143 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_5__1/O
                         net (fo=1, routed)           0.000    13.143    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_1[2]
    SLICE_X75Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.544 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.544    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X75Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.658 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.658    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X75Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.772 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.772    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X75Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.886 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=160, routed)         1.229    15.114    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/data_reg[9][0]
    SLICE_X77Y34         LUT6 (Prop_lut6_I3_O)        0.124    15.238 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_1__2_comp/O
                         net (fo=1, routed)           0.471    15.709    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_0[2]
    SLICE_X77Y35         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.094 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000    16.094    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X77Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.208 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.208    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X77Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.322 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.322    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X77Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.436 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=181, routed)         1.228    17.664    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/data_reg[8][0]
    SLICE_X77Y40         LUT6 (Prop_lut6_I3_O)        0.124    17.788 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_1_comp/O
                         net (fo=1, routed)           0.336    18.124    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[8].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_0[0]
    SLICE_X75Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.650 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[8].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.650    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[8].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X75Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.764 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[8].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.764    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[8].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X75Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.878 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[8].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=154, routed)         1.330    20.209    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/data_reg[7][0]
    SLICE_X73Y38         LUT6 (Prop_lut6_I0_O)        0.124    20.333 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_14__3/O
                         net (fo=1, routed)           0.544    20.877    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_14__3_n_0
    SLICE_X73Y39         LUT6 (Prop_lut6_I5_O)        0.124    21.001 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_6__5/O
                         net (fo=1, routed)           0.000    21.001    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[9].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_1[1]
    SLICE_X73Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.399 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[9].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000    21.399    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[9].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X73Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.513 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[9].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.513    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[9].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X73Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.627 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[9].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.627    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[9].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X73Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.741 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[9].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=165, routed)         1.145    22.885    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__2_i_9_0[0]
    SLICE_X70Y39         LUT6 (Prop_lut6_I5_O)        0.124    23.009 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry_i_9__6/O
                         net (fo=10, routed)          0.916    23.925    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[10]_9[4]
    SLICE_X65Y37         LUT6 (Prop_lut6_I1_O)        0.124    24.049 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_5__5/O
                         net (fo=1, routed)           0.000    24.049    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/S[2]
    SLICE_X65Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.450 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000    24.450    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.564 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.564    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.678 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    24.678    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.792 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=148, routed)         1.366    26.158    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/data_reg[5][0]
    SLICE_X64Y43         LUT6 (Prop_lut6_I2_O)        0.124    26.282 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_1__9_comp/O
                         net (fo=1, routed)           0.685    26.967    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_0[2]
    SLICE_X64Y40         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    27.365 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.365    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X64Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.479 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.479    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X64Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.593 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=145, routed)         1.267    28.860    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__2_i_5__11[0]
    SLICE_X64Y38         LUT5 (Prop_lut5_I4_O)        0.124    28.984 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__0_i_9__8/O
                         net (fo=8, routed)           0.848    29.832    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[12]_11[11]
    SLICE_X67Y40         LUT5 (Prop_lut5_I4_O)        0.124    29.956 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_5__6/O
                         net (fo=1, routed)           0.000    29.956    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_1[2]
    SLICE_X67Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    30.354 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.354    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X67Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.468 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.468    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X67Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.582 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=137, routed)         0.797    31.379    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/data[31]_i_44[0]
    SLICE_X65Y42         LUT5 (Prop_lut5_I4_O)        0.124    31.503 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__0_i_13__6/O
                         net (fo=9, routed)           0.606    32.109    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[13]_12[8]
    SLICE_X68Y41         LUT6 (Prop_lut6_I0_O)        0.124    32.233 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_3__1/O
                         net (fo=1, routed)           0.657    32.890    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_0[1]
    SLICE_X62Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    33.410 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    33.410    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X62Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.527 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    33.527    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.644 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=129, routed)         1.369    35.013    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/data_reg[20][0]
    SLICE_X75Y45         LUT3 (Prop_lut3_I2_O)        0.124    35.137 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__0_i_10__9/O
                         net (fo=2, routed)           0.660    35.797    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[14]_13[13]
    SLICE_X73Y44         LUT5 (Prop_lut5_I4_O)        0.124    35.921 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_5__7/O
                         net (fo=1, routed)           0.000    35.921    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_1[3]
    SLICE_X73Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.322 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    36.322    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X73Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.436 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    36.436    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X73Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.550 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=101, routed)         0.969    37.519    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/data_reg[19][0]
    SLICE_X70Y46         LUT5 (Prop_lut5_I4_O)        0.124    37.643 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__1_i_6__10/O
                         net (fo=5, routed)           0.625    38.268    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[15]_14[15]
    SLICE_X64Y47         LUT6 (Prop_lut6_I5_O)        0.124    38.392 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_i_1__10/O
                         net (fo=1, routed)           0.909    39.302    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[15].LAST_ITER.SquareRootBasic/comp1/o0_carry__2_0[0]
    SLICE_X71Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.828 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[15].LAST_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    39.828    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[15].LAST_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X71Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.942 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[15].LAST_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=23, routed)          1.280    41.222    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/data_reg[0][0]
    SLICE_X71Y49         LUT6 (Prop_lut6_I3_O)        0.124    41.346 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/data[31]_i_5_comp/O
                         net (fo=16, routed)          0.919    42.265    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/data[31]_i_5_n_0
    SLICE_X69Y48         LUT6 (Prop_lut6_I0_O)        0.124    42.389 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/data[16]_i_1/O
                         net (fo=1, routed)           0.000    42.389    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock_n_15
    SLICE_X69Y48         FDRE                                         r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8217, routed)        1.678     8.657    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s00_axis_aclk
    SLICE_X69Y48         FDRE                                         r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/data_reg[16]/C
                         clock pessimism              0.568     9.225    
                         clock uncertainty           -0.074     9.151    
    SLICE_X69Y48         FDRE (Setup_fdre_C_D)        0.031     9.182    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/data_reg[16]
  -------------------------------------------------------------------
                         required time                          9.182    
                         arrival time                         -42.389    
  -------------------------------------------------------------------
                         slack                                -33.207    

Slack (VIOLATED) :        -33.199ns  (required time - arrival time)
  Source:                 mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s_data_in_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/data_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_design_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        43.178ns  (logic 14.653ns (33.936%)  route 28.525ns (66.064%))
  Logic Levels:           78  (CARRY4=52 LUT2=1 LUT3=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 8.657 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.752ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8217, routed)        1.788    -0.752    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s00_axis_aclk
    SLICE_X63Y27         FDRE                                         r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s_data_in_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.296 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s_data_in_reg[29]/Q
                         net (fo=14, routed)          0.665     0.369    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/Q[29]
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.124     0.493 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_4__1/O
                         net (fo=1, routed)           0.000     0.493    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_4__1_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.025 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.025    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.139 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.139    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.253 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.253    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.367 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=211, routed)         1.131     2.499    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/CO[0]
    SLICE_X67Y27         LUT6 (Prop_lut6_I5_O)        0.124     2.623 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_1/O
                         net (fo=1, routed)           0.190     2.812    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[2].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_0[0]
    SLICE_X66Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.332 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[2].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.332    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[2].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X66Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.449 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[2].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.449    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[2].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X66Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.566 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[2].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.566    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[2].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X66Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.683 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[2].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=155, routed)         1.058     4.741    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/data_reg[13][0]
    SLICE_X69Y30         LUT5 (Prop_lut5_I3_O)        0.124     4.865 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_1__12_comp/O
                         net (fo=1, routed)           0.356     5.221    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[3].NORMAL_ITER.SquareRootBasic/comp1/DI[1]
    SLICE_X66Y31         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     5.625 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[3].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.625    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[3].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X66Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.742 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[3].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.742    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[3].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X66Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.859 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[3].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.859    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[3].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X66Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.976 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[3].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=209, routed)         1.034     7.010    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/data_reg[12][0]
    SLICE_X69Y32         LUT6 (Prop_lut6_I0_O)        0.124     7.134 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_13__11/O
                         net (fo=1, routed)           0.294     7.429    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_13__11_n_0
    SLICE_X70Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.553 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     7.553    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_1[1]
    SLICE_X70Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.933 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.933    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X70Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.050 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.050    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X70Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.167 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.167    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X70Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.284 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=164, routed)         1.092     9.375    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__0_i_7__1_0[0]
    SLICE_X72Y32         LUT3 (Prop_lut3_I2_O)        0.124     9.499 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__0_i_9__1/O
                         net (fo=1, routed)           0.806    10.305    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[5]_4[6]
    SLICE_X73Y33         LUT6 (Prop_lut6_I0_O)        0.124    10.429 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_4__3/O
                         net (fo=1, routed)           0.000    10.429    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_0[0]
    SLICE_X73Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.961 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.961    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X73Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.075 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.075    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X73Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.189 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=199, routed)         1.090    12.280    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__1_i_17__6[0]
    SLICE_X72Y33         LUT6 (Prop_lut6_I5_O)        0.124    12.404 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry_i_9__2/O
                         net (fo=12, routed)          0.615    13.019    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[6]_5[4]
    SLICE_X75Y34         LUT6 (Prop_lut6_I1_O)        0.124    13.143 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_5__1/O
                         net (fo=1, routed)           0.000    13.143    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_1[2]
    SLICE_X75Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.544 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.544    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X75Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.658 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.658    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X75Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.772 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.772    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X75Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.886 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=160, routed)         1.229    15.114    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/data_reg[9][0]
    SLICE_X77Y34         LUT6 (Prop_lut6_I3_O)        0.124    15.238 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_1__2_comp/O
                         net (fo=1, routed)           0.471    15.709    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_0[2]
    SLICE_X77Y35         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.094 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000    16.094    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X77Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.208 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.208    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X77Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.322 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.322    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X77Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.436 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=181, routed)         1.228    17.664    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/data_reg[8][0]
    SLICE_X77Y40         LUT6 (Prop_lut6_I3_O)        0.124    17.788 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_1_comp/O
                         net (fo=1, routed)           0.336    18.124    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[8].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_0[0]
    SLICE_X75Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.650 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[8].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.650    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[8].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X75Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.764 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[8].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.764    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[8].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X75Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.878 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[8].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=154, routed)         1.330    20.209    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/data_reg[7][0]
    SLICE_X73Y38         LUT6 (Prop_lut6_I0_O)        0.124    20.333 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_14__3/O
                         net (fo=1, routed)           0.544    20.877    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_14__3_n_0
    SLICE_X73Y39         LUT6 (Prop_lut6_I5_O)        0.124    21.001 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_6__5/O
                         net (fo=1, routed)           0.000    21.001    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[9].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_1[1]
    SLICE_X73Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.399 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[9].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000    21.399    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[9].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X73Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.513 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[9].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.513    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[9].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X73Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.627 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[9].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.627    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[9].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X73Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.741 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[9].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=165, routed)         1.145    22.885    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__2_i_9_0[0]
    SLICE_X70Y39         LUT6 (Prop_lut6_I5_O)        0.124    23.009 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry_i_9__6/O
                         net (fo=10, routed)          0.916    23.925    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[10]_9[4]
    SLICE_X65Y37         LUT6 (Prop_lut6_I1_O)        0.124    24.049 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_5__5/O
                         net (fo=1, routed)           0.000    24.049    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/S[2]
    SLICE_X65Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.450 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000    24.450    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.564 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.564    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.678 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    24.678    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.792 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=148, routed)         1.366    26.158    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/data_reg[5][0]
    SLICE_X64Y43         LUT6 (Prop_lut6_I2_O)        0.124    26.282 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_1__9_comp/O
                         net (fo=1, routed)           0.685    26.967    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_0[2]
    SLICE_X64Y40         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    27.365 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.365    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X64Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.479 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.479    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X64Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.593 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=145, routed)         1.267    28.860    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__2_i_5__11[0]
    SLICE_X64Y38         LUT5 (Prop_lut5_I4_O)        0.124    28.984 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__0_i_9__8/O
                         net (fo=8, routed)           0.848    29.832    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[12]_11[11]
    SLICE_X67Y40         LUT5 (Prop_lut5_I4_O)        0.124    29.956 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_5__6/O
                         net (fo=1, routed)           0.000    29.956    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_1[2]
    SLICE_X67Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    30.354 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.354    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X67Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.468 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.468    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X67Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.582 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=137, routed)         0.797    31.379    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/data[31]_i_44[0]
    SLICE_X65Y42         LUT5 (Prop_lut5_I4_O)        0.124    31.503 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__0_i_13__6/O
                         net (fo=9, routed)           0.606    32.109    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[13]_12[8]
    SLICE_X68Y41         LUT6 (Prop_lut6_I0_O)        0.124    32.233 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_3__1/O
                         net (fo=1, routed)           0.657    32.890    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_0[1]
    SLICE_X62Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    33.410 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    33.410    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X62Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.527 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    33.527    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.644 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=129, routed)         1.369    35.013    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/data_reg[20][0]
    SLICE_X75Y45         LUT3 (Prop_lut3_I2_O)        0.124    35.137 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__0_i_10__9/O
                         net (fo=2, routed)           0.660    35.797    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[14]_13[13]
    SLICE_X73Y44         LUT5 (Prop_lut5_I4_O)        0.124    35.921 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_5__7/O
                         net (fo=1, routed)           0.000    35.921    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_1[3]
    SLICE_X73Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.322 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    36.322    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X73Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.436 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    36.436    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X73Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.550 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=101, routed)         0.969    37.519    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/data_reg[19][0]
    SLICE_X70Y46         LUT5 (Prop_lut5_I4_O)        0.124    37.643 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__1_i_6__10/O
                         net (fo=5, routed)           0.625    38.268    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[15]_14[15]
    SLICE_X64Y47         LUT6 (Prop_lut6_I5_O)        0.124    38.392 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_i_1__10/O
                         net (fo=1, routed)           0.909    39.302    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[15].LAST_ITER.SquareRootBasic/comp1/o0_carry__2_0[0]
    SLICE_X71Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.828 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[15].LAST_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    39.828    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[15].LAST_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X71Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.942 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[15].LAST_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=23, routed)          1.280    41.222    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/data_reg[0][0]
    SLICE_X71Y49         LUT6 (Prop_lut6_I3_O)        0.124    41.346 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/data[31]_i_5_comp/O
                         net (fo=16, routed)          0.957    42.303    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/data[31]_i_5_n_0
    SLICE_X70Y48         LUT6 (Prop_lut6_I0_O)        0.124    42.427 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/data[17]_i_1/O
                         net (fo=1, routed)           0.000    42.427    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock_n_16
    SLICE_X70Y48         FDRE                                         r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/data_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8217, routed)        1.678     8.657    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s00_axis_aclk
    SLICE_X70Y48         FDRE                                         r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/data_reg[17]/C
                         clock pessimism              0.568     9.225    
                         clock uncertainty           -0.074     9.151    
    SLICE_X70Y48         FDRE (Setup_fdre_C_D)        0.077     9.228    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/data_reg[17]
  -------------------------------------------------------------------
                         required time                          9.228    
                         arrival time                         -42.427    
  -------------------------------------------------------------------
                         slack                                -33.199    

Slack (VIOLATED) :        -33.183ns  (required time - arrival time)
  Source:                 mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s_data_in_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/data_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_design_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        43.165ns  (logic 14.653ns (33.947%)  route 28.512ns (66.053%))
  Logic Levels:           78  (CARRY4=52 LUT2=1 LUT3=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 8.657 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.752ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8217, routed)        1.788    -0.752    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s00_axis_aclk
    SLICE_X63Y27         FDRE                                         r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s_data_in_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.296 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s_data_in_reg[29]/Q
                         net (fo=14, routed)          0.665     0.369    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/Q[29]
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.124     0.493 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_4__1/O
                         net (fo=1, routed)           0.000     0.493    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_4__1_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.025 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.025    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.139 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.139    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.253 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.253    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.367 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=211, routed)         1.131     2.499    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/CO[0]
    SLICE_X67Y27         LUT6 (Prop_lut6_I5_O)        0.124     2.623 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_1/O
                         net (fo=1, routed)           0.190     2.812    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[2].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_0[0]
    SLICE_X66Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.332 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[2].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.332    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[2].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X66Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.449 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[2].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.449    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[2].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X66Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.566 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[2].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.566    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[2].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X66Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.683 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[2].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=155, routed)         1.058     4.741    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/data_reg[13][0]
    SLICE_X69Y30         LUT5 (Prop_lut5_I3_O)        0.124     4.865 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_1__12_comp/O
                         net (fo=1, routed)           0.356     5.221    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[3].NORMAL_ITER.SquareRootBasic/comp1/DI[1]
    SLICE_X66Y31         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     5.625 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[3].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.625    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[3].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X66Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.742 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[3].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.742    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[3].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X66Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.859 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[3].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.859    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[3].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X66Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.976 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[3].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=209, routed)         1.034     7.010    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/data_reg[12][0]
    SLICE_X69Y32         LUT6 (Prop_lut6_I0_O)        0.124     7.134 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_13__11/O
                         net (fo=1, routed)           0.294     7.429    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_13__11_n_0
    SLICE_X70Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.553 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     7.553    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_1[1]
    SLICE_X70Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.933 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.933    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X70Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.050 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.050    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X70Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.167 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.167    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X70Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.284 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=164, routed)         1.092     9.375    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__0_i_7__1_0[0]
    SLICE_X72Y32         LUT3 (Prop_lut3_I2_O)        0.124     9.499 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__0_i_9__1/O
                         net (fo=1, routed)           0.806    10.305    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[5]_4[6]
    SLICE_X73Y33         LUT6 (Prop_lut6_I0_O)        0.124    10.429 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_4__3/O
                         net (fo=1, routed)           0.000    10.429    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_0[0]
    SLICE_X73Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.961 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.961    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X73Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.075 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.075    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X73Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.189 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=199, routed)         1.090    12.280    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__1_i_17__6[0]
    SLICE_X72Y33         LUT6 (Prop_lut6_I5_O)        0.124    12.404 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry_i_9__2/O
                         net (fo=12, routed)          0.615    13.019    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[6]_5[4]
    SLICE_X75Y34         LUT6 (Prop_lut6_I1_O)        0.124    13.143 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_5__1/O
                         net (fo=1, routed)           0.000    13.143    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_1[2]
    SLICE_X75Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.544 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.544    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X75Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.658 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.658    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X75Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.772 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.772    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X75Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.886 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=160, routed)         1.229    15.114    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/data_reg[9][0]
    SLICE_X77Y34         LUT6 (Prop_lut6_I3_O)        0.124    15.238 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_1__2_comp/O
                         net (fo=1, routed)           0.471    15.709    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_0[2]
    SLICE_X77Y35         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.094 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000    16.094    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X77Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.208 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.208    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X77Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.322 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.322    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X77Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.436 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=181, routed)         1.228    17.664    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/data_reg[8][0]
    SLICE_X77Y40         LUT6 (Prop_lut6_I3_O)        0.124    17.788 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_1_comp/O
                         net (fo=1, routed)           0.336    18.124    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[8].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_0[0]
    SLICE_X75Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.650 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[8].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.650    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[8].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X75Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.764 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[8].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.764    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[8].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X75Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.878 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[8].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=154, routed)         1.330    20.209    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/data_reg[7][0]
    SLICE_X73Y38         LUT6 (Prop_lut6_I0_O)        0.124    20.333 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_14__3/O
                         net (fo=1, routed)           0.544    20.877    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_14__3_n_0
    SLICE_X73Y39         LUT6 (Prop_lut6_I5_O)        0.124    21.001 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_6__5/O
                         net (fo=1, routed)           0.000    21.001    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[9].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_1[1]
    SLICE_X73Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.399 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[9].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000    21.399    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[9].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X73Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.513 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[9].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.513    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[9].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X73Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.627 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[9].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.627    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[9].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X73Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.741 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[9].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=165, routed)         1.145    22.885    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__2_i_9_0[0]
    SLICE_X70Y39         LUT6 (Prop_lut6_I5_O)        0.124    23.009 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry_i_9__6/O
                         net (fo=10, routed)          0.916    23.925    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[10]_9[4]
    SLICE_X65Y37         LUT6 (Prop_lut6_I1_O)        0.124    24.049 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_5__5/O
                         net (fo=1, routed)           0.000    24.049    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/S[2]
    SLICE_X65Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.450 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000    24.450    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.564 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.564    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.678 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    24.678    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.792 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=148, routed)         1.366    26.158    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/data_reg[5][0]
    SLICE_X64Y43         LUT6 (Prop_lut6_I2_O)        0.124    26.282 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_1__9_comp/O
                         net (fo=1, routed)           0.685    26.967    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_0[2]
    SLICE_X64Y40         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    27.365 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.365    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X64Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.479 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.479    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X64Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.593 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=145, routed)         1.267    28.860    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__2_i_5__11[0]
    SLICE_X64Y38         LUT5 (Prop_lut5_I4_O)        0.124    28.984 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__0_i_9__8/O
                         net (fo=8, routed)           0.848    29.832    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[12]_11[11]
    SLICE_X67Y40         LUT5 (Prop_lut5_I4_O)        0.124    29.956 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_5__6/O
                         net (fo=1, routed)           0.000    29.956    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_1[2]
    SLICE_X67Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    30.354 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.354    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X67Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.468 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.468    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X67Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.582 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=137, routed)         0.797    31.379    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/data[31]_i_44[0]
    SLICE_X65Y42         LUT5 (Prop_lut5_I4_O)        0.124    31.503 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__0_i_13__6/O
                         net (fo=9, routed)           0.606    32.109    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[13]_12[8]
    SLICE_X68Y41         LUT6 (Prop_lut6_I0_O)        0.124    32.233 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_3__1/O
                         net (fo=1, routed)           0.657    32.890    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_0[1]
    SLICE_X62Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    33.410 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    33.410    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X62Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.527 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    33.527    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.644 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=129, routed)         1.369    35.013    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/data_reg[20][0]
    SLICE_X75Y45         LUT3 (Prop_lut3_I2_O)        0.124    35.137 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__0_i_10__9/O
                         net (fo=2, routed)           0.660    35.797    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[14]_13[13]
    SLICE_X73Y44         LUT5 (Prop_lut5_I4_O)        0.124    35.921 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_5__7/O
                         net (fo=1, routed)           0.000    35.921    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_1[3]
    SLICE_X73Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.322 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    36.322    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X73Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.436 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    36.436    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X73Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.550 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=101, routed)         0.969    37.519    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/data_reg[19][0]
    SLICE_X70Y46         LUT5 (Prop_lut5_I4_O)        0.124    37.643 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__1_i_6__10/O
                         net (fo=5, routed)           0.625    38.268    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[15]_14[15]
    SLICE_X64Y47         LUT6 (Prop_lut6_I5_O)        0.124    38.392 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_i_1__10/O
                         net (fo=1, routed)           0.909    39.302    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[15].LAST_ITER.SquareRootBasic/comp1/o0_carry__2_0[0]
    SLICE_X71Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.828 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[15].LAST_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    39.828    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[15].LAST_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X71Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.942 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[15].LAST_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=23, routed)          1.280    41.222    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/data_reg[0][0]
    SLICE_X71Y49         LUT6 (Prop_lut6_I3_O)        0.124    41.346 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/data[31]_i_5_comp/O
                         net (fo=16, routed)          0.943    42.289    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/data[31]_i_5_n_0
    SLICE_X70Y49         LUT6 (Prop_lut6_I0_O)        0.124    42.413 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/data[30]_i_1/O
                         net (fo=1, routed)           0.000    42.413    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock_n_29
    SLICE_X70Y49         FDRE                                         r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/data_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8217, routed)        1.678     8.657    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s00_axis_aclk
    SLICE_X70Y49         FDRE                                         r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/data_reg[30]/C
                         clock pessimism              0.568     9.225    
                         clock uncertainty           -0.074     9.151    
    SLICE_X70Y49         FDRE (Setup_fdre_C_D)        0.079     9.230    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/data_reg[30]
  -------------------------------------------------------------------
                         required time                          9.230    
                         arrival time                         -42.413    
  -------------------------------------------------------------------
                         slack                                -33.183    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.313%)  route 0.227ns (61.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8217, routed)        0.564    -0.600    mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X55Y53         FDRE                                         r  mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[5]/Q
                         net (fo=2, routed)           0.227    -0.232    mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/D[5]
    SLICE_X48Y52         FDRE                                         r  mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8217, routed)        0.838    -0.835    mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X48Y52         FDRE                                         r  mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[5]/C
                         clock pessimism              0.504    -0.331    
    SLICE_X48Y52         FDRE (Hold_fdre_C_D)         0.076    -0.255    mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_design_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.945%)  route 0.287ns (67.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8217, routed)        0.655    -0.509    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s00_axis_aclk
    SLICE_X72Y48         FDRE                                         r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/data_reg[7]/Q
                         net (fo=1, routed)           0.287    -0.081    mb_design_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[7]
    RAMB36_X2Y10         RAMB36E1                                     r  mb_design_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8217, routed)        0.909    -0.764    mb_design_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y10         RAMB36E1                                     r  mb_design_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
                         clock pessimism              0.504    -0.260    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.155    -0.105    mb_design_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.046%)  route 0.230ns (61.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8217, routed)        0.564    -0.600    mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X52Y53         FDRE                                         r  mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[28]/Q
                         net (fo=2, routed)           0.230    -0.230    mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/D[28]
    SLICE_X48Y52         FDRE                                         r  mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8217, routed)        0.838    -0.835    mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X48Y52         FDRE                                         r  mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[28]/C
                         clock pessimism              0.504    -0.331    
    SLICE_X48Y52         FDRE (Hold_fdre_C_D)         0.071    -0.260    mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[28]
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 mb_design_i/axi_emc_0/U0/EMC_CTRL_I/IPIC_IF_I/IP2Bus_Data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_design_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][16]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.713%)  route 0.117ns (45.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8217, routed)        0.568    -0.596    mb_design_i/axi_emc_0/U0/EMC_CTRL_I/IPIC_IF_I/s_axi_aclk
    SLICE_X29Y65         FDRE                                         r  mb_design_i/axi_emc_0/U0/EMC_CTRL_I/IPIC_IF_I/IP2Bus_Data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  mb_design_i/axi_emc_0/U0/EMC_CTRL_I/IPIC_IF_I/IP2Bus_Data_reg[8]/Q
                         net (fo=1, routed)           0.117    -0.339    mb_design_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/in[16]
    SLICE_X30Y65         SRLC32E                                      r  mb_design_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][16]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8217, routed)        0.836    -0.837    mb_design_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/s_axi_aclk
    SLICE_X30Y65         SRLC32E                                      r  mb_design_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][16]_srl32/CLK
                         clock pessimism              0.275    -0.562    
    SLICE_X30Y65         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.379    mb_design_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][16]_srl32
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.830%)  route 0.103ns (42.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8217, routed)        0.637    -0.527    mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X32Y42         FDRE                                         r  mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[16]/Q
                         net (fo=1, routed)           0.103    -0.283    mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[16]
    SLICE_X30Y42         SRL16E                                       r  mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8217, routed)        0.911    -0.762    mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X30Y42         SRL16E                                       r  mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4/CLK
                         clock pessimism              0.252    -0.511    
    SLICE_X30Y42         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.328    mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 mb_design_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_design_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.456%)  route 0.216ns (60.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8217, routed)        0.638    -0.526    mb_design_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X35Y48         FDRE                                         r  mb_design_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  mb_design_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]/Q
                         net (fo=1, routed)           0.216    -0.168    mb_design_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[23]
    SLICE_X38Y50         SRLC32E                                      r  mb_design_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8217, routed)        0.841    -0.832    mb_design_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y50         SRLC32E                                      r  mb_design_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
                         clock pessimism              0.504    -0.328    
    SLICE_X38Y50         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115    -0.213    mb_design_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.164ns (43.092%)  route 0.217ns (56.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8217, routed)        0.629    -0.535    mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X56Y39         FDRE                                         r  mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y39         FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[7]/Q
                         net (fo=1, routed)           0.217    -0.154    mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg_n_0_[7]
    SLICE_X51Y39         FDRE                                         r  mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8217, routed)        0.903    -0.770    mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X51Y39         FDRE                                         r  mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]/C
                         clock pessimism              0.501    -0.270    
    SLICE_X51Y39         FDRE (Hold_fdre_C_D)         0.070    -0.200    mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.164ns (42.310%)  route 0.224ns (57.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8217, routed)        0.630    -0.534    mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X56Y40         FDRE                                         r  mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.370 r  mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[5]/Q
                         net (fo=1, routed)           0.224    -0.146    mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg_n_0_[5]
    SLICE_X51Y40         FDRE                                         r  mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8217, routed)        0.904    -0.769    mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X51Y40         FDRE                                         r  mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
                         clock pessimism              0.501    -0.269    
    SLICE_X51Y40         FDRE (Hold_fdre_C_D)         0.075    -0.194    mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 mb_design_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_design_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.198%)  route 0.228ns (61.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8217, routed)        0.639    -0.525    mb_design_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X29Y49         FDRE                                         r  mb_design_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  mb_design_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]/Q
                         net (fo=1, routed)           0.228    -0.156    mb_design_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[29]
    SLICE_X30Y52         SRLC32E                                      r  mb_design_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8217, routed)        0.843    -0.830    mb_design_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y52         SRLC32E                                      r  mb_design_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
                         clock pessimism              0.504    -0.326    
    SLICE_X30Y52         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.209    mb_design_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8217, routed)        0.630    -0.534    mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X57Y42         FDRE                                         r  mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[1]/Q
                         net (fo=1, routed)           0.110    -0.283    mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[1]
    SLICE_X56Y42         SRL16E                                       r  mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8217, routed)        0.904    -0.769    mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X56Y42         SRL16E                                       r  mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4/CLK
                         clock pessimism              0.249    -0.521    
    SLICE_X56Y42         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.338    mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mb_design_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y7      mb_design_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y9      mb_design_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y7      mb_design_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y10     mb_design_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y22     mb_design_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y10     mb_design_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y23     mb_design_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y3      mb_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y3      mb_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6      mb_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y40     mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y40     mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y40     mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y40     mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y40     mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y40     mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y40     mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y40     mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y39     mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y39     mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y25     mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y25     mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y25     mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y25     mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y25     mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y25     mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y25     mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y25     mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y23     mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y23     mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mb_design_clk_wiz_1_0
  To Clock:  clkfbout_mb_design_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mb_design_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   mb_design_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



