============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.10-p001_1
  Generated on:           Nov 26 2024  09:40:06 am
  Module:                 b14
  Technology library:     fast_vdd1v0 1.0
  Operating conditions:   PVT_1P1V_0C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

          Pin                  Type      Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock clk)                   launch                                  0 R 
IR_reg[31]/CK                                           0    +0       0 R 
IR_reg[31]/Q                  SDFFRHQX1      35 11.6   78   +91      91 F 
g21480/A                                                     +0      91   
g21480/Y                      INVX1          30  9.0   76   +61     152 R 
g21476__5477/B                                               +0     152   
g21476__5477/Y                MX2X1           3  1.7   16   +50     202 R 
ADD_TC_OP_g1548__8428/AN                                     +0     202   
ADD_TC_OP_g1548__8428/Y       NOR2BX1         2  1.0   22   +27     229 R 
g2/C                                                         +0     229   
g2/Y                          NAND3X1         3  1.0   33   +28     257 F 
ADD_TC_OP_g1542__5477/B                                      +0     257   
ADD_TC_OP_g1542__5477/Y       OR2XL           3  1.0   14   +30     287 F 
ADD_TC_OP_g1537__1666/B                                      +0     287   
ADD_TC_OP_g1537__1666/Y       OR2XL           3  1.0   14   +27     314 F 
ADD_TC_OP_g1534__9945/B                                      +0     314   
ADD_TC_OP_g1534__9945/Y       OR2XL           3  1.1   15   +28     341 F 
ADD_TC_OP_g1529__5115/B                                      +0     341   
ADD_TC_OP_g1529__5115/Y       OR2XL           3  1.0   14   +27     368 F 
ADD_TC_OP_g1524__5122/B                                      +0     368   
ADD_TC_OP_g1524__5122/Y       OR2XL           3  1.0   14   +27     395 F 
ADD_TC_OP_g1561__7482/AN                                     +0     395   
ADD_TC_OP_g1561__7482/Y       NAND2BX1        2  0.8   21   +26     421 F 
ADD_TC_OP_g1502__2883/AN                                     +0     421   
ADD_TC_OP_g1502__2883/Y       NAND2BX1        2  0.8   17   +27     448 F 
ADD_TC_OP_g1490__6131/AN                                     +0     448   
ADD_TC_OP_g1490__6131/Y       NAND2BXL        1  0.5   20   +23     471 F 
ADD_TC_OP_g1483__3680/B                                      +0     471   
ADD_TC_OP_g1483__3680/Y       XNOR2X1        26 14.4  101   +87     558 R 
g24315__2883/B                                               +0     558   
g24315__2883/Y                NOR2X1          3  1.4   35   +41     599 F 
g24314/A                                                     +0     599   
g24314/Y                      INVX1          34 16.2  116   +74     673 R 
g24275__6131/S0                                              +0     673   
g24275__6131/Y                MX2X1           9  4.6   35   +63     736 R 
lt_151_10_g772/A                                             +0     736   
lt_151_10_g772/Y              INVX1           5  2.3   22   +23     759 F 
sub_358_29_g853/A                                            +0     759   
sub_358_29_g853/CO            ADDFX1          1  1.0   14   +48     807 F 
sub_358_29_g852/B                                            +0     807   
sub_358_29_g852/CO            ADDFX1          1  1.0   14   +46     853 F 
sub_358_29_g851/B                                            +0     853   
sub_358_29_g851/CO            ADDFX1          1  1.0   14   +46     899 F 
sub_358_29_g850/B                                            +0     899   
sub_358_29_g850/CO            ADDFX1          1  1.0   14   +46     945 F 
sub_358_29_g849/B                                            +0     945   
sub_358_29_g849/CO            ADDFX1          1  1.0   14   +46     991 F 
sub_358_29_g848/B                                            +0     991   
sub_358_29_g848/CO            ADDFX1          1  1.0   14   +46    1037 F 
sub_358_29_g847/B                                            +0    1037   
sub_358_29_g847/CO            ADDFX1          1  1.0   14   +46    1083 F 
sub_358_29_g846/B                                            +0    1083   
sub_358_29_g846/CO            ADDFX1          1  1.0   14   +46    1129 F 
sub_358_29_g845/B                                            +0    1129   
sub_358_29_g845/CO            ADDFX1          1  1.0   14   +46    1175 F 
sub_358_29_g844/B                                            +0    1175   
sub_358_29_g844/CO            ADDFX1          1  1.0   14   +46    1221 F 
sub_358_29_g843/B                                            +0    1221   
sub_358_29_g843/CO            ADDFX1          1  1.0   14   +46    1267 F 
sub_358_29_g842/B                                            +0    1267   
sub_358_29_g842/CO            ADDFX1          1  1.0   14   +46    1313 F 
sub_358_29_g841/B                                            +0    1313   
sub_358_29_g841/CO            ADDFX1          1  1.0   14   +46    1359 F 
sub_358_29_g840/B                                            +0    1359   
sub_358_29_g840/CO            ADDFX1          1  1.0   14   +46    1405 F 
sub_358_29_g839/B                                            +0    1405   
sub_358_29_g839/CO            ADDFX1          1  1.0   14   +46    1451 F 
sub_358_29_g838/B                                            +0    1451   
sub_358_29_g838/CO            ADDFX1          1  1.0   14   +46    1497 F 
sub_358_29_g837/B                                            +0    1497   
sub_358_29_g837/CO            ADDFX1          1  1.0   14   +46    1543 F 
sub_358_29_g836/B                                            +0    1543   
sub_358_29_g836/CO            ADDFX1          1  1.0   14   +46    1589 F 
sub_358_29_g835/B                                            +0    1589   
sub_358_29_g835/CO            ADDFX1          1  1.0   14   +46    1635 F 
sub_358_29_g834/B                                            +0    1635   
sub_358_29_g834/CO            ADDFX1          1  1.0   14   +46    1681 F 
sub_358_29_g833/B                                            +0    1681   
sub_358_29_g833/CO            ADDFX1          1  1.0   14   +46    1727 F 
sub_358_29_g832/B                                            +0    1727   
sub_358_29_g832/CO            ADDFX1          1  1.0   14   +46    1773 F 
sub_358_29_g831/B                                            +0    1773   
sub_358_29_g831/CO            ADDFX1          1  1.0   14   +46    1819 F 
sub_358_29_g830/B                                            +0    1819   
sub_358_29_g830/CO            ADDFX1          1  1.0   14   +46    1865 F 
sub_358_29_g829/B                                            +0    1865   
sub_358_29_g829/CO            ADDFX1          1  1.0   14   +46    1911 F 
sub_358_29_g828/B                                            +0    1911   
sub_358_29_g828/CO            ADDFX1          1  1.0   14   +46    1957 F 
sub_358_29_g827/B                                            +0    1957   
sub_358_29_g827/CO            ADDFX1          1  0.5   11   +44    2001 F 
sub_358_29_g826/B                                            +0    2001   
sub_358_29_g826/Y             XOR2XL          2  0.8   12   +28    2030 R 
g34829/A                                                     +0    2030   
g34829/Y                      INVXL           1  0.5    8   +10    2040 F 
g34398__1881/A0                                              +0    2040   
g34398__1881/Y                OAI211X1        2  1.0   35   +26    2066 R 
reg1_reg[29]/D           <<<  SDFFRHQX1                      +0    2066   
reg1_reg[29]/CK               setup                     0   +43    2110 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                   capture                              2500 R 
--------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :     390ps 
Start-point  : IR_reg[31]/CK
End-point    : reg1_reg[29]/D

