
BuRockets_f411ceu6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010c1c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a18  08010dc0  08010dc0  00020dc0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080117d8  080117d8  000301f4  2**0
                  CONTENTS
  4 .ARM          00000008  080117d8  080117d8  000217d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080117e0  080117e0  000301f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080117e0  080117e0  000217e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080117e4  080117e4  000217e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f4  20000000  080117e8  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000678  200001f4  080119dc  000301f4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000086c  080119dc  0003086c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000301f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001c184  00000000  00000000  00030224  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000046fe  00000000  00000000  0004c3a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000015d0  00000000  00000000  00050aa8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000014d8  00000000  00000000  00052078  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001ee9c  00000000  00000000  00053550  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000256c0  00000000  00000000  000723ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a063c  00000000  00000000  00097aac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001380e8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007190  00000000  00000000  00138138  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001f4 	.word	0x200001f4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08010da4 	.word	0x08010da4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001f8 	.word	0x200001f8
 80001dc:	08010da4 	.word	0x08010da4

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr

080001f4 <strlen>:
 80001f4:	4603      	mov	r3, r0
 80001f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001fa:	2a00      	cmp	r2, #0
 80001fc:	d1fb      	bne.n	80001f6 <strlen+0x2>
 80001fe:	1a18      	subs	r0, r3, r0
 8000200:	3801      	subs	r0, #1
 8000202:	4770      	bx	lr
	...

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2uiz>:
 8000bd8:	004a      	lsls	r2, r1, #1
 8000bda:	d211      	bcs.n	8000c00 <__aeabi_d2uiz+0x28>
 8000bdc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000be0:	d211      	bcs.n	8000c06 <__aeabi_d2uiz+0x2e>
 8000be2:	d50d      	bpl.n	8000c00 <__aeabi_d2uiz+0x28>
 8000be4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000be8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bec:	d40e      	bmi.n	8000c0c <__aeabi_d2uiz+0x34>
 8000bee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bf6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bfa:	fa23 f002 	lsr.w	r0, r3, r2
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c0a:	d102      	bne.n	8000c12 <__aeabi_d2uiz+0x3a>
 8000c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c10:	4770      	bx	lr
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_d2f>:
 8000c18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c20:	bf24      	itt	cs
 8000c22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c2a:	d90d      	bls.n	8000c48 <__aeabi_d2f+0x30>
 8000c2c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c38:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c40:	bf08      	it	eq
 8000c42:	f020 0001 	biceq.w	r0, r0, #1
 8000c46:	4770      	bx	lr
 8000c48:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c4c:	d121      	bne.n	8000c92 <__aeabi_d2f+0x7a>
 8000c4e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c52:	bfbc      	itt	lt
 8000c54:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c58:	4770      	bxlt	lr
 8000c5a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c62:	f1c2 0218 	rsb	r2, r2, #24
 8000c66:	f1c2 0c20 	rsb	ip, r2, #32
 8000c6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c6e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c72:	bf18      	it	ne
 8000c74:	f040 0001 	orrne.w	r0, r0, #1
 8000c78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c84:	ea40 000c 	orr.w	r0, r0, ip
 8000c88:	fa23 f302 	lsr.w	r3, r3, r2
 8000c8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c90:	e7cc      	b.n	8000c2c <__aeabi_d2f+0x14>
 8000c92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c96:	d107      	bne.n	8000ca8 <__aeabi_d2f+0x90>
 8000c98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c9c:	bf1e      	ittt	ne
 8000c9e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ca2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ca6:	4770      	bxne	lr
 8000ca8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cac:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cb0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_ldivmod>:
 8000cb8:	b97b      	cbnz	r3, 8000cda <__aeabi_ldivmod+0x22>
 8000cba:	b972      	cbnz	r2, 8000cda <__aeabi_ldivmod+0x22>
 8000cbc:	2900      	cmp	r1, #0
 8000cbe:	bfbe      	ittt	lt
 8000cc0:	2000      	movlt	r0, #0
 8000cc2:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000cc6:	e006      	blt.n	8000cd6 <__aeabi_ldivmod+0x1e>
 8000cc8:	bf08      	it	eq
 8000cca:	2800      	cmpeq	r0, #0
 8000ccc:	bf1c      	itt	ne
 8000cce:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000cd2:	f04f 30ff 	movne.w	r0, #4294967295
 8000cd6:	f000 b9f5 	b.w	80010c4 <__aeabi_idiv0>
 8000cda:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cde:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce2:	2900      	cmp	r1, #0
 8000ce4:	db09      	blt.n	8000cfa <__aeabi_ldivmod+0x42>
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	db1a      	blt.n	8000d20 <__aeabi_ldivmod+0x68>
 8000cea:	f000 f883 	bl	8000df4 <__udivmoddi4>
 8000cee:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf6:	b004      	add	sp, #16
 8000cf8:	4770      	bx	lr
 8000cfa:	4240      	negs	r0, r0
 8000cfc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	db1b      	blt.n	8000d3c <__aeabi_ldivmod+0x84>
 8000d04:	f000 f876 	bl	8000df4 <__udivmoddi4>
 8000d08:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d0c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d10:	b004      	add	sp, #16
 8000d12:	4240      	negs	r0, r0
 8000d14:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d18:	4252      	negs	r2, r2
 8000d1a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d1e:	4770      	bx	lr
 8000d20:	4252      	negs	r2, r2
 8000d22:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d26:	f000 f865 	bl	8000df4 <__udivmoddi4>
 8000d2a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d2e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d32:	b004      	add	sp, #16
 8000d34:	4240      	negs	r0, r0
 8000d36:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d3a:	4770      	bx	lr
 8000d3c:	4252      	negs	r2, r2
 8000d3e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d42:	f000 f857 	bl	8000df4 <__udivmoddi4>
 8000d46:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d4a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d4e:	b004      	add	sp, #16
 8000d50:	4252      	negs	r2, r2
 8000d52:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d56:	4770      	bx	lr

08000d58 <__aeabi_uldivmod>:
 8000d58:	b953      	cbnz	r3, 8000d70 <__aeabi_uldivmod+0x18>
 8000d5a:	b94a      	cbnz	r2, 8000d70 <__aeabi_uldivmod+0x18>
 8000d5c:	2900      	cmp	r1, #0
 8000d5e:	bf08      	it	eq
 8000d60:	2800      	cmpeq	r0, #0
 8000d62:	bf1c      	itt	ne
 8000d64:	f04f 31ff 	movne.w	r1, #4294967295
 8000d68:	f04f 30ff 	movne.w	r0, #4294967295
 8000d6c:	f000 b9aa 	b.w	80010c4 <__aeabi_idiv0>
 8000d70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d78:	f000 f83c 	bl	8000df4 <__udivmoddi4>
 8000d7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d84:	b004      	add	sp, #16
 8000d86:	4770      	bx	lr

08000d88 <__aeabi_d2lz>:
 8000d88:	b538      	push	{r3, r4, r5, lr}
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	2300      	movs	r3, #0
 8000d8e:	4604      	mov	r4, r0
 8000d90:	460d      	mov	r5, r1
 8000d92:	f7ff febb 	bl	8000b0c <__aeabi_dcmplt>
 8000d96:	b928      	cbnz	r0, 8000da4 <__aeabi_d2lz+0x1c>
 8000d98:	4620      	mov	r0, r4
 8000d9a:	4629      	mov	r1, r5
 8000d9c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000da0:	f000 b80a 	b.w	8000db8 <__aeabi_d2ulz>
 8000da4:	4620      	mov	r0, r4
 8000da6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000daa:	f000 f805 	bl	8000db8 <__aeabi_d2ulz>
 8000dae:	4240      	negs	r0, r0
 8000db0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000db4:	bd38      	pop	{r3, r4, r5, pc}
 8000db6:	bf00      	nop

08000db8 <__aeabi_d2ulz>:
 8000db8:	b5d0      	push	{r4, r6, r7, lr}
 8000dba:	4b0c      	ldr	r3, [pc, #48]	; (8000dec <__aeabi_d2ulz+0x34>)
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	4606      	mov	r6, r0
 8000dc0:	460f      	mov	r7, r1
 8000dc2:	f7ff fc31 	bl	8000628 <__aeabi_dmul>
 8000dc6:	f7ff ff07 	bl	8000bd8 <__aeabi_d2uiz>
 8000dca:	4604      	mov	r4, r0
 8000dcc:	f7ff fbb2 	bl	8000534 <__aeabi_ui2d>
 8000dd0:	4b07      	ldr	r3, [pc, #28]	; (8000df0 <__aeabi_d2ulz+0x38>)
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	f7ff fc28 	bl	8000628 <__aeabi_dmul>
 8000dd8:	4602      	mov	r2, r0
 8000dda:	460b      	mov	r3, r1
 8000ddc:	4630      	mov	r0, r6
 8000dde:	4639      	mov	r1, r7
 8000de0:	f7ff fa6a 	bl	80002b8 <__aeabi_dsub>
 8000de4:	f7ff fef8 	bl	8000bd8 <__aeabi_d2uiz>
 8000de8:	4621      	mov	r1, r4
 8000dea:	bdd0      	pop	{r4, r6, r7, pc}
 8000dec:	3df00000 	.word	0x3df00000
 8000df0:	41f00000 	.word	0x41f00000

08000df4 <__udivmoddi4>:
 8000df4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000df8:	9d08      	ldr	r5, [sp, #32]
 8000dfa:	4604      	mov	r4, r0
 8000dfc:	468e      	mov	lr, r1
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	d14d      	bne.n	8000e9e <__udivmoddi4+0xaa>
 8000e02:	428a      	cmp	r2, r1
 8000e04:	4694      	mov	ip, r2
 8000e06:	d969      	bls.n	8000edc <__udivmoddi4+0xe8>
 8000e08:	fab2 f282 	clz	r2, r2
 8000e0c:	b152      	cbz	r2, 8000e24 <__udivmoddi4+0x30>
 8000e0e:	fa01 f302 	lsl.w	r3, r1, r2
 8000e12:	f1c2 0120 	rsb	r1, r2, #32
 8000e16:	fa20 f101 	lsr.w	r1, r0, r1
 8000e1a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e1e:	ea41 0e03 	orr.w	lr, r1, r3
 8000e22:	4094      	lsls	r4, r2
 8000e24:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e28:	0c21      	lsrs	r1, r4, #16
 8000e2a:	fbbe f6f8 	udiv	r6, lr, r8
 8000e2e:	fa1f f78c 	uxth.w	r7, ip
 8000e32:	fb08 e316 	mls	r3, r8, r6, lr
 8000e36:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000e3a:	fb06 f107 	mul.w	r1, r6, r7
 8000e3e:	4299      	cmp	r1, r3
 8000e40:	d90a      	bls.n	8000e58 <__udivmoddi4+0x64>
 8000e42:	eb1c 0303 	adds.w	r3, ip, r3
 8000e46:	f106 30ff 	add.w	r0, r6, #4294967295
 8000e4a:	f080 811f 	bcs.w	800108c <__udivmoddi4+0x298>
 8000e4e:	4299      	cmp	r1, r3
 8000e50:	f240 811c 	bls.w	800108c <__udivmoddi4+0x298>
 8000e54:	3e02      	subs	r6, #2
 8000e56:	4463      	add	r3, ip
 8000e58:	1a5b      	subs	r3, r3, r1
 8000e5a:	b2a4      	uxth	r4, r4
 8000e5c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e60:	fb08 3310 	mls	r3, r8, r0, r3
 8000e64:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e68:	fb00 f707 	mul.w	r7, r0, r7
 8000e6c:	42a7      	cmp	r7, r4
 8000e6e:	d90a      	bls.n	8000e86 <__udivmoddi4+0x92>
 8000e70:	eb1c 0404 	adds.w	r4, ip, r4
 8000e74:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e78:	f080 810a 	bcs.w	8001090 <__udivmoddi4+0x29c>
 8000e7c:	42a7      	cmp	r7, r4
 8000e7e:	f240 8107 	bls.w	8001090 <__udivmoddi4+0x29c>
 8000e82:	4464      	add	r4, ip
 8000e84:	3802      	subs	r0, #2
 8000e86:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e8a:	1be4      	subs	r4, r4, r7
 8000e8c:	2600      	movs	r6, #0
 8000e8e:	b11d      	cbz	r5, 8000e98 <__udivmoddi4+0xa4>
 8000e90:	40d4      	lsrs	r4, r2
 8000e92:	2300      	movs	r3, #0
 8000e94:	e9c5 4300 	strd	r4, r3, [r5]
 8000e98:	4631      	mov	r1, r6
 8000e9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e9e:	428b      	cmp	r3, r1
 8000ea0:	d909      	bls.n	8000eb6 <__udivmoddi4+0xc2>
 8000ea2:	2d00      	cmp	r5, #0
 8000ea4:	f000 80ef 	beq.w	8001086 <__udivmoddi4+0x292>
 8000ea8:	2600      	movs	r6, #0
 8000eaa:	e9c5 0100 	strd	r0, r1, [r5]
 8000eae:	4630      	mov	r0, r6
 8000eb0:	4631      	mov	r1, r6
 8000eb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000eb6:	fab3 f683 	clz	r6, r3
 8000eba:	2e00      	cmp	r6, #0
 8000ebc:	d14a      	bne.n	8000f54 <__udivmoddi4+0x160>
 8000ebe:	428b      	cmp	r3, r1
 8000ec0:	d302      	bcc.n	8000ec8 <__udivmoddi4+0xd4>
 8000ec2:	4282      	cmp	r2, r0
 8000ec4:	f200 80f9 	bhi.w	80010ba <__udivmoddi4+0x2c6>
 8000ec8:	1a84      	subs	r4, r0, r2
 8000eca:	eb61 0303 	sbc.w	r3, r1, r3
 8000ece:	2001      	movs	r0, #1
 8000ed0:	469e      	mov	lr, r3
 8000ed2:	2d00      	cmp	r5, #0
 8000ed4:	d0e0      	beq.n	8000e98 <__udivmoddi4+0xa4>
 8000ed6:	e9c5 4e00 	strd	r4, lr, [r5]
 8000eda:	e7dd      	b.n	8000e98 <__udivmoddi4+0xa4>
 8000edc:	b902      	cbnz	r2, 8000ee0 <__udivmoddi4+0xec>
 8000ede:	deff      	udf	#255	; 0xff
 8000ee0:	fab2 f282 	clz	r2, r2
 8000ee4:	2a00      	cmp	r2, #0
 8000ee6:	f040 8092 	bne.w	800100e <__udivmoddi4+0x21a>
 8000eea:	eba1 010c 	sub.w	r1, r1, ip
 8000eee:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ef2:	fa1f fe8c 	uxth.w	lr, ip
 8000ef6:	2601      	movs	r6, #1
 8000ef8:	0c20      	lsrs	r0, r4, #16
 8000efa:	fbb1 f3f7 	udiv	r3, r1, r7
 8000efe:	fb07 1113 	mls	r1, r7, r3, r1
 8000f02:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000f06:	fb0e f003 	mul.w	r0, lr, r3
 8000f0a:	4288      	cmp	r0, r1
 8000f0c:	d908      	bls.n	8000f20 <__udivmoddi4+0x12c>
 8000f0e:	eb1c 0101 	adds.w	r1, ip, r1
 8000f12:	f103 38ff 	add.w	r8, r3, #4294967295
 8000f16:	d202      	bcs.n	8000f1e <__udivmoddi4+0x12a>
 8000f18:	4288      	cmp	r0, r1
 8000f1a:	f200 80cb 	bhi.w	80010b4 <__udivmoddi4+0x2c0>
 8000f1e:	4643      	mov	r3, r8
 8000f20:	1a09      	subs	r1, r1, r0
 8000f22:	b2a4      	uxth	r4, r4
 8000f24:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f28:	fb07 1110 	mls	r1, r7, r0, r1
 8000f2c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000f30:	fb0e fe00 	mul.w	lr, lr, r0
 8000f34:	45a6      	cmp	lr, r4
 8000f36:	d908      	bls.n	8000f4a <__udivmoddi4+0x156>
 8000f38:	eb1c 0404 	adds.w	r4, ip, r4
 8000f3c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000f40:	d202      	bcs.n	8000f48 <__udivmoddi4+0x154>
 8000f42:	45a6      	cmp	lr, r4
 8000f44:	f200 80bb 	bhi.w	80010be <__udivmoddi4+0x2ca>
 8000f48:	4608      	mov	r0, r1
 8000f4a:	eba4 040e 	sub.w	r4, r4, lr
 8000f4e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000f52:	e79c      	b.n	8000e8e <__udivmoddi4+0x9a>
 8000f54:	f1c6 0720 	rsb	r7, r6, #32
 8000f58:	40b3      	lsls	r3, r6
 8000f5a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000f5e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000f62:	fa20 f407 	lsr.w	r4, r0, r7
 8000f66:	fa01 f306 	lsl.w	r3, r1, r6
 8000f6a:	431c      	orrs	r4, r3
 8000f6c:	40f9      	lsrs	r1, r7
 8000f6e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000f72:	fa00 f306 	lsl.w	r3, r0, r6
 8000f76:	fbb1 f8f9 	udiv	r8, r1, r9
 8000f7a:	0c20      	lsrs	r0, r4, #16
 8000f7c:	fa1f fe8c 	uxth.w	lr, ip
 8000f80:	fb09 1118 	mls	r1, r9, r8, r1
 8000f84:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000f88:	fb08 f00e 	mul.w	r0, r8, lr
 8000f8c:	4288      	cmp	r0, r1
 8000f8e:	fa02 f206 	lsl.w	r2, r2, r6
 8000f92:	d90b      	bls.n	8000fac <__udivmoddi4+0x1b8>
 8000f94:	eb1c 0101 	adds.w	r1, ip, r1
 8000f98:	f108 3aff 	add.w	sl, r8, #4294967295
 8000f9c:	f080 8088 	bcs.w	80010b0 <__udivmoddi4+0x2bc>
 8000fa0:	4288      	cmp	r0, r1
 8000fa2:	f240 8085 	bls.w	80010b0 <__udivmoddi4+0x2bc>
 8000fa6:	f1a8 0802 	sub.w	r8, r8, #2
 8000faa:	4461      	add	r1, ip
 8000fac:	1a09      	subs	r1, r1, r0
 8000fae:	b2a4      	uxth	r4, r4
 8000fb0:	fbb1 f0f9 	udiv	r0, r1, r9
 8000fb4:	fb09 1110 	mls	r1, r9, r0, r1
 8000fb8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000fbc:	fb00 fe0e 	mul.w	lr, r0, lr
 8000fc0:	458e      	cmp	lr, r1
 8000fc2:	d908      	bls.n	8000fd6 <__udivmoddi4+0x1e2>
 8000fc4:	eb1c 0101 	adds.w	r1, ip, r1
 8000fc8:	f100 34ff 	add.w	r4, r0, #4294967295
 8000fcc:	d26c      	bcs.n	80010a8 <__udivmoddi4+0x2b4>
 8000fce:	458e      	cmp	lr, r1
 8000fd0:	d96a      	bls.n	80010a8 <__udivmoddi4+0x2b4>
 8000fd2:	3802      	subs	r0, #2
 8000fd4:	4461      	add	r1, ip
 8000fd6:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000fda:	fba0 9402 	umull	r9, r4, r0, r2
 8000fde:	eba1 010e 	sub.w	r1, r1, lr
 8000fe2:	42a1      	cmp	r1, r4
 8000fe4:	46c8      	mov	r8, r9
 8000fe6:	46a6      	mov	lr, r4
 8000fe8:	d356      	bcc.n	8001098 <__udivmoddi4+0x2a4>
 8000fea:	d053      	beq.n	8001094 <__udivmoddi4+0x2a0>
 8000fec:	b15d      	cbz	r5, 8001006 <__udivmoddi4+0x212>
 8000fee:	ebb3 0208 	subs.w	r2, r3, r8
 8000ff2:	eb61 010e 	sbc.w	r1, r1, lr
 8000ff6:	fa01 f707 	lsl.w	r7, r1, r7
 8000ffa:	fa22 f306 	lsr.w	r3, r2, r6
 8000ffe:	40f1      	lsrs	r1, r6
 8001000:	431f      	orrs	r7, r3
 8001002:	e9c5 7100 	strd	r7, r1, [r5]
 8001006:	2600      	movs	r6, #0
 8001008:	4631      	mov	r1, r6
 800100a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800100e:	f1c2 0320 	rsb	r3, r2, #32
 8001012:	40d8      	lsrs	r0, r3
 8001014:	fa0c fc02 	lsl.w	ip, ip, r2
 8001018:	fa21 f303 	lsr.w	r3, r1, r3
 800101c:	4091      	lsls	r1, r2
 800101e:	4301      	orrs	r1, r0
 8001020:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8001024:	fa1f fe8c 	uxth.w	lr, ip
 8001028:	fbb3 f0f7 	udiv	r0, r3, r7
 800102c:	fb07 3610 	mls	r6, r7, r0, r3
 8001030:	0c0b      	lsrs	r3, r1, #16
 8001032:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8001036:	fb00 f60e 	mul.w	r6, r0, lr
 800103a:	429e      	cmp	r6, r3
 800103c:	fa04 f402 	lsl.w	r4, r4, r2
 8001040:	d908      	bls.n	8001054 <__udivmoddi4+0x260>
 8001042:	eb1c 0303 	adds.w	r3, ip, r3
 8001046:	f100 38ff 	add.w	r8, r0, #4294967295
 800104a:	d22f      	bcs.n	80010ac <__udivmoddi4+0x2b8>
 800104c:	429e      	cmp	r6, r3
 800104e:	d92d      	bls.n	80010ac <__udivmoddi4+0x2b8>
 8001050:	3802      	subs	r0, #2
 8001052:	4463      	add	r3, ip
 8001054:	1b9b      	subs	r3, r3, r6
 8001056:	b289      	uxth	r1, r1
 8001058:	fbb3 f6f7 	udiv	r6, r3, r7
 800105c:	fb07 3316 	mls	r3, r7, r6, r3
 8001060:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8001064:	fb06 f30e 	mul.w	r3, r6, lr
 8001068:	428b      	cmp	r3, r1
 800106a:	d908      	bls.n	800107e <__udivmoddi4+0x28a>
 800106c:	eb1c 0101 	adds.w	r1, ip, r1
 8001070:	f106 38ff 	add.w	r8, r6, #4294967295
 8001074:	d216      	bcs.n	80010a4 <__udivmoddi4+0x2b0>
 8001076:	428b      	cmp	r3, r1
 8001078:	d914      	bls.n	80010a4 <__udivmoddi4+0x2b0>
 800107a:	3e02      	subs	r6, #2
 800107c:	4461      	add	r1, ip
 800107e:	1ac9      	subs	r1, r1, r3
 8001080:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8001084:	e738      	b.n	8000ef8 <__udivmoddi4+0x104>
 8001086:	462e      	mov	r6, r5
 8001088:	4628      	mov	r0, r5
 800108a:	e705      	b.n	8000e98 <__udivmoddi4+0xa4>
 800108c:	4606      	mov	r6, r0
 800108e:	e6e3      	b.n	8000e58 <__udivmoddi4+0x64>
 8001090:	4618      	mov	r0, r3
 8001092:	e6f8      	b.n	8000e86 <__udivmoddi4+0x92>
 8001094:	454b      	cmp	r3, r9
 8001096:	d2a9      	bcs.n	8000fec <__udivmoddi4+0x1f8>
 8001098:	ebb9 0802 	subs.w	r8, r9, r2
 800109c:	eb64 0e0c 	sbc.w	lr, r4, ip
 80010a0:	3801      	subs	r0, #1
 80010a2:	e7a3      	b.n	8000fec <__udivmoddi4+0x1f8>
 80010a4:	4646      	mov	r6, r8
 80010a6:	e7ea      	b.n	800107e <__udivmoddi4+0x28a>
 80010a8:	4620      	mov	r0, r4
 80010aa:	e794      	b.n	8000fd6 <__udivmoddi4+0x1e2>
 80010ac:	4640      	mov	r0, r8
 80010ae:	e7d1      	b.n	8001054 <__udivmoddi4+0x260>
 80010b0:	46d0      	mov	r8, sl
 80010b2:	e77b      	b.n	8000fac <__udivmoddi4+0x1b8>
 80010b4:	3b02      	subs	r3, #2
 80010b6:	4461      	add	r1, ip
 80010b8:	e732      	b.n	8000f20 <__udivmoddi4+0x12c>
 80010ba:	4630      	mov	r0, r6
 80010bc:	e709      	b.n	8000ed2 <__udivmoddi4+0xde>
 80010be:	4464      	add	r4, ip
 80010c0:	3802      	subs	r0, #2
 80010c2:	e742      	b.n	8000f4a <__udivmoddi4+0x156>

080010c4 <__aeabi_idiv0>:
 80010c4:	4770      	bx	lr
 80010c6:	bf00      	nop

080010c8 <wait_for_gpio_state_timeout>:
#define SDA_PORT    GPIOB

#include "main.h"

static uint8_t wait_for_gpio_state_timeout(GPIO_TypeDef *port, uint16_t pin, GPIO_PinState state, uint32_t timeout)
 {
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b086      	sub	sp, #24
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	60f8      	str	r0, [r7, #12]
 80010d0:	607b      	str	r3, [r7, #4]
 80010d2:	460b      	mov	r3, r1
 80010d4:	817b      	strh	r3, [r7, #10]
 80010d6:	4613      	mov	r3, r2
 80010d8:	727b      	strb	r3, [r7, #9]
    uint32_t Tickstart = HAL_GetTick();
 80010da:	f003 fe69 	bl	8004db0 <HAL_GetTick>
 80010de:	6138      	str	r0, [r7, #16]
    uint8_t ret = 1;
 80010e0:	2301      	movs	r3, #1
 80010e2:	75fb      	strb	r3, [r7, #23]

    for(;(state != HAL_GPIO_ReadPin(port, pin)) && (1 == ret);) // Wait until flag is set
 80010e4:	e011      	b.n	800110a <wait_for_gpio_state_timeout+0x42>
    {
        if(timeout != HAL_MAX_DELAY) // Check for the timeout
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80010ec:	d00c      	beq.n	8001108 <wait_for_gpio_state_timeout+0x40>
        {
            if((timeout == 0U) || ((HAL_GetTick() - Tickstart) > timeout)) ret = 0;
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d007      	beq.n	8001104 <wait_for_gpio_state_timeout+0x3c>
 80010f4:	f003 fe5c 	bl	8004db0 <HAL_GetTick>
 80010f8:	4602      	mov	r2, r0
 80010fa:	693b      	ldr	r3, [r7, #16]
 80010fc:	1ad3      	subs	r3, r2, r3
 80010fe:	687a      	ldr	r2, [r7, #4]
 8001100:	429a      	cmp	r2, r3
 8001102:	d201      	bcs.n	8001108 <wait_for_gpio_state_timeout+0x40>
 8001104:	2300      	movs	r3, #0
 8001106:	75fb      	strb	r3, [r7, #23]
        }

        asm("nop");
 8001108:	bf00      	nop
    for(;(state != HAL_GPIO_ReadPin(port, pin)) && (1 == ret);) // Wait until flag is set
 800110a:	897b      	ldrh	r3, [r7, #10]
 800110c:	4619      	mov	r1, r3
 800110e:	68f8      	ldr	r0, [r7, #12]
 8001110:	f005 fcb8 	bl	8006a84 <HAL_GPIO_ReadPin>
 8001114:	4603      	mov	r3, r0
 8001116:	461a      	mov	r2, r3
 8001118:	7a7b      	ldrb	r3, [r7, #9]
 800111a:	4293      	cmp	r3, r2
 800111c:	d002      	beq.n	8001124 <wait_for_gpio_state_timeout+0x5c>
 800111e:	7dfb      	ldrb	r3, [r7, #23]
 8001120:	2b01      	cmp	r3, #1
 8001122:	d0e0      	beq.n	80010e6 <wait_for_gpio_state_timeout+0x1e>
    }
    return ret;
 8001124:	7dfb      	ldrb	r3, [r7, #23]
}
 8001126:	4618      	mov	r0, r3
 8001128:	3718      	adds	r7, #24
 800112a:	46bd      	mov	sp, r7
 800112c:	bd80      	pop	{r7, pc}
	...

08001130 <I2C_ClearBusyFlagErratum>:


static void I2C_ClearBusyFlagErratum(I2C_HandleTypeDef *hi2c, uint32_t timeout)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	b088      	sub	sp, #32
 8001134:	af00      	add	r7, sp, #0
 8001136:	6078      	str	r0, [r7, #4]
 8001138:	6039      	str	r1, [r7, #0]
	HAL_GPIO_WritePin(led_GPIO_Port, led_Pin, GPIO_PIN_SET);
 800113a:	2201      	movs	r2, #1
 800113c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001140:	4852      	ldr	r0, [pc, #328]	; (800128c <I2C_ClearBusyFlagErratum+0x15c>)
 8001142:	f005 fcc5 	bl	8006ad0 <HAL_GPIO_WritePin>
	// 2.13.7 I2C analog filter may provide wrong value, locking BUSY. STM32F10xx8 STM32F10xxB Errata sheet

    GPIO_InitTypeDef GPIO_InitStructure = {0};
 8001146:	f107 030c 	add.w	r3, r7, #12
 800114a:	2200      	movs	r2, #0
 800114c:	601a      	str	r2, [r3, #0]
 800114e:	605a      	str	r2, [r3, #4]
 8001150:	609a      	str	r2, [r3, #8]
 8001152:	60da      	str	r2, [r3, #12]
 8001154:	611a      	str	r2, [r3, #16]

    // 1. Clear PE bit.
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_PE);
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	681a      	ldr	r2, [r3, #0]
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	f022 0201 	bic.w	r2, r2, #1
 8001164:	601a      	str	r2, [r3, #0]

    //  2. Configure the SCL and SDA I/Os as General Purpose Output Open-Drain, High level (Write 1 to GPIOx_ODR).
    HAL_I2C_DeInit(hi2c);
 8001166:	6878      	ldr	r0, [r7, #4]
 8001168:	f005 fec8 	bl	8006efc <HAL_I2C_DeInit>

    GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_OD;
 800116c:	2311      	movs	r3, #17
 800116e:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull = GPIO_NOPULL;
 8001170:	2300      	movs	r3, #0
 8001172:	617b      	str	r3, [r7, #20]

    GPIO_InitStructure.Pin = SCL_PIN;
 8001174:	2340      	movs	r3, #64	; 0x40
 8001176:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(SCL_PORT, &GPIO_InitStructure);
 8001178:	f107 030c 	add.w	r3, r7, #12
 800117c:	4619      	mov	r1, r3
 800117e:	4844      	ldr	r0, [pc, #272]	; (8001290 <I2C_ClearBusyFlagErratum+0x160>)
 8001180:	f005 f8e4 	bl	800634c <HAL_GPIO_Init>

    GPIO_InitStructure.Pin = SDA_PIN;
 8001184:	2380      	movs	r3, #128	; 0x80
 8001186:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(SDA_PORT, &GPIO_InitStructure);
 8001188:	f107 030c 	add.w	r3, r7, #12
 800118c:	4619      	mov	r1, r3
 800118e:	4840      	ldr	r0, [pc, #256]	; (8001290 <I2C_ClearBusyFlagErratum+0x160>)
 8001190:	f005 f8dc 	bl	800634c <HAL_GPIO_Init>

    // 3. Check SCL and SDA High level in GPIOx_IDR.
    HAL_GPIO_WritePin(SDA_PORT, SDA_PIN, GPIO_PIN_SET);
 8001194:	2201      	movs	r2, #1
 8001196:	2180      	movs	r1, #128	; 0x80
 8001198:	483d      	ldr	r0, [pc, #244]	; (8001290 <I2C_ClearBusyFlagErratum+0x160>)
 800119a:	f005 fc99 	bl	8006ad0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SCL_PORT, SCL_PIN, GPIO_PIN_SET);
 800119e:	2201      	movs	r2, #1
 80011a0:	2140      	movs	r1, #64	; 0x40
 80011a2:	483b      	ldr	r0, [pc, #236]	; (8001290 <I2C_ClearBusyFlagErratum+0x160>)
 80011a4:	f005 fc94 	bl	8006ad0 <HAL_GPIO_WritePin>

    wait_for_gpio_state_timeout(SCL_PORT, SCL_PIN, GPIO_PIN_SET, timeout);
 80011a8:	683b      	ldr	r3, [r7, #0]
 80011aa:	2201      	movs	r2, #1
 80011ac:	2140      	movs	r1, #64	; 0x40
 80011ae:	4838      	ldr	r0, [pc, #224]	; (8001290 <I2C_ClearBusyFlagErratum+0x160>)
 80011b0:	f7ff ff8a 	bl	80010c8 <wait_for_gpio_state_timeout>
    wait_for_gpio_state_timeout(SDA_PORT, SDA_PIN, GPIO_PIN_SET, timeout);
 80011b4:	683b      	ldr	r3, [r7, #0]
 80011b6:	2201      	movs	r2, #1
 80011b8:	2180      	movs	r1, #128	; 0x80
 80011ba:	4835      	ldr	r0, [pc, #212]	; (8001290 <I2C_ClearBusyFlagErratum+0x160>)
 80011bc:	f7ff ff84 	bl	80010c8 <wait_for_gpio_state_timeout>

    // 4. Configure the SDA I/O as General Purpose Output Open-Drain, Low level (Write 0 to GPIOx_ODR).
    HAL_GPIO_WritePin(SDA_PORT, SDA_PIN, GPIO_PIN_RESET);
 80011c0:	2200      	movs	r2, #0
 80011c2:	2180      	movs	r1, #128	; 0x80
 80011c4:	4832      	ldr	r0, [pc, #200]	; (8001290 <I2C_ClearBusyFlagErratum+0x160>)
 80011c6:	f005 fc83 	bl	8006ad0 <HAL_GPIO_WritePin>

    // 5. Check SDA Low level in GPIOx_IDR.
    wait_for_gpio_state_timeout(SDA_PORT, SDA_PIN, GPIO_PIN_RESET, timeout);
 80011ca:	683b      	ldr	r3, [r7, #0]
 80011cc:	2200      	movs	r2, #0
 80011ce:	2180      	movs	r1, #128	; 0x80
 80011d0:	482f      	ldr	r0, [pc, #188]	; (8001290 <I2C_ClearBusyFlagErratum+0x160>)
 80011d2:	f7ff ff79 	bl	80010c8 <wait_for_gpio_state_timeout>

    // 6. Configure the SCL I/O as General Purpose Output Open-Drain, Low level (Write 0 to GPIOx_ODR).
    HAL_GPIO_WritePin(SCL_PORT, SCL_PIN, GPIO_PIN_RESET);
 80011d6:	2200      	movs	r2, #0
 80011d8:	2140      	movs	r1, #64	; 0x40
 80011da:	482d      	ldr	r0, [pc, #180]	; (8001290 <I2C_ClearBusyFlagErratum+0x160>)
 80011dc:	f005 fc78 	bl	8006ad0 <HAL_GPIO_WritePin>

    // 7. Check SCL Low level in GPIOx_IDR.
    wait_for_gpio_state_timeout(SCL_PORT, SCL_PIN, GPIO_PIN_RESET, timeout);
 80011e0:	683b      	ldr	r3, [r7, #0]
 80011e2:	2200      	movs	r2, #0
 80011e4:	2140      	movs	r1, #64	; 0x40
 80011e6:	482a      	ldr	r0, [pc, #168]	; (8001290 <I2C_ClearBusyFlagErratum+0x160>)
 80011e8:	f7ff ff6e 	bl	80010c8 <wait_for_gpio_state_timeout>

    // 8. Configure the SCL I/O as General Purpose Output Open-Drain, High level (Write 1 to GPIOx_ODR).
    HAL_GPIO_WritePin(SCL_PORT, SCL_PIN, GPIO_PIN_SET);
 80011ec:	2201      	movs	r2, #1
 80011ee:	2140      	movs	r1, #64	; 0x40
 80011f0:	4827      	ldr	r0, [pc, #156]	; (8001290 <I2C_ClearBusyFlagErratum+0x160>)
 80011f2:	f005 fc6d 	bl	8006ad0 <HAL_GPIO_WritePin>

    // 9. Check SCL High level in GPIOx_IDR.
    wait_for_gpio_state_timeout(SCL_PORT, SCL_PIN, GPIO_PIN_SET, timeout);
 80011f6:	683b      	ldr	r3, [r7, #0]
 80011f8:	2201      	movs	r2, #1
 80011fa:	2140      	movs	r1, #64	; 0x40
 80011fc:	4824      	ldr	r0, [pc, #144]	; (8001290 <I2C_ClearBusyFlagErratum+0x160>)
 80011fe:	f7ff ff63 	bl	80010c8 <wait_for_gpio_state_timeout>

    // 10. Configure the SDA I/O as General Purpose Output Open-Drain , High level (Write 1 to GPIOx_ODR).
    HAL_GPIO_WritePin(SDA_PORT, SDA_PIN, GPIO_PIN_SET);
 8001202:	2201      	movs	r2, #1
 8001204:	2180      	movs	r1, #128	; 0x80
 8001206:	4822      	ldr	r0, [pc, #136]	; (8001290 <I2C_ClearBusyFlagErratum+0x160>)
 8001208:	f005 fc62 	bl	8006ad0 <HAL_GPIO_WritePin>

    // 11. Check SDA High level in GPIOx_IDR.
    wait_for_gpio_state_timeout(SDA_PORT, SDA_PIN, GPIO_PIN_SET, timeout);
 800120c:	683b      	ldr	r3, [r7, #0]
 800120e:	2201      	movs	r2, #1
 8001210:	2180      	movs	r1, #128	; 0x80
 8001212:	481f      	ldr	r0, [pc, #124]	; (8001290 <I2C_ClearBusyFlagErratum+0x160>)
 8001214:	f7ff ff58 	bl	80010c8 <wait_for_gpio_state_timeout>

    // 12. Configure the SCL and SDA I/Os as Alternate function Open-Drain.
    GPIO_InitStructure.Mode = GPIO_MODE_AF_OD;
 8001218:	2312      	movs	r3, #18
 800121a:	613b      	str	r3, [r7, #16]
    //GPIO_InitStructure.Alternate = GPIO_AF4_I2C2; // F4

    GPIO_InitStructure.Pin = SCL_PIN;
 800121c:	2340      	movs	r3, #64	; 0x40
 800121e:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(SCL_PORT, &GPIO_InitStructure);
 8001220:	f107 030c 	add.w	r3, r7, #12
 8001224:	4619      	mov	r1, r3
 8001226:	481a      	ldr	r0, [pc, #104]	; (8001290 <I2C_ClearBusyFlagErratum+0x160>)
 8001228:	f005 f890 	bl	800634c <HAL_GPIO_Init>

    GPIO_InitStructure.Pin = SDA_PIN;
 800122c:	2380      	movs	r3, #128	; 0x80
 800122e:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(SDA_PORT, &GPIO_InitStructure);
 8001230:	f107 030c 	add.w	r3, r7, #12
 8001234:	4619      	mov	r1, r3
 8001236:	4816      	ldr	r0, [pc, #88]	; (8001290 <I2C_ClearBusyFlagErratum+0x160>)
 8001238:	f005 f888 	bl	800634c <HAL_GPIO_Init>

    // 13. Set SWRST bit in I2Cx_CR1 register.
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_SWRST);
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	681a      	ldr	r2, [r3, #0]
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800124a:	601a      	str	r2, [r3, #0]
    asm("nop");
 800124c:	bf00      	nop

    /* 14. Clear SWRST bit in I2Cx_CR1 register. */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_SWRST);
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	681a      	ldr	r2, [r3, #0]
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800125c:	601a      	str	r2, [r3, #0]
    asm("nop");
 800125e:	bf00      	nop

    /* 15. Enable the I2C peripheral by setting the PE bit in I2Cx_CR1 register */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_PE);
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	681a      	ldr	r2, [r3, #0]
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	f042 0201 	orr.w	r2, r2, #1
 800126e:	601a      	str	r2, [r3, #0]
    asm("nop");
 8001270:	bf00      	nop

    // Call initialization function.
    HAL_I2C_Init(hi2c);
 8001272:	6878      	ldr	r0, [r7, #4]
 8001274:	f005 fc76 	bl	8006b64 <HAL_I2C_Init>
    HAL_GPIO_WritePin(led_GPIO_Port, led_Pin, GPIO_PIN_RESET);
 8001278:	2200      	movs	r2, #0
 800127a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800127e:	4803      	ldr	r0, [pc, #12]	; (800128c <I2C_ClearBusyFlagErratum+0x15c>)
 8001280:	f005 fc26 	bl	8006ad0 <HAL_GPIO_WritePin>
}
 8001284:	bf00      	nop
 8001286:	3720      	adds	r7, #32
 8001288:	46bd      	mov	sp, r7
 800128a:	bd80      	pop	{r7, pc}
 800128c:	40020800 	.word	0x40020800
 8001290:	40020400 	.word	0x40020400
 8001294:	00000000 	.word	0x00000000

08001298 <MPU_get_accel>:
		}
	}

}

void MPU_get_accel(float* destination) {//    
 8001298:	b590      	push	{r4, r7, lr}
 800129a:	b08b      	sub	sp, #44	; 0x2c
 800129c:	af04      	add	r7, sp, #16
 800129e:	6078      	str	r0, [r7, #4]

	uint8_t rawData[6];
	uint32_t status= HAL_I2C_Mem_Read(&hi2c1, MPU9250_ADDRESS_R, MPU9250_ACCEL_XOUT_H, 1, rawData, 6, 100);
 80012a0:	2364      	movs	r3, #100	; 0x64
 80012a2:	9302      	str	r3, [sp, #8]
 80012a4:	2306      	movs	r3, #6
 80012a6:	9301      	str	r3, [sp, #4]
 80012a8:	f107 030c 	add.w	r3, r7, #12
 80012ac:	9300      	str	r3, [sp, #0]
 80012ae:	2301      	movs	r3, #1
 80012b0:	223b      	movs	r2, #59	; 0x3b
 80012b2:	21d1      	movs	r1, #209	; 0xd1
 80012b4:	483e      	ldr	r0, [pc, #248]	; (80013b0 <MPU_get_accel+0x118>)
 80012b6:	f005 ff73 	bl	80071a0 <HAL_I2C_Mem_Read>
 80012ba:	4603      	mov	r3, r0
 80012bc:	617b      	str	r3, [r7, #20]
	if (status != HAL_OK)
 80012be:	697b      	ldr	r3, [r7, #20]
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d004      	beq.n	80012ce <MPU_get_accel+0x36>
	{
		I2C_ClearBusyFlagErratum(&hi2c1, 1000);
 80012c4:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80012c8:	4839      	ldr	r0, [pc, #228]	; (80013b0 <MPU_get_accel+0x118>)
 80012ca:	f7ff ff31 	bl	8001130 <I2C_ClearBusyFlagErratum>
	}
	destination[0] = ((float)(int16_t)(((int16_t)rawData[0] << 8) | rawData[1]) / 16384 * (9.8)); // Turn the MSB and LSB into a signed 16-bit value
 80012ce:	7b3b      	ldrb	r3, [r7, #12]
 80012d0:	021b      	lsls	r3, r3, #8
 80012d2:	b21a      	sxth	r2, r3
 80012d4:	7b7b      	ldrb	r3, [r7, #13]
 80012d6:	b21b      	sxth	r3, r3
 80012d8:	4313      	orrs	r3, r2
 80012da:	b21b      	sxth	r3, r3
 80012dc:	ee07 3a90 	vmov	s15, r3
 80012e0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80012e4:	ed9f 7a33 	vldr	s14, [pc, #204]	; 80013b4 <MPU_get_accel+0x11c>
 80012e8:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80012ec:	ee16 0a90 	vmov	r0, s13
 80012f0:	f7ff f942 	bl	8000578 <__aeabi_f2d>
 80012f4:	a32c      	add	r3, pc, #176	; (adr r3, 80013a8 <MPU_get_accel+0x110>)
 80012f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012fa:	f7ff f995 	bl	8000628 <__aeabi_dmul>
 80012fe:	4602      	mov	r2, r0
 8001300:	460b      	mov	r3, r1
 8001302:	4610      	mov	r0, r2
 8001304:	4619      	mov	r1, r3
 8001306:	f7ff fc87 	bl	8000c18 <__aeabi_d2f>
 800130a:	4602      	mov	r2, r0
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	601a      	str	r2, [r3, #0]
	destination[1] = ((float)(int16_t)(((int16_t)rawData[2] << 8) | rawData[3]) / 16384 * (9.8));
 8001310:	7bbb      	ldrb	r3, [r7, #14]
 8001312:	021b      	lsls	r3, r3, #8
 8001314:	b21a      	sxth	r2, r3
 8001316:	7bfb      	ldrb	r3, [r7, #15]
 8001318:	b21b      	sxth	r3, r3
 800131a:	4313      	orrs	r3, r2
 800131c:	b21b      	sxth	r3, r3
 800131e:	ee07 3a90 	vmov	s15, r3
 8001322:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001326:	ed9f 7a23 	vldr	s14, [pc, #140]	; 80013b4 <MPU_get_accel+0x11c>
 800132a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800132e:	ee16 0a90 	vmov	r0, s13
 8001332:	f7ff f921 	bl	8000578 <__aeabi_f2d>
 8001336:	a31c      	add	r3, pc, #112	; (adr r3, 80013a8 <MPU_get_accel+0x110>)
 8001338:	e9d3 2300 	ldrd	r2, r3, [r3]
 800133c:	f7ff f974 	bl	8000628 <__aeabi_dmul>
 8001340:	4602      	mov	r2, r0
 8001342:	460b      	mov	r3, r1
 8001344:	4610      	mov	r0, r2
 8001346:	4619      	mov	r1, r3
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	1d1c      	adds	r4, r3, #4
 800134c:	f7ff fc64 	bl	8000c18 <__aeabi_d2f>
 8001350:	4603      	mov	r3, r0
 8001352:	6023      	str	r3, [r4, #0]
	destination[2] = ((float)(int16_t)(((int16_t)rawData[4] << 8) | rawData[5]) / 16384 * (9.8));
 8001354:	7c3b      	ldrb	r3, [r7, #16]
 8001356:	021b      	lsls	r3, r3, #8
 8001358:	b21a      	sxth	r2, r3
 800135a:	7c7b      	ldrb	r3, [r7, #17]
 800135c:	b21b      	sxth	r3, r3
 800135e:	4313      	orrs	r3, r2
 8001360:	b21b      	sxth	r3, r3
 8001362:	ee07 3a90 	vmov	s15, r3
 8001366:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800136a:	ed9f 7a12 	vldr	s14, [pc, #72]	; 80013b4 <MPU_get_accel+0x11c>
 800136e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001372:	ee16 0a90 	vmov	r0, s13
 8001376:	f7ff f8ff 	bl	8000578 <__aeabi_f2d>
 800137a:	a30b      	add	r3, pc, #44	; (adr r3, 80013a8 <MPU_get_accel+0x110>)
 800137c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001380:	f7ff f952 	bl	8000628 <__aeabi_dmul>
 8001384:	4602      	mov	r2, r0
 8001386:	460b      	mov	r3, r1
 8001388:	4610      	mov	r0, r2
 800138a:	4619      	mov	r1, r3
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	f103 0408 	add.w	r4, r3, #8
 8001392:	f7ff fc41 	bl	8000c18 <__aeabi_d2f>
 8001396:	4603      	mov	r3, r0
 8001398:	6023      	str	r3, [r4, #0]

}
 800139a:	bf00      	nop
 800139c:	371c      	adds	r7, #28
 800139e:	46bd      	mov	sp, r7
 80013a0:	bd90      	pop	{r4, r7, pc}
 80013a2:	bf00      	nop
 80013a4:	f3af 8000 	nop.w
 80013a8:	9999999a 	.word	0x9999999a
 80013ac:	40239999 	.word	0x40239999
 80013b0:	20000258 	.word	0x20000258
 80013b4:	46800000 	.word	0x46800000

080013b8 <MPU_get_gyro>:

void MPU_get_gyro(float * destination) {
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b08a      	sub	sp, #40	; 0x28
 80013bc:	af04      	add	r7, sp, #16
 80013be:	6078      	str	r0, [r7, #4]

	uint8_t rawData[6]; // x/y/z gyro register data stored here
	uint32_t status = HAL_I2C_Mem_Read(&hi2c1, MPU9250_ADDRESS_R, MPU9250_GYRO_XOUT_H, 1, rawData, 6, 100); // Read the six raw data registers sequentially into data array
 80013c0:	2364      	movs	r3, #100	; 0x64
 80013c2:	9302      	str	r3, [sp, #8]
 80013c4:	2306      	movs	r3, #6
 80013c6:	9301      	str	r3, [sp, #4]
 80013c8:	f107 030c 	add.w	r3, r7, #12
 80013cc:	9300      	str	r3, [sp, #0]
 80013ce:	2301      	movs	r3, #1
 80013d0:	2243      	movs	r2, #67	; 0x43
 80013d2:	21d1      	movs	r1, #209	; 0xd1
 80013d4:	4824      	ldr	r0, [pc, #144]	; (8001468 <MPU_get_gyro+0xb0>)
 80013d6:	f005 fee3 	bl	80071a0 <HAL_I2C_Mem_Read>
 80013da:	4603      	mov	r3, r0
 80013dc:	617b      	str	r3, [r7, #20]
	if (status != HAL_OK)
 80013de:	697b      	ldr	r3, [r7, #20]
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d004      	beq.n	80013ee <MPU_get_gyro+0x36>
	{
		I2C_ClearBusyFlagErratum(&hi2c1, 1000);
 80013e4:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80013e8:	481f      	ldr	r0, [pc, #124]	; (8001468 <MPU_get_gyro+0xb0>)
 80013ea:	f7ff fea1 	bl	8001130 <I2C_ClearBusyFlagErratum>
	}
	destination[0] = (float)(int16_t)(((int16_t)rawData[0] << 8) | rawData[1]) / 131; // Turn the MSB and LSB into a signed 16-bit value
 80013ee:	7b3b      	ldrb	r3, [r7, #12]
 80013f0:	021b      	lsls	r3, r3, #8
 80013f2:	b21a      	sxth	r2, r3
 80013f4:	7b7b      	ldrb	r3, [r7, #13]
 80013f6:	b21b      	sxth	r3, r3
 80013f8:	4313      	orrs	r3, r2
 80013fa:	b21b      	sxth	r3, r3
 80013fc:	ee07 3a90 	vmov	s15, r3
 8001400:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001404:	eddf 6a19 	vldr	s13, [pc, #100]	; 800146c <MPU_get_gyro+0xb4>
 8001408:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	edc3 7a00 	vstr	s15, [r3]
	destination[1] = (float)(int16_t)(((int16_t)rawData[2] << 8) | rawData[3]) / 131;
 8001412:	7bbb      	ldrb	r3, [r7, #14]
 8001414:	021b      	lsls	r3, r3, #8
 8001416:	b21a      	sxth	r2, r3
 8001418:	7bfb      	ldrb	r3, [r7, #15]
 800141a:	b21b      	sxth	r3, r3
 800141c:	4313      	orrs	r3, r2
 800141e:	b21b      	sxth	r3, r3
 8001420:	ee07 3a90 	vmov	s15, r3
 8001424:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	3304      	adds	r3, #4
 800142c:	eddf 6a0f 	vldr	s13, [pc, #60]	; 800146c <MPU_get_gyro+0xb4>
 8001430:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001434:	edc3 7a00 	vstr	s15, [r3]
	destination[2] = (float)(int16_t)(((int16_t)rawData[4] << 8) | rawData[5]) / 131;
 8001438:	7c3b      	ldrb	r3, [r7, #16]
 800143a:	021b      	lsls	r3, r3, #8
 800143c:	b21a      	sxth	r2, r3
 800143e:	7c7b      	ldrb	r3, [r7, #17]
 8001440:	b21b      	sxth	r3, r3
 8001442:	4313      	orrs	r3, r2
 8001444:	b21b      	sxth	r3, r3
 8001446:	ee07 3a90 	vmov	s15, r3
 800144a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	3308      	adds	r3, #8
 8001452:	eddf 6a06 	vldr	s13, [pc, #24]	; 800146c <MPU_get_gyro+0xb4>
 8001456:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800145a:	edc3 7a00 	vstr	s15, [r3]
}
 800145e:	bf00      	nop
 8001460:	3718      	adds	r7, #24
 8001462:	46bd      	mov	sp, r7
 8001464:	bd80      	pop	{r7, pc}
 8001466:	bf00      	nop
 8001468:	20000258 	.word	0x20000258
 800146c:	43030000 	.word	0x43030000

08001470 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b084      	sub	sp, #16
 8001474:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001476:	463b      	mov	r3, r7
 8001478:	2200      	movs	r2, #0
 800147a:	601a      	str	r2, [r3, #0]
 800147c:	605a      	str	r2, [r3, #4]
 800147e:	609a      	str	r2, [r3, #8]
 8001480:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001482:	4b21      	ldr	r3, [pc, #132]	; (8001508 <MX_ADC1_Init+0x98>)
 8001484:	4a21      	ldr	r2, [pc, #132]	; (800150c <MX_ADC1_Init+0x9c>)
 8001486:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001488:	4b1f      	ldr	r3, [pc, #124]	; (8001508 <MX_ADC1_Init+0x98>)
 800148a:	2200      	movs	r2, #0
 800148c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800148e:	4b1e      	ldr	r3, [pc, #120]	; (8001508 <MX_ADC1_Init+0x98>)
 8001490:	2200      	movs	r2, #0
 8001492:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001494:	4b1c      	ldr	r3, [pc, #112]	; (8001508 <MX_ADC1_Init+0x98>)
 8001496:	2200      	movs	r2, #0
 8001498:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800149a:	4b1b      	ldr	r3, [pc, #108]	; (8001508 <MX_ADC1_Init+0x98>)
 800149c:	2201      	movs	r2, #1
 800149e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80014a0:	4b19      	ldr	r3, [pc, #100]	; (8001508 <MX_ADC1_Init+0x98>)
 80014a2:	2200      	movs	r2, #0
 80014a4:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80014a8:	4b17      	ldr	r3, [pc, #92]	; (8001508 <MX_ADC1_Init+0x98>)
 80014aa:	2200      	movs	r2, #0
 80014ac:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80014ae:	4b16      	ldr	r3, [pc, #88]	; (8001508 <MX_ADC1_Init+0x98>)
 80014b0:	4a17      	ldr	r2, [pc, #92]	; (8001510 <MX_ADC1_Init+0xa0>)
 80014b2:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80014b4:	4b14      	ldr	r3, [pc, #80]	; (8001508 <MX_ADC1_Init+0x98>)
 80014b6:	2200      	movs	r2, #0
 80014b8:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80014ba:	4b13      	ldr	r3, [pc, #76]	; (8001508 <MX_ADC1_Init+0x98>)
 80014bc:	2201      	movs	r2, #1
 80014be:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80014c0:	4b11      	ldr	r3, [pc, #68]	; (8001508 <MX_ADC1_Init+0x98>)
 80014c2:	2200      	movs	r2, #0
 80014c4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80014c8:	4b0f      	ldr	r3, [pc, #60]	; (8001508 <MX_ADC1_Init+0x98>)
 80014ca:	2201      	movs	r2, #1
 80014cc:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80014ce:	480e      	ldr	r0, [pc, #56]	; (8001508 <MX_ADC1_Init+0x98>)
 80014d0:	f003 fc9e 	bl	8004e10 <HAL_ADC_Init>
 80014d4:	4603      	mov	r3, r0
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d001      	beq.n	80014de <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80014da:	f001 fd1d 	bl	8002f18 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 80014de:	2311      	movs	r3, #17
 80014e0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80014e2:	2301      	movs	r3, #1
 80014e4:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 80014e6:	2301      	movs	r3, #1
 80014e8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80014ea:	463b      	mov	r3, r7
 80014ec:	4619      	mov	r1, r3
 80014ee:	4806      	ldr	r0, [pc, #24]	; (8001508 <MX_ADC1_Init+0x98>)
 80014f0:	f003 fed2 	bl	8005298 <HAL_ADC_ConfigChannel>
 80014f4:	4603      	mov	r3, r0
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d001      	beq.n	80014fe <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 80014fa:	f001 fd0d 	bl	8002f18 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80014fe:	bf00      	nop
 8001500:	3710      	adds	r7, #16
 8001502:	46bd      	mov	sp, r7
 8001504:	bd80      	pop	{r7, pc}
 8001506:	bf00      	nop
 8001508:	20000210 	.word	0x20000210
 800150c:	40012000 	.word	0x40012000
 8001510:	0f000001 	.word	0x0f000001

08001514 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001514:	b480      	push	{r7}
 8001516:	b085      	sub	sp, #20
 8001518:	af00      	add	r7, sp, #0
 800151a:	6078      	str	r0, [r7, #4]

  if(adcHandle->Instance==ADC1)
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	4a0b      	ldr	r2, [pc, #44]	; (8001550 <HAL_ADC_MspInit+0x3c>)
 8001522:	4293      	cmp	r3, r2
 8001524:	d10d      	bne.n	8001542 <HAL_ADC_MspInit+0x2e>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001526:	2300      	movs	r3, #0
 8001528:	60fb      	str	r3, [r7, #12]
 800152a:	4b0a      	ldr	r3, [pc, #40]	; (8001554 <HAL_ADC_MspInit+0x40>)
 800152c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800152e:	4a09      	ldr	r2, [pc, #36]	; (8001554 <HAL_ADC_MspInit+0x40>)
 8001530:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001534:	6453      	str	r3, [r2, #68]	; 0x44
 8001536:	4b07      	ldr	r3, [pc, #28]	; (8001554 <HAL_ADC_MspInit+0x40>)
 8001538:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800153a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800153e:	60fb      	str	r3, [r7, #12]
 8001540:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001542:	bf00      	nop
 8001544:	3714      	adds	r7, #20
 8001546:	46bd      	mov	sp, r7
 8001548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154c:	4770      	bx	lr
 800154e:	bf00      	nop
 8001550:	40012000 	.word	0x40012000
 8001554:	40023800 	.word	0x40023800

08001558 <pascal_to_metrs>:

#define BMP280_RESET_VALUE     0xB6

#define standart_pressure      98910

float pascal_to_metrs(float pressure, float start_pressure){
 8001558:	b580      	push	{r7, lr}
 800155a:	b082      	sub	sp, #8
 800155c:	af00      	add	r7, sp, #0
 800155e:	ed87 0a01 	vstr	s0, [r7, #4]
 8001562:	edc7 0a00 	vstr	s1, [r7]
	return  log(start_pressure/pressure) * 8.3144 * 288.16 / (9.806 * 0.0289);
 8001566:	ed97 7a00 	vldr	s14, [r7]
 800156a:	edd7 7a01 	vldr	s15, [r7, #4]
 800156e:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001572:	ee16 0a90 	vmov	r0, s13
 8001576:	f7fe ffff 	bl	8000578 <__aeabi_f2d>
 800157a:	4602      	mov	r2, r0
 800157c:	460b      	mov	r3, r1
 800157e:	ec43 2b10 	vmov	d0, r2, r3
 8001582:	f00e fec1 	bl	8010308 <log>
 8001586:	ec51 0b10 	vmov	r0, r1, d0
 800158a:	a313      	add	r3, pc, #76	; (adr r3, 80015d8 <pascal_to_metrs+0x80>)
 800158c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001590:	f7ff f84a 	bl	8000628 <__aeabi_dmul>
 8001594:	4602      	mov	r2, r0
 8001596:	460b      	mov	r3, r1
 8001598:	4610      	mov	r0, r2
 800159a:	4619      	mov	r1, r3
 800159c:	a310      	add	r3, pc, #64	; (adr r3, 80015e0 <pascal_to_metrs+0x88>)
 800159e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015a2:	f7ff f841 	bl	8000628 <__aeabi_dmul>
 80015a6:	4602      	mov	r2, r0
 80015a8:	460b      	mov	r3, r1
 80015aa:	4610      	mov	r0, r2
 80015ac:	4619      	mov	r1, r3
 80015ae:	a30e      	add	r3, pc, #56	; (adr r3, 80015e8 <pascal_to_metrs+0x90>)
 80015b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015b4:	f7ff f962 	bl	800087c <__aeabi_ddiv>
 80015b8:	4602      	mov	r2, r0
 80015ba:	460b      	mov	r3, r1
 80015bc:	4610      	mov	r0, r2
 80015be:	4619      	mov	r1, r3
 80015c0:	f7ff fb2a 	bl	8000c18 <__aeabi_d2f>
 80015c4:	4603      	mov	r3, r0
 80015c6:	ee07 3a90 	vmov	s15, r3
}
 80015ca:	eeb0 0a67 	vmov.f32	s0, s15
 80015ce:	3708      	adds	r7, #8
 80015d0:	46bd      	mov	sp, r7
 80015d2:	bd80      	pop	{r7, pc}
 80015d4:	f3af 8000 	nop.w
 80015d8:	096bb98c 	.word	0x096bb98c
 80015dc:	4020a0f9 	.word	0x4020a0f9
 80015e0:	5c28f5c3 	.word	0x5c28f5c3
 80015e4:	4072028f 	.word	0x4072028f
 80015e8:	1239be67 	.word	0x1239be67
 80015ec:	3fd2231e 	.word	0x3fd2231e

080015f0 <bmp280_init_default_params>:

void bmp280_init_default_params(bmp280_params_t *params) {
 80015f0:	b480      	push	{r7}
 80015f2:	b083      	sub	sp, #12
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	6078      	str	r0, [r7, #4]
	params->mode = BMP280_MODE_NORMAL;
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	2203      	movs	r2, #3
 80015fc:	701a      	strb	r2, [r3, #0]
	params->filter = BMP280_FILTER_OFF;
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	2200      	movs	r2, #0
 8001602:	705a      	strb	r2, [r3, #1]
	params->oversampling_pressure = BMP280_STANDARD;
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	2203      	movs	r2, #3
 8001608:	709a      	strb	r2, [r3, #2]
	params->oversampling_temperature = BMP280_STANDARD;
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	2203      	movs	r2, #3
 800160e:	70da      	strb	r2, [r3, #3]
	params->oversampling_humidity = BMP280_STANDARD;
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	2203      	movs	r2, #3
 8001614:	711a      	strb	r2, [r3, #4]
	params->standby = BMP280_STANDBY_250;
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	2203      	movs	r2, #3
 800161a:	715a      	strb	r2, [r3, #5]
}
 800161c:	bf00      	nop
 800161e:	370c      	adds	r7, #12
 8001620:	46bd      	mov	sp, r7
 8001622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001626:	4770      	bx	lr

08001628 <read_register16>:

static bool read_register16(BMP280_HandleTypedef *dev, uint8_t addr, uint16_t *value) {
 8001628:	b580      	push	{r7, lr}
 800162a:	b08a      	sub	sp, #40	; 0x28
 800162c:	af04      	add	r7, sp, #16
 800162e:	60f8      	str	r0, [r7, #12]
 8001630:	460b      	mov	r3, r1
 8001632:	607a      	str	r2, [r7, #4]
 8001634:	72fb      	strb	r3, [r7, #11]
	uint16_t tx_buff;
	uint8_t rx_buff[2];
	tx_buff = (dev->addr << 1);
 8001636:	68fb      	ldr	r3, [r7, #12]
 8001638:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800163a:	005b      	lsls	r3, r3, #1
 800163c:	82fb      	strh	r3, [r7, #22]

	if (HAL_I2C_Mem_Read(dev->i2c, tx_buff, addr, 1, rx_buff, 2, 5000)
 800163e:	68fb      	ldr	r3, [r7, #12]
 8001640:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8001642:	7afb      	ldrb	r3, [r7, #11]
 8001644:	b29a      	uxth	r2, r3
 8001646:	8af9      	ldrh	r1, [r7, #22]
 8001648:	f241 3388 	movw	r3, #5000	; 0x1388
 800164c:	9302      	str	r3, [sp, #8]
 800164e:	2302      	movs	r3, #2
 8001650:	9301      	str	r3, [sp, #4]
 8001652:	f107 0314 	add.w	r3, r7, #20
 8001656:	9300      	str	r3, [sp, #0]
 8001658:	2301      	movs	r3, #1
 800165a:	f005 fda1 	bl	80071a0 <HAL_I2C_Mem_Read>
 800165e:	4603      	mov	r3, r0
 8001660:	2b00      	cmp	r3, #0
 8001662:	d10b      	bne.n	800167c <read_register16+0x54>
			== HAL_OK) {
		*value = (uint16_t) ((rx_buff[1] << 8) | rx_buff[0]);
 8001664:	7d7b      	ldrb	r3, [r7, #21]
 8001666:	021b      	lsls	r3, r3, #8
 8001668:	b21a      	sxth	r2, r3
 800166a:	7d3b      	ldrb	r3, [r7, #20]
 800166c:	b21b      	sxth	r3, r3
 800166e:	4313      	orrs	r3, r2
 8001670:	b21b      	sxth	r3, r3
 8001672:	b29a      	uxth	r2, r3
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	801a      	strh	r2, [r3, #0]
		return true;
 8001678:	2301      	movs	r3, #1
 800167a:	e000      	b.n	800167e <read_register16+0x56>
	} else
		return false;
 800167c:	2300      	movs	r3, #0

}
 800167e:	4618      	mov	r0, r3
 8001680:	3718      	adds	r7, #24
 8001682:	46bd      	mov	sp, r7
 8001684:	bd80      	pop	{r7, pc}

08001686 <read_data>:

static inline int read_data(BMP280_HandleTypedef *dev, uint8_t addr, uint8_t *value,
		uint8_t len) {
 8001686:	b590      	push	{r4, r7, lr}
 8001688:	b08b      	sub	sp, #44	; 0x2c
 800168a:	af04      	add	r7, sp, #16
 800168c:	60f8      	str	r0, [r7, #12]
 800168e:	607a      	str	r2, [r7, #4]
 8001690:	461a      	mov	r2, r3
 8001692:	460b      	mov	r3, r1
 8001694:	72fb      	strb	r3, [r7, #11]
 8001696:	4613      	mov	r3, r2
 8001698:	72bb      	strb	r3, [r7, #10]
	uint16_t tx_buff;
	tx_buff = (dev->addr << 1);
 800169a:	68fb      	ldr	r3, [r7, #12]
 800169c:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800169e:	005b      	lsls	r3, r3, #1
 80016a0:	82fb      	strh	r3, [r7, #22]
	if (HAL_I2C_Mem_Read(dev->i2c, tx_buff, addr, 1, value, len, 5000) == HAL_OK)
 80016a2:	68fb      	ldr	r3, [r7, #12]
 80016a4:	6a98      	ldr	r0, [r3, #40]	; 0x28
 80016a6:	7afb      	ldrb	r3, [r7, #11]
 80016a8:	b29a      	uxth	r2, r3
 80016aa:	7abb      	ldrb	r3, [r7, #10]
 80016ac:	b29b      	uxth	r3, r3
 80016ae:	8af9      	ldrh	r1, [r7, #22]
 80016b0:	f241 3488 	movw	r4, #5000	; 0x1388
 80016b4:	9402      	str	r4, [sp, #8]
 80016b6:	9301      	str	r3, [sp, #4]
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	9300      	str	r3, [sp, #0]
 80016bc:	2301      	movs	r3, #1
 80016be:	f005 fd6f 	bl	80071a0 <HAL_I2C_Mem_Read>
 80016c2:	4603      	mov	r3, r0
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d101      	bne.n	80016cc <read_data+0x46>
		return 0;
 80016c8:	2300      	movs	r3, #0
 80016ca:	e000      	b.n	80016ce <read_data+0x48>
	else
		return 1;
 80016cc:	2301      	movs	r3, #1

}
 80016ce:	4618      	mov	r0, r3
 80016d0:	371c      	adds	r7, #28
 80016d2:	46bd      	mov	sp, r7
 80016d4:	bd90      	pop	{r4, r7, pc}

080016d6 <read_calibration_data>:

static bool read_calibration_data(BMP280_HandleTypedef *dev) {
 80016d6:	b580      	push	{r7, lr}
 80016d8:	b082      	sub	sp, #8
 80016da:	af00      	add	r7, sp, #0
 80016dc:	6078      	str	r0, [r7, #4]

	if (read_register16(dev, 0x88, &dev->dig_T1)
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	461a      	mov	r2, r3
 80016e2:	2188      	movs	r1, #136	; 0x88
 80016e4:	6878      	ldr	r0, [r7, #4]
 80016e6:	f7ff ff9f 	bl	8001628 <read_register16>
 80016ea:	4603      	mov	r3, r0
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d06f      	beq.n	80017d0 <read_calibration_data+0xfa>
			&& read_register16(dev, 0x8a, (uint16_t *) &dev->dig_T2)
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	3302      	adds	r3, #2
 80016f4:	461a      	mov	r2, r3
 80016f6:	218a      	movs	r1, #138	; 0x8a
 80016f8:	6878      	ldr	r0, [r7, #4]
 80016fa:	f7ff ff95 	bl	8001628 <read_register16>
 80016fe:	4603      	mov	r3, r0
 8001700:	2b00      	cmp	r3, #0
 8001702:	d065      	beq.n	80017d0 <read_calibration_data+0xfa>
			&& read_register16(dev, 0x8c, (uint16_t *) &dev->dig_T3)
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	3304      	adds	r3, #4
 8001708:	461a      	mov	r2, r3
 800170a:	218c      	movs	r1, #140	; 0x8c
 800170c:	6878      	ldr	r0, [r7, #4]
 800170e:	f7ff ff8b 	bl	8001628 <read_register16>
 8001712:	4603      	mov	r3, r0
 8001714:	2b00      	cmp	r3, #0
 8001716:	d05b      	beq.n	80017d0 <read_calibration_data+0xfa>
			&& read_register16(dev, 0x8e, &dev->dig_P1)
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	3306      	adds	r3, #6
 800171c:	461a      	mov	r2, r3
 800171e:	218e      	movs	r1, #142	; 0x8e
 8001720:	6878      	ldr	r0, [r7, #4]
 8001722:	f7ff ff81 	bl	8001628 <read_register16>
 8001726:	4603      	mov	r3, r0
 8001728:	2b00      	cmp	r3, #0
 800172a:	d051      	beq.n	80017d0 <read_calibration_data+0xfa>
			&& read_register16(dev, 0x90, (uint16_t *) &dev->dig_P2)
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	3308      	adds	r3, #8
 8001730:	461a      	mov	r2, r3
 8001732:	2190      	movs	r1, #144	; 0x90
 8001734:	6878      	ldr	r0, [r7, #4]
 8001736:	f7ff ff77 	bl	8001628 <read_register16>
 800173a:	4603      	mov	r3, r0
 800173c:	2b00      	cmp	r3, #0
 800173e:	d047      	beq.n	80017d0 <read_calibration_data+0xfa>
			&& read_register16(dev, 0x92, (uint16_t *) &dev->dig_P3)
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	330a      	adds	r3, #10
 8001744:	461a      	mov	r2, r3
 8001746:	2192      	movs	r1, #146	; 0x92
 8001748:	6878      	ldr	r0, [r7, #4]
 800174a:	f7ff ff6d 	bl	8001628 <read_register16>
 800174e:	4603      	mov	r3, r0
 8001750:	2b00      	cmp	r3, #0
 8001752:	d03d      	beq.n	80017d0 <read_calibration_data+0xfa>
			&& read_register16(dev, 0x94, (uint16_t *) &dev->dig_P4)
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	330c      	adds	r3, #12
 8001758:	461a      	mov	r2, r3
 800175a:	2194      	movs	r1, #148	; 0x94
 800175c:	6878      	ldr	r0, [r7, #4]
 800175e:	f7ff ff63 	bl	8001628 <read_register16>
 8001762:	4603      	mov	r3, r0
 8001764:	2b00      	cmp	r3, #0
 8001766:	d033      	beq.n	80017d0 <read_calibration_data+0xfa>
			&& read_register16(dev, 0x96, (uint16_t *) &dev->dig_P5)
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	330e      	adds	r3, #14
 800176c:	461a      	mov	r2, r3
 800176e:	2196      	movs	r1, #150	; 0x96
 8001770:	6878      	ldr	r0, [r7, #4]
 8001772:	f7ff ff59 	bl	8001628 <read_register16>
 8001776:	4603      	mov	r3, r0
 8001778:	2b00      	cmp	r3, #0
 800177a:	d029      	beq.n	80017d0 <read_calibration_data+0xfa>
			&& read_register16(dev, 0x98, (uint16_t *) &dev->dig_P6)
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	3310      	adds	r3, #16
 8001780:	461a      	mov	r2, r3
 8001782:	2198      	movs	r1, #152	; 0x98
 8001784:	6878      	ldr	r0, [r7, #4]
 8001786:	f7ff ff4f 	bl	8001628 <read_register16>
 800178a:	4603      	mov	r3, r0
 800178c:	2b00      	cmp	r3, #0
 800178e:	d01f      	beq.n	80017d0 <read_calibration_data+0xfa>
			&& read_register16(dev, 0x9a, (uint16_t *) &dev->dig_P7)
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	3312      	adds	r3, #18
 8001794:	461a      	mov	r2, r3
 8001796:	219a      	movs	r1, #154	; 0x9a
 8001798:	6878      	ldr	r0, [r7, #4]
 800179a:	f7ff ff45 	bl	8001628 <read_register16>
 800179e:	4603      	mov	r3, r0
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d015      	beq.n	80017d0 <read_calibration_data+0xfa>
			&& read_register16(dev, 0x9c, (uint16_t *) &dev->dig_P8)
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	3314      	adds	r3, #20
 80017a8:	461a      	mov	r2, r3
 80017aa:	219c      	movs	r1, #156	; 0x9c
 80017ac:	6878      	ldr	r0, [r7, #4]
 80017ae:	f7ff ff3b 	bl	8001628 <read_register16>
 80017b2:	4603      	mov	r3, r0
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d00b      	beq.n	80017d0 <read_calibration_data+0xfa>
			&& read_register16(dev, 0x9e,
					(uint16_t *) &dev->dig_P9)) {
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	3316      	adds	r3, #22
			&& read_register16(dev, 0x9e,
 80017bc:	461a      	mov	r2, r3
 80017be:	219e      	movs	r1, #158	; 0x9e
 80017c0:	6878      	ldr	r0, [r7, #4]
 80017c2:	f7ff ff31 	bl	8001628 <read_register16>
 80017c6:	4603      	mov	r3, r0
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d001      	beq.n	80017d0 <read_calibration_data+0xfa>

		return true;
 80017cc:	2301      	movs	r3, #1
 80017ce:	e000      	b.n	80017d2 <read_calibration_data+0xfc>
	}

	return false;
 80017d0:	2300      	movs	r3, #0
}
 80017d2:	4618      	mov	r0, r3
 80017d4:	3708      	adds	r7, #8
 80017d6:	46bd      	mov	sp, r7
 80017d8:	bd80      	pop	{r7, pc}

080017da <read_hum_calibration_data>:

static bool read_hum_calibration_data(BMP280_HandleTypedef *dev) {
 80017da:	b580      	push	{r7, lr}
 80017dc:	b084      	sub	sp, #16
 80017de:	af00      	add	r7, sp, #0
 80017e0:	6078      	str	r0, [r7, #4]
	uint16_t h4, h5;

	if (!read_data(dev, 0xa1, &dev->dig_H1, 1)
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	f103 0218 	add.w	r2, r3, #24
 80017e8:	2301      	movs	r3, #1
 80017ea:	21a1      	movs	r1, #161	; 0xa1
 80017ec:	6878      	ldr	r0, [r7, #4]
 80017ee:	f7ff ff4a 	bl	8001686 <read_data>
 80017f2:	4603      	mov	r3, r0
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d14b      	bne.n	8001890 <read_hum_calibration_data+0xb6>
			&& read_register16(dev, 0xe1, (uint16_t *) &dev->dig_H2)
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	331a      	adds	r3, #26
 80017fc:	461a      	mov	r2, r3
 80017fe:	21e1      	movs	r1, #225	; 0xe1
 8001800:	6878      	ldr	r0, [r7, #4]
 8001802:	f7ff ff11 	bl	8001628 <read_register16>
 8001806:	4603      	mov	r3, r0
 8001808:	2b00      	cmp	r3, #0
 800180a:	d041      	beq.n	8001890 <read_hum_calibration_data+0xb6>
			&& !read_data(dev, 0xe3, &dev->dig_H3, 1)
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	f103 021c 	add.w	r2, r3, #28
 8001812:	2301      	movs	r3, #1
 8001814:	21e3      	movs	r1, #227	; 0xe3
 8001816:	6878      	ldr	r0, [r7, #4]
 8001818:	f7ff ff35 	bl	8001686 <read_data>
 800181c:	4603      	mov	r3, r0
 800181e:	2b00      	cmp	r3, #0
 8001820:	d136      	bne.n	8001890 <read_hum_calibration_data+0xb6>
			&& read_register16(dev, 0xe4, &h4)
 8001822:	f107 030e 	add.w	r3, r7, #14
 8001826:	461a      	mov	r2, r3
 8001828:	21e4      	movs	r1, #228	; 0xe4
 800182a:	6878      	ldr	r0, [r7, #4]
 800182c:	f7ff fefc 	bl	8001628 <read_register16>
 8001830:	4603      	mov	r3, r0
 8001832:	2b00      	cmp	r3, #0
 8001834:	d02c      	beq.n	8001890 <read_hum_calibration_data+0xb6>
			&& read_register16(dev, 0xe5, &h5)
 8001836:	f107 030c 	add.w	r3, r7, #12
 800183a:	461a      	mov	r2, r3
 800183c:	21e5      	movs	r1, #229	; 0xe5
 800183e:	6878      	ldr	r0, [r7, #4]
 8001840:	f7ff fef2 	bl	8001628 <read_register16>
 8001844:	4603      	mov	r3, r0
 8001846:	2b00      	cmp	r3, #0
 8001848:	d022      	beq.n	8001890 <read_hum_calibration_data+0xb6>
			&& !read_data(dev, 0xe7, (uint8_t *) &dev->dig_H6, 1)) {
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	f103 0222 	add.w	r2, r3, #34	; 0x22
 8001850:	2301      	movs	r3, #1
 8001852:	21e7      	movs	r1, #231	; 0xe7
 8001854:	6878      	ldr	r0, [r7, #4]
 8001856:	f7ff ff16 	bl	8001686 <read_data>
 800185a:	4603      	mov	r3, r0
 800185c:	2b00      	cmp	r3, #0
 800185e:	d117      	bne.n	8001890 <read_hum_calibration_data+0xb6>
		dev->dig_H4 = (h4 & 0x00ff) << 4 | (h4 & 0x0f00) >> 8;
 8001860:	89fb      	ldrh	r3, [r7, #14]
 8001862:	011b      	lsls	r3, r3, #4
 8001864:	b21b      	sxth	r3, r3
 8001866:	f403 637f 	and.w	r3, r3, #4080	; 0xff0
 800186a:	b21a      	sxth	r2, r3
 800186c:	89fb      	ldrh	r3, [r7, #14]
 800186e:	121b      	asrs	r3, r3, #8
 8001870:	b21b      	sxth	r3, r3
 8001872:	f003 030f 	and.w	r3, r3, #15
 8001876:	b21b      	sxth	r3, r3
 8001878:	4313      	orrs	r3, r2
 800187a:	b21a      	sxth	r2, r3
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	83da      	strh	r2, [r3, #30]
		dev->dig_H5 = h5 >> 4;
 8001880:	89bb      	ldrh	r3, [r7, #12]
 8001882:	091b      	lsrs	r3, r3, #4
 8001884:	b29b      	uxth	r3, r3
 8001886:	b21a      	sxth	r2, r3
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	841a      	strh	r2, [r3, #32]

		return true;
 800188c:	2301      	movs	r3, #1
 800188e:	e000      	b.n	8001892 <read_hum_calibration_data+0xb8>
	}

	return false;
 8001890:	2300      	movs	r3, #0
}
 8001892:	4618      	mov	r0, r3
 8001894:	3710      	adds	r7, #16
 8001896:	46bd      	mov	sp, r7
 8001898:	bd80      	pop	{r7, pc}

0800189a <write_register8>:

static int write_register8(BMP280_HandleTypedef *dev, uint8_t addr, uint8_t value) {
 800189a:	b580      	push	{r7, lr}
 800189c:	b088      	sub	sp, #32
 800189e:	af04      	add	r7, sp, #16
 80018a0:	6078      	str	r0, [r7, #4]
 80018a2:	460b      	mov	r3, r1
 80018a4:	70fb      	strb	r3, [r7, #3]
 80018a6:	4613      	mov	r3, r2
 80018a8:	70bb      	strb	r3, [r7, #2]
	uint16_t tx_buff;

	tx_buff = (dev->addr << 1);
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80018ae:	005b      	lsls	r3, r3, #1
 80018b0:	81fb      	strh	r3, [r7, #14]

	if (HAL_I2C_Mem_Write(dev->i2c, tx_buff, addr, 1, &value, 1, 10000) == HAL_OK)
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	6a98      	ldr	r0, [r3, #40]	; 0x28
 80018b6:	78fb      	ldrb	r3, [r7, #3]
 80018b8:	b29a      	uxth	r2, r3
 80018ba:	89f9      	ldrh	r1, [r7, #14]
 80018bc:	f242 7310 	movw	r3, #10000	; 0x2710
 80018c0:	9302      	str	r3, [sp, #8]
 80018c2:	2301      	movs	r3, #1
 80018c4:	9301      	str	r3, [sp, #4]
 80018c6:	1cbb      	adds	r3, r7, #2
 80018c8:	9300      	str	r3, [sp, #0]
 80018ca:	2301      	movs	r3, #1
 80018cc:	f005 fb62 	bl	8006f94 <HAL_I2C_Mem_Write>
 80018d0:	4603      	mov	r3, r0
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d101      	bne.n	80018da <write_register8+0x40>
		return false;
 80018d6:	2300      	movs	r3, #0
 80018d8:	e000      	b.n	80018dc <write_register8+0x42>
	else
		return true;
 80018da:	2301      	movs	r3, #1
}
 80018dc:	4618      	mov	r0, r3
 80018de:	3710      	adds	r7, #16
 80018e0:	46bd      	mov	sp, r7
 80018e2:	bd80      	pop	{r7, pc}

080018e4 <bmp280_init>:

bool bmp280_init(BMP280_HandleTypedef *dev, bmp280_params_t *params) {
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b084      	sub	sp, #16
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]
 80018ec:	6039      	str	r1, [r7, #0]

	if (dev->addr != BMP280_I2C_ADDRESS_0
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80018f2:	2b76      	cmp	r3, #118	; 0x76
 80018f4:	d005      	beq.n	8001902 <bmp280_init+0x1e>
			&& dev->addr != BMP280_I2C_ADDRESS_1) {
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80018fa:	2b77      	cmp	r3, #119	; 0x77
 80018fc:	d001      	beq.n	8001902 <bmp280_init+0x1e>

		return false;
 80018fe:	2300      	movs	r3, #0
 8001900:	e099      	b.n	8001a36 <bmp280_init+0x152>
	}

	if (read_data(dev, BMP280_REG_ID, &dev->id, 1)) {
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8001908:	2301      	movs	r3, #1
 800190a:	21d0      	movs	r1, #208	; 0xd0
 800190c:	6878      	ldr	r0, [r7, #4]
 800190e:	f7ff feba 	bl	8001686 <read_data>
 8001912:	4603      	mov	r3, r0
 8001914:	2b00      	cmp	r3, #0
 8001916:	d001      	beq.n	800191c <bmp280_init+0x38>
		return false;
 8001918:	2300      	movs	r3, #0
 800191a:	e08c      	b.n	8001a36 <bmp280_init+0x152>
	}

	if (dev->id != BMP280_CHIP_ID && dev->id != BME280_CHIP_ID) {
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8001922:	2b58      	cmp	r3, #88	; 0x58
 8001924:	d006      	beq.n	8001934 <bmp280_init+0x50>
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 800192c:	2b60      	cmp	r3, #96	; 0x60
 800192e:	d001      	beq.n	8001934 <bmp280_init+0x50>

		return false;
 8001930:	2300      	movs	r3, #0
 8001932:	e080      	b.n	8001a36 <bmp280_init+0x152>
	}

	// Soft reset.
	if (write_register8(dev, BMP280_REG_RESET, BMP280_RESET_VALUE)) {
 8001934:	22b6      	movs	r2, #182	; 0xb6
 8001936:	21e0      	movs	r1, #224	; 0xe0
 8001938:	6878      	ldr	r0, [r7, #4]
 800193a:	f7ff ffae 	bl	800189a <write_register8>
 800193e:	4603      	mov	r3, r0
 8001940:	2b00      	cmp	r3, #0
 8001942:	d001      	beq.n	8001948 <bmp280_init+0x64>
		return false;
 8001944:	2300      	movs	r3, #0
 8001946:	e076      	b.n	8001a36 <bmp280_init+0x152>
	}

	// Wait until finished copying over the NVP data.
	while (1) {
		uint8_t status;
		if (!read_data(dev, BMP280_REG_STATUS, &status, 1)
 8001948:	f107 020c 	add.w	r2, r7, #12
 800194c:	2301      	movs	r3, #1
 800194e:	21f3      	movs	r1, #243	; 0xf3
 8001950:	6878      	ldr	r0, [r7, #4]
 8001952:	f7ff fe98 	bl	8001686 <read_data>
 8001956:	4603      	mov	r3, r0
 8001958:	2b00      	cmp	r3, #0
 800195a:	d1f5      	bne.n	8001948 <bmp280_init+0x64>
				&& (status & 1) == 0)
 800195c:	7b3b      	ldrb	r3, [r7, #12]
 800195e:	f003 0301 	and.w	r3, r3, #1
 8001962:	2b00      	cmp	r3, #0
 8001964:	d1f0      	bne.n	8001948 <bmp280_init+0x64>
			break;
	}

	if (!read_calibration_data(dev)) {
 8001966:	6878      	ldr	r0, [r7, #4]
 8001968:	f7ff feb5 	bl	80016d6 <read_calibration_data>
 800196c:	4603      	mov	r3, r0
 800196e:	f083 0301 	eor.w	r3, r3, #1
 8001972:	b2db      	uxtb	r3, r3
 8001974:	2b00      	cmp	r3, #0
 8001976:	d100      	bne.n	800197a <bmp280_init+0x96>
 8001978:	e001      	b.n	800197e <bmp280_init+0x9a>
		return false;
 800197a:	2300      	movs	r3, #0
 800197c:	e05b      	b.n	8001a36 <bmp280_init+0x152>
	}

	if (dev->id == BME280_CHIP_ID && !read_hum_calibration_data(dev)) {
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8001984:	2b60      	cmp	r3, #96	; 0x60
 8001986:	d10a      	bne.n	800199e <bmp280_init+0xba>
 8001988:	6878      	ldr	r0, [r7, #4]
 800198a:	f7ff ff26 	bl	80017da <read_hum_calibration_data>
 800198e:	4603      	mov	r3, r0
 8001990:	f083 0301 	eor.w	r3, r3, #1
 8001994:	b2db      	uxtb	r3, r3
 8001996:	2b00      	cmp	r3, #0
 8001998:	d001      	beq.n	800199e <bmp280_init+0xba>
		return false;
 800199a:	2300      	movs	r3, #0
 800199c:	e04b      	b.n	8001a36 <bmp280_init+0x152>
	}

	uint8_t config = (params->standby << 5) | (params->filter << 2);
 800199e:	683b      	ldr	r3, [r7, #0]
 80019a0:	795b      	ldrb	r3, [r3, #5]
 80019a2:	015b      	lsls	r3, r3, #5
 80019a4:	b25a      	sxtb	r2, r3
 80019a6:	683b      	ldr	r3, [r7, #0]
 80019a8:	785b      	ldrb	r3, [r3, #1]
 80019aa:	009b      	lsls	r3, r3, #2
 80019ac:	b25b      	sxtb	r3, r3
 80019ae:	4313      	orrs	r3, r2
 80019b0:	b25b      	sxtb	r3, r3
 80019b2:	73fb      	strb	r3, [r7, #15]
	if (write_register8(dev, BMP280_REG_CONFIG, config)) {
 80019b4:	7bfb      	ldrb	r3, [r7, #15]
 80019b6:	461a      	mov	r2, r3
 80019b8:	21f5      	movs	r1, #245	; 0xf5
 80019ba:	6878      	ldr	r0, [r7, #4]
 80019bc:	f7ff ff6d 	bl	800189a <write_register8>
 80019c0:	4603      	mov	r3, r0
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d001      	beq.n	80019ca <bmp280_init+0xe6>
		return false;
 80019c6:	2300      	movs	r3, #0
 80019c8:	e035      	b.n	8001a36 <bmp280_init+0x152>
	}

	if (params->mode == BMP280_MODE_FORCED) {
 80019ca:	683b      	ldr	r3, [r7, #0]
 80019cc:	781b      	ldrb	r3, [r3, #0]
 80019ce:	2b01      	cmp	r3, #1
 80019d0:	d102      	bne.n	80019d8 <bmp280_init+0xf4>
		params->mode = BMP280_MODE_SLEEP;  // initial mode for forced is sleep
 80019d2:	683b      	ldr	r3, [r7, #0]
 80019d4:	2200      	movs	r2, #0
 80019d6:	701a      	strb	r2, [r3, #0]
	}

	uint8_t ctrl = (params->oversampling_temperature << 5)
 80019d8:	683b      	ldr	r3, [r7, #0]
 80019da:	78db      	ldrb	r3, [r3, #3]
 80019dc:	015b      	lsls	r3, r3, #5
			| (params->oversampling_pressure << 2) | (params->mode);
 80019de:	b25a      	sxtb	r2, r3
 80019e0:	683b      	ldr	r3, [r7, #0]
 80019e2:	789b      	ldrb	r3, [r3, #2]
 80019e4:	009b      	lsls	r3, r3, #2
 80019e6:	b25b      	sxtb	r3, r3
 80019e8:	4313      	orrs	r3, r2
 80019ea:	b25a      	sxtb	r2, r3
 80019ec:	683b      	ldr	r3, [r7, #0]
 80019ee:	781b      	ldrb	r3, [r3, #0]
 80019f0:	b25b      	sxtb	r3, r3
 80019f2:	4313      	orrs	r3, r2
 80019f4:	b25b      	sxtb	r3, r3
	uint8_t ctrl = (params->oversampling_temperature << 5)
 80019f6:	73bb      	strb	r3, [r7, #14]

	if (dev->id == BME280_CHIP_ID) {
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 80019fe:	2b60      	cmp	r3, #96	; 0x60
 8001a00:	d10d      	bne.n	8001a1e <bmp280_init+0x13a>
		// Write crtl hum reg first, only active after write to BMP280_REG_CTRL.
		uint8_t ctrl_hum = params->oversampling_humidity;
 8001a02:	683b      	ldr	r3, [r7, #0]
 8001a04:	791b      	ldrb	r3, [r3, #4]
 8001a06:	737b      	strb	r3, [r7, #13]
		if (write_register8(dev, BMP280_REG_CTRL_HUM, ctrl_hum)) {
 8001a08:	7b7b      	ldrb	r3, [r7, #13]
 8001a0a:	461a      	mov	r2, r3
 8001a0c:	21f2      	movs	r1, #242	; 0xf2
 8001a0e:	6878      	ldr	r0, [r7, #4]
 8001a10:	f7ff ff43 	bl	800189a <write_register8>
 8001a14:	4603      	mov	r3, r0
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d001      	beq.n	8001a1e <bmp280_init+0x13a>
			return false;
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	e00b      	b.n	8001a36 <bmp280_init+0x152>
		}
	}

	if (write_register8(dev, BMP280_REG_CTRL, ctrl)) {
 8001a1e:	7bbb      	ldrb	r3, [r7, #14]
 8001a20:	461a      	mov	r2, r3
 8001a22:	21f4      	movs	r1, #244	; 0xf4
 8001a24:	6878      	ldr	r0, [r7, #4]
 8001a26:	f7ff ff38 	bl	800189a <write_register8>
 8001a2a:	4603      	mov	r3, r0
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d001      	beq.n	8001a34 <bmp280_init+0x150>
		return false;
 8001a30:	2300      	movs	r3, #0
 8001a32:	e000      	b.n	8001a36 <bmp280_init+0x152>
	}

	return true;
 8001a34:	2301      	movs	r3, #1
}
 8001a36:	4618      	mov	r0, r3
 8001a38:	3710      	adds	r7, #16
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	bd80      	pop	{r7, pc}

08001a3e <compensate_temperature>:
 * Compensation algorithm is taken from BMP280 datasheet.
 *
 * Return value is in degrees Celsius.
 */
static inline int32_t compensate_temperature(BMP280_HandleTypedef *dev, int32_t adc_temp,
		int32_t *fine_temp) {
 8001a3e:	b480      	push	{r7}
 8001a40:	b087      	sub	sp, #28
 8001a42:	af00      	add	r7, sp, #0
 8001a44:	60f8      	str	r0, [r7, #12]
 8001a46:	60b9      	str	r1, [r7, #8]
 8001a48:	607a      	str	r2, [r7, #4]
	int32_t var1, var2;

	var1 = ((((adc_temp >> 3) - ((int32_t) dev->dig_T1 << 1)))
 8001a4a:	68bb      	ldr	r3, [r7, #8]
 8001a4c:	10da      	asrs	r2, r3, #3
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	881b      	ldrh	r3, [r3, #0]
 8001a52:	005b      	lsls	r3, r3, #1
 8001a54:	1ad3      	subs	r3, r2, r3
			* (int32_t) dev->dig_T2) >> 11;
 8001a56:	68fa      	ldr	r2, [r7, #12]
 8001a58:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
 8001a5c:	fb02 f303 	mul.w	r3, r2, r3
	var1 = ((((adc_temp >> 3) - ((int32_t) dev->dig_T1 << 1)))
 8001a60:	12db      	asrs	r3, r3, #11
 8001a62:	617b      	str	r3, [r7, #20]
	var2 = (((((adc_temp >> 4) - (int32_t) dev->dig_T1)
 8001a64:	68bb      	ldr	r3, [r7, #8]
 8001a66:	111b      	asrs	r3, r3, #4
 8001a68:	68fa      	ldr	r2, [r7, #12]
 8001a6a:	8812      	ldrh	r2, [r2, #0]
 8001a6c:	1a9b      	subs	r3, r3, r2
			* ((adc_temp >> 4) - (int32_t) dev->dig_T1)) >> 12)
 8001a6e:	68ba      	ldr	r2, [r7, #8]
 8001a70:	1112      	asrs	r2, r2, #4
 8001a72:	68f9      	ldr	r1, [r7, #12]
 8001a74:	8809      	ldrh	r1, [r1, #0]
 8001a76:	1a52      	subs	r2, r2, r1
 8001a78:	fb02 f303 	mul.w	r3, r2, r3
 8001a7c:	131b      	asrs	r3, r3, #12
			* (int32_t) dev->dig_T3) >> 14;
 8001a7e:	68fa      	ldr	r2, [r7, #12]
 8001a80:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 8001a84:	fb02 f303 	mul.w	r3, r2, r3
	var2 = (((((adc_temp >> 4) - (int32_t) dev->dig_T1)
 8001a88:	139b      	asrs	r3, r3, #14
 8001a8a:	613b      	str	r3, [r7, #16]

	*fine_temp = var1 + var2;
 8001a8c:	697a      	ldr	r2, [r7, #20]
 8001a8e:	693b      	ldr	r3, [r7, #16]
 8001a90:	441a      	add	r2, r3
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	601a      	str	r2, [r3, #0]
	return (*fine_temp * 5 + 128) >> 8;
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681a      	ldr	r2, [r3, #0]
 8001a9a:	4613      	mov	r3, r2
 8001a9c:	009b      	lsls	r3, r3, #2
 8001a9e:	4413      	add	r3, r2
 8001aa0:	3380      	adds	r3, #128	; 0x80
 8001aa2:	121b      	asrs	r3, r3, #8
}
 8001aa4:	4618      	mov	r0, r3
 8001aa6:	371c      	adds	r7, #28
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aae:	4770      	bx	lr

08001ab0 <compensate_pressure>:
 * Compensation algorithm is taken from BMP280 datasheet.
 *
 * Return value is in Pa, 24 integer bits and 8 fractional bits.
 */
static inline uint32_t compensate_pressure(BMP280_HandleTypedef *dev, int32_t adc_press,
		int32_t fine_temp) {
 8001ab0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001ab4:	b0cc      	sub	sp, #304	; 0x130
 8001ab6:	af00      	add	r7, sp, #0
 8001ab8:	f8c7 0114 	str.w	r0, [r7, #276]	; 0x114
 8001abc:	f8c7 1110 	str.w	r1, [r7, #272]	; 0x110
 8001ac0:	f8c7 210c 	str.w	r2, [r7, #268]	; 0x10c
	int64_t var1, var2, p;

	var1 = (int64_t) fine_temp - 128000;
 8001ac4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001ac8:	17da      	asrs	r2, r3, #31
 8001aca:	461c      	mov	r4, r3
 8001acc:	4615      	mov	r5, r2
 8001ace:	f5b4 3afa 	subs.w	sl, r4, #128000	; 0x1f400
 8001ad2:	f145 3bff 	adc.w	fp, r5, #4294967295
 8001ad6:	e9c7 ab4a 	strd	sl, fp, [r7, #296]	; 0x128
	var2 = var1 * var1 * (int64_t) dev->dig_P6;
 8001ada:	f8d7 212c 	ldr.w	r2, [r7, #300]	; 0x12c
 8001ade:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8001ae2:	fb03 f102 	mul.w	r1, r3, r2
 8001ae6:	f8d7 212c 	ldr.w	r2, [r7, #300]	; 0x12c
 8001aea:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8001aee:	fb02 f303 	mul.w	r3, r2, r3
 8001af2:	18ca      	adds	r2, r1, r3
 8001af4:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8001af8:	fba3 8903 	umull	r8, r9, r3, r3
 8001afc:	eb02 0309 	add.w	r3, r2, r9
 8001b00:	4699      	mov	r9, r3
 8001b02:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8001b06:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8001b0a:	b21b      	sxth	r3, r3
 8001b0c:	17da      	asrs	r2, r3, #31
 8001b0e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8001b12:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8001b16:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	fb03 f209 	mul.w	r2, r3, r9
 8001b20:	460b      	mov	r3, r1
 8001b22:	fb08 f303 	mul.w	r3, r8, r3
 8001b26:	4413      	add	r3, r2
 8001b28:	4602      	mov	r2, r0
 8001b2a:	fba8 1202 	umull	r1, r2, r8, r2
 8001b2e:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8001b32:	460a      	mov	r2, r1
 8001b34:	f8c7 20c0 	str.w	r2, [r7, #192]	; 0xc0
 8001b38:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8001b3c:	4413      	add	r3, r2
 8001b3e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8001b42:	e9d7 3430 	ldrd	r3, r4, [r7, #192]	; 0xc0
 8001b46:	e9c7 3448 	strd	r3, r4, [r7, #288]	; 0x120
 8001b4a:	e9c7 3448 	strd	r3, r4, [r7, #288]	; 0x120
	var2 = var2 + ((var1 * (int64_t) dev->dig_P5) << 17);
 8001b4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8001b52:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8001b56:	b21b      	sxth	r3, r3
 8001b58:	17da      	asrs	r2, r3, #31
 8001b5a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8001b5e:	f8c7 20b4 	str.w	r2, [r7, #180]	; 0xb4
 8001b62:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8001b66:	e9d7 452c 	ldrd	r4, r5, [r7, #176]	; 0xb0
 8001b6a:	462a      	mov	r2, r5
 8001b6c:	fb02 f203 	mul.w	r2, r2, r3
 8001b70:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8001b74:	4621      	mov	r1, r4
 8001b76:	fb01 f303 	mul.w	r3, r1, r3
 8001b7a:	441a      	add	r2, r3
 8001b7c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8001b80:	4621      	mov	r1, r4
 8001b82:	fba3 1301 	umull	r1, r3, r3, r1
 8001b86:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8001b8a:	460b      	mov	r3, r1
 8001b8c:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8001b90:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8001b94:	18d3      	adds	r3, r2, r3
 8001b96:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8001b9a:	f04f 0000 	mov.w	r0, #0
 8001b9e:	f04f 0100 	mov.w	r1, #0
 8001ba2:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	; 0x100
 8001ba6:	462b      	mov	r3, r5
 8001ba8:	0459      	lsls	r1, r3, #17
 8001baa:	4623      	mov	r3, r4
 8001bac:	ea41 31d3 	orr.w	r1, r1, r3, lsr #15
 8001bb0:	4623      	mov	r3, r4
 8001bb2:	0458      	lsls	r0, r3, #17
 8001bb4:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 8001bb8:	1814      	adds	r4, r2, r0
 8001bba:	643c      	str	r4, [r7, #64]	; 0x40
 8001bbc:	414b      	adcs	r3, r1
 8001bbe:	647b      	str	r3, [r7, #68]	; 0x44
 8001bc0:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
 8001bc4:	e9c7 3448 	strd	r3, r4, [r7, #288]	; 0x120
	var2 = var2 + (((int64_t) dev->dig_P4) << 35);
 8001bc8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8001bcc:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001bd0:	b21b      	sxth	r3, r3
 8001bd2:	17da      	asrs	r2, r3, #31
 8001bd4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8001bd8:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8001bdc:	f04f 0000 	mov.w	r0, #0
 8001be0:	f04f 0100 	mov.w	r1, #0
 8001be4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001be8:	00d9      	lsls	r1, r3, #3
 8001bea:	2000      	movs	r0, #0
 8001bec:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 8001bf0:	1814      	adds	r4, r2, r0
 8001bf2:	63bc      	str	r4, [r7, #56]	; 0x38
 8001bf4:	414b      	adcs	r3, r1
 8001bf6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001bf8:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	; 0x38
 8001bfc:	e9c7 3448 	strd	r3, r4, [r7, #288]	; 0x120
	var1 = ((var1 * var1 * (int64_t) dev->dig_P3) >> 8)
 8001c00:	f8d7 212c 	ldr.w	r2, [r7, #300]	; 0x12c
 8001c04:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8001c08:	fb03 f102 	mul.w	r1, r3, r2
 8001c0c:	f8d7 212c 	ldr.w	r2, [r7, #300]	; 0x12c
 8001c10:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8001c14:	fb02 f303 	mul.w	r3, r2, r3
 8001c18:	18ca      	adds	r2, r1, r3
 8001c1a:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8001c1e:	fba3 1303 	umull	r1, r3, r3, r3
 8001c22:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8001c26:	460b      	mov	r3, r1
 8001c28:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8001c2c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8001c30:	18d3      	adds	r3, r2, r3
 8001c32:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8001c36:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8001c3a:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001c3e:	b21b      	sxth	r3, r3
 8001c40:	17da      	asrs	r2, r3, #31
 8001c42:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8001c46:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8001c4a:	e9d7 453e 	ldrd	r4, r5, [r7, #248]	; 0xf8
 8001c4e:	462b      	mov	r3, r5
 8001c50:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8001c54:	4642      	mov	r2, r8
 8001c56:	fb02 f203 	mul.w	r2, r2, r3
 8001c5a:	464b      	mov	r3, r9
 8001c5c:	4621      	mov	r1, r4
 8001c5e:	fb01 f303 	mul.w	r3, r1, r3
 8001c62:	4413      	add	r3, r2
 8001c64:	4622      	mov	r2, r4
 8001c66:	4641      	mov	r1, r8
 8001c68:	fba2 1201 	umull	r1, r2, r2, r1
 8001c6c:	f8c7 20f4 	str.w	r2, [r7, #244]	; 0xf4
 8001c70:	460a      	mov	r2, r1
 8001c72:	f8c7 20f0 	str.w	r2, [r7, #240]	; 0xf0
 8001c76:	f8d7 20f4 	ldr.w	r2, [r7, #244]	; 0xf4
 8001c7a:	4413      	add	r3, r2
 8001c7c:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8001c80:	f04f 0000 	mov.w	r0, #0
 8001c84:	f04f 0100 	mov.w	r1, #0
 8001c88:	e9d7 453c 	ldrd	r4, r5, [r7, #240]	; 0xf0
 8001c8c:	4623      	mov	r3, r4
 8001c8e:	0a18      	lsrs	r0, r3, #8
 8001c90:	462b      	mov	r3, r5
 8001c92:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8001c96:	462b      	mov	r3, r5
 8001c98:	1219      	asrs	r1, r3, #8
			+ ((var1 * (int64_t) dev->dig_P2) << 12);
 8001c9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8001c9e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001ca2:	b21b      	sxth	r3, r3
 8001ca4:	17da      	asrs	r2, r3, #31
 8001ca6:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8001caa:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8001cae:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8001cb2:	e9d7 8926 	ldrd	r8, r9, [r7, #152]	; 0x98
 8001cb6:	464a      	mov	r2, r9
 8001cb8:	fb02 f203 	mul.w	r2, r2, r3
 8001cbc:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8001cc0:	4644      	mov	r4, r8
 8001cc2:	fb04 f303 	mul.w	r3, r4, r3
 8001cc6:	441a      	add	r2, r3
 8001cc8:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8001ccc:	4644      	mov	r4, r8
 8001cce:	fba3 4304 	umull	r4, r3, r3, r4
 8001cd2:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8001cd6:	4623      	mov	r3, r4
 8001cd8:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8001cdc:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8001ce0:	18d3      	adds	r3, r2, r3
 8001ce2:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8001ce6:	f04f 0200 	mov.w	r2, #0
 8001cea:	f04f 0300 	mov.w	r3, #0
 8001cee:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	; 0xe8
 8001cf2:	464c      	mov	r4, r9
 8001cf4:	0323      	lsls	r3, r4, #12
 8001cf6:	4644      	mov	r4, r8
 8001cf8:	ea43 5314 	orr.w	r3, r3, r4, lsr #20
 8001cfc:	4644      	mov	r4, r8
 8001cfe:	0322      	lsls	r2, r4, #12
	var1 = ((var1 * var1 * (int64_t) dev->dig_P3) >> 8)
 8001d00:	1884      	adds	r4, r0, r2
 8001d02:	633c      	str	r4, [r7, #48]	; 0x30
 8001d04:	eb41 0303 	adc.w	r3, r1, r3
 8001d08:	637b      	str	r3, [r7, #52]	; 0x34
 8001d0a:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
 8001d0e:	e9c7 344a 	strd	r3, r4, [r7, #296]	; 0x128
	var1 = (((int64_t) 1 << 47) + var1) * ((int64_t) dev->dig_P1) >> 33;
 8001d12:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	; 0x128
 8001d16:	f503 4100 	add.w	r1, r3, #32768	; 0x8000
 8001d1a:	f8c7 1094 	str.w	r1, [r7, #148]	; 0x94
 8001d1e:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 8001d22:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8001d26:	88db      	ldrh	r3, [r3, #6]
 8001d28:	b29b      	uxth	r3, r3
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8001d30:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8001d34:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8001d38:	462b      	mov	r3, r5
 8001d3a:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8001d3e:	4642      	mov	r2, r8
 8001d40:	fb02 f203 	mul.w	r2, r2, r3
 8001d44:	464b      	mov	r3, r9
 8001d46:	4621      	mov	r1, r4
 8001d48:	fb01 f303 	mul.w	r3, r1, r3
 8001d4c:	4413      	add	r3, r2
 8001d4e:	4622      	mov	r2, r4
 8001d50:	4641      	mov	r1, r8
 8001d52:	fba2 1201 	umull	r1, r2, r2, r1
 8001d56:	f8c7 20e4 	str.w	r2, [r7, #228]	; 0xe4
 8001d5a:	460a      	mov	r2, r1
 8001d5c:	f8c7 20e0 	str.w	r2, [r7, #224]	; 0xe0
 8001d60:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8001d64:	4413      	add	r3, r2
 8001d66:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8001d6a:	f04f 0200 	mov.w	r2, #0
 8001d6e:	f04f 0300 	mov.w	r3, #0
 8001d72:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	; 0xe0
 8001d76:	4629      	mov	r1, r5
 8001d78:	104a      	asrs	r2, r1, #1
 8001d7a:	4629      	mov	r1, r5
 8001d7c:	17cb      	asrs	r3, r1, #31
 8001d7e:	e9c7 234a 	strd	r2, r3, [r7, #296]	; 0x128

	if (var1 == 0) {
 8001d82:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	; 0x128
 8001d86:	4313      	orrs	r3, r2
 8001d88:	d101      	bne.n	8001d8e <compensate_pressure+0x2de>
		return 0;  // avoid exception caused by division by zero
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	e148      	b.n	8002020 <compensate_pressure+0x570>
	}

	p = 1048576 - adc_press;
 8001d8e:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8001d92:	f5c3 1380 	rsb	r3, r3, #1048576	; 0x100000
 8001d96:	17da      	asrs	r2, r3, #31
 8001d98:	62bb      	str	r3, [r7, #40]	; 0x28
 8001d9a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001d9c:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
 8001da0:	e9c7 3446 	strd	r3, r4, [r7, #280]	; 0x118
	p = (((p << 31) - var2) * 3125) / var1;
 8001da4:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8001da8:	105b      	asrs	r3, r3, #1
 8001daa:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8001dae:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8001db2:	07db      	lsls	r3, r3, #31
 8001db4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8001db8:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 8001dbc:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	; 0x80
 8001dc0:	4621      	mov	r1, r4
 8001dc2:	1a89      	subs	r1, r1, r2
 8001dc4:	67b9      	str	r1, [r7, #120]	; 0x78
 8001dc6:	4629      	mov	r1, r5
 8001dc8:	eb61 0303 	sbc.w	r3, r1, r3
 8001dcc:	67fb      	str	r3, [r7, #124]	; 0x7c
 8001dce:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8001dd2:	4622      	mov	r2, r4
 8001dd4:	462b      	mov	r3, r5
 8001dd6:	1891      	adds	r1, r2, r2
 8001dd8:	6239      	str	r1, [r7, #32]
 8001dda:	415b      	adcs	r3, r3
 8001ddc:	627b      	str	r3, [r7, #36]	; 0x24
 8001dde:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001de2:	4621      	mov	r1, r4
 8001de4:	1851      	adds	r1, r2, r1
 8001de6:	61b9      	str	r1, [r7, #24]
 8001de8:	4629      	mov	r1, r5
 8001dea:	414b      	adcs	r3, r1
 8001dec:	61fb      	str	r3, [r7, #28]
 8001dee:	f04f 0200 	mov.w	r2, #0
 8001df2:	f04f 0300 	mov.w	r3, #0
 8001df6:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8001dfa:	4649      	mov	r1, r9
 8001dfc:	018b      	lsls	r3, r1, #6
 8001dfe:	4641      	mov	r1, r8
 8001e00:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001e04:	4641      	mov	r1, r8
 8001e06:	018a      	lsls	r2, r1, #6
 8001e08:	4641      	mov	r1, r8
 8001e0a:	1889      	adds	r1, r1, r2
 8001e0c:	6139      	str	r1, [r7, #16]
 8001e0e:	4649      	mov	r1, r9
 8001e10:	eb43 0101 	adc.w	r1, r3, r1
 8001e14:	6179      	str	r1, [r7, #20]
 8001e16:	f04f 0200 	mov.w	r2, #0
 8001e1a:	f04f 0300 	mov.w	r3, #0
 8001e1e:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8001e22:	4649      	mov	r1, r9
 8001e24:	008b      	lsls	r3, r1, #2
 8001e26:	4641      	mov	r1, r8
 8001e28:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001e2c:	4641      	mov	r1, r8
 8001e2e:	008a      	lsls	r2, r1, #2
 8001e30:	4610      	mov	r0, r2
 8001e32:	4619      	mov	r1, r3
 8001e34:	4603      	mov	r3, r0
 8001e36:	4622      	mov	r2, r4
 8001e38:	189b      	adds	r3, r3, r2
 8001e3a:	60bb      	str	r3, [r7, #8]
 8001e3c:	460b      	mov	r3, r1
 8001e3e:	462a      	mov	r2, r5
 8001e40:	eb42 0303 	adc.w	r3, r2, r3
 8001e44:	60fb      	str	r3, [r7, #12]
 8001e46:	f04f 0200 	mov.w	r2, #0
 8001e4a:	f04f 0300 	mov.w	r3, #0
 8001e4e:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 8001e52:	4649      	mov	r1, r9
 8001e54:	008b      	lsls	r3, r1, #2
 8001e56:	4641      	mov	r1, r8
 8001e58:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001e5c:	4641      	mov	r1, r8
 8001e5e:	008a      	lsls	r2, r1, #2
 8001e60:	4610      	mov	r0, r2
 8001e62:	4619      	mov	r1, r3
 8001e64:	4603      	mov	r3, r0
 8001e66:	4622      	mov	r2, r4
 8001e68:	189b      	adds	r3, r3, r2
 8001e6a:	673b      	str	r3, [r7, #112]	; 0x70
 8001e6c:	462b      	mov	r3, r5
 8001e6e:	460a      	mov	r2, r1
 8001e70:	eb42 0303 	adc.w	r3, r2, r3
 8001e74:	677b      	str	r3, [r7, #116]	; 0x74
 8001e76:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	; 0x128
 8001e7a:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 8001e7e:	f7fe ff1b 	bl	8000cb8 <__aeabi_ldivmod>
 8001e82:	4602      	mov	r2, r0
 8001e84:	460b      	mov	r3, r1
 8001e86:	e9c7 2346 	strd	r2, r3, [r7, #280]	; 0x118
	var1 = ((int64_t) dev->dig_P9 * (p >> 13) * (p >> 13)) >> 25;
 8001e8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8001e8e:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8001e92:	b21b      	sxth	r3, r3
 8001e94:	17da      	asrs	r2, r3, #31
 8001e96:	66bb      	str	r3, [r7, #104]	; 0x68
 8001e98:	66fa      	str	r2, [r7, #108]	; 0x6c
 8001e9a:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	; 0x118
 8001e9e:	f04f 0000 	mov.w	r0, #0
 8001ea2:	f04f 0100 	mov.w	r1, #0
 8001ea6:	0b50      	lsrs	r0, r2, #13
 8001ea8:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8001eac:	1359      	asrs	r1, r3, #13
 8001eae:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	; 0x68
 8001eb2:	462b      	mov	r3, r5
 8001eb4:	fb00 f203 	mul.w	r2, r0, r3
 8001eb8:	4623      	mov	r3, r4
 8001eba:	fb03 f301 	mul.w	r3, r3, r1
 8001ebe:	4413      	add	r3, r2
 8001ec0:	4622      	mov	r2, r4
 8001ec2:	fba2 1200 	umull	r1, r2, r2, r0
 8001ec6:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8001eca:	460a      	mov	r2, r1
 8001ecc:	f8c7 20d8 	str.w	r2, [r7, #216]	; 0xd8
 8001ed0:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8001ed4:	4413      	add	r3, r2
 8001ed6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8001eda:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	; 0x118
 8001ede:	f04f 0000 	mov.w	r0, #0
 8001ee2:	f04f 0100 	mov.w	r1, #0
 8001ee6:	0b50      	lsrs	r0, r2, #13
 8001ee8:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8001eec:	1359      	asrs	r1, r3, #13
 8001eee:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	; 0xd8
 8001ef2:	462b      	mov	r3, r5
 8001ef4:	fb00 f203 	mul.w	r2, r0, r3
 8001ef8:	4623      	mov	r3, r4
 8001efa:	fb03 f301 	mul.w	r3, r3, r1
 8001efe:	4413      	add	r3, r2
 8001f00:	4622      	mov	r2, r4
 8001f02:	fba2 1200 	umull	r1, r2, r2, r0
 8001f06:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8001f0a:	460a      	mov	r2, r1
 8001f0c:	f8c7 20d0 	str.w	r2, [r7, #208]	; 0xd0
 8001f10:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
 8001f14:	4413      	add	r3, r2
 8001f16:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8001f1a:	f04f 0200 	mov.w	r2, #0
 8001f1e:	f04f 0300 	mov.w	r3, #0
 8001f22:	e9d7 4534 	ldrd	r4, r5, [r7, #208]	; 0xd0
 8001f26:	4621      	mov	r1, r4
 8001f28:	0e4a      	lsrs	r2, r1, #25
 8001f2a:	4629      	mov	r1, r5
 8001f2c:	ea42 12c1 	orr.w	r2, r2, r1, lsl #7
 8001f30:	4629      	mov	r1, r5
 8001f32:	164b      	asrs	r3, r1, #25
 8001f34:	e9c7 234a 	strd	r2, r3, [r7, #296]	; 0x128
	var2 = ((int64_t) dev->dig_P8 * p) >> 19;
 8001f38:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8001f3c:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8001f40:	b21b      	sxth	r3, r3
 8001f42:	17da      	asrs	r2, r3, #31
 8001f44:	663b      	str	r3, [r7, #96]	; 0x60
 8001f46:	667a      	str	r2, [r7, #100]	; 0x64
 8001f48:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8001f4c:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8001f50:	462a      	mov	r2, r5
 8001f52:	fb02 f203 	mul.w	r2, r2, r3
 8001f56:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8001f5a:	4621      	mov	r1, r4
 8001f5c:	fb01 f303 	mul.w	r3, r1, r3
 8001f60:	4413      	add	r3, r2
 8001f62:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8001f66:	4621      	mov	r1, r4
 8001f68:	fba2 1201 	umull	r1, r2, r2, r1
 8001f6c:	f8c7 20cc 	str.w	r2, [r7, #204]	; 0xcc
 8001f70:	460a      	mov	r2, r1
 8001f72:	f8c7 20c8 	str.w	r2, [r7, #200]	; 0xc8
 8001f76:	f8d7 20cc 	ldr.w	r2, [r7, #204]	; 0xcc
 8001f7a:	4413      	add	r3, r2
 8001f7c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8001f80:	f04f 0200 	mov.w	r2, #0
 8001f84:	f04f 0300 	mov.w	r3, #0
 8001f88:	e9d7 4532 	ldrd	r4, r5, [r7, #200]	; 0xc8
 8001f8c:	4621      	mov	r1, r4
 8001f8e:	0cca      	lsrs	r2, r1, #19
 8001f90:	4629      	mov	r1, r5
 8001f92:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 8001f96:	4629      	mov	r1, r5
 8001f98:	14cb      	asrs	r3, r1, #19
 8001f9a:	e9c7 2348 	strd	r2, r3, [r7, #288]	; 0x120

	p = ((p + var1 + var2) >> 8) + ((int64_t) dev->dig_P7 << 4);
 8001f9e:	e9d7 0146 	ldrd	r0, r1, [r7, #280]	; 0x118
 8001fa2:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	; 0x128
 8001fa6:	1884      	adds	r4, r0, r2
 8001fa8:	65bc      	str	r4, [r7, #88]	; 0x58
 8001faa:	eb41 0303 	adc.w	r3, r1, r3
 8001fae:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001fb0:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 8001fb4:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	; 0x58
 8001fb8:	4621      	mov	r1, r4
 8001fba:	1889      	adds	r1, r1, r2
 8001fbc:	6539      	str	r1, [r7, #80]	; 0x50
 8001fbe:	4629      	mov	r1, r5
 8001fc0:	eb43 0101 	adc.w	r1, r3, r1
 8001fc4:	6579      	str	r1, [r7, #84]	; 0x54
 8001fc6:	f04f 0000 	mov.w	r0, #0
 8001fca:	f04f 0100 	mov.w	r1, #0
 8001fce:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	; 0x50
 8001fd2:	4623      	mov	r3, r4
 8001fd4:	0a18      	lsrs	r0, r3, #8
 8001fd6:	462b      	mov	r3, r5
 8001fd8:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8001fdc:	462b      	mov	r3, r5
 8001fde:	1219      	asrs	r1, r3, #8
 8001fe0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8001fe4:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8001fe8:	b21b      	sxth	r3, r3
 8001fea:	17da      	asrs	r2, r3, #31
 8001fec:	64bb      	str	r3, [r7, #72]	; 0x48
 8001fee:	64fa      	str	r2, [r7, #76]	; 0x4c
 8001ff0:	f04f 0200 	mov.w	r2, #0
 8001ff4:	f04f 0300 	mov.w	r3, #0
 8001ff8:	e9d7 8912 	ldrd	r8, r9, [r7, #72]	; 0x48
 8001ffc:	464c      	mov	r4, r9
 8001ffe:	0123      	lsls	r3, r4, #4
 8002000:	4644      	mov	r4, r8
 8002002:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 8002006:	4644      	mov	r4, r8
 8002008:	0122      	lsls	r2, r4, #4
 800200a:	1884      	adds	r4, r0, r2
 800200c:	603c      	str	r4, [r7, #0]
 800200e:	eb41 0303 	adc.w	r3, r1, r3
 8002012:	607b      	str	r3, [r7, #4]
 8002014:	e9d7 3400 	ldrd	r3, r4, [r7]
 8002018:	e9c7 3446 	strd	r3, r4, [r7, #280]	; 0x118
	return p;
 800201c:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
}
 8002020:	4618      	mov	r0, r3
 8002022:	f507 7798 	add.w	r7, r7, #304	; 0x130
 8002026:	46bd      	mov	sp, r7
 8002028:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800202c <compensate_humidity>:
 * Compensation algorithm is taken from BME280 datasheet.
 *
 * Return value is in Pa, 24 integer bits and 8 fractional bits.
 */
static inline uint32_t compensate_humidity(BMP280_HandleTypedef *dev, int32_t adc_hum,
		int32_t fine_temp) {
 800202c:	b480      	push	{r7}
 800202e:	b087      	sub	sp, #28
 8002030:	af00      	add	r7, sp, #0
 8002032:	60f8      	str	r0, [r7, #12]
 8002034:	60b9      	str	r1, [r7, #8]
 8002036:	607a      	str	r2, [r7, #4]
	int32_t v_x1_u32r;

	v_x1_u32r = fine_temp - (int32_t) 76800;
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	f5a3 3396 	sub.w	r3, r3, #76800	; 0x12c00
 800203e:	617b      	str	r3, [r7, #20]
	v_x1_u32r = ((((adc_hum << 14) - ((int32_t) dev->dig_H4 << 20)
 8002040:	68bb      	ldr	r3, [r7, #8]
 8002042:	039a      	lsls	r2, r3, #14
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 800204a:	051b      	lsls	r3, r3, #20
 800204c:	1ad2      	subs	r2, r2, r3
			- ((int32_t) dev->dig_H5 * v_x1_u32r)) + (int32_t) 16384) >> 15)
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8002054:	4619      	mov	r1, r3
 8002056:	697b      	ldr	r3, [r7, #20]
 8002058:	fb01 f303 	mul.w	r3, r1, r3
 800205c:	1ad3      	subs	r3, r2, r3
 800205e:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 8002062:	13db      	asrs	r3, r3, #15
			* (((((((v_x1_u32r * (int32_t) dev->dig_H6) >> 10)
 8002064:	68fa      	ldr	r2, [r7, #12]
 8002066:	f992 2022 	ldrsb.w	r2, [r2, #34]	; 0x22
 800206a:	4611      	mov	r1, r2
 800206c:	697a      	ldr	r2, [r7, #20]
 800206e:	fb01 f202 	mul.w	r2, r1, r2
 8002072:	1292      	asrs	r2, r2, #10
					* (((v_x1_u32r * (int32_t) dev->dig_H3) >> 11)
 8002074:	68f9      	ldr	r1, [r7, #12]
 8002076:	7f09      	ldrb	r1, [r1, #28]
 8002078:	4608      	mov	r0, r1
 800207a:	6979      	ldr	r1, [r7, #20]
 800207c:	fb00 f101 	mul.w	r1, r0, r1
 8002080:	12c9      	asrs	r1, r1, #11
							+ (int32_t) 32768)) >> 10) + (int32_t) 2097152)
 8002082:	f501 4100 	add.w	r1, r1, #32768	; 0x8000
					* (((v_x1_u32r * (int32_t) dev->dig_H3) >> 11)
 8002086:	fb01 f202 	mul.w	r2, r1, r2
							+ (int32_t) 32768)) >> 10) + (int32_t) 2097152)
 800208a:	1292      	asrs	r2, r2, #10
 800208c:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
					* (int32_t) dev->dig_H2 + 8192) >> 14);
 8002090:	68f9      	ldr	r1, [r7, #12]
 8002092:	f9b1 101a 	ldrsh.w	r1, [r1, #26]
 8002096:	fb01 f202 	mul.w	r2, r1, r2
 800209a:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
 800209e:	1392      	asrs	r2, r2, #14
	v_x1_u32r = ((((adc_hum << 14) - ((int32_t) dev->dig_H4 << 20)
 80020a0:	fb02 f303 	mul.w	r3, r2, r3
 80020a4:	617b      	str	r3, [r7, #20]
	v_x1_u32r = v_x1_u32r
			- (((((v_x1_u32r >> 15) * (v_x1_u32r >> 15)) >> 7)
 80020a6:	697b      	ldr	r3, [r7, #20]
 80020a8:	13db      	asrs	r3, r3, #15
 80020aa:	697a      	ldr	r2, [r7, #20]
 80020ac:	13d2      	asrs	r2, r2, #15
 80020ae:	fb02 f303 	mul.w	r3, r2, r3
 80020b2:	11db      	asrs	r3, r3, #7
					* (int32_t) dev->dig_H1) >> 4);
 80020b4:	68fa      	ldr	r2, [r7, #12]
 80020b6:	7e12      	ldrb	r2, [r2, #24]
 80020b8:	fb02 f303 	mul.w	r3, r2, r3
 80020bc:	111b      	asrs	r3, r3, #4
	v_x1_u32r = v_x1_u32r
 80020be:	697a      	ldr	r2, [r7, #20]
 80020c0:	1ad3      	subs	r3, r2, r3
 80020c2:	617b      	str	r3, [r7, #20]
	v_x1_u32r = v_x1_u32r < 0 ? 0 : v_x1_u32r;
 80020c4:	697b      	ldr	r3, [r7, #20]
 80020c6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80020ca:	617b      	str	r3, [r7, #20]
	v_x1_u32r = v_x1_u32r > 419430400 ? 419430400 : v_x1_u32r;
 80020cc:	697b      	ldr	r3, [r7, #20]
 80020ce:	f1b3 5fc8 	cmp.w	r3, #419430400	; 0x19000000
 80020d2:	bfa8      	it	ge
 80020d4:	f04f 53c8 	movge.w	r3, #419430400	; 0x19000000
 80020d8:	617b      	str	r3, [r7, #20]
	return v_x1_u32r >> 12;
 80020da:	697b      	ldr	r3, [r7, #20]
 80020dc:	131b      	asrs	r3, r3, #12
}
 80020de:	4618      	mov	r0, r3
 80020e0:	371c      	adds	r7, #28
 80020e2:	46bd      	mov	sp, r7
 80020e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e8:	4770      	bx	lr

080020ea <bmp280_read_fixed>:

bool bmp280_read_fixed(BMP280_HandleTypedef *dev, int32_t *temperature, uint32_t *pressure,
		uint32_t *humidity) {
 80020ea:	b580      	push	{r7, lr}
 80020ec:	b08c      	sub	sp, #48	; 0x30
 80020ee:	af00      	add	r7, sp, #0
 80020f0:	60f8      	str	r0, [r7, #12]
 80020f2:	60b9      	str	r1, [r7, #8]
 80020f4:	607a      	str	r2, [r7, #4]
 80020f6:	603b      	str	r3, [r7, #0]
	int32_t adc_pressure;
	int32_t adc_temp;
	uint8_t data[8];

	// Only the BME280 supports reading the humidity.
	if (dev->id != BME280_CHIP_ID) {
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 80020fe:	2b60      	cmp	r3, #96	; 0x60
 8002100:	d007      	beq.n	8002112 <bmp280_read_fixed+0x28>
		if (humidity)
 8002102:	683b      	ldr	r3, [r7, #0]
 8002104:	2b00      	cmp	r3, #0
 8002106:	d002      	beq.n	800210e <bmp280_read_fixed+0x24>
			*humidity = 0;
 8002108:	683b      	ldr	r3, [r7, #0]
 800210a:	2200      	movs	r2, #0
 800210c:	601a      	str	r2, [r3, #0]
		humidity = NULL;
 800210e:	2300      	movs	r3, #0
 8002110:	603b      	str	r3, [r7, #0]
	}

	// Need to read in one sequence to ensure they match.
	size_t size = humidity ? 8 : 6;
 8002112:	683b      	ldr	r3, [r7, #0]
 8002114:	2b00      	cmp	r3, #0
 8002116:	d001      	beq.n	800211c <bmp280_read_fixed+0x32>
 8002118:	2308      	movs	r3, #8
 800211a:	e000      	b.n	800211e <bmp280_read_fixed+0x34>
 800211c:	2306      	movs	r3, #6
 800211e:	62fb      	str	r3, [r7, #44]	; 0x2c
	if (read_data(dev, 0xf7, data, size)) {
 8002120:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002122:	b2db      	uxtb	r3, r3
 8002124:	f107 0218 	add.w	r2, r7, #24
 8002128:	21f7      	movs	r1, #247	; 0xf7
 800212a:	68f8      	ldr	r0, [r7, #12]
 800212c:	f7ff faab 	bl	8001686 <read_data>
 8002130:	4603      	mov	r3, r0
 8002132:	2b00      	cmp	r3, #0
 8002134:	d001      	beq.n	800213a <bmp280_read_fixed+0x50>
		return false;
 8002136:	2300      	movs	r3, #0
 8002138:	e038      	b.n	80021ac <bmp280_read_fixed+0xc2>
	}

	adc_pressure = data[0] << 12 | data[1] << 4 | data[2] >> 4;
 800213a:	7e3b      	ldrb	r3, [r7, #24]
 800213c:	031a      	lsls	r2, r3, #12
 800213e:	7e7b      	ldrb	r3, [r7, #25]
 8002140:	011b      	lsls	r3, r3, #4
 8002142:	4313      	orrs	r3, r2
 8002144:	7eba      	ldrb	r2, [r7, #26]
 8002146:	0912      	lsrs	r2, r2, #4
 8002148:	b2d2      	uxtb	r2, r2
 800214a:	4313      	orrs	r3, r2
 800214c:	62bb      	str	r3, [r7, #40]	; 0x28
	adc_temp = data[3] << 12 | data[4] << 4 | data[5] >> 4;
 800214e:	7efb      	ldrb	r3, [r7, #27]
 8002150:	031a      	lsls	r2, r3, #12
 8002152:	7f3b      	ldrb	r3, [r7, #28]
 8002154:	011b      	lsls	r3, r3, #4
 8002156:	4313      	orrs	r3, r2
 8002158:	7f7a      	ldrb	r2, [r7, #29]
 800215a:	0912      	lsrs	r2, r2, #4
 800215c:	b2d2      	uxtb	r2, r2
 800215e:	4313      	orrs	r3, r2
 8002160:	627b      	str	r3, [r7, #36]	; 0x24

	int32_t fine_temp;
	*temperature = compensate_temperature(dev, adc_temp, &fine_temp);
 8002162:	f107 0314 	add.w	r3, r7, #20
 8002166:	461a      	mov	r2, r3
 8002168:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800216a:	68f8      	ldr	r0, [r7, #12]
 800216c:	f7ff fc67 	bl	8001a3e <compensate_temperature>
 8002170:	4602      	mov	r2, r0
 8002172:	68bb      	ldr	r3, [r7, #8]
 8002174:	601a      	str	r2, [r3, #0]
	*pressure = compensate_pressure(dev, adc_pressure, fine_temp);
 8002176:	697b      	ldr	r3, [r7, #20]
 8002178:	461a      	mov	r2, r3
 800217a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800217c:	68f8      	ldr	r0, [r7, #12]
 800217e:	f7ff fc97 	bl	8001ab0 <compensate_pressure>
 8002182:	4602      	mov	r2, r0
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	601a      	str	r2, [r3, #0]

	if (humidity) {
 8002188:	683b      	ldr	r3, [r7, #0]
 800218a:	2b00      	cmp	r3, #0
 800218c:	d00d      	beq.n	80021aa <bmp280_read_fixed+0xc0>
		int32_t adc_humidity = data[6] << 8 | data[7];
 800218e:	7fbb      	ldrb	r3, [r7, #30]
 8002190:	021b      	lsls	r3, r3, #8
 8002192:	7ffa      	ldrb	r2, [r7, #31]
 8002194:	4313      	orrs	r3, r2
 8002196:	623b      	str	r3, [r7, #32]
		*humidity = compensate_humidity(dev, adc_humidity, fine_temp);
 8002198:	697b      	ldr	r3, [r7, #20]
 800219a:	461a      	mov	r2, r3
 800219c:	6a39      	ldr	r1, [r7, #32]
 800219e:	68f8      	ldr	r0, [r7, #12]
 80021a0:	f7ff ff44 	bl	800202c <compensate_humidity>
 80021a4:	4602      	mov	r2, r0
 80021a6:	683b      	ldr	r3, [r7, #0]
 80021a8:	601a      	str	r2, [r3, #0]
	}

	return true;
 80021aa:	2301      	movs	r3, #1
}
 80021ac:	4618      	mov	r0, r3
 80021ae:	3730      	adds	r7, #48	; 0x30
 80021b0:	46bd      	mov	sp, r7
 80021b2:	bd80      	pop	{r7, pc}

080021b4 <bmp280_read_float>:

bool bmp280_read_float(BMP280_HandleTypedef *dev, float *temperature, float *pressure,
		float *humidity) {
 80021b4:	b580      	push	{r7, lr}
 80021b6:	b088      	sub	sp, #32
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	60f8      	str	r0, [r7, #12]
 80021bc:	60b9      	str	r1, [r7, #8]
 80021be:	607a      	str	r2, [r7, #4]
 80021c0:	603b      	str	r3, [r7, #0]
	int32_t fixed_temperature;
	uint32_t fixed_pressure;
	uint32_t fixed_humidity;
	if (bmp280_read_fixed(dev, &fixed_temperature, &fixed_pressure,
 80021c2:	683b      	ldr	r3, [r7, #0]
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d002      	beq.n	80021ce <bmp280_read_float+0x1a>
 80021c8:	f107 0314 	add.w	r3, r7, #20
 80021cc:	e000      	b.n	80021d0 <bmp280_read_float+0x1c>
 80021ce:	2300      	movs	r3, #0
 80021d0:	f107 0218 	add.w	r2, r7, #24
 80021d4:	f107 011c 	add.w	r1, r7, #28
 80021d8:	68f8      	ldr	r0, [r7, #12]
 80021da:	f7ff ff86 	bl	80020ea <bmp280_read_fixed>
 80021de:	4603      	mov	r3, r0
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d028      	beq.n	8002236 <bmp280_read_float+0x82>
			humidity ? &fixed_humidity : NULL)) {
		*temperature = (float) fixed_temperature / 100;
 80021e4:	69fb      	ldr	r3, [r7, #28]
 80021e6:	ee07 3a90 	vmov	s15, r3
 80021ea:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80021ee:	eddf 6a14 	vldr	s13, [pc, #80]	; 8002240 <bmp280_read_float+0x8c>
 80021f2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80021f6:	68bb      	ldr	r3, [r7, #8]
 80021f8:	edc3 7a00 	vstr	s15, [r3]
		*pressure = (float) fixed_pressure / 256;
 80021fc:	69bb      	ldr	r3, [r7, #24]
 80021fe:	ee07 3a90 	vmov	s15, r3
 8002202:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002206:	eddf 6a0f 	vldr	s13, [pc, #60]	; 8002244 <bmp280_read_float+0x90>
 800220a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	edc3 7a00 	vstr	s15, [r3]
		if (humidity)
 8002214:	683b      	ldr	r3, [r7, #0]
 8002216:	2b00      	cmp	r3, #0
 8002218:	d00b      	beq.n	8002232 <bmp280_read_float+0x7e>
			*humidity = (float) fixed_humidity / 1024;
 800221a:	697b      	ldr	r3, [r7, #20]
 800221c:	ee07 3a90 	vmov	s15, r3
 8002220:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002224:	eddf 6a08 	vldr	s13, [pc, #32]	; 8002248 <bmp280_read_float+0x94>
 8002228:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800222c:	683b      	ldr	r3, [r7, #0]
 800222e:	edc3 7a00 	vstr	s15, [r3]
		return true;
 8002232:	2301      	movs	r3, #1
 8002234:	e000      	b.n	8002238 <bmp280_read_float+0x84>
	}

	return false;
 8002236:	2300      	movs	r3, #0
}
 8002238:	4618      	mov	r0, r3
 800223a:	3720      	adds	r7, #32
 800223c:	46bd      	mov	sp, r7
 800223e:	bd80      	pop	{r7, pc}
 8002240:	42c80000 	.word	0x42c80000
 8002244:	43800000 	.word	0x43800000
 8002248:	44800000 	.word	0x44800000

0800224c <Hz_to_ms>:
	}

	return (uint8_t)value; //  long  uint8_t
}

uint16_t Hz_to_ms(uint16_t frequency){
 800224c:	b480      	push	{r7}
 800224e:	b085      	sub	sp, #20
 8002250:	af00      	add	r7, sp, #0
 8002252:	4603      	mov	r3, r0
 8002254:	80fb      	strh	r3, [r7, #6]
	uint16_t ms = 1000/frequency;
 8002256:	88fb      	ldrh	r3, [r7, #6]
 8002258:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800225c:	fb92 f3f3 	sdiv	r3, r2, r3
 8002260:	81fb      	strh	r3, [r7, #14]
	return ms;
 8002262:	89fb      	ldrh	r3, [r7, #14]
}
 8002264:	4618      	mov	r0, r3
 8002266:	3714      	adds	r7, #20
 8002268:	46bd      	mov	sp, r7
 800226a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226e:	4770      	bx	lr

08002270 <receive_data>:

void receive_data(char* rx_buffer, struct Rocket* rocket, struct Radio* radio){
 8002270:	b580      	push	{r7, lr}
 8002272:	b0b8      	sub	sp, #224	; 0xe0
 8002274:	af00      	add	r7, sp, #0
 8002276:	60f8      	str	r0, [r7, #12]
 8002278:	60b9      	str	r1, [r7, #8]
 800227a:	607a      	str	r2, [r7, #4]
	char *token = strtok(rx_buffer, ":");
 800227c:	49bb      	ldr	r1, [pc, #748]	; (800256c <receive_data+0x2fc>)
 800227e:	68f8      	ldr	r0, [r7, #12]
 8002280:	f00a ffe6 	bl	800d250 <strtok>
 8002284:	f8c7 00dc 	str.w	r0, [r7, #220]	; 0xdc
	if (token != NULL) {
 8002288:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800228c:	2b00      	cmp	r3, #0
 800228e:	f000 8205 	beq.w	800269c <receive_data+0x42c>
		char *var_name = token;
 8002292:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002296:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
		token = strtok(NULL, ":");
 800229a:	49b4      	ldr	r1, [pc, #720]	; (800256c <receive_data+0x2fc>)
 800229c:	2000      	movs	r0, #0
 800229e:	f00a ffd7 	bl	800d250 <strtok>
 80022a2:	f8c7 00dc 	str.w	r0, [r7, #220]	; 0xdc
		if (token != NULL) {
 80022a6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	f000 8197 	beq.w	80025de <receive_data+0x36e>
			float value = atof(token); //    float
 80022b0:	f8d7 00dc 	ldr.w	r0, [r7, #220]	; 0xdc
 80022b4:	f009 fa7a 	bl	800b7ac <atof>
 80022b8:	ec53 2b10 	vmov	r2, r3, d0
 80022bc:	4610      	mov	r0, r2
 80022be:	4619      	mov	r1, r3
 80022c0:	f7fe fcaa 	bl	8000c18 <__aeabi_d2f>
 80022c4:	4603      	mov	r3, r0
 80022c6:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0

			//   
			if (strcmp(var_name, "delta_apogee") == 0) {
 80022ca:	49a9      	ldr	r1, [pc, #676]	; (8002570 <receive_data+0x300>)
 80022cc:	f8d7 00d8 	ldr.w	r0, [r7, #216]	; 0xd8
 80022d0:	f7fd ff86 	bl	80001e0 <strcmp>
 80022d4:	4603      	mov	r3, r0
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d122      	bne.n	8002320 <receive_data+0xb0>
				rocket->delta_apogee = value;
 80022da:	edd7 7a34 	vldr	s15, [r7, #208]	; 0xd0
 80022de:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80022e2:	edc7 7a00 	vstr	s15, [r7]
 80022e6:	783b      	ldrb	r3, [r7, #0]
 80022e8:	b2da      	uxtb	r2, r3
 80022ea:	68bb      	ldr	r3, [r7, #8]
 80022ec:	751a      	strb	r2, [r3, #20]
				WriteToFlash(rocket);
 80022ee:	68b8      	ldr	r0, [r7, #8]
 80022f0:	f000 fa36 	bl	8002760 <WriteToFlash>
				char buf[30];
				snprintf(buf,sizeof(buf),"delta_apogee = %u\n", rocket->delta_apogee);
 80022f4:	68bb      	ldr	r3, [r7, #8]
 80022f6:	7d1b      	ldrb	r3, [r3, #20]
 80022f8:	f107 00b0 	add.w	r0, r7, #176	; 0xb0
 80022fc:	4a9d      	ldr	r2, [pc, #628]	; (8002574 <receive_data+0x304>)
 80022fe:	211e      	movs	r1, #30
 8002300:	f00a f90a 	bl	800c518 <sniprintf>
				HAL_UART_Transmit(&huart1, (uint8_t*)buf,strlen(buf) , 200);
 8002304:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8002308:	4618      	mov	r0, r3
 800230a:	f7fd ff73 	bl	80001f4 <strlen>
 800230e:	4603      	mov	r3, r0
 8002310:	b29a      	uxth	r2, r3
 8002312:	f107 01b0 	add.w	r1, r7, #176	; 0xb0
 8002316:	23c8      	movs	r3, #200	; 0xc8
 8002318:	4897      	ldr	r0, [pc, #604]	; (8002578 <receive_data+0x308>)
 800231a:	f008 f9a3 	bl	800a664 <HAL_UART_Transmit>
				snprintf(buf,sizeof(buf),"starting_height = %u\n", rocket->starting_height);
				HAL_UART_Transmit(&huart1, (uint8_t*)buf,strlen(buf) , 200);
			}
		}
	}
}
 800231e:	e1bd      	b.n	800269c <receive_data+0x42c>
			} else if (strcmp(var_name, "delta_activate") == 0) {
 8002320:	4996      	ldr	r1, [pc, #600]	; (800257c <receive_data+0x30c>)
 8002322:	f8d7 00d8 	ldr.w	r0, [r7, #216]	; 0xd8
 8002326:	f7fd ff5b 	bl	80001e0 <strcmp>
 800232a:	4603      	mov	r3, r0
 800232c:	2b00      	cmp	r3, #0
 800232e:	d122      	bne.n	8002376 <receive_data+0x106>
				rocket->delta_activate = value;
 8002330:	edd7 7a34 	vldr	s15, [r7, #208]	; 0xd0
 8002334:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002338:	edc7 7a00 	vstr	s15, [r7]
 800233c:	783b      	ldrb	r3, [r7, #0]
 800233e:	b2da      	uxtb	r2, r3
 8002340:	68bb      	ldr	r3, [r7, #8]
 8002342:	755a      	strb	r2, [r3, #21]
				WriteToFlash(rocket);
 8002344:	68b8      	ldr	r0, [r7, #8]
 8002346:	f000 fa0b 	bl	8002760 <WriteToFlash>
				snprintf(buf,sizeof(buf),"delta_activate = %u\n", rocket->delta_activate);
 800234a:	68bb      	ldr	r3, [r7, #8]
 800234c:	7d5b      	ldrb	r3, [r3, #21]
 800234e:	f107 0090 	add.w	r0, r7, #144	; 0x90
 8002352:	4a8b      	ldr	r2, [pc, #556]	; (8002580 <receive_data+0x310>)
 8002354:	211e      	movs	r1, #30
 8002356:	f00a f8df 	bl	800c518 <sniprintf>
				HAL_UART_Transmit(&huart1, (uint8_t*)buf,strlen(buf) , 200);
 800235a:	f107 0390 	add.w	r3, r7, #144	; 0x90
 800235e:	4618      	mov	r0, r3
 8002360:	f7fd ff48 	bl	80001f4 <strlen>
 8002364:	4603      	mov	r3, r0
 8002366:	b29a      	uxth	r2, r3
 8002368:	f107 0190 	add.w	r1, r7, #144	; 0x90
 800236c:	23c8      	movs	r3, #200	; 0xc8
 800236e:	4882      	ldr	r0, [pc, #520]	; (8002578 <receive_data+0x308>)
 8002370:	f008 f978 	bl	800a664 <HAL_UART_Transmit>
}
 8002374:	e192      	b.n	800269c <receive_data+0x42c>
			} else if (strcmp(var_name, "starting_height") == 0) {
 8002376:	4983      	ldr	r1, [pc, #524]	; (8002584 <receive_data+0x314>)
 8002378:	f8d7 00d8 	ldr.w	r0, [r7, #216]	; 0xd8
 800237c:	f7fd ff30 	bl	80001e0 <strcmp>
 8002380:	4603      	mov	r3, r0
 8002382:	2b00      	cmp	r3, #0
 8002384:	d122      	bne.n	80023cc <receive_data+0x15c>
				rocket->starting_height = value;
 8002386:	edd7 7a34 	vldr	s15, [r7, #208]	; 0xd0
 800238a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800238e:	edc7 7a00 	vstr	s15, [r7]
 8002392:	783b      	ldrb	r3, [r7, #0]
 8002394:	b2da      	uxtb	r2, r3
 8002396:	68bb      	ldr	r3, [r7, #8]
 8002398:	759a      	strb	r2, [r3, #22]
				WriteToFlash(rocket);
 800239a:	68b8      	ldr	r0, [r7, #8]
 800239c:	f000 f9e0 	bl	8002760 <WriteToFlash>
				snprintf(buf,sizeof(buf),"starting_height = %u\n", rocket->starting_height);
 80023a0:	68bb      	ldr	r3, [r7, #8]
 80023a2:	7d9b      	ldrb	r3, [r3, #22]
 80023a4:	f107 0070 	add.w	r0, r7, #112	; 0x70
 80023a8:	4a77      	ldr	r2, [pc, #476]	; (8002588 <receive_data+0x318>)
 80023aa:	211e      	movs	r1, #30
 80023ac:	f00a f8b4 	bl	800c518 <sniprintf>
				HAL_UART_Transmit(&huart1, (uint8_t*)buf,strlen(buf) , 200);
 80023b0:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80023b4:	4618      	mov	r0, r3
 80023b6:	f7fd ff1d 	bl	80001f4 <strlen>
 80023ba:	4603      	mov	r3, r0
 80023bc:	b29a      	uxth	r2, r3
 80023be:	f107 0170 	add.w	r1, r7, #112	; 0x70
 80023c2:	23c8      	movs	r3, #200	; 0xc8
 80023c4:	486c      	ldr	r0, [pc, #432]	; (8002578 <receive_data+0x308>)
 80023c6:	f008 f94d 	bl	800a664 <HAL_UART_Transmit>
}
 80023ca:	e167      	b.n	800269c <receive_data+0x42c>
			} else if (strcmp(var_name, "TRANSMIT_IS_OK") == 0) {
 80023cc:	496f      	ldr	r1, [pc, #444]	; (800258c <receive_data+0x31c>)
 80023ce:	f8d7 00d8 	ldr.w	r0, [r7, #216]	; 0xd8
 80023d2:	f7fd ff05 	bl	80001e0 <strcmp>
 80023d6:	4603      	mov	r3, r0
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d10c      	bne.n	80023f6 <receive_data+0x186>
				radio->TRANSMIT_IS_OK = value;
 80023dc:	edd7 7a34 	vldr	s15, [r7, #208]	; 0xd0
 80023e0:	eef5 7a40 	vcmp.f32	s15, #0.0
 80023e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023e8:	bf14      	ite	ne
 80023ea:	2301      	movne	r3, #1
 80023ec:	2300      	moveq	r3, #0
 80023ee:	b2da      	uxtb	r2, r3
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	701a      	strb	r2, [r3, #0]
}
 80023f4:	e152      	b.n	800269c <receive_data+0x42c>
			else if (strcmp(var_name, "frequency_data_transmission") == 0) {
 80023f6:	4966      	ldr	r1, [pc, #408]	; (8002590 <receive_data+0x320>)
 80023f8:	f8d7 00d8 	ldr.w	r0, [r7, #216]	; 0xd8
 80023fc:	f7fd fef0 	bl	80001e0 <strcmp>
 8002400:	4603      	mov	r3, r0
 8002402:	2b00      	cmp	r3, #0
 8002404:	d109      	bne.n	800241a <receive_data+0x1aa>
				radio->frequency_data_transmission = value;
 8002406:	edd7 7a34 	vldr	s15, [r7, #208]	; 0xd0
 800240a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800240e:	ee17 3a90 	vmov	r3, s15
 8002412:	b29a      	uxth	r2, r3
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	815a      	strh	r2, [r3, #10]
}
 8002418:	e140      	b.n	800269c <receive_data+0x42c>
			} else if (strcmp(var_name, "ALTITUDE_IS_OK") == 0) {
 800241a:	495e      	ldr	r1, [pc, #376]	; (8002594 <receive_data+0x324>)
 800241c:	f8d7 00d8 	ldr.w	r0, [r7, #216]	; 0xd8
 8002420:	f7fd fede 	bl	80001e0 <strcmp>
 8002424:	4603      	mov	r3, r0
 8002426:	2b00      	cmp	r3, #0
 8002428:	d10c      	bne.n	8002444 <receive_data+0x1d4>
				radio->ALTITUDE_IS_OK = value;
 800242a:	edd7 7a34 	vldr	s15, [r7, #208]	; 0xd0
 800242e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002432:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002436:	bf14      	ite	ne
 8002438:	2301      	movne	r3, #1
 800243a:	2300      	moveq	r3, #0
 800243c:	b2da      	uxtb	r2, r3
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	705a      	strb	r2, [r3, #1]
}
 8002442:	e12b      	b.n	800269c <receive_data+0x42c>
			} else if (strcmp(var_name, "PITCH_IS_OK") == 0) {
 8002444:	4954      	ldr	r1, [pc, #336]	; (8002598 <receive_data+0x328>)
 8002446:	f8d7 00d8 	ldr.w	r0, [r7, #216]	; 0xd8
 800244a:	f7fd fec9 	bl	80001e0 <strcmp>
 800244e:	4603      	mov	r3, r0
 8002450:	2b00      	cmp	r3, #0
 8002452:	d10c      	bne.n	800246e <receive_data+0x1fe>
				radio->PITCH_IS_OK = value;
 8002454:	edd7 7a34 	vldr	s15, [r7, #208]	; 0xd0
 8002458:	eef5 7a40 	vcmp.f32	s15, #0.0
 800245c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002460:	bf14      	ite	ne
 8002462:	2301      	movne	r3, #1
 8002464:	2300      	moveq	r3, #0
 8002466:	b2da      	uxtb	r2, r3
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	709a      	strb	r2, [r3, #2]
}
 800246c:	e116      	b.n	800269c <receive_data+0x42c>
			} else if (strcmp(var_name, "ROLL_IS_OK") == 0) {
 800246e:	494b      	ldr	r1, [pc, #300]	; (800259c <receive_data+0x32c>)
 8002470:	f8d7 00d8 	ldr.w	r0, [r7, #216]	; 0xd8
 8002474:	f7fd feb4 	bl	80001e0 <strcmp>
 8002478:	4603      	mov	r3, r0
 800247a:	2b00      	cmp	r3, #0
 800247c:	d10c      	bne.n	8002498 <receive_data+0x228>
				radio->ROLL_IS_OK = value;
 800247e:	edd7 7a34 	vldr	s15, [r7, #208]	; 0xd0
 8002482:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002486:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800248a:	bf14      	ite	ne
 800248c:	2301      	movne	r3, #1
 800248e:	2300      	moveq	r3, #0
 8002490:	b2da      	uxtb	r2, r3
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	70da      	strb	r2, [r3, #3]
}
 8002496:	e101      	b.n	800269c <receive_data+0x42c>
			} else if (strcmp(var_name, "YAW_IS_OK") == 0) {
 8002498:	4941      	ldr	r1, [pc, #260]	; (80025a0 <receive_data+0x330>)
 800249a:	f8d7 00d8 	ldr.w	r0, [r7, #216]	; 0xd8
 800249e:	f7fd fe9f 	bl	80001e0 <strcmp>
 80024a2:	4603      	mov	r3, r0
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d10c      	bne.n	80024c2 <receive_data+0x252>
				radio->YAW_IS_OK = value;
 80024a8:	edd7 7a34 	vldr	s15, [r7, #208]	; 0xd0
 80024ac:	eef5 7a40 	vcmp.f32	s15, #0.0
 80024b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024b4:	bf14      	ite	ne
 80024b6:	2301      	movne	r3, #1
 80024b8:	2300      	moveq	r3, #0
 80024ba:	b2da      	uxtb	r2, r3
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	711a      	strb	r2, [r3, #4]
}
 80024c0:	e0ec      	b.n	800269c <receive_data+0x42c>
			} else if (strcmp(var_name, "D_PITCH_IS_OK") == 0) {
 80024c2:	4938      	ldr	r1, [pc, #224]	; (80025a4 <receive_data+0x334>)
 80024c4:	f8d7 00d8 	ldr.w	r0, [r7, #216]	; 0xd8
 80024c8:	f7fd fe8a 	bl	80001e0 <strcmp>
 80024cc:	4603      	mov	r3, r0
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d10c      	bne.n	80024ec <receive_data+0x27c>
				radio->D_PITCH_IS_OK = value;
 80024d2:	edd7 7a34 	vldr	s15, [r7, #208]	; 0xd0
 80024d6:	eef5 7a40 	vcmp.f32	s15, #0.0
 80024da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024de:	bf14      	ite	ne
 80024e0:	2301      	movne	r3, #1
 80024e2:	2300      	moveq	r3, #0
 80024e4:	b2da      	uxtb	r2, r3
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	715a      	strb	r2, [r3, #5]
}
 80024ea:	e0d7      	b.n	800269c <receive_data+0x42c>
			} else if (strcmp(var_name, "D_ROLL_IS_OK") == 0) {
 80024ec:	492e      	ldr	r1, [pc, #184]	; (80025a8 <receive_data+0x338>)
 80024ee:	f8d7 00d8 	ldr.w	r0, [r7, #216]	; 0xd8
 80024f2:	f7fd fe75 	bl	80001e0 <strcmp>
 80024f6:	4603      	mov	r3, r0
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d10c      	bne.n	8002516 <receive_data+0x2a6>
				radio->D_ROLL_IS_OK = value;
 80024fc:	edd7 7a34 	vldr	s15, [r7, #208]	; 0xd0
 8002500:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002504:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002508:	bf14      	ite	ne
 800250a:	2301      	movne	r3, #1
 800250c:	2300      	moveq	r3, #0
 800250e:	b2da      	uxtb	r2, r3
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	719a      	strb	r2, [r3, #6]
}
 8002514:	e0c2      	b.n	800269c <receive_data+0x42c>
			} else if (strcmp(var_name, "D_YAW_IS_OK") == 0) {
 8002516:	4925      	ldr	r1, [pc, #148]	; (80025ac <receive_data+0x33c>)
 8002518:	f8d7 00d8 	ldr.w	r0, [r7, #216]	; 0xd8
 800251c:	f7fd fe60 	bl	80001e0 <strcmp>
 8002520:	4603      	mov	r3, r0
 8002522:	2b00      	cmp	r3, #0
 8002524:	d10c      	bne.n	8002540 <receive_data+0x2d0>
				radio->D_YAW_IS_OK = value;
 8002526:	edd7 7a34 	vldr	s15, [r7, #208]	; 0xd0
 800252a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800252e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002532:	bf14      	ite	ne
 8002534:	2301      	movne	r3, #1
 8002536:	2300      	moveq	r3, #0
 8002538:	b2da      	uxtb	r2, r3
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	71da      	strb	r2, [r3, #7]
}
 800253e:	e0ad      	b.n	800269c <receive_data+0x42c>
			} else if (strcmp(var_name, "TEMPERATURE_IS_OK") == 0) {
 8002540:	491b      	ldr	r1, [pc, #108]	; (80025b0 <receive_data+0x340>)
 8002542:	f8d7 00d8 	ldr.w	r0, [r7, #216]	; 0xd8
 8002546:	f7fd fe4b 	bl	80001e0 <strcmp>
 800254a:	4603      	mov	r3, r0
 800254c:	2b00      	cmp	r3, #0
 800254e:	d131      	bne.n	80025b4 <receive_data+0x344>
				radio->TEMPERATURE_IS_OK = value;
 8002550:	edd7 7a34 	vldr	s15, [r7, #208]	; 0xd0
 8002554:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002558:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800255c:	bf14      	ite	ne
 800255e:	2301      	movne	r3, #1
 8002560:	2300      	moveq	r3, #0
 8002562:	b2da      	uxtb	r2, r3
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	721a      	strb	r2, [r3, #8]
}
 8002568:	e098      	b.n	800269c <receive_data+0x42c>
 800256a:	bf00      	nop
 800256c:	08010dc0 	.word	0x08010dc0
 8002570:	08010dc4 	.word	0x08010dc4
 8002574:	08010dd4 	.word	0x08010dd4
 8002578:	200006b8 	.word	0x200006b8
 800257c:	08010de8 	.word	0x08010de8
 8002580:	08010df8 	.word	0x08010df8
 8002584:	08010e10 	.word	0x08010e10
 8002588:	08010e20 	.word	0x08010e20
 800258c:	08010e38 	.word	0x08010e38
 8002590:	08010e48 	.word	0x08010e48
 8002594:	08010e64 	.word	0x08010e64
 8002598:	08010e74 	.word	0x08010e74
 800259c:	08010e80 	.word	0x08010e80
 80025a0:	08010e8c 	.word	0x08010e8c
 80025a4:	08010e98 	.word	0x08010e98
 80025a8:	08010ea8 	.word	0x08010ea8
 80025ac:	08010eb8 	.word	0x08010eb8
 80025b0:	08010ec4 	.word	0x08010ec4
			} else if (strcmp(var_name, "BATTERY_VOLTAGE_IS_OK") == 0) {
 80025b4:	493b      	ldr	r1, [pc, #236]	; (80026a4 <receive_data+0x434>)
 80025b6:	f8d7 00d8 	ldr.w	r0, [r7, #216]	; 0xd8
 80025ba:	f7fd fe11 	bl	80001e0 <strcmp>
 80025be:	4603      	mov	r3, r0
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d16b      	bne.n	800269c <receive_data+0x42c>
				radio->BATTERY_VOLTAGE_IS_OK = value;
 80025c4:	edd7 7a34 	vldr	s15, [r7, #208]	; 0xd0
 80025c8:	eef5 7a40 	vcmp.f32	s15, #0.0
 80025cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025d0:	bf14      	ite	ne
 80025d2:	2301      	movne	r3, #1
 80025d4:	2300      	moveq	r3, #0
 80025d6:	b2da      	uxtb	r2, r3
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	725a      	strb	r2, [r3, #9]
}
 80025dc:	e05e      	b.n	800269c <receive_data+0x42c>
			char *command = strtok(rx_buffer, ";");
 80025de:	4932      	ldr	r1, [pc, #200]	; (80026a8 <receive_data+0x438>)
 80025e0:	68f8      	ldr	r0, [r7, #12]
 80025e2:	f00a fe35 	bl	800d250 <strtok>
 80025e6:	f8c7 00d4 	str.w	r0, [r7, #212]	; 0xd4
			if (strcmp(command, "get_delta_apogee") == 0){
 80025ea:	4930      	ldr	r1, [pc, #192]	; (80026ac <receive_data+0x43c>)
 80025ec:	f8d7 00d4 	ldr.w	r0, [r7, #212]	; 0xd4
 80025f0:	f7fd fdf6 	bl	80001e0 <strcmp>
 80025f4:	4603      	mov	r3, r0
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d115      	bne.n	8002626 <receive_data+0x3b6>
				snprintf(buf,sizeof(buf),"delta_apogee = %u\n", rocket->delta_apogee);
 80025fa:	68bb      	ldr	r3, [r7, #8]
 80025fc:	7d1b      	ldrb	r3, [r3, #20]
 80025fe:	f107 0050 	add.w	r0, r7, #80	; 0x50
 8002602:	4a2b      	ldr	r2, [pc, #172]	; (80026b0 <receive_data+0x440>)
 8002604:	211e      	movs	r1, #30
 8002606:	f009 ff87 	bl	800c518 <sniprintf>
				HAL_UART_Transmit(&huart1, (uint8_t*)buf,strlen(buf) , 200);
 800260a:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800260e:	4618      	mov	r0, r3
 8002610:	f7fd fdf0 	bl	80001f4 <strlen>
 8002614:	4603      	mov	r3, r0
 8002616:	b29a      	uxth	r2, r3
 8002618:	f107 0150 	add.w	r1, r7, #80	; 0x50
 800261c:	23c8      	movs	r3, #200	; 0xc8
 800261e:	4825      	ldr	r0, [pc, #148]	; (80026b4 <receive_data+0x444>)
 8002620:	f008 f820 	bl	800a664 <HAL_UART_Transmit>
}
 8002624:	e03a      	b.n	800269c <receive_data+0x42c>
			else if (strcmp(command, "get_delta_activate") == 0){
 8002626:	4924      	ldr	r1, [pc, #144]	; (80026b8 <receive_data+0x448>)
 8002628:	f8d7 00d4 	ldr.w	r0, [r7, #212]	; 0xd4
 800262c:	f7fd fdd8 	bl	80001e0 <strcmp>
 8002630:	4603      	mov	r3, r0
 8002632:	2b00      	cmp	r3, #0
 8002634:	d115      	bne.n	8002662 <receive_data+0x3f2>
				snprintf(buf,sizeof(buf),"delta_activate = %u\n", rocket->delta_activate);
 8002636:	68bb      	ldr	r3, [r7, #8]
 8002638:	7d5b      	ldrb	r3, [r3, #21]
 800263a:	f107 0030 	add.w	r0, r7, #48	; 0x30
 800263e:	4a1f      	ldr	r2, [pc, #124]	; (80026bc <receive_data+0x44c>)
 8002640:	211e      	movs	r1, #30
 8002642:	f009 ff69 	bl	800c518 <sniprintf>
				HAL_UART_Transmit(&huart1, (uint8_t*)buf,strlen(buf) , 200);
 8002646:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800264a:	4618      	mov	r0, r3
 800264c:	f7fd fdd2 	bl	80001f4 <strlen>
 8002650:	4603      	mov	r3, r0
 8002652:	b29a      	uxth	r2, r3
 8002654:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8002658:	23c8      	movs	r3, #200	; 0xc8
 800265a:	4816      	ldr	r0, [pc, #88]	; (80026b4 <receive_data+0x444>)
 800265c:	f008 f802 	bl	800a664 <HAL_UART_Transmit>
}
 8002660:	e01c      	b.n	800269c <receive_data+0x42c>
			else if (strcmp(command, "get_starting_height") == 0){
 8002662:	4917      	ldr	r1, [pc, #92]	; (80026c0 <receive_data+0x450>)
 8002664:	f8d7 00d4 	ldr.w	r0, [r7, #212]	; 0xd4
 8002668:	f7fd fdba 	bl	80001e0 <strcmp>
 800266c:	4603      	mov	r3, r0
 800266e:	2b00      	cmp	r3, #0
 8002670:	d114      	bne.n	800269c <receive_data+0x42c>
				snprintf(buf,sizeof(buf),"starting_height = %u\n", rocket->starting_height);
 8002672:	68bb      	ldr	r3, [r7, #8]
 8002674:	7d9b      	ldrb	r3, [r3, #22]
 8002676:	f107 0010 	add.w	r0, r7, #16
 800267a:	4a12      	ldr	r2, [pc, #72]	; (80026c4 <receive_data+0x454>)
 800267c:	211e      	movs	r1, #30
 800267e:	f009 ff4b 	bl	800c518 <sniprintf>
				HAL_UART_Transmit(&huart1, (uint8_t*)buf,strlen(buf) , 200);
 8002682:	f107 0310 	add.w	r3, r7, #16
 8002686:	4618      	mov	r0, r3
 8002688:	f7fd fdb4 	bl	80001f4 <strlen>
 800268c:	4603      	mov	r3, r0
 800268e:	b29a      	uxth	r2, r3
 8002690:	f107 0110 	add.w	r1, r7, #16
 8002694:	23c8      	movs	r3, #200	; 0xc8
 8002696:	4807      	ldr	r0, [pc, #28]	; (80026b4 <receive_data+0x444>)
 8002698:	f007 ffe4 	bl	800a664 <HAL_UART_Transmit>
}
 800269c:	bf00      	nop
 800269e:	37e0      	adds	r7, #224	; 0xe0
 80026a0:	46bd      	mov	sp, r7
 80026a2:	bd80      	pop	{r7, pc}
 80026a4:	08010ed8 	.word	0x08010ed8
 80026a8:	08010ef0 	.word	0x08010ef0
 80026ac:	08010ef4 	.word	0x08010ef4
 80026b0:	08010dd4 	.word	0x08010dd4
 80026b4:	200006b8 	.word	0x200006b8
 80026b8:	08010f08 	.word	0x08010f08
 80026bc:	08010df8 	.word	0x08010df8
 80026c0:	08010f1c 	.word	0x08010f1c
 80026c4:	08010e20 	.word	0x08010e20

080026c8 <HAL_UARTEx_RxEventCallback>:

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size){
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b082      	sub	sp, #8
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]
 80026d0:	460b      	mov	r3, r1
 80026d2:	807b      	strh	r3, [r7, #2]

	receive_data(rx_buffer, &rocket, &radio);
 80026d4:	4a06      	ldr	r2, [pc, #24]	; (80026f0 <HAL_UARTEx_RxEventCallback+0x28>)
 80026d6:	4907      	ldr	r1, [pc, #28]	; (80026f4 <HAL_UARTEx_RxEventCallback+0x2c>)
 80026d8:	4807      	ldr	r0, [pc, #28]	; (80026f8 <HAL_UARTEx_RxEventCallback+0x30>)
 80026da:	f7ff fdc9 	bl	8002270 <receive_data>
	//    
	HAL_UARTEx_ReceiveToIdle_IT(&huart1, (uint8_t *)&rx_buffer, 100);
 80026de:	2264      	movs	r2, #100	; 0x64
 80026e0:	4905      	ldr	r1, [pc, #20]	; (80026f8 <HAL_UARTEx_RxEventCallback+0x30>)
 80026e2:	4806      	ldr	r0, [pc, #24]	; (80026fc <HAL_UARTEx_RxEventCallback+0x34>)
 80026e4:	f008 f850 	bl	800a788 <HAL_UARTEx_ReceiveToIdle_IT>

}
 80026e8:	bf00      	nop
 80026ea:	3708      	adds	r7, #8
 80026ec:	46bd      	mov	sp, r7
 80026ee:	bd80      	pop	{r7, pc}
 80026f0:	20000338 	.word	0x20000338
 80026f4:	200002ac 	.word	0x200002ac
 80026f8:	20000560 	.word	0x20000560
 80026fc:	200006b8 	.word	0x200006b8

08002700 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8002700:	b480      	push	{r7}
 8002702:	b083      	sub	sp, #12
 8002704:	af00      	add	r7, sp, #0
 8002706:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM3){
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	4a05      	ldr	r2, [pc, #20]	; (8002724 <HAL_TIM_PeriodElapsedCallback+0x24>)
 800270e:	4293      	cmp	r3, r2
 8002710:	d102      	bne.n	8002718 <HAL_TIM_PeriodElapsedCallback+0x18>
		PID_WORK = true;
 8002712:	4b05      	ldr	r3, [pc, #20]	; (8002728 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8002714:	2201      	movs	r2, #1
 8002716:	701a      	strb	r2, [r3, #0]

		//get_PID_out(&pid, &angle, &angle_velocity, set_data);
	}

}
 8002718:	bf00      	nop
 800271a:	370c      	adds	r7, #12
 800271c:	46bd      	mov	sp, r7
 800271e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002722:	4770      	bx	lr
 8002724:	40000400 	.word	0x40000400
 8002728:	200005d0 	.word	0x200005d0

0800272c <CheckFlashData>:
#include "flash.h"


//       Flash
int CheckFlashData() {
 800272c:	b480      	push	{r7}
 800272e:	b085      	sub	sp, #20
 8002730:	af00      	add	r7, sp, #0
    uint32_t address = FLASH_USER_START_ADDR;
 8002732:	4b0a      	ldr	r3, [pc, #40]	; (800275c <CheckFlashData+0x30>)
 8002734:	60fb      	str	r3, [r7, #12]

    //       
    uint32_t checksum = *(uint32_t*)address; // ,    -   
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	60bb      	str	r3, [r7, #8]
    uint32_t calculated_checksum = MAGIC_CHECKSUM_NUMBER; //      
 800273c:	2310      	movs	r3, #16
 800273e:	607b      	str	r3, [r7, #4]
    }*/
    //calculated_checksum += rocket.delta_apogee;
    //calculated_checksum += rocket.delta_activate;
    //calculated_checksum += rocket.starting_height;

    return (checksum == calculated_checksum); //  true,   
 8002740:	68ba      	ldr	r2, [r7, #8]
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	429a      	cmp	r2, r3
 8002746:	bf0c      	ite	eq
 8002748:	2301      	moveq	r3, #1
 800274a:	2300      	movne	r3, #0
 800274c:	b2db      	uxtb	r3, r3
}
 800274e:	4618      	mov	r0, r3
 8002750:	3714      	adds	r7, #20
 8002752:	46bd      	mov	sp, r7
 8002754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002758:	4770      	bx	lr
 800275a:	bf00      	nop
 800275c:	08060000 	.word	0x08060000

08002760 <WriteToFlash>:

//     Flash
HAL_StatusTypeDef WriteToFlash(struct Rocket *rocket) {
 8002760:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002764:	b08c      	sub	sp, #48	; 0x30
 8002766:	af00      	add	r7, sp, #0
 8002768:	60f8      	str	r0, [r7, #12]

    HAL_FLASH_Unlock(); //  Flash
 800276a:	f003 fa89 	bl	8005c80 <HAL_FLASH_Unlock>

    uint32_t address = FLASH_USER_START_ADDR;
 800276e:	4b3e      	ldr	r3, [pc, #248]	; (8002868 <WriteToFlash+0x108>)
 8002770:	62fb      	str	r3, [r7, #44]	; 0x2c

    //    
    FLASH_EraseInitTypeDef FlashErase;                     //     
	uint32_t pageError = 0;                                //         
 8002772:	2300      	movs	r3, #0
 8002774:	613b      	str	r3, [r7, #16]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002776:	b672      	cpsid	i
}
 8002778:	bf00      	nop

	__disable_irq();                                       //  
	//HAL_FLASH_Unlock();
	FlashErase.TypeErase = FLASH_TYPEERASE_SECTORS;          //  
 800277a:	2300      	movs	r3, #0
 800277c:	617b      	str	r3, [r7, #20]
	FlashErase.NbSectors = 1;         //   ,    
 800277e:	2301      	movs	r3, #1
 8002780:	623b      	str	r3, [r7, #32]
	FlashErase.Sector = FLASH_SECTOR_7;
 8002782:	2307      	movs	r3, #7
 8002784:	61fb      	str	r3, [r7, #28]
	FlashErase.VoltageRange = VOLTAGE_RANGE_3;
 8002786:	2302      	movs	r3, #2
 8002788:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_FLASHEx_Erase(&FlashErase, &pageError) != HAL_OK)   //   
 800278a:	f107 0210 	add.w	r2, r7, #16
 800278e:	f107 0314 	add.w	r3, r7, #20
 8002792:	4611      	mov	r1, r2
 8002794:	4618      	mov	r0, r3
 8002796:	f003 fc51 	bl	800603c <HAL_FLASHEx_Erase>
 800279a:	4603      	mov	r3, r0
 800279c:	2b00      	cmp	r3, #0
 800279e:	d003      	beq.n	80027a8 <WriteToFlash+0x48>
	{
		HAL_FLASH_Lock();                                  //    ,      
 80027a0:	f003 fa90 	bl	8005cc4 <HAL_FLASH_Lock>
		return HAL_ERROR;
 80027a4:	2301      	movs	r3, #1
 80027a6:	e059      	b.n	800285c <WriteToFlash+0xfc>
	}

    //    Flash


    uint32_t checksum = MAGIC_CHECKSUM_NUMBER; //   
 80027a8:	2310      	movs	r3, #16
 80027aa:	62bb      	str	r3, [r7, #40]	; 0x28
    //checksum += rocket->delta_activate;
    //checksum += rocket->starting_height;


    //       Flash
    if (HAL_FLASH_Program(TYPEPROGRAM_WORD, address, checksum) != HAL_OK) {
 80027ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80027ae:	2200      	movs	r2, #0
 80027b0:	603b      	str	r3, [r7, #0]
 80027b2:	607a      	str	r2, [r7, #4]
 80027b4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80027b8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80027ba:	2002      	movs	r0, #2
 80027bc:	f003 f9fa 	bl	8005bb4 <HAL_FLASH_Program>
 80027c0:	4603      	mov	r3, r0
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d003      	beq.n	80027ce <WriteToFlash+0x6e>
        HAL_FLASH_Lock();
 80027c6:	f003 fa7d 	bl	8005cc4 <HAL_FLASH_Lock>
        return HAL_ERROR; //  
 80027ca:	2301      	movs	r3, #1
 80027cc:	e046      	b.n	800285c <WriteToFlash+0xfc>
    }

    address += sizeof(uint32_t);
 80027ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80027d0:	3304      	adds	r3, #4
 80027d2:	62fb      	str	r3, [r7, #44]	; 0x2c

    //    Flash*((uint32_t*)&value)
    if (HAL_FLASH_Program(TYPEPROGRAM_WORD, address, rocket->delta_apogee) != HAL_OK) {
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	7d1b      	ldrb	r3, [r3, #20]
 80027d8:	b2db      	uxtb	r3, r3
 80027da:	2200      	movs	r2, #0
 80027dc:	469a      	mov	sl, r3
 80027de:	4693      	mov	fp, r2
 80027e0:	4652      	mov	r2, sl
 80027e2:	465b      	mov	r3, fp
 80027e4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80027e6:	2002      	movs	r0, #2
 80027e8:	f003 f9e4 	bl	8005bb4 <HAL_FLASH_Program>
 80027ec:	4603      	mov	r3, r0
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d003      	beq.n	80027fa <WriteToFlash+0x9a>
        HAL_FLASH_Lock();
 80027f2:	f003 fa67 	bl	8005cc4 <HAL_FLASH_Lock>
        return HAL_ERROR; //  
 80027f6:	2301      	movs	r3, #1
 80027f8:	e030      	b.n	800285c <WriteToFlash+0xfc>
    }

    address += sizeof(uint32_t);
 80027fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80027fc:	3304      	adds	r3, #4
 80027fe:	62fb      	str	r3, [r7, #44]	; 0x2c

    if (HAL_FLASH_Program(TYPEPROGRAM_WORD, address, rocket->delta_activate) != HAL_OK) {
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	7d5b      	ldrb	r3, [r3, #21]
 8002804:	b2db      	uxtb	r3, r3
 8002806:	2200      	movs	r2, #0
 8002808:	4698      	mov	r8, r3
 800280a:	4691      	mov	r9, r2
 800280c:	4642      	mov	r2, r8
 800280e:	464b      	mov	r3, r9
 8002810:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002812:	2002      	movs	r0, #2
 8002814:	f003 f9ce 	bl	8005bb4 <HAL_FLASH_Program>
 8002818:	4603      	mov	r3, r0
 800281a:	2b00      	cmp	r3, #0
 800281c:	d003      	beq.n	8002826 <WriteToFlash+0xc6>
        HAL_FLASH_Lock();
 800281e:	f003 fa51 	bl	8005cc4 <HAL_FLASH_Lock>
        return HAL_ERROR; //  
 8002822:	2301      	movs	r3, #1
 8002824:	e01a      	b.n	800285c <WriteToFlash+0xfc>
    }

    address += sizeof(uint32_t);
 8002826:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002828:	3304      	adds	r3, #4
 800282a:	62fb      	str	r3, [r7, #44]	; 0x2c

    if (HAL_FLASH_Program(TYPEPROGRAM_WORD, address, rocket->starting_height) != HAL_OK) {
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	7d9b      	ldrb	r3, [r3, #22]
 8002830:	b2db      	uxtb	r3, r3
 8002832:	2200      	movs	r2, #0
 8002834:	461c      	mov	r4, r3
 8002836:	4615      	mov	r5, r2
 8002838:	4622      	mov	r2, r4
 800283a:	462b      	mov	r3, r5
 800283c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800283e:	2002      	movs	r0, #2
 8002840:	f003 f9b8 	bl	8005bb4 <HAL_FLASH_Program>
 8002844:	4603      	mov	r3, r0
 8002846:	2b00      	cmp	r3, #0
 8002848:	d003      	beq.n	8002852 <WriteToFlash+0xf2>
            HAL_FLASH_Lock();
 800284a:	f003 fa3b 	bl	8005cc4 <HAL_FLASH_Lock>
            return HAL_ERROR; //  
 800284e:	2301      	movs	r3, #1
 8002850:	e004      	b.n	800285c <WriteToFlash+0xfc>
    }


    HAL_FLASH_Lock(); //  Flash
 8002852:	f003 fa37 	bl	8005cc4 <HAL_FLASH_Lock>
  __ASM volatile ("cpsie i" : : : "memory");
 8002856:	b662      	cpsie	i
}
 8002858:	bf00      	nop
    __enable_irq();                                        //   
    return HAL_OK; // 
 800285a:	2300      	movs	r3, #0
}
 800285c:	4618      	mov	r0, r3
 800285e:	3730      	adds	r7, #48	; 0x30
 8002860:	46bd      	mov	sp, r7
 8002862:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002866:	bf00      	nop
 8002868:	08060000 	.word	0x08060000

0800286c <ReadFromFlash>:

//     Flash
void ReadFromFlash(struct Rocket *rocket) {
 800286c:	b480      	push	{r7}
 800286e:	b085      	sub	sp, #20
 8002870:	af00      	add	r7, sp, #0
 8002872:	6078      	str	r0, [r7, #4]
    uint32_t address = FLASH_USER_START_ADDR + 4; //   
 8002874:	4b12      	ldr	r3, [pc, #72]	; (80028c0 <ReadFromFlash+0x54>)
 8002876:	60fb      	str	r3, [r7, #12]

    if (address % 4 != 0) {
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	f003 0303 	and.w	r3, r3, #3
 800287e:	2b00      	cmp	r3, #0
 8002880:	d118      	bne.n	80028b4 <ReadFromFlash+0x48>
            //  :   
            return;
        }

    rocket->delta_apogee = *(__IO uint32_t*)address; //   
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	b2da      	uxtb	r2, r3
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	751a      	strb	r2, [r3, #20]
    address += 4;
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	3304      	adds	r3, #4
 8002890:	60fb      	str	r3, [r7, #12]

    rocket->delta_activate = *(__IO uint32_t*)address; //   
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	b2da      	uxtb	r2, r3
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	755a      	strb	r2, [r3, #21]
    address += 4;
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	3304      	adds	r3, #4
 80028a0:	60fb      	str	r3, [r7, #12]

    rocket->starting_height = *(__IO uint32_t*)address; //   
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	b2da      	uxtb	r2, r3
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	759a      	strb	r2, [r3, #22]
    address += 4;
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	3304      	adds	r3, #4
 80028b0:	60fb      	str	r3, [r7, #12]
 80028b2:	e000      	b.n	80028b6 <ReadFromFlash+0x4a>
            return;
 80028b4:	bf00      	nop

    //return HAL_OK; // 
}
 80028b6:	3714      	adds	r7, #20
 80028b8:	46bd      	mov	sp, r7
 80028ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028be:	4770      	bx	lr
 80028c0:	08060004 	.word	0x08060004

080028c4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80028c4:	b580      	push	{r7, lr}
 80028c6:	b088      	sub	sp, #32
 80028c8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028ca:	f107 030c 	add.w	r3, r7, #12
 80028ce:	2200      	movs	r2, #0
 80028d0:	601a      	str	r2, [r3, #0]
 80028d2:	605a      	str	r2, [r3, #4]
 80028d4:	609a      	str	r2, [r3, #8]
 80028d6:	60da      	str	r2, [r3, #12]
 80028d8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80028da:	2300      	movs	r3, #0
 80028dc:	60bb      	str	r3, [r7, #8]
 80028de:	4b2b      	ldr	r3, [pc, #172]	; (800298c <MX_GPIO_Init+0xc8>)
 80028e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028e2:	4a2a      	ldr	r2, [pc, #168]	; (800298c <MX_GPIO_Init+0xc8>)
 80028e4:	f043 0304 	orr.w	r3, r3, #4
 80028e8:	6313      	str	r3, [r2, #48]	; 0x30
 80028ea:	4b28      	ldr	r3, [pc, #160]	; (800298c <MX_GPIO_Init+0xc8>)
 80028ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028ee:	f003 0304 	and.w	r3, r3, #4
 80028f2:	60bb      	str	r3, [r7, #8]
 80028f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80028f6:	2300      	movs	r3, #0
 80028f8:	607b      	str	r3, [r7, #4]
 80028fa:	4b24      	ldr	r3, [pc, #144]	; (800298c <MX_GPIO_Init+0xc8>)
 80028fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028fe:	4a23      	ldr	r2, [pc, #140]	; (800298c <MX_GPIO_Init+0xc8>)
 8002900:	f043 0301 	orr.w	r3, r3, #1
 8002904:	6313      	str	r3, [r2, #48]	; 0x30
 8002906:	4b21      	ldr	r3, [pc, #132]	; (800298c <MX_GPIO_Init+0xc8>)
 8002908:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800290a:	f003 0301 	and.w	r3, r3, #1
 800290e:	607b      	str	r3, [r7, #4]
 8002910:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002912:	2300      	movs	r3, #0
 8002914:	603b      	str	r3, [r7, #0]
 8002916:	4b1d      	ldr	r3, [pc, #116]	; (800298c <MX_GPIO_Init+0xc8>)
 8002918:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800291a:	4a1c      	ldr	r2, [pc, #112]	; (800298c <MX_GPIO_Init+0xc8>)
 800291c:	f043 0302 	orr.w	r3, r3, #2
 8002920:	6313      	str	r3, [r2, #48]	; 0x30
 8002922:	4b1a      	ldr	r3, [pc, #104]	; (800298c <MX_GPIO_Init+0xc8>)
 8002924:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002926:	f003 0302 	and.w	r3, r3, #2
 800292a:	603b      	str	r3, [r7, #0]
 800292c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(led_GPIO_Port, led_Pin, GPIO_PIN_RESET);
 800292e:	2200      	movs	r2, #0
 8002930:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002934:	4816      	ldr	r0, [pc, #88]	; (8002990 <MX_GPIO_Init+0xcc>)
 8002936:	f004 f8cb 	bl	8006ad0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = led_Pin;
 800293a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800293e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002940:	2301      	movs	r3, #1
 8002942:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002944:	2300      	movs	r3, #0
 8002946:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002948:	2300      	movs	r3, #0
 800294a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(led_GPIO_Port, &GPIO_InitStruct);
 800294c:	f107 030c 	add.w	r3, r7, #12
 8002950:	4619      	mov	r1, r3
 8002952:	480f      	ldr	r0, [pc, #60]	; (8002990 <MX_GPIO_Init+0xcc>)
 8002954:	f003 fcfa 	bl	800634c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = btn_Pin;
 8002958:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800295c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800295e:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8002962:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002964:	2301      	movs	r3, #1
 8002966:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(btn_GPIO_Port, &GPIO_InitStruct);
 8002968:	f107 030c 	add.w	r3, r7, #12
 800296c:	4619      	mov	r1, r3
 800296e:	4808      	ldr	r0, [pc, #32]	; (8002990 <MX_GPIO_Init+0xcc>)
 8002970:	f003 fcec 	bl	800634c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8002974:	2200      	movs	r2, #0
 8002976:	2100      	movs	r1, #0
 8002978:	2028      	movs	r0, #40	; 0x28
 800297a:	f003 f821 	bl	80059c0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800297e:	2028      	movs	r0, #40	; 0x28
 8002980:	f003 f84a 	bl	8005a18 <HAL_NVIC_EnableIRQ>

}
 8002984:	bf00      	nop
 8002986:	3720      	adds	r7, #32
 8002988:	46bd      	mov	sp, r7
 800298a:	bd80      	pop	{r7, pc}
 800298c:	40023800 	.word	0x40023800
 8002990:	40020800 	.word	0x40020800

08002994 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8002994:	b580      	push	{r7, lr}
 8002996:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002998:	4b12      	ldr	r3, [pc, #72]	; (80029e4 <MX_I2C1_Init+0x50>)
 800299a:	4a13      	ldr	r2, [pc, #76]	; (80029e8 <MX_I2C1_Init+0x54>)
 800299c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800299e:	4b11      	ldr	r3, [pc, #68]	; (80029e4 <MX_I2C1_Init+0x50>)
 80029a0:	4a12      	ldr	r2, [pc, #72]	; (80029ec <MX_I2C1_Init+0x58>)
 80029a2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80029a4:	4b0f      	ldr	r3, [pc, #60]	; (80029e4 <MX_I2C1_Init+0x50>)
 80029a6:	2200      	movs	r2, #0
 80029a8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80029aa:	4b0e      	ldr	r3, [pc, #56]	; (80029e4 <MX_I2C1_Init+0x50>)
 80029ac:	2200      	movs	r2, #0
 80029ae:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80029b0:	4b0c      	ldr	r3, [pc, #48]	; (80029e4 <MX_I2C1_Init+0x50>)
 80029b2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80029b6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80029b8:	4b0a      	ldr	r3, [pc, #40]	; (80029e4 <MX_I2C1_Init+0x50>)
 80029ba:	2200      	movs	r2, #0
 80029bc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80029be:	4b09      	ldr	r3, [pc, #36]	; (80029e4 <MX_I2C1_Init+0x50>)
 80029c0:	2200      	movs	r2, #0
 80029c2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80029c4:	4b07      	ldr	r3, [pc, #28]	; (80029e4 <MX_I2C1_Init+0x50>)
 80029c6:	2200      	movs	r2, #0
 80029c8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80029ca:	4b06      	ldr	r3, [pc, #24]	; (80029e4 <MX_I2C1_Init+0x50>)
 80029cc:	2200      	movs	r2, #0
 80029ce:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80029d0:	4804      	ldr	r0, [pc, #16]	; (80029e4 <MX_I2C1_Init+0x50>)
 80029d2:	f004 f8c7 	bl	8006b64 <HAL_I2C_Init>
 80029d6:	4603      	mov	r3, r0
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d001      	beq.n	80029e0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80029dc:	f000 fa9c 	bl	8002f18 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80029e0:	bf00      	nop
 80029e2:	bd80      	pop	{r7, pc}
 80029e4:	20000258 	.word	0x20000258
 80029e8:	40005400 	.word	0x40005400
 80029ec:	000186a0 	.word	0x000186a0

080029f0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	b08a      	sub	sp, #40	; 0x28
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029f8:	f107 0314 	add.w	r3, r7, #20
 80029fc:	2200      	movs	r2, #0
 80029fe:	601a      	str	r2, [r3, #0]
 8002a00:	605a      	str	r2, [r3, #4]
 8002a02:	609a      	str	r2, [r3, #8]
 8002a04:	60da      	str	r2, [r3, #12]
 8002a06:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	4a20      	ldr	r2, [pc, #128]	; (8002a90 <HAL_I2C_MspInit+0xa0>)
 8002a0e:	4293      	cmp	r3, r2
 8002a10:	d139      	bne.n	8002a86 <HAL_I2C_MspInit+0x96>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */
	__HAL_RCC_I2C1_CLK_ENABLE();
 8002a12:	2300      	movs	r3, #0
 8002a14:	613b      	str	r3, [r7, #16]
 8002a16:	4b1f      	ldr	r3, [pc, #124]	; (8002a94 <HAL_I2C_MspInit+0xa4>)
 8002a18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a1a:	4a1e      	ldr	r2, [pc, #120]	; (8002a94 <HAL_I2C_MspInit+0xa4>)
 8002a1c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002a20:	6413      	str	r3, [r2, #64]	; 0x40
 8002a22:	4b1c      	ldr	r3, [pc, #112]	; (8002a94 <HAL_I2C_MspInit+0xa4>)
 8002a24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a26:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002a2a:	613b      	str	r3, [r7, #16]
 8002a2c:	693b      	ldr	r3, [r7, #16]
  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a2e:	2300      	movs	r3, #0
 8002a30:	60fb      	str	r3, [r7, #12]
 8002a32:	4b18      	ldr	r3, [pc, #96]	; (8002a94 <HAL_I2C_MspInit+0xa4>)
 8002a34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a36:	4a17      	ldr	r2, [pc, #92]	; (8002a94 <HAL_I2C_MspInit+0xa4>)
 8002a38:	f043 0302 	orr.w	r3, r3, #2
 8002a3c:	6313      	str	r3, [r2, #48]	; 0x30
 8002a3e:	4b15      	ldr	r3, [pc, #84]	; (8002a94 <HAL_I2C_MspInit+0xa4>)
 8002a40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a42:	f003 0302 	and.w	r3, r3, #2
 8002a46:	60fb      	str	r3, [r7, #12]
 8002a48:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002a4a:	23c0      	movs	r3, #192	; 0xc0
 8002a4c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002a4e:	2312      	movs	r3, #18
 8002a50:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a52:	2300      	movs	r3, #0
 8002a54:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a56:	2303      	movs	r3, #3
 8002a58:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002a5a:	2304      	movs	r3, #4
 8002a5c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a5e:	f107 0314 	add.w	r3, r7, #20
 8002a62:	4619      	mov	r1, r3
 8002a64:	480c      	ldr	r0, [pc, #48]	; (8002a98 <HAL_I2C_MspInit+0xa8>)
 8002a66:	f003 fc71 	bl	800634c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002a6a:	2300      	movs	r3, #0
 8002a6c:	60bb      	str	r3, [r7, #8]
 8002a6e:	4b09      	ldr	r3, [pc, #36]	; (8002a94 <HAL_I2C_MspInit+0xa4>)
 8002a70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a72:	4a08      	ldr	r2, [pc, #32]	; (8002a94 <HAL_I2C_MspInit+0xa4>)
 8002a74:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002a78:	6413      	str	r3, [r2, #64]	; 0x40
 8002a7a:	4b06      	ldr	r3, [pc, #24]	; (8002a94 <HAL_I2C_MspInit+0xa4>)
 8002a7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a7e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002a82:	60bb      	str	r3, [r7, #8]
 8002a84:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8002a86:	bf00      	nop
 8002a88:	3728      	adds	r7, #40	; 0x28
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	bd80      	pop	{r7, pc}
 8002a8e:	bf00      	nop
 8002a90:	40005400 	.word	0x40005400
 8002a94:	40023800 	.word	0x40023800
 8002a98:	40020400 	.word	0x40020400

08002a9c <HAL_I2C_MspDeInit>:

void HAL_I2C_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	b082      	sub	sp, #8
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	6078      	str	r0, [r7, #4]

  if(i2cHandle->Instance==I2C1)
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	4a0a      	ldr	r2, [pc, #40]	; (8002ad4 <HAL_I2C_MspDeInit+0x38>)
 8002aaa:	4293      	cmp	r3, r2
 8002aac:	d10d      	bne.n	8002aca <HAL_I2C_MspDeInit+0x2e>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8002aae:	4b0a      	ldr	r3, [pc, #40]	; (8002ad8 <HAL_I2C_MspDeInit+0x3c>)
 8002ab0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ab2:	4a09      	ldr	r2, [pc, #36]	; (8002ad8 <HAL_I2C_MspDeInit+0x3c>)
 8002ab4:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8002ab8:	6413      	str	r3, [r2, #64]	; 0x40

    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 8002aba:	2140      	movs	r1, #64	; 0x40
 8002abc:	4807      	ldr	r0, [pc, #28]	; (8002adc <HAL_I2C_MspDeInit+0x40>)
 8002abe:	f003 fedf 	bl	8006880 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
 8002ac2:	2180      	movs	r1, #128	; 0x80
 8002ac4:	4805      	ldr	r0, [pc, #20]	; (8002adc <HAL_I2C_MspDeInit+0x40>)
 8002ac6:	f003 fedb 	bl	8006880 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
  }
}
 8002aca:	bf00      	nop
 8002acc:	3708      	adds	r7, #8
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	bd80      	pop	{r7, pc}
 8002ad2:	bf00      	nop
 8002ad4:	40005400 	.word	0x40005400
 8002ad8:	40023800 	.word	0x40023800
 8002adc:	40020400 	.word	0x40020400

08002ae0 <start_blink_led>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void start_blink_led(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, uint16_t time){
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	b082      	sub	sp, #8
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	6078      	str	r0, [r7, #4]
 8002ae8:	460b      	mov	r3, r1
 8002aea:	807b      	strh	r3, [r7, #2]
 8002aec:	4613      	mov	r3, r2
 8002aee:	803b      	strh	r3, [r7, #0]
	HAL_GPIO_WritePin(GPIOx, GPIO_Pin, GPIO_PIN_SET);
 8002af0:	887b      	ldrh	r3, [r7, #2]
 8002af2:	2201      	movs	r2, #1
 8002af4:	4619      	mov	r1, r3
 8002af6:	6878      	ldr	r0, [r7, #4]
 8002af8:	f003 ffea 	bl	8006ad0 <HAL_GPIO_WritePin>
	HAL_Delay(time);
 8002afc:	883b      	ldrh	r3, [r7, #0]
 8002afe:	4618      	mov	r0, r3
 8002b00:	f002 f962 	bl	8004dc8 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOx, GPIO_Pin, GPIO_PIN_RESET);
 8002b04:	887b      	ldrh	r3, [r7, #2]
 8002b06:	2200      	movs	r2, #0
 8002b08:	4619      	mov	r1, r3
 8002b0a:	6878      	ldr	r0, [r7, #4]
 8002b0c:	f003 ffe0 	bl	8006ad0 <HAL_GPIO_WritePin>

}
 8002b10:	bf00      	nop
 8002b12:	3708      	adds	r7, #8
 8002b14:	46bd      	mov	sp, r7
 8002b16:	bd80      	pop	{r7, pc}

08002b18 <tick_to_sec>:

float tick_to_sec(uint32_t tick){
 8002b18:	b480      	push	{r7}
 8002b1a:	b083      	sub	sp, #12
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	6078      	str	r0, [r7, #4]
	return tick/(float)1000;
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	ee07 3a90 	vmov	s15, r3
 8002b26:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b2a:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8002b44 <tick_to_sec+0x2c>
 8002b2e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002b32:	eef0 7a66 	vmov.f32	s15, s13
}
 8002b36:	eeb0 0a67 	vmov.f32	s0, s15
 8002b3a:	370c      	adds	r7, #12
 8002b3c:	46bd      	mov	sp, r7
 8002b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b42:	4770      	bx	lr
 8002b44:	447a0000 	.word	0x447a0000

08002b48 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002b48:	b590      	push	{r4, r7, lr}
 8002b4a:	b087      	sub	sp, #28
 8002b4c:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002b4e:	f002 f8c9 	bl	8004ce4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002b52:	f000 f967 	bl	8002e24 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  __HAL_RCC_I2C1_CLK_ENABLE();
 8002b56:	2300      	movs	r3, #0
 8002b58:	603b      	str	r3, [r7, #0]
 8002b5a:	4b94      	ldr	r3, [pc, #592]	; (8002dac <main+0x264>)
 8002b5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b5e:	4a93      	ldr	r2, [pc, #588]	; (8002dac <main+0x264>)
 8002b60:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002b64:	6413      	str	r3, [r2, #64]	; 0x40
 8002b66:	4b91      	ldr	r3, [pc, #580]	; (8002dac <main+0x264>)
 8002b68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b6a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002b6e:	603b      	str	r3, [r7, #0]
 8002b70:	683b      	ldr	r3, [r7, #0]
    HAL_Delay(100);
 8002b72:	2064      	movs	r0, #100	; 0x64
 8002b74:	f002 f928 	bl	8004dc8 <HAL_Delay>
    __HAL_RCC_I2C1_FORCE_RESET();
 8002b78:	4b8c      	ldr	r3, [pc, #560]	; (8002dac <main+0x264>)
 8002b7a:	6a1b      	ldr	r3, [r3, #32]
 8002b7c:	4a8b      	ldr	r2, [pc, #556]	; (8002dac <main+0x264>)
 8002b7e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002b82:	6213      	str	r3, [r2, #32]
    HAL_Delay(100);
 8002b84:	2064      	movs	r0, #100	; 0x64
 8002b86:	f002 f91f 	bl	8004dc8 <HAL_Delay>
    __HAL_RCC_I2C1_RELEASE_RESET();
 8002b8a:	4b88      	ldr	r3, [pc, #544]	; (8002dac <main+0x264>)
 8002b8c:	6a1b      	ldr	r3, [r3, #32]
 8002b8e:	4a87      	ldr	r2, [pc, #540]	; (8002dac <main+0x264>)
 8002b90:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8002b94:	6213      	str	r3, [r2, #32]
    HAL_Delay(100);
 8002b96:	2064      	movs	r0, #100	; 0x64
 8002b98:	f002 f916 	bl	8004dc8 <HAL_Delay>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002b9c:	f7ff fe92 	bl	80028c4 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8002ba0:	f000 fd44 	bl	800362c <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8002ba4:	f7fe fc64 	bl	8001470 <MX_ADC1_Init>
  MX_I2C1_Init();
 8002ba8:	f7ff fef4 	bl	8002994 <MX_I2C1_Init>
  MX_TIM1_Init();
 8002bac:	f000 fb0a 	bl	80031c4 <MX_TIM1_Init>
  MX_TIM3_Init();
 8002bb0:	f000 fc3e 	bl	8003430 <MX_TIM3_Init>
  MX_TIM2_Init();
 8002bb4:	f000 fba6 	bl	8003304 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_UARTEx_ReceiveToIdle_IT(&huart1, (uint8_t *)&rx_buffer, 100);
 8002bb8:	2264      	movs	r2, #100	; 0x64
 8002bba:	497d      	ldr	r1, [pc, #500]	; (8002db0 <main+0x268>)
 8002bbc:	487d      	ldr	r0, [pc, #500]	; (8002db4 <main+0x26c>)
 8002bbe:	f007 fde3 	bl	800a788 <HAL_UARTEx_ReceiveToIdle_IT>

    //HAL_ADCEx_Calibration_Start(&hadc1);

    HAL_ADC_Start(&hadc1);
 8002bc2:	487d      	ldr	r0, [pc, #500]	; (8002db8 <main+0x270>)
 8002bc4:	f002 fa82 	bl	80050cc <HAL_ADC_Start>

    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8002bc8:	2100      	movs	r1, #0
 8002bca:	487c      	ldr	r0, [pc, #496]	; (8002dbc <main+0x274>)
 8002bcc:	f006 f84e 	bl	8008c6c <HAL_TIM_PWM_Start>

    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8002bd0:	2104      	movs	r1, #4
 8002bd2:	487b      	ldr	r0, [pc, #492]	; (8002dc0 <main+0x278>)
 8002bd4:	f006 f84a 	bl	8008c6c <HAL_TIM_PWM_Start>

    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8002bd8:	2108      	movs	r1, #8
 8002bda:	4879      	ldr	r0, [pc, #484]	; (8002dc0 <main+0x278>)
 8002bdc:	f006 f846 	bl	8008c6c <HAL_TIM_PWM_Start>

    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8002be0:	210c      	movs	r1, #12
 8002be2:	4877      	ldr	r0, [pc, #476]	; (8002dc0 <main+0x278>)
 8002be4:	f006 f842 	bl	8008c6c <HAL_TIM_PWM_Start>

    HAL_GPIO_WritePin(led_GPIO_Port, led_Pin, GPIO_PIN_SET);
 8002be8:	2201      	movs	r2, #1
 8002bea:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002bee:	4875      	ldr	r0, [pc, #468]	; (8002dc4 <main+0x27c>)
 8002bf0:	f003 ff6e 	bl	8006ad0 <HAL_GPIO_WritePin>

    atmosphere_init(&atmosphere);
 8002bf4:	4874      	ldr	r0, [pc, #464]	; (8002dc8 <main+0x280>)
 8002bf6:	f001 ff87 	bl	8004b08 <atmosphere_init>

    rocket_init(&rocket, "1A", &altitude, &atmosphere, &accelerate, &angle, &angle_velocity);
 8002bfa:	4b74      	ldr	r3, [pc, #464]	; (8002dcc <main+0x284>)
 8002bfc:	9302      	str	r3, [sp, #8]
 8002bfe:	4b74      	ldr	r3, [pc, #464]	; (8002dd0 <main+0x288>)
 8002c00:	9301      	str	r3, [sp, #4]
 8002c02:	4b74      	ldr	r3, [pc, #464]	; (8002dd4 <main+0x28c>)
 8002c04:	9300      	str	r3, [sp, #0]
 8002c06:	4b70      	ldr	r3, [pc, #448]	; (8002dc8 <main+0x280>)
 8002c08:	4a73      	ldr	r2, [pc, #460]	; (8002dd8 <main+0x290>)
 8002c0a:	4974      	ldr	r1, [pc, #464]	; (8002ddc <main+0x294>)
 8002c0c:	4874      	ldr	r0, [pc, #464]	; (8002de0 <main+0x298>)
 8002c0e:	f001 ff3e 	bl	8004a8e <rocket_init>

    if (CheckFlashData()) {
 8002c12:	f7ff fd8b 	bl	800272c <CheckFlashData>
 8002c16:	4603      	mov	r3, r0
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d003      	beq.n	8002c24 <main+0xdc>
  	  ReadFromFlash(&rocket); //    Flash,   
 8002c1c:	4870      	ldr	r0, [pc, #448]	; (8002de0 <main+0x298>)
 8002c1e:	f7ff fe25 	bl	800286c <ReadFromFlash>
 8002c22:	e002      	b.n	8002c2a <main+0xe2>
    }
    else {
  	  delta_init(&rocket);
 8002c24:	486e      	ldr	r0, [pc, #440]	; (8002de0 <main+0x298>)
 8002c26:	f002 f820 	bl	8004c6a <delta_init>
    }

    angle_init(&angle);
 8002c2a:	4869      	ldr	r0, [pc, #420]	; (8002dd0 <main+0x288>)
 8002c2c:	f000 fd78 	bl	8003720 <angle_init>

    angle_velocity_init(&angle_velocity);
 8002c30:	4866      	ldr	r0, [pc, #408]	; (8002dcc <main+0x284>)
 8002c32:	f000 fd8b 	bl	800374c <angle_velocity_init>

    PID_init(&pid);
 8002c36:	486b      	ldr	r0, [pc, #428]	; (8002de4 <main+0x29c>)
 8002c38:	f000 ffcf 	bl	8003bda <PID_init>

    set_PID_coefficients(&pid, Kp, Ki, Kd);
 8002c3c:	4b6a      	ldr	r3, [pc, #424]	; (8002de8 <main+0x2a0>)
 8002c3e:	edd3 7a00 	vldr	s15, [r3]
 8002c42:	4b6a      	ldr	r3, [pc, #424]	; (8002dec <main+0x2a4>)
 8002c44:	ed93 7a00 	vldr	s14, [r3]
 8002c48:	4b69      	ldr	r3, [pc, #420]	; (8002df0 <main+0x2a8>)
 8002c4a:	edd3 6a00 	vldr	s13, [r3]
 8002c4e:	eeb0 1a66 	vmov.f32	s2, s13
 8002c52:	eef0 0a47 	vmov.f32	s1, s14
 8002c56:	eeb0 0a67 	vmov.f32	s0, s15
 8002c5a:	4862      	ldr	r0, [pc, #392]	; (8002de4 <main+0x29c>)
 8002c5c:	f001 f819 	bl	8003c92 <set_PID_coefficients>

    altitude_init(&rocket);
 8002c60:	485f      	ldr	r0, [pc, #380]	; (8002de0 <main+0x298>)
 8002c62:	f001 fa53 	bl	800410c <altitude_init>

    rescue_system_init(TIM1);
 8002c66:	4863      	ldr	r0, [pc, #396]	; (8002df4 <main+0x2ac>)
 8002c68:	f001 ff02 	bl	8004a70 <rescue_system_init>

    initGMedian(&gmedian_alt);
 8002c6c:	4862      	ldr	r0, [pc, #392]	; (8002df8 <main+0x2b0>)
 8002c6e:	f000 fed7 	bl	8003a20 <initGMedian>

    for(int i = 0; i < 3; i++){
 8002c72:	2300      	movs	r3, #0
 8002c74:	607b      	str	r3, [r7, #4]
 8002c76:	e016      	b.n	8002ca6 <main+0x15e>
  	  initGMedian(&(gmedian_a[i]));
 8002c78:	687a      	ldr	r2, [r7, #4]
 8002c7a:	4613      	mov	r3, r2
 8002c7c:	005b      	lsls	r3, r3, #1
 8002c7e:	4413      	add	r3, r2
 8002c80:	011b      	lsls	r3, r3, #4
 8002c82:	4a5e      	ldr	r2, [pc, #376]	; (8002dfc <main+0x2b4>)
 8002c84:	4413      	add	r3, r2
 8002c86:	4618      	mov	r0, r3
 8002c88:	f000 feca 	bl	8003a20 <initGMedian>
  	  initGMedian(&(gmedian_g[i]));
 8002c8c:	687a      	ldr	r2, [r7, #4]
 8002c8e:	4613      	mov	r3, r2
 8002c90:	005b      	lsls	r3, r3, #1
 8002c92:	4413      	add	r3, r2
 8002c94:	011b      	lsls	r3, r3, #4
 8002c96:	4a5a      	ldr	r2, [pc, #360]	; (8002e00 <main+0x2b8>)
 8002c98:	4413      	add	r3, r2
 8002c9a:	4618      	mov	r0, r3
 8002c9c:	f000 fec0 	bl	8003a20 <initGMedian>
    for(int i = 0; i < 3; i++){
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	3301      	adds	r3, #1
 8002ca4:	607b      	str	r3, [r7, #4]
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	2b02      	cmp	r3, #2
 8002caa:	dde5      	ble.n	8002c78 <main+0x130>
    }

    radio_init(&radio);
 8002cac:	4855      	ldr	r0, [pc, #340]	; (8002e04 <main+0x2bc>)
 8002cae:	f001 fc6b 	bl	8004588 <radio_init>

    HAL_TIM_Base_Start_IT(&htim3);
 8002cb2:	4855      	ldr	r0, [pc, #340]	; (8002e08 <main+0x2c0>)
 8002cb4:	f005 fe78 	bl	80089a8 <HAL_TIM_Base_Start_IT>

    HAL_Delay(500);
 8002cb8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002cbc:	f002 f884 	bl	8004dc8 <HAL_Delay>
    HAL_GPIO_WritePin(led_GPIO_Port, led_Pin, GPIO_PIN_RESET);
 8002cc0:	2200      	movs	r2, #0
 8002cc2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002cc6:	483f      	ldr	r0, [pc, #252]	; (8002dc4 <main+0x27c>)
 8002cc8:	f003 ff02 	bl	8006ad0 <HAL_GPIO_WritePin>
    HAL_Delay(200);
 8002ccc:	20c8      	movs	r0, #200	; 0xc8
 8002cce:	f002 f87b 	bl	8004dc8 <HAL_Delay>
    start_blink_led(led_GPIO_Port, led_Pin, 200);
 8002cd2:	22c8      	movs	r2, #200	; 0xc8
 8002cd4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002cd8:	483a      	ldr	r0, [pc, #232]	; (8002dc4 <main+0x27c>)
 8002cda:	f7ff ff01 	bl	8002ae0 <start_blink_led>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  get_inertia_measurement(&accelerate, &gyro);
 8002cde:	494b      	ldr	r1, [pc, #300]	; (8002e0c <main+0x2c4>)
 8002ce0:	483c      	ldr	r0, [pc, #240]	; (8002dd4 <main+0x28c>)
 8002ce2:	f001 fb4e 	bl	8004382 <get_inertia_measurement>

	  filtered_inertia_measurement(&accelerate, &gyro,gmedian_a,gmedian_g);
 8002ce6:	4b46      	ldr	r3, [pc, #280]	; (8002e00 <main+0x2b8>)
 8002ce8:	4a44      	ldr	r2, [pc, #272]	; (8002dfc <main+0x2b4>)
 8002cea:	4948      	ldr	r1, [pc, #288]	; (8002e0c <main+0x2c4>)
 8002cec:	4839      	ldr	r0, [pc, #228]	; (8002dd4 <main+0x28c>)
 8002cee:	f001 fb59 	bl	80043a4 <filtered_inertia_measurement>

	  get_inertia_measurement_mod(&accelerate, &gyro);
 8002cf2:	4946      	ldr	r1, [pc, #280]	; (8002e0c <main+0x2c4>)
 8002cf4:	4837      	ldr	r0, [pc, #220]	; (8002dd4 <main+0x28c>)
 8002cf6:	f001 fbfb 	bl	80044f0 <get_inertia_measurement_mod>

	  angle_calculate(&angle, &accelerate);
 8002cfa:	4936      	ldr	r1, [pc, #216]	; (8002dd4 <main+0x28c>)
 8002cfc:	4834      	ldr	r0, [pc, #208]	; (8002dd0 <main+0x288>)
 8002cfe:	f000 fd4f 	bl	80037a0 <angle_calculate>

	  angle_velocity_calculate(&angle_velocity, &gyro);
 8002d02:	4942      	ldr	r1, [pc, #264]	; (8002e0c <main+0x2c4>)
 8002d04:	4831      	ldr	r0, [pc, #196]	; (8002dcc <main+0x284>)
 8002d06:	f000 fe45 	bl	8003994 <angle_velocity_calculate>

	  get_altitude_measurement(&rocket);
 8002d0a:	4835      	ldr	r0, [pc, #212]	; (8002de0 <main+0x298>)
 8002d0c:	f001 fa8c 	bl	8004228 <get_altitude_measurement>

	  filtered_altitude_measurement(&rocket, &gmedian_alt);
 8002d10:	4939      	ldr	r1, [pc, #228]	; (8002df8 <main+0x2b0>)
 8002d12:	4833      	ldr	r0, [pc, #204]	; (8002de0 <main+0x298>)
 8002d14:	f001 fab2 	bl	800427c <filtered_altitude_measurement>

	  if(flag_irq && (HAL_GetTick() - time_irq) > btn_time)
 8002d18:	4b3d      	ldr	r3, [pc, #244]	; (8002e10 <main+0x2c8>)
 8002d1a:	781b      	ldrb	r3, [r3, #0]
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d00a      	beq.n	8002d36 <main+0x1ee>
 8002d20:	f002 f846 	bl	8004db0 <HAL_GetTick>
 8002d24:	4602      	mov	r2, r0
 8002d26:	4b3b      	ldr	r3, [pc, #236]	; (8002e14 <main+0x2cc>)
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	1ad3      	subs	r3, r2, r3
 8002d2c:	2bc8      	cmp	r3, #200	; 0xc8
 8002d2e:	d902      	bls.n	8002d36 <main+0x1ee>
		  {
		  turn_servo(90);
 8002d30:	205a      	movs	r0, #90	; 0x5a
 8002d32:	f001 fe6d 	bl	8004a10 <turn_servo>
		  }

	  fly_control(&rocket);
 8002d36:	482a      	ldr	r0, [pc, #168]	; (8002de0 <main+0x298>)
 8002d38:	f001 ff08 	bl	8004b4c <fly_control>

	  if(rocket.activate_point){
		 //turn_servo(90);
	  }
	  rocket.time = tick_to_sec(HAL_GetTick());
 8002d3c:	f002 f838 	bl	8004db0 <HAL_GetTick>
 8002d40:	4603      	mov	r3, r0
 8002d42:	4618      	mov	r0, r3
 8002d44:	f7ff fee8 	bl	8002b18 <tick_to_sec>
 8002d48:	eef0 7a40 	vmov.f32	s15, s0
 8002d4c:	4b24      	ldr	r3, [pc, #144]	; (8002de0 <main+0x298>)
 8002d4e:	edc3 7a07 	vstr	s15, [r3, #28]
	  rocket.battery_voltage = get_mcu_voltage();
 8002d52:	f001 fbed 	bl	8004530 <get_mcu_voltage>
 8002d56:	eef0 7a40 	vmov.f32	s15, s0
 8002d5a:	4b21      	ldr	r3, [pc, #132]	; (8002de0 <main+0x298>)
 8002d5c:	edc3 7a06 	vstr	s15, [r3, #24]

	  if(PID_WORK == true){
 8002d60:	4b2d      	ldr	r3, [pc, #180]	; (8002e18 <main+0x2d0>)
 8002d62:	781b      	ldrb	r3, [r3, #0]
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d008      	beq.n	8002d7a <main+0x232>
		  get_PID_out(&pid, &angle, &angle_velocity, set_data);
 8002d68:	4b2c      	ldr	r3, [pc, #176]	; (8002e1c <main+0x2d4>)
 8002d6a:	4a18      	ldr	r2, [pc, #96]	; (8002dcc <main+0x284>)
 8002d6c:	4918      	ldr	r1, [pc, #96]	; (8002dd0 <main+0x288>)
 8002d6e:	481d      	ldr	r0, [pc, #116]	; (8002de4 <main+0x29c>)
 8002d70:	f001 f828 	bl	8003dc4 <get_PID_out>
		  //set_pwm(&pid);			//     5
		  PID_WORK = false;
 8002d74:	4b28      	ldr	r3, [pc, #160]	; (8002e18 <main+0x2d0>)
 8002d76:	2200      	movs	r2, #0
 8002d78:	701a      	strb	r2, [r3, #0]
	  }

	  if(HAL_GetTick() - time > Hz_to_ms(radio.frequency_data_transmission)){
 8002d7a:	f002 f819 	bl	8004db0 <HAL_GetTick>
 8002d7e:	4602      	mov	r2, r0
 8002d80:	4b27      	ldr	r3, [pc, #156]	; (8002e20 <main+0x2d8>)
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	1ad4      	subs	r4, r2, r3
 8002d86:	4b1f      	ldr	r3, [pc, #124]	; (8002e04 <main+0x2bc>)
 8002d88:	895b      	ldrh	r3, [r3, #10]
 8002d8a:	4618      	mov	r0, r3
 8002d8c:	f7ff fa5e 	bl	800224c <Hz_to_ms>
 8002d90:	4603      	mov	r3, r0
 8002d92:	429c      	cmp	r4, r3
 8002d94:	d9a3      	bls.n	8002cde <main+0x196>
		  time = HAL_GetTick();
 8002d96:	f002 f80b 	bl	8004db0 <HAL_GetTick>
 8002d9a:	4603      	mov	r3, r0
 8002d9c:	4a20      	ldr	r2, [pc, #128]	; (8002e20 <main+0x2d8>)
 8002d9e:	6013      	str	r3, [r2, #0]

		  transmit_data(&rocket, &radio);
 8002da0:	4918      	ldr	r1, [pc, #96]	; (8002e04 <main+0x2bc>)
 8002da2:	480f      	ldr	r0, [pc, #60]	; (8002de0 <main+0x298>)
 8002da4:	f001 fc1c 	bl	80045e0 <transmit_data>
	  get_inertia_measurement(&accelerate, &gyro);
 8002da8:	e799      	b.n	8002cde <main+0x196>
 8002daa:	bf00      	nop
 8002dac:	40023800 	.word	0x40023800
 8002db0:	20000560 	.word	0x20000560
 8002db4:	200006b8 	.word	0x200006b8
 8002db8:	20000210 	.word	0x20000210
 8002dbc:	200005e0 	.word	0x200005e0
 8002dc0:	20000628 	.word	0x20000628
 8002dc4:	40020800 	.word	0x40020800
 8002dc8:	200002dc 	.word	0x200002dc
 8002dcc:	200004ac 	.word	0x200004ac
 8002dd0:	20000494 	.word	0x20000494
 8002dd4:	20000300 	.word	0x20000300
 8002dd8:	200002f4 	.word	0x200002f4
 8002ddc:	08010f30 	.word	0x08010f30
 8002de0:	200002ac 	.word	0x200002ac
 8002de4:	200004c4 	.word	0x200004c4
 8002de8:	20000000 	.word	0x20000000
 8002dec:	20000004 	.word	0x20000004
 8002df0:	2000055c 	.word	0x2000055c
 8002df4:	40010000 	.word	0x40010000
 8002df8:	20000464 	.word	0x20000464
 8002dfc:	20000344 	.word	0x20000344
 8002e00:	200003d4 	.word	0x200003d4
 8002e04:	20000338 	.word	0x20000338
 8002e08:	20000670 	.word	0x20000670
 8002e0c:	2000031c 	.word	0x2000031c
 8002e10:	200005c4 	.word	0x200005c4
 8002e14:	200005c8 	.word	0x200005c8
 8002e18:	200005d0 	.word	0x200005d0
 8002e1c:	200005d4 	.word	0x200005d4
 8002e20:	200005cc 	.word	0x200005cc

08002e24 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002e24:	b580      	push	{r7, lr}
 8002e26:	b094      	sub	sp, #80	; 0x50
 8002e28:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002e2a:	f107 0320 	add.w	r3, r7, #32
 8002e2e:	2230      	movs	r2, #48	; 0x30
 8002e30:	2100      	movs	r1, #0
 8002e32:	4618      	mov	r0, r3
 8002e34:	f008 fce8 	bl	800b808 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002e38:	f107 030c 	add.w	r3, r7, #12
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	601a      	str	r2, [r3, #0]
 8002e40:	605a      	str	r2, [r3, #4]
 8002e42:	609a      	str	r2, [r3, #8]
 8002e44:	60da      	str	r2, [r3, #12]
 8002e46:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002e48:	2300      	movs	r3, #0
 8002e4a:	60bb      	str	r3, [r7, #8]
 8002e4c:	4b22      	ldr	r3, [pc, #136]	; (8002ed8 <SystemClock_Config+0xb4>)
 8002e4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e50:	4a21      	ldr	r2, [pc, #132]	; (8002ed8 <SystemClock_Config+0xb4>)
 8002e52:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e56:	6413      	str	r3, [r2, #64]	; 0x40
 8002e58:	4b1f      	ldr	r3, [pc, #124]	; (8002ed8 <SystemClock_Config+0xb4>)
 8002e5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e5c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e60:	60bb      	str	r3, [r7, #8]
 8002e62:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002e64:	2300      	movs	r3, #0
 8002e66:	607b      	str	r3, [r7, #4]
 8002e68:	4b1c      	ldr	r3, [pc, #112]	; (8002edc <SystemClock_Config+0xb8>)
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	4a1b      	ldr	r2, [pc, #108]	; (8002edc <SystemClock_Config+0xb8>)
 8002e6e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002e72:	6013      	str	r3, [r2, #0]
 8002e74:	4b19      	ldr	r3, [pc, #100]	; (8002edc <SystemClock_Config+0xb8>)
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002e7c:	607b      	str	r3, [r7, #4]
 8002e7e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002e80:	2302      	movs	r3, #2
 8002e82:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002e84:	2301      	movs	r3, #1
 8002e86:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002e88:	2310      	movs	r3, #16
 8002e8a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002e8c:	2300      	movs	r3, #0
 8002e8e:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002e90:	f107 0320 	add.w	r3, r7, #32
 8002e94:	4618      	mov	r0, r3
 8002e96:	f004 ff11 	bl	8007cbc <HAL_RCC_OscConfig>
 8002e9a:	4603      	mov	r3, r0
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d001      	beq.n	8002ea4 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8002ea0:	f000 f83a 	bl	8002f18 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002ea4:	230f      	movs	r3, #15
 8002ea6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8002ea8:	2300      	movs	r3, #0
 8002eaa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002eac:	2300      	movs	r3, #0
 8002eae:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002eb0:	2300      	movs	r3, #0
 8002eb2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002eb4:	2300      	movs	r3, #0
 8002eb6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002eb8:	f107 030c 	add.w	r3, r7, #12
 8002ebc:	2100      	movs	r1, #0
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	f005 fa24 	bl	800830c <HAL_RCC_ClockConfig>
 8002ec4:	4603      	mov	r3, r0
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d001      	beq.n	8002ece <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8002eca:	f000 f825 	bl	8002f18 <Error_Handler>
  }
}
 8002ece:	bf00      	nop
 8002ed0:	3750      	adds	r7, #80	; 0x50
 8002ed2:	46bd      	mov	sp, r7
 8002ed4:	bd80      	pop	{r7, pc}
 8002ed6:	bf00      	nop
 8002ed8:	40023800 	.word	0x40023800
 8002edc:	40007000 	.word	0x40007000

08002ee0 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8002ee0:	b580      	push	{r7, lr}
 8002ee2:	b082      	sub	sp, #8
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	4603      	mov	r3, r0
 8002ee8:	80fb      	strh	r3, [r7, #6]
    if(GPIO_Pin == btn_Pin){
 8002eea:	88fb      	ldrh	r3, [r7, #6]
 8002eec:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002ef0:	d10a      	bne.n	8002f08 <HAL_GPIO_EXTI_Callback+0x28>
  	  HAL_NVIC_DisableIRQ(EXTI15_10_IRQn);  //       
 8002ef2:	2028      	movs	r0, #40	; 0x28
 8002ef4:	f002 fda8 	bl	8005a48 <HAL_NVIC_DisableIRQ>
  	  flag_irq = 1;							// 
 8002ef8:	4b05      	ldr	r3, [pc, #20]	; (8002f10 <HAL_GPIO_EXTI_Callback+0x30>)
 8002efa:	2201      	movs	r2, #1
 8002efc:	701a      	strb	r2, [r3, #0]
  	  time_irq = HAL_GetTick();				//  
 8002efe:	f001 ff57 	bl	8004db0 <HAL_GetTick>
 8002f02:	4603      	mov	r3, r0
 8002f04:	4a03      	ldr	r2, [pc, #12]	; (8002f14 <HAL_GPIO_EXTI_Callback+0x34>)
 8002f06:	6013      	str	r3, [r2, #0]
    }
}
 8002f08:	bf00      	nop
 8002f0a:	3708      	adds	r7, #8
 8002f0c:	46bd      	mov	sp, r7
 8002f0e:	bd80      	pop	{r7, pc}
 8002f10:	200005c4 	.word	0x200005c4
 8002f14:	200005c8 	.word	0x200005c8

08002f18 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002f18:	b480      	push	{r7}
 8002f1a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002f1c:	b672      	cpsid	i
}
 8002f1e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002f20:	e7fe      	b.n	8002f20 <Error_Handler+0x8>

08002f22 <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{
 8002f22:	b480      	push	{r7}
 8002f24:	b083      	sub	sp, #12
 8002f26:	af00      	add	r7, sp, #0
 8002f28:	6078      	str	r0, [r7, #4]
 8002f2a:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  /* User can add his own implementation to report the file name and line number,
     ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 8002f2c:	bf00      	nop
 8002f2e:	370c      	adds	r7, #12
 8002f30:	46bd      	mov	sp, r7
 8002f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f36:	4770      	bx	lr

08002f38 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002f38:	b480      	push	{r7}
 8002f3a:	b083      	sub	sp, #12
 8002f3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f3e:	2300      	movs	r3, #0
 8002f40:	607b      	str	r3, [r7, #4]
 8002f42:	4b10      	ldr	r3, [pc, #64]	; (8002f84 <HAL_MspInit+0x4c>)
 8002f44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f46:	4a0f      	ldr	r2, [pc, #60]	; (8002f84 <HAL_MspInit+0x4c>)
 8002f48:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002f4c:	6453      	str	r3, [r2, #68]	; 0x44
 8002f4e:	4b0d      	ldr	r3, [pc, #52]	; (8002f84 <HAL_MspInit+0x4c>)
 8002f50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f52:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002f56:	607b      	str	r3, [r7, #4]
 8002f58:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002f5a:	2300      	movs	r3, #0
 8002f5c:	603b      	str	r3, [r7, #0]
 8002f5e:	4b09      	ldr	r3, [pc, #36]	; (8002f84 <HAL_MspInit+0x4c>)
 8002f60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f62:	4a08      	ldr	r2, [pc, #32]	; (8002f84 <HAL_MspInit+0x4c>)
 8002f64:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002f68:	6413      	str	r3, [r2, #64]	; 0x40
 8002f6a:	4b06      	ldr	r3, [pc, #24]	; (8002f84 <HAL_MspInit+0x4c>)
 8002f6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f72:	603b      	str	r3, [r7, #0]
 8002f74:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002f76:	bf00      	nop
 8002f78:	370c      	adds	r7, #12
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f80:	4770      	bx	lr
 8002f82:	bf00      	nop
 8002f84:	40023800 	.word	0x40023800

08002f88 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002f88:	b480      	push	{r7}
 8002f8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002f8c:	e7fe      	b.n	8002f8c <NMI_Handler+0x4>

08002f8e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002f8e:	b480      	push	{r7}
 8002f90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002f92:	e7fe      	b.n	8002f92 <HardFault_Handler+0x4>

08002f94 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002f94:	b480      	push	{r7}
 8002f96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002f98:	e7fe      	b.n	8002f98 <MemManage_Handler+0x4>

08002f9a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002f9a:	b480      	push	{r7}
 8002f9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002f9e:	e7fe      	b.n	8002f9e <BusFault_Handler+0x4>

08002fa0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002fa0:	b480      	push	{r7}
 8002fa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002fa4:	e7fe      	b.n	8002fa4 <UsageFault_Handler+0x4>

08002fa6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002fa6:	b480      	push	{r7}
 8002fa8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002faa:	bf00      	nop
 8002fac:	46bd      	mov	sp, r7
 8002fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb2:	4770      	bx	lr

08002fb4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002fb4:	b480      	push	{r7}
 8002fb6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002fb8:	bf00      	nop
 8002fba:	46bd      	mov	sp, r7
 8002fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc0:	4770      	bx	lr

08002fc2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002fc2:	b480      	push	{r7}
 8002fc4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002fc6:	bf00      	nop
 8002fc8:	46bd      	mov	sp, r7
 8002fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fce:	4770      	bx	lr

08002fd0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002fd0:	b580      	push	{r7, lr}
 8002fd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002fd4:	f001 fed8 	bl	8004d88 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002fd8:	bf00      	nop
 8002fda:	bd80      	pop	{r7, pc}

08002fdc <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002fdc:	b580      	push	{r7, lr}
 8002fde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002fe0:	4802      	ldr	r0, [pc, #8]	; (8002fec <TIM3_IRQHandler+0x10>)
 8002fe2:	f005 ff6f 	bl	8008ec4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002fe6:	bf00      	nop
 8002fe8:	bd80      	pop	{r7, pc}
 8002fea:	bf00      	nop
 8002fec:	20000670 	.word	0x20000670

08002ff0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002ff0:	b580      	push	{r7, lr}
 8002ff2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002ff4:	4802      	ldr	r0, [pc, #8]	; (8003000 <USART1_IRQHandler+0x10>)
 8002ff6:	f007 fc2d 	bl	800a854 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002ffa:	bf00      	nop
 8002ffc:	bd80      	pop	{r7, pc}
 8002ffe:	bf00      	nop
 8003000:	200006b8 	.word	0x200006b8

08003004 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003004:	b580      	push	{r7, lr}
 8003006:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(btn_Pin);
 8003008:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800300c:	f003 fd92 	bl	8006b34 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003010:	bf00      	nop
 8003012:	bd80      	pop	{r7, pc}

08003014 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003014:	b480      	push	{r7}
 8003016:	af00      	add	r7, sp, #0
  return 1;
 8003018:	2301      	movs	r3, #1
}
 800301a:	4618      	mov	r0, r3
 800301c:	46bd      	mov	sp, r7
 800301e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003022:	4770      	bx	lr

08003024 <_kill>:

int _kill(int pid, int sig)
{
 8003024:	b580      	push	{r7, lr}
 8003026:	b082      	sub	sp, #8
 8003028:	af00      	add	r7, sp, #0
 800302a:	6078      	str	r0, [r7, #4]
 800302c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800302e:	f008 fbc1 	bl	800b7b4 <__errno>
 8003032:	4603      	mov	r3, r0
 8003034:	2216      	movs	r2, #22
 8003036:	601a      	str	r2, [r3, #0]
  return -1;
 8003038:	f04f 33ff 	mov.w	r3, #4294967295
}
 800303c:	4618      	mov	r0, r3
 800303e:	3708      	adds	r7, #8
 8003040:	46bd      	mov	sp, r7
 8003042:	bd80      	pop	{r7, pc}

08003044 <_exit>:

void _exit (int status)
{
 8003044:	b580      	push	{r7, lr}
 8003046:	b082      	sub	sp, #8
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800304c:	f04f 31ff 	mov.w	r1, #4294967295
 8003050:	6878      	ldr	r0, [r7, #4]
 8003052:	f7ff ffe7 	bl	8003024 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003056:	e7fe      	b.n	8003056 <_exit+0x12>

08003058 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003058:	b580      	push	{r7, lr}
 800305a:	b086      	sub	sp, #24
 800305c:	af00      	add	r7, sp, #0
 800305e:	60f8      	str	r0, [r7, #12]
 8003060:	60b9      	str	r1, [r7, #8]
 8003062:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003064:	2300      	movs	r3, #0
 8003066:	617b      	str	r3, [r7, #20]
 8003068:	e00a      	b.n	8003080 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800306a:	f3af 8000 	nop.w
 800306e:	4601      	mov	r1, r0
 8003070:	68bb      	ldr	r3, [r7, #8]
 8003072:	1c5a      	adds	r2, r3, #1
 8003074:	60ba      	str	r2, [r7, #8]
 8003076:	b2ca      	uxtb	r2, r1
 8003078:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800307a:	697b      	ldr	r3, [r7, #20]
 800307c:	3301      	adds	r3, #1
 800307e:	617b      	str	r3, [r7, #20]
 8003080:	697a      	ldr	r2, [r7, #20]
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	429a      	cmp	r2, r3
 8003086:	dbf0      	blt.n	800306a <_read+0x12>
  }

  return len;
 8003088:	687b      	ldr	r3, [r7, #4]
}
 800308a:	4618      	mov	r0, r3
 800308c:	3718      	adds	r7, #24
 800308e:	46bd      	mov	sp, r7
 8003090:	bd80      	pop	{r7, pc}

08003092 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003092:	b580      	push	{r7, lr}
 8003094:	b086      	sub	sp, #24
 8003096:	af00      	add	r7, sp, #0
 8003098:	60f8      	str	r0, [r7, #12]
 800309a:	60b9      	str	r1, [r7, #8]
 800309c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800309e:	2300      	movs	r3, #0
 80030a0:	617b      	str	r3, [r7, #20]
 80030a2:	e009      	b.n	80030b8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80030a4:	68bb      	ldr	r3, [r7, #8]
 80030a6:	1c5a      	adds	r2, r3, #1
 80030a8:	60ba      	str	r2, [r7, #8]
 80030aa:	781b      	ldrb	r3, [r3, #0]
 80030ac:	4618      	mov	r0, r3
 80030ae:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80030b2:	697b      	ldr	r3, [r7, #20]
 80030b4:	3301      	adds	r3, #1
 80030b6:	617b      	str	r3, [r7, #20]
 80030b8:	697a      	ldr	r2, [r7, #20]
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	429a      	cmp	r2, r3
 80030be:	dbf1      	blt.n	80030a4 <_write+0x12>
  }
  return len;
 80030c0:	687b      	ldr	r3, [r7, #4]
}
 80030c2:	4618      	mov	r0, r3
 80030c4:	3718      	adds	r7, #24
 80030c6:	46bd      	mov	sp, r7
 80030c8:	bd80      	pop	{r7, pc}

080030ca <_close>:

int _close(int file)
{
 80030ca:	b480      	push	{r7}
 80030cc:	b083      	sub	sp, #12
 80030ce:	af00      	add	r7, sp, #0
 80030d0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80030d2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80030d6:	4618      	mov	r0, r3
 80030d8:	370c      	adds	r7, #12
 80030da:	46bd      	mov	sp, r7
 80030dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e0:	4770      	bx	lr

080030e2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80030e2:	b480      	push	{r7}
 80030e4:	b083      	sub	sp, #12
 80030e6:	af00      	add	r7, sp, #0
 80030e8:	6078      	str	r0, [r7, #4]
 80030ea:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80030ec:	683b      	ldr	r3, [r7, #0]
 80030ee:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80030f2:	605a      	str	r2, [r3, #4]
  return 0;
 80030f4:	2300      	movs	r3, #0
}
 80030f6:	4618      	mov	r0, r3
 80030f8:	370c      	adds	r7, #12
 80030fa:	46bd      	mov	sp, r7
 80030fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003100:	4770      	bx	lr

08003102 <_isatty>:

int _isatty(int file)
{
 8003102:	b480      	push	{r7}
 8003104:	b083      	sub	sp, #12
 8003106:	af00      	add	r7, sp, #0
 8003108:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800310a:	2301      	movs	r3, #1
}
 800310c:	4618      	mov	r0, r3
 800310e:	370c      	adds	r7, #12
 8003110:	46bd      	mov	sp, r7
 8003112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003116:	4770      	bx	lr

08003118 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003118:	b480      	push	{r7}
 800311a:	b085      	sub	sp, #20
 800311c:	af00      	add	r7, sp, #0
 800311e:	60f8      	str	r0, [r7, #12]
 8003120:	60b9      	str	r1, [r7, #8]
 8003122:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003124:	2300      	movs	r3, #0
}
 8003126:	4618      	mov	r0, r3
 8003128:	3714      	adds	r7, #20
 800312a:	46bd      	mov	sp, r7
 800312c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003130:	4770      	bx	lr
	...

08003134 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003134:	b580      	push	{r7, lr}
 8003136:	b086      	sub	sp, #24
 8003138:	af00      	add	r7, sp, #0
 800313a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800313c:	4a14      	ldr	r2, [pc, #80]	; (8003190 <_sbrk+0x5c>)
 800313e:	4b15      	ldr	r3, [pc, #84]	; (8003194 <_sbrk+0x60>)
 8003140:	1ad3      	subs	r3, r2, r3
 8003142:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003144:	697b      	ldr	r3, [r7, #20]
 8003146:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003148:	4b13      	ldr	r3, [pc, #76]	; (8003198 <_sbrk+0x64>)
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	2b00      	cmp	r3, #0
 800314e:	d102      	bne.n	8003156 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003150:	4b11      	ldr	r3, [pc, #68]	; (8003198 <_sbrk+0x64>)
 8003152:	4a12      	ldr	r2, [pc, #72]	; (800319c <_sbrk+0x68>)
 8003154:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003156:	4b10      	ldr	r3, [pc, #64]	; (8003198 <_sbrk+0x64>)
 8003158:	681a      	ldr	r2, [r3, #0]
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	4413      	add	r3, r2
 800315e:	693a      	ldr	r2, [r7, #16]
 8003160:	429a      	cmp	r2, r3
 8003162:	d207      	bcs.n	8003174 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003164:	f008 fb26 	bl	800b7b4 <__errno>
 8003168:	4603      	mov	r3, r0
 800316a:	220c      	movs	r2, #12
 800316c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800316e:	f04f 33ff 	mov.w	r3, #4294967295
 8003172:	e009      	b.n	8003188 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003174:	4b08      	ldr	r3, [pc, #32]	; (8003198 <_sbrk+0x64>)
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800317a:	4b07      	ldr	r3, [pc, #28]	; (8003198 <_sbrk+0x64>)
 800317c:	681a      	ldr	r2, [r3, #0]
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	4413      	add	r3, r2
 8003182:	4a05      	ldr	r2, [pc, #20]	; (8003198 <_sbrk+0x64>)
 8003184:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003186:	68fb      	ldr	r3, [r7, #12]
}
 8003188:	4618      	mov	r0, r3
 800318a:	3718      	adds	r7, #24
 800318c:	46bd      	mov	sp, r7
 800318e:	bd80      	pop	{r7, pc}
 8003190:	20020000 	.word	0x20020000
 8003194:	00000400 	.word	0x00000400
 8003198:	200005dc 	.word	0x200005dc
 800319c:	20000870 	.word	0x20000870

080031a0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80031a0:	b480      	push	{r7}
 80031a2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80031a4:	4b06      	ldr	r3, [pc, #24]	; (80031c0 <SystemInit+0x20>)
 80031a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031aa:	4a05      	ldr	r2, [pc, #20]	; (80031c0 <SystemInit+0x20>)
 80031ac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80031b0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80031b4:	bf00      	nop
 80031b6:	46bd      	mov	sp, r7
 80031b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031bc:	4770      	bx	lr
 80031be:	bf00      	nop
 80031c0:	e000ed00 	.word	0xe000ed00

080031c4 <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80031c4:	b580      	push	{r7, lr}
 80031c6:	b096      	sub	sp, #88	; 0x58
 80031c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80031ca:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80031ce:	2200      	movs	r2, #0
 80031d0:	601a      	str	r2, [r3, #0]
 80031d2:	605a      	str	r2, [r3, #4]
 80031d4:	609a      	str	r2, [r3, #8]
 80031d6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80031d8:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80031dc:	2200      	movs	r2, #0
 80031de:	601a      	str	r2, [r3, #0]
 80031e0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80031e2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80031e6:	2200      	movs	r2, #0
 80031e8:	601a      	str	r2, [r3, #0]
 80031ea:	605a      	str	r2, [r3, #4]
 80031ec:	609a      	str	r2, [r3, #8]
 80031ee:	60da      	str	r2, [r3, #12]
 80031f0:	611a      	str	r2, [r3, #16]
 80031f2:	615a      	str	r2, [r3, #20]
 80031f4:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80031f6:	1d3b      	adds	r3, r7, #4
 80031f8:	2220      	movs	r2, #32
 80031fa:	2100      	movs	r1, #0
 80031fc:	4618      	mov	r0, r3
 80031fe:	f008 fb03 	bl	800b808 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8003202:	4b3e      	ldr	r3, [pc, #248]	; (80032fc <MX_TIM1_Init+0x138>)
 8003204:	4a3e      	ldr	r2, [pc, #248]	; (8003300 <MX_TIM1_Init+0x13c>)
 8003206:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 15;
 8003208:	4b3c      	ldr	r3, [pc, #240]	; (80032fc <MX_TIM1_Init+0x138>)
 800320a:	220f      	movs	r2, #15
 800320c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800320e:	4b3b      	ldr	r3, [pc, #236]	; (80032fc <MX_TIM1_Init+0x138>)
 8003210:	2200      	movs	r2, #0
 8003212:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 19999;
 8003214:	4b39      	ldr	r3, [pc, #228]	; (80032fc <MX_TIM1_Init+0x138>)
 8003216:	f644 621f 	movw	r2, #19999	; 0x4e1f
 800321a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800321c:	4b37      	ldr	r3, [pc, #220]	; (80032fc <MX_TIM1_Init+0x138>)
 800321e:	2200      	movs	r2, #0
 8003220:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8003222:	4b36      	ldr	r3, [pc, #216]	; (80032fc <MX_TIM1_Init+0x138>)
 8003224:	2200      	movs	r2, #0
 8003226:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003228:	4b34      	ldr	r3, [pc, #208]	; (80032fc <MX_TIM1_Init+0x138>)
 800322a:	2280      	movs	r2, #128	; 0x80
 800322c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800322e:	4833      	ldr	r0, [pc, #204]	; (80032fc <MX_TIM1_Init+0x138>)
 8003230:	f005 faf4 	bl	800881c <HAL_TIM_Base_Init>
 8003234:	4603      	mov	r3, r0
 8003236:	2b00      	cmp	r3, #0
 8003238:	d001      	beq.n	800323e <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 800323a:	f7ff fe6d 	bl	8002f18 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800323e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003242:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8003244:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003248:	4619      	mov	r1, r3
 800324a:	482c      	ldr	r0, [pc, #176]	; (80032fc <MX_TIM1_Init+0x138>)
 800324c:	f006 f8e8 	bl	8009420 <HAL_TIM_ConfigClockSource>
 8003250:	4603      	mov	r3, r0
 8003252:	2b00      	cmp	r3, #0
 8003254:	d001      	beq.n	800325a <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8003256:	f7ff fe5f 	bl	8002f18 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800325a:	4828      	ldr	r0, [pc, #160]	; (80032fc <MX_TIM1_Init+0x138>)
 800325c:	f005 fc36 	bl	8008acc <HAL_TIM_PWM_Init>
 8003260:	4603      	mov	r3, r0
 8003262:	2b00      	cmp	r3, #0
 8003264:	d001      	beq.n	800326a <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8003266:	f7ff fe57 	bl	8002f18 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800326a:	2300      	movs	r3, #0
 800326c:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800326e:	2300      	movs	r3, #0
 8003270:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003272:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003276:	4619      	mov	r1, r3
 8003278:	4820      	ldr	r0, [pc, #128]	; (80032fc <MX_TIM1_Init+0x138>)
 800327a:	f006 ffa5 	bl	800a1c8 <HAL_TIMEx_MasterConfigSynchronization>
 800327e:	4603      	mov	r3, r0
 8003280:	2b00      	cmp	r3, #0
 8003282:	d001      	beq.n	8003288 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8003284:	f7ff fe48 	bl	8002f18 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003288:	2360      	movs	r3, #96	; 0x60
 800328a:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 800328c:	2300      	movs	r3, #0
 800328e:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003290:	2300      	movs	r3, #0
 8003292:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8003294:	2300      	movs	r3, #0
 8003296:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003298:	2300      	movs	r3, #0
 800329a:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800329c:	2300      	movs	r3, #0
 800329e:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80032a0:	2300      	movs	r3, #0
 80032a2:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80032a4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80032a8:	2200      	movs	r2, #0
 80032aa:	4619      	mov	r1, r3
 80032ac:	4813      	ldr	r0, [pc, #76]	; (80032fc <MX_TIM1_Init+0x138>)
 80032ae:	f005 ff11 	bl	80090d4 <HAL_TIM_PWM_ConfigChannel>
 80032b2:	4603      	mov	r3, r0
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d001      	beq.n	80032bc <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 80032b8:	f7ff fe2e 	bl	8002f18 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80032bc:	2300      	movs	r3, #0
 80032be:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80032c0:	2300      	movs	r3, #0
 80032c2:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80032c4:	2300      	movs	r3, #0
 80032c6:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80032c8:	2300      	movs	r3, #0
 80032ca:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80032cc:	2300      	movs	r3, #0
 80032ce:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80032d0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80032d4:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80032d6:	2300      	movs	r3, #0
 80032d8:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80032da:	1d3b      	adds	r3, r7, #4
 80032dc:	4619      	mov	r1, r3
 80032de:	4807      	ldr	r0, [pc, #28]	; (80032fc <MX_TIM1_Init+0x138>)
 80032e0:	f007 f830 	bl	800a344 <HAL_TIMEx_ConfigBreakDeadTime>
 80032e4:	4603      	mov	r3, r0
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d001      	beq.n	80032ee <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 80032ea:	f7ff fe15 	bl	8002f18 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80032ee:	4803      	ldr	r0, [pc, #12]	; (80032fc <MX_TIM1_Init+0x138>)
 80032f0:	f000 f93e 	bl	8003570 <HAL_TIM_MspPostInit>

}
 80032f4:	bf00      	nop
 80032f6:	3758      	adds	r7, #88	; 0x58
 80032f8:	46bd      	mov	sp, r7
 80032fa:	bd80      	pop	{r7, pc}
 80032fc:	200005e0 	.word	0x200005e0
 8003300:	40010000 	.word	0x40010000

08003304 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8003304:	b580      	push	{r7, lr}
 8003306:	b08e      	sub	sp, #56	; 0x38
 8003308:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800330a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800330e:	2200      	movs	r2, #0
 8003310:	601a      	str	r2, [r3, #0]
 8003312:	605a      	str	r2, [r3, #4]
 8003314:	609a      	str	r2, [r3, #8]
 8003316:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003318:	f107 0320 	add.w	r3, r7, #32
 800331c:	2200      	movs	r2, #0
 800331e:	601a      	str	r2, [r3, #0]
 8003320:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003322:	1d3b      	adds	r3, r7, #4
 8003324:	2200      	movs	r2, #0
 8003326:	601a      	str	r2, [r3, #0]
 8003328:	605a      	str	r2, [r3, #4]
 800332a:	609a      	str	r2, [r3, #8]
 800332c:	60da      	str	r2, [r3, #12]
 800332e:	611a      	str	r2, [r3, #16]
 8003330:	615a      	str	r2, [r3, #20]
 8003332:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003334:	4b3d      	ldr	r3, [pc, #244]	; (800342c <MX_TIM2_Init+0x128>)
 8003336:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800333a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 15;
 800333c:	4b3b      	ldr	r3, [pc, #236]	; (800342c <MX_TIM2_Init+0x128>)
 800333e:	220f      	movs	r2, #15
 8003340:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003342:	4b3a      	ldr	r3, [pc, #232]	; (800342c <MX_TIM2_Init+0x128>)
 8003344:	2200      	movs	r2, #0
 8003346:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 19999;
 8003348:	4b38      	ldr	r3, [pc, #224]	; (800342c <MX_TIM2_Init+0x128>)
 800334a:	f644 621f 	movw	r2, #19999	; 0x4e1f
 800334e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003350:	4b36      	ldr	r3, [pc, #216]	; (800342c <MX_TIM2_Init+0x128>)
 8003352:	2200      	movs	r2, #0
 8003354:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003356:	4b35      	ldr	r3, [pc, #212]	; (800342c <MX_TIM2_Init+0x128>)
 8003358:	2280      	movs	r2, #128	; 0x80
 800335a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800335c:	4833      	ldr	r0, [pc, #204]	; (800342c <MX_TIM2_Init+0x128>)
 800335e:	f005 fa5d 	bl	800881c <HAL_TIM_Base_Init>
 8003362:	4603      	mov	r3, r0
 8003364:	2b00      	cmp	r3, #0
 8003366:	d001      	beq.n	800336c <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8003368:	f7ff fdd6 	bl	8002f18 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800336c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003370:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003372:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003376:	4619      	mov	r1, r3
 8003378:	482c      	ldr	r0, [pc, #176]	; (800342c <MX_TIM2_Init+0x128>)
 800337a:	f006 f851 	bl	8009420 <HAL_TIM_ConfigClockSource>
 800337e:	4603      	mov	r3, r0
 8003380:	2b00      	cmp	r3, #0
 8003382:	d001      	beq.n	8003388 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8003384:	f7ff fdc8 	bl	8002f18 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8003388:	4828      	ldr	r0, [pc, #160]	; (800342c <MX_TIM2_Init+0x128>)
 800338a:	f005 fb9f 	bl	8008acc <HAL_TIM_PWM_Init>
 800338e:	4603      	mov	r3, r0
 8003390:	2b00      	cmp	r3, #0
 8003392:	d001      	beq.n	8003398 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8003394:	f7ff fdc0 	bl	8002f18 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003398:	2300      	movs	r3, #0
 800339a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800339c:	2300      	movs	r3, #0
 800339e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80033a0:	f107 0320 	add.w	r3, r7, #32
 80033a4:	4619      	mov	r1, r3
 80033a6:	4821      	ldr	r0, [pc, #132]	; (800342c <MX_TIM2_Init+0x128>)
 80033a8:	f006 ff0e 	bl	800a1c8 <HAL_TIMEx_MasterConfigSynchronization>
 80033ac:	4603      	mov	r3, r0
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d001      	beq.n	80033b6 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 80033b2:	f7ff fdb1 	bl	8002f18 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80033b6:	2360      	movs	r3, #96	; 0x60
 80033b8:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80033ba:	2300      	movs	r3, #0
 80033bc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80033be:	2300      	movs	r3, #0
 80033c0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80033c2:	2300      	movs	r3, #0
 80033c4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80033c6:	1d3b      	adds	r3, r7, #4
 80033c8:	2200      	movs	r2, #0
 80033ca:	4619      	mov	r1, r3
 80033cc:	4817      	ldr	r0, [pc, #92]	; (800342c <MX_TIM2_Init+0x128>)
 80033ce:	f005 fe81 	bl	80090d4 <HAL_TIM_PWM_ConfigChannel>
 80033d2:	4603      	mov	r3, r0
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d001      	beq.n	80033dc <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 80033d8:	f7ff fd9e 	bl	8002f18 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80033dc:	1d3b      	adds	r3, r7, #4
 80033de:	2204      	movs	r2, #4
 80033e0:	4619      	mov	r1, r3
 80033e2:	4812      	ldr	r0, [pc, #72]	; (800342c <MX_TIM2_Init+0x128>)
 80033e4:	f005 fe76 	bl	80090d4 <HAL_TIM_PWM_ConfigChannel>
 80033e8:	4603      	mov	r3, r0
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d001      	beq.n	80033f2 <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 80033ee:	f7ff fd93 	bl	8002f18 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80033f2:	1d3b      	adds	r3, r7, #4
 80033f4:	2208      	movs	r2, #8
 80033f6:	4619      	mov	r1, r3
 80033f8:	480c      	ldr	r0, [pc, #48]	; (800342c <MX_TIM2_Init+0x128>)
 80033fa:	f005 fe6b 	bl	80090d4 <HAL_TIM_PWM_ConfigChannel>
 80033fe:	4603      	mov	r3, r0
 8003400:	2b00      	cmp	r3, #0
 8003402:	d001      	beq.n	8003408 <MX_TIM2_Init+0x104>
  {
    Error_Handler();
 8003404:	f7ff fd88 	bl	8002f18 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8003408:	1d3b      	adds	r3, r7, #4
 800340a:	220c      	movs	r2, #12
 800340c:	4619      	mov	r1, r3
 800340e:	4807      	ldr	r0, [pc, #28]	; (800342c <MX_TIM2_Init+0x128>)
 8003410:	f005 fe60 	bl	80090d4 <HAL_TIM_PWM_ConfigChannel>
 8003414:	4603      	mov	r3, r0
 8003416:	2b00      	cmp	r3, #0
 8003418:	d001      	beq.n	800341e <MX_TIM2_Init+0x11a>
  {
    Error_Handler();
 800341a:	f7ff fd7d 	bl	8002f18 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800341e:	4803      	ldr	r0, [pc, #12]	; (800342c <MX_TIM2_Init+0x128>)
 8003420:	f000 f8a6 	bl	8003570 <HAL_TIM_MspPostInit>

}
 8003424:	bf00      	nop
 8003426:	3738      	adds	r7, #56	; 0x38
 8003428:	46bd      	mov	sp, r7
 800342a:	bd80      	pop	{r7, pc}
 800342c:	20000628 	.word	0x20000628

08003430 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8003430:	b580      	push	{r7, lr}
 8003432:	b086      	sub	sp, #24
 8003434:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003436:	f107 0308 	add.w	r3, r7, #8
 800343a:	2200      	movs	r2, #0
 800343c:	601a      	str	r2, [r3, #0]
 800343e:	605a      	str	r2, [r3, #4]
 8003440:	609a      	str	r2, [r3, #8]
 8003442:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003444:	463b      	mov	r3, r7
 8003446:	2200      	movs	r2, #0
 8003448:	601a      	str	r2, [r3, #0]
 800344a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800344c:	4b1d      	ldr	r3, [pc, #116]	; (80034c4 <MX_TIM3_Init+0x94>)
 800344e:	4a1e      	ldr	r2, [pc, #120]	; (80034c8 <MX_TIM3_Init+0x98>)
 8003450:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 15;
 8003452:	4b1c      	ldr	r3, [pc, #112]	; (80034c4 <MX_TIM3_Init+0x94>)
 8003454:	220f      	movs	r2, #15
 8003456:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003458:	4b1a      	ldr	r3, [pc, #104]	; (80034c4 <MX_TIM3_Init+0x94>)
 800345a:	2200      	movs	r2, #0
 800345c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 9999;
 800345e:	4b19      	ldr	r3, [pc, #100]	; (80034c4 <MX_TIM3_Init+0x94>)
 8003460:	f242 720f 	movw	r2, #9999	; 0x270f
 8003464:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003466:	4b17      	ldr	r3, [pc, #92]	; (80034c4 <MX_TIM3_Init+0x94>)
 8003468:	2200      	movs	r2, #0
 800346a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800346c:	4b15      	ldr	r3, [pc, #84]	; (80034c4 <MX_TIM3_Init+0x94>)
 800346e:	2280      	movs	r2, #128	; 0x80
 8003470:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003472:	4814      	ldr	r0, [pc, #80]	; (80034c4 <MX_TIM3_Init+0x94>)
 8003474:	f005 f9d2 	bl	800881c <HAL_TIM_Base_Init>
 8003478:	4603      	mov	r3, r0
 800347a:	2b00      	cmp	r3, #0
 800347c:	d001      	beq.n	8003482 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 800347e:	f7ff fd4b 	bl	8002f18 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003482:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003486:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003488:	f107 0308 	add.w	r3, r7, #8
 800348c:	4619      	mov	r1, r3
 800348e:	480d      	ldr	r0, [pc, #52]	; (80034c4 <MX_TIM3_Init+0x94>)
 8003490:	f005 ffc6 	bl	8009420 <HAL_TIM_ConfigClockSource>
 8003494:	4603      	mov	r3, r0
 8003496:	2b00      	cmp	r3, #0
 8003498:	d001      	beq.n	800349e <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 800349a:	f7ff fd3d 	bl	8002f18 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800349e:	2300      	movs	r3, #0
 80034a0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80034a2:	2300      	movs	r3, #0
 80034a4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80034a6:	463b      	mov	r3, r7
 80034a8:	4619      	mov	r1, r3
 80034aa:	4806      	ldr	r0, [pc, #24]	; (80034c4 <MX_TIM3_Init+0x94>)
 80034ac:	f006 fe8c 	bl	800a1c8 <HAL_TIMEx_MasterConfigSynchronization>
 80034b0:	4603      	mov	r3, r0
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d001      	beq.n	80034ba <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 80034b6:	f7ff fd2f 	bl	8002f18 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80034ba:	bf00      	nop
 80034bc:	3718      	adds	r7, #24
 80034be:	46bd      	mov	sp, r7
 80034c0:	bd80      	pop	{r7, pc}
 80034c2:	bf00      	nop
 80034c4:	20000670 	.word	0x20000670
 80034c8:	40000400 	.word	0x40000400

080034cc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80034cc:	b580      	push	{r7, lr}
 80034ce:	b086      	sub	sp, #24
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	4a22      	ldr	r2, [pc, #136]	; (8003564 <HAL_TIM_Base_MspInit+0x98>)
 80034da:	4293      	cmp	r3, r2
 80034dc:	d10e      	bne.n	80034fc <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80034de:	2300      	movs	r3, #0
 80034e0:	617b      	str	r3, [r7, #20]
 80034e2:	4b21      	ldr	r3, [pc, #132]	; (8003568 <HAL_TIM_Base_MspInit+0x9c>)
 80034e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034e6:	4a20      	ldr	r2, [pc, #128]	; (8003568 <HAL_TIM_Base_MspInit+0x9c>)
 80034e8:	f043 0301 	orr.w	r3, r3, #1
 80034ec:	6453      	str	r3, [r2, #68]	; 0x44
 80034ee:	4b1e      	ldr	r3, [pc, #120]	; (8003568 <HAL_TIM_Base_MspInit+0x9c>)
 80034f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034f2:	f003 0301 	and.w	r3, r3, #1
 80034f6:	617b      	str	r3, [r7, #20]
 80034f8:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 80034fa:	e02e      	b.n	800355a <HAL_TIM_Base_MspInit+0x8e>
  else if(tim_baseHandle->Instance==TIM2)
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003504:	d10e      	bne.n	8003524 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003506:	2300      	movs	r3, #0
 8003508:	613b      	str	r3, [r7, #16]
 800350a:	4b17      	ldr	r3, [pc, #92]	; (8003568 <HAL_TIM_Base_MspInit+0x9c>)
 800350c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800350e:	4a16      	ldr	r2, [pc, #88]	; (8003568 <HAL_TIM_Base_MspInit+0x9c>)
 8003510:	f043 0301 	orr.w	r3, r3, #1
 8003514:	6413      	str	r3, [r2, #64]	; 0x40
 8003516:	4b14      	ldr	r3, [pc, #80]	; (8003568 <HAL_TIM_Base_MspInit+0x9c>)
 8003518:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800351a:	f003 0301 	and.w	r3, r3, #1
 800351e:	613b      	str	r3, [r7, #16]
 8003520:	693b      	ldr	r3, [r7, #16]
}
 8003522:	e01a      	b.n	800355a <HAL_TIM_Base_MspInit+0x8e>
  else if(tim_baseHandle->Instance==TIM3)
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	4a10      	ldr	r2, [pc, #64]	; (800356c <HAL_TIM_Base_MspInit+0xa0>)
 800352a:	4293      	cmp	r3, r2
 800352c:	d115      	bne.n	800355a <HAL_TIM_Base_MspInit+0x8e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800352e:	2300      	movs	r3, #0
 8003530:	60fb      	str	r3, [r7, #12]
 8003532:	4b0d      	ldr	r3, [pc, #52]	; (8003568 <HAL_TIM_Base_MspInit+0x9c>)
 8003534:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003536:	4a0c      	ldr	r2, [pc, #48]	; (8003568 <HAL_TIM_Base_MspInit+0x9c>)
 8003538:	f043 0302 	orr.w	r3, r3, #2
 800353c:	6413      	str	r3, [r2, #64]	; 0x40
 800353e:	4b0a      	ldr	r3, [pc, #40]	; (8003568 <HAL_TIM_Base_MspInit+0x9c>)
 8003540:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003542:	f003 0302 	and.w	r3, r3, #2
 8003546:	60fb      	str	r3, [r7, #12]
 8003548:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800354a:	2200      	movs	r2, #0
 800354c:	2100      	movs	r1, #0
 800354e:	201d      	movs	r0, #29
 8003550:	f002 fa36 	bl	80059c0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003554:	201d      	movs	r0, #29
 8003556:	f002 fa5f 	bl	8005a18 <HAL_NVIC_EnableIRQ>
}
 800355a:	bf00      	nop
 800355c:	3718      	adds	r7, #24
 800355e:	46bd      	mov	sp, r7
 8003560:	bd80      	pop	{r7, pc}
 8003562:	bf00      	nop
 8003564:	40010000 	.word	0x40010000
 8003568:	40023800 	.word	0x40023800
 800356c:	40000400 	.word	0x40000400

08003570 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8003570:	b580      	push	{r7, lr}
 8003572:	b08a      	sub	sp, #40	; 0x28
 8003574:	af00      	add	r7, sp, #0
 8003576:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003578:	f107 0314 	add.w	r3, r7, #20
 800357c:	2200      	movs	r2, #0
 800357e:	601a      	str	r2, [r3, #0]
 8003580:	605a      	str	r2, [r3, #4]
 8003582:	609a      	str	r2, [r3, #8]
 8003584:	60da      	str	r2, [r3, #12]
 8003586:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	4a24      	ldr	r2, [pc, #144]	; (8003620 <HAL_TIM_MspPostInit+0xb0>)
 800358e:	4293      	cmp	r3, r2
 8003590:	d11f      	bne.n	80035d2 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003592:	2300      	movs	r3, #0
 8003594:	613b      	str	r3, [r7, #16]
 8003596:	4b23      	ldr	r3, [pc, #140]	; (8003624 <HAL_TIM_MspPostInit+0xb4>)
 8003598:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800359a:	4a22      	ldr	r2, [pc, #136]	; (8003624 <HAL_TIM_MspPostInit+0xb4>)
 800359c:	f043 0301 	orr.w	r3, r3, #1
 80035a0:	6313      	str	r3, [r2, #48]	; 0x30
 80035a2:	4b20      	ldr	r3, [pc, #128]	; (8003624 <HAL_TIM_MspPostInit+0xb4>)
 80035a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035a6:	f003 0301 	and.w	r3, r3, #1
 80035aa:	613b      	str	r3, [r7, #16]
 80035ac:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80035ae:	f44f 7380 	mov.w	r3, #256	; 0x100
 80035b2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035b4:	2302      	movs	r3, #2
 80035b6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035b8:	2300      	movs	r3, #0
 80035ba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80035bc:	2300      	movs	r3, #0
 80035be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80035c0:	2301      	movs	r3, #1
 80035c2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80035c4:	f107 0314 	add.w	r3, r7, #20
 80035c8:	4619      	mov	r1, r3
 80035ca:	4817      	ldr	r0, [pc, #92]	; (8003628 <HAL_TIM_MspPostInit+0xb8>)
 80035cc:	f002 febe 	bl	800634c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80035d0:	e022      	b.n	8003618 <HAL_TIM_MspPostInit+0xa8>
  else if(timHandle->Instance==TIM2)
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80035da:	d11d      	bne.n	8003618 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80035dc:	2300      	movs	r3, #0
 80035de:	60fb      	str	r3, [r7, #12]
 80035e0:	4b10      	ldr	r3, [pc, #64]	; (8003624 <HAL_TIM_MspPostInit+0xb4>)
 80035e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035e4:	4a0f      	ldr	r2, [pc, #60]	; (8003624 <HAL_TIM_MspPostInit+0xb4>)
 80035e6:	f043 0301 	orr.w	r3, r3, #1
 80035ea:	6313      	str	r3, [r2, #48]	; 0x30
 80035ec:	4b0d      	ldr	r3, [pc, #52]	; (8003624 <HAL_TIM_MspPostInit+0xb4>)
 80035ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035f0:	f003 0301 	and.w	r3, r3, #1
 80035f4:	60fb      	str	r3, [r7, #12]
 80035f6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 80035f8:	230f      	movs	r3, #15
 80035fa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035fc:	2302      	movs	r3, #2
 80035fe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003600:	2300      	movs	r3, #0
 8003602:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003604:	2300      	movs	r3, #0
 8003606:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003608:	2301      	movs	r3, #1
 800360a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800360c:	f107 0314 	add.w	r3, r7, #20
 8003610:	4619      	mov	r1, r3
 8003612:	4805      	ldr	r0, [pc, #20]	; (8003628 <HAL_TIM_MspPostInit+0xb8>)
 8003614:	f002 fe9a 	bl	800634c <HAL_GPIO_Init>
}
 8003618:	bf00      	nop
 800361a:	3728      	adds	r7, #40	; 0x28
 800361c:	46bd      	mov	sp, r7
 800361e:	bd80      	pop	{r7, pc}
 8003620:	40010000 	.word	0x40010000
 8003624:	40023800 	.word	0x40023800
 8003628:	40020000 	.word	0x40020000

0800362c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800362c:	b580      	push	{r7, lr}
 800362e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003630:	4b11      	ldr	r3, [pc, #68]	; (8003678 <MX_USART1_UART_Init+0x4c>)
 8003632:	4a12      	ldr	r2, [pc, #72]	; (800367c <MX_USART1_UART_Init+0x50>)
 8003634:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8003636:	4b10      	ldr	r3, [pc, #64]	; (8003678 <MX_USART1_UART_Init+0x4c>)
 8003638:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800363c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800363e:	4b0e      	ldr	r3, [pc, #56]	; (8003678 <MX_USART1_UART_Init+0x4c>)
 8003640:	2200      	movs	r2, #0
 8003642:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003644:	4b0c      	ldr	r3, [pc, #48]	; (8003678 <MX_USART1_UART_Init+0x4c>)
 8003646:	2200      	movs	r2, #0
 8003648:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800364a:	4b0b      	ldr	r3, [pc, #44]	; (8003678 <MX_USART1_UART_Init+0x4c>)
 800364c:	2200      	movs	r2, #0
 800364e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003650:	4b09      	ldr	r3, [pc, #36]	; (8003678 <MX_USART1_UART_Init+0x4c>)
 8003652:	220c      	movs	r2, #12
 8003654:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003656:	4b08      	ldr	r3, [pc, #32]	; (8003678 <MX_USART1_UART_Init+0x4c>)
 8003658:	2200      	movs	r2, #0
 800365a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800365c:	4b06      	ldr	r3, [pc, #24]	; (8003678 <MX_USART1_UART_Init+0x4c>)
 800365e:	2200      	movs	r2, #0
 8003660:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003662:	4805      	ldr	r0, [pc, #20]	; (8003678 <MX_USART1_UART_Init+0x4c>)
 8003664:	f006 ff48 	bl	800a4f8 <HAL_UART_Init>
 8003668:	4603      	mov	r3, r0
 800366a:	2b00      	cmp	r3, #0
 800366c:	d001      	beq.n	8003672 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800366e:	f7ff fc53 	bl	8002f18 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003672:	bf00      	nop
 8003674:	bd80      	pop	{r7, pc}
 8003676:	bf00      	nop
 8003678:	200006b8 	.word	0x200006b8
 800367c:	40011000 	.word	0x40011000

08003680 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003680:	b580      	push	{r7, lr}
 8003682:	b08a      	sub	sp, #40	; 0x28
 8003684:	af00      	add	r7, sp, #0
 8003686:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003688:	f107 0314 	add.w	r3, r7, #20
 800368c:	2200      	movs	r2, #0
 800368e:	601a      	str	r2, [r3, #0]
 8003690:	605a      	str	r2, [r3, #4]
 8003692:	609a      	str	r2, [r3, #8]
 8003694:	60da      	str	r2, [r3, #12]
 8003696:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	4a1d      	ldr	r2, [pc, #116]	; (8003714 <HAL_UART_MspInit+0x94>)
 800369e:	4293      	cmp	r3, r2
 80036a0:	d134      	bne.n	800370c <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80036a2:	2300      	movs	r3, #0
 80036a4:	613b      	str	r3, [r7, #16]
 80036a6:	4b1c      	ldr	r3, [pc, #112]	; (8003718 <HAL_UART_MspInit+0x98>)
 80036a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036aa:	4a1b      	ldr	r2, [pc, #108]	; (8003718 <HAL_UART_MspInit+0x98>)
 80036ac:	f043 0310 	orr.w	r3, r3, #16
 80036b0:	6453      	str	r3, [r2, #68]	; 0x44
 80036b2:	4b19      	ldr	r3, [pc, #100]	; (8003718 <HAL_UART_MspInit+0x98>)
 80036b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036b6:	f003 0310 	and.w	r3, r3, #16
 80036ba:	613b      	str	r3, [r7, #16]
 80036bc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80036be:	2300      	movs	r3, #0
 80036c0:	60fb      	str	r3, [r7, #12]
 80036c2:	4b15      	ldr	r3, [pc, #84]	; (8003718 <HAL_UART_MspInit+0x98>)
 80036c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036c6:	4a14      	ldr	r2, [pc, #80]	; (8003718 <HAL_UART_MspInit+0x98>)
 80036c8:	f043 0301 	orr.w	r3, r3, #1
 80036cc:	6313      	str	r3, [r2, #48]	; 0x30
 80036ce:	4b12      	ldr	r3, [pc, #72]	; (8003718 <HAL_UART_MspInit+0x98>)
 80036d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036d2:	f003 0301 	and.w	r3, r3, #1
 80036d6:	60fb      	str	r3, [r7, #12]
 80036d8:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80036da:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80036de:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80036e0:	2302      	movs	r3, #2
 80036e2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036e4:	2300      	movs	r3, #0
 80036e6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80036e8:	2303      	movs	r3, #3
 80036ea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80036ec:	2307      	movs	r3, #7
 80036ee:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80036f0:	f107 0314 	add.w	r3, r7, #20
 80036f4:	4619      	mov	r1, r3
 80036f6:	4809      	ldr	r0, [pc, #36]	; (800371c <HAL_UART_MspInit+0x9c>)
 80036f8:	f002 fe28 	bl	800634c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80036fc:	2200      	movs	r2, #0
 80036fe:	2100      	movs	r1, #0
 8003700:	2025      	movs	r0, #37	; 0x25
 8003702:	f002 f95d 	bl	80059c0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003706:	2025      	movs	r0, #37	; 0x25
 8003708:	f002 f986 	bl	8005a18 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800370c:	bf00      	nop
 800370e:	3728      	adds	r7, #40	; 0x28
 8003710:	46bd      	mov	sp, r7
 8003712:	bd80      	pop	{r7, pc}
 8003714:	40011000 	.word	0x40011000
 8003718:	40023800 	.word	0x40023800
 800371c:	40020000 	.word	0x40020000

08003720 <angle_init>:
#include "math/angle.h"
#include <stdint.h>
#include <stdio.h>
#include <math.h>

void angle_init(struct Angle* angle){
 8003720:	b480      	push	{r7}
 8003722:	b083      	sub	sp, #12
 8003724:	af00      	add	r7, sp, #0
 8003726:	6078      	str	r0, [r7, #4]
	angle->pitch = 0;
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	f04f 0200 	mov.w	r2, #0
 800372e:	601a      	str	r2, [r3, #0]
	angle->roll = 0;
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	f04f 0200 	mov.w	r2, #0
 8003736:	605a      	str	r2, [r3, #4]
	angle->yaw = 0;
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	f04f 0200 	mov.w	r2, #0
 800373e:	609a      	str	r2, [r3, #8]
}
 8003740:	bf00      	nop
 8003742:	370c      	adds	r7, #12
 8003744:	46bd      	mov	sp, r7
 8003746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800374a:	4770      	bx	lr

0800374c <angle_velocity_init>:

void angle_velocity_init(struct Angle_velocity* angle_velocity){
 800374c:	b480      	push	{r7}
 800374e:	b085      	sub	sp, #20
 8003750:	af00      	add	r7, sp, #0
 8003752:	6078      	str	r0, [r7, #4]
	angle_velocity->d_pitch = 0;
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	f04f 0200 	mov.w	r2, #0
 800375a:	601a      	str	r2, [r3, #0]
	angle_velocity->d_roll = 0;
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	f04f 0200 	mov.w	r2, #0
 8003762:	605a      	str	r2, [r3, #4]
	angle_velocity->d_yaw = 0;
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	f04f 0200 	mov.w	r2, #0
 800376a:	609a      	str	r2, [r3, #8]
	for(int i = 0; i < dimension_in; i++){
 800376c:	2300      	movs	r3, #0
 800376e:	60fb      	str	r3, [r7, #12]
 8003770:	e00b      	b.n	800378a <angle_velocity_init+0x3e>
		angle_velocity->d_angle[i] = 0;
 8003772:	687a      	ldr	r2, [r7, #4]
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	3302      	adds	r3, #2
 8003778:	009b      	lsls	r3, r3, #2
 800377a:	4413      	add	r3, r2
 800377c:	3304      	adds	r3, #4
 800377e:	f04f 0200 	mov.w	r2, #0
 8003782:	601a      	str	r2, [r3, #0]
	for(int i = 0; i < dimension_in; i++){
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	3301      	adds	r3, #1
 8003788:	60fb      	str	r3, [r7, #12]
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	2b01      	cmp	r3, #1
 800378e:	ddf0      	ble.n	8003772 <angle_velocity_init+0x26>
	}
}
 8003790:	bf00      	nop
 8003792:	bf00      	nop
 8003794:	3714      	adds	r7, #20
 8003796:	46bd      	mov	sp, r7
 8003798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800379c:	4770      	bx	lr
	...

080037a0 <angle_calculate>:

void angle_calculate(struct Angle* angle, struct Accelerate* accelerate){
 80037a0:	b5b0      	push	{r4, r5, r7, lr}
 80037a2:	b086      	sub	sp, #24
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	6078      	str	r0, [r7, #4]
 80037a8:	6039      	str	r1, [r7, #0]

	float Bx = accelerate->destination_a_f[0];
 80037aa:	683b      	ldr	r3, [r7, #0]
 80037ac:	68db      	ldr	r3, [r3, #12]
 80037ae:	617b      	str	r3, [r7, #20]
	float By = accelerate->destination_a_f[1];
 80037b0:	683b      	ldr	r3, [r7, #0]
 80037b2:	691b      	ldr	r3, [r3, #16]
 80037b4:	613b      	str	r3, [r7, #16]
	float Bz = accelerate->destination_a_f[2];
 80037b6:	683b      	ldr	r3, [r7, #0]
 80037b8:	695b      	ldr	r3, [r3, #20]
 80037ba:	60fb      	str	r3, [r7, #12]

	angle->pitch = atan2(-Bx, sqrt(By * By + Bz * Bz)) / M_PI * 180;
 80037bc:	edd7 7a05 	vldr	s15, [r7, #20]
 80037c0:	eef1 7a67 	vneg.f32	s15, s15
 80037c4:	ee17 3a90 	vmov	r3, s15
 80037c8:	4618      	mov	r0, r3
 80037ca:	f7fc fed5 	bl	8000578 <__aeabi_f2d>
 80037ce:	4604      	mov	r4, r0
 80037d0:	460d      	mov	r5, r1
 80037d2:	edd7 7a04 	vldr	s15, [r7, #16]
 80037d6:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80037da:	edd7 7a03 	vldr	s15, [r7, #12]
 80037de:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80037e2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80037e6:	ee17 0a90 	vmov	r0, s15
 80037ea:	f7fc fec5 	bl	8000578 <__aeabi_f2d>
 80037ee:	4602      	mov	r2, r0
 80037f0:	460b      	mov	r3, r1
 80037f2:	ec43 2b10 	vmov	d0, r2, r3
 80037f6:	f00c fdc5 	bl	8010384 <sqrt>
 80037fa:	eeb0 7a40 	vmov.f32	s14, s0
 80037fe:	eef0 7a60 	vmov.f32	s15, s1
 8003802:	eeb0 1a47 	vmov.f32	s2, s14
 8003806:	eef0 1a67 	vmov.f32	s3, s15
 800380a:	ec45 4b10 	vmov	d0, r4, r5
 800380e:	f00c fd79 	bl	8010304 <atan2>
 8003812:	ec51 0b10 	vmov	r0, r1, d0
 8003816:	a35c      	add	r3, pc, #368	; (adr r3, 8003988 <angle_calculate+0x1e8>)
 8003818:	e9d3 2300 	ldrd	r2, r3, [r3]
 800381c:	f7fd f82e 	bl	800087c <__aeabi_ddiv>
 8003820:	4602      	mov	r2, r0
 8003822:	460b      	mov	r3, r1
 8003824:	4610      	mov	r0, r2
 8003826:	4619      	mov	r1, r3
 8003828:	f04f 0200 	mov.w	r2, #0
 800382c:	4b58      	ldr	r3, [pc, #352]	; (8003990 <angle_calculate+0x1f0>)
 800382e:	f7fc fefb 	bl	8000628 <__aeabi_dmul>
 8003832:	4602      	mov	r2, r0
 8003834:	460b      	mov	r3, r1
 8003836:	4610      	mov	r0, r2
 8003838:	4619      	mov	r1, r3
 800383a:	f7fd f9ed 	bl	8000c18 <__aeabi_d2f>
 800383e:	4602      	mov	r2, r0
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	601a      	str	r2, [r3, #0]
	angle->roll = atan2(By, Bz) / M_PI * 180;
 8003844:	6938      	ldr	r0, [r7, #16]
 8003846:	f7fc fe97 	bl	8000578 <__aeabi_f2d>
 800384a:	4604      	mov	r4, r0
 800384c:	460d      	mov	r5, r1
 800384e:	68f8      	ldr	r0, [r7, #12]
 8003850:	f7fc fe92 	bl	8000578 <__aeabi_f2d>
 8003854:	4602      	mov	r2, r0
 8003856:	460b      	mov	r3, r1
 8003858:	ec43 2b11 	vmov	d1, r2, r3
 800385c:	ec45 4b10 	vmov	d0, r4, r5
 8003860:	f00c fd50 	bl	8010304 <atan2>
 8003864:	ec51 0b10 	vmov	r0, r1, d0
 8003868:	a347      	add	r3, pc, #284	; (adr r3, 8003988 <angle_calculate+0x1e8>)
 800386a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800386e:	f7fd f805 	bl	800087c <__aeabi_ddiv>
 8003872:	4602      	mov	r2, r0
 8003874:	460b      	mov	r3, r1
 8003876:	4610      	mov	r0, r2
 8003878:	4619      	mov	r1, r3
 800387a:	f04f 0200 	mov.w	r2, #0
 800387e:	4b44      	ldr	r3, [pc, #272]	; (8003990 <angle_calculate+0x1f0>)
 8003880:	f7fc fed2 	bl	8000628 <__aeabi_dmul>
 8003884:	4602      	mov	r2, r0
 8003886:	460b      	mov	r3, r1
 8003888:	4610      	mov	r0, r2
 800388a:	4619      	mov	r1, r3
 800388c:	f7fd f9c4 	bl	8000c18 <__aeabi_d2f>
 8003890:	4602      	mov	r2, r0
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	605a      	str	r2, [r3, #4]
	angle->yaw = 0;// 
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	f04f 0200 	mov.w	r2, #0
 800389c:	609a      	str	r2, [r3, #8]

	angle->angle[0] = atan2(-Bx, sqrt(By * By + Bz * Bz)) / M_PI * 180;
 800389e:	edd7 7a05 	vldr	s15, [r7, #20]
 80038a2:	eef1 7a67 	vneg.f32	s15, s15
 80038a6:	ee17 3a90 	vmov	r3, s15
 80038aa:	4618      	mov	r0, r3
 80038ac:	f7fc fe64 	bl	8000578 <__aeabi_f2d>
 80038b0:	4604      	mov	r4, r0
 80038b2:	460d      	mov	r5, r1
 80038b4:	edd7 7a04 	vldr	s15, [r7, #16]
 80038b8:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80038bc:	edd7 7a03 	vldr	s15, [r7, #12]
 80038c0:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80038c4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80038c8:	ee17 0a90 	vmov	r0, s15
 80038cc:	f7fc fe54 	bl	8000578 <__aeabi_f2d>
 80038d0:	4602      	mov	r2, r0
 80038d2:	460b      	mov	r3, r1
 80038d4:	ec43 2b10 	vmov	d0, r2, r3
 80038d8:	f00c fd54 	bl	8010384 <sqrt>
 80038dc:	eeb0 7a40 	vmov.f32	s14, s0
 80038e0:	eef0 7a60 	vmov.f32	s15, s1
 80038e4:	eeb0 1a47 	vmov.f32	s2, s14
 80038e8:	eef0 1a67 	vmov.f32	s3, s15
 80038ec:	ec45 4b10 	vmov	d0, r4, r5
 80038f0:	f00c fd08 	bl	8010304 <atan2>
 80038f4:	ec51 0b10 	vmov	r0, r1, d0
 80038f8:	a323      	add	r3, pc, #140	; (adr r3, 8003988 <angle_calculate+0x1e8>)
 80038fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038fe:	f7fc ffbd 	bl	800087c <__aeabi_ddiv>
 8003902:	4602      	mov	r2, r0
 8003904:	460b      	mov	r3, r1
 8003906:	4610      	mov	r0, r2
 8003908:	4619      	mov	r1, r3
 800390a:	f04f 0200 	mov.w	r2, #0
 800390e:	4b20      	ldr	r3, [pc, #128]	; (8003990 <angle_calculate+0x1f0>)
 8003910:	f7fc fe8a 	bl	8000628 <__aeabi_dmul>
 8003914:	4602      	mov	r2, r0
 8003916:	460b      	mov	r3, r1
 8003918:	4610      	mov	r0, r2
 800391a:	4619      	mov	r1, r3
 800391c:	f7fd f97c 	bl	8000c18 <__aeabi_d2f>
 8003920:	4602      	mov	r2, r0
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	60da      	str	r2, [r3, #12]
	angle->angle[1] = atan2(By, Bz) / M_PI * 180;
 8003926:	6938      	ldr	r0, [r7, #16]
 8003928:	f7fc fe26 	bl	8000578 <__aeabi_f2d>
 800392c:	4604      	mov	r4, r0
 800392e:	460d      	mov	r5, r1
 8003930:	68f8      	ldr	r0, [r7, #12]
 8003932:	f7fc fe21 	bl	8000578 <__aeabi_f2d>
 8003936:	4602      	mov	r2, r0
 8003938:	460b      	mov	r3, r1
 800393a:	ec43 2b11 	vmov	d1, r2, r3
 800393e:	ec45 4b10 	vmov	d0, r4, r5
 8003942:	f00c fcdf 	bl	8010304 <atan2>
 8003946:	ec51 0b10 	vmov	r0, r1, d0
 800394a:	a30f      	add	r3, pc, #60	; (adr r3, 8003988 <angle_calculate+0x1e8>)
 800394c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003950:	f7fc ff94 	bl	800087c <__aeabi_ddiv>
 8003954:	4602      	mov	r2, r0
 8003956:	460b      	mov	r3, r1
 8003958:	4610      	mov	r0, r2
 800395a:	4619      	mov	r1, r3
 800395c:	f04f 0200 	mov.w	r2, #0
 8003960:	4b0b      	ldr	r3, [pc, #44]	; (8003990 <angle_calculate+0x1f0>)
 8003962:	f7fc fe61 	bl	8000628 <__aeabi_dmul>
 8003966:	4602      	mov	r2, r0
 8003968:	460b      	mov	r3, r1
 800396a:	4610      	mov	r0, r2
 800396c:	4619      	mov	r1, r3
 800396e:	f7fd f953 	bl	8000c18 <__aeabi_d2f>
 8003972:	4602      	mov	r2, r0
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	611a      	str	r2, [r3, #16]
	angle->angle[2] = 0;// 
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	f04f 0200 	mov.w	r2, #0
 800397e:	615a      	str	r2, [r3, #20]
}
 8003980:	bf00      	nop
 8003982:	3718      	adds	r7, #24
 8003984:	46bd      	mov	sp, r7
 8003986:	bdb0      	pop	{r4, r5, r7, pc}
 8003988:	54442d18 	.word	0x54442d18
 800398c:	400921fb 	.word	0x400921fb
 8003990:	40668000 	.word	0x40668000

08003994 <angle_velocity_calculate>:


void angle_velocity_calculate(struct Angle_velocity* angle_velocity, struct Gyro* gyro){
 8003994:	b480      	push	{r7}
 8003996:	b083      	sub	sp, #12
 8003998:	af00      	add	r7, sp, #0
 800399a:	6078      	str	r0, [r7, #4]
 800399c:	6039      	str	r1, [r7, #0]

	angle_velocity->d_pitch = gyro->destination_g_f[1];
 800399e:	683b      	ldr	r3, [r7, #0]
 80039a0:	691a      	ldr	r2, [r3, #16]
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	601a      	str	r2, [r3, #0]
	angle_velocity->d_roll = gyro->destination_g_f[0];
 80039a6:	683b      	ldr	r3, [r7, #0]
 80039a8:	68da      	ldr	r2, [r3, #12]
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	605a      	str	r2, [r3, #4]
	angle_velocity->d_yaw = gyro->destination_g_f[2];
 80039ae:	683b      	ldr	r3, [r7, #0]
 80039b0:	695a      	ldr	r2, [r3, #20]
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	609a      	str	r2, [r3, #8]

	angle_velocity->d_angle[0] = gyro->destination_g_f[1];
 80039b6:	683b      	ldr	r3, [r7, #0]
 80039b8:	691a      	ldr	r2, [r3, #16]
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	60da      	str	r2, [r3, #12]
	angle_velocity->d_angle[1] = gyro->destination_g_f[0];
 80039be:	683b      	ldr	r3, [r7, #0]
 80039c0:	68da      	ldr	r2, [r3, #12]
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	611a      	str	r2, [r3, #16]
	angle_velocity->d_angle[2] = gyro->destination_g_f[2];
 80039c6:	683b      	ldr	r3, [r7, #0]
 80039c8:	695a      	ldr	r2, [r3, #20]
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	615a      	str	r2, [r3, #20]

}
 80039ce:	bf00      	nop
 80039d0:	370c      	adds	r7, #12
 80039d2:	46bd      	mov	sp, r7
 80039d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d8:	4770      	bx	lr

080039da <average_filter>:

float k_gyro = 0.09;															//       

float k_alt = 0.09;																//       

float average_filter(float newVal, float filVal, float k){
 80039da:	b480      	push	{r7}
 80039dc:	b085      	sub	sp, #20
 80039de:	af00      	add	r7, sp, #0
 80039e0:	ed87 0a03 	vstr	s0, [r7, #12]
 80039e4:	edc7 0a02 	vstr	s1, [r7, #8]
 80039e8:	ed87 1a01 	vstr	s2, [r7, #4]
	filVal += (newVal - filVal)*k;
 80039ec:	ed97 7a03 	vldr	s14, [r7, #12]
 80039f0:	edd7 7a02 	vldr	s15, [r7, #8]
 80039f4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80039f8:	edd7 7a01 	vldr	s15, [r7, #4]
 80039fc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003a00:	ed97 7a02 	vldr	s14, [r7, #8]
 8003a04:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003a08:	edc7 7a02 	vstr	s15, [r7, #8]
	return filVal;
 8003a0c:	68bb      	ldr	r3, [r7, #8]
 8003a0e:	ee07 3a90 	vmov	s15, r3
}
 8003a12:	eeb0 0a67 	vmov.f32	s0, s15
 8003a16:	3714      	adds	r7, #20
 8003a18:	46bd      	mov	sp, r7
 8003a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a1e:	4770      	bx	lr

08003a20 <initGMedian>:


void initGMedian(struct GMedian* gmedian) {
 8003a20:	b480      	push	{r7}
 8003a22:	b083      	sub	sp, #12
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	6078      	str	r0, [r7, #4]
    gmedian->count = 0;
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	2200      	movs	r2, #0
 8003a2c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
    gmedian->destination_f_m = 0;
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	f04f 0200 	mov.w	r2, #0
 8003a36:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8003a38:	bf00      	nop
 8003a3a:	370c      	adds	r7, #12
 8003a3c:	46bd      	mov	sp, r7
 8003a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a42:	4770      	bx	lr

08003a44 <filtered>:

TYPE filtered(struct GMedian* gmedian, TYPE newVal) {
 8003a44:	b480      	push	{r7}
 8003a46:	b087      	sub	sp, #28
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	6078      	str	r0, [r7, #4]
 8003a4c:	ed87 0a00 	vstr	s0, [r7]
    gmedian->buffer[gmedian->count] = newVal;
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003a56:	687a      	ldr	r2, [r7, #4]
 8003a58:	009b      	lsls	r3, r3, #2
 8003a5a:	4413      	add	r3, r2
 8003a5c:	683a      	ldr	r2, [r7, #0]
 8003a5e:	601a      	str	r2, [r3, #0]

    if ((gmedian->count < MAX_SIZE - 1) && (gmedian->buffer[gmedian->count] > gmedian->buffer[gmedian->count + 1])) {
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003a66:	2b08      	cmp	r3, #8
 8003a68:	d84b      	bhi.n	8003b02 <filtered+0xbe>
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003a70:	687a      	ldr	r2, [r7, #4]
 8003a72:	009b      	lsls	r3, r3, #2
 8003a74:	4413      	add	r3, r2
 8003a76:	ed93 7a00 	vldr	s14, [r3]
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003a80:	3301      	adds	r3, #1
 8003a82:	687a      	ldr	r2, [r7, #4]
 8003a84:	009b      	lsls	r3, r3, #2
 8003a86:	4413      	add	r3, r2
 8003a88:	edd3 7a00 	vldr	s15, [r3]
 8003a8c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003a90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a94:	dd35      	ble.n	8003b02 <filtered+0xbe>
        for (int i = gmedian->count; i < MAX_SIZE - 1; i++) {
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003a9c:	617b      	str	r3, [r7, #20]
 8003a9e:	e02c      	b.n	8003afa <filtered+0xb6>
            if (gmedian->buffer[i] > gmedian->buffer[i + 1]) {
 8003aa0:	687a      	ldr	r2, [r7, #4]
 8003aa2:	697b      	ldr	r3, [r7, #20]
 8003aa4:	009b      	lsls	r3, r3, #2
 8003aa6:	4413      	add	r3, r2
 8003aa8:	ed93 7a00 	vldr	s14, [r3]
 8003aac:	697b      	ldr	r3, [r7, #20]
 8003aae:	3301      	adds	r3, #1
 8003ab0:	687a      	ldr	r2, [r7, #4]
 8003ab2:	009b      	lsls	r3, r3, #2
 8003ab4:	4413      	add	r3, r2
 8003ab6:	edd3 7a00 	vldr	s15, [r3]
 8003aba:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003abe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ac2:	dd17      	ble.n	8003af4 <filtered+0xb0>
                TYPE buff = gmedian->buffer[i];
 8003ac4:	687a      	ldr	r2, [r7, #4]
 8003ac6:	697b      	ldr	r3, [r7, #20]
 8003ac8:	009b      	lsls	r3, r3, #2
 8003aca:	4413      	add	r3, r2
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	60fb      	str	r3, [r7, #12]
                gmedian->buffer[i] = gmedian->buffer[i + 1];
 8003ad0:	697b      	ldr	r3, [r7, #20]
 8003ad2:	3301      	adds	r3, #1
 8003ad4:	687a      	ldr	r2, [r7, #4]
 8003ad6:	009b      	lsls	r3, r3, #2
 8003ad8:	4413      	add	r3, r2
 8003ada:	681a      	ldr	r2, [r3, #0]
 8003adc:	6879      	ldr	r1, [r7, #4]
 8003ade:	697b      	ldr	r3, [r7, #20]
 8003ae0:	009b      	lsls	r3, r3, #2
 8003ae2:	440b      	add	r3, r1
 8003ae4:	601a      	str	r2, [r3, #0]
                gmedian->buffer[i + 1] = buff;
 8003ae6:	697b      	ldr	r3, [r7, #20]
 8003ae8:	3301      	adds	r3, #1
 8003aea:	687a      	ldr	r2, [r7, #4]
 8003aec:	009b      	lsls	r3, r3, #2
 8003aee:	4413      	add	r3, r2
 8003af0:	68fa      	ldr	r2, [r7, #12]
 8003af2:	601a      	str	r2, [r3, #0]
        for (int i = gmedian->count; i < MAX_SIZE - 1; i++) {
 8003af4:	697b      	ldr	r3, [r7, #20]
 8003af6:	3301      	adds	r3, #1
 8003af8:	617b      	str	r3, [r7, #20]
 8003afa:	697b      	ldr	r3, [r7, #20]
 8003afc:	2b08      	cmp	r3, #8
 8003afe:	ddcf      	ble.n	8003aa0 <filtered+0x5c>
 8003b00:	e04f      	b.n	8003ba2 <filtered+0x15e>
            }
        }
    } else {
        if ((gmedian->count > 0) && (gmedian->buffer[gmedian->count - 1] > gmedian->buffer[gmedian->count])) {
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d04a      	beq.n	8003ba2 <filtered+0x15e>
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003b12:	3b01      	subs	r3, #1
 8003b14:	687a      	ldr	r2, [r7, #4]
 8003b16:	009b      	lsls	r3, r3, #2
 8003b18:	4413      	add	r3, r2
 8003b1a:	ed93 7a00 	vldr	s14, [r3]
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003b24:	687a      	ldr	r2, [r7, #4]
 8003b26:	009b      	lsls	r3, r3, #2
 8003b28:	4413      	add	r3, r2
 8003b2a:	edd3 7a00 	vldr	s15, [r3]
 8003b2e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003b32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b36:	dd34      	ble.n	8003ba2 <filtered+0x15e>
            for (int i = gmedian->count; i > 0; i--) {
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003b3e:	613b      	str	r3, [r7, #16]
 8003b40:	e02c      	b.n	8003b9c <filtered+0x158>
                if (gmedian->buffer[i] < gmedian->buffer[i - 1]) {
 8003b42:	687a      	ldr	r2, [r7, #4]
 8003b44:	693b      	ldr	r3, [r7, #16]
 8003b46:	009b      	lsls	r3, r3, #2
 8003b48:	4413      	add	r3, r2
 8003b4a:	ed93 7a00 	vldr	s14, [r3]
 8003b4e:	693b      	ldr	r3, [r7, #16]
 8003b50:	3b01      	subs	r3, #1
 8003b52:	687a      	ldr	r2, [r7, #4]
 8003b54:	009b      	lsls	r3, r3, #2
 8003b56:	4413      	add	r3, r2
 8003b58:	edd3 7a00 	vldr	s15, [r3]
 8003b5c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003b60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b64:	d517      	bpl.n	8003b96 <filtered+0x152>
                    TYPE buff = gmedian->buffer[i];
 8003b66:	687a      	ldr	r2, [r7, #4]
 8003b68:	693b      	ldr	r3, [r7, #16]
 8003b6a:	009b      	lsls	r3, r3, #2
 8003b6c:	4413      	add	r3, r2
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	60bb      	str	r3, [r7, #8]
                    gmedian->buffer[i] = gmedian->buffer[i - 1];
 8003b72:	693b      	ldr	r3, [r7, #16]
 8003b74:	3b01      	subs	r3, #1
 8003b76:	687a      	ldr	r2, [r7, #4]
 8003b78:	009b      	lsls	r3, r3, #2
 8003b7a:	4413      	add	r3, r2
 8003b7c:	681a      	ldr	r2, [r3, #0]
 8003b7e:	6879      	ldr	r1, [r7, #4]
 8003b80:	693b      	ldr	r3, [r7, #16]
 8003b82:	009b      	lsls	r3, r3, #2
 8003b84:	440b      	add	r3, r1
 8003b86:	601a      	str	r2, [r3, #0]
                    gmedian->buffer[i - 1] = buff;
 8003b88:	693b      	ldr	r3, [r7, #16]
 8003b8a:	3b01      	subs	r3, #1
 8003b8c:	687a      	ldr	r2, [r7, #4]
 8003b8e:	009b      	lsls	r3, r3, #2
 8003b90:	4413      	add	r3, r2
 8003b92:	68ba      	ldr	r2, [r7, #8]
 8003b94:	601a      	str	r2, [r3, #0]
            for (int i = gmedian->count; i > 0; i--) {
 8003b96:	693b      	ldr	r3, [r7, #16]
 8003b98:	3b01      	subs	r3, #1
 8003b9a:	613b      	str	r3, [r7, #16]
 8003b9c:	693b      	ldr	r3, [r7, #16]
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	dccf      	bgt.n	8003b42 <filtered+0xfe>
                }
            }
        }
    }

    if (++gmedian->count >= MAX_SIZE) {
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003ba8:	3301      	adds	r3, #1
 8003baa:	b2da      	uxtb	r2, r3
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003bb8:	2b09      	cmp	r3, #9
 8003bba:	d903      	bls.n	8003bc4 <filtered+0x180>
        gmedian->count = 0;
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	2200      	movs	r2, #0
 8003bc0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
    }

    return gmedian->buffer[MAX_SIZE / 2];
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	695b      	ldr	r3, [r3, #20]
 8003bc8:	ee07 3a90 	vmov	s15, r3
}
 8003bcc:	eeb0 0a67 	vmov.f32	s0, s15
 8003bd0:	371c      	adds	r7, #28
 8003bd2:	46bd      	mov	sp, r7
 8003bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd8:	4770      	bx	lr

08003bda <PID_init>:
#include "math/pid.h"


void PID_init(struct PID* pid){
 8003bda:	b480      	push	{r7}
 8003bdc:	b087      	sub	sp, #28
 8003bde:	af00      	add	r7, sp, #0
 8003be0:	6078      	str	r0, [r7, #4]
	for(int i = 0; i < dimension_in; i++){
 8003be2:	2300      	movs	r3, #0
 8003be4:	617b      	str	r3, [r7, #20]
 8003be6:	e02b      	b.n	8003c40 <PID_init+0x66>
		for(int j = 0; j < dimension_out; j++){
 8003be8:	2300      	movs	r3, #0
 8003bea:	613b      	str	r3, [r7, #16]
 8003bec:	e022      	b.n	8003c34 <PID_init+0x5a>
			pid->kp[i][j] = 0;
 8003bee:	687a      	ldr	r2, [r7, #4]
 8003bf0:	697b      	ldr	r3, [r7, #20]
 8003bf2:	0059      	lsls	r1, r3, #1
 8003bf4:	693b      	ldr	r3, [r7, #16]
 8003bf6:	440b      	add	r3, r1
 8003bf8:	009b      	lsls	r3, r3, #2
 8003bfa:	4413      	add	r3, r2
 8003bfc:	f04f 0200 	mov.w	r2, #0
 8003c00:	601a      	str	r2, [r3, #0]
			pid->ki[i][j] = 0;
 8003c02:	687a      	ldr	r2, [r7, #4]
 8003c04:	697b      	ldr	r3, [r7, #20]
 8003c06:	0059      	lsls	r1, r3, #1
 8003c08:	693b      	ldr	r3, [r7, #16]
 8003c0a:	440b      	add	r3, r1
 8003c0c:	3308      	adds	r3, #8
 8003c0e:	009b      	lsls	r3, r3, #2
 8003c10:	4413      	add	r3, r2
 8003c12:	f04f 0200 	mov.w	r2, #0
 8003c16:	601a      	str	r2, [r3, #0]
			pid->kd[i][j] = 0;
 8003c18:	687a      	ldr	r2, [r7, #4]
 8003c1a:	697b      	ldr	r3, [r7, #20]
 8003c1c:	0059      	lsls	r1, r3, #1
 8003c1e:	693b      	ldr	r3, [r7, #16]
 8003c20:	440b      	add	r3, r1
 8003c22:	3310      	adds	r3, #16
 8003c24:	009b      	lsls	r3, r3, #2
 8003c26:	4413      	add	r3, r2
 8003c28:	f04f 0200 	mov.w	r2, #0
 8003c2c:	601a      	str	r2, [r3, #0]
		for(int j = 0; j < dimension_out; j++){
 8003c2e:	693b      	ldr	r3, [r7, #16]
 8003c30:	3301      	adds	r3, #1
 8003c32:	613b      	str	r3, [r7, #16]
 8003c34:	693b      	ldr	r3, [r7, #16]
 8003c36:	2b03      	cmp	r3, #3
 8003c38:	ddd9      	ble.n	8003bee <PID_init+0x14>
	for(int i = 0; i < dimension_in; i++){
 8003c3a:	697b      	ldr	r3, [r7, #20]
 8003c3c:	3301      	adds	r3, #1
 8003c3e:	617b      	str	r3, [r7, #20]
 8003c40:	697b      	ldr	r3, [r7, #20]
 8003c42:	2b01      	cmp	r3, #1
 8003c44:	ddd0      	ble.n	8003be8 <PID_init+0xe>
		}
	}
	for(int j = 0; j < dimension_out; j++){
 8003c46:	2300      	movs	r3, #0
 8003c48:	60fb      	str	r3, [r7, #12]
 8003c4a:	e018      	b.n	8003c7e <PID_init+0xa4>
		pid->prev_data[j] = 0;
 8003c4c:	687a      	ldr	r2, [r7, #4]
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	331a      	adds	r3, #26
 8003c52:	009b      	lsls	r3, r3, #2
 8003c54:	4413      	add	r3, r2
 8003c56:	f04f 0200 	mov.w	r2, #0
 8003c5a:	601a      	str	r2, [r3, #0]
		pid->error[j] = 0;
 8003c5c:	687a      	ldr	r2, [r7, #4]
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	331c      	adds	r3, #28
 8003c62:	009b      	lsls	r3, r3, #2
 8003c64:	4413      	add	r3, r2
 8003c66:	f04f 0200 	mov.w	r2, #0
 8003c6a:	601a      	str	r2, [r3, #0]
		pid->out[j] = 0;
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	68fa      	ldr	r2, [r7, #12]
 8003c70:	3248      	adds	r2, #72	; 0x48
 8003c72:	2100      	movs	r1, #0
 8003c74:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	for(int j = 0; j < dimension_out; j++){
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	3301      	adds	r3, #1
 8003c7c:	60fb      	str	r3, [r7, #12]
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	2b03      	cmp	r3, #3
 8003c82:	dde3      	ble.n	8003c4c <PID_init+0x72>
	}
}
 8003c84:	bf00      	nop
 8003c86:	bf00      	nop
 8003c88:	371c      	adds	r7, #28
 8003c8a:	46bd      	mov	sp, r7
 8003c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c90:	4770      	bx	lr

08003c92 <set_PID_coefficients>:
/*
 *  set_PID_coefficients       
 *  ,   
 *              
 */
void set_PID_coefficients(struct PID* pid,float Kp, float Ki, float Kd){
 8003c92:	b480      	push	{r7}
 8003c94:	b087      	sub	sp, #28
 8003c96:	af00      	add	r7, sp, #0
 8003c98:	60f8      	str	r0, [r7, #12]
 8003c9a:	ed87 0a02 	vstr	s0, [r7, #8]
 8003c9e:	edc7 0a01 	vstr	s1, [r7, #4]
 8003ca2:	ed87 1a00 	vstr	s2, [r7]

	for(int i = 0; i < dimension_out; i++){
 8003ca6:	2300      	movs	r3, #0
 8003ca8:	617b      	str	r3, [r7, #20]
 8003caa:	e080      	b.n	8003dae <set_PID_coefficients+0x11c>
			for(int j = 0; j < dimension_in; j++){
 8003cac:	2300      	movs	r3, #0
 8003cae:	613b      	str	r3, [r7, #16]
 8003cb0:	e077      	b.n	8003da2 <set_PID_coefficients+0x110>
				if((i + j) % 2 != 0){
 8003cb2:	697a      	ldr	r2, [r7, #20]
 8003cb4:	693b      	ldr	r3, [r7, #16]
 8003cb6:	4413      	add	r3, r2
 8003cb8:	f003 0301 	and.w	r3, r3, #1
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d020      	beq.n	8003d02 <set_PID_coefficients+0x70>
					pid->kp[i][j] = 0;
 8003cc0:	68fa      	ldr	r2, [r7, #12]
 8003cc2:	697b      	ldr	r3, [r7, #20]
 8003cc4:	0059      	lsls	r1, r3, #1
 8003cc6:	693b      	ldr	r3, [r7, #16]
 8003cc8:	440b      	add	r3, r1
 8003cca:	009b      	lsls	r3, r3, #2
 8003ccc:	4413      	add	r3, r2
 8003cce:	f04f 0200 	mov.w	r2, #0
 8003cd2:	601a      	str	r2, [r3, #0]
					pid->ki[i][j] = 0;
 8003cd4:	68fa      	ldr	r2, [r7, #12]
 8003cd6:	697b      	ldr	r3, [r7, #20]
 8003cd8:	0059      	lsls	r1, r3, #1
 8003cda:	693b      	ldr	r3, [r7, #16]
 8003cdc:	440b      	add	r3, r1
 8003cde:	3308      	adds	r3, #8
 8003ce0:	009b      	lsls	r3, r3, #2
 8003ce2:	4413      	add	r3, r2
 8003ce4:	f04f 0200 	mov.w	r2, #0
 8003ce8:	601a      	str	r2, [r3, #0]
					pid->kd[i][j] = 0;
 8003cea:	68fa      	ldr	r2, [r7, #12]
 8003cec:	697b      	ldr	r3, [r7, #20]
 8003cee:	0059      	lsls	r1, r3, #1
 8003cf0:	693b      	ldr	r3, [r7, #16]
 8003cf2:	440b      	add	r3, r1
 8003cf4:	3310      	adds	r3, #16
 8003cf6:	009b      	lsls	r3, r3, #2
 8003cf8:	4413      	add	r3, r2
 8003cfa:	f04f 0200 	mov.w	r2, #0
 8003cfe:	601a      	str	r2, [r3, #0]
 8003d00:	e04c      	b.n	8003d9c <set_PID_coefficients+0x10a>
				} else {
					if(i == 0 || i == 1){
 8003d02:	697b      	ldr	r3, [r7, #20]
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d002      	beq.n	8003d0e <set_PID_coefficients+0x7c>
 8003d08:	697b      	ldr	r3, [r7, #20]
 8003d0a:	2b01      	cmp	r3, #1
 8003d0c:	d11d      	bne.n	8003d4a <set_PID_coefficients+0xb8>
						pid->kp[i][j] = Kp;
 8003d0e:	68fa      	ldr	r2, [r7, #12]
 8003d10:	697b      	ldr	r3, [r7, #20]
 8003d12:	0059      	lsls	r1, r3, #1
 8003d14:	693b      	ldr	r3, [r7, #16]
 8003d16:	440b      	add	r3, r1
 8003d18:	009b      	lsls	r3, r3, #2
 8003d1a:	4413      	add	r3, r2
 8003d1c:	68ba      	ldr	r2, [r7, #8]
 8003d1e:	601a      	str	r2, [r3, #0]
						pid->ki[i][j] = Ki;
 8003d20:	68fa      	ldr	r2, [r7, #12]
 8003d22:	697b      	ldr	r3, [r7, #20]
 8003d24:	0059      	lsls	r1, r3, #1
 8003d26:	693b      	ldr	r3, [r7, #16]
 8003d28:	440b      	add	r3, r1
 8003d2a:	3308      	adds	r3, #8
 8003d2c:	009b      	lsls	r3, r3, #2
 8003d2e:	4413      	add	r3, r2
 8003d30:	687a      	ldr	r2, [r7, #4]
 8003d32:	601a      	str	r2, [r3, #0]
						pid->kd[i][j] = Kd;
 8003d34:	68fa      	ldr	r2, [r7, #12]
 8003d36:	697b      	ldr	r3, [r7, #20]
 8003d38:	0059      	lsls	r1, r3, #1
 8003d3a:	693b      	ldr	r3, [r7, #16]
 8003d3c:	440b      	add	r3, r1
 8003d3e:	3310      	adds	r3, #16
 8003d40:	009b      	lsls	r3, r3, #2
 8003d42:	4413      	add	r3, r2
 8003d44:	683a      	ldr	r2, [r7, #0]
 8003d46:	601a      	str	r2, [r3, #0]
 8003d48:	e028      	b.n	8003d9c <set_PID_coefficients+0x10a>
					} else {
						pid->kp[i][j] = -Kp;
 8003d4a:	edd7 7a02 	vldr	s15, [r7, #8]
 8003d4e:	eef1 7a67 	vneg.f32	s15, s15
 8003d52:	68fa      	ldr	r2, [r7, #12]
 8003d54:	697b      	ldr	r3, [r7, #20]
 8003d56:	0059      	lsls	r1, r3, #1
 8003d58:	693b      	ldr	r3, [r7, #16]
 8003d5a:	440b      	add	r3, r1
 8003d5c:	009b      	lsls	r3, r3, #2
 8003d5e:	4413      	add	r3, r2
 8003d60:	edc3 7a00 	vstr	s15, [r3]
						pid->ki[i][j] = -Ki;
 8003d64:	edd7 7a01 	vldr	s15, [r7, #4]
 8003d68:	eef1 7a67 	vneg.f32	s15, s15
 8003d6c:	68fa      	ldr	r2, [r7, #12]
 8003d6e:	697b      	ldr	r3, [r7, #20]
 8003d70:	0059      	lsls	r1, r3, #1
 8003d72:	693b      	ldr	r3, [r7, #16]
 8003d74:	440b      	add	r3, r1
 8003d76:	3308      	adds	r3, #8
 8003d78:	009b      	lsls	r3, r3, #2
 8003d7a:	4413      	add	r3, r2
 8003d7c:	edc3 7a00 	vstr	s15, [r3]
						pid->kd[i][j] = -Kd;
 8003d80:	edd7 7a00 	vldr	s15, [r7]
 8003d84:	eef1 7a67 	vneg.f32	s15, s15
 8003d88:	68fa      	ldr	r2, [r7, #12]
 8003d8a:	697b      	ldr	r3, [r7, #20]
 8003d8c:	0059      	lsls	r1, r3, #1
 8003d8e:	693b      	ldr	r3, [r7, #16]
 8003d90:	440b      	add	r3, r1
 8003d92:	3310      	adds	r3, #16
 8003d94:	009b      	lsls	r3, r3, #2
 8003d96:	4413      	add	r3, r2
 8003d98:	edc3 7a00 	vstr	s15, [r3]
			for(int j = 0; j < dimension_in; j++){
 8003d9c:	693b      	ldr	r3, [r7, #16]
 8003d9e:	3301      	adds	r3, #1
 8003da0:	613b      	str	r3, [r7, #16]
 8003da2:	693b      	ldr	r3, [r7, #16]
 8003da4:	2b01      	cmp	r3, #1
 8003da6:	dd84      	ble.n	8003cb2 <set_PID_coefficients+0x20>
	for(int i = 0; i < dimension_out; i++){
 8003da8:	697b      	ldr	r3, [r7, #20]
 8003daa:	3301      	adds	r3, #1
 8003dac:	617b      	str	r3, [r7, #20]
 8003dae:	697b      	ldr	r3, [r7, #20]
 8003db0:	2b03      	cmp	r3, #3
 8003db2:	f77f af7b 	ble.w	8003cac <set_PID_coefficients+0x1a>
					}
				}
			}
		}
}
 8003db6:	bf00      	nop
 8003db8:	bf00      	nop
 8003dba:	371c      	adds	r7, #28
 8003dbc:	46bd      	mov	sp, r7
 8003dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc2:	4770      	bx	lr

08003dc4 <get_PID_out>:


void get_PID_out(struct PID* pid, struct Angle* angle, struct Angle_velocity* angle_velocity, float set_data[dimension_in]){
 8003dc4:	b480      	push	{r7}
 8003dc6:	b095      	sub	sp, #84	; 0x54
 8003dc8:	af00      	add	r7, sp, #0
 8003dca:	60f8      	str	r0, [r7, #12]
 8003dcc:	60b9      	str	r1, [r7, #8]
 8003dce:	607a      	str	r2, [r7, #4]
 8003dd0:	603b      	str	r3, [r7, #0]

	int16_t protect_out[dimension_out] = {0,};
 8003dd2:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003dd6:	2200      	movs	r2, #0
 8003dd8:	601a      	str	r2, [r3, #0]
 8003dda:	605a      	str	r2, [r3, #4]

	int16_t P[dimension_in] = {0,};
 8003ddc:	2300      	movs	r3, #0
 8003dde:	633b      	str	r3, [r7, #48]	; 0x30

	int16_t I[dimension_in] = {0,};
 8003de0:	2300      	movs	r3, #0
 8003de2:	62fb      	str	r3, [r7, #44]	; 0x2c

	int16_t D[dimension_in] = {0,};
 8003de4:	2300      	movs	r3, #0
 8003de6:	62bb      	str	r3, [r7, #40]	; 0x28

	int16_t P_out[dimension_out] = {0,};
 8003de8:	f107 0320 	add.w	r3, r7, #32
 8003dec:	2200      	movs	r2, #0
 8003dee:	601a      	str	r2, [r3, #0]
 8003df0:	605a      	str	r2, [r3, #4]

	int16_t I_out[dimension_out] = {0,};
 8003df2:	f107 0318 	add.w	r3, r7, #24
 8003df6:	2200      	movs	r2, #0
 8003df8:	601a      	str	r2, [r3, #0]
 8003dfa:	605a      	str	r2, [r3, #4]

	int16_t D_out[dimension_out] = {0,};
 8003dfc:	f107 0310 	add.w	r3, r7, #16
 8003e00:	2200      	movs	r2, #0
 8003e02:	601a      	str	r2, [r3, #0]
 8003e04:	605a      	str	r2, [r3, #4]

	for(int i = 0;i < dimension_in; i++){
 8003e06:	2300      	movs	r3, #0
 8003e08:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003e0a:	e00e      	b.n	8003e2a <get_PID_out+0x66>
		pid->prev_error[i] = pid->error[i];
 8003e0c:	68fa      	ldr	r2, [r7, #12]
 8003e0e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003e10:	331c      	adds	r3, #28
 8003e12:	009b      	lsls	r3, r3, #2
 8003e14:	4413      	add	r3, r2
 8003e16:	681a      	ldr	r2, [r3, #0]
 8003e18:	68f9      	ldr	r1, [r7, #12]
 8003e1a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003e1c:	331e      	adds	r3, #30
 8003e1e:	009b      	lsls	r3, r3, #2
 8003e20:	440b      	add	r3, r1
 8003e22:	601a      	str	r2, [r3, #0]
	for(int i = 0;i < dimension_in; i++){
 8003e24:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003e26:	3301      	adds	r3, #1
 8003e28:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003e2a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003e2c:	2b01      	cmp	r3, #1
 8003e2e:	dded      	ble.n	8003e0c <get_PID_out+0x48>
	}

	for(int i = 0;i < dimension_in; i++){
 8003e30:	2300      	movs	r3, #0
 8003e32:	64bb      	str	r3, [r7, #72]	; 0x48
 8003e34:	e019      	b.n	8003e6a <get_PID_out+0xa6>
		pid->error[i] = set_data[i] - angle->angle[i];
 8003e36:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003e38:	009b      	lsls	r3, r3, #2
 8003e3a:	683a      	ldr	r2, [r7, #0]
 8003e3c:	4413      	add	r3, r2
 8003e3e:	ed93 7a00 	vldr	s14, [r3]
 8003e42:	68ba      	ldr	r2, [r7, #8]
 8003e44:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003e46:	3302      	adds	r3, #2
 8003e48:	009b      	lsls	r3, r3, #2
 8003e4a:	4413      	add	r3, r2
 8003e4c:	3304      	adds	r3, #4
 8003e4e:	edd3 7a00 	vldr	s15, [r3]
 8003e52:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003e56:	68fa      	ldr	r2, [r7, #12]
 8003e58:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003e5a:	331c      	adds	r3, #28
 8003e5c:	009b      	lsls	r3, r3, #2
 8003e5e:	4413      	add	r3, r2
 8003e60:	edc3 7a00 	vstr	s15, [r3]
	for(int i = 0;i < dimension_in; i++){
 8003e64:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003e66:	3301      	adds	r3, #1
 8003e68:	64bb      	str	r3, [r7, #72]	; 0x48
 8003e6a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003e6c:	2b01      	cmp	r3, #1
 8003e6e:	dde2      	ble.n	8003e36 <get_PID_out+0x72>
	}

	for(int i = 0; i < dimension_in; i++){
 8003e70:	2300      	movs	r3, #0
 8003e72:	647b      	str	r3, [r7, #68]	; 0x44
 8003e74:	e05a      	b.n	8003f2c <get_PID_out+0x168>
		P[i] = pid->error[i];
 8003e76:	68fa      	ldr	r2, [r7, #12]
 8003e78:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003e7a:	331c      	adds	r3, #28
 8003e7c:	009b      	lsls	r3, r3, #2
 8003e7e:	4413      	add	r3, r2
 8003e80:	edd3 7a00 	vldr	s15, [r3]
 8003e84:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003e88:	ee17 3a90 	vmov	r3, s15
 8003e8c:	b21a      	sxth	r2, r3
 8003e8e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003e90:	005b      	lsls	r3, r3, #1
 8003e92:	3350      	adds	r3, #80	; 0x50
 8003e94:	443b      	add	r3, r7
 8003e96:	f823 2c20 	strh.w	r2, [r3, #-32]
		I[i] = I[i] + (pid->error[i] + pid->prev_error[i])/2;
 8003e9a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003e9c:	005b      	lsls	r3, r3, #1
 8003e9e:	3350      	adds	r3, #80	; 0x50
 8003ea0:	443b      	add	r3, r7
 8003ea2:	f933 3c24 	ldrsh.w	r3, [r3, #-36]
 8003ea6:	ee07 3a90 	vmov	s15, r3
 8003eaa:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003eae:	68fa      	ldr	r2, [r7, #12]
 8003eb0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003eb2:	331c      	adds	r3, #28
 8003eb4:	009b      	lsls	r3, r3, #2
 8003eb6:	4413      	add	r3, r2
 8003eb8:	edd3 6a00 	vldr	s13, [r3]
 8003ebc:	68fa      	ldr	r2, [r7, #12]
 8003ebe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003ec0:	331e      	adds	r3, #30
 8003ec2:	009b      	lsls	r3, r3, #2
 8003ec4:	4413      	add	r3, r2
 8003ec6:	edd3 7a00 	vldr	s15, [r3]
 8003eca:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8003ece:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 8003ed2:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8003ed6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003eda:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003ede:	ee17 3a90 	vmov	r3, s15
 8003ee2:	b21a      	sxth	r2, r3
 8003ee4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003ee6:	005b      	lsls	r3, r3, #1
 8003ee8:	3350      	adds	r3, #80	; 0x50
 8003eea:	443b      	add	r3, r7
 8003eec:	f823 2c24 	strh.w	r2, [r3, #-36]
		D[i] = pid->error[i] - pid->prev_error[i];
 8003ef0:	68fa      	ldr	r2, [r7, #12]
 8003ef2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003ef4:	331c      	adds	r3, #28
 8003ef6:	009b      	lsls	r3, r3, #2
 8003ef8:	4413      	add	r3, r2
 8003efa:	ed93 7a00 	vldr	s14, [r3]
 8003efe:	68fa      	ldr	r2, [r7, #12]
 8003f00:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003f02:	331e      	adds	r3, #30
 8003f04:	009b      	lsls	r3, r3, #2
 8003f06:	4413      	add	r3, r2
 8003f08:	edd3 7a00 	vldr	s15, [r3]
 8003f0c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003f10:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003f14:	ee17 3a90 	vmov	r3, s15
 8003f18:	b21a      	sxth	r2, r3
 8003f1a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003f1c:	005b      	lsls	r3, r3, #1
 8003f1e:	3350      	adds	r3, #80	; 0x50
 8003f20:	443b      	add	r3, r7
 8003f22:	f823 2c28 	strh.w	r2, [r3, #-40]
	for(int i = 0; i < dimension_in; i++){
 8003f26:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003f28:	3301      	adds	r3, #1
 8003f2a:	647b      	str	r3, [r7, #68]	; 0x44
 8003f2c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003f2e:	2b01      	cmp	r3, #1
 8003f30:	dda1      	ble.n	8003e76 <get_PID_out+0xb2>
	}

	for(int i = 0; i < dimension_out; i++){
 8003f32:	2300      	movs	r3, #0
 8003f34:	643b      	str	r3, [r7, #64]	; 0x40
 8003f36:	e0dd      	b.n	80040f4 <get_PID_out+0x330>
		for(int j = 0; j < dimension_in; j++){
 8003f38:	2300      	movs	r3, #0
 8003f3a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003f3c:	e088      	b.n	8004050 <get_PID_out+0x28c>
			P_out[i] += pid->kp[i][j] * P[i];
 8003f3e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003f40:	005b      	lsls	r3, r3, #1
 8003f42:	3350      	adds	r3, #80	; 0x50
 8003f44:	443b      	add	r3, r7
 8003f46:	f933 3c30 	ldrsh.w	r3, [r3, #-48]
 8003f4a:	ee07 3a90 	vmov	s15, r3
 8003f4e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003f52:	68fa      	ldr	r2, [r7, #12]
 8003f54:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003f56:	0059      	lsls	r1, r3, #1
 8003f58:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003f5a:	440b      	add	r3, r1
 8003f5c:	009b      	lsls	r3, r3, #2
 8003f5e:	4413      	add	r3, r2
 8003f60:	edd3 6a00 	vldr	s13, [r3]
 8003f64:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003f66:	005b      	lsls	r3, r3, #1
 8003f68:	3350      	adds	r3, #80	; 0x50
 8003f6a:	443b      	add	r3, r7
 8003f6c:	f933 3c20 	ldrsh.w	r3, [r3, #-32]
 8003f70:	ee07 3a90 	vmov	s15, r3
 8003f74:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003f78:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003f7c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003f80:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003f84:	ee17 3a90 	vmov	r3, s15
 8003f88:	b21a      	sxth	r2, r3
 8003f8a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003f8c:	005b      	lsls	r3, r3, #1
 8003f8e:	3350      	adds	r3, #80	; 0x50
 8003f90:	443b      	add	r3, r7
 8003f92:	f823 2c30 	strh.w	r2, [r3, #-48]

			I_out[i] += pid->ki[i][j] * I[i];
 8003f96:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003f98:	005b      	lsls	r3, r3, #1
 8003f9a:	3350      	adds	r3, #80	; 0x50
 8003f9c:	443b      	add	r3, r7
 8003f9e:	f933 3c38 	ldrsh.w	r3, [r3, #-56]
 8003fa2:	ee07 3a90 	vmov	s15, r3
 8003fa6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003faa:	68fa      	ldr	r2, [r7, #12]
 8003fac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003fae:	0059      	lsls	r1, r3, #1
 8003fb0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003fb2:	440b      	add	r3, r1
 8003fb4:	3308      	adds	r3, #8
 8003fb6:	009b      	lsls	r3, r3, #2
 8003fb8:	4413      	add	r3, r2
 8003fba:	edd3 6a00 	vldr	s13, [r3]
 8003fbe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003fc0:	005b      	lsls	r3, r3, #1
 8003fc2:	3350      	adds	r3, #80	; 0x50
 8003fc4:	443b      	add	r3, r7
 8003fc6:	f933 3c24 	ldrsh.w	r3, [r3, #-36]
 8003fca:	ee07 3a90 	vmov	s15, r3
 8003fce:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003fd2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003fd6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003fda:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003fde:	ee17 3a90 	vmov	r3, s15
 8003fe2:	b21a      	sxth	r2, r3
 8003fe4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003fe6:	005b      	lsls	r3, r3, #1
 8003fe8:	3350      	adds	r3, #80	; 0x50
 8003fea:	443b      	add	r3, r7
 8003fec:	f823 2c38 	strh.w	r2, [r3, #-56]

			D_out[i] += pid->kd[i][j] * D[i];
 8003ff0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003ff2:	005b      	lsls	r3, r3, #1
 8003ff4:	3350      	adds	r3, #80	; 0x50
 8003ff6:	443b      	add	r3, r7
 8003ff8:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 8003ffc:	ee07 3a90 	vmov	s15, r3
 8004000:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004004:	68fa      	ldr	r2, [r7, #12]
 8004006:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004008:	0059      	lsls	r1, r3, #1
 800400a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800400c:	440b      	add	r3, r1
 800400e:	3310      	adds	r3, #16
 8004010:	009b      	lsls	r3, r3, #2
 8004012:	4413      	add	r3, r2
 8004014:	edd3 6a00 	vldr	s13, [r3]
 8004018:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800401a:	005b      	lsls	r3, r3, #1
 800401c:	3350      	adds	r3, #80	; 0x50
 800401e:	443b      	add	r3, r7
 8004020:	f933 3c28 	ldrsh.w	r3, [r3, #-40]
 8004024:	ee07 3a90 	vmov	s15, r3
 8004028:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800402c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004030:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004034:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004038:	ee17 3a90 	vmov	r3, s15
 800403c:	b21a      	sxth	r2, r3
 800403e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004040:	005b      	lsls	r3, r3, #1
 8004042:	3350      	adds	r3, #80	; 0x50
 8004044:	443b      	add	r3, r7
 8004046:	f823 2c40 	strh.w	r2, [r3, #-64]
		for(int j = 0; j < dimension_in; j++){
 800404a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800404c:	3301      	adds	r3, #1
 800404e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004050:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004052:	2b01      	cmp	r3, #1
 8004054:	f77f af73 	ble.w	8003f3e <get_PID_out+0x17a>
		}

		protect_out[i] = P_out[i] + I_out[i] + D_out[i];
 8004058:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800405a:	005b      	lsls	r3, r3, #1
 800405c:	3350      	adds	r3, #80	; 0x50
 800405e:	443b      	add	r3, r7
 8004060:	f933 3c30 	ldrsh.w	r3, [r3, #-48]
 8004064:	b29a      	uxth	r2, r3
 8004066:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004068:	005b      	lsls	r3, r3, #1
 800406a:	3350      	adds	r3, #80	; 0x50
 800406c:	443b      	add	r3, r7
 800406e:	f933 3c38 	ldrsh.w	r3, [r3, #-56]
 8004072:	b29b      	uxth	r3, r3
 8004074:	4413      	add	r3, r2
 8004076:	b29a      	uxth	r2, r3
 8004078:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800407a:	005b      	lsls	r3, r3, #1
 800407c:	3350      	adds	r3, #80	; 0x50
 800407e:	443b      	add	r3, r7
 8004080:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 8004084:	b29b      	uxth	r3, r3
 8004086:	4413      	add	r3, r2
 8004088:	b29b      	uxth	r3, r3
 800408a:	b21a      	sxth	r2, r3
 800408c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800408e:	005b      	lsls	r3, r3, #1
 8004090:	3350      	adds	r3, #80	; 0x50
 8004092:	443b      	add	r3, r7
 8004094:	f823 2c1c 	strh.w	r2, [r3, #-28]

		if(protect_out[i] > MAX_ANGLE){
 8004098:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800409a:	005b      	lsls	r3, r3, #1
 800409c:	3350      	adds	r3, #80	; 0x50
 800409e:	443b      	add	r3, r7
 80040a0:	f933 3c1c 	ldrsh.w	r3, [r3, #-28]
 80040a4:	2b5a      	cmp	r3, #90	; 0x5a
 80040a6:	dd06      	ble.n	80040b6 <get_PID_out+0x2f2>
			pid->out[i] = MAX_ANGLE;
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80040ac:	3248      	adds	r2, #72	; 0x48
 80040ae:	215a      	movs	r1, #90	; 0x5a
 80040b0:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
 80040b4:	e01b      	b.n	80040ee <get_PID_out+0x32a>
		}
		else if (protect_out[i] < MIN_ANGLE){
 80040b6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80040b8:	005b      	lsls	r3, r3, #1
 80040ba:	3350      	adds	r3, #80	; 0x50
 80040bc:	443b      	add	r3, r7
 80040be:	f933 3c1c 	ldrsh.w	r3, [r3, #-28]
 80040c2:	f113 0f5a 	cmn.w	r3, #90	; 0x5a
 80040c6:	da07      	bge.n	80040d8 <get_PID_out+0x314>
			pid->out[i] = MIN_ANGLE;
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80040cc:	3248      	adds	r2, #72	; 0x48
 80040ce:	f64f 71a6 	movw	r1, #65446	; 0xffa6
 80040d2:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
 80040d6:	e00a      	b.n	80040ee <get_PID_out+0x32a>
		}
		else {
			pid->out[i] = protect_out[i];
 80040d8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80040da:	005b      	lsls	r3, r3, #1
 80040dc:	3350      	adds	r3, #80	; 0x50
 80040de:	443b      	add	r3, r7
 80040e0:	f933 1c1c 	ldrsh.w	r1, [r3, #-28]
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80040e8:	3248      	adds	r2, #72	; 0x48
 80040ea:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	for(int i = 0; i < dimension_out; i++){
 80040ee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80040f0:	3301      	adds	r3, #1
 80040f2:	643b      	str	r3, [r7, #64]	; 0x40
 80040f4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80040f6:	2b03      	cmp	r3, #3
 80040f8:	f77f af1e 	ble.w	8003f38 <get_PID_out+0x174>
		}
	}
}
 80040fc:	bf00      	nop
 80040fe:	bf00      	nop
 8004100:	3754      	adds	r7, #84	; 0x54
 8004102:	46bd      	mov	sp, r7
 8004104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004108:	4770      	bx	lr
	...

0800410c <altitude_init>:
uint8_t Data[256];


BMP280_HandleTypedef bmp280;

void altitude_init(struct Rocket* rocket){
 800410c:	b580      	push	{r7, lr}
 800410e:	b084      	sub	sp, #16
 8004110:	af00      	add	r7, sp, #0
 8004112:	6078      	str	r0, [r7, #4]

	if (rocket->altitude == NULL) {
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	68db      	ldr	r3, [r3, #12]
 8004118:	2b00      	cmp	r3, #0
 800411a:	d06d      	beq.n	80041f8 <altitude_init+0xec>
		//  :   
		return;
	}

	rocket->altitude->altitude = 0;
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	68db      	ldr	r3, [r3, #12]
 8004120:	f04f 0200 	mov.w	r2, #0
 8004124:	601a      	str	r2, [r3, #0]

	rocket->altitude->altitude_f = 0;
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	68db      	ldr	r3, [r3, #12]
 800412a:	f04f 0200 	mov.w	r2, #0
 800412e:	605a      	str	r2, [r3, #4]

	rocket->altitude->max_altitude = 0;
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	68db      	ldr	r3, [r3, #12]
 8004134:	f04f 0200 	mov.w	r2, #0
 8004138:	609a      	str	r2, [r3, #8]

	bmp280_init_default_params(&bmp280.params);
 800413a:	4831      	ldr	r0, [pc, #196]	; (8004200 <altitude_init+0xf4>)
 800413c:	f7fd fa58 	bl	80015f0 <bmp280_init_default_params>
	bmp280.addr = BMP280_I2C_ADDRESS_0;
 8004140:	4b30      	ldr	r3, [pc, #192]	; (8004204 <altitude_init+0xf8>)
 8004142:	2276      	movs	r2, #118	; 0x76
 8004144:	849a      	strh	r2, [r3, #36]	; 0x24
	bmp280.i2c = &hi2c1;
 8004146:	4b2f      	ldr	r3, [pc, #188]	; (8004204 <altitude_init+0xf8>)
 8004148:	4a2f      	ldr	r2, [pc, #188]	; (8004208 <altitude_init+0xfc>)
 800414a:	629a      	str	r2, [r3, #40]	; 0x28

	while (!bmp280_init(&bmp280, &bmp280.params)) {
 800414c:	e013      	b.n	8004176 <altitude_init+0x6a>
		size = sprintf((char *)Data, "BMP280 initialization failed\n");
 800414e:	492f      	ldr	r1, [pc, #188]	; (800420c <altitude_init+0x100>)
 8004150:	482f      	ldr	r0, [pc, #188]	; (8004210 <altitude_init+0x104>)
 8004152:	f008 fa15 	bl	800c580 <siprintf>
 8004156:	4603      	mov	r3, r0
 8004158:	b29a      	uxth	r2, r3
 800415a:	4b2e      	ldr	r3, [pc, #184]	; (8004214 <altitude_init+0x108>)
 800415c:	801a      	strh	r2, [r3, #0]
		HAL_UART_Transmit(&huart1, Data, size, 1000);
 800415e:	4b2d      	ldr	r3, [pc, #180]	; (8004214 <altitude_init+0x108>)
 8004160:	881a      	ldrh	r2, [r3, #0]
 8004162:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004166:	492a      	ldr	r1, [pc, #168]	; (8004210 <altitude_init+0x104>)
 8004168:	482b      	ldr	r0, [pc, #172]	; (8004218 <altitude_init+0x10c>)
 800416a:	f006 fa7b 	bl	800a664 <HAL_UART_Transmit>
		HAL_Delay(2000);
 800416e:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8004172:	f000 fe29 	bl	8004dc8 <HAL_Delay>
	while (!bmp280_init(&bmp280, &bmp280.params)) {
 8004176:	4922      	ldr	r1, [pc, #136]	; (8004200 <altitude_init+0xf4>)
 8004178:	4822      	ldr	r0, [pc, #136]	; (8004204 <altitude_init+0xf8>)
 800417a:	f7fd fbb3 	bl	80018e4 <bmp280_init>
 800417e:	4603      	mov	r3, r0
 8004180:	f083 0301 	eor.w	r3, r3, #1
 8004184:	b2db      	uxtb	r3, r3
 8004186:	2b00      	cmp	r3, #0
 8004188:	d1e1      	bne.n	800414e <altitude_init+0x42>
	}
	bool bme280p = bmp280.id == BME280_CHIP_ID;
 800418a:	4b1e      	ldr	r3, [pc, #120]	; (8004204 <altitude_init+0xf8>)
 800418c:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8004190:	2b60      	cmp	r3, #96	; 0x60
 8004192:	bf0c      	ite	eq
 8004194:	2301      	moveq	r3, #1
 8004196:	2300      	movne	r3, #0
 8004198:	72fb      	strb	r3, [r7, #11]
	size = sprintf((char *)Data, "BMP280: found %s\n", bme280p ? "BME280" : "BMP280");
 800419a:	7afb      	ldrb	r3, [r7, #11]
 800419c:	2b00      	cmp	r3, #0
 800419e:	d001      	beq.n	80041a4 <altitude_init+0x98>
 80041a0:	4b1e      	ldr	r3, [pc, #120]	; (800421c <altitude_init+0x110>)
 80041a2:	e000      	b.n	80041a6 <altitude_init+0x9a>
 80041a4:	4b1e      	ldr	r3, [pc, #120]	; (8004220 <altitude_init+0x114>)
 80041a6:	461a      	mov	r2, r3
 80041a8:	491e      	ldr	r1, [pc, #120]	; (8004224 <altitude_init+0x118>)
 80041aa:	4819      	ldr	r0, [pc, #100]	; (8004210 <altitude_init+0x104>)
 80041ac:	f008 f9e8 	bl	800c580 <siprintf>
 80041b0:	4603      	mov	r3, r0
 80041b2:	b29a      	uxth	r2, r3
 80041b4:	4b17      	ldr	r3, [pc, #92]	; (8004214 <altitude_init+0x108>)
 80041b6:	801a      	strh	r2, [r3, #0]
	HAL_UART_Transmit(&huart1, Data, size, 1000);
 80041b8:	4b16      	ldr	r3, [pc, #88]	; (8004214 <altitude_init+0x108>)
 80041ba:	881a      	ldrh	r2, [r3, #0]
 80041bc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80041c0:	4913      	ldr	r1, [pc, #76]	; (8004210 <altitude_init+0x104>)
 80041c2:	4815      	ldr	r0, [pc, #84]	; (8004218 <altitude_init+0x10c>)
 80041c4:	f006 fa4e 	bl	800a664 <HAL_UART_Transmit>
	for(int i = 0; i < 100; i++){
 80041c8:	2300      	movs	r3, #0
 80041ca:	60fb      	str	r3, [r7, #12]
 80041cc:	e010      	b.n	80041f0 <altitude_init+0xe4>
		bmp280_read_float(&bmp280, &(rocket->atmosphere->start_temperature), &(rocket->atmosphere->start_pressure), &(rocket->atmosphere->start_humidity));
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041d2:	f103 0110 	add.w	r1, r3, #16
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041da:	f103 020c 	add.w	r2, r3, #12
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041e2:	3314      	adds	r3, #20
 80041e4:	4807      	ldr	r0, [pc, #28]	; (8004204 <altitude_init+0xf8>)
 80041e6:	f7fd ffe5 	bl	80021b4 <bmp280_read_float>
	for(int i = 0; i < 100; i++){
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	3301      	adds	r3, #1
 80041ee:	60fb      	str	r3, [r7, #12]
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	2b63      	cmp	r3, #99	; 0x63
 80041f4:	ddeb      	ble.n	80041ce <altitude_init+0xc2>
 80041f6:	e000      	b.n	80041fa <altitude_init+0xee>
		return;
 80041f8:	bf00      	nop
	}

}
 80041fa:	3710      	adds	r7, #16
 80041fc:	46bd      	mov	sp, r7
 80041fe:	bd80      	pop	{r7, pc}
 8004200:	2000082c 	.word	0x2000082c
 8004204:	20000800 	.word	0x20000800
 8004208:	20000258 	.word	0x20000258
 800420c:	08010f34 	.word	0x08010f34
 8004210:	20000700 	.word	0x20000700
 8004214:	200006fc 	.word	0x200006fc
 8004218:	200006b8 	.word	0x200006b8
 800421c:	08010f54 	.word	0x08010f54
 8004220:	08010f5c 	.word	0x08010f5c
 8004224:	08010f64 	.word	0x08010f64

08004228 <get_altitude_measurement>:



void get_altitude_measurement(struct Rocket* rocket){
 8004228:	b590      	push	{r4, r7, lr}
 800422a:	b083      	sub	sp, #12
 800422c:	af00      	add	r7, sp, #0
 800422e:	6078      	str	r0, [r7, #4]
	  bmp280_read_float(&bmp280, &(rocket->atmosphere->temperature), &(rocket->atmosphere->pressure), &(rocket->atmosphere->humidity));
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004234:	1d19      	adds	r1, r3, #4
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800423a:	461a      	mov	r2, r3
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004240:	3308      	adds	r3, #8
 8004242:	480d      	ldr	r0, [pc, #52]	; (8004278 <get_altitude_measurement+0x50>)
 8004244:	f7fd ffb6 	bl	80021b4 <bmp280_read_float>
	  rocket->altitude->altitude = pascal_to_metrs(rocket->atmosphere->pressure,rocket->atmosphere->start_pressure);
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800424c:	edd3 7a00 	vldr	s15, [r3]
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004254:	ed93 7a03 	vldr	s14, [r3, #12]
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	68dc      	ldr	r4, [r3, #12]
 800425c:	eef0 0a47 	vmov.f32	s1, s14
 8004260:	eeb0 0a67 	vmov.f32	s0, s15
 8004264:	f7fd f978 	bl	8001558 <pascal_to_metrs>
 8004268:	eef0 7a40 	vmov.f32	s15, s0
 800426c:	edc4 7a00 	vstr	s15, [r4]
	  //rocket->altitude->altitude_f = average_filter(rocket->altitude->altitude, rocket->altitude->altitude_f, k_alt);
}
 8004270:	bf00      	nop
 8004272:	370c      	adds	r7, #12
 8004274:	46bd      	mov	sp, r7
 8004276:	bd90      	pop	{r4, r7, pc}
 8004278:	20000800 	.word	0x20000800

0800427c <filtered_altitude_measurement>:

void filtered_altitude_measurement(struct Rocket* rocket, struct GMedian* gmedian_alt){
 800427c:	b590      	push	{r4, r7, lr}
 800427e:	b083      	sub	sp, #12
 8004280:	af00      	add	r7, sp, #0
 8004282:	6078      	str	r0, [r7, #4]
 8004284:	6039      	str	r1, [r7, #0]
	gmedian_alt->destination_f_m = filtered(gmedian_alt, rocket->altitude->altitude);
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	68db      	ldr	r3, [r3, #12]
 800428a:	edd3 7a00 	vldr	s15, [r3]
 800428e:	eeb0 0a67 	vmov.f32	s0, s15
 8004292:	6838      	ldr	r0, [r7, #0]
 8004294:	f7ff fbd6 	bl	8003a44 <filtered>
 8004298:	eef0 7a40 	vmov.f32	s15, s0
 800429c:	683b      	ldr	r3, [r7, #0]
 800429e:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
	rocket->altitude->altitude_f = average_filter(gmedian_alt->destination_f_m,rocket->altitude->altitude_f, k_alt);
 80042a2:	683b      	ldr	r3, [r7, #0]
 80042a4:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	68db      	ldr	r3, [r3, #12]
 80042ac:	ed93 7a01 	vldr	s14, [r3, #4]
 80042b0:	4b0a      	ldr	r3, [pc, #40]	; (80042dc <filtered_altitude_measurement+0x60>)
 80042b2:	edd3 6a00 	vldr	s13, [r3]
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	68dc      	ldr	r4, [r3, #12]
 80042ba:	eeb0 1a66 	vmov.f32	s2, s13
 80042be:	eef0 0a47 	vmov.f32	s1, s14
 80042c2:	eeb0 0a67 	vmov.f32	s0, s15
 80042c6:	f7ff fb88 	bl	80039da <average_filter>
 80042ca:	eef0 7a40 	vmov.f32	s15, s0
 80042ce:	edc4 7a01 	vstr	s15, [r4, #4]

	//rocket->altitude->altitude_f = average_filter(rocket->altitude->altitude, rocket->altitude->altitude_f, k_alt);

}
 80042d2:	bf00      	nop
 80042d4:	370c      	adds	r7, #12
 80042d6:	46bd      	mov	sp, r7
 80042d8:	bd90      	pop	{r4, r7, pc}
 80042da:	bf00      	nop
 80042dc:	20000014 	.word	0x20000014

080042e0 <pow2>:
//int16_t destination_m[3] = { 0, };
//float acceleration = 0;



float pow2(float a){
 80042e0:	b480      	push	{r7}
 80042e2:	b083      	sub	sp, #12
 80042e4:	af00      	add	r7, sp, #0
 80042e6:	ed87 0a01 	vstr	s0, [r7, #4]
	return a*a;
 80042ea:	edd7 7a01 	vldr	s15, [r7, #4]
 80042ee:	ee67 7aa7 	vmul.f32	s15, s15, s15
}
 80042f2:	eeb0 0a67 	vmov.f32	s0, s15
 80042f6:	370c      	adds	r7, #12
 80042f8:	46bd      	mov	sp, r7
 80042fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042fe:	4770      	bx	lr

08004300 <acceleration_modulus>:
		gyro->destination_g_f[i] = 0;
	}
	gyro->gyro_mod = 0;
}

float acceleration_modulus(float* destination_a){
 8004300:	b580      	push	{r7, lr}
 8004302:	ed2d 8b02 	vpush	{d8}
 8004306:	b082      	sub	sp, #8
 8004308:	af00      	add	r7, sp, #0
 800430a:	6078      	str	r0, [r7, #4]
	return sqrt(pow2(destination_a[0]) + pow2(destination_a[1]) + pow2(destination_a[2]));
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	edd3 7a00 	vldr	s15, [r3]
 8004312:	eeb0 0a67 	vmov.f32	s0, s15
 8004316:	f7ff ffe3 	bl	80042e0 <pow2>
 800431a:	eeb0 8a40 	vmov.f32	s16, s0
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	3304      	adds	r3, #4
 8004322:	edd3 7a00 	vldr	s15, [r3]
 8004326:	eeb0 0a67 	vmov.f32	s0, s15
 800432a:	f7ff ffd9 	bl	80042e0 <pow2>
 800432e:	eef0 7a40 	vmov.f32	s15, s0
 8004332:	ee38 8a27 	vadd.f32	s16, s16, s15
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	3308      	adds	r3, #8
 800433a:	edd3 7a00 	vldr	s15, [r3]
 800433e:	eeb0 0a67 	vmov.f32	s0, s15
 8004342:	f7ff ffcd 	bl	80042e0 <pow2>
 8004346:	eef0 7a40 	vmov.f32	s15, s0
 800434a:	ee78 7a27 	vadd.f32	s15, s16, s15
 800434e:	ee17 0a90 	vmov	r0, s15
 8004352:	f7fc f911 	bl	8000578 <__aeabi_f2d>
 8004356:	4602      	mov	r2, r0
 8004358:	460b      	mov	r3, r1
 800435a:	ec43 2b10 	vmov	d0, r2, r3
 800435e:	f00c f811 	bl	8010384 <sqrt>
 8004362:	ec53 2b10 	vmov	r2, r3, d0
 8004366:	4610      	mov	r0, r2
 8004368:	4619      	mov	r1, r3
 800436a:	f7fc fc55 	bl	8000c18 <__aeabi_d2f>
 800436e:	4603      	mov	r3, r0
 8004370:	ee07 3a90 	vmov	s15, r3

}
 8004374:	eeb0 0a67 	vmov.f32	s0, s15
 8004378:	3708      	adds	r7, #8
 800437a:	46bd      	mov	sp, r7
 800437c:	ecbd 8b02 	vpop	{d8}
 8004380:	bd80      	pop	{r7, pc}

08004382 <get_inertia_measurement>:
	//accelerate_init(accelerate);
	//gyro_init(gyro);
	MPU_init();
}

void get_inertia_measurement(struct Accelerate* accelerate, struct Gyro* gyro){
 8004382:	b580      	push	{r7, lr}
 8004384:	b082      	sub	sp, #8
 8004386:	af00      	add	r7, sp, #0
 8004388:	6078      	str	r0, [r7, #4]
 800438a:	6039      	str	r1, [r7, #0]
	MPU_get_accel(accelerate->destination_a);
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	4618      	mov	r0, r3
 8004390:	f7fc ff82 	bl	8001298 <MPU_get_accel>
	MPU_get_gyro(gyro->destination_g);
 8004394:	683b      	ldr	r3, [r7, #0]
 8004396:	4618      	mov	r0, r3
 8004398:	f7fd f80e 	bl	80013b8 <MPU_get_gyro>
		rocket->gyro->destination_g_f[i] = average_filter(rocket->gyro->destination_g[i],rocket->gyro->destination_g_f[i], k_gyro);

	}*/// ,   for
	//destination_a_f_m[0] = filtered(&gmedian, rocket->accelerate->destination_a_f[0]);
	//rocket->accelerate->destination_a[i]
}
 800439c:	bf00      	nop
 800439e:	3708      	adds	r7, #8
 80043a0:	46bd      	mov	sp, r7
 80043a2:	bd80      	pop	{r7, pc}

080043a4 <filtered_inertia_measurement>:

void filtered_inertia_measurement(struct Accelerate* accelerate, struct Gyro* gyro, struct GMedian* gmedian_a, struct GMedian* gmedian_g){
 80043a4:	b590      	push	{r4, r7, lr}
 80043a6:	b087      	sub	sp, #28
 80043a8:	af00      	add	r7, sp, #0
 80043aa:	60f8      	str	r0, [r7, #12]
 80043ac:	60b9      	str	r1, [r7, #8]
 80043ae:	607a      	str	r2, [r7, #4]
 80043b0:	603b      	str	r3, [r7, #0]

	for(int i = 0; i < 3; i++){
 80043b2:	2300      	movs	r3, #0
 80043b4:	617b      	str	r3, [r7, #20]
 80043b6:	e08e      	b.n	80044d6 <filtered_inertia_measurement+0x132>
			gmedian_a[i].destination_f_m = filtered(&(gmedian_a[i]), accelerate->destination_a[i]);
 80043b8:	697a      	ldr	r2, [r7, #20]
 80043ba:	4613      	mov	r3, r2
 80043bc:	005b      	lsls	r3, r3, #1
 80043be:	4413      	add	r3, r2
 80043c0:	011b      	lsls	r3, r3, #4
 80043c2:	461a      	mov	r2, r3
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	1899      	adds	r1, r3, r2
 80043c8:	68fa      	ldr	r2, [r7, #12]
 80043ca:	697b      	ldr	r3, [r7, #20]
 80043cc:	009b      	lsls	r3, r3, #2
 80043ce:	4413      	add	r3, r2
 80043d0:	edd3 7a00 	vldr	s15, [r3]
 80043d4:	697a      	ldr	r2, [r7, #20]
 80043d6:	4613      	mov	r3, r2
 80043d8:	005b      	lsls	r3, r3, #1
 80043da:	4413      	add	r3, r2
 80043dc:	011b      	lsls	r3, r3, #4
 80043de:	461a      	mov	r2, r3
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	189c      	adds	r4, r3, r2
 80043e4:	eeb0 0a67 	vmov.f32	s0, s15
 80043e8:	4608      	mov	r0, r1
 80043ea:	f7ff fb2b 	bl	8003a44 <filtered>
 80043ee:	eef0 7a40 	vmov.f32	s15, s0
 80043f2:	edc4 7a0b 	vstr	s15, [r4, #44]	; 0x2c
			accelerate->destination_a_f[i] = average_filter(gmedian_a[i].destination_f_m, accelerate->destination_a_f[i], k_accel);
 80043f6:	697a      	ldr	r2, [r7, #20]
 80043f8:	4613      	mov	r3, r2
 80043fa:	005b      	lsls	r3, r3, #1
 80043fc:	4413      	add	r3, r2
 80043fe:	011b      	lsls	r3, r3, #4
 8004400:	461a      	mov	r2, r3
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	4413      	add	r3, r2
 8004406:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 800440a:	68fa      	ldr	r2, [r7, #12]
 800440c:	697b      	ldr	r3, [r7, #20]
 800440e:	3302      	adds	r3, #2
 8004410:	009b      	lsls	r3, r3, #2
 8004412:	4413      	add	r3, r2
 8004414:	3304      	adds	r3, #4
 8004416:	ed93 7a00 	vldr	s14, [r3]
 800441a:	4b33      	ldr	r3, [pc, #204]	; (80044e8 <filtered_inertia_measurement+0x144>)
 800441c:	edd3 6a00 	vldr	s13, [r3]
 8004420:	eeb0 1a66 	vmov.f32	s2, s13
 8004424:	eef0 0a47 	vmov.f32	s1, s14
 8004428:	eeb0 0a67 	vmov.f32	s0, s15
 800442c:	f7ff fad5 	bl	80039da <average_filter>
 8004430:	eef0 7a40 	vmov.f32	s15, s0
 8004434:	68fa      	ldr	r2, [r7, #12]
 8004436:	697b      	ldr	r3, [r7, #20]
 8004438:	3302      	adds	r3, #2
 800443a:	009b      	lsls	r3, r3, #2
 800443c:	4413      	add	r3, r2
 800443e:	3304      	adds	r3, #4
 8004440:	edc3 7a00 	vstr	s15, [r3]

			gmedian_g[i].destination_f_m = filtered(&(gmedian_g[i]), gyro->destination_g[i]);
 8004444:	697a      	ldr	r2, [r7, #20]
 8004446:	4613      	mov	r3, r2
 8004448:	005b      	lsls	r3, r3, #1
 800444a:	4413      	add	r3, r2
 800444c:	011b      	lsls	r3, r3, #4
 800444e:	461a      	mov	r2, r3
 8004450:	683b      	ldr	r3, [r7, #0]
 8004452:	1899      	adds	r1, r3, r2
 8004454:	68ba      	ldr	r2, [r7, #8]
 8004456:	697b      	ldr	r3, [r7, #20]
 8004458:	009b      	lsls	r3, r3, #2
 800445a:	4413      	add	r3, r2
 800445c:	edd3 7a00 	vldr	s15, [r3]
 8004460:	697a      	ldr	r2, [r7, #20]
 8004462:	4613      	mov	r3, r2
 8004464:	005b      	lsls	r3, r3, #1
 8004466:	4413      	add	r3, r2
 8004468:	011b      	lsls	r3, r3, #4
 800446a:	461a      	mov	r2, r3
 800446c:	683b      	ldr	r3, [r7, #0]
 800446e:	189c      	adds	r4, r3, r2
 8004470:	eeb0 0a67 	vmov.f32	s0, s15
 8004474:	4608      	mov	r0, r1
 8004476:	f7ff fae5 	bl	8003a44 <filtered>
 800447a:	eef0 7a40 	vmov.f32	s15, s0
 800447e:	edc4 7a0b 	vstr	s15, [r4, #44]	; 0x2c
			gyro->destination_g_f[i] = average_filter(gmedian_g[i].destination_f_m, gyro->destination_g_f[i], k_gyro);
 8004482:	697a      	ldr	r2, [r7, #20]
 8004484:	4613      	mov	r3, r2
 8004486:	005b      	lsls	r3, r3, #1
 8004488:	4413      	add	r3, r2
 800448a:	011b      	lsls	r3, r3, #4
 800448c:	461a      	mov	r2, r3
 800448e:	683b      	ldr	r3, [r7, #0]
 8004490:	4413      	add	r3, r2
 8004492:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8004496:	68ba      	ldr	r2, [r7, #8]
 8004498:	697b      	ldr	r3, [r7, #20]
 800449a:	3302      	adds	r3, #2
 800449c:	009b      	lsls	r3, r3, #2
 800449e:	4413      	add	r3, r2
 80044a0:	3304      	adds	r3, #4
 80044a2:	ed93 7a00 	vldr	s14, [r3]
 80044a6:	4b11      	ldr	r3, [pc, #68]	; (80044ec <filtered_inertia_measurement+0x148>)
 80044a8:	edd3 6a00 	vldr	s13, [r3]
 80044ac:	eeb0 1a66 	vmov.f32	s2, s13
 80044b0:	eef0 0a47 	vmov.f32	s1, s14
 80044b4:	eeb0 0a67 	vmov.f32	s0, s15
 80044b8:	f7ff fa8f 	bl	80039da <average_filter>
 80044bc:	eef0 7a40 	vmov.f32	s15, s0
 80044c0:	68ba      	ldr	r2, [r7, #8]
 80044c2:	697b      	ldr	r3, [r7, #20]
 80044c4:	3302      	adds	r3, #2
 80044c6:	009b      	lsls	r3, r3, #2
 80044c8:	4413      	add	r3, r2
 80044ca:	3304      	adds	r3, #4
 80044cc:	edc3 7a00 	vstr	s15, [r3]
	for(int i = 0; i < 3; i++){
 80044d0:	697b      	ldr	r3, [r7, #20]
 80044d2:	3301      	adds	r3, #1
 80044d4:	617b      	str	r3, [r7, #20]
 80044d6:	697b      	ldr	r3, [r7, #20]
 80044d8:	2b02      	cmp	r3, #2
 80044da:	f77f af6d 	ble.w	80043b8 <filtered_inertia_measurement+0x14>
		}
}
 80044de:	bf00      	nop
 80044e0:	bf00      	nop
 80044e2:	371c      	adds	r7, #28
 80044e4:	46bd      	mov	sp, r7
 80044e6:	bd90      	pop	{r4, r7, pc}
 80044e8:	2000000c 	.word	0x2000000c
 80044ec:	20000010 	.word	0x20000010

080044f0 <get_inertia_measurement_mod>:

void get_inertia_measurement_mod(struct Accelerate* accelerate, struct Gyro* gyro){
 80044f0:	b580      	push	{r7, lr}
 80044f2:	b082      	sub	sp, #8
 80044f4:	af00      	add	r7, sp, #0
 80044f6:	6078      	str	r0, [r7, #4]
 80044f8:	6039      	str	r1, [r7, #0]
	accelerate->accel_mod = acceleration_modulus(accelerate->destination_a_f);
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	330c      	adds	r3, #12
 80044fe:	4618      	mov	r0, r3
 8004500:	f7ff fefe 	bl	8004300 <acceleration_modulus>
 8004504:	eef0 7a40 	vmov.f32	s15, s0
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	edc3 7a06 	vstr	s15, [r3, #24]
	gyro->gyro_mod = acceleration_modulus(gyro->destination_g_f);
 800450e:	683b      	ldr	r3, [r7, #0]
 8004510:	330c      	adds	r3, #12
 8004512:	4618      	mov	r0, r3
 8004514:	f7ff fef4 	bl	8004300 <acceleration_modulus>
 8004518:	eef0 7a40 	vmov.f32	s15, s0
 800451c:	683b      	ldr	r3, [r7, #0]
 800451e:	edc3 7a06 	vstr	s15, [r3, #24]
}
 8004522:	bf00      	nop
 8004524:	3708      	adds	r7, #8
 8004526:	46bd      	mov	sp, r7
 8004528:	bd80      	pop	{r7, pc}
 800452a:	0000      	movs	r0, r0
 800452c:	0000      	movs	r0, r0
	...

08004530 <get_mcu_voltage>:
#include "system/power.h"

uint16_t adcData = 0;


float get_mcu_voltage(){
 8004530:	b580      	push	{r7, lr}
 8004532:	af00      	add	r7, sp, #0
	//HAL_ADC_PollForConversion(&hadc1, 100); //   
	adcData = HAL_ADC_GetValue(&hadc1); //      adc
 8004534:	4812      	ldr	r0, [pc, #72]	; (8004580 <get_mcu_voltage+0x50>)
 8004536:	f000 fea1 	bl	800527c <HAL_ADC_GetValue>
 800453a:	4603      	mov	r3, r0
 800453c:	b29a      	uxth	r2, r3
 800453e:	4b11      	ldr	r3, [pc, #68]	; (8004584 <get_mcu_voltage+0x54>)
 8004540:	801a      	strh	r2, [r3, #0]
	return ADC_MAX * ADC_REFERENCE_VOLTAGE / adcData;
 8004542:	4b10      	ldr	r3, [pc, #64]	; (8004584 <get_mcu_voltage+0x54>)
 8004544:	881b      	ldrh	r3, [r3, #0]
 8004546:	4618      	mov	r0, r3
 8004548:	f7fc f804 	bl	8000554 <__aeabi_i2d>
 800454c:	4602      	mov	r2, r0
 800454e:	460b      	mov	r3, r1
 8004550:	a109      	add	r1, pc, #36	; (adr r1, 8004578 <get_mcu_voltage+0x48>)
 8004552:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004556:	f7fc f991 	bl	800087c <__aeabi_ddiv>
 800455a:	4602      	mov	r2, r0
 800455c:	460b      	mov	r3, r1
 800455e:	4610      	mov	r0, r2
 8004560:	4619      	mov	r1, r3
 8004562:	f7fc fb59 	bl	8000c18 <__aeabi_d2f>
 8004566:	4603      	mov	r3, r0
 8004568:	ee07 3a90 	vmov	s15, r3
}
 800456c:	eeb0 0a67 	vmov.f32	s0, s15
 8004570:	bd80      	pop	{r7, pc}
 8004572:	bf00      	nop
 8004574:	f3af 8000 	nop.w
 8004578:	00000000 	.word	0x00000000
 800457c:	40b33200 	.word	0x40b33200
 8004580:	20000210 	.word	0x20000210
 8004584:	20000834 	.word	0x20000834

08004588 <radio_init>:
#include "system/radio.h"


void radio_init(struct Radio* radio){
 8004588:	b480      	push	{r7}
 800458a:	b083      	sub	sp, #12
 800458c:	af00      	add	r7, sp, #0
 800458e:	6078      	str	r0, [r7, #4]
	radio->TRANSMIT_IS_OK = false;
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	2200      	movs	r2, #0
 8004594:	701a      	strb	r2, [r3, #0]
	radio->ALTITUDE_IS_OK = false;
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	2200      	movs	r2, #0
 800459a:	705a      	strb	r2, [r3, #1]
	radio->PITCH_IS_OK = false;
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	2200      	movs	r2, #0
 80045a0:	709a      	strb	r2, [r3, #2]
	radio->ROLL_IS_OK = false;
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	2200      	movs	r2, #0
 80045a6:	70da      	strb	r2, [r3, #3]
	radio->YAW_IS_OK = false;
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	2200      	movs	r2, #0
 80045ac:	711a      	strb	r2, [r3, #4]
	radio->D_PITCH_IS_OK = false;
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	2200      	movs	r2, #0
 80045b2:	715a      	strb	r2, [r3, #5]
	radio->D_ROLL_IS_OK = false;
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	2200      	movs	r2, #0
 80045b8:	719a      	strb	r2, [r3, #6]
	radio->D_YAW_IS_OK = false;
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	2200      	movs	r2, #0
 80045be:	71da      	strb	r2, [r3, #7]
	radio->TEMPERATURE_IS_OK = false;
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	2200      	movs	r2, #0
 80045c4:	721a      	strb	r2, [r3, #8]
	radio->BATTERY_VOLTAGE_IS_OK = false;
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	2200      	movs	r2, #0
 80045ca:	725a      	strb	r2, [r3, #9]
	radio->frequency_data_transmission = 1;
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	2201      	movs	r2, #1
 80045d0:	815a      	strh	r2, [r3, #10]
}
 80045d2:	bf00      	nop
 80045d4:	370c      	adds	r7, #12
 80045d6:	46bd      	mov	sp, r7
 80045d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045dc:	4770      	bx	lr
	...

080045e0 <transmit_data>:

void set_data_transmit_frequency(TIM_HandleTypeDef *htim, struct Radio* radio){
	htim->Instance->ARR = 8*powf(10,6) / radio->frequency_data_transmission/ htim->Instance->PSC;
}

void transmit_data(struct Rocket* rocket, struct Radio* radio){
 80045e0:	b580      	push	{r7, lr}
 80045e2:	f5ad 7d06 	sub.w	sp, sp, #536	; 0x218
 80045e6:	af02      	add	r7, sp, #8
 80045e8:	f507 7304 	add.w	r3, r7, #528	; 0x210
 80045ec:	f5a3 7303 	sub.w	r3, r3, #524	; 0x20c
 80045f0:	6018      	str	r0, [r3, #0]
 80045f2:	f507 7304 	add.w	r3, r7, #528	; 0x210
 80045f6:	f5a3 7304 	sub.w	r3, r3, #528	; 0x210
 80045fa:	6019      	str	r1, [r3, #0]
	char d_yaw_buf[50];
	char temperature_buf[50];
	char battery_voltage_buf[50];


	if(radio->TRANSMIT_IS_OK == true){
 80045fc:	f507 7304 	add.w	r3, r7, #528	; 0x210
 8004600:	f5a3 7304 	sub.w	r3, r3, #528	; 0x210
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	781b      	ldrb	r3, [r3, #0]
 8004608:	2b00      	cmp	r3, #0
 800460a:	f000 81ad 	beq.w	8004968 <transmit_data+0x388>
		snprintf(time_buf, sizeof(time_buf), "time:%f ", rocket->time);
 800460e:	f507 7304 	add.w	r3, r7, #528	; 0x210
 8004612:	f5a3 7303 	sub.w	r3, r3, #524	; 0x20c
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	69db      	ldr	r3, [r3, #28]
 800461a:	4618      	mov	r0, r3
 800461c:	f7fb ffac 	bl	8000578 <__aeabi_f2d>
 8004620:	4602      	mov	r2, r0
 8004622:	460b      	mov	r3, r1
 8004624:	f507 70ee 	add.w	r0, r7, #476	; 0x1dc
 8004628:	e9cd 2300 	strd	r2, r3, [sp]
 800462c:	4ac0      	ldr	r2, [pc, #768]	; (8004930 <transmit_data+0x350>)
 800462e:	2132      	movs	r1, #50	; 0x32
 8004630:	f007 ff72 	bl	800c518 <sniprintf>
		HAL_UART_Transmit(&huart1, (uint8_t*)time_buf, strlen(time_buf), 100);
 8004634:	f507 73ee 	add.w	r3, r7, #476	; 0x1dc
 8004638:	4618      	mov	r0, r3
 800463a:	f7fb fddb 	bl	80001f4 <strlen>
 800463e:	4603      	mov	r3, r0
 8004640:	b29a      	uxth	r2, r3
 8004642:	f507 71ee 	add.w	r1, r7, #476	; 0x1dc
 8004646:	2364      	movs	r3, #100	; 0x64
 8004648:	48ba      	ldr	r0, [pc, #744]	; (8004934 <transmit_data+0x354>)
 800464a:	f006 f80b 	bl	800a664 <HAL_UART_Transmit>

		if(radio->ALTITUDE_IS_OK == true){
 800464e:	f507 7304 	add.w	r3, r7, #528	; 0x210
 8004652:	f5a3 7304 	sub.w	r3, r3, #528	; 0x210
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	785b      	ldrb	r3, [r3, #1]
 800465a:	2b00      	cmp	r3, #0
 800465c:	d020      	beq.n	80046a0 <transmit_data+0xc0>
			snprintf(altitude_buf, sizeof(altitude_buf), "altitude:%f ", rocket->altitude->altitude_f);
 800465e:	f507 7304 	add.w	r3, r7, #528	; 0x210
 8004662:	f5a3 7303 	sub.w	r3, r3, #524	; 0x20c
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	68db      	ldr	r3, [r3, #12]
 800466a:	685b      	ldr	r3, [r3, #4]
 800466c:	4618      	mov	r0, r3
 800466e:	f7fb ff83 	bl	8000578 <__aeabi_f2d>
 8004672:	4602      	mov	r2, r0
 8004674:	460b      	mov	r3, r1
 8004676:	f507 70d4 	add.w	r0, r7, #424	; 0x1a8
 800467a:	e9cd 2300 	strd	r2, r3, [sp]
 800467e:	4aae      	ldr	r2, [pc, #696]	; (8004938 <transmit_data+0x358>)
 8004680:	2132      	movs	r1, #50	; 0x32
 8004682:	f007 ff49 	bl	800c518 <sniprintf>
			HAL_UART_Transmit(&huart1, (uint8_t*)altitude_buf, strlen(altitude_buf), 100);
 8004686:	f507 73d4 	add.w	r3, r7, #424	; 0x1a8
 800468a:	4618      	mov	r0, r3
 800468c:	f7fb fdb2 	bl	80001f4 <strlen>
 8004690:	4603      	mov	r3, r0
 8004692:	b29a      	uxth	r2, r3
 8004694:	f507 71d4 	add.w	r1, r7, #424	; 0x1a8
 8004698:	2364      	movs	r3, #100	; 0x64
 800469a:	48a6      	ldr	r0, [pc, #664]	; (8004934 <transmit_data+0x354>)
 800469c:	f005 ffe2 	bl	800a664 <HAL_UART_Transmit>
		}
		if(radio->PITCH_IS_OK == true){
 80046a0:	f507 7304 	add.w	r3, r7, #528	; 0x210
 80046a4:	f5a3 7304 	sub.w	r3, r3, #528	; 0x210
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	789b      	ldrb	r3, [r3, #2]
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d020      	beq.n	80046f2 <transmit_data+0x112>
			snprintf(pitch_buf, sizeof(pitch_buf), "pitch:%f ", rocket->angle->pitch);
 80046b0:	f507 7304 	add.w	r3, r7, #528	; 0x210
 80046b4:	f5a3 7303 	sub.w	r3, r3, #524	; 0x20c
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	4618      	mov	r0, r3
 80046c0:	f7fb ff5a 	bl	8000578 <__aeabi_f2d>
 80046c4:	4602      	mov	r2, r0
 80046c6:	460b      	mov	r3, r1
 80046c8:	f507 70ba 	add.w	r0, r7, #372	; 0x174
 80046cc:	e9cd 2300 	strd	r2, r3, [sp]
 80046d0:	4a9a      	ldr	r2, [pc, #616]	; (800493c <transmit_data+0x35c>)
 80046d2:	2132      	movs	r1, #50	; 0x32
 80046d4:	f007 ff20 	bl	800c518 <sniprintf>
			HAL_UART_Transmit(&huart1, (uint8_t*)pitch_buf, strlen(pitch_buf), 100);
 80046d8:	f507 73ba 	add.w	r3, r7, #372	; 0x174
 80046dc:	4618      	mov	r0, r3
 80046de:	f7fb fd89 	bl	80001f4 <strlen>
 80046e2:	4603      	mov	r3, r0
 80046e4:	b29a      	uxth	r2, r3
 80046e6:	f507 71ba 	add.w	r1, r7, #372	; 0x174
 80046ea:	2364      	movs	r3, #100	; 0x64
 80046ec:	4891      	ldr	r0, [pc, #580]	; (8004934 <transmit_data+0x354>)
 80046ee:	f005 ffb9 	bl	800a664 <HAL_UART_Transmit>
		}
		if(radio->ROLL_IS_OK == true){
 80046f2:	f507 7304 	add.w	r3, r7, #528	; 0x210
 80046f6:	f5a3 7304 	sub.w	r3, r3, #528	; 0x210
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	78db      	ldrb	r3, [r3, #3]
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d020      	beq.n	8004744 <transmit_data+0x164>
			snprintf(roll_buf, sizeof(roll_buf), "roll:%f ", rocket->angle->roll);
 8004702:	f507 7304 	add.w	r3, r7, #528	; 0x210
 8004706:	f5a3 7303 	sub.w	r3, r3, #524	; 0x20c
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800470e:	685b      	ldr	r3, [r3, #4]
 8004710:	4618      	mov	r0, r3
 8004712:	f7fb ff31 	bl	8000578 <__aeabi_f2d>
 8004716:	4602      	mov	r2, r0
 8004718:	460b      	mov	r3, r1
 800471a:	f507 70a0 	add.w	r0, r7, #320	; 0x140
 800471e:	e9cd 2300 	strd	r2, r3, [sp]
 8004722:	4a87      	ldr	r2, [pc, #540]	; (8004940 <transmit_data+0x360>)
 8004724:	2132      	movs	r1, #50	; 0x32
 8004726:	f007 fef7 	bl	800c518 <sniprintf>
			HAL_UART_Transmit(&huart1, (uint8_t*)roll_buf, strlen(roll_buf), 100);
 800472a:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800472e:	4618      	mov	r0, r3
 8004730:	f7fb fd60 	bl	80001f4 <strlen>
 8004734:	4603      	mov	r3, r0
 8004736:	b29a      	uxth	r2, r3
 8004738:	f507 71a0 	add.w	r1, r7, #320	; 0x140
 800473c:	2364      	movs	r3, #100	; 0x64
 800473e:	487d      	ldr	r0, [pc, #500]	; (8004934 <transmit_data+0x354>)
 8004740:	f005 ff90 	bl	800a664 <HAL_UART_Transmit>
		}
		if(radio->YAW_IS_OK == true){
 8004744:	f507 7304 	add.w	r3, r7, #528	; 0x210
 8004748:	f5a3 7304 	sub.w	r3, r3, #528	; 0x210
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	791b      	ldrb	r3, [r3, #4]
 8004750:	2b00      	cmp	r3, #0
 8004752:	d020      	beq.n	8004796 <transmit_data+0x1b6>
			snprintf(yaw_buf, sizeof(yaw_buf), "yaw:%f ", rocket->angle->yaw);
 8004754:	f507 7304 	add.w	r3, r7, #528	; 0x210
 8004758:	f5a3 7303 	sub.w	r3, r3, #524	; 0x20c
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004760:	689b      	ldr	r3, [r3, #8]
 8004762:	4618      	mov	r0, r3
 8004764:	f7fb ff08 	bl	8000578 <__aeabi_f2d>
 8004768:	4602      	mov	r2, r0
 800476a:	460b      	mov	r3, r1
 800476c:	f507 7086 	add.w	r0, r7, #268	; 0x10c
 8004770:	e9cd 2300 	strd	r2, r3, [sp]
 8004774:	4a73      	ldr	r2, [pc, #460]	; (8004944 <transmit_data+0x364>)
 8004776:	2132      	movs	r1, #50	; 0x32
 8004778:	f007 fece 	bl	800c518 <sniprintf>
			HAL_UART_Transmit(&huart1, (uint8_t*)yaw_buf, strlen(yaw_buf), 100);
 800477c:	f507 7386 	add.w	r3, r7, #268	; 0x10c
 8004780:	4618      	mov	r0, r3
 8004782:	f7fb fd37 	bl	80001f4 <strlen>
 8004786:	4603      	mov	r3, r0
 8004788:	b29a      	uxth	r2, r3
 800478a:	f507 7186 	add.w	r1, r7, #268	; 0x10c
 800478e:	2364      	movs	r3, #100	; 0x64
 8004790:	4868      	ldr	r0, [pc, #416]	; (8004934 <transmit_data+0x354>)
 8004792:	f005 ff67 	bl	800a664 <HAL_UART_Transmit>
		}

		if(radio->D_PITCH_IS_OK == true){
 8004796:	f507 7304 	add.w	r3, r7, #528	; 0x210
 800479a:	f5a3 7304 	sub.w	r3, r3, #528	; 0x210
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	795b      	ldrb	r3, [r3, #5]
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d020      	beq.n	80047e8 <transmit_data+0x208>
			snprintf(d_pitch_buf, sizeof(d_pitch_buf), "d_pitch:%f ", rocket->angle_velocity->d_pitch);
 80047a6:	f507 7304 	add.w	r3, r7, #528	; 0x210
 80047aa:	f5a3 7303 	sub.w	r3, r3, #524	; 0x20c
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	4618      	mov	r0, r3
 80047b6:	f7fb fedf 	bl	8000578 <__aeabi_f2d>
 80047ba:	4602      	mov	r2, r0
 80047bc:	460b      	mov	r3, r1
 80047be:	f107 00d8 	add.w	r0, r7, #216	; 0xd8
 80047c2:	e9cd 2300 	strd	r2, r3, [sp]
 80047c6:	4a60      	ldr	r2, [pc, #384]	; (8004948 <transmit_data+0x368>)
 80047c8:	2132      	movs	r1, #50	; 0x32
 80047ca:	f007 fea5 	bl	800c518 <sniprintf>
			HAL_UART_Transmit(&huart1, (uint8_t*)d_pitch_buf, strlen(d_pitch_buf), 100);
 80047ce:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 80047d2:	4618      	mov	r0, r3
 80047d4:	f7fb fd0e 	bl	80001f4 <strlen>
 80047d8:	4603      	mov	r3, r0
 80047da:	b29a      	uxth	r2, r3
 80047dc:	f107 01d8 	add.w	r1, r7, #216	; 0xd8
 80047e0:	2364      	movs	r3, #100	; 0x64
 80047e2:	4854      	ldr	r0, [pc, #336]	; (8004934 <transmit_data+0x354>)
 80047e4:	f005 ff3e 	bl	800a664 <HAL_UART_Transmit>
		}
		if(radio->D_ROLL_IS_OK == true){
 80047e8:	f507 7304 	add.w	r3, r7, #528	; 0x210
 80047ec:	f5a3 7304 	sub.w	r3, r3, #528	; 0x210
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	799b      	ldrb	r3, [r3, #6]
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d020      	beq.n	800483a <transmit_data+0x25a>
			snprintf(d_roll_buf, sizeof(d_roll_buf), "d_roll:%f ", rocket->angle_velocity->d_roll);
 80047f8:	f507 7304 	add.w	r3, r7, #528	; 0x210
 80047fc:	f5a3 7303 	sub.w	r3, r3, #524	; 0x20c
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004804:	685b      	ldr	r3, [r3, #4]
 8004806:	4618      	mov	r0, r3
 8004808:	f7fb feb6 	bl	8000578 <__aeabi_f2d>
 800480c:	4602      	mov	r2, r0
 800480e:	460b      	mov	r3, r1
 8004810:	f107 00a4 	add.w	r0, r7, #164	; 0xa4
 8004814:	e9cd 2300 	strd	r2, r3, [sp]
 8004818:	4a4c      	ldr	r2, [pc, #304]	; (800494c <transmit_data+0x36c>)
 800481a:	2132      	movs	r1, #50	; 0x32
 800481c:	f007 fe7c 	bl	800c518 <sniprintf>
			HAL_UART_Transmit(&huart1, (uint8_t*)d_roll_buf, strlen(d_roll_buf), 100);
 8004820:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8004824:	4618      	mov	r0, r3
 8004826:	f7fb fce5 	bl	80001f4 <strlen>
 800482a:	4603      	mov	r3, r0
 800482c:	b29a      	uxth	r2, r3
 800482e:	f107 01a4 	add.w	r1, r7, #164	; 0xa4
 8004832:	2364      	movs	r3, #100	; 0x64
 8004834:	483f      	ldr	r0, [pc, #252]	; (8004934 <transmit_data+0x354>)
 8004836:	f005 ff15 	bl	800a664 <HAL_UART_Transmit>
		}
		if(radio->D_YAW_IS_OK == true){
 800483a:	f507 7304 	add.w	r3, r7, #528	; 0x210
 800483e:	f5a3 7304 	sub.w	r3, r3, #528	; 0x210
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	79db      	ldrb	r3, [r3, #7]
 8004846:	2b00      	cmp	r3, #0
 8004848:	d020      	beq.n	800488c <transmit_data+0x2ac>
			snprintf(d_yaw_buf, sizeof(d_yaw_buf), "d_yaw:%f ", rocket->angle_velocity->d_yaw);
 800484a:	f507 7304 	add.w	r3, r7, #528	; 0x210
 800484e:	f5a3 7303 	sub.w	r3, r3, #524	; 0x20c
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004856:	689b      	ldr	r3, [r3, #8]
 8004858:	4618      	mov	r0, r3
 800485a:	f7fb fe8d 	bl	8000578 <__aeabi_f2d>
 800485e:	4602      	mov	r2, r0
 8004860:	460b      	mov	r3, r1
 8004862:	f107 0070 	add.w	r0, r7, #112	; 0x70
 8004866:	e9cd 2300 	strd	r2, r3, [sp]
 800486a:	4a39      	ldr	r2, [pc, #228]	; (8004950 <transmit_data+0x370>)
 800486c:	2132      	movs	r1, #50	; 0x32
 800486e:	f007 fe53 	bl	800c518 <sniprintf>
			HAL_UART_Transmit(&huart1, (uint8_t*)d_yaw_buf, strlen(d_yaw_buf), 100);
 8004872:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8004876:	4618      	mov	r0, r3
 8004878:	f7fb fcbc 	bl	80001f4 <strlen>
 800487c:	4603      	mov	r3, r0
 800487e:	b29a      	uxth	r2, r3
 8004880:	f107 0170 	add.w	r1, r7, #112	; 0x70
 8004884:	2364      	movs	r3, #100	; 0x64
 8004886:	482b      	ldr	r0, [pc, #172]	; (8004934 <transmit_data+0x354>)
 8004888:	f005 feec 	bl	800a664 <HAL_UART_Transmit>
		}

		if(radio->TEMPERATURE_IS_OK == true){
 800488c:	f507 7304 	add.w	r3, r7, #528	; 0x210
 8004890:	f5a3 7304 	sub.w	r3, r3, #528	; 0x210
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	7a1b      	ldrb	r3, [r3, #8]
 8004898:	2b00      	cmp	r3, #0
 800489a:	d020      	beq.n	80048de <transmit_data+0x2fe>
			snprintf(temperature_buf, sizeof(temperature_buf), "temperature:%f ", rocket->atmosphere->temperature);
 800489c:	f507 7304 	add.w	r3, r7, #528	; 0x210
 80048a0:	f5a3 7303 	sub.w	r3, r3, #524	; 0x20c
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048a8:	685b      	ldr	r3, [r3, #4]
 80048aa:	4618      	mov	r0, r3
 80048ac:	f7fb fe64 	bl	8000578 <__aeabi_f2d>
 80048b0:	4602      	mov	r2, r0
 80048b2:	460b      	mov	r3, r1
 80048b4:	f107 003c 	add.w	r0, r7, #60	; 0x3c
 80048b8:	e9cd 2300 	strd	r2, r3, [sp]
 80048bc:	4a25      	ldr	r2, [pc, #148]	; (8004954 <transmit_data+0x374>)
 80048be:	2132      	movs	r1, #50	; 0x32
 80048c0:	f007 fe2a 	bl	800c518 <sniprintf>
			HAL_UART_Transmit(&huart1, (uint8_t*)temperature_buf, strlen(temperature_buf), 100);
 80048c4:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80048c8:	4618      	mov	r0, r3
 80048ca:	f7fb fc93 	bl	80001f4 <strlen>
 80048ce:	4603      	mov	r3, r0
 80048d0:	b29a      	uxth	r2, r3
 80048d2:	f107 013c 	add.w	r1, r7, #60	; 0x3c
 80048d6:	2364      	movs	r3, #100	; 0x64
 80048d8:	4816      	ldr	r0, [pc, #88]	; (8004934 <transmit_data+0x354>)
 80048da:	f005 fec3 	bl	800a664 <HAL_UART_Transmit>
		}
		if(radio->BATTERY_VOLTAGE_IS_OK == true){
 80048de:	f507 7304 	add.w	r3, r7, #528	; 0x210
 80048e2:	f5a3 7304 	sub.w	r3, r3, #528	; 0x210
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	7a5b      	ldrb	r3, [r3, #9]
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d036      	beq.n	800495c <transmit_data+0x37c>
			snprintf(battery_voltage_buf, sizeof(battery_voltage_buf), "battery_voltage:%f ", rocket->battery_voltage);
 80048ee:	f507 7304 	add.w	r3, r7, #528	; 0x210
 80048f2:	f5a3 7303 	sub.w	r3, r3, #524	; 0x20c
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	699b      	ldr	r3, [r3, #24]
 80048fa:	4618      	mov	r0, r3
 80048fc:	f7fb fe3c 	bl	8000578 <__aeabi_f2d>
 8004900:	4602      	mov	r2, r0
 8004902:	460b      	mov	r3, r1
 8004904:	f107 0008 	add.w	r0, r7, #8
 8004908:	e9cd 2300 	strd	r2, r3, [sp]
 800490c:	4a12      	ldr	r2, [pc, #72]	; (8004958 <transmit_data+0x378>)
 800490e:	2132      	movs	r1, #50	; 0x32
 8004910:	f007 fe02 	bl	800c518 <sniprintf>
			HAL_UART_Transmit(&huart1, (uint8_t*)battery_voltage_buf, strlen(battery_voltage_buf), 100);
 8004914:	f107 0308 	add.w	r3, r7, #8
 8004918:	4618      	mov	r0, r3
 800491a:	f7fb fc6b 	bl	80001f4 <strlen>
 800491e:	4603      	mov	r3, r0
 8004920:	b29a      	uxth	r2, r3
 8004922:	f107 0108 	add.w	r1, r7, #8
 8004926:	2364      	movs	r3, #100	; 0x64
 8004928:	4802      	ldr	r0, [pc, #8]	; (8004934 <transmit_data+0x354>)
 800492a:	f005 fe9b 	bl	800a664 <HAL_UART_Transmit>
 800492e:	e015      	b.n	800495c <transmit_data+0x37c>
 8004930:	08010f78 	.word	0x08010f78
 8004934:	200006b8 	.word	0x200006b8
 8004938:	08010f84 	.word	0x08010f84
 800493c:	08010f94 	.word	0x08010f94
 8004940:	08010fa0 	.word	0x08010fa0
 8004944:	08010fac 	.word	0x08010fac
 8004948:	08010fb4 	.word	0x08010fb4
 800494c:	08010fc0 	.word	0x08010fc0
 8004950:	08010fcc 	.word	0x08010fcc
 8004954:	08010fd8 	.word	0x08010fd8
 8004958:	08010fe8 	.word	0x08010fe8
		}
		HAL_UART_Transmit(&huart1, (uint8_t*)";\n", strlen(";\n"), 100);
 800495c:	2364      	movs	r3, #100	; 0x64
 800495e:	2202      	movs	r2, #2
 8004960:	4904      	ldr	r1, [pc, #16]	; (8004974 <transmit_data+0x394>)
 8004962:	4805      	ldr	r0, [pc, #20]	; (8004978 <transmit_data+0x398>)
 8004964:	f005 fe7e 	bl	800a664 <HAL_UART_Transmit>
	}
}
 8004968:	bf00      	nop
 800496a:	f507 7704 	add.w	r7, r7, #528	; 0x210
 800496e:	46bd      	mov	sp, r7
 8004970:	bd80      	pop	{r7, pc}
 8004972:	bf00      	nop
 8004974:	08010ffc 	.word	0x08010ffc
 8004978:	200006b8 	.word	0x200006b8

0800497c <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 800497c:	b480      	push	{r7}
 800497e:	b083      	sub	sp, #12
 8004980:	af00      	add	r7, sp, #0
 8004982:	4603      	mov	r3, r0
 8004984:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004986:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800498a:	2b00      	cmp	r3, #0
 800498c:	db0c      	blt.n	80049a8 <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800498e:	79fb      	ldrb	r3, [r7, #7]
 8004990:	f003 021f 	and.w	r2, r3, #31
 8004994:	4907      	ldr	r1, [pc, #28]	; (80049b4 <__NVIC_ClearPendingIRQ+0x38>)
 8004996:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800499a:	095b      	lsrs	r3, r3, #5
 800499c:	2001      	movs	r0, #1
 800499e:	fa00 f202 	lsl.w	r2, r0, r2
 80049a2:	3360      	adds	r3, #96	; 0x60
 80049a4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80049a8:	bf00      	nop
 80049aa:	370c      	adds	r7, #12
 80049ac:	46bd      	mov	sp, r7
 80049ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b2:	4770      	bx	lr
 80049b4:	e000e100 	.word	0xe000e100

080049b8 <degrees_to_pulse>:
#include "system/rescue.h"

uint16_t degrees_to_pulse(int16_t degrees){
 80049b8:	b580      	push	{r7, lr}
 80049ba:	b082      	sub	sp, #8
 80049bc:	af00      	add	r7, sp, #0
 80049be:	4603      	mov	r3, r0
 80049c0:	80fb      	strh	r3, [r7, #6]
  return 11.1*degrees + 1500;
 80049c2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80049c6:	4618      	mov	r0, r3
 80049c8:	f7fb fdc4 	bl	8000554 <__aeabi_i2d>
 80049cc:	a30c      	add	r3, pc, #48	; (adr r3, 8004a00 <degrees_to_pulse+0x48>)
 80049ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049d2:	f7fb fe29 	bl	8000628 <__aeabi_dmul>
 80049d6:	4602      	mov	r2, r0
 80049d8:	460b      	mov	r3, r1
 80049da:	4610      	mov	r0, r2
 80049dc:	4619      	mov	r1, r3
 80049de:	a30a      	add	r3, pc, #40	; (adr r3, 8004a08 <degrees_to_pulse+0x50>)
 80049e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049e4:	f7fb fc6a 	bl	80002bc <__adddf3>
 80049e8:	4602      	mov	r2, r0
 80049ea:	460b      	mov	r3, r1
 80049ec:	4610      	mov	r0, r2
 80049ee:	4619      	mov	r1, r3
 80049f0:	f7fc f8f2 	bl	8000bd8 <__aeabi_d2uiz>
 80049f4:	4603      	mov	r3, r0
 80049f6:	b29b      	uxth	r3, r3
}
 80049f8:	4618      	mov	r0, r3
 80049fa:	3708      	adds	r7, #8
 80049fc:	46bd      	mov	sp, r7
 80049fe:	bd80      	pop	{r7, pc}
 8004a00:	33333333 	.word	0x33333333
 8004a04:	40263333 	.word	0x40263333
 8004a08:	00000000 	.word	0x00000000
 8004a0c:	40977000 	.word	0x40977000

08004a10 <turn_servo>:

void turn_servo(int16_t degrees){
 8004a10:	b580      	push	{r7, lr}
 8004a12:	b082      	sub	sp, #8
 8004a14:	af00      	add	r7, sp, #0
 8004a16:	4603      	mov	r3, r0
 8004a18:	80fb      	strh	r3, [r7, #6]
	__HAL_GPIO_EXTI_CLEAR_IT(btn_Pin);  //   EXTI_PR
 8004a1a:	4b12      	ldr	r3, [pc, #72]	; (8004a64 <turn_servo+0x54>)
 8004a1c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004a20:	615a      	str	r2, [r3, #20]
	NVIC_ClearPendingIRQ(EXTI15_10_IRQn); //   NVIC_ICPRx
 8004a22:	2028      	movs	r0, #40	; 0x28
 8004a24:	f7ff ffaa 	bl	800497c <__NVIC_ClearPendingIRQ>

	TIM1->CCR1 = degrees_to_pulse(degrees);
 8004a28:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004a2c:	4618      	mov	r0, r3
 8004a2e:	f7ff ffc3 	bl	80049b8 <degrees_to_pulse>
 8004a32:	4603      	mov	r3, r0
 8004a34:	461a      	mov	r2, r3
 8004a36:	4b0c      	ldr	r3, [pc, #48]	; (8004a68 <turn_servo+0x58>)
 8004a38:	635a      	str	r2, [r3, #52]	; 0x34
	HAL_Delay(500);
 8004a3a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8004a3e:	f000 f9c3 	bl	8004dc8 <HAL_Delay>
	TIM1->CCR1 = degrees_to_pulse(0);
 8004a42:	2000      	movs	r0, #0
 8004a44:	f7ff ffb8 	bl	80049b8 <degrees_to_pulse>
 8004a48:	4603      	mov	r3, r0
 8004a4a:	461a      	mov	r2, r3
 8004a4c:	4b06      	ldr	r3, [pc, #24]	; (8004a68 <turn_servo+0x58>)
 8004a4e:	635a      	str	r2, [r3, #52]	; 0x34

	//HAL_UART_Transmit(&huart1, (uint8_t*)"servo is turn\n", sizeof("servo is turn\n"), 200);

	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);   //   
 8004a50:	2028      	movs	r0, #40	; 0x28
 8004a52:	f000 ffe1 	bl	8005a18 <HAL_NVIC_EnableIRQ>

	flag_irq = 0;
 8004a56:	4b05      	ldr	r3, [pc, #20]	; (8004a6c <turn_servo+0x5c>)
 8004a58:	2200      	movs	r2, #0
 8004a5a:	701a      	strb	r2, [r3, #0]
}
 8004a5c:	bf00      	nop
 8004a5e:	3708      	adds	r7, #8
 8004a60:	46bd      	mov	sp, r7
 8004a62:	bd80      	pop	{r7, pc}
 8004a64:	40013c00 	.word	0x40013c00
 8004a68:	40010000 	.word	0x40010000
 8004a6c:	200005c4 	.word	0x200005c4

08004a70 <rescue_system_init>:

void rescue_system_init(TIM_TypeDef* TIM){
 8004a70:	b580      	push	{r7, lr}
 8004a72:	b082      	sub	sp, #8
 8004a74:	af00      	add	r7, sp, #0
 8004a76:	6078      	str	r0, [r7, #4]
	TIM->CCR2 = degrees_to_pulse(0);
 8004a78:	2000      	movs	r0, #0
 8004a7a:	f7ff ff9d 	bl	80049b8 <degrees_to_pulse>
 8004a7e:	4603      	mov	r3, r0
 8004a80:	461a      	mov	r2, r3
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	639a      	str	r2, [r3, #56]	; 0x38
}
 8004a86:	bf00      	nop
 8004a88:	3708      	adds	r7, #8
 8004a8a:	46bd      	mov	sp, r7
 8004a8c:	bd80      	pop	{r7, pc}

08004a8e <rocket_init>:
#include <stdio.h>
#include <string.h>
#include "system/rocket.h"
#include "MPU9250.h"

void rocket_init(struct Rocket *rocket, const char *teamId, struct Altitude* altitude, struct Atmosphere_param* atmosphere,struct Accelerate* accelerate, struct Angle* angle, struct Angle_velocity* angle_velocity) {
 8004a8e:	b580      	push	{r7, lr}
 8004a90:	b084      	sub	sp, #16
 8004a92:	af00      	add	r7, sp, #0
 8004a94:	60f8      	str	r0, [r7, #12]
 8004a96:	60b9      	str	r1, [r7, #8]
 8004a98:	607a      	str	r2, [r7, #4]
 8004a9a:	603b      	str	r3, [r7, #0]

	strncpy(rocket->teamId, teamId, sizeof(rocket->teamId) - 1);
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	2209      	movs	r2, #9
 8004aa0:	68b9      	ldr	r1, [r7, #8]
 8004aa2:	4618      	mov	r0, r3
 8004aa4:	f007 fd8c 	bl	800c5c0 <strncpy>
	rocket->teamId[sizeof(rocket->teamId) - 1] = '\0'; //  -
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	2200      	movs	r2, #0
 8004aac:	725a      	strb	r2, [r3, #9]

	/*rocket->altitude = 0;

	rocket->max_altitude = 0;*/

	rocket->altitude = altitude;
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	687a      	ldr	r2, [r7, #4]
 8004ab2:	60da      	str	r2, [r3, #12]

	//rocket->accelerate = accelerate;

	//rocket->gyro = gyro;

	rocket->angle = angle;
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	69fa      	ldr	r2, [r7, #28]
 8004ab8:	629a      	str	r2, [r3, #40]	; 0x28

	rocket->angle_velocity = angle_velocity;
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	6a3a      	ldr	r2, [r7, #32]
 8004abe:	62da      	str	r2, [r3, #44]	; 0x2c

	rocket->accel_mod = accelerate->accel_mod;
 8004ac0:	69bb      	ldr	r3, [r7, #24]
 8004ac2:	699a      	ldr	r2, [r3, #24]
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	621a      	str	r2, [r3, #32]

    rocket->start_point = 0;
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	2200      	movs	r2, #0
 8004acc:	741a      	strb	r2, [r3, #16]
    rocket->apogee_point = 0;
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	2200      	movs	r2, #0
 8004ad2:	745a      	strb	r2, [r3, #17]
    rocket->activate_point = 0;
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	2200      	movs	r2, #0
 8004ad8:	749a      	strb	r2, [r3, #18]
    rocket->landing_point = 0;
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	2200      	movs	r2, #0
 8004ade:	74da      	strb	r2, [r3, #19]

    //rocket->delta_apogee = 1;
    //rocket->delta_activate = 1;
    //rocket->starting_height = 3;

    rocket->battery_voltage = 0;
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	f04f 0200 	mov.w	r2, #0
 8004ae6:	619a      	str	r2, [r3, #24]

    rocket->time = HAL_GetTick();
 8004ae8:	f000 f962 	bl	8004db0 <HAL_GetTick>
 8004aec:	ee07 0a90 	vmov	s15, r0
 8004af0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	edc3 7a07 	vstr	s15, [r3, #28]

    rocket->atmosphere = atmosphere;
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	683a      	ldr	r2, [r7, #0]
 8004afe:	625a      	str	r2, [r3, #36]	; 0x24

}
 8004b00:	bf00      	nop
 8004b02:	3710      	adds	r7, #16
 8004b04:	46bd      	mov	sp, r7
 8004b06:	bd80      	pop	{r7, pc}

08004b08 <atmosphere_init>:

void atmosphere_init(struct Atmosphere_param* atmosphere){
 8004b08:	b480      	push	{r7}
 8004b0a:	b083      	sub	sp, #12
 8004b0c:	af00      	add	r7, sp, #0
 8004b0e:	6078      	str	r0, [r7, #4]
	atmosphere->pressure = 0;
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	f04f 0200 	mov.w	r2, #0
 8004b16:	601a      	str	r2, [r3, #0]
	atmosphere->temperature = 0;
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	f04f 0200 	mov.w	r2, #0
 8004b1e:	605a      	str	r2, [r3, #4]
	atmosphere->humidity = 0;
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	f04f 0200 	mov.w	r2, #0
 8004b26:	609a      	str	r2, [r3, #8]

	atmosphere->start_pressure = 0;
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	f04f 0200 	mov.w	r2, #0
 8004b2e:	60da      	str	r2, [r3, #12]
	atmosphere->start_temperature = 0;
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	f04f 0200 	mov.w	r2, #0
 8004b36:	611a      	str	r2, [r3, #16]
	atmosphere->start_humidity = 0;
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	f04f 0200 	mov.w	r2, #0
 8004b3e:	615a      	str	r2, [r3, #20]
}
 8004b40:	bf00      	nop
 8004b42:	370c      	adds	r7, #12
 8004b44:	46bd      	mov	sp, r7
 8004b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b4a:	4770      	bx	lr

08004b4c <fly_control>:

void fly_control(struct Rocket* rocket){
 8004b4c:	b5b0      	push	{r4, r5, r7, lr}
 8004b4e:	b082      	sub	sp, #8
 8004b50:	af00      	add	r7, sp, #0
 8004b52:	6078      	str	r0, [r7, #4]
	if (rocket->altitude->altitude > rocket->starting_height)
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	68db      	ldr	r3, [r3, #12]
 8004b58:	ed93 7a00 	vldr	s14, [r3]
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	7d9b      	ldrb	r3, [r3, #22]
 8004b60:	ee07 3a90 	vmov	s15, r3
 8004b64:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004b68:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004b6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b70:	dd02      	ble.n	8004b78 <fly_control+0x2c>
	{
	  rocket->start_point = 1;
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	2201      	movs	r2, #1
 8004b76:	741a      	strb	r2, [r3, #16]
	}

	rocket->altitude->max_altitude= fmax( rocket->altitude->max_altitude, rocket->altitude->altitude );
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	68db      	ldr	r3, [r3, #12]
 8004b7c:	689b      	ldr	r3, [r3, #8]
 8004b7e:	4618      	mov	r0, r3
 8004b80:	f7fb fcfa 	bl	8000578 <__aeabi_f2d>
 8004b84:	4604      	mov	r4, r0
 8004b86:	460d      	mov	r5, r1
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	68db      	ldr	r3, [r3, #12]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	4618      	mov	r0, r3
 8004b90:	f7fb fcf2 	bl	8000578 <__aeabi_f2d>
 8004b94:	4602      	mov	r2, r0
 8004b96:	460b      	mov	r3, r1
 8004b98:	ec43 2b11 	vmov	d1, r2, r3
 8004b9c:	ec45 4b10 	vmov	d0, r4, r5
 8004ba0:	f00b fb5e 	bl	8010260 <fmax>
 8004ba4:	ec51 0b10 	vmov	r0, r1, d0
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	68dc      	ldr	r4, [r3, #12]
 8004bac:	f7fc f834 	bl	8000c18 <__aeabi_d2f>
 8004bb0:	4603      	mov	r3, r0
 8004bb2:	60a3      	str	r3, [r4, #8]

	if ((rocket->altitude->max_altitude - rocket->altitude->altitude) > rocket->delta_apogee && rocket->start_point == 1)
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	68db      	ldr	r3, [r3, #12]
 8004bb8:	ed93 7a02 	vldr	s14, [r3, #8]
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	68db      	ldr	r3, [r3, #12]
 8004bc0:	edd3 7a00 	vldr	s15, [r3]
 8004bc4:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	7d1b      	ldrb	r3, [r3, #20]
 8004bcc:	ee07 3a90 	vmov	s15, r3
 8004bd0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004bd4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004bd8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004bdc:	dd06      	ble.n	8004bec <fly_control+0xa0>
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	7c1b      	ldrb	r3, [r3, #16]
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d002      	beq.n	8004bec <fly_control+0xa0>
	{
	  rocket->apogee_point = 1;
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	2201      	movs	r2, #1
 8004bea:	745a      	strb	r2, [r3, #17]
	}

	if ((rocket->altitude->max_altitude - rocket->altitude->altitude) > rocket->delta_activate && rocket->apogee_point == 1)
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	68db      	ldr	r3, [r3, #12]
 8004bf0:	ed93 7a02 	vldr	s14, [r3, #8]
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	68db      	ldr	r3, [r3, #12]
 8004bf8:	edd3 7a00 	vldr	s15, [r3]
 8004bfc:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	7d5b      	ldrb	r3, [r3, #21]
 8004c04:	ee07 3a90 	vmov	s15, r3
 8004c08:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004c0c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004c10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c14:	dd06      	ble.n	8004c24 <fly_control+0xd8>
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	7c5b      	ldrb	r3, [r3, #17]
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d002      	beq.n	8004c24 <fly_control+0xd8>
	{
	  rocket->activate_point = 1;
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	2201      	movs	r2, #1
 8004c22:	749a      	strb	r2, [r3, #18]
	}

	if(rocket->start_point == 1 && rocket->apogee_point == 1 && rocket->activate_point == 1 && rocket->altitude->altitude < rocket->starting_height)//  
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	7c1b      	ldrb	r3, [r3, #16]
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d01a      	beq.n	8004c62 <fly_control+0x116>
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	7c5b      	ldrb	r3, [r3, #17]
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d016      	beq.n	8004c62 <fly_control+0x116>
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	7c9b      	ldrb	r3, [r3, #18]
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d012      	beq.n	8004c62 <fly_control+0x116>
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	68db      	ldr	r3, [r3, #12]
 8004c40:	ed93 7a00 	vldr	s14, [r3]
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	7d9b      	ldrb	r3, [r3, #22]
 8004c48:	ee07 3a90 	vmov	s15, r3
 8004c4c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004c50:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004c54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c58:	d400      	bmi.n	8004c5c <fly_control+0x110>
	{
	  rocket->landing_point = 1;
	}
}
 8004c5a:	e002      	b.n	8004c62 <fly_control+0x116>
	  rocket->landing_point = 1;
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	2201      	movs	r2, #1
 8004c60:	74da      	strb	r2, [r3, #19]
}
 8004c62:	bf00      	nop
 8004c64:	3708      	adds	r7, #8
 8004c66:	46bd      	mov	sp, r7
 8004c68:	bdb0      	pop	{r4, r5, r7, pc}

08004c6a <delta_init>:

void delta_init(struct Rocket* rocket){
 8004c6a:	b480      	push	{r7}
 8004c6c:	b083      	sub	sp, #12
 8004c6e:	af00      	add	r7, sp, #0
 8004c70:	6078      	str	r0, [r7, #4]
	rocket->delta_apogee = 1;
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	2201      	movs	r2, #1
 8004c76:	751a      	strb	r2, [r3, #20]
	rocket->delta_activate = 1;
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	2201      	movs	r2, #1
 8004c7c:	755a      	strb	r2, [r3, #21]
	rocket->starting_height = 2;
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	2202      	movs	r2, #2
 8004c82:	759a      	strb	r2, [r3, #22]
}
 8004c84:	bf00      	nop
 8004c86:	370c      	adds	r7, #12
 8004c88:	46bd      	mov	sp, r7
 8004c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c8e:	4770      	bx	lr

08004c90 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8004c90:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004cc8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004c94:	480d      	ldr	r0, [pc, #52]	; (8004ccc <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8004c96:	490e      	ldr	r1, [pc, #56]	; (8004cd0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8004c98:	4a0e      	ldr	r2, [pc, #56]	; (8004cd4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8004c9a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004c9c:	e002      	b.n	8004ca4 <LoopCopyDataInit>

08004c9e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004c9e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004ca0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004ca2:	3304      	adds	r3, #4

08004ca4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004ca4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004ca6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004ca8:	d3f9      	bcc.n	8004c9e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004caa:	4a0b      	ldr	r2, [pc, #44]	; (8004cd8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8004cac:	4c0b      	ldr	r4, [pc, #44]	; (8004cdc <LoopFillZerobss+0x26>)
  movs r3, #0
 8004cae:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004cb0:	e001      	b.n	8004cb6 <LoopFillZerobss>

08004cb2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004cb2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004cb4:	3204      	adds	r2, #4

08004cb6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004cb6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004cb8:	d3fb      	bcc.n	8004cb2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8004cba:	f7fe fa71 	bl	80031a0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004cbe:	f006 fd7f 	bl	800b7c0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004cc2:	f7fd ff41 	bl	8002b48 <main>
  bx  lr    
 8004cc6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8004cc8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8004ccc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004cd0:	200001f4 	.word	0x200001f4
  ldr r2, =_sidata
 8004cd4:	080117e8 	.word	0x080117e8
  ldr r2, =_sbss
 8004cd8:	200001f4 	.word	0x200001f4
  ldr r4, =_ebss
 8004cdc:	2000086c 	.word	0x2000086c

08004ce0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004ce0:	e7fe      	b.n	8004ce0 <ADC_IRQHandler>
	...

08004ce4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004ce4:	b580      	push	{r7, lr}
 8004ce6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004ce8:	4b0e      	ldr	r3, [pc, #56]	; (8004d24 <HAL_Init+0x40>)
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	4a0d      	ldr	r2, [pc, #52]	; (8004d24 <HAL_Init+0x40>)
 8004cee:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004cf2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004cf4:	4b0b      	ldr	r3, [pc, #44]	; (8004d24 <HAL_Init+0x40>)
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	4a0a      	ldr	r2, [pc, #40]	; (8004d24 <HAL_Init+0x40>)
 8004cfa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004cfe:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004d00:	4b08      	ldr	r3, [pc, #32]	; (8004d24 <HAL_Init+0x40>)
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	4a07      	ldr	r2, [pc, #28]	; (8004d24 <HAL_Init+0x40>)
 8004d06:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004d0a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004d0c:	2003      	movs	r0, #3
 8004d0e:	f000 fe37 	bl	8005980 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004d12:	200f      	movs	r0, #15
 8004d14:	f000 f808 	bl	8004d28 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004d18:	f7fe f90e 	bl	8002f38 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004d1c:	2300      	movs	r3, #0
}
 8004d1e:	4618      	mov	r0, r3
 8004d20:	bd80      	pop	{r7, pc}
 8004d22:	bf00      	nop
 8004d24:	40023c00 	.word	0x40023c00

08004d28 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004d28:	b580      	push	{r7, lr}
 8004d2a:	b082      	sub	sp, #8
 8004d2c:	af00      	add	r7, sp, #0
 8004d2e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004d30:	4b12      	ldr	r3, [pc, #72]	; (8004d7c <HAL_InitTick+0x54>)
 8004d32:	681a      	ldr	r2, [r3, #0]
 8004d34:	4b12      	ldr	r3, [pc, #72]	; (8004d80 <HAL_InitTick+0x58>)
 8004d36:	781b      	ldrb	r3, [r3, #0]
 8004d38:	4619      	mov	r1, r3
 8004d3a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004d3e:	fbb3 f3f1 	udiv	r3, r3, r1
 8004d42:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d46:	4618      	mov	r0, r3
 8004d48:	f000 fe96 	bl	8005a78 <HAL_SYSTICK_Config>
 8004d4c:	4603      	mov	r3, r0
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d001      	beq.n	8004d56 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004d52:	2301      	movs	r3, #1
 8004d54:	e00e      	b.n	8004d74 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	2b0f      	cmp	r3, #15
 8004d5a:	d80a      	bhi.n	8004d72 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004d5c:	2200      	movs	r2, #0
 8004d5e:	6879      	ldr	r1, [r7, #4]
 8004d60:	f04f 30ff 	mov.w	r0, #4294967295
 8004d64:	f000 fe2c 	bl	80059c0 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004d68:	4a06      	ldr	r2, [pc, #24]	; (8004d84 <HAL_InitTick+0x5c>)
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004d6e:	2300      	movs	r3, #0
 8004d70:	e000      	b.n	8004d74 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004d72:	2301      	movs	r3, #1
}
 8004d74:	4618      	mov	r0, r3
 8004d76:	3708      	adds	r7, #8
 8004d78:	46bd      	mov	sp, r7
 8004d7a:	bd80      	pop	{r7, pc}
 8004d7c:	20000008 	.word	0x20000008
 8004d80:	2000001c 	.word	0x2000001c
 8004d84:	20000018 	.word	0x20000018

08004d88 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004d88:	b480      	push	{r7}
 8004d8a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004d8c:	4b06      	ldr	r3, [pc, #24]	; (8004da8 <HAL_IncTick+0x20>)
 8004d8e:	781b      	ldrb	r3, [r3, #0]
 8004d90:	461a      	mov	r2, r3
 8004d92:	4b06      	ldr	r3, [pc, #24]	; (8004dac <HAL_IncTick+0x24>)
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	4413      	add	r3, r2
 8004d98:	4a04      	ldr	r2, [pc, #16]	; (8004dac <HAL_IncTick+0x24>)
 8004d9a:	6013      	str	r3, [r2, #0]
}
 8004d9c:	bf00      	nop
 8004d9e:	46bd      	mov	sp, r7
 8004da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da4:	4770      	bx	lr
 8004da6:	bf00      	nop
 8004da8:	2000001c 	.word	0x2000001c
 8004dac:	20000838 	.word	0x20000838

08004db0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004db0:	b480      	push	{r7}
 8004db2:	af00      	add	r7, sp, #0
  return uwTick;
 8004db4:	4b03      	ldr	r3, [pc, #12]	; (8004dc4 <HAL_GetTick+0x14>)
 8004db6:	681b      	ldr	r3, [r3, #0]
}
 8004db8:	4618      	mov	r0, r3
 8004dba:	46bd      	mov	sp, r7
 8004dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc0:	4770      	bx	lr
 8004dc2:	bf00      	nop
 8004dc4:	20000838 	.word	0x20000838

08004dc8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004dc8:	b580      	push	{r7, lr}
 8004dca:	b084      	sub	sp, #16
 8004dcc:	af00      	add	r7, sp, #0
 8004dce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004dd0:	f7ff ffee 	bl	8004db0 <HAL_GetTick>
 8004dd4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004de0:	d005      	beq.n	8004dee <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004de2:	4b0a      	ldr	r3, [pc, #40]	; (8004e0c <HAL_Delay+0x44>)
 8004de4:	781b      	ldrb	r3, [r3, #0]
 8004de6:	461a      	mov	r2, r3
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	4413      	add	r3, r2
 8004dec:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004dee:	bf00      	nop
 8004df0:	f7ff ffde 	bl	8004db0 <HAL_GetTick>
 8004df4:	4602      	mov	r2, r0
 8004df6:	68bb      	ldr	r3, [r7, #8]
 8004df8:	1ad3      	subs	r3, r2, r3
 8004dfa:	68fa      	ldr	r2, [r7, #12]
 8004dfc:	429a      	cmp	r2, r3
 8004dfe:	d8f7      	bhi.n	8004df0 <HAL_Delay+0x28>
  {
  }
}
 8004e00:	bf00      	nop
 8004e02:	bf00      	nop
 8004e04:	3710      	adds	r7, #16
 8004e06:	46bd      	mov	sp, r7
 8004e08:	bd80      	pop	{r7, pc}
 8004e0a:	bf00      	nop
 8004e0c:	2000001c 	.word	0x2000001c

08004e10 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004e10:	b580      	push	{r7, lr}
 8004e12:	b084      	sub	sp, #16
 8004e14:	af00      	add	r7, sp, #0
 8004e16:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004e18:	2300      	movs	r3, #0
 8004e1a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d101      	bne.n	8004e26 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8004e22:	2301      	movs	r3, #1
 8004e24:	e14e      	b.n	80050c4 <HAL_ADC_Init+0x2b4>
  }
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	4a90      	ldr	r2, [pc, #576]	; (800506c <HAL_ADC_Init+0x25c>)
 8004e2c:	4293      	cmp	r3, r2
 8004e2e:	d004      	beq.n	8004e3a <HAL_ADC_Init+0x2a>
 8004e30:	f44f 71a1 	mov.w	r1, #322	; 0x142
 8004e34:	488e      	ldr	r0, [pc, #568]	; (8005070 <HAL_ADC_Init+0x260>)
 8004e36:	f7fe f874 	bl	8002f22 <assert_failed>
  assert_param(IS_ADC_CLOCKPRESCALER(hadc->Init.ClockPrescaler));
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	685b      	ldr	r3, [r3, #4]
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d013      	beq.n	8004e6a <HAL_ADC_Init+0x5a>
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	685b      	ldr	r3, [r3, #4]
 8004e46:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004e4a:	d00e      	beq.n	8004e6a <HAL_ADC_Init+0x5a>
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	685b      	ldr	r3, [r3, #4]
 8004e50:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004e54:	d009      	beq.n	8004e6a <HAL_ADC_Init+0x5a>
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	685b      	ldr	r3, [r3, #4]
 8004e5a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8004e5e:	d004      	beq.n	8004e6a <HAL_ADC_Init+0x5a>
 8004e60:	f240 1143 	movw	r1, #323	; 0x143
 8004e64:	4882      	ldr	r0, [pc, #520]	; (8005070 <HAL_ADC_Init+0x260>)
 8004e66:	f7fe f85c 	bl	8002f22 <assert_failed>
  assert_param(IS_ADC_RESOLUTION(hadc->Init.Resolution));
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	689b      	ldr	r3, [r3, #8]
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d013      	beq.n	8004e9a <HAL_ADC_Init+0x8a>
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	689b      	ldr	r3, [r3, #8]
 8004e76:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004e7a:	d00e      	beq.n	8004e9a <HAL_ADC_Init+0x8a>
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	689b      	ldr	r3, [r3, #8]
 8004e80:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004e84:	d009      	beq.n	8004e9a <HAL_ADC_Init+0x8a>
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	689b      	ldr	r3, [r3, #8]
 8004e8a:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8004e8e:	d004      	beq.n	8004e9a <HAL_ADC_Init+0x8a>
 8004e90:	f44f 71a2 	mov.w	r1, #324	; 0x144
 8004e94:	4876      	ldr	r0, [pc, #472]	; (8005070 <HAL_ADC_Init+0x260>)
 8004e96:	f7fe f844 	bl	8002f22 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ScanConvMode));
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	691b      	ldr	r3, [r3, #16]
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d008      	beq.n	8004eb4 <HAL_ADC_Init+0xa4>
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	691b      	ldr	r3, [r3, #16]
 8004ea6:	2b01      	cmp	r3, #1
 8004ea8:	d004      	beq.n	8004eb4 <HAL_ADC_Init+0xa4>
 8004eaa:	f240 1145 	movw	r1, #325	; 0x145
 8004eae:	4870      	ldr	r0, [pc, #448]	; (8005070 <HAL_ADC_Init+0x260>)
 8004eb0:	f7fe f837 	bl	8002f22 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	7e1b      	ldrb	r3, [r3, #24]
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d008      	beq.n	8004ece <HAL_ADC_Init+0xbe>
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	7e1b      	ldrb	r3, [r3, #24]
 8004ec0:	2b01      	cmp	r3, #1
 8004ec2:	d004      	beq.n	8004ece <HAL_ADC_Init+0xbe>
 8004ec4:	f44f 71a3 	mov.w	r1, #326	; 0x146
 8004ec8:	4869      	ldr	r0, [pc, #420]	; (8005070 <HAL_ADC_Init+0x260>)
 8004eca:	f7fe f82a 	bl	8002f22 <assert_failed>
  assert_param(IS_ADC_EXT_TRIG(hadc->Init.ExternalTrigConv));
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d054      	beq.n	8004f80 <HAL_ADC_Init+0x170>
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004eda:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004ede:	d04f      	beq.n	8004f80 <HAL_ADC_Init+0x170>
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ee4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004ee8:	d04a      	beq.n	8004f80 <HAL_ADC_Init+0x170>
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004eee:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8004ef2:	d045      	beq.n	8004f80 <HAL_ADC_Init+0x170>
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ef8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004efc:	d040      	beq.n	8004f80 <HAL_ADC_Init+0x170>
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f02:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 8004f06:	d03b      	beq.n	8004f80 <HAL_ADC_Init+0x170>
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f0c:	f1b3 6fc0 	cmp.w	r3, #100663296	; 0x6000000
 8004f10:	d036      	beq.n	8004f80 <HAL_ADC_Init+0x170>
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f16:	f1b3 6fe0 	cmp.w	r3, #117440512	; 0x7000000
 8004f1a:	d031      	beq.n	8004f80 <HAL_ADC_Init+0x170>
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f20:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004f24:	d02c      	beq.n	8004f80 <HAL_ADC_Init+0x170>
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f2a:	f1b3 6f10 	cmp.w	r3, #150994944	; 0x9000000
 8004f2e:	d027      	beq.n	8004f80 <HAL_ADC_Init+0x170>
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f34:	f1b3 6f20 	cmp.w	r3, #167772160	; 0xa000000
 8004f38:	d022      	beq.n	8004f80 <HAL_ADC_Init+0x170>
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f3e:	f1b3 6f30 	cmp.w	r3, #184549376	; 0xb000000
 8004f42:	d01d      	beq.n	8004f80 <HAL_ADC_Init+0x170>
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f48:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8004f4c:	d018      	beq.n	8004f80 <HAL_ADC_Init+0x170>
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f52:	f1b3 6f50 	cmp.w	r3, #218103808	; 0xd000000
 8004f56:	d013      	beq.n	8004f80 <HAL_ADC_Init+0x170>
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f5c:	f1b3 6f60 	cmp.w	r3, #234881024	; 0xe000000
 8004f60:	d00e      	beq.n	8004f80 <HAL_ADC_Init+0x170>
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f66:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 8004f6a:	d009      	beq.n	8004f80 <HAL_ADC_Init+0x170>
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f70:	4a40      	ldr	r2, [pc, #256]	; (8005074 <HAL_ADC_Init+0x264>)
 8004f72:	4293      	cmp	r3, r2
 8004f74:	d004      	beq.n	8004f80 <HAL_ADC_Init+0x170>
 8004f76:	f240 1147 	movw	r1, #327	; 0x147
 8004f7a:	483d      	ldr	r0, [pc, #244]	; (8005070 <HAL_ADC_Init+0x260>)
 8004f7c:	f7fd ffd1 	bl	8002f22 <assert_failed>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	68db      	ldr	r3, [r3, #12]
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d009      	beq.n	8004f9c <HAL_ADC_Init+0x18c>
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	68db      	ldr	r3, [r3, #12]
 8004f8c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004f90:	d004      	beq.n	8004f9c <HAL_ADC_Init+0x18c>
 8004f92:	f44f 71a4 	mov.w	r1, #328	; 0x148
 8004f96:	4836      	ldr	r0, [pc, #216]	; (8005070 <HAL_ADC_Init+0x260>)
 8004f98:	f7fd ffc3 	bl	8002f22 <assert_failed>
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	69db      	ldr	r3, [r3, #28]
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d003      	beq.n	8004fac <HAL_ADC_Init+0x19c>
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	69db      	ldr	r3, [r3, #28]
 8004fa8:	2b10      	cmp	r3, #16
 8004faa:	d904      	bls.n	8004fb6 <HAL_ADC_Init+0x1a6>
 8004fac:	f240 1149 	movw	r1, #329	; 0x149
 8004fb0:	482f      	ldr	r0, [pc, #188]	; (8005070 <HAL_ADC_Init+0x260>)
 8004fb2:	f7fd ffb6 	bl	8002f22 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d009      	beq.n	8004fd4 <HAL_ADC_Init+0x1c4>
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004fc6:	2b01      	cmp	r3, #1
 8004fc8:	d004      	beq.n	8004fd4 <HAL_ADC_Init+0x1c4>
 8004fca:	f44f 71a5 	mov.w	r1, #330	; 0x14a
 8004fce:	4828      	ldr	r0, [pc, #160]	; (8005070 <HAL_ADC_Init+0x260>)
 8004fd0:	f7fd ffa7 	bl	8002f22 <assert_failed>
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	695b      	ldr	r3, [r3, #20]
 8004fd8:	2b01      	cmp	r3, #1
 8004fda:	d00c      	beq.n	8004ff6 <HAL_ADC_Init+0x1e6>
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	695b      	ldr	r3, [r3, #20]
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d008      	beq.n	8004ff6 <HAL_ADC_Init+0x1e6>
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	695b      	ldr	r3, [r3, #20]
 8004fe8:	2b02      	cmp	r3, #2
 8004fea:	d004      	beq.n	8004ff6 <HAL_ADC_Init+0x1e6>
 8004fec:	f240 114b 	movw	r1, #331	; 0x14b
 8004ff0:	481f      	ldr	r0, [pc, #124]	; (8005070 <HAL_ADC_Init+0x260>)
 8004ff2:	f7fd ff96 	bl	8002f22 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DiscontinuousConvMode));
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d009      	beq.n	8005014 <HAL_ADC_Init+0x204>
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005006:	2b01      	cmp	r3, #1
 8005008:	d004      	beq.n	8005014 <HAL_ADC_Init+0x204>
 800500a:	f44f 71a6 	mov.w	r1, #332	; 0x14c
 800500e:	4818      	ldr	r0, [pc, #96]	; (8005070 <HAL_ADC_Init+0x260>)
 8005010:	f7fd ff87 	bl	8002f22 <assert_failed>
  
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005018:	4a16      	ldr	r2, [pc, #88]	; (8005074 <HAL_ADC_Init+0x264>)
 800501a:	4293      	cmp	r3, r2
 800501c:	d017      	beq.n	800504e <HAL_ADC_Init+0x23e>
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005022:	2b00      	cmp	r3, #0
 8005024:	d013      	beq.n	800504e <HAL_ADC_Init+0x23e>
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800502a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800502e:	d00e      	beq.n	800504e <HAL_ADC_Init+0x23e>
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005034:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005038:	d009      	beq.n	800504e <HAL_ADC_Init+0x23e>
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800503e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8005042:	d004      	beq.n	800504e <HAL_ADC_Init+0x23e>
 8005044:	f44f 71a8 	mov.w	r1, #336	; 0x150
 8005048:	4809      	ldr	r0, [pc, #36]	; (8005070 <HAL_ADC_Init+0x260>)
 800504a:	f7fd ff6a 	bl	8002f22 <assert_failed>
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005052:	2b00      	cmp	r3, #0
 8005054:	d110      	bne.n	8005078 <HAL_ADC_Init+0x268>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005056:	6878      	ldr	r0, [r7, #4]
 8005058:	f7fc fa5c 	bl	8001514 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	2200      	movs	r2, #0
 8005060:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	2200      	movs	r2, #0
 8005066:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800506a:	e005      	b.n	8005078 <HAL_ADC_Init+0x268>
 800506c:	40012000 	.word	0x40012000
 8005070:	08011000 	.word	0x08011000
 8005074:	0f000001 	.word	0x0f000001
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800507c:	f003 0310 	and.w	r3, r3, #16
 8005080:	2b00      	cmp	r3, #0
 8005082:	d118      	bne.n	80050b6 <HAL_ADC_Init+0x2a6>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005088:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800508c:	f023 0302 	bic.w	r3, r3, #2
 8005090:	f043 0202 	orr.w	r2, r3, #2
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8005098:	6878      	ldr	r0, [r7, #4]
 800509a:	f000 fa73 	bl	8005584 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	2200      	movs	r2, #0
 80050a2:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050a8:	f023 0303 	bic.w	r3, r3, #3
 80050ac:	f043 0201 	orr.w	r2, r3, #1
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	641a      	str	r2, [r3, #64]	; 0x40
 80050b4:	e001      	b.n	80050ba <HAL_ADC_Init+0x2aa>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80050b6:	2301      	movs	r3, #1
 80050b8:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	2200      	movs	r2, #0
 80050be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80050c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80050c4:	4618      	mov	r0, r3
 80050c6:	3710      	adds	r7, #16
 80050c8:	46bd      	mov	sp, r7
 80050ca:	bd80      	pop	{r7, pc}

080050cc <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80050cc:	b580      	push	{r7, lr}
 80050ce:	b084      	sub	sp, #16
 80050d0:	af00      	add	r7, sp, #0
 80050d2:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80050d4:	2300      	movs	r3, #0
 80050d6:	60bb      	str	r3, [r7, #8]
  ADC_Common_TypeDef *tmpADC_Common;
  
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	7e1b      	ldrb	r3, [r3, #24]
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d008      	beq.n	80050f2 <HAL_ADC_Start+0x26>
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	7e1b      	ldrb	r3, [r3, #24]
 80050e4:	2b01      	cmp	r3, #1
 80050e6:	d004      	beq.n	80050f2 <HAL_ADC_Start+0x26>
 80050e8:	f240 21d2 	movw	r1, #722	; 0x2d2
 80050ec:	485e      	ldr	r0, [pc, #376]	; (8005268 <HAL_ADC_Start+0x19c>)
 80050ee:	f7fd ff18 	bl	8002f22 <assert_failed>
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d013      	beq.n	8005122 <HAL_ADC_Start+0x56>
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050fe:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005102:	d00e      	beq.n	8005122 <HAL_ADC_Start+0x56>
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005108:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800510c:	d009      	beq.n	8005122 <HAL_ADC_Start+0x56>
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005112:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8005116:	d004      	beq.n	8005122 <HAL_ADC_Start+0x56>
 8005118:	f240 21d3 	movw	r1, #723	; 0x2d3
 800511c:	4852      	ldr	r0, [pc, #328]	; (8005268 <HAL_ADC_Start+0x19c>)
 800511e:	f7fd ff00 	bl	8002f22 <assert_failed>
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005128:	2b01      	cmp	r3, #1
 800512a:	d101      	bne.n	8005130 <HAL_ADC_Start+0x64>
 800512c:	2302      	movs	r3, #2
 800512e:	e097      	b.n	8005260 <HAL_ADC_Start+0x194>
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	2201      	movs	r2, #1
 8005134:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	689b      	ldr	r3, [r3, #8]
 800513e:	f003 0301 	and.w	r3, r3, #1
 8005142:	2b01      	cmp	r3, #1
 8005144:	d018      	beq.n	8005178 <HAL_ADC_Start+0xac>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	689a      	ldr	r2, [r3, #8]
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	f042 0201 	orr.w	r2, r2, #1
 8005154:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8005156:	4b45      	ldr	r3, [pc, #276]	; (800526c <HAL_ADC_Start+0x1a0>)
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	4a45      	ldr	r2, [pc, #276]	; (8005270 <HAL_ADC_Start+0x1a4>)
 800515c:	fba2 2303 	umull	r2, r3, r2, r3
 8005160:	0c9a      	lsrs	r2, r3, #18
 8005162:	4613      	mov	r3, r2
 8005164:	005b      	lsls	r3, r3, #1
 8005166:	4413      	add	r3, r2
 8005168:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 800516a:	e002      	b.n	8005172 <HAL_ADC_Start+0xa6>
    {
      counter--;
 800516c:	68bb      	ldr	r3, [r7, #8]
 800516e:	3b01      	subs	r3, #1
 8005170:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8005172:	68bb      	ldr	r3, [r7, #8]
 8005174:	2b00      	cmp	r3, #0
 8005176:	d1f9      	bne.n	800516c <HAL_ADC_Start+0xa0>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	689b      	ldr	r3, [r3, #8]
 800517e:	f003 0301 	and.w	r3, r3, #1
 8005182:	2b01      	cmp	r3, #1
 8005184:	d15f      	bne.n	8005246 <HAL_ADC_Start+0x17a>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800518a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800518e:	f023 0301 	bic.w	r3, r3, #1
 8005192:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	685b      	ldr	r3, [r3, #4]
 80051a0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d007      	beq.n	80051b8 <HAL_ADC_Start+0xec>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051ac:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80051b0:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051bc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80051c0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80051c4:	d106      	bne.n	80051d4 <HAL_ADC_Start+0x108>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051ca:	f023 0206 	bic.w	r2, r3, #6
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	645a      	str	r2, [r3, #68]	; 0x44
 80051d2:	e002      	b.n	80051da <HAL_ADC_Start+0x10e>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	2200      	movs	r2, #0
 80051d8:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	2200      	movs	r2, #0
 80051de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80051e2:	4b24      	ldr	r3, [pc, #144]	; (8005274 <HAL_ADC_Start+0x1a8>)
 80051e4:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80051ee:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	685b      	ldr	r3, [r3, #4]
 80051f4:	f003 031f 	and.w	r3, r3, #31
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d10f      	bne.n	800521c <HAL_ADC_Start+0x150>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	689b      	ldr	r3, [r3, #8]
 8005202:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8005206:	2b00      	cmp	r3, #0
 8005208:	d129      	bne.n	800525e <HAL_ADC_Start+0x192>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	689a      	ldr	r2, [r3, #8]
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8005218:	609a      	str	r2, [r3, #8]
 800521a:	e020      	b.n	800525e <HAL_ADC_Start+0x192>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	4a15      	ldr	r2, [pc, #84]	; (8005278 <HAL_ADC_Start+0x1ac>)
 8005222:	4293      	cmp	r3, r2
 8005224:	d11b      	bne.n	800525e <HAL_ADC_Start+0x192>
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	689b      	ldr	r3, [r3, #8]
 800522c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8005230:	2b00      	cmp	r3, #0
 8005232:	d114      	bne.n	800525e <HAL_ADC_Start+0x192>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	689a      	ldr	r2, [r3, #8]
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8005242:	609a      	str	r2, [r3, #8]
 8005244:	e00b      	b.n	800525e <HAL_ADC_Start+0x192>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800524a:	f043 0210 	orr.w	r2, r3, #16
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005256:	f043 0201 	orr.w	r2, r3, #1
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 800525e:	2300      	movs	r3, #0
}
 8005260:	4618      	mov	r0, r3
 8005262:	3710      	adds	r7, #16
 8005264:	46bd      	mov	sp, r7
 8005266:	bd80      	pop	{r7, pc}
 8005268:	08011000 	.word	0x08011000
 800526c:	20000008 	.word	0x20000008
 8005270:	431bde83 	.word	0x431bde83
 8005274:	40012300 	.word	0x40012300
 8005278:	40012000 	.word	0x40012000

0800527c <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 800527c:	b480      	push	{r7}
 800527e:	b083      	sub	sp, #12
 8005280:	af00      	add	r7, sp, #0
 8005282:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 800528a:	4618      	mov	r0, r3
 800528c:	370c      	adds	r7, #12
 800528e:	46bd      	mov	sp, r7
 8005290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005294:	4770      	bx	lr
	...

08005298 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8005298:	b580      	push	{r7, lr}
 800529a:	b084      	sub	sp, #16
 800529c:	af00      	add	r7, sp, #0
 800529e:	6078      	str	r0, [r7, #4]
 80052a0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80052a2:	2300      	movs	r3, #0
 80052a4:	60bb      	str	r3, [r7, #8]
  ADC_Common_TypeDef *tmpADC_Common;
  
  /* Check the parameters */
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
 80052a6:	683b      	ldr	r3, [r7, #0]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	2b12      	cmp	r3, #18
 80052ac:	d909      	bls.n	80052c2 <HAL_ADC_ConfigChannel+0x2a>
 80052ae:	683b      	ldr	r3, [r7, #0]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	4a72      	ldr	r2, [pc, #456]	; (800547c <HAL_ADC_ConfigChannel+0x1e4>)
 80052b4:	4293      	cmp	r3, r2
 80052b6:	d004      	beq.n	80052c2 <HAL_ADC_ConfigChannel+0x2a>
 80052b8:	f240 618b 	movw	r1, #1675	; 0x68b
 80052bc:	4870      	ldr	r0, [pc, #448]	; (8005480 <HAL_ADC_ConfigChannel+0x1e8>)
 80052be:	f7fd fe30 	bl	8002f22 <assert_failed>
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
 80052c2:	683b      	ldr	r3, [r7, #0]
 80052c4:	685b      	ldr	r3, [r3, #4]
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d003      	beq.n	80052d2 <HAL_ADC_ConfigChannel+0x3a>
 80052ca:	683b      	ldr	r3, [r7, #0]
 80052cc:	685b      	ldr	r3, [r3, #4]
 80052ce:	2b10      	cmp	r3, #16
 80052d0:	d904      	bls.n	80052dc <HAL_ADC_ConfigChannel+0x44>
 80052d2:	f240 618c 	movw	r1, #1676	; 0x68c
 80052d6:	486a      	ldr	r0, [pc, #424]	; (8005480 <HAL_ADC_ConfigChannel+0x1e8>)
 80052d8:	f7fd fe23 	bl	8002f22 <assert_failed>
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
 80052dc:	683b      	ldr	r3, [r7, #0]
 80052de:	689b      	ldr	r3, [r3, #8]
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d020      	beq.n	8005326 <HAL_ADC_ConfigChannel+0x8e>
 80052e4:	683b      	ldr	r3, [r7, #0]
 80052e6:	689b      	ldr	r3, [r3, #8]
 80052e8:	2b01      	cmp	r3, #1
 80052ea:	d01c      	beq.n	8005326 <HAL_ADC_ConfigChannel+0x8e>
 80052ec:	683b      	ldr	r3, [r7, #0]
 80052ee:	689b      	ldr	r3, [r3, #8]
 80052f0:	2b02      	cmp	r3, #2
 80052f2:	d018      	beq.n	8005326 <HAL_ADC_ConfigChannel+0x8e>
 80052f4:	683b      	ldr	r3, [r7, #0]
 80052f6:	689b      	ldr	r3, [r3, #8]
 80052f8:	2b03      	cmp	r3, #3
 80052fa:	d014      	beq.n	8005326 <HAL_ADC_ConfigChannel+0x8e>
 80052fc:	683b      	ldr	r3, [r7, #0]
 80052fe:	689b      	ldr	r3, [r3, #8]
 8005300:	2b04      	cmp	r3, #4
 8005302:	d010      	beq.n	8005326 <HAL_ADC_ConfigChannel+0x8e>
 8005304:	683b      	ldr	r3, [r7, #0]
 8005306:	689b      	ldr	r3, [r3, #8]
 8005308:	2b05      	cmp	r3, #5
 800530a:	d00c      	beq.n	8005326 <HAL_ADC_ConfigChannel+0x8e>
 800530c:	683b      	ldr	r3, [r7, #0]
 800530e:	689b      	ldr	r3, [r3, #8]
 8005310:	2b06      	cmp	r3, #6
 8005312:	d008      	beq.n	8005326 <HAL_ADC_ConfigChannel+0x8e>
 8005314:	683b      	ldr	r3, [r7, #0]
 8005316:	689b      	ldr	r3, [r3, #8]
 8005318:	2b07      	cmp	r3, #7
 800531a:	d004      	beq.n	8005326 <HAL_ADC_ConfigChannel+0x8e>
 800531c:	f240 618d 	movw	r1, #1677	; 0x68d
 8005320:	4857      	ldr	r0, [pc, #348]	; (8005480 <HAL_ADC_ConfigChannel+0x1e8>)
 8005322:	f7fd fdfe 	bl	8002f22 <assert_failed>
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800532c:	2b01      	cmp	r3, #1
 800532e:	d101      	bne.n	8005334 <HAL_ADC_ConfigChannel+0x9c>
 8005330:	2302      	movs	r3, #2
 8005332:	e118      	b.n	8005566 <HAL_ADC_ConfigChannel+0x2ce>
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	2201      	movs	r2, #1
 8005338:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800533c:	683b      	ldr	r3, [r7, #0]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	2b09      	cmp	r3, #9
 8005342:	d925      	bls.n	8005390 <HAL_ADC_ConfigChannel+0xf8>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	68d9      	ldr	r1, [r3, #12]
 800534a:	683b      	ldr	r3, [r7, #0]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	b29b      	uxth	r3, r3
 8005350:	461a      	mov	r2, r3
 8005352:	4613      	mov	r3, r2
 8005354:	005b      	lsls	r3, r3, #1
 8005356:	4413      	add	r3, r2
 8005358:	3b1e      	subs	r3, #30
 800535a:	2207      	movs	r2, #7
 800535c:	fa02 f303 	lsl.w	r3, r2, r3
 8005360:	43da      	mvns	r2, r3
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	400a      	ands	r2, r1
 8005368:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	68d9      	ldr	r1, [r3, #12]
 8005370:	683b      	ldr	r3, [r7, #0]
 8005372:	689a      	ldr	r2, [r3, #8]
 8005374:	683b      	ldr	r3, [r7, #0]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	b29b      	uxth	r3, r3
 800537a:	4618      	mov	r0, r3
 800537c:	4603      	mov	r3, r0
 800537e:	005b      	lsls	r3, r3, #1
 8005380:	4403      	add	r3, r0
 8005382:	3b1e      	subs	r3, #30
 8005384:	409a      	lsls	r2, r3
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	430a      	orrs	r2, r1
 800538c:	60da      	str	r2, [r3, #12]
 800538e:	e022      	b.n	80053d6 <HAL_ADC_ConfigChannel+0x13e>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	6919      	ldr	r1, [r3, #16]
 8005396:	683b      	ldr	r3, [r7, #0]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	b29b      	uxth	r3, r3
 800539c:	461a      	mov	r2, r3
 800539e:	4613      	mov	r3, r2
 80053a0:	005b      	lsls	r3, r3, #1
 80053a2:	4413      	add	r3, r2
 80053a4:	2207      	movs	r2, #7
 80053a6:	fa02 f303 	lsl.w	r3, r2, r3
 80053aa:	43da      	mvns	r2, r3
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	400a      	ands	r2, r1
 80053b2:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	6919      	ldr	r1, [r3, #16]
 80053ba:	683b      	ldr	r3, [r7, #0]
 80053bc:	689a      	ldr	r2, [r3, #8]
 80053be:	683b      	ldr	r3, [r7, #0]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	b29b      	uxth	r3, r3
 80053c4:	4618      	mov	r0, r3
 80053c6:	4603      	mov	r3, r0
 80053c8:	005b      	lsls	r3, r3, #1
 80053ca:	4403      	add	r3, r0
 80053cc:	409a      	lsls	r2, r3
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	430a      	orrs	r2, r1
 80053d4:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80053d6:	683b      	ldr	r3, [r7, #0]
 80053d8:	685b      	ldr	r3, [r3, #4]
 80053da:	2b06      	cmp	r3, #6
 80053dc:	d824      	bhi.n	8005428 <HAL_ADC_ConfigChannel+0x190>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80053e4:	683b      	ldr	r3, [r7, #0]
 80053e6:	685a      	ldr	r2, [r3, #4]
 80053e8:	4613      	mov	r3, r2
 80053ea:	009b      	lsls	r3, r3, #2
 80053ec:	4413      	add	r3, r2
 80053ee:	3b05      	subs	r3, #5
 80053f0:	221f      	movs	r2, #31
 80053f2:	fa02 f303 	lsl.w	r3, r2, r3
 80053f6:	43da      	mvns	r2, r3
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	400a      	ands	r2, r1
 80053fe:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005406:	683b      	ldr	r3, [r7, #0]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	b29b      	uxth	r3, r3
 800540c:	4618      	mov	r0, r3
 800540e:	683b      	ldr	r3, [r7, #0]
 8005410:	685a      	ldr	r2, [r3, #4]
 8005412:	4613      	mov	r3, r2
 8005414:	009b      	lsls	r3, r3, #2
 8005416:	4413      	add	r3, r2
 8005418:	3b05      	subs	r3, #5
 800541a:	fa00 f203 	lsl.w	r2, r0, r3
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	430a      	orrs	r2, r1
 8005424:	635a      	str	r2, [r3, #52]	; 0x34
 8005426:	e051      	b.n	80054cc <HAL_ADC_ConfigChannel+0x234>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8005428:	683b      	ldr	r3, [r7, #0]
 800542a:	685b      	ldr	r3, [r3, #4]
 800542c:	2b0c      	cmp	r3, #12
 800542e:	d829      	bhi.n	8005484 <HAL_ADC_ConfigChannel+0x1ec>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005436:	683b      	ldr	r3, [r7, #0]
 8005438:	685a      	ldr	r2, [r3, #4]
 800543a:	4613      	mov	r3, r2
 800543c:	009b      	lsls	r3, r3, #2
 800543e:	4413      	add	r3, r2
 8005440:	3b23      	subs	r3, #35	; 0x23
 8005442:	221f      	movs	r2, #31
 8005444:	fa02 f303 	lsl.w	r3, r2, r3
 8005448:	43da      	mvns	r2, r3
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	400a      	ands	r2, r1
 8005450:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005458:	683b      	ldr	r3, [r7, #0]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	b29b      	uxth	r3, r3
 800545e:	4618      	mov	r0, r3
 8005460:	683b      	ldr	r3, [r7, #0]
 8005462:	685a      	ldr	r2, [r3, #4]
 8005464:	4613      	mov	r3, r2
 8005466:	009b      	lsls	r3, r3, #2
 8005468:	4413      	add	r3, r2
 800546a:	3b23      	subs	r3, #35	; 0x23
 800546c:	fa00 f203 	lsl.w	r2, r0, r3
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	430a      	orrs	r2, r1
 8005476:	631a      	str	r2, [r3, #48]	; 0x30
 8005478:	e028      	b.n	80054cc <HAL_ADC_ConfigChannel+0x234>
 800547a:	bf00      	nop
 800547c:	10000012 	.word	0x10000012
 8005480:	08011000 	.word	0x08011000
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800548a:	683b      	ldr	r3, [r7, #0]
 800548c:	685a      	ldr	r2, [r3, #4]
 800548e:	4613      	mov	r3, r2
 8005490:	009b      	lsls	r3, r3, #2
 8005492:	4413      	add	r3, r2
 8005494:	3b41      	subs	r3, #65	; 0x41
 8005496:	221f      	movs	r2, #31
 8005498:	fa02 f303 	lsl.w	r3, r2, r3
 800549c:	43da      	mvns	r2, r3
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	400a      	ands	r2, r1
 80054a4:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80054ac:	683b      	ldr	r3, [r7, #0]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	b29b      	uxth	r3, r3
 80054b2:	4618      	mov	r0, r3
 80054b4:	683b      	ldr	r3, [r7, #0]
 80054b6:	685a      	ldr	r2, [r3, #4]
 80054b8:	4613      	mov	r3, r2
 80054ba:	009b      	lsls	r3, r3, #2
 80054bc:	4413      	add	r3, r2
 80054be:	3b41      	subs	r3, #65	; 0x41
 80054c0:	fa00 f203 	lsl.w	r2, r0, r3
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	430a      	orrs	r2, r1
 80054ca:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80054cc:	4b28      	ldr	r3, [pc, #160]	; (8005570 <HAL_ADC_ConfigChannel+0x2d8>)
 80054ce:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	4a27      	ldr	r2, [pc, #156]	; (8005574 <HAL_ADC_ConfigChannel+0x2dc>)
 80054d6:	4293      	cmp	r3, r2
 80054d8:	d10f      	bne.n	80054fa <HAL_ADC_ConfigChannel+0x262>
 80054da:	683b      	ldr	r3, [r7, #0]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	2b12      	cmp	r3, #18
 80054e0:	d10b      	bne.n	80054fa <HAL_ADC_ConfigChannel+0x262>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	685b      	ldr	r3, [r3, #4]
 80054e6:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	685b      	ldr	r3, [r3, #4]
 80054f2:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	4a1d      	ldr	r2, [pc, #116]	; (8005574 <HAL_ADC_ConfigChannel+0x2dc>)
 8005500:	4293      	cmp	r3, r2
 8005502:	d12b      	bne.n	800555c <HAL_ADC_ConfigChannel+0x2c4>
 8005504:	683b      	ldr	r3, [r7, #0]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	4a1b      	ldr	r2, [pc, #108]	; (8005578 <HAL_ADC_ConfigChannel+0x2e0>)
 800550a:	4293      	cmp	r3, r2
 800550c:	d003      	beq.n	8005516 <HAL_ADC_ConfigChannel+0x27e>
 800550e:	683b      	ldr	r3, [r7, #0]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	2b11      	cmp	r3, #17
 8005514:	d122      	bne.n	800555c <HAL_ADC_ConfigChannel+0x2c4>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	685b      	ldr	r3, [r3, #4]
 800551a:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	685b      	ldr	r3, [r3, #4]
 8005526:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800552e:	683b      	ldr	r3, [r7, #0]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	4a11      	ldr	r2, [pc, #68]	; (8005578 <HAL_ADC_ConfigChannel+0x2e0>)
 8005534:	4293      	cmp	r3, r2
 8005536:	d111      	bne.n	800555c <HAL_ADC_ConfigChannel+0x2c4>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8005538:	4b10      	ldr	r3, [pc, #64]	; (800557c <HAL_ADC_ConfigChannel+0x2e4>)
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	4a10      	ldr	r2, [pc, #64]	; (8005580 <HAL_ADC_ConfigChannel+0x2e8>)
 800553e:	fba2 2303 	umull	r2, r3, r2, r3
 8005542:	0c9a      	lsrs	r2, r3, #18
 8005544:	4613      	mov	r3, r2
 8005546:	009b      	lsls	r3, r3, #2
 8005548:	4413      	add	r3, r2
 800554a:	005b      	lsls	r3, r3, #1
 800554c:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800554e:	e002      	b.n	8005556 <HAL_ADC_ConfigChannel+0x2be>
      {
        counter--;
 8005550:	68bb      	ldr	r3, [r7, #8]
 8005552:	3b01      	subs	r3, #1
 8005554:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8005556:	68bb      	ldr	r3, [r7, #8]
 8005558:	2b00      	cmp	r3, #0
 800555a:	d1f9      	bne.n	8005550 <HAL_ADC_ConfigChannel+0x2b8>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	2200      	movs	r2, #0
 8005560:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8005564:	2300      	movs	r3, #0
}
 8005566:	4618      	mov	r0, r3
 8005568:	3710      	adds	r7, #16
 800556a:	46bd      	mov	sp, r7
 800556c:	bd80      	pop	{r7, pc}
 800556e:	bf00      	nop
 8005570:	40012300 	.word	0x40012300
 8005574:	40012000 	.word	0x40012000
 8005578:	10000012 	.word	0x10000012
 800557c:	20000008 	.word	0x20000008
 8005580:	431bde83 	.word	0x431bde83

08005584 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8005584:	b580      	push	{r7, lr}
 8005586:	b084      	sub	sp, #16
 8005588:	af00      	add	r7, sp, #0
 800558a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800558c:	4b7f      	ldr	r3, [pc, #508]	; (800578c <ADC_Init+0x208>)
 800558e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	685b      	ldr	r3, [r3, #4]
 8005594:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	685a      	ldr	r2, [r3, #4]
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	685b      	ldr	r3, [r3, #4]
 80055a4:	431a      	orrs	r2, r3
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	685a      	ldr	r2, [r3, #4]
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80055b8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	6859      	ldr	r1, [r3, #4]
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	691b      	ldr	r3, [r3, #16]
 80055c4:	021a      	lsls	r2, r3, #8
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	430a      	orrs	r2, r1
 80055cc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	685a      	ldr	r2, [r3, #4]
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80055dc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	6859      	ldr	r1, [r3, #4]
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	689a      	ldr	r2, [r3, #8]
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	430a      	orrs	r2, r1
 80055ee:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	689a      	ldr	r2, [r3, #8]
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80055fe:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	6899      	ldr	r1, [r3, #8]
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	68da      	ldr	r2, [r3, #12]
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	430a      	orrs	r2, r1
 8005610:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005616:	4a5e      	ldr	r2, [pc, #376]	; (8005790 <ADC_Init+0x20c>)
 8005618:	4293      	cmp	r3, r2
 800561a:	d022      	beq.n	8005662 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	689a      	ldr	r2, [r3, #8]
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800562a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	6899      	ldr	r1, [r3, #8]
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	430a      	orrs	r2, r1
 800563c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	689a      	ldr	r2, [r3, #8]
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800564c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	6899      	ldr	r1, [r3, #8]
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	430a      	orrs	r2, r1
 800565e:	609a      	str	r2, [r3, #8]
 8005660:	e00f      	b.n	8005682 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	689a      	ldr	r2, [r3, #8]
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005670:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	689a      	ldr	r2, [r3, #8]
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005680:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	689a      	ldr	r2, [r3, #8]
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	f022 0202 	bic.w	r2, r2, #2
 8005690:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	6899      	ldr	r1, [r3, #8]
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	7e1b      	ldrb	r3, [r3, #24]
 800569c:	005a      	lsls	r2, r3, #1
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	430a      	orrs	r2, r1
 80056a4:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d028      	beq.n	8005702 <ADC_Init+0x17e>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d003      	beq.n	80056c0 <ADC_Init+0x13c>
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056bc:	2b08      	cmp	r3, #8
 80056be:	d904      	bls.n	80056ca <ADC_Init+0x146>
 80056c0:	f44f 61f5 	mov.w	r1, #1960	; 0x7a8
 80056c4:	4833      	ldr	r0, [pc, #204]	; (8005794 <ADC_Init+0x210>)
 80056c6:	f7fd fc2c 	bl	8002f22 <assert_failed>
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	685a      	ldr	r2, [r3, #4]
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80056d8:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	685a      	ldr	r2, [r3, #4]
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80056e8:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	6859      	ldr	r1, [r3, #4]
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056f4:	3b01      	subs	r3, #1
 80056f6:	035a      	lsls	r2, r3, #13
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	430a      	orrs	r2, r1
 80056fe:	605a      	str	r2, [r3, #4]
 8005700:	e007      	b.n	8005712 <ADC_Init+0x18e>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	685a      	ldr	r2, [r3, #4]
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005710:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8005720:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	69db      	ldr	r3, [r3, #28]
 800572c:	3b01      	subs	r3, #1
 800572e:	051a      	lsls	r2, r3, #20
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	430a      	orrs	r2, r1
 8005736:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	689a      	ldr	r2, [r3, #8]
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005746:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	6899      	ldr	r1, [r3, #8]
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8005754:	025a      	lsls	r2, r3, #9
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	430a      	orrs	r2, r1
 800575c:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	689a      	ldr	r2, [r3, #8]
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800576c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	6899      	ldr	r1, [r3, #8]
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	695b      	ldr	r3, [r3, #20]
 8005778:	029a      	lsls	r2, r3, #10
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	430a      	orrs	r2, r1
 8005780:	609a      	str	r2, [r3, #8]
}
 8005782:	bf00      	nop
 8005784:	3710      	adds	r7, #16
 8005786:	46bd      	mov	sp, r7
 8005788:	bd80      	pop	{r7, pc}
 800578a:	bf00      	nop
 800578c:	40012300 	.word	0x40012300
 8005790:	0f000001 	.word	0x0f000001
 8005794:	08011000 	.word	0x08011000

08005798 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005798:	b480      	push	{r7}
 800579a:	b085      	sub	sp, #20
 800579c:	af00      	add	r7, sp, #0
 800579e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	f003 0307 	and.w	r3, r3, #7
 80057a6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80057a8:	4b0c      	ldr	r3, [pc, #48]	; (80057dc <__NVIC_SetPriorityGrouping+0x44>)
 80057aa:	68db      	ldr	r3, [r3, #12]
 80057ac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80057ae:	68ba      	ldr	r2, [r7, #8]
 80057b0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80057b4:	4013      	ands	r3, r2
 80057b6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80057bc:	68bb      	ldr	r3, [r7, #8]
 80057be:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80057c0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80057c4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80057c8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80057ca:	4a04      	ldr	r2, [pc, #16]	; (80057dc <__NVIC_SetPriorityGrouping+0x44>)
 80057cc:	68bb      	ldr	r3, [r7, #8]
 80057ce:	60d3      	str	r3, [r2, #12]
}
 80057d0:	bf00      	nop
 80057d2:	3714      	adds	r7, #20
 80057d4:	46bd      	mov	sp, r7
 80057d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057da:	4770      	bx	lr
 80057dc:	e000ed00 	.word	0xe000ed00

080057e0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80057e0:	b480      	push	{r7}
 80057e2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80057e4:	4b04      	ldr	r3, [pc, #16]	; (80057f8 <__NVIC_GetPriorityGrouping+0x18>)
 80057e6:	68db      	ldr	r3, [r3, #12]
 80057e8:	0a1b      	lsrs	r3, r3, #8
 80057ea:	f003 0307 	and.w	r3, r3, #7
}
 80057ee:	4618      	mov	r0, r3
 80057f0:	46bd      	mov	sp, r7
 80057f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f6:	4770      	bx	lr
 80057f8:	e000ed00 	.word	0xe000ed00

080057fc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80057fc:	b480      	push	{r7}
 80057fe:	b083      	sub	sp, #12
 8005800:	af00      	add	r7, sp, #0
 8005802:	4603      	mov	r3, r0
 8005804:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005806:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800580a:	2b00      	cmp	r3, #0
 800580c:	db0b      	blt.n	8005826 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800580e:	79fb      	ldrb	r3, [r7, #7]
 8005810:	f003 021f 	and.w	r2, r3, #31
 8005814:	4907      	ldr	r1, [pc, #28]	; (8005834 <__NVIC_EnableIRQ+0x38>)
 8005816:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800581a:	095b      	lsrs	r3, r3, #5
 800581c:	2001      	movs	r0, #1
 800581e:	fa00 f202 	lsl.w	r2, r0, r2
 8005822:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8005826:	bf00      	nop
 8005828:	370c      	adds	r7, #12
 800582a:	46bd      	mov	sp, r7
 800582c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005830:	4770      	bx	lr
 8005832:	bf00      	nop
 8005834:	e000e100 	.word	0xe000e100

08005838 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8005838:	b480      	push	{r7}
 800583a:	b083      	sub	sp, #12
 800583c:	af00      	add	r7, sp, #0
 800583e:	4603      	mov	r3, r0
 8005840:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005842:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005846:	2b00      	cmp	r3, #0
 8005848:	db12      	blt.n	8005870 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800584a:	79fb      	ldrb	r3, [r7, #7]
 800584c:	f003 021f 	and.w	r2, r3, #31
 8005850:	490a      	ldr	r1, [pc, #40]	; (800587c <__NVIC_DisableIRQ+0x44>)
 8005852:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005856:	095b      	lsrs	r3, r3, #5
 8005858:	2001      	movs	r0, #1
 800585a:	fa00 f202 	lsl.w	r2, r0, r2
 800585e:	3320      	adds	r3, #32
 8005860:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8005864:	f3bf 8f4f 	dsb	sy
}
 8005868:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800586a:	f3bf 8f6f 	isb	sy
}
 800586e:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8005870:	bf00      	nop
 8005872:	370c      	adds	r7, #12
 8005874:	46bd      	mov	sp, r7
 8005876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800587a:	4770      	bx	lr
 800587c:	e000e100 	.word	0xe000e100

08005880 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005880:	b480      	push	{r7}
 8005882:	b083      	sub	sp, #12
 8005884:	af00      	add	r7, sp, #0
 8005886:	4603      	mov	r3, r0
 8005888:	6039      	str	r1, [r7, #0]
 800588a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800588c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005890:	2b00      	cmp	r3, #0
 8005892:	db0a      	blt.n	80058aa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005894:	683b      	ldr	r3, [r7, #0]
 8005896:	b2da      	uxtb	r2, r3
 8005898:	490c      	ldr	r1, [pc, #48]	; (80058cc <__NVIC_SetPriority+0x4c>)
 800589a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800589e:	0112      	lsls	r2, r2, #4
 80058a0:	b2d2      	uxtb	r2, r2
 80058a2:	440b      	add	r3, r1
 80058a4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80058a8:	e00a      	b.n	80058c0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80058aa:	683b      	ldr	r3, [r7, #0]
 80058ac:	b2da      	uxtb	r2, r3
 80058ae:	4908      	ldr	r1, [pc, #32]	; (80058d0 <__NVIC_SetPriority+0x50>)
 80058b0:	79fb      	ldrb	r3, [r7, #7]
 80058b2:	f003 030f 	and.w	r3, r3, #15
 80058b6:	3b04      	subs	r3, #4
 80058b8:	0112      	lsls	r2, r2, #4
 80058ba:	b2d2      	uxtb	r2, r2
 80058bc:	440b      	add	r3, r1
 80058be:	761a      	strb	r2, [r3, #24]
}
 80058c0:	bf00      	nop
 80058c2:	370c      	adds	r7, #12
 80058c4:	46bd      	mov	sp, r7
 80058c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ca:	4770      	bx	lr
 80058cc:	e000e100 	.word	0xe000e100
 80058d0:	e000ed00 	.word	0xe000ed00

080058d4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80058d4:	b480      	push	{r7}
 80058d6:	b089      	sub	sp, #36	; 0x24
 80058d8:	af00      	add	r7, sp, #0
 80058da:	60f8      	str	r0, [r7, #12]
 80058dc:	60b9      	str	r1, [r7, #8]
 80058de:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	f003 0307 	and.w	r3, r3, #7
 80058e6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80058e8:	69fb      	ldr	r3, [r7, #28]
 80058ea:	f1c3 0307 	rsb	r3, r3, #7
 80058ee:	2b04      	cmp	r3, #4
 80058f0:	bf28      	it	cs
 80058f2:	2304      	movcs	r3, #4
 80058f4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80058f6:	69fb      	ldr	r3, [r7, #28]
 80058f8:	3304      	adds	r3, #4
 80058fa:	2b06      	cmp	r3, #6
 80058fc:	d902      	bls.n	8005904 <NVIC_EncodePriority+0x30>
 80058fe:	69fb      	ldr	r3, [r7, #28]
 8005900:	3b03      	subs	r3, #3
 8005902:	e000      	b.n	8005906 <NVIC_EncodePriority+0x32>
 8005904:	2300      	movs	r3, #0
 8005906:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005908:	f04f 32ff 	mov.w	r2, #4294967295
 800590c:	69bb      	ldr	r3, [r7, #24]
 800590e:	fa02 f303 	lsl.w	r3, r2, r3
 8005912:	43da      	mvns	r2, r3
 8005914:	68bb      	ldr	r3, [r7, #8]
 8005916:	401a      	ands	r2, r3
 8005918:	697b      	ldr	r3, [r7, #20]
 800591a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800591c:	f04f 31ff 	mov.w	r1, #4294967295
 8005920:	697b      	ldr	r3, [r7, #20]
 8005922:	fa01 f303 	lsl.w	r3, r1, r3
 8005926:	43d9      	mvns	r1, r3
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800592c:	4313      	orrs	r3, r2
         );
}
 800592e:	4618      	mov	r0, r3
 8005930:	3724      	adds	r7, #36	; 0x24
 8005932:	46bd      	mov	sp, r7
 8005934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005938:	4770      	bx	lr
	...

0800593c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800593c:	b580      	push	{r7, lr}
 800593e:	b082      	sub	sp, #8
 8005940:	af00      	add	r7, sp, #0
 8005942:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	3b01      	subs	r3, #1
 8005948:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800594c:	d301      	bcc.n	8005952 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800594e:	2301      	movs	r3, #1
 8005950:	e00f      	b.n	8005972 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005952:	4a0a      	ldr	r2, [pc, #40]	; (800597c <SysTick_Config+0x40>)
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	3b01      	subs	r3, #1
 8005958:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800595a:	210f      	movs	r1, #15
 800595c:	f04f 30ff 	mov.w	r0, #4294967295
 8005960:	f7ff ff8e 	bl	8005880 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005964:	4b05      	ldr	r3, [pc, #20]	; (800597c <SysTick_Config+0x40>)
 8005966:	2200      	movs	r2, #0
 8005968:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800596a:	4b04      	ldr	r3, [pc, #16]	; (800597c <SysTick_Config+0x40>)
 800596c:	2207      	movs	r2, #7
 800596e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005970:	2300      	movs	r3, #0
}
 8005972:	4618      	mov	r0, r3
 8005974:	3708      	adds	r7, #8
 8005976:	46bd      	mov	sp, r7
 8005978:	bd80      	pop	{r7, pc}
 800597a:	bf00      	nop
 800597c:	e000e010 	.word	0xe000e010

08005980 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005980:	b580      	push	{r7, lr}
 8005982:	b082      	sub	sp, #8
 8005984:	af00      	add	r7, sp, #0
 8005986:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	2b07      	cmp	r3, #7
 800598c:	d00f      	beq.n	80059ae <HAL_NVIC_SetPriorityGrouping+0x2e>
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	2b06      	cmp	r3, #6
 8005992:	d00c      	beq.n	80059ae <HAL_NVIC_SetPriorityGrouping+0x2e>
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	2b05      	cmp	r3, #5
 8005998:	d009      	beq.n	80059ae <HAL_NVIC_SetPriorityGrouping+0x2e>
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	2b04      	cmp	r3, #4
 800599e:	d006      	beq.n	80059ae <HAL_NVIC_SetPriorityGrouping+0x2e>
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	2b03      	cmp	r3, #3
 80059a4:	d003      	beq.n	80059ae <HAL_NVIC_SetPriorityGrouping+0x2e>
 80059a6:	2190      	movs	r1, #144	; 0x90
 80059a8:	4804      	ldr	r0, [pc, #16]	; (80059bc <HAL_NVIC_SetPriorityGrouping+0x3c>)
 80059aa:	f7fd faba 	bl	8002f22 <assert_failed>
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80059ae:	6878      	ldr	r0, [r7, #4]
 80059b0:	f7ff fef2 	bl	8005798 <__NVIC_SetPriorityGrouping>
}
 80059b4:	bf00      	nop
 80059b6:	3708      	adds	r7, #8
 80059b8:	46bd      	mov	sp, r7
 80059ba:	bd80      	pop	{r7, pc}
 80059bc:	08011038 	.word	0x08011038

080059c0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80059c0:	b580      	push	{r7, lr}
 80059c2:	b086      	sub	sp, #24
 80059c4:	af00      	add	r7, sp, #0
 80059c6:	4603      	mov	r3, r0
 80059c8:	60b9      	str	r1, [r7, #8]
 80059ca:	607a      	str	r2, [r7, #4]
 80059cc:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80059ce:	2300      	movs	r3, #0
 80059d0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	2b0f      	cmp	r3, #15
 80059d6:	d903      	bls.n	80059e0 <HAL_NVIC_SetPriority+0x20>
 80059d8:	21a8      	movs	r1, #168	; 0xa8
 80059da:	480e      	ldr	r0, [pc, #56]	; (8005a14 <HAL_NVIC_SetPriority+0x54>)
 80059dc:	f7fd faa1 	bl	8002f22 <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 80059e0:	68bb      	ldr	r3, [r7, #8]
 80059e2:	2b0f      	cmp	r3, #15
 80059e4:	d903      	bls.n	80059ee <HAL_NVIC_SetPriority+0x2e>
 80059e6:	21a9      	movs	r1, #169	; 0xa9
 80059e8:	480a      	ldr	r0, [pc, #40]	; (8005a14 <HAL_NVIC_SetPriority+0x54>)
 80059ea:	f7fd fa9a 	bl	8002f22 <assert_failed>
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80059ee:	f7ff fef7 	bl	80057e0 <__NVIC_GetPriorityGrouping>
 80059f2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80059f4:	687a      	ldr	r2, [r7, #4]
 80059f6:	68b9      	ldr	r1, [r7, #8]
 80059f8:	6978      	ldr	r0, [r7, #20]
 80059fa:	f7ff ff6b 	bl	80058d4 <NVIC_EncodePriority>
 80059fe:	4602      	mov	r2, r0
 8005a00:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005a04:	4611      	mov	r1, r2
 8005a06:	4618      	mov	r0, r3
 8005a08:	f7ff ff3a 	bl	8005880 <__NVIC_SetPriority>
}
 8005a0c:	bf00      	nop
 8005a0e:	3718      	adds	r7, #24
 8005a10:	46bd      	mov	sp, r7
 8005a12:	bd80      	pop	{r7, pc}
 8005a14:	08011038 	.word	0x08011038

08005a18 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005a18:	b580      	push	{r7, lr}
 8005a1a:	b082      	sub	sp, #8
 8005a1c:	af00      	add	r7, sp, #0
 8005a1e:	4603      	mov	r3, r0
 8005a20:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8005a22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	da03      	bge.n	8005a32 <HAL_NVIC_EnableIRQ+0x1a>
 8005a2a:	21bc      	movs	r1, #188	; 0xbc
 8005a2c:	4805      	ldr	r0, [pc, #20]	; (8005a44 <HAL_NVIC_EnableIRQ+0x2c>)
 8005a2e:	f7fd fa78 	bl	8002f22 <assert_failed>
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005a32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005a36:	4618      	mov	r0, r3
 8005a38:	f7ff fee0 	bl	80057fc <__NVIC_EnableIRQ>
}
 8005a3c:	bf00      	nop
 8005a3e:	3708      	adds	r7, #8
 8005a40:	46bd      	mov	sp, r7
 8005a42:	bd80      	pop	{r7, pc}
 8005a44:	08011038 	.word	0x08011038

08005a48 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8005a48:	b580      	push	{r7, lr}
 8005a4a:	b082      	sub	sp, #8
 8005a4c:	af00      	add	r7, sp, #0
 8005a4e:	4603      	mov	r3, r0
 8005a50:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8005a52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	da03      	bge.n	8005a62 <HAL_NVIC_DisableIRQ+0x1a>
 8005a5a:	21cc      	movs	r1, #204	; 0xcc
 8005a5c:	4805      	ldr	r0, [pc, #20]	; (8005a74 <HAL_NVIC_DisableIRQ+0x2c>)
 8005a5e:	f7fd fa60 	bl	8002f22 <assert_failed>
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8005a62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005a66:	4618      	mov	r0, r3
 8005a68:	f7ff fee6 	bl	8005838 <__NVIC_DisableIRQ>
}
 8005a6c:	bf00      	nop
 8005a6e:	3708      	adds	r7, #8
 8005a70:	46bd      	mov	sp, r7
 8005a72:	bd80      	pop	{r7, pc}
 8005a74:	08011038 	.word	0x08011038

08005a78 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005a78:	b580      	push	{r7, lr}
 8005a7a:	b082      	sub	sp, #8
 8005a7c:	af00      	add	r7, sp, #0
 8005a7e:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005a80:	6878      	ldr	r0, [r7, #4]
 8005a82:	f7ff ff5b 	bl	800593c <SysTick_Config>
 8005a86:	4603      	mov	r3, r0
}
 8005a88:	4618      	mov	r0, r3
 8005a8a:	3708      	adds	r7, #8
 8005a8c:	46bd      	mov	sp, r7
 8005a8e:	bd80      	pop	{r7, pc}

08005a90 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005a90:	b580      	push	{r7, lr}
 8005a92:	b084      	sub	sp, #16
 8005a94:	af00      	add	r7, sp, #0
 8005a96:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a9c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8005a9e:	f7ff f987 	bl	8004db0 <HAL_GetTick>
 8005aa2:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005aaa:	b2db      	uxtb	r3, r3
 8005aac:	2b02      	cmp	r3, #2
 8005aae:	d008      	beq.n	8005ac2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	2280      	movs	r2, #128	; 0x80
 8005ab4:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	2200      	movs	r2, #0
 8005aba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8005abe:	2301      	movs	r3, #1
 8005ac0:	e052      	b.n	8005b68 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	681a      	ldr	r2, [r3, #0]
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	f022 0216 	bic.w	r2, r2, #22
 8005ad0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	695a      	ldr	r2, [r3, #20]
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005ae0:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d103      	bne.n	8005af2 <HAL_DMA_Abort+0x62>
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d007      	beq.n	8005b02 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	681a      	ldr	r2, [r3, #0]
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	f022 0208 	bic.w	r2, r2, #8
 8005b00:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	681a      	ldr	r2, [r3, #0]
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	f022 0201 	bic.w	r2, r2, #1
 8005b10:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005b12:	e013      	b.n	8005b3c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005b14:	f7ff f94c 	bl	8004db0 <HAL_GetTick>
 8005b18:	4602      	mov	r2, r0
 8005b1a:	68bb      	ldr	r3, [r7, #8]
 8005b1c:	1ad3      	subs	r3, r2, r3
 8005b1e:	2b05      	cmp	r3, #5
 8005b20:	d90c      	bls.n	8005b3c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	2220      	movs	r2, #32
 8005b26:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	2203      	movs	r2, #3
 8005b2c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	2200      	movs	r2, #0
 8005b34:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8005b38:	2303      	movs	r3, #3
 8005b3a:	e015      	b.n	8005b68 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	f003 0301 	and.w	r3, r3, #1
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d1e4      	bne.n	8005b14 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005b4e:	223f      	movs	r2, #63	; 0x3f
 8005b50:	409a      	lsls	r2, r3
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	2201      	movs	r2, #1
 8005b5a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	2200      	movs	r2, #0
 8005b62:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8005b66:	2300      	movs	r3, #0
}
 8005b68:	4618      	mov	r0, r3
 8005b6a:	3710      	adds	r7, #16
 8005b6c:	46bd      	mov	sp, r7
 8005b6e:	bd80      	pop	{r7, pc}

08005b70 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005b70:	b480      	push	{r7}
 8005b72:	b083      	sub	sp, #12
 8005b74:	af00      	add	r7, sp, #0
 8005b76:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005b7e:	b2db      	uxtb	r3, r3
 8005b80:	2b02      	cmp	r3, #2
 8005b82:	d004      	beq.n	8005b8e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	2280      	movs	r2, #128	; 0x80
 8005b88:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8005b8a:	2301      	movs	r3, #1
 8005b8c:	e00c      	b.n	8005ba8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	2205      	movs	r2, #5
 8005b92:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	681a      	ldr	r2, [r3, #0]
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	f022 0201 	bic.w	r2, r2, #1
 8005ba4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8005ba6:	2300      	movs	r3, #0
}
 8005ba8:	4618      	mov	r0, r3
 8005baa:	370c      	adds	r7, #12
 8005bac:	46bd      	mov	sp, r7
 8005bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bb2:	4770      	bx	lr

08005bb4 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8005bb4:	b580      	push	{r7, lr}
 8005bb6:	b086      	sub	sp, #24
 8005bb8:	af00      	add	r7, sp, #0
 8005bba:	60f8      	str	r0, [r7, #12]
 8005bbc:	60b9      	str	r1, [r7, #8]
 8005bbe:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8005bc2:	2301      	movs	r3, #1
 8005bc4:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8005bc6:	4b2b      	ldr	r3, [pc, #172]	; (8005c74 <HAL_FLASH_Program+0xc0>)
 8005bc8:	7e1b      	ldrb	r3, [r3, #24]
 8005bca:	2b01      	cmp	r3, #1
 8005bcc:	d101      	bne.n	8005bd2 <HAL_FLASH_Program+0x1e>
 8005bce:	2302      	movs	r3, #2
 8005bd0:	e04b      	b.n	8005c6a <HAL_FLASH_Program+0xb6>
 8005bd2:	4b28      	ldr	r3, [pc, #160]	; (8005c74 <HAL_FLASH_Program+0xc0>)
 8005bd4:	2201      	movs	r2, #1
 8005bd6:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d00c      	beq.n	8005bf8 <HAL_FLASH_Program+0x44>
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	2b01      	cmp	r3, #1
 8005be2:	d009      	beq.n	8005bf8 <HAL_FLASH_Program+0x44>
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	2b02      	cmp	r3, #2
 8005be8:	d006      	beq.n	8005bf8 <HAL_FLASH_Program+0x44>
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	2b03      	cmp	r3, #3
 8005bee:	d003      	beq.n	8005bf8 <HAL_FLASH_Program+0x44>
 8005bf0:	21a2      	movs	r1, #162	; 0xa2
 8005bf2:	4821      	ldr	r0, [pc, #132]	; (8005c78 <HAL_FLASH_Program+0xc4>)
 8005bf4:	f7fd f995 	bl	8002f22 <assert_failed>
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005bf8:	f24c 3050 	movw	r0, #50000	; 0xc350
 8005bfc:	f000 f872 	bl	8005ce4 <FLASH_WaitForLastOperation>
 8005c00:	4603      	mov	r3, r0
 8005c02:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 8005c04:	7dfb      	ldrb	r3, [r7, #23]
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d12b      	bne.n	8005c62 <HAL_FLASH_Program+0xae>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d105      	bne.n	8005c1c <HAL_FLASH_Program+0x68>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8005c10:	783b      	ldrb	r3, [r7, #0]
 8005c12:	4619      	mov	r1, r3
 8005c14:	68b8      	ldr	r0, [r7, #8]
 8005c16:	f000 f96f 	bl	8005ef8 <FLASH_Program_Byte>
 8005c1a:	e016      	b.n	8005c4a <HAL_FLASH_Program+0x96>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	2b01      	cmp	r3, #1
 8005c20:	d105      	bne.n	8005c2e <HAL_FLASH_Program+0x7a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8005c22:	883b      	ldrh	r3, [r7, #0]
 8005c24:	4619      	mov	r1, r3
 8005c26:	68b8      	ldr	r0, [r7, #8]
 8005c28:	f000 f928 	bl	8005e7c <FLASH_Program_HalfWord>
 8005c2c:	e00d      	b.n	8005c4a <HAL_FLASH_Program+0x96>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	2b02      	cmp	r3, #2
 8005c32:	d105      	bne.n	8005c40 <HAL_FLASH_Program+0x8c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8005c34:	683b      	ldr	r3, [r7, #0]
 8005c36:	4619      	mov	r1, r3
 8005c38:	68b8      	ldr	r0, [r7, #8]
 8005c3a:	f000 f8e1 	bl	8005e00 <FLASH_Program_Word>
 8005c3e:	e004      	b.n	8005c4a <HAL_FLASH_Program+0x96>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8005c40:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005c44:	68b8      	ldr	r0, [r7, #8]
 8005c46:	f000 f88d 	bl	8005d64 <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005c4a:	f24c 3050 	movw	r0, #50000	; 0xc350
 8005c4e:	f000 f849 	bl	8005ce4 <FLASH_WaitForLastOperation>
 8005c52:	4603      	mov	r3, r0
 8005c54:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 8005c56:	4b09      	ldr	r3, [pc, #36]	; (8005c7c <HAL_FLASH_Program+0xc8>)
 8005c58:	691b      	ldr	r3, [r3, #16]
 8005c5a:	4a08      	ldr	r2, [pc, #32]	; (8005c7c <HAL_FLASH_Program+0xc8>)
 8005c5c:	f023 0301 	bic.w	r3, r3, #1
 8005c60:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8005c62:	4b04      	ldr	r3, [pc, #16]	; (8005c74 <HAL_FLASH_Program+0xc0>)
 8005c64:	2200      	movs	r2, #0
 8005c66:	761a      	strb	r2, [r3, #24]
  
  return status;
 8005c68:	7dfb      	ldrb	r3, [r7, #23]
}
 8005c6a:	4618      	mov	r0, r3
 8005c6c:	3718      	adds	r7, #24
 8005c6e:	46bd      	mov	sp, r7
 8005c70:	bd80      	pop	{r7, pc}
 8005c72:	bf00      	nop
 8005c74:	2000083c 	.word	0x2000083c
 8005c78:	08011074 	.word	0x08011074
 8005c7c:	40023c00 	.word	0x40023c00

08005c80 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8005c80:	b480      	push	{r7}
 8005c82:	b083      	sub	sp, #12
 8005c84:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8005c86:	2300      	movs	r3, #0
 8005c88:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8005c8a:	4b0b      	ldr	r3, [pc, #44]	; (8005cb8 <HAL_FLASH_Unlock+0x38>)
 8005c8c:	691b      	ldr	r3, [r3, #16]
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	da0b      	bge.n	8005caa <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8005c92:	4b09      	ldr	r3, [pc, #36]	; (8005cb8 <HAL_FLASH_Unlock+0x38>)
 8005c94:	4a09      	ldr	r2, [pc, #36]	; (8005cbc <HAL_FLASH_Unlock+0x3c>)
 8005c96:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8005c98:	4b07      	ldr	r3, [pc, #28]	; (8005cb8 <HAL_FLASH_Unlock+0x38>)
 8005c9a:	4a09      	ldr	r2, [pc, #36]	; (8005cc0 <HAL_FLASH_Unlock+0x40>)
 8005c9c:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8005c9e:	4b06      	ldr	r3, [pc, #24]	; (8005cb8 <HAL_FLASH_Unlock+0x38>)
 8005ca0:	691b      	ldr	r3, [r3, #16]
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	da01      	bge.n	8005caa <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8005ca6:	2301      	movs	r3, #1
 8005ca8:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8005caa:	79fb      	ldrb	r3, [r7, #7]
}
 8005cac:	4618      	mov	r0, r3
 8005cae:	370c      	adds	r7, #12
 8005cb0:	46bd      	mov	sp, r7
 8005cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cb6:	4770      	bx	lr
 8005cb8:	40023c00 	.word	0x40023c00
 8005cbc:	45670123 	.word	0x45670123
 8005cc0:	cdef89ab 	.word	0xcdef89ab

08005cc4 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8005cc4:	b480      	push	{r7}
 8005cc6:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8005cc8:	4b05      	ldr	r3, [pc, #20]	; (8005ce0 <HAL_FLASH_Lock+0x1c>)
 8005cca:	691b      	ldr	r3, [r3, #16]
 8005ccc:	4a04      	ldr	r2, [pc, #16]	; (8005ce0 <HAL_FLASH_Lock+0x1c>)
 8005cce:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005cd2:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 8005cd4:	2300      	movs	r3, #0
}
 8005cd6:	4618      	mov	r0, r3
 8005cd8:	46bd      	mov	sp, r7
 8005cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cde:	4770      	bx	lr
 8005ce0:	40023c00 	.word	0x40023c00

08005ce4 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8005ce4:	b580      	push	{r7, lr}
 8005ce6:	b084      	sub	sp, #16
 8005ce8:	af00      	add	r7, sp, #0
 8005cea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005cec:	2300      	movs	r3, #0
 8005cee:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8005cf0:	4b1a      	ldr	r3, [pc, #104]	; (8005d5c <FLASH_WaitForLastOperation+0x78>)
 8005cf2:	2200      	movs	r2, #0
 8005cf4:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8005cf6:	f7ff f85b 	bl	8004db0 <HAL_GetTick>
 8005cfa:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8005cfc:	e010      	b.n	8005d20 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d04:	d00c      	beq.n	8005d20 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d007      	beq.n	8005d1c <FLASH_WaitForLastOperation+0x38>
 8005d0c:	f7ff f850 	bl	8004db0 <HAL_GetTick>
 8005d10:	4602      	mov	r2, r0
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	1ad3      	subs	r3, r2, r3
 8005d16:	687a      	ldr	r2, [r7, #4]
 8005d18:	429a      	cmp	r2, r3
 8005d1a:	d201      	bcs.n	8005d20 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8005d1c:	2303      	movs	r3, #3
 8005d1e:	e019      	b.n	8005d54 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8005d20:	4b0f      	ldr	r3, [pc, #60]	; (8005d60 <FLASH_WaitForLastOperation+0x7c>)
 8005d22:	68db      	ldr	r3, [r3, #12]
 8005d24:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d1e8      	bne.n	8005cfe <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8005d2c:	4b0c      	ldr	r3, [pc, #48]	; (8005d60 <FLASH_WaitForLastOperation+0x7c>)
 8005d2e:	68db      	ldr	r3, [r3, #12]
 8005d30:	f003 0301 	and.w	r3, r3, #1
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d002      	beq.n	8005d3e <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8005d38:	4b09      	ldr	r3, [pc, #36]	; (8005d60 <FLASH_WaitForLastOperation+0x7c>)
 8005d3a:	2201      	movs	r2, #1
 8005d3c:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8005d3e:	4b08      	ldr	r3, [pc, #32]	; (8005d60 <FLASH_WaitForLastOperation+0x7c>)
 8005d40:	68db      	ldr	r3, [r3, #12]
 8005d42:	f403 73f9 	and.w	r3, r3, #498	; 0x1f2
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d003      	beq.n	8005d52 <FLASH_WaitForLastOperation+0x6e>
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8005d4a:	f000 f911 	bl	8005f70 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8005d4e:	2301      	movs	r3, #1
 8005d50:	e000      	b.n	8005d54 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8005d52:	2300      	movs	r3, #0
  
}  
 8005d54:	4618      	mov	r0, r3
 8005d56:	3710      	adds	r7, #16
 8005d58:	46bd      	mov	sp, r7
 8005d5a:	bd80      	pop	{r7, pc}
 8005d5c:	2000083c 	.word	0x2000083c
 8005d60:	40023c00 	.word	0x40023c00

08005d64 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8005d64:	b580      	push	{r7, lr}
 8005d66:	b084      	sub	sp, #16
 8005d68:	af00      	add	r7, sp, #0
 8005d6a:	60f8      	str	r0, [r7, #12]
 8005d6c:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005d76:	d303      	bcc.n	8005d80 <FLASH_Program_DoubleWord+0x1c>
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	4a1c      	ldr	r2, [pc, #112]	; (8005dec <FLASH_Program_DoubleWord+0x88>)
 8005d7c:	4293      	cmp	r3, r2
 8005d7e:	d90c      	bls.n	8005d9a <FLASH_Program_DoubleWord+0x36>
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	4a1b      	ldr	r2, [pc, #108]	; (8005df0 <FLASH_Program_DoubleWord+0x8c>)
 8005d84:	4293      	cmp	r3, r2
 8005d86:	d903      	bls.n	8005d90 <FLASH_Program_DoubleWord+0x2c>
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	4a1a      	ldr	r2, [pc, #104]	; (8005df4 <FLASH_Program_DoubleWord+0x90>)
 8005d8c:	4293      	cmp	r3, r2
 8005d8e:	d904      	bls.n	8005d9a <FLASH_Program_DoubleWord+0x36>
 8005d90:	f240 2165 	movw	r1, #613	; 0x265
 8005d94:	4818      	ldr	r0, [pc, #96]	; (8005df8 <FLASH_Program_DoubleWord+0x94>)
 8005d96:	f7fd f8c4 	bl	8002f22 <assert_failed>
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8005d9a:	4b18      	ldr	r3, [pc, #96]	; (8005dfc <FLASH_Program_DoubleWord+0x98>)
 8005d9c:	691b      	ldr	r3, [r3, #16]
 8005d9e:	4a17      	ldr	r2, [pc, #92]	; (8005dfc <FLASH_Program_DoubleWord+0x98>)
 8005da0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005da4:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8005da6:	4b15      	ldr	r3, [pc, #84]	; (8005dfc <FLASH_Program_DoubleWord+0x98>)
 8005da8:	691b      	ldr	r3, [r3, #16]
 8005daa:	4a14      	ldr	r2, [pc, #80]	; (8005dfc <FLASH_Program_DoubleWord+0x98>)
 8005dac:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8005db0:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8005db2:	4b12      	ldr	r3, [pc, #72]	; (8005dfc <FLASH_Program_DoubleWord+0x98>)
 8005db4:	691b      	ldr	r3, [r3, #16]
 8005db6:	4a11      	ldr	r2, [pc, #68]	; (8005dfc <FLASH_Program_DoubleWord+0x98>)
 8005db8:	f043 0301 	orr.w	r3, r3, #1
 8005dbc:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	683a      	ldr	r2, [r7, #0]
 8005dc2:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8005dc4:	f3bf 8f6f 	isb	sy
}
 8005dc8:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 8005dca:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005dce:	f04f 0200 	mov.w	r2, #0
 8005dd2:	f04f 0300 	mov.w	r3, #0
 8005dd6:	000a      	movs	r2, r1
 8005dd8:	2300      	movs	r3, #0
 8005dda:	68f9      	ldr	r1, [r7, #12]
 8005ddc:	3104      	adds	r1, #4
 8005dde:	4613      	mov	r3, r2
 8005de0:	600b      	str	r3, [r1, #0]
}
 8005de2:	bf00      	nop
 8005de4:	3710      	adds	r7, #16
 8005de6:	46bd      	mov	sp, r7
 8005de8:	bd80      	pop	{r7, pc}
 8005dea:	bf00      	nop
 8005dec:	0807ffff 	.word	0x0807ffff
 8005df0:	1fff77ff 	.word	0x1fff77ff
 8005df4:	1fff7a0f 	.word	0x1fff7a0f
 8005df8:	08011074 	.word	0x08011074
 8005dfc:	40023c00 	.word	0x40023c00

08005e00 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8005e00:	b580      	push	{r7, lr}
 8005e02:	b082      	sub	sp, #8
 8005e04:	af00      	add	r7, sp, #0
 8005e06:	6078      	str	r0, [r7, #4]
 8005e08:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005e10:	d303      	bcc.n	8005e1a <FLASH_Program_Word+0x1a>
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	4a14      	ldr	r2, [pc, #80]	; (8005e68 <FLASH_Program_Word+0x68>)
 8005e16:	4293      	cmp	r3, r2
 8005e18:	d90c      	bls.n	8005e34 <FLASH_Program_Word+0x34>
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	4a13      	ldr	r2, [pc, #76]	; (8005e6c <FLASH_Program_Word+0x6c>)
 8005e1e:	4293      	cmp	r3, r2
 8005e20:	d903      	bls.n	8005e2a <FLASH_Program_Word+0x2a>
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	4a12      	ldr	r2, [pc, #72]	; (8005e70 <FLASH_Program_Word+0x70>)
 8005e26:	4293      	cmp	r3, r2
 8005e28:	d904      	bls.n	8005e34 <FLASH_Program_Word+0x34>
 8005e2a:	f240 2187 	movw	r1, #647	; 0x287
 8005e2e:	4811      	ldr	r0, [pc, #68]	; (8005e74 <FLASH_Program_Word+0x74>)
 8005e30:	f7fd f877 	bl	8002f22 <assert_failed>
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8005e34:	4b10      	ldr	r3, [pc, #64]	; (8005e78 <FLASH_Program_Word+0x78>)
 8005e36:	691b      	ldr	r3, [r3, #16]
 8005e38:	4a0f      	ldr	r2, [pc, #60]	; (8005e78 <FLASH_Program_Word+0x78>)
 8005e3a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005e3e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8005e40:	4b0d      	ldr	r3, [pc, #52]	; (8005e78 <FLASH_Program_Word+0x78>)
 8005e42:	691b      	ldr	r3, [r3, #16]
 8005e44:	4a0c      	ldr	r2, [pc, #48]	; (8005e78 <FLASH_Program_Word+0x78>)
 8005e46:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005e4a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8005e4c:	4b0a      	ldr	r3, [pc, #40]	; (8005e78 <FLASH_Program_Word+0x78>)
 8005e4e:	691b      	ldr	r3, [r3, #16]
 8005e50:	4a09      	ldr	r2, [pc, #36]	; (8005e78 <FLASH_Program_Word+0x78>)
 8005e52:	f043 0301 	orr.w	r3, r3, #1
 8005e56:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	683a      	ldr	r2, [r7, #0]
 8005e5c:	601a      	str	r2, [r3, #0]
}
 8005e5e:	bf00      	nop
 8005e60:	3708      	adds	r7, #8
 8005e62:	46bd      	mov	sp, r7
 8005e64:	bd80      	pop	{r7, pc}
 8005e66:	bf00      	nop
 8005e68:	0807ffff 	.word	0x0807ffff
 8005e6c:	1fff77ff 	.word	0x1fff77ff
 8005e70:	1fff7a0f 	.word	0x1fff7a0f
 8005e74:	08011074 	.word	0x08011074
 8005e78:	40023c00 	.word	0x40023c00

08005e7c <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8005e7c:	b580      	push	{r7, lr}
 8005e7e:	b082      	sub	sp, #8
 8005e80:	af00      	add	r7, sp, #0
 8005e82:	6078      	str	r0, [r7, #4]
 8005e84:	460b      	mov	r3, r1
 8005e86:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005e8e:	d303      	bcc.n	8005e98 <FLASH_Program_HalfWord+0x1c>
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	4a14      	ldr	r2, [pc, #80]	; (8005ee4 <FLASH_Program_HalfWord+0x68>)
 8005e94:	4293      	cmp	r3, r2
 8005e96:	d90c      	bls.n	8005eb2 <FLASH_Program_HalfWord+0x36>
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	4a13      	ldr	r2, [pc, #76]	; (8005ee8 <FLASH_Program_HalfWord+0x6c>)
 8005e9c:	4293      	cmp	r3, r2
 8005e9e:	d903      	bls.n	8005ea8 <FLASH_Program_HalfWord+0x2c>
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	4a12      	ldr	r2, [pc, #72]	; (8005eec <FLASH_Program_HalfWord+0x70>)
 8005ea4:	4293      	cmp	r3, r2
 8005ea6:	d904      	bls.n	8005eb2 <FLASH_Program_HalfWord+0x36>
 8005ea8:	f44f 7128 	mov.w	r1, #672	; 0x2a0
 8005eac:	4810      	ldr	r0, [pc, #64]	; (8005ef0 <FLASH_Program_HalfWord+0x74>)
 8005eae:	f7fd f838 	bl	8002f22 <assert_failed>
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8005eb2:	4b10      	ldr	r3, [pc, #64]	; (8005ef4 <FLASH_Program_HalfWord+0x78>)
 8005eb4:	691b      	ldr	r3, [r3, #16]
 8005eb6:	4a0f      	ldr	r2, [pc, #60]	; (8005ef4 <FLASH_Program_HalfWord+0x78>)
 8005eb8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005ebc:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8005ebe:	4b0d      	ldr	r3, [pc, #52]	; (8005ef4 <FLASH_Program_HalfWord+0x78>)
 8005ec0:	691b      	ldr	r3, [r3, #16]
 8005ec2:	4a0c      	ldr	r2, [pc, #48]	; (8005ef4 <FLASH_Program_HalfWord+0x78>)
 8005ec4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005ec8:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8005eca:	4b0a      	ldr	r3, [pc, #40]	; (8005ef4 <FLASH_Program_HalfWord+0x78>)
 8005ecc:	691b      	ldr	r3, [r3, #16]
 8005ece:	4a09      	ldr	r2, [pc, #36]	; (8005ef4 <FLASH_Program_HalfWord+0x78>)
 8005ed0:	f043 0301 	orr.w	r3, r3, #1
 8005ed4:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	887a      	ldrh	r2, [r7, #2]
 8005eda:	801a      	strh	r2, [r3, #0]
}
 8005edc:	bf00      	nop
 8005ede:	3708      	adds	r7, #8
 8005ee0:	46bd      	mov	sp, r7
 8005ee2:	bd80      	pop	{r7, pc}
 8005ee4:	0807ffff 	.word	0x0807ffff
 8005ee8:	1fff77ff 	.word	0x1fff77ff
 8005eec:	1fff7a0f 	.word	0x1fff7a0f
 8005ef0:	08011074 	.word	0x08011074
 8005ef4:	40023c00 	.word	0x40023c00

08005ef8 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8005ef8:	b580      	push	{r7, lr}
 8005efa:	b082      	sub	sp, #8
 8005efc:	af00      	add	r7, sp, #0
 8005efe:	6078      	str	r0, [r7, #4]
 8005f00:	460b      	mov	r3, r1
 8005f02:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005f0a:	d303      	bcc.n	8005f14 <FLASH_Program_Byte+0x1c>
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	4a13      	ldr	r2, [pc, #76]	; (8005f5c <FLASH_Program_Byte+0x64>)
 8005f10:	4293      	cmp	r3, r2
 8005f12:	d90c      	bls.n	8005f2e <FLASH_Program_Byte+0x36>
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	4a12      	ldr	r2, [pc, #72]	; (8005f60 <FLASH_Program_Byte+0x68>)
 8005f18:	4293      	cmp	r3, r2
 8005f1a:	d903      	bls.n	8005f24 <FLASH_Program_Byte+0x2c>
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	4a11      	ldr	r2, [pc, #68]	; (8005f64 <FLASH_Program_Byte+0x6c>)
 8005f20:	4293      	cmp	r3, r2
 8005f22:	d904      	bls.n	8005f2e <FLASH_Program_Byte+0x36>
 8005f24:	f240 21b9 	movw	r1, #697	; 0x2b9
 8005f28:	480f      	ldr	r0, [pc, #60]	; (8005f68 <FLASH_Program_Byte+0x70>)
 8005f2a:	f7fc fffa 	bl	8002f22 <assert_failed>
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8005f2e:	4b0f      	ldr	r3, [pc, #60]	; (8005f6c <FLASH_Program_Byte+0x74>)
 8005f30:	691b      	ldr	r3, [r3, #16]
 8005f32:	4a0e      	ldr	r2, [pc, #56]	; (8005f6c <FLASH_Program_Byte+0x74>)
 8005f34:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005f38:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8005f3a:	4b0c      	ldr	r3, [pc, #48]	; (8005f6c <FLASH_Program_Byte+0x74>)
 8005f3c:	4a0b      	ldr	r2, [pc, #44]	; (8005f6c <FLASH_Program_Byte+0x74>)
 8005f3e:	691b      	ldr	r3, [r3, #16]
 8005f40:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8005f42:	4b0a      	ldr	r3, [pc, #40]	; (8005f6c <FLASH_Program_Byte+0x74>)
 8005f44:	691b      	ldr	r3, [r3, #16]
 8005f46:	4a09      	ldr	r2, [pc, #36]	; (8005f6c <FLASH_Program_Byte+0x74>)
 8005f48:	f043 0301 	orr.w	r3, r3, #1
 8005f4c:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	78fa      	ldrb	r2, [r7, #3]
 8005f52:	701a      	strb	r2, [r3, #0]
}
 8005f54:	bf00      	nop
 8005f56:	3708      	adds	r7, #8
 8005f58:	46bd      	mov	sp, r7
 8005f5a:	bd80      	pop	{r7, pc}
 8005f5c:	0807ffff 	.word	0x0807ffff
 8005f60:	1fff77ff 	.word	0x1fff77ff
 8005f64:	1fff7a0f 	.word	0x1fff7a0f
 8005f68:	08011074 	.word	0x08011074
 8005f6c:	40023c00 	.word	0x40023c00

08005f70 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 8005f70:	b480      	push	{r7}
 8005f72:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8005f74:	4b2f      	ldr	r3, [pc, #188]	; (8006034 <FLASH_SetErrorCode+0xc4>)
 8005f76:	68db      	ldr	r3, [r3, #12]
 8005f78:	f003 0310 	and.w	r3, r3, #16
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d008      	beq.n	8005f92 <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8005f80:	4b2d      	ldr	r3, [pc, #180]	; (8006038 <FLASH_SetErrorCode+0xc8>)
 8005f82:	69db      	ldr	r3, [r3, #28]
 8005f84:	f043 0310 	orr.w	r3, r3, #16
 8005f88:	4a2b      	ldr	r2, [pc, #172]	; (8006038 <FLASH_SetErrorCode+0xc8>)
 8005f8a:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8005f8c:	4b29      	ldr	r3, [pc, #164]	; (8006034 <FLASH_SetErrorCode+0xc4>)
 8005f8e:	2210      	movs	r2, #16
 8005f90:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8005f92:	4b28      	ldr	r3, [pc, #160]	; (8006034 <FLASH_SetErrorCode+0xc4>)
 8005f94:	68db      	ldr	r3, [r3, #12]
 8005f96:	f003 0320 	and.w	r3, r3, #32
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d008      	beq.n	8005fb0 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8005f9e:	4b26      	ldr	r3, [pc, #152]	; (8006038 <FLASH_SetErrorCode+0xc8>)
 8005fa0:	69db      	ldr	r3, [r3, #28]
 8005fa2:	f043 0308 	orr.w	r3, r3, #8
 8005fa6:	4a24      	ldr	r2, [pc, #144]	; (8006038 <FLASH_SetErrorCode+0xc8>)
 8005fa8:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8005faa:	4b22      	ldr	r3, [pc, #136]	; (8006034 <FLASH_SetErrorCode+0xc4>)
 8005fac:	2220      	movs	r2, #32
 8005fae:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8005fb0:	4b20      	ldr	r3, [pc, #128]	; (8006034 <FLASH_SetErrorCode+0xc4>)
 8005fb2:	68db      	ldr	r3, [r3, #12]
 8005fb4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d008      	beq.n	8005fce <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8005fbc:	4b1e      	ldr	r3, [pc, #120]	; (8006038 <FLASH_SetErrorCode+0xc8>)
 8005fbe:	69db      	ldr	r3, [r3, #28]
 8005fc0:	f043 0304 	orr.w	r3, r3, #4
 8005fc4:	4a1c      	ldr	r2, [pc, #112]	; (8006038 <FLASH_SetErrorCode+0xc8>)
 8005fc6:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8005fc8:	4b1a      	ldr	r3, [pc, #104]	; (8006034 <FLASH_SetErrorCode+0xc4>)
 8005fca:	2240      	movs	r2, #64	; 0x40
 8005fcc:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8005fce:	4b19      	ldr	r3, [pc, #100]	; (8006034 <FLASH_SetErrorCode+0xc4>)
 8005fd0:	68db      	ldr	r3, [r3, #12]
 8005fd2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d008      	beq.n	8005fec <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8005fda:	4b17      	ldr	r3, [pc, #92]	; (8006038 <FLASH_SetErrorCode+0xc8>)
 8005fdc:	69db      	ldr	r3, [r3, #28]
 8005fde:	f043 0302 	orr.w	r3, r3, #2
 8005fe2:	4a15      	ldr	r2, [pc, #84]	; (8006038 <FLASH_SetErrorCode+0xc8>)
 8005fe4:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8005fe6:	4b13      	ldr	r3, [pc, #76]	; (8006034 <FLASH_SetErrorCode+0xc4>)
 8005fe8:	2280      	movs	r2, #128	; 0x80
 8005fea:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR) 
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) != RESET)
 8005fec:	4b11      	ldr	r3, [pc, #68]	; (8006034 <FLASH_SetErrorCode+0xc4>)
 8005fee:	68db      	ldr	r3, [r3, #12]
 8005ff0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d009      	beq.n	800600c <FLASH_SetErrorCode+0x9c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 8005ff8:	4b0f      	ldr	r3, [pc, #60]	; (8006038 <FLASH_SetErrorCode+0xc8>)
 8005ffa:	69db      	ldr	r3, [r3, #28]
 8005ffc:	f043 0301 	orr.w	r3, r3, #1
 8006000:	4a0d      	ldr	r2, [pc, #52]	; (8006038 <FLASH_SetErrorCode+0xc8>)
 8006002:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
 8006004:	4b0b      	ldr	r3, [pc, #44]	; (8006034 <FLASH_SetErrorCode+0xc4>)
 8006006:	f44f 7280 	mov.w	r2, #256	; 0x100
 800600a:	60da      	str	r2, [r3, #12]
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 800600c:	4b09      	ldr	r3, [pc, #36]	; (8006034 <FLASH_SetErrorCode+0xc4>)
 800600e:	68db      	ldr	r3, [r3, #12]
 8006010:	f003 0302 	and.w	r3, r3, #2
 8006014:	2b00      	cmp	r3, #0
 8006016:	d008      	beq.n	800602a <FLASH_SetErrorCode+0xba>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8006018:	4b07      	ldr	r3, [pc, #28]	; (8006038 <FLASH_SetErrorCode+0xc8>)
 800601a:	69db      	ldr	r3, [r3, #28]
 800601c:	f043 0320 	orr.w	r3, r3, #32
 8006020:	4a05      	ldr	r2, [pc, #20]	; (8006038 <FLASH_SetErrorCode+0xc8>)
 8006022:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8006024:	4b03      	ldr	r3, [pc, #12]	; (8006034 <FLASH_SetErrorCode+0xc4>)
 8006026:	2202      	movs	r2, #2
 8006028:	60da      	str	r2, [r3, #12]
  }
}
 800602a:	bf00      	nop
 800602c:	46bd      	mov	sp, r7
 800602e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006032:	4770      	bx	lr
 8006034:	40023c00 	.word	0x40023c00
 8006038:	2000083c 	.word	0x2000083c

0800603c <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 800603c:	b580      	push	{r7, lr}
 800603e:	b084      	sub	sp, #16
 8006040:	af00      	add	r7, sp, #0
 8006042:	6078      	str	r0, [r7, #4]
 8006044:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8006046:	2301      	movs	r3, #1
 8006048:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 800604a:	2300      	movs	r3, #0
 800604c:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800604e:	4b40      	ldr	r3, [pc, #256]	; (8006150 <HAL_FLASHEx_Erase+0x114>)
 8006050:	7e1b      	ldrb	r3, [r3, #24]
 8006052:	2b01      	cmp	r3, #1
 8006054:	d101      	bne.n	800605a <HAL_FLASHEx_Erase+0x1e>
 8006056:	2302      	movs	r3, #2
 8006058:	e076      	b.n	8006148 <HAL_FLASHEx_Erase+0x10c>
 800605a:	4b3d      	ldr	r3, [pc, #244]	; (8006150 <HAL_FLASHEx_Erase+0x114>)
 800605c:	2201      	movs	r2, #1
 800605e:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	2b00      	cmp	r3, #0
 8006066:	d007      	beq.n	8006078 <HAL_FLASHEx_Erase+0x3c>
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	2b01      	cmp	r3, #1
 800606e:	d003      	beq.n	8006078 <HAL_FLASHEx_Erase+0x3c>
 8006070:	21a9      	movs	r1, #169	; 0xa9
 8006072:	4838      	ldr	r0, [pc, #224]	; (8006154 <HAL_FLASHEx_Erase+0x118>)
 8006074:	f7fc ff55 	bl	8002f22 <assert_failed>

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8006078:	f24c 3050 	movw	r0, #50000	; 0xc350
 800607c:	f7ff fe32 	bl	8005ce4 <FLASH_WaitForLastOperation>
 8006080:	4603      	mov	r3, r0
 8006082:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8006084:	7bfb      	ldrb	r3, [r7, #15]
 8006086:	2b00      	cmp	r3, #0
 8006088:	d15a      	bne.n	8006140 <HAL_FLASHEx_Erase+0x104>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 800608a:	683b      	ldr	r3, [r7, #0]
 800608c:	f04f 32ff 	mov.w	r2, #4294967295
 8006090:	601a      	str	r2, [r3, #0]

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	2b01      	cmp	r3, #1
 8006098:	d115      	bne.n	80060c6 <HAL_FLASHEx_Erase+0x8a>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	691b      	ldr	r3, [r3, #16]
 800609e:	b2da      	uxtb	r2, r3
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	685b      	ldr	r3, [r3, #4]
 80060a4:	4619      	mov	r1, r3
 80060a6:	4610      	mov	r0, r2
 80060a8:	f000 f858 	bl	800615c <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80060ac:	f24c 3050 	movw	r0, #50000	; 0xc350
 80060b0:	f7ff fe18 	bl	8005ce4 <FLASH_WaitForLastOperation>
 80060b4:	4603      	mov	r3, r0
 80060b6:	73fb      	strb	r3, [r7, #15]

      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 80060b8:	4b27      	ldr	r3, [pc, #156]	; (8006158 <HAL_FLASHEx_Erase+0x11c>)
 80060ba:	691b      	ldr	r3, [r3, #16]
 80060bc:	4a26      	ldr	r2, [pc, #152]	; (8006158 <HAL_FLASHEx_Erase+0x11c>)
 80060be:	f023 0304 	bic.w	r3, r3, #4
 80060c2:	6113      	str	r3, [r2, #16]
 80060c4:	e03a      	b.n	800613c <HAL_FLASHEx_Erase+0x100>
    }
    else
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	68da      	ldr	r2, [r3, #12]
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	689b      	ldr	r3, [r3, #8]
 80060ce:	4413      	add	r3, r2
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d006      	beq.n	80060e2 <HAL_FLASHEx_Erase+0xa6>
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	68da      	ldr	r2, [r3, #12]
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	689b      	ldr	r3, [r3, #8]
 80060dc:	4413      	add	r3, r2
 80060de:	2b08      	cmp	r3, #8
 80060e0:	d903      	bls.n	80060ea <HAL_FLASHEx_Erase+0xae>
 80060e2:	21c1      	movs	r1, #193	; 0xc1
 80060e4:	481b      	ldr	r0, [pc, #108]	; (8006154 <HAL_FLASHEx_Erase+0x118>)
 80060e6:	f7fc ff1c 	bl	8002f22 <assert_failed>

      /* Erase by sector by sector to be done*/
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	689b      	ldr	r3, [r3, #8]
 80060ee:	60bb      	str	r3, [r7, #8]
 80060f0:	e01c      	b.n	800612c <HAL_FLASHEx_Erase+0xf0>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	691b      	ldr	r3, [r3, #16]
 80060f6:	b2db      	uxtb	r3, r3
 80060f8:	4619      	mov	r1, r3
 80060fa:	68b8      	ldr	r0, [r7, #8]
 80060fc:	f000 f86a 	bl	80061d4 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8006100:	f24c 3050 	movw	r0, #50000	; 0xc350
 8006104:	f7ff fdee 	bl	8005ce4 <FLASH_WaitForLastOperation>
 8006108:	4603      	mov	r3, r0
 800610a:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 800610c:	4b12      	ldr	r3, [pc, #72]	; (8006158 <HAL_FLASHEx_Erase+0x11c>)
 800610e:	691b      	ldr	r3, [r3, #16]
 8006110:	4a11      	ldr	r2, [pc, #68]	; (8006158 <HAL_FLASHEx_Erase+0x11c>)
 8006112:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 8006116:	6113      	str	r3, [r2, #16]

        if (status != HAL_OK)
 8006118:	7bfb      	ldrb	r3, [r7, #15]
 800611a:	2b00      	cmp	r3, #0
 800611c:	d003      	beq.n	8006126 <HAL_FLASHEx_Erase+0xea>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 800611e:	683b      	ldr	r3, [r7, #0]
 8006120:	68ba      	ldr	r2, [r7, #8]
 8006122:	601a      	str	r2, [r3, #0]
          break;
 8006124:	e00a      	b.n	800613c <HAL_FLASHEx_Erase+0x100>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8006126:	68bb      	ldr	r3, [r7, #8]
 8006128:	3301      	adds	r3, #1
 800612a:	60bb      	str	r3, [r7, #8]
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	68da      	ldr	r2, [r3, #12]
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	689b      	ldr	r3, [r3, #8]
 8006134:	4413      	add	r3, r2
 8006136:	68ba      	ldr	r2, [r7, #8]
 8006138:	429a      	cmp	r2, r3
 800613a:	d3da      	bcc.n	80060f2 <HAL_FLASHEx_Erase+0xb6>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 800613c:	f000 f8c0 	bl	80062c0 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8006140:	4b03      	ldr	r3, [pc, #12]	; (8006150 <HAL_FLASHEx_Erase+0x114>)
 8006142:	2200      	movs	r2, #0
 8006144:	761a      	strb	r2, [r3, #24]

  return status;
 8006146:	7bfb      	ldrb	r3, [r7, #15]
}
 8006148:	4618      	mov	r0, r3
 800614a:	3710      	adds	r7, #16
 800614c:	46bd      	mov	sp, r7
 800614e:	bd80      	pop	{r7, pc}
 8006150:	2000083c 	.word	0x2000083c
 8006154:	080110b0 	.word	0x080110b0
 8006158:	40023c00 	.word	0x40023c00

0800615c <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 800615c:	b580      	push	{r7, lr}
 800615e:	b082      	sub	sp, #8
 8006160:	af00      	add	r7, sp, #0
 8006162:	4603      	mov	r3, r0
 8006164:	6039      	str	r1, [r7, #0]
 8006166:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
 8006168:	79fb      	ldrb	r3, [r7, #7]
 800616a:	2b00      	cmp	r3, #0
 800616c:	d00d      	beq.n	800618a <FLASH_MassErase+0x2e>
 800616e:	79fb      	ldrb	r3, [r7, #7]
 8006170:	2b01      	cmp	r3, #1
 8006172:	d00a      	beq.n	800618a <FLASH_MassErase+0x2e>
 8006174:	79fb      	ldrb	r3, [r7, #7]
 8006176:	2b02      	cmp	r3, #2
 8006178:	d007      	beq.n	800618a <FLASH_MassErase+0x2e>
 800617a:	79fb      	ldrb	r3, [r7, #7]
 800617c:	2b03      	cmp	r3, #3
 800617e:	d004      	beq.n	800618a <FLASH_MassErase+0x2e>
 8006180:	f240 31ba 	movw	r1, #954	; 0x3ba
 8006184:	4811      	ldr	r0, [pc, #68]	; (80061cc <FLASH_MassErase+0x70>)
 8006186:	f7fc fecc 	bl	8002f22 <assert_failed>
  assert_param(IS_FLASH_BANK(Banks));
 800618a:	683b      	ldr	r3, [r7, #0]
 800618c:	2b01      	cmp	r3, #1
 800618e:	d004      	beq.n	800619a <FLASH_MassErase+0x3e>
 8006190:	f240 31bb 	movw	r1, #955	; 0x3bb
 8006194:	480d      	ldr	r0, [pc, #52]	; (80061cc <FLASH_MassErase+0x70>)
 8006196:	f7fc fec4 	bl	8002f22 <assert_failed>

  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800619a:	4b0d      	ldr	r3, [pc, #52]	; (80061d0 <FLASH_MassErase+0x74>)
 800619c:	691b      	ldr	r3, [r3, #16]
 800619e:	4a0c      	ldr	r2, [pc, #48]	; (80061d0 <FLASH_MassErase+0x74>)
 80061a0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80061a4:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 80061a6:	4b0a      	ldr	r3, [pc, #40]	; (80061d0 <FLASH_MassErase+0x74>)
 80061a8:	691b      	ldr	r3, [r3, #16]
 80061aa:	4a09      	ldr	r2, [pc, #36]	; (80061d0 <FLASH_MassErase+0x74>)
 80061ac:	f043 0304 	orr.w	r3, r3, #4
 80061b0:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8U);
 80061b2:	4b07      	ldr	r3, [pc, #28]	; (80061d0 <FLASH_MassErase+0x74>)
 80061b4:	691a      	ldr	r2, [r3, #16]
 80061b6:	79fb      	ldrb	r3, [r7, #7]
 80061b8:	021b      	lsls	r3, r3, #8
 80061ba:	4313      	orrs	r3, r2
 80061bc:	4a04      	ldr	r2, [pc, #16]	; (80061d0 <FLASH_MassErase+0x74>)
 80061be:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80061c2:	6113      	str	r3, [r2, #16]
}
 80061c4:	bf00      	nop
 80061c6:	3708      	adds	r7, #8
 80061c8:	46bd      	mov	sp, r7
 80061ca:	bd80      	pop	{r7, pc}
 80061cc:	080110b0 	.word	0x080110b0
 80061d0:	40023c00 	.word	0x40023c00

080061d4 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 80061d4:	b580      	push	{r7, lr}
 80061d6:	b084      	sub	sp, #16
 80061d8:	af00      	add	r7, sp, #0
 80061da:	6078      	str	r0, [r7, #4]
 80061dc:	460b      	mov	r3, r1
 80061de:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 80061e0:	2300      	movs	r3, #0
 80061e2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d019      	beq.n	800621e <FLASH_Erase_Sector+0x4a>
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	2b01      	cmp	r3, #1
 80061ee:	d016      	beq.n	800621e <FLASH_Erase_Sector+0x4a>
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	2b02      	cmp	r3, #2
 80061f4:	d013      	beq.n	800621e <FLASH_Erase_Sector+0x4a>
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	2b03      	cmp	r3, #3
 80061fa:	d010      	beq.n	800621e <FLASH_Erase_Sector+0x4a>
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	2b04      	cmp	r3, #4
 8006200:	d00d      	beq.n	800621e <FLASH_Erase_Sector+0x4a>
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	2b05      	cmp	r3, #5
 8006206:	d00a      	beq.n	800621e <FLASH_Erase_Sector+0x4a>
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	2b06      	cmp	r3, #6
 800620c:	d007      	beq.n	800621e <FLASH_Erase_Sector+0x4a>
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	2b07      	cmp	r3, #7
 8006212:	d004      	beq.n	800621e <FLASH_Erase_Sector+0x4a>
 8006214:	f240 31d9 	movw	r1, #985	; 0x3d9
 8006218:	4827      	ldr	r0, [pc, #156]	; (80062b8 <FLASH_Erase_Sector+0xe4>)
 800621a:	f7fc fe82 	bl	8002f22 <assert_failed>
  assert_param(IS_VOLTAGERANGE(VoltageRange));
 800621e:	78fb      	ldrb	r3, [r7, #3]
 8006220:	2b00      	cmp	r3, #0
 8006222:	d00d      	beq.n	8006240 <FLASH_Erase_Sector+0x6c>
 8006224:	78fb      	ldrb	r3, [r7, #3]
 8006226:	2b01      	cmp	r3, #1
 8006228:	d00a      	beq.n	8006240 <FLASH_Erase_Sector+0x6c>
 800622a:	78fb      	ldrb	r3, [r7, #3]
 800622c:	2b02      	cmp	r3, #2
 800622e:	d007      	beq.n	8006240 <FLASH_Erase_Sector+0x6c>
 8006230:	78fb      	ldrb	r3, [r7, #3]
 8006232:	2b03      	cmp	r3, #3
 8006234:	d004      	beq.n	8006240 <FLASH_Erase_Sector+0x6c>
 8006236:	f240 31da 	movw	r1, #986	; 0x3da
 800623a:	481f      	ldr	r0, [pc, #124]	; (80062b8 <FLASH_Erase_Sector+0xe4>)
 800623c:	f7fc fe71 	bl	8002f22 <assert_failed>

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8006240:	78fb      	ldrb	r3, [r7, #3]
 8006242:	2b00      	cmp	r3, #0
 8006244:	d102      	bne.n	800624c <FLASH_Erase_Sector+0x78>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 8006246:	2300      	movs	r3, #0
 8006248:	60fb      	str	r3, [r7, #12]
 800624a:	e010      	b.n	800626e <FLASH_Erase_Sector+0x9a>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 800624c:	78fb      	ldrb	r3, [r7, #3]
 800624e:	2b01      	cmp	r3, #1
 8006250:	d103      	bne.n	800625a <FLASH_Erase_Sector+0x86>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8006252:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006256:	60fb      	str	r3, [r7, #12]
 8006258:	e009      	b.n	800626e <FLASH_Erase_Sector+0x9a>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 800625a:	78fb      	ldrb	r3, [r7, #3]
 800625c:	2b02      	cmp	r3, #2
 800625e:	d103      	bne.n	8006268 <FLASH_Erase_Sector+0x94>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8006260:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006264:	60fb      	str	r3, [r7, #12]
 8006266:	e002      	b.n	800626e <FLASH_Erase_Sector+0x9a>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8006268:	f44f 7340 	mov.w	r3, #768	; 0x300
 800626c:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800626e:	4b13      	ldr	r3, [pc, #76]	; (80062bc <FLASH_Erase_Sector+0xe8>)
 8006270:	691b      	ldr	r3, [r3, #16]
 8006272:	4a12      	ldr	r2, [pc, #72]	; (80062bc <FLASH_Erase_Sector+0xe8>)
 8006274:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006278:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 800627a:	4b10      	ldr	r3, [pc, #64]	; (80062bc <FLASH_Erase_Sector+0xe8>)
 800627c:	691a      	ldr	r2, [r3, #16]
 800627e:	490f      	ldr	r1, [pc, #60]	; (80062bc <FLASH_Erase_Sector+0xe8>)
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	4313      	orrs	r3, r2
 8006284:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8006286:	4b0d      	ldr	r3, [pc, #52]	; (80062bc <FLASH_Erase_Sector+0xe8>)
 8006288:	691b      	ldr	r3, [r3, #16]
 800628a:	4a0c      	ldr	r2, [pc, #48]	; (80062bc <FLASH_Erase_Sector+0xe8>)
 800628c:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8006290:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8006292:	4b0a      	ldr	r3, [pc, #40]	; (80062bc <FLASH_Erase_Sector+0xe8>)
 8006294:	691a      	ldr	r2, [r3, #16]
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	00db      	lsls	r3, r3, #3
 800629a:	4313      	orrs	r3, r2
 800629c:	4a07      	ldr	r2, [pc, #28]	; (80062bc <FLASH_Erase_Sector+0xe8>)
 800629e:	f043 0302 	orr.w	r3, r3, #2
 80062a2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 80062a4:	4b05      	ldr	r3, [pc, #20]	; (80062bc <FLASH_Erase_Sector+0xe8>)
 80062a6:	691b      	ldr	r3, [r3, #16]
 80062a8:	4a04      	ldr	r2, [pc, #16]	; (80062bc <FLASH_Erase_Sector+0xe8>)
 80062aa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80062ae:	6113      	str	r3, [r2, #16]
}
 80062b0:	bf00      	nop
 80062b2:	3710      	adds	r7, #16
 80062b4:	46bd      	mov	sp, r7
 80062b6:	bd80      	pop	{r7, pc}
 80062b8:	080110b0 	.word	0x080110b0
 80062bc:	40023c00 	.word	0x40023c00

080062c0 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 80062c0:	b480      	push	{r7}
 80062c2:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 80062c4:	4b20      	ldr	r3, [pc, #128]	; (8006348 <FLASH_FlushCaches+0x88>)
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d017      	beq.n	8006300 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 80062d0:	4b1d      	ldr	r3, [pc, #116]	; (8006348 <FLASH_FlushCaches+0x88>)
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	4a1c      	ldr	r2, [pc, #112]	; (8006348 <FLASH_FlushCaches+0x88>)
 80062d6:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80062da:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 80062dc:	4b1a      	ldr	r3, [pc, #104]	; (8006348 <FLASH_FlushCaches+0x88>)
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	4a19      	ldr	r2, [pc, #100]	; (8006348 <FLASH_FlushCaches+0x88>)
 80062e2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80062e6:	6013      	str	r3, [r2, #0]
 80062e8:	4b17      	ldr	r3, [pc, #92]	; (8006348 <FLASH_FlushCaches+0x88>)
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	4a16      	ldr	r2, [pc, #88]	; (8006348 <FLASH_FlushCaches+0x88>)
 80062ee:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80062f2:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80062f4:	4b14      	ldr	r3, [pc, #80]	; (8006348 <FLASH_FlushCaches+0x88>)
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	4a13      	ldr	r2, [pc, #76]	; (8006348 <FLASH_FlushCaches+0x88>)
 80062fa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80062fe:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8006300:	4b11      	ldr	r3, [pc, #68]	; (8006348 <FLASH_FlushCaches+0x88>)
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006308:	2b00      	cmp	r3, #0
 800630a:	d017      	beq.n	800633c <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 800630c:	4b0e      	ldr	r3, [pc, #56]	; (8006348 <FLASH_FlushCaches+0x88>)
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	4a0d      	ldr	r2, [pc, #52]	; (8006348 <FLASH_FlushCaches+0x88>)
 8006312:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006316:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8006318:	4b0b      	ldr	r3, [pc, #44]	; (8006348 <FLASH_FlushCaches+0x88>)
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	4a0a      	ldr	r2, [pc, #40]	; (8006348 <FLASH_FlushCaches+0x88>)
 800631e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8006322:	6013      	str	r3, [r2, #0]
 8006324:	4b08      	ldr	r3, [pc, #32]	; (8006348 <FLASH_FlushCaches+0x88>)
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	4a07      	ldr	r2, [pc, #28]	; (8006348 <FLASH_FlushCaches+0x88>)
 800632a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800632e:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8006330:	4b05      	ldr	r3, [pc, #20]	; (8006348 <FLASH_FlushCaches+0x88>)
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	4a04      	ldr	r2, [pc, #16]	; (8006348 <FLASH_FlushCaches+0x88>)
 8006336:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800633a:	6013      	str	r3, [r2, #0]
  }
}
 800633c:	bf00      	nop
 800633e:	46bd      	mov	sp, r7
 8006340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006344:	4770      	bx	lr
 8006346:	bf00      	nop
 8006348:	40023c00 	.word	0x40023c00

0800634c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800634c:	b580      	push	{r7, lr}
 800634e:	b088      	sub	sp, #32
 8006350:	af00      	add	r7, sp, #0
 8006352:	6078      	str	r0, [r7, #4]
 8006354:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8006356:	2300      	movs	r3, #0
 8006358:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800635a:	2300      	movs	r3, #0
 800635c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800635e:	2300      	movs	r3, #0
 8006360:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	4a33      	ldr	r2, [pc, #204]	; (8006434 <HAL_GPIO_Init+0xe8>)
 8006366:	4293      	cmp	r3, r2
 8006368:	d017      	beq.n	800639a <HAL_GPIO_Init+0x4e>
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	4a32      	ldr	r2, [pc, #200]	; (8006438 <HAL_GPIO_Init+0xec>)
 800636e:	4293      	cmp	r3, r2
 8006370:	d013      	beq.n	800639a <HAL_GPIO_Init+0x4e>
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	4a31      	ldr	r2, [pc, #196]	; (800643c <HAL_GPIO_Init+0xf0>)
 8006376:	4293      	cmp	r3, r2
 8006378:	d00f      	beq.n	800639a <HAL_GPIO_Init+0x4e>
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	4a30      	ldr	r2, [pc, #192]	; (8006440 <HAL_GPIO_Init+0xf4>)
 800637e:	4293      	cmp	r3, r2
 8006380:	d00b      	beq.n	800639a <HAL_GPIO_Init+0x4e>
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	4a2f      	ldr	r2, [pc, #188]	; (8006444 <HAL_GPIO_Init+0xf8>)
 8006386:	4293      	cmp	r3, r2
 8006388:	d007      	beq.n	800639a <HAL_GPIO_Init+0x4e>
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	4a2e      	ldr	r2, [pc, #184]	; (8006448 <HAL_GPIO_Init+0xfc>)
 800638e:	4293      	cmp	r3, r2
 8006390:	d003      	beq.n	800639a <HAL_GPIO_Init+0x4e>
 8006392:	21ac      	movs	r1, #172	; 0xac
 8006394:	482d      	ldr	r0, [pc, #180]	; (800644c <HAL_GPIO_Init+0x100>)
 8006396:	f7fc fdc4 	bl	8002f22 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 800639a:	683b      	ldr	r3, [r7, #0]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	b29b      	uxth	r3, r3
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d005      	beq.n	80063b0 <HAL_GPIO_Init+0x64>
 80063a4:	683b      	ldr	r3, [r7, #0]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	0c1b      	lsrs	r3, r3, #16
 80063aa:	041b      	lsls	r3, r3, #16
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d003      	beq.n	80063b8 <HAL_GPIO_Init+0x6c>
 80063b0:	21ad      	movs	r1, #173	; 0xad
 80063b2:	4826      	ldr	r0, [pc, #152]	; (800644c <HAL_GPIO_Init+0x100>)
 80063b4:	f7fc fdb5 	bl	8002f22 <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 80063b8:	683b      	ldr	r3, [r7, #0]
 80063ba:	685b      	ldr	r3, [r3, #4]
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d035      	beq.n	800642c <HAL_GPIO_Init+0xe0>
 80063c0:	683b      	ldr	r3, [r7, #0]
 80063c2:	685b      	ldr	r3, [r3, #4]
 80063c4:	2b01      	cmp	r3, #1
 80063c6:	d031      	beq.n	800642c <HAL_GPIO_Init+0xe0>
 80063c8:	683b      	ldr	r3, [r7, #0]
 80063ca:	685b      	ldr	r3, [r3, #4]
 80063cc:	2b11      	cmp	r3, #17
 80063ce:	d02d      	beq.n	800642c <HAL_GPIO_Init+0xe0>
 80063d0:	683b      	ldr	r3, [r7, #0]
 80063d2:	685b      	ldr	r3, [r3, #4]
 80063d4:	2b02      	cmp	r3, #2
 80063d6:	d029      	beq.n	800642c <HAL_GPIO_Init+0xe0>
 80063d8:	683b      	ldr	r3, [r7, #0]
 80063da:	685b      	ldr	r3, [r3, #4]
 80063dc:	2b12      	cmp	r3, #18
 80063de:	d025      	beq.n	800642c <HAL_GPIO_Init+0xe0>
 80063e0:	683b      	ldr	r3, [r7, #0]
 80063e2:	685b      	ldr	r3, [r3, #4]
 80063e4:	f5b3 1f88 	cmp.w	r3, #1114112	; 0x110000
 80063e8:	d020      	beq.n	800642c <HAL_GPIO_Init+0xe0>
 80063ea:	683b      	ldr	r3, [r7, #0]
 80063ec:	685b      	ldr	r3, [r3, #4]
 80063ee:	f5b3 1f04 	cmp.w	r3, #2162688	; 0x210000
 80063f2:	d01b      	beq.n	800642c <HAL_GPIO_Init+0xe0>
 80063f4:	683b      	ldr	r3, [r7, #0]
 80063f6:	685b      	ldr	r3, [r3, #4]
 80063f8:	f5b3 1f44 	cmp.w	r3, #3211264	; 0x310000
 80063fc:	d016      	beq.n	800642c <HAL_GPIO_Init+0xe0>
 80063fe:	683b      	ldr	r3, [r7, #0]
 8006400:	685b      	ldr	r3, [r3, #4]
 8006402:	f5b3 1f90 	cmp.w	r3, #1179648	; 0x120000
 8006406:	d011      	beq.n	800642c <HAL_GPIO_Init+0xe0>
 8006408:	683b      	ldr	r3, [r7, #0]
 800640a:	685b      	ldr	r3, [r3, #4]
 800640c:	f5b3 1f08 	cmp.w	r3, #2228224	; 0x220000
 8006410:	d00c      	beq.n	800642c <HAL_GPIO_Init+0xe0>
 8006412:	683b      	ldr	r3, [r7, #0]
 8006414:	685b      	ldr	r3, [r3, #4]
 8006416:	f5b3 1f48 	cmp.w	r3, #3276800	; 0x320000
 800641a:	d007      	beq.n	800642c <HAL_GPIO_Init+0xe0>
 800641c:	683b      	ldr	r3, [r7, #0]
 800641e:	685b      	ldr	r3, [r3, #4]
 8006420:	2b03      	cmp	r3, #3
 8006422:	d003      	beq.n	800642c <HAL_GPIO_Init+0xe0>
 8006424:	21ae      	movs	r1, #174	; 0xae
 8006426:	4809      	ldr	r0, [pc, #36]	; (800644c <HAL_GPIO_Init+0x100>)
 8006428:	f7fc fd7b 	bl	8002f22 <assert_failed>

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800642c:	2300      	movs	r3, #0
 800642e:	61fb      	str	r3, [r7, #28]
 8006430:	e20c      	b.n	800684c <HAL_GPIO_Init+0x500>
 8006432:	bf00      	nop
 8006434:	40020000 	.word	0x40020000
 8006438:	40020400 	.word	0x40020400
 800643c:	40020800 	.word	0x40020800
 8006440:	40020c00 	.word	0x40020c00
 8006444:	40021000 	.word	0x40021000
 8006448:	40021c00 	.word	0x40021c00
 800644c:	080110f0 	.word	0x080110f0
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8006450:	2201      	movs	r2, #1
 8006452:	69fb      	ldr	r3, [r7, #28]
 8006454:	fa02 f303 	lsl.w	r3, r2, r3
 8006458:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800645a:	683b      	ldr	r3, [r7, #0]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	697a      	ldr	r2, [r7, #20]
 8006460:	4013      	ands	r3, r2
 8006462:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8006464:	693a      	ldr	r2, [r7, #16]
 8006466:	697b      	ldr	r3, [r7, #20]
 8006468:	429a      	cmp	r2, r3
 800646a:	f040 81ec 	bne.w	8006846 <HAL_GPIO_Init+0x4fa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800646e:	683b      	ldr	r3, [r7, #0]
 8006470:	685b      	ldr	r3, [r3, #4]
 8006472:	f003 0303 	and.w	r3, r3, #3
 8006476:	2b01      	cmp	r3, #1
 8006478:	d005      	beq.n	8006486 <HAL_GPIO_Init+0x13a>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800647a:	683b      	ldr	r3, [r7, #0]
 800647c:	685b      	ldr	r3, [r3, #4]
 800647e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8006482:	2b02      	cmp	r3, #2
 8006484:	d144      	bne.n	8006510 <HAL_GPIO_Init+0x1c4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8006486:	683b      	ldr	r3, [r7, #0]
 8006488:	68db      	ldr	r3, [r3, #12]
 800648a:	2b00      	cmp	r3, #0
 800648c:	d00f      	beq.n	80064ae <HAL_GPIO_Init+0x162>
 800648e:	683b      	ldr	r3, [r7, #0]
 8006490:	68db      	ldr	r3, [r3, #12]
 8006492:	2b01      	cmp	r3, #1
 8006494:	d00b      	beq.n	80064ae <HAL_GPIO_Init+0x162>
 8006496:	683b      	ldr	r3, [r7, #0]
 8006498:	68db      	ldr	r3, [r3, #12]
 800649a:	2b02      	cmp	r3, #2
 800649c:	d007      	beq.n	80064ae <HAL_GPIO_Init+0x162>
 800649e:	683b      	ldr	r3, [r7, #0]
 80064a0:	68db      	ldr	r3, [r3, #12]
 80064a2:	2b03      	cmp	r3, #3
 80064a4:	d003      	beq.n	80064ae <HAL_GPIO_Init+0x162>
 80064a6:	21c0      	movs	r1, #192	; 0xc0
 80064a8:	4884      	ldr	r0, [pc, #528]	; (80066bc <HAL_GPIO_Init+0x370>)
 80064aa:	f7fc fd3a 	bl	8002f22 <assert_failed>
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	689b      	ldr	r3, [r3, #8]
 80064b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80064b4:	69fb      	ldr	r3, [r7, #28]
 80064b6:	005b      	lsls	r3, r3, #1
 80064b8:	2203      	movs	r2, #3
 80064ba:	fa02 f303 	lsl.w	r3, r2, r3
 80064be:	43db      	mvns	r3, r3
 80064c0:	69ba      	ldr	r2, [r7, #24]
 80064c2:	4013      	ands	r3, r2
 80064c4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80064c6:	683b      	ldr	r3, [r7, #0]
 80064c8:	68da      	ldr	r2, [r3, #12]
 80064ca:	69fb      	ldr	r3, [r7, #28]
 80064cc:	005b      	lsls	r3, r3, #1
 80064ce:	fa02 f303 	lsl.w	r3, r2, r3
 80064d2:	69ba      	ldr	r2, [r7, #24]
 80064d4:	4313      	orrs	r3, r2
 80064d6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	69ba      	ldr	r2, [r7, #24]
 80064dc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	685b      	ldr	r3, [r3, #4]
 80064e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80064e4:	2201      	movs	r2, #1
 80064e6:	69fb      	ldr	r3, [r7, #28]
 80064e8:	fa02 f303 	lsl.w	r3, r2, r3
 80064ec:	43db      	mvns	r3, r3
 80064ee:	69ba      	ldr	r2, [r7, #24]
 80064f0:	4013      	ands	r3, r2
 80064f2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80064f4:	683b      	ldr	r3, [r7, #0]
 80064f6:	685b      	ldr	r3, [r3, #4]
 80064f8:	091b      	lsrs	r3, r3, #4
 80064fa:	f003 0201 	and.w	r2, r3, #1
 80064fe:	69fb      	ldr	r3, [r7, #28]
 8006500:	fa02 f303 	lsl.w	r3, r2, r3
 8006504:	69ba      	ldr	r2, [r7, #24]
 8006506:	4313      	orrs	r3, r2
 8006508:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	69ba      	ldr	r2, [r7, #24]
 800650e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006510:	683b      	ldr	r3, [r7, #0]
 8006512:	685b      	ldr	r3, [r3, #4]
 8006514:	f003 0303 	and.w	r3, r3, #3
 8006518:	2b03      	cmp	r3, #3
 800651a:	d027      	beq.n	800656c <HAL_GPIO_Init+0x220>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 800651c:	683b      	ldr	r3, [r7, #0]
 800651e:	689b      	ldr	r3, [r3, #8]
 8006520:	2b00      	cmp	r3, #0
 8006522:	d00b      	beq.n	800653c <HAL_GPIO_Init+0x1f0>
 8006524:	683b      	ldr	r3, [r7, #0]
 8006526:	689b      	ldr	r3, [r3, #8]
 8006528:	2b01      	cmp	r3, #1
 800652a:	d007      	beq.n	800653c <HAL_GPIO_Init+0x1f0>
 800652c:	683b      	ldr	r3, [r7, #0]
 800652e:	689b      	ldr	r3, [r3, #8]
 8006530:	2b02      	cmp	r3, #2
 8006532:	d003      	beq.n	800653c <HAL_GPIO_Init+0x1f0>
 8006534:	21d1      	movs	r1, #209	; 0xd1
 8006536:	4861      	ldr	r0, [pc, #388]	; (80066bc <HAL_GPIO_Init+0x370>)
 8006538:	f7fc fcf3 	bl	8002f22 <assert_failed>
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	68db      	ldr	r3, [r3, #12]
 8006540:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8006542:	69fb      	ldr	r3, [r7, #28]
 8006544:	005b      	lsls	r3, r3, #1
 8006546:	2203      	movs	r2, #3
 8006548:	fa02 f303 	lsl.w	r3, r2, r3
 800654c:	43db      	mvns	r3, r3
 800654e:	69ba      	ldr	r2, [r7, #24]
 8006550:	4013      	ands	r3, r2
 8006552:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006554:	683b      	ldr	r3, [r7, #0]
 8006556:	689a      	ldr	r2, [r3, #8]
 8006558:	69fb      	ldr	r3, [r7, #28]
 800655a:	005b      	lsls	r3, r3, #1
 800655c:	fa02 f303 	lsl.w	r3, r2, r3
 8006560:	69ba      	ldr	r2, [r7, #24]
 8006562:	4313      	orrs	r3, r2
 8006564:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	69ba      	ldr	r2, [r7, #24]
 800656a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800656c:	683b      	ldr	r3, [r7, #0]
 800656e:	685b      	ldr	r3, [r3, #4]
 8006570:	f003 0303 	and.w	r3, r3, #3
 8006574:	2b02      	cmp	r3, #2
 8006576:	f040 80a3 	bne.w	80066c0 <HAL_GPIO_Init+0x374>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 800657a:	683b      	ldr	r3, [r7, #0]
 800657c:	691b      	ldr	r3, [r3, #16]
 800657e:	2b00      	cmp	r3, #0
 8006580:	d077      	beq.n	8006672 <HAL_GPIO_Init+0x326>
 8006582:	683b      	ldr	r3, [r7, #0]
 8006584:	691b      	ldr	r3, [r3, #16]
 8006586:	2b09      	cmp	r3, #9
 8006588:	d073      	beq.n	8006672 <HAL_GPIO_Init+0x326>
 800658a:	683b      	ldr	r3, [r7, #0]
 800658c:	691b      	ldr	r3, [r3, #16]
 800658e:	2b00      	cmp	r3, #0
 8006590:	d06f      	beq.n	8006672 <HAL_GPIO_Init+0x326>
 8006592:	683b      	ldr	r3, [r7, #0]
 8006594:	691b      	ldr	r3, [r3, #16]
 8006596:	2b00      	cmp	r3, #0
 8006598:	d06b      	beq.n	8006672 <HAL_GPIO_Init+0x326>
 800659a:	683b      	ldr	r3, [r7, #0]
 800659c:	691b      	ldr	r3, [r3, #16]
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d067      	beq.n	8006672 <HAL_GPIO_Init+0x326>
 80065a2:	683b      	ldr	r3, [r7, #0]
 80065a4:	691b      	ldr	r3, [r3, #16]
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d063      	beq.n	8006672 <HAL_GPIO_Init+0x326>
 80065aa:	683b      	ldr	r3, [r7, #0]
 80065ac:	691b      	ldr	r3, [r3, #16]
 80065ae:	2b01      	cmp	r3, #1
 80065b0:	d05f      	beq.n	8006672 <HAL_GPIO_Init+0x326>
 80065b2:	683b      	ldr	r3, [r7, #0]
 80065b4:	691b      	ldr	r3, [r3, #16]
 80065b6:	2b01      	cmp	r3, #1
 80065b8:	d05b      	beq.n	8006672 <HAL_GPIO_Init+0x326>
 80065ba:	683b      	ldr	r3, [r7, #0]
 80065bc:	691b      	ldr	r3, [r3, #16]
 80065be:	2b02      	cmp	r3, #2
 80065c0:	d057      	beq.n	8006672 <HAL_GPIO_Init+0x326>
 80065c2:	683b      	ldr	r3, [r7, #0]
 80065c4:	691b      	ldr	r3, [r3, #16]
 80065c6:	2b02      	cmp	r3, #2
 80065c8:	d053      	beq.n	8006672 <HAL_GPIO_Init+0x326>
 80065ca:	683b      	ldr	r3, [r7, #0]
 80065cc:	691b      	ldr	r3, [r3, #16]
 80065ce:	2b02      	cmp	r3, #2
 80065d0:	d04f      	beq.n	8006672 <HAL_GPIO_Init+0x326>
 80065d2:	683b      	ldr	r3, [r7, #0]
 80065d4:	691b      	ldr	r3, [r3, #16]
 80065d6:	2b04      	cmp	r3, #4
 80065d8:	d04b      	beq.n	8006672 <HAL_GPIO_Init+0x326>
 80065da:	683b      	ldr	r3, [r7, #0]
 80065dc:	691b      	ldr	r3, [r3, #16]
 80065de:	2b04      	cmp	r3, #4
 80065e0:	d047      	beq.n	8006672 <HAL_GPIO_Init+0x326>
 80065e2:	683b      	ldr	r3, [r7, #0]
 80065e4:	691b      	ldr	r3, [r3, #16]
 80065e6:	2b04      	cmp	r3, #4
 80065e8:	d043      	beq.n	8006672 <HAL_GPIO_Init+0x326>
 80065ea:	683b      	ldr	r3, [r7, #0]
 80065ec:	691b      	ldr	r3, [r3, #16]
 80065ee:	2b05      	cmp	r3, #5
 80065f0:	d03f      	beq.n	8006672 <HAL_GPIO_Init+0x326>
 80065f2:	683b      	ldr	r3, [r7, #0]
 80065f4:	691b      	ldr	r3, [r3, #16]
 80065f6:	2b05      	cmp	r3, #5
 80065f8:	d03b      	beq.n	8006672 <HAL_GPIO_Init+0x326>
 80065fa:	683b      	ldr	r3, [r7, #0]
 80065fc:	691b      	ldr	r3, [r3, #16]
 80065fe:	2b05      	cmp	r3, #5
 8006600:	d037      	beq.n	8006672 <HAL_GPIO_Init+0x326>
 8006602:	683b      	ldr	r3, [r7, #0]
 8006604:	691b      	ldr	r3, [r3, #16]
 8006606:	2b06      	cmp	r3, #6
 8006608:	d033      	beq.n	8006672 <HAL_GPIO_Init+0x326>
 800660a:	683b      	ldr	r3, [r7, #0]
 800660c:	691b      	ldr	r3, [r3, #16]
 800660e:	2b06      	cmp	r3, #6
 8006610:	d02f      	beq.n	8006672 <HAL_GPIO_Init+0x326>
 8006612:	683b      	ldr	r3, [r7, #0]
 8006614:	691b      	ldr	r3, [r3, #16]
 8006616:	2b05      	cmp	r3, #5
 8006618:	d02b      	beq.n	8006672 <HAL_GPIO_Init+0x326>
 800661a:	683b      	ldr	r3, [r7, #0]
 800661c:	691b      	ldr	r3, [r3, #16]
 800661e:	2b06      	cmp	r3, #6
 8006620:	d027      	beq.n	8006672 <HAL_GPIO_Init+0x326>
 8006622:	683b      	ldr	r3, [r7, #0]
 8006624:	691b      	ldr	r3, [r3, #16]
 8006626:	2b07      	cmp	r3, #7
 8006628:	d023      	beq.n	8006672 <HAL_GPIO_Init+0x326>
 800662a:	683b      	ldr	r3, [r7, #0]
 800662c:	691b      	ldr	r3, [r3, #16]
 800662e:	2b07      	cmp	r3, #7
 8006630:	d01f      	beq.n	8006672 <HAL_GPIO_Init+0x326>
 8006632:	683b      	ldr	r3, [r7, #0]
 8006634:	691b      	ldr	r3, [r3, #16]
 8006636:	2b07      	cmp	r3, #7
 8006638:	d01b      	beq.n	8006672 <HAL_GPIO_Init+0x326>
 800663a:	683b      	ldr	r3, [r7, #0]
 800663c:	691b      	ldr	r3, [r3, #16]
 800663e:	2b08      	cmp	r3, #8
 8006640:	d017      	beq.n	8006672 <HAL_GPIO_Init+0x326>
 8006642:	683b      	ldr	r3, [r7, #0]
 8006644:	691b      	ldr	r3, [r3, #16]
 8006646:	2b0a      	cmp	r3, #10
 8006648:	d013      	beq.n	8006672 <HAL_GPIO_Init+0x326>
 800664a:	683b      	ldr	r3, [r7, #0]
 800664c:	691b      	ldr	r3, [r3, #16]
 800664e:	2b09      	cmp	r3, #9
 8006650:	d00f      	beq.n	8006672 <HAL_GPIO_Init+0x326>
 8006652:	683b      	ldr	r3, [r7, #0]
 8006654:	691b      	ldr	r3, [r3, #16]
 8006656:	2b09      	cmp	r3, #9
 8006658:	d00b      	beq.n	8006672 <HAL_GPIO_Init+0x326>
 800665a:	683b      	ldr	r3, [r7, #0]
 800665c:	691b      	ldr	r3, [r3, #16]
 800665e:	2b0c      	cmp	r3, #12
 8006660:	d007      	beq.n	8006672 <HAL_GPIO_Init+0x326>
 8006662:	683b      	ldr	r3, [r7, #0]
 8006664:	691b      	ldr	r3, [r3, #16]
 8006666:	2b0f      	cmp	r3, #15
 8006668:	d003      	beq.n	8006672 <HAL_GPIO_Init+0x326>
 800666a:	21de      	movs	r1, #222	; 0xde
 800666c:	4813      	ldr	r0, [pc, #76]	; (80066bc <HAL_GPIO_Init+0x370>)
 800666e:	f7fc fc58 	bl	8002f22 <assert_failed>
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006672:	69fb      	ldr	r3, [r7, #28]
 8006674:	08da      	lsrs	r2, r3, #3
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	3208      	adds	r2, #8
 800667a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800667e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8006680:	69fb      	ldr	r3, [r7, #28]
 8006682:	f003 0307 	and.w	r3, r3, #7
 8006686:	009b      	lsls	r3, r3, #2
 8006688:	220f      	movs	r2, #15
 800668a:	fa02 f303 	lsl.w	r3, r2, r3
 800668e:	43db      	mvns	r3, r3
 8006690:	69ba      	ldr	r2, [r7, #24]
 8006692:	4013      	ands	r3, r2
 8006694:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8006696:	683b      	ldr	r3, [r7, #0]
 8006698:	691a      	ldr	r2, [r3, #16]
 800669a:	69fb      	ldr	r3, [r7, #28]
 800669c:	f003 0307 	and.w	r3, r3, #7
 80066a0:	009b      	lsls	r3, r3, #2
 80066a2:	fa02 f303 	lsl.w	r3, r2, r3
 80066a6:	69ba      	ldr	r2, [r7, #24]
 80066a8:	4313      	orrs	r3, r2
 80066aa:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80066ac:	69fb      	ldr	r3, [r7, #28]
 80066ae:	08da      	lsrs	r2, r3, #3
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	3208      	adds	r2, #8
 80066b4:	69b9      	ldr	r1, [r7, #24]
 80066b6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80066ba:	e001      	b.n	80066c0 <HAL_GPIO_Init+0x374>
 80066bc:	080110f0 	.word	0x080110f0
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80066c6:	69fb      	ldr	r3, [r7, #28]
 80066c8:	005b      	lsls	r3, r3, #1
 80066ca:	2203      	movs	r2, #3
 80066cc:	fa02 f303 	lsl.w	r3, r2, r3
 80066d0:	43db      	mvns	r3, r3
 80066d2:	69ba      	ldr	r2, [r7, #24]
 80066d4:	4013      	ands	r3, r2
 80066d6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80066d8:	683b      	ldr	r3, [r7, #0]
 80066da:	685b      	ldr	r3, [r3, #4]
 80066dc:	f003 0203 	and.w	r2, r3, #3
 80066e0:	69fb      	ldr	r3, [r7, #28]
 80066e2:	005b      	lsls	r3, r3, #1
 80066e4:	fa02 f303 	lsl.w	r3, r2, r3
 80066e8:	69ba      	ldr	r2, [r7, #24]
 80066ea:	4313      	orrs	r3, r2
 80066ec:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	69ba      	ldr	r2, [r7, #24]
 80066f2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80066f4:	683b      	ldr	r3, [r7, #0]
 80066f6:	685b      	ldr	r3, [r3, #4]
 80066f8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	f000 80a2 	beq.w	8006846 <HAL_GPIO_Init+0x4fa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006702:	2300      	movs	r3, #0
 8006704:	60fb      	str	r3, [r7, #12]
 8006706:	4b56      	ldr	r3, [pc, #344]	; (8006860 <HAL_GPIO_Init+0x514>)
 8006708:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800670a:	4a55      	ldr	r2, [pc, #340]	; (8006860 <HAL_GPIO_Init+0x514>)
 800670c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006710:	6453      	str	r3, [r2, #68]	; 0x44
 8006712:	4b53      	ldr	r3, [pc, #332]	; (8006860 <HAL_GPIO_Init+0x514>)
 8006714:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006716:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800671a:	60fb      	str	r3, [r7, #12]
 800671c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800671e:	4a51      	ldr	r2, [pc, #324]	; (8006864 <HAL_GPIO_Init+0x518>)
 8006720:	69fb      	ldr	r3, [r7, #28]
 8006722:	089b      	lsrs	r3, r3, #2
 8006724:	3302      	adds	r3, #2
 8006726:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800672a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800672c:	69fb      	ldr	r3, [r7, #28]
 800672e:	f003 0303 	and.w	r3, r3, #3
 8006732:	009b      	lsls	r3, r3, #2
 8006734:	220f      	movs	r2, #15
 8006736:	fa02 f303 	lsl.w	r3, r2, r3
 800673a:	43db      	mvns	r3, r3
 800673c:	69ba      	ldr	r2, [r7, #24]
 800673e:	4013      	ands	r3, r2
 8006740:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	4a48      	ldr	r2, [pc, #288]	; (8006868 <HAL_GPIO_Init+0x51c>)
 8006746:	4293      	cmp	r3, r2
 8006748:	d019      	beq.n	800677e <HAL_GPIO_Init+0x432>
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	4a47      	ldr	r2, [pc, #284]	; (800686c <HAL_GPIO_Init+0x520>)
 800674e:	4293      	cmp	r3, r2
 8006750:	d013      	beq.n	800677a <HAL_GPIO_Init+0x42e>
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	4a46      	ldr	r2, [pc, #280]	; (8006870 <HAL_GPIO_Init+0x524>)
 8006756:	4293      	cmp	r3, r2
 8006758:	d00d      	beq.n	8006776 <HAL_GPIO_Init+0x42a>
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	4a45      	ldr	r2, [pc, #276]	; (8006874 <HAL_GPIO_Init+0x528>)
 800675e:	4293      	cmp	r3, r2
 8006760:	d007      	beq.n	8006772 <HAL_GPIO_Init+0x426>
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	4a44      	ldr	r2, [pc, #272]	; (8006878 <HAL_GPIO_Init+0x52c>)
 8006766:	4293      	cmp	r3, r2
 8006768:	d101      	bne.n	800676e <HAL_GPIO_Init+0x422>
 800676a:	2304      	movs	r3, #4
 800676c:	e008      	b.n	8006780 <HAL_GPIO_Init+0x434>
 800676e:	2307      	movs	r3, #7
 8006770:	e006      	b.n	8006780 <HAL_GPIO_Init+0x434>
 8006772:	2303      	movs	r3, #3
 8006774:	e004      	b.n	8006780 <HAL_GPIO_Init+0x434>
 8006776:	2302      	movs	r3, #2
 8006778:	e002      	b.n	8006780 <HAL_GPIO_Init+0x434>
 800677a:	2301      	movs	r3, #1
 800677c:	e000      	b.n	8006780 <HAL_GPIO_Init+0x434>
 800677e:	2300      	movs	r3, #0
 8006780:	69fa      	ldr	r2, [r7, #28]
 8006782:	f002 0203 	and.w	r2, r2, #3
 8006786:	0092      	lsls	r2, r2, #2
 8006788:	4093      	lsls	r3, r2
 800678a:	69ba      	ldr	r2, [r7, #24]
 800678c:	4313      	orrs	r3, r2
 800678e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006790:	4934      	ldr	r1, [pc, #208]	; (8006864 <HAL_GPIO_Init+0x518>)
 8006792:	69fb      	ldr	r3, [r7, #28]
 8006794:	089b      	lsrs	r3, r3, #2
 8006796:	3302      	adds	r3, #2
 8006798:	69ba      	ldr	r2, [r7, #24]
 800679a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800679e:	4b37      	ldr	r3, [pc, #220]	; (800687c <HAL_GPIO_Init+0x530>)
 80067a0:	689b      	ldr	r3, [r3, #8]
 80067a2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80067a4:	693b      	ldr	r3, [r7, #16]
 80067a6:	43db      	mvns	r3, r3
 80067a8:	69ba      	ldr	r2, [r7, #24]
 80067aa:	4013      	ands	r3, r2
 80067ac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80067ae:	683b      	ldr	r3, [r7, #0]
 80067b0:	685b      	ldr	r3, [r3, #4]
 80067b2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d003      	beq.n	80067c2 <HAL_GPIO_Init+0x476>
        {
          temp |= iocurrent;
 80067ba:	69ba      	ldr	r2, [r7, #24]
 80067bc:	693b      	ldr	r3, [r7, #16]
 80067be:	4313      	orrs	r3, r2
 80067c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80067c2:	4a2e      	ldr	r2, [pc, #184]	; (800687c <HAL_GPIO_Init+0x530>)
 80067c4:	69bb      	ldr	r3, [r7, #24]
 80067c6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80067c8:	4b2c      	ldr	r3, [pc, #176]	; (800687c <HAL_GPIO_Init+0x530>)
 80067ca:	68db      	ldr	r3, [r3, #12]
 80067cc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80067ce:	693b      	ldr	r3, [r7, #16]
 80067d0:	43db      	mvns	r3, r3
 80067d2:	69ba      	ldr	r2, [r7, #24]
 80067d4:	4013      	ands	r3, r2
 80067d6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80067d8:	683b      	ldr	r3, [r7, #0]
 80067da:	685b      	ldr	r3, [r3, #4]
 80067dc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d003      	beq.n	80067ec <HAL_GPIO_Init+0x4a0>
        {
          temp |= iocurrent;
 80067e4:	69ba      	ldr	r2, [r7, #24]
 80067e6:	693b      	ldr	r3, [r7, #16]
 80067e8:	4313      	orrs	r3, r2
 80067ea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80067ec:	4a23      	ldr	r2, [pc, #140]	; (800687c <HAL_GPIO_Init+0x530>)
 80067ee:	69bb      	ldr	r3, [r7, #24]
 80067f0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80067f2:	4b22      	ldr	r3, [pc, #136]	; (800687c <HAL_GPIO_Init+0x530>)
 80067f4:	685b      	ldr	r3, [r3, #4]
 80067f6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80067f8:	693b      	ldr	r3, [r7, #16]
 80067fa:	43db      	mvns	r3, r3
 80067fc:	69ba      	ldr	r2, [r7, #24]
 80067fe:	4013      	ands	r3, r2
 8006800:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006802:	683b      	ldr	r3, [r7, #0]
 8006804:	685b      	ldr	r3, [r3, #4]
 8006806:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800680a:	2b00      	cmp	r3, #0
 800680c:	d003      	beq.n	8006816 <HAL_GPIO_Init+0x4ca>
        {
          temp |= iocurrent;
 800680e:	69ba      	ldr	r2, [r7, #24]
 8006810:	693b      	ldr	r3, [r7, #16]
 8006812:	4313      	orrs	r3, r2
 8006814:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8006816:	4a19      	ldr	r2, [pc, #100]	; (800687c <HAL_GPIO_Init+0x530>)
 8006818:	69bb      	ldr	r3, [r7, #24]
 800681a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800681c:	4b17      	ldr	r3, [pc, #92]	; (800687c <HAL_GPIO_Init+0x530>)
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006822:	693b      	ldr	r3, [r7, #16]
 8006824:	43db      	mvns	r3, r3
 8006826:	69ba      	ldr	r2, [r7, #24]
 8006828:	4013      	ands	r3, r2
 800682a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800682c:	683b      	ldr	r3, [r7, #0]
 800682e:	685b      	ldr	r3, [r3, #4]
 8006830:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006834:	2b00      	cmp	r3, #0
 8006836:	d003      	beq.n	8006840 <HAL_GPIO_Init+0x4f4>
        {
          temp |= iocurrent;
 8006838:	69ba      	ldr	r2, [r7, #24]
 800683a:	693b      	ldr	r3, [r7, #16]
 800683c:	4313      	orrs	r3, r2
 800683e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8006840:	4a0e      	ldr	r2, [pc, #56]	; (800687c <HAL_GPIO_Init+0x530>)
 8006842:	69bb      	ldr	r3, [r7, #24]
 8006844:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006846:	69fb      	ldr	r3, [r7, #28]
 8006848:	3301      	adds	r3, #1
 800684a:	61fb      	str	r3, [r7, #28]
 800684c:	69fb      	ldr	r3, [r7, #28]
 800684e:	2b0f      	cmp	r3, #15
 8006850:	f67f adfe 	bls.w	8006450 <HAL_GPIO_Init+0x104>
      }
    }
  }
}
 8006854:	bf00      	nop
 8006856:	bf00      	nop
 8006858:	3720      	adds	r7, #32
 800685a:	46bd      	mov	sp, r7
 800685c:	bd80      	pop	{r7, pc}
 800685e:	bf00      	nop
 8006860:	40023800 	.word	0x40023800
 8006864:	40013800 	.word	0x40013800
 8006868:	40020000 	.word	0x40020000
 800686c:	40020400 	.word	0x40020400
 8006870:	40020800 	.word	0x40020800
 8006874:	40020c00 	.word	0x40020c00
 8006878:	40021000 	.word	0x40021000
 800687c:	40013c00 	.word	0x40013c00

08006880 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8006880:	b580      	push	{r7, lr}
 8006882:	b086      	sub	sp, #24
 8006884:	af00      	add	r7, sp, #0
 8006886:	6078      	str	r0, [r7, #4]
 8006888:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800688a:	2300      	movs	r3, #0
 800688c:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 800688e:	2300      	movs	r3, #0
 8006890:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8006892:	2300      	movs	r3, #0
 8006894:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	4a71      	ldr	r2, [pc, #452]	; (8006a60 <HAL_GPIO_DeInit+0x1e0>)
 800689a:	4293      	cmp	r3, r2
 800689c:	d018      	beq.n	80068d0 <HAL_GPIO_DeInit+0x50>
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	4a70      	ldr	r2, [pc, #448]	; (8006a64 <HAL_GPIO_DeInit+0x1e4>)
 80068a2:	4293      	cmp	r3, r2
 80068a4:	d014      	beq.n	80068d0 <HAL_GPIO_DeInit+0x50>
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	4a6f      	ldr	r2, [pc, #444]	; (8006a68 <HAL_GPIO_DeInit+0x1e8>)
 80068aa:	4293      	cmp	r3, r2
 80068ac:	d010      	beq.n	80068d0 <HAL_GPIO_DeInit+0x50>
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	4a6e      	ldr	r2, [pc, #440]	; (8006a6c <HAL_GPIO_DeInit+0x1ec>)
 80068b2:	4293      	cmp	r3, r2
 80068b4:	d00c      	beq.n	80068d0 <HAL_GPIO_DeInit+0x50>
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	4a6d      	ldr	r2, [pc, #436]	; (8006a70 <HAL_GPIO_DeInit+0x1f0>)
 80068ba:	4293      	cmp	r3, r2
 80068bc:	d008      	beq.n	80068d0 <HAL_GPIO_DeInit+0x50>
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	4a6c      	ldr	r2, [pc, #432]	; (8006a74 <HAL_GPIO_DeInit+0x1f4>)
 80068c2:	4293      	cmp	r3, r2
 80068c4:	d004      	beq.n	80068d0 <HAL_GPIO_DeInit+0x50>
 80068c6:	f44f 7197 	mov.w	r1, #302	; 0x12e
 80068ca:	486b      	ldr	r0, [pc, #428]	; (8006a78 <HAL_GPIO_DeInit+0x1f8>)
 80068cc:	f7fc fb29 	bl	8002f22 <assert_failed>
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80068d0:	2300      	movs	r3, #0
 80068d2:	617b      	str	r3, [r7, #20]
 80068d4:	e0bb      	b.n	8006a4e <HAL_GPIO_DeInit+0x1ce>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80068d6:	2201      	movs	r2, #1
 80068d8:	697b      	ldr	r3, [r7, #20]
 80068da:	fa02 f303 	lsl.w	r3, r2, r3
 80068de:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 80068e0:	683a      	ldr	r2, [r7, #0]
 80068e2:	693b      	ldr	r3, [r7, #16]
 80068e4:	4013      	ands	r3, r2
 80068e6:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 80068e8:	68fa      	ldr	r2, [r7, #12]
 80068ea:	693b      	ldr	r3, [r7, #16]
 80068ec:	429a      	cmp	r2, r3
 80068ee:	f040 80ab 	bne.w	8006a48 <HAL_GPIO_DeInit+0x1c8>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 80068f2:	4a62      	ldr	r2, [pc, #392]	; (8006a7c <HAL_GPIO_DeInit+0x1fc>)
 80068f4:	697b      	ldr	r3, [r7, #20]
 80068f6:	089b      	lsrs	r3, r3, #2
 80068f8:	3302      	adds	r3, #2
 80068fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80068fe:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8006900:	697b      	ldr	r3, [r7, #20]
 8006902:	f003 0303 	and.w	r3, r3, #3
 8006906:	009b      	lsls	r3, r3, #2
 8006908:	220f      	movs	r2, #15
 800690a:	fa02 f303 	lsl.w	r3, r2, r3
 800690e:	68ba      	ldr	r2, [r7, #8]
 8006910:	4013      	ands	r3, r2
 8006912:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	4a52      	ldr	r2, [pc, #328]	; (8006a60 <HAL_GPIO_DeInit+0x1e0>)
 8006918:	4293      	cmp	r3, r2
 800691a:	d019      	beq.n	8006950 <HAL_GPIO_DeInit+0xd0>
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	4a51      	ldr	r2, [pc, #324]	; (8006a64 <HAL_GPIO_DeInit+0x1e4>)
 8006920:	4293      	cmp	r3, r2
 8006922:	d013      	beq.n	800694c <HAL_GPIO_DeInit+0xcc>
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	4a50      	ldr	r2, [pc, #320]	; (8006a68 <HAL_GPIO_DeInit+0x1e8>)
 8006928:	4293      	cmp	r3, r2
 800692a:	d00d      	beq.n	8006948 <HAL_GPIO_DeInit+0xc8>
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	4a4f      	ldr	r2, [pc, #316]	; (8006a6c <HAL_GPIO_DeInit+0x1ec>)
 8006930:	4293      	cmp	r3, r2
 8006932:	d007      	beq.n	8006944 <HAL_GPIO_DeInit+0xc4>
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	4a4e      	ldr	r2, [pc, #312]	; (8006a70 <HAL_GPIO_DeInit+0x1f0>)
 8006938:	4293      	cmp	r3, r2
 800693a:	d101      	bne.n	8006940 <HAL_GPIO_DeInit+0xc0>
 800693c:	2304      	movs	r3, #4
 800693e:	e008      	b.n	8006952 <HAL_GPIO_DeInit+0xd2>
 8006940:	2307      	movs	r3, #7
 8006942:	e006      	b.n	8006952 <HAL_GPIO_DeInit+0xd2>
 8006944:	2303      	movs	r3, #3
 8006946:	e004      	b.n	8006952 <HAL_GPIO_DeInit+0xd2>
 8006948:	2302      	movs	r3, #2
 800694a:	e002      	b.n	8006952 <HAL_GPIO_DeInit+0xd2>
 800694c:	2301      	movs	r3, #1
 800694e:	e000      	b.n	8006952 <HAL_GPIO_DeInit+0xd2>
 8006950:	2300      	movs	r3, #0
 8006952:	697a      	ldr	r2, [r7, #20]
 8006954:	f002 0203 	and.w	r2, r2, #3
 8006958:	0092      	lsls	r2, r2, #2
 800695a:	4093      	lsls	r3, r2
 800695c:	68ba      	ldr	r2, [r7, #8]
 800695e:	429a      	cmp	r2, r3
 8006960:	d132      	bne.n	80069c8 <HAL_GPIO_DeInit+0x148>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8006962:	4b47      	ldr	r3, [pc, #284]	; (8006a80 <HAL_GPIO_DeInit+0x200>)
 8006964:	681a      	ldr	r2, [r3, #0]
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	43db      	mvns	r3, r3
 800696a:	4945      	ldr	r1, [pc, #276]	; (8006a80 <HAL_GPIO_DeInit+0x200>)
 800696c:	4013      	ands	r3, r2
 800696e:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8006970:	4b43      	ldr	r3, [pc, #268]	; (8006a80 <HAL_GPIO_DeInit+0x200>)
 8006972:	685a      	ldr	r2, [r3, #4]
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	43db      	mvns	r3, r3
 8006978:	4941      	ldr	r1, [pc, #260]	; (8006a80 <HAL_GPIO_DeInit+0x200>)
 800697a:	4013      	ands	r3, r2
 800697c:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 800697e:	4b40      	ldr	r3, [pc, #256]	; (8006a80 <HAL_GPIO_DeInit+0x200>)
 8006980:	68da      	ldr	r2, [r3, #12]
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	43db      	mvns	r3, r3
 8006986:	493e      	ldr	r1, [pc, #248]	; (8006a80 <HAL_GPIO_DeInit+0x200>)
 8006988:	4013      	ands	r3, r2
 800698a:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 800698c:	4b3c      	ldr	r3, [pc, #240]	; (8006a80 <HAL_GPIO_DeInit+0x200>)
 800698e:	689a      	ldr	r2, [r3, #8]
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	43db      	mvns	r3, r3
 8006994:	493a      	ldr	r1, [pc, #232]	; (8006a80 <HAL_GPIO_DeInit+0x200>)
 8006996:	4013      	ands	r3, r2
 8006998:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 800699a:	697b      	ldr	r3, [r7, #20]
 800699c:	f003 0303 	and.w	r3, r3, #3
 80069a0:	009b      	lsls	r3, r3, #2
 80069a2:	220f      	movs	r2, #15
 80069a4:	fa02 f303 	lsl.w	r3, r2, r3
 80069a8:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 80069aa:	4a34      	ldr	r2, [pc, #208]	; (8006a7c <HAL_GPIO_DeInit+0x1fc>)
 80069ac:	697b      	ldr	r3, [r7, #20]
 80069ae:	089b      	lsrs	r3, r3, #2
 80069b0:	3302      	adds	r3, #2
 80069b2:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80069b6:	68bb      	ldr	r3, [r7, #8]
 80069b8:	43da      	mvns	r2, r3
 80069ba:	4830      	ldr	r0, [pc, #192]	; (8006a7c <HAL_GPIO_DeInit+0x1fc>)
 80069bc:	697b      	ldr	r3, [r7, #20]
 80069be:	089b      	lsrs	r3, r3, #2
 80069c0:	400a      	ands	r2, r1
 80069c2:	3302      	adds	r3, #2
 80069c4:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	681a      	ldr	r2, [r3, #0]
 80069cc:	697b      	ldr	r3, [r7, #20]
 80069ce:	005b      	lsls	r3, r3, #1
 80069d0:	2103      	movs	r1, #3
 80069d2:	fa01 f303 	lsl.w	r3, r1, r3
 80069d6:	43db      	mvns	r3, r3
 80069d8:	401a      	ands	r2, r3
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80069de:	697b      	ldr	r3, [r7, #20]
 80069e0:	08da      	lsrs	r2, r3, #3
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	3208      	adds	r2, #8
 80069e6:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80069ea:	697b      	ldr	r3, [r7, #20]
 80069ec:	f003 0307 	and.w	r3, r3, #7
 80069f0:	009b      	lsls	r3, r3, #2
 80069f2:	220f      	movs	r2, #15
 80069f4:	fa02 f303 	lsl.w	r3, r2, r3
 80069f8:	43db      	mvns	r3, r3
 80069fa:	697a      	ldr	r2, [r7, #20]
 80069fc:	08d2      	lsrs	r2, r2, #3
 80069fe:	4019      	ands	r1, r3
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	3208      	adds	r2, #8
 8006a04:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	68da      	ldr	r2, [r3, #12]
 8006a0c:	697b      	ldr	r3, [r7, #20]
 8006a0e:	005b      	lsls	r3, r3, #1
 8006a10:	2103      	movs	r1, #3
 8006a12:	fa01 f303 	lsl.w	r3, r1, r3
 8006a16:	43db      	mvns	r3, r3
 8006a18:	401a      	ands	r2, r3
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	685a      	ldr	r2, [r3, #4]
 8006a22:	2101      	movs	r1, #1
 8006a24:	697b      	ldr	r3, [r7, #20]
 8006a26:	fa01 f303 	lsl.w	r3, r1, r3
 8006a2a:	43db      	mvns	r3, r3
 8006a2c:	401a      	ands	r2, r3
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	689a      	ldr	r2, [r3, #8]
 8006a36:	697b      	ldr	r3, [r7, #20]
 8006a38:	005b      	lsls	r3, r3, #1
 8006a3a:	2103      	movs	r1, #3
 8006a3c:	fa01 f303 	lsl.w	r3, r1, r3
 8006a40:	43db      	mvns	r3, r3
 8006a42:	401a      	ands	r2, r3
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006a48:	697b      	ldr	r3, [r7, #20]
 8006a4a:	3301      	adds	r3, #1
 8006a4c:	617b      	str	r3, [r7, #20]
 8006a4e:	697b      	ldr	r3, [r7, #20]
 8006a50:	2b0f      	cmp	r3, #15
 8006a52:	f67f af40 	bls.w	80068d6 <HAL_GPIO_DeInit+0x56>
    }
  }
}
 8006a56:	bf00      	nop
 8006a58:	bf00      	nop
 8006a5a:	3718      	adds	r7, #24
 8006a5c:	46bd      	mov	sp, r7
 8006a5e:	bd80      	pop	{r7, pc}
 8006a60:	40020000 	.word	0x40020000
 8006a64:	40020400 	.word	0x40020400
 8006a68:	40020800 	.word	0x40020800
 8006a6c:	40020c00 	.word	0x40020c00
 8006a70:	40021000 	.word	0x40021000
 8006a74:	40021c00 	.word	0x40021c00
 8006a78:	080110f0 	.word	0x080110f0
 8006a7c:	40013800 	.word	0x40013800
 8006a80:	40013c00 	.word	0x40013c00

08006a84 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006a84:	b580      	push	{r7, lr}
 8006a86:	b084      	sub	sp, #16
 8006a88:	af00      	add	r7, sp, #0
 8006a8a:	6078      	str	r0, [r7, #4]
 8006a8c:	460b      	mov	r3, r1
 8006a8e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8006a90:	887b      	ldrh	r3, [r7, #2]
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d004      	beq.n	8006aa0 <HAL_GPIO_ReadPin+0x1c>
 8006a96:	887b      	ldrh	r3, [r7, #2]
 8006a98:	0c1b      	lsrs	r3, r3, #16
 8006a9a:	041b      	lsls	r3, r3, #16
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	d004      	beq.n	8006aaa <HAL_GPIO_ReadPin+0x26>
 8006aa0:	f44f 71be 	mov.w	r1, #380	; 0x17c
 8006aa4:	4809      	ldr	r0, [pc, #36]	; (8006acc <HAL_GPIO_ReadPin+0x48>)
 8006aa6:	f7fc fa3c 	bl	8002f22 <assert_failed>

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	691a      	ldr	r2, [r3, #16]
 8006aae:	887b      	ldrh	r3, [r7, #2]
 8006ab0:	4013      	ands	r3, r2
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d002      	beq.n	8006abc <HAL_GPIO_ReadPin+0x38>
  {
    bitstatus = GPIO_PIN_SET;
 8006ab6:	2301      	movs	r3, #1
 8006ab8:	73fb      	strb	r3, [r7, #15]
 8006aba:	e001      	b.n	8006ac0 <HAL_GPIO_ReadPin+0x3c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006abc:	2300      	movs	r3, #0
 8006abe:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006ac0:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ac2:	4618      	mov	r0, r3
 8006ac4:	3710      	adds	r7, #16
 8006ac6:	46bd      	mov	sp, r7
 8006ac8:	bd80      	pop	{r7, pc}
 8006aca:	bf00      	nop
 8006acc:	080110f0 	.word	0x080110f0

08006ad0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006ad0:	b580      	push	{r7, lr}
 8006ad2:	b082      	sub	sp, #8
 8006ad4:	af00      	add	r7, sp, #0
 8006ad6:	6078      	str	r0, [r7, #4]
 8006ad8:	460b      	mov	r3, r1
 8006ada:	807b      	strh	r3, [r7, #2]
 8006adc:	4613      	mov	r3, r2
 8006ade:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8006ae0:	887b      	ldrh	r3, [r7, #2]
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d004      	beq.n	8006af0 <HAL_GPIO_WritePin+0x20>
 8006ae6:	887b      	ldrh	r3, [r7, #2]
 8006ae8:	0c1b      	lsrs	r3, r3, #16
 8006aea:	041b      	lsls	r3, r3, #16
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d004      	beq.n	8006afa <HAL_GPIO_WritePin+0x2a>
 8006af0:	f240 119d 	movw	r1, #413	; 0x19d
 8006af4:	480e      	ldr	r0, [pc, #56]	; (8006b30 <HAL_GPIO_WritePin+0x60>)
 8006af6:	f7fc fa14 	bl	8002f22 <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 8006afa:	787b      	ldrb	r3, [r7, #1]
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	d007      	beq.n	8006b10 <HAL_GPIO_WritePin+0x40>
 8006b00:	787b      	ldrb	r3, [r7, #1]
 8006b02:	2b01      	cmp	r3, #1
 8006b04:	d004      	beq.n	8006b10 <HAL_GPIO_WritePin+0x40>
 8006b06:	f44f 71cf 	mov.w	r1, #414	; 0x19e
 8006b0a:	4809      	ldr	r0, [pc, #36]	; (8006b30 <HAL_GPIO_WritePin+0x60>)
 8006b0c:	f7fc fa09 	bl	8002f22 <assert_failed>

  if(PinState != GPIO_PIN_RESET)
 8006b10:	787b      	ldrb	r3, [r7, #1]
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d003      	beq.n	8006b1e <HAL_GPIO_WritePin+0x4e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006b16:	887a      	ldrh	r2, [r7, #2]
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8006b1c:	e003      	b.n	8006b26 <HAL_GPIO_WritePin+0x56>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8006b1e:	887b      	ldrh	r3, [r7, #2]
 8006b20:	041a      	lsls	r2, r3, #16
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	619a      	str	r2, [r3, #24]
}
 8006b26:	bf00      	nop
 8006b28:	3708      	adds	r7, #8
 8006b2a:	46bd      	mov	sp, r7
 8006b2c:	bd80      	pop	{r7, pc}
 8006b2e:	bf00      	nop
 8006b30:	080110f0 	.word	0x080110f0

08006b34 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006b34:	b580      	push	{r7, lr}
 8006b36:	b082      	sub	sp, #8
 8006b38:	af00      	add	r7, sp, #0
 8006b3a:	4603      	mov	r3, r0
 8006b3c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8006b3e:	4b08      	ldr	r3, [pc, #32]	; (8006b60 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006b40:	695a      	ldr	r2, [r3, #20]
 8006b42:	88fb      	ldrh	r3, [r7, #6]
 8006b44:	4013      	ands	r3, r2
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d006      	beq.n	8006b58 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8006b4a:	4a05      	ldr	r2, [pc, #20]	; (8006b60 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006b4c:	88fb      	ldrh	r3, [r7, #6]
 8006b4e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006b50:	88fb      	ldrh	r3, [r7, #6]
 8006b52:	4618      	mov	r0, r3
 8006b54:	f7fc f9c4 	bl	8002ee0 <HAL_GPIO_EXTI_Callback>
  }
}
 8006b58:	bf00      	nop
 8006b5a:	3708      	adds	r7, #8
 8006b5c:	46bd      	mov	sp, r7
 8006b5e:	bd80      	pop	{r7, pc}
 8006b60:	40013c00 	.word	0x40013c00

08006b64 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006b64:	b580      	push	{r7, lr}
 8006b66:	b084      	sub	sp, #16
 8006b68:	af00      	add	r7, sp, #0
 8006b6a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d101      	bne.n	8006b76 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006b72:	2301      	movs	r3, #1
 8006b74:	e1bd      	b.n	8006ef2 <HAL_I2C_Init+0x38e>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	4a93      	ldr	r2, [pc, #588]	; (8006dc8 <HAL_I2C_Init+0x264>)
 8006b7c:	4293      	cmp	r3, r2
 8006b7e:	d00e      	beq.n	8006b9e <HAL_I2C_Init+0x3a>
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	4a91      	ldr	r2, [pc, #580]	; (8006dcc <HAL_I2C_Init+0x268>)
 8006b86:	4293      	cmp	r3, r2
 8006b88:	d009      	beq.n	8006b9e <HAL_I2C_Init+0x3a>
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	4a90      	ldr	r2, [pc, #576]	; (8006dd0 <HAL_I2C_Init+0x26c>)
 8006b90:	4293      	cmp	r3, r2
 8006b92:	d004      	beq.n	8006b9e <HAL_I2C_Init+0x3a>
 8006b94:	f44f 71df 	mov.w	r1, #446	; 0x1be
 8006b98:	488e      	ldr	r0, [pc, #568]	; (8006dd4 <HAL_I2C_Init+0x270>)
 8006b9a:	f7fc f9c2 	bl	8002f22 <assert_failed>
  assert_param(IS_I2C_CLOCK_SPEED(hi2c->Init.ClockSpeed));
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	685b      	ldr	r3, [r3, #4]
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d004      	beq.n	8006bb0 <HAL_I2C_Init+0x4c>
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	685b      	ldr	r3, [r3, #4]
 8006baa:	4a8b      	ldr	r2, [pc, #556]	; (8006dd8 <HAL_I2C_Init+0x274>)
 8006bac:	4293      	cmp	r3, r2
 8006bae:	d904      	bls.n	8006bba <HAL_I2C_Init+0x56>
 8006bb0:	f240 11bf 	movw	r1, #447	; 0x1bf
 8006bb4:	4887      	ldr	r0, [pc, #540]	; (8006dd4 <HAL_I2C_Init+0x270>)
 8006bb6:	f7fc f9b4 	bl	8002f22 <assert_failed>
  assert_param(IS_I2C_DUTY_CYCLE(hi2c->Init.DutyCycle));
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	689b      	ldr	r3, [r3, #8]
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	d009      	beq.n	8006bd6 <HAL_I2C_Init+0x72>
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	689b      	ldr	r3, [r3, #8]
 8006bc6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006bca:	d004      	beq.n	8006bd6 <HAL_I2C_Init+0x72>
 8006bcc:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
 8006bd0:	4880      	ldr	r0, [pc, #512]	; (8006dd4 <HAL_I2C_Init+0x270>)
 8006bd2:	f7fc f9a6 	bl	8002f22 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	68db      	ldr	r3, [r3, #12]
 8006bda:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8006bde:	f023 0303 	bic.w	r3, r3, #3
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d004      	beq.n	8006bf0 <HAL_I2C_Init+0x8c>
 8006be6:	f240 11c1 	movw	r1, #449	; 0x1c1
 8006bea:	487a      	ldr	r0, [pc, #488]	; (8006dd4 <HAL_I2C_Init+0x270>)
 8006bec:	f7fc f999 	bl	8002f22 <assert_failed>
  assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode));
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	691b      	ldr	r3, [r3, #16]
 8006bf4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006bf8:	d009      	beq.n	8006c0e <HAL_I2C_Init+0xaa>
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	691b      	ldr	r3, [r3, #16]
 8006bfe:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8006c02:	d004      	beq.n	8006c0e <HAL_I2C_Init+0xaa>
 8006c04:	f44f 71e1 	mov.w	r1, #450	; 0x1c2
 8006c08:	4872      	ldr	r0, [pc, #456]	; (8006dd4 <HAL_I2C_Init+0x270>)
 8006c0a:	f7fc f98a 	bl	8002f22 <assert_failed>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	695b      	ldr	r3, [r3, #20]
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d008      	beq.n	8006c28 <HAL_I2C_Init+0xc4>
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	695b      	ldr	r3, [r3, #20]
 8006c1a:	2b01      	cmp	r3, #1
 8006c1c:	d004      	beq.n	8006c28 <HAL_I2C_Init+0xc4>
 8006c1e:	f240 11c3 	movw	r1, #451	; 0x1c3
 8006c22:	486c      	ldr	r0, [pc, #432]	; (8006dd4 <HAL_I2C_Init+0x270>)
 8006c24:	f7fc f97d 	bl	8002f22 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	699b      	ldr	r3, [r3, #24]
 8006c2c:	f023 03fe 	bic.w	r3, r3, #254	; 0xfe
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d004      	beq.n	8006c3e <HAL_I2C_Init+0xda>
 8006c34:	f44f 71e2 	mov.w	r1, #452	; 0x1c4
 8006c38:	4866      	ldr	r0, [pc, #408]	; (8006dd4 <HAL_I2C_Init+0x270>)
 8006c3a:	f7fc f972 	bl	8002f22 <assert_failed>
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	69db      	ldr	r3, [r3, #28]
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d008      	beq.n	8006c58 <HAL_I2C_Init+0xf4>
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	69db      	ldr	r3, [r3, #28]
 8006c4a:	2b40      	cmp	r3, #64	; 0x40
 8006c4c:	d004      	beq.n	8006c58 <HAL_I2C_Init+0xf4>
 8006c4e:	f240 11c5 	movw	r1, #453	; 0x1c5
 8006c52:	4860      	ldr	r0, [pc, #384]	; (8006dd4 <HAL_I2C_Init+0x270>)
 8006c54:	f7fc f965 	bl	8002f22 <assert_failed>
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	6a1b      	ldr	r3, [r3, #32]
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d008      	beq.n	8006c72 <HAL_I2C_Init+0x10e>
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	6a1b      	ldr	r3, [r3, #32]
 8006c64:	2b80      	cmp	r3, #128	; 0x80
 8006c66:	d004      	beq.n	8006c72 <HAL_I2C_Init+0x10e>
 8006c68:	f44f 71e3 	mov.w	r1, #454	; 0x1c6
 8006c6c:	4859      	ldr	r0, [pc, #356]	; (8006dd4 <HAL_I2C_Init+0x270>)
 8006c6e:	f7fc f958 	bl	8002f22 <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006c78:	b2db      	uxtb	r3, r3
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d106      	bne.n	8006c8c <HAL_I2C_Init+0x128>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	2200      	movs	r2, #0
 8006c82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8006c86:	6878      	ldr	r0, [r7, #4]
 8006c88:	f7fb feb2 	bl	80029f0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	2224      	movs	r2, #36	; 0x24
 8006c90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	681a      	ldr	r2, [r3, #0]
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	f022 0201 	bic.w	r2, r2, #1
 8006ca2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	681a      	ldr	r2, [r3, #0]
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006cb2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	681a      	ldr	r2, [r3, #0]
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006cc2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8006cc4:	f001 fd82 	bl	80087cc <HAL_RCC_GetPCLK1Freq>
 8006cc8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	685b      	ldr	r3, [r3, #4]
 8006cce:	4a43      	ldr	r2, [pc, #268]	; (8006ddc <HAL_I2C_Init+0x278>)
 8006cd0:	4293      	cmp	r3, r2
 8006cd2:	d807      	bhi.n	8006ce4 <HAL_I2C_Init+0x180>
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	4a42      	ldr	r2, [pc, #264]	; (8006de0 <HAL_I2C_Init+0x27c>)
 8006cd8:	4293      	cmp	r3, r2
 8006cda:	bf94      	ite	ls
 8006cdc:	2301      	movls	r3, #1
 8006cde:	2300      	movhi	r3, #0
 8006ce0:	b2db      	uxtb	r3, r3
 8006ce2:	e006      	b.n	8006cf2 <HAL_I2C_Init+0x18e>
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	4a3f      	ldr	r2, [pc, #252]	; (8006de4 <HAL_I2C_Init+0x280>)
 8006ce8:	4293      	cmp	r3, r2
 8006cea:	bf94      	ite	ls
 8006cec:	2301      	movls	r3, #1
 8006cee:	2300      	movhi	r3, #0
 8006cf0:	b2db      	uxtb	r3, r3
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d001      	beq.n	8006cfa <HAL_I2C_Init+0x196>
  {
    return HAL_ERROR;
 8006cf6:	2301      	movs	r3, #1
 8006cf8:	e0fb      	b.n	8006ef2 <HAL_I2C_Init+0x38e>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	4a3a      	ldr	r2, [pc, #232]	; (8006de8 <HAL_I2C_Init+0x284>)
 8006cfe:	fba2 2303 	umull	r2, r3, r2, r3
 8006d02:	0c9b      	lsrs	r3, r3, #18
 8006d04:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	685b      	ldr	r3, [r3, #4]
 8006d0c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	68ba      	ldr	r2, [r7, #8]
 8006d16:	430a      	orrs	r2, r1
 8006d18:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	6a1b      	ldr	r3, [r3, #32]
 8006d20:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	685b      	ldr	r3, [r3, #4]
 8006d28:	4a2c      	ldr	r2, [pc, #176]	; (8006ddc <HAL_I2C_Init+0x278>)
 8006d2a:	4293      	cmp	r3, r2
 8006d2c:	d802      	bhi.n	8006d34 <HAL_I2C_Init+0x1d0>
 8006d2e:	68bb      	ldr	r3, [r7, #8]
 8006d30:	3301      	adds	r3, #1
 8006d32:	e009      	b.n	8006d48 <HAL_I2C_Init+0x1e4>
 8006d34:	68bb      	ldr	r3, [r7, #8]
 8006d36:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8006d3a:	fb02 f303 	mul.w	r3, r2, r3
 8006d3e:	4a2b      	ldr	r2, [pc, #172]	; (8006dec <HAL_I2C_Init+0x288>)
 8006d40:	fba2 2303 	umull	r2, r3, r2, r3
 8006d44:	099b      	lsrs	r3, r3, #6
 8006d46:	3301      	adds	r3, #1
 8006d48:	687a      	ldr	r2, [r7, #4]
 8006d4a:	6812      	ldr	r2, [r2, #0]
 8006d4c:	430b      	orrs	r3, r1
 8006d4e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	69db      	ldr	r3, [r3, #28]
 8006d56:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8006d5a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	685b      	ldr	r3, [r3, #4]
 8006d62:	491e      	ldr	r1, [pc, #120]	; (8006ddc <HAL_I2C_Init+0x278>)
 8006d64:	428b      	cmp	r3, r1
 8006d66:	d819      	bhi.n	8006d9c <HAL_I2C_Init+0x238>
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	1e59      	subs	r1, r3, #1
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	685b      	ldr	r3, [r3, #4]
 8006d70:	005b      	lsls	r3, r3, #1
 8006d72:	fbb1 f3f3 	udiv	r3, r1, r3
 8006d76:	1c59      	adds	r1, r3, #1
 8006d78:	f640 73fc 	movw	r3, #4092	; 0xffc
 8006d7c:	400b      	ands	r3, r1
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d00a      	beq.n	8006d98 <HAL_I2C_Init+0x234>
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	1e59      	subs	r1, r3, #1
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	685b      	ldr	r3, [r3, #4]
 8006d8a:	005b      	lsls	r3, r3, #1
 8006d8c:	fbb1 f3f3 	udiv	r3, r1, r3
 8006d90:	3301      	adds	r3, #1
 8006d92:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006d96:	e065      	b.n	8006e64 <HAL_I2C_Init+0x300>
 8006d98:	2304      	movs	r3, #4
 8006d9a:	e063      	b.n	8006e64 <HAL_I2C_Init+0x300>
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	689b      	ldr	r3, [r3, #8]
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d125      	bne.n	8006df0 <HAL_I2C_Init+0x28c>
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	1e58      	subs	r0, r3, #1
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	6859      	ldr	r1, [r3, #4]
 8006dac:	460b      	mov	r3, r1
 8006dae:	005b      	lsls	r3, r3, #1
 8006db0:	440b      	add	r3, r1
 8006db2:	fbb0 f3f3 	udiv	r3, r0, r3
 8006db6:	3301      	adds	r3, #1
 8006db8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	bf0c      	ite	eq
 8006dc0:	2301      	moveq	r3, #1
 8006dc2:	2300      	movne	r3, #0
 8006dc4:	b2db      	uxtb	r3, r3
 8006dc6:	e026      	b.n	8006e16 <HAL_I2C_Init+0x2b2>
 8006dc8:	40005400 	.word	0x40005400
 8006dcc:	40005800 	.word	0x40005800
 8006dd0:	40005c00 	.word	0x40005c00
 8006dd4:	0801112c 	.word	0x0801112c
 8006dd8:	00061a80 	.word	0x00061a80
 8006ddc:	000186a0 	.word	0x000186a0
 8006de0:	001e847f 	.word	0x001e847f
 8006de4:	003d08ff 	.word	0x003d08ff
 8006de8:	431bde83 	.word	0x431bde83
 8006dec:	10624dd3 	.word	0x10624dd3
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	1e58      	subs	r0, r3, #1
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	6859      	ldr	r1, [r3, #4]
 8006df8:	460b      	mov	r3, r1
 8006dfa:	009b      	lsls	r3, r3, #2
 8006dfc:	440b      	add	r3, r1
 8006dfe:	0099      	lsls	r1, r3, #2
 8006e00:	440b      	add	r3, r1
 8006e02:	fbb0 f3f3 	udiv	r3, r0, r3
 8006e06:	3301      	adds	r3, #1
 8006e08:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	bf0c      	ite	eq
 8006e10:	2301      	moveq	r3, #1
 8006e12:	2300      	movne	r3, #0
 8006e14:	b2db      	uxtb	r3, r3
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d001      	beq.n	8006e1e <HAL_I2C_Init+0x2ba>
 8006e1a:	2301      	movs	r3, #1
 8006e1c:	e022      	b.n	8006e64 <HAL_I2C_Init+0x300>
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	689b      	ldr	r3, [r3, #8]
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d10e      	bne.n	8006e44 <HAL_I2C_Init+0x2e0>
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	1e58      	subs	r0, r3, #1
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	6859      	ldr	r1, [r3, #4]
 8006e2e:	460b      	mov	r3, r1
 8006e30:	005b      	lsls	r3, r3, #1
 8006e32:	440b      	add	r3, r1
 8006e34:	fbb0 f3f3 	udiv	r3, r0, r3
 8006e38:	3301      	adds	r3, #1
 8006e3a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006e3e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006e42:	e00f      	b.n	8006e64 <HAL_I2C_Init+0x300>
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	1e58      	subs	r0, r3, #1
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	6859      	ldr	r1, [r3, #4]
 8006e4c:	460b      	mov	r3, r1
 8006e4e:	009b      	lsls	r3, r3, #2
 8006e50:	440b      	add	r3, r1
 8006e52:	0099      	lsls	r1, r3, #2
 8006e54:	440b      	add	r3, r1
 8006e56:	fbb0 f3f3 	udiv	r3, r0, r3
 8006e5a:	3301      	adds	r3, #1
 8006e5c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006e60:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006e64:	6879      	ldr	r1, [r7, #4]
 8006e66:	6809      	ldr	r1, [r1, #0]
 8006e68:	4313      	orrs	r3, r2
 8006e6a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	69da      	ldr	r2, [r3, #28]
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	6a1b      	ldr	r3, [r3, #32]
 8006e7e:	431a      	orrs	r2, r3
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	430a      	orrs	r2, r1
 8006e86:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	689b      	ldr	r3, [r3, #8]
 8006e8e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8006e92:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8006e96:	687a      	ldr	r2, [r7, #4]
 8006e98:	6911      	ldr	r1, [r2, #16]
 8006e9a:	687a      	ldr	r2, [r7, #4]
 8006e9c:	68d2      	ldr	r2, [r2, #12]
 8006e9e:	4311      	orrs	r1, r2
 8006ea0:	687a      	ldr	r2, [r7, #4]
 8006ea2:	6812      	ldr	r2, [r2, #0]
 8006ea4:	430b      	orrs	r3, r1
 8006ea6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	68db      	ldr	r3, [r3, #12]
 8006eae:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	695a      	ldr	r2, [r3, #20]
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	699b      	ldr	r3, [r3, #24]
 8006eba:	431a      	orrs	r2, r3
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	430a      	orrs	r2, r1
 8006ec2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	681a      	ldr	r2, [r3, #0]
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	f042 0201 	orr.w	r2, r2, #1
 8006ed2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	2200      	movs	r2, #0
 8006ed8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	2220      	movs	r2, #32
 8006ede:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	2200      	movs	r2, #0
 8006ee6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	2200      	movs	r2, #0
 8006eec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006ef0:	2300      	movs	r3, #0
}
 8006ef2:	4618      	mov	r0, r3
 8006ef4:	3710      	adds	r7, #16
 8006ef6:	46bd      	mov	sp, r7
 8006ef8:	bd80      	pop	{r7, pc}
 8006efa:	bf00      	nop

08006efc <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8006efc:	b580      	push	{r7, lr}
 8006efe:	b082      	sub	sp, #8
 8006f00:	af00      	add	r7, sp, #0
 8006f02:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d101      	bne.n	8006f0e <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8006f0a:	2301      	movs	r3, #1
 8006f0c:	e035      	b.n	8006f7a <HAL_I2C_DeInit+0x7e>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	4a1c      	ldr	r2, [pc, #112]	; (8006f84 <HAL_I2C_DeInit+0x88>)
 8006f14:	4293      	cmp	r3, r2
 8006f16:	d00e      	beq.n	8006f36 <HAL_I2C_DeInit+0x3a>
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	4a1a      	ldr	r2, [pc, #104]	; (8006f88 <HAL_I2C_DeInit+0x8c>)
 8006f1e:	4293      	cmp	r3, r2
 8006f20:	d009      	beq.n	8006f36 <HAL_I2C_DeInit+0x3a>
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	4a19      	ldr	r2, [pc, #100]	; (8006f8c <HAL_I2C_DeInit+0x90>)
 8006f28:	4293      	cmp	r3, r2
 8006f2a:	d004      	beq.n	8006f36 <HAL_I2C_DeInit+0x3a>
 8006f2c:	f240 212e 	movw	r1, #558	; 0x22e
 8006f30:	4817      	ldr	r0, [pc, #92]	; (8006f90 <HAL_I2C_DeInit+0x94>)
 8006f32:	f7fb fff6 	bl	8002f22 <assert_failed>

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	2224      	movs	r2, #36	; 0x24
 8006f3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	681a      	ldr	r2, [r3, #0]
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	f022 0201 	bic.w	r2, r2, #1
 8006f4c:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8006f4e:	6878      	ldr	r0, [r7, #4]
 8006f50:	f7fb fda4 	bl	8002a9c <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	2200      	movs	r2, #0
 8006f58:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	2200      	movs	r2, #0
 8006f5e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	2200      	movs	r2, #0
 8006f66:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	2200      	movs	r2, #0
 8006f6c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	2200      	movs	r2, #0
 8006f74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006f78:	2300      	movs	r3, #0
}
 8006f7a:	4618      	mov	r0, r3
 8006f7c:	3708      	adds	r7, #8
 8006f7e:	46bd      	mov	sp, r7
 8006f80:	bd80      	pop	{r7, pc}
 8006f82:	bf00      	nop
 8006f84:	40005400 	.word	0x40005400
 8006f88:	40005800 	.word	0x40005800
 8006f8c:	40005c00 	.word	0x40005c00
 8006f90:	0801112c 	.word	0x0801112c

08006f94 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006f94:	b580      	push	{r7, lr}
 8006f96:	b088      	sub	sp, #32
 8006f98:	af02      	add	r7, sp, #8
 8006f9a:	60f8      	str	r0, [r7, #12]
 8006f9c:	4608      	mov	r0, r1
 8006f9e:	4611      	mov	r1, r2
 8006fa0:	461a      	mov	r2, r3
 8006fa2:	4603      	mov	r3, r0
 8006fa4:	817b      	strh	r3, [r7, #10]
 8006fa6:	460b      	mov	r3, r1
 8006fa8:	813b      	strh	r3, [r7, #8]
 8006faa:	4613      	mov	r3, r2
 8006fac:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006fae:	f7fd feff 	bl	8004db0 <HAL_GetTick>
 8006fb2:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 8006fb4:	88fb      	ldrh	r3, [r7, #6]
 8006fb6:	2b01      	cmp	r3, #1
 8006fb8:	d007      	beq.n	8006fca <HAL_I2C_Mem_Write+0x36>
 8006fba:	88fb      	ldrh	r3, [r7, #6]
 8006fbc:	2b10      	cmp	r3, #16
 8006fbe:	d004      	beq.n	8006fca <HAL_I2C_Mem_Write+0x36>
 8006fc0:	f640 11b9 	movw	r1, #2489	; 0x9b9
 8006fc4:	4873      	ldr	r0, [pc, #460]	; (8007194 <HAL_I2C_Mem_Write+0x200>)
 8006fc6:	f7fb ffac 	bl	8002f22 <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006fca:	68fb      	ldr	r3, [r7, #12]
 8006fcc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006fd0:	b2db      	uxtb	r3, r3
 8006fd2:	2b20      	cmp	r3, #32
 8006fd4:	f040 80d9 	bne.w	800718a <HAL_I2C_Mem_Write+0x1f6>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006fd8:	697b      	ldr	r3, [r7, #20]
 8006fda:	9300      	str	r3, [sp, #0]
 8006fdc:	2319      	movs	r3, #25
 8006fde:	2201      	movs	r2, #1
 8006fe0:	496d      	ldr	r1, [pc, #436]	; (8007198 <HAL_I2C_Mem_Write+0x204>)
 8006fe2:	68f8      	ldr	r0, [r7, #12]
 8006fe4:	f000 fc8c 	bl	8007900 <I2C_WaitOnFlagUntilTimeout>
 8006fe8:	4603      	mov	r3, r0
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d001      	beq.n	8006ff2 <HAL_I2C_Mem_Write+0x5e>
    {
      return HAL_BUSY;
 8006fee:	2302      	movs	r3, #2
 8006ff0:	e0cc      	b.n	800718c <HAL_I2C_Mem_Write+0x1f8>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006ff8:	2b01      	cmp	r3, #1
 8006ffa:	d101      	bne.n	8007000 <HAL_I2C_Mem_Write+0x6c>
 8006ffc:	2302      	movs	r3, #2
 8006ffe:	e0c5      	b.n	800718c <HAL_I2C_Mem_Write+0x1f8>
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	2201      	movs	r2, #1
 8007004:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	f003 0301 	and.w	r3, r3, #1
 8007012:	2b01      	cmp	r3, #1
 8007014:	d007      	beq.n	8007026 <HAL_I2C_Mem_Write+0x92>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	681a      	ldr	r2, [r3, #0]
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	f042 0201 	orr.w	r2, r2, #1
 8007024:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	681a      	ldr	r2, [r3, #0]
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007034:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	2221      	movs	r2, #33	; 0x21
 800703a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	2240      	movs	r2, #64	; 0x40
 8007042:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	2200      	movs	r2, #0
 800704a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	6a3a      	ldr	r2, [r7, #32]
 8007050:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8007056:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800705c:	b29a      	uxth	r2, r3
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	4a4d      	ldr	r2, [pc, #308]	; (800719c <HAL_I2C_Mem_Write+0x208>)
 8007066:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007068:	88f8      	ldrh	r0, [r7, #6]
 800706a:	893a      	ldrh	r2, [r7, #8]
 800706c:	8979      	ldrh	r1, [r7, #10]
 800706e:	697b      	ldr	r3, [r7, #20]
 8007070:	9301      	str	r3, [sp, #4]
 8007072:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007074:	9300      	str	r3, [sp, #0]
 8007076:	4603      	mov	r3, r0
 8007078:	68f8      	ldr	r0, [r7, #12]
 800707a:	f000 fac3 	bl	8007604 <I2C_RequestMemoryWrite>
 800707e:	4603      	mov	r3, r0
 8007080:	2b00      	cmp	r3, #0
 8007082:	d052      	beq.n	800712a <HAL_I2C_Mem_Write+0x196>
    {
      return HAL_ERROR;
 8007084:	2301      	movs	r3, #1
 8007086:	e081      	b.n	800718c <HAL_I2C_Mem_Write+0x1f8>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007088:	697a      	ldr	r2, [r7, #20]
 800708a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800708c:	68f8      	ldr	r0, [r7, #12]
 800708e:	f000 fd0d 	bl	8007aac <I2C_WaitOnTXEFlagUntilTimeout>
 8007092:	4603      	mov	r3, r0
 8007094:	2b00      	cmp	r3, #0
 8007096:	d00d      	beq.n	80070b4 <HAL_I2C_Mem_Write+0x120>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800709c:	2b04      	cmp	r3, #4
 800709e:	d107      	bne.n	80070b0 <HAL_I2C_Mem_Write+0x11c>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	681a      	ldr	r2, [r3, #0]
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80070ae:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80070b0:	2301      	movs	r3, #1
 80070b2:	e06b      	b.n	800718c <HAL_I2C_Mem_Write+0x1f8>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070b8:	781a      	ldrb	r2, [r3, #0]
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070c4:	1c5a      	adds	r2, r3, #1
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80070ce:	3b01      	subs	r3, #1
 80070d0:	b29a      	uxth	r2, r3
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80070da:	b29b      	uxth	r3, r3
 80070dc:	3b01      	subs	r3, #1
 80070de:	b29a      	uxth	r2, r3
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	695b      	ldr	r3, [r3, #20]
 80070ea:	f003 0304 	and.w	r3, r3, #4
 80070ee:	2b04      	cmp	r3, #4
 80070f0:	d11b      	bne.n	800712a <HAL_I2C_Mem_Write+0x196>
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	d017      	beq.n	800712a <HAL_I2C_Mem_Write+0x196>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070fe:	781a      	ldrb	r2, [r3, #0]
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800710a:	1c5a      	adds	r2, r3, #1
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007114:	3b01      	subs	r3, #1
 8007116:	b29a      	uxth	r2, r3
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007120:	b29b      	uxth	r3, r3
 8007122:	3b01      	subs	r3, #1
 8007124:	b29a      	uxth	r2, r3
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800712e:	2b00      	cmp	r3, #0
 8007130:	d1aa      	bne.n	8007088 <HAL_I2C_Mem_Write+0xf4>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007132:	697a      	ldr	r2, [r7, #20]
 8007134:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007136:	68f8      	ldr	r0, [r7, #12]
 8007138:	f000 fcf9 	bl	8007b2e <I2C_WaitOnBTFFlagUntilTimeout>
 800713c:	4603      	mov	r3, r0
 800713e:	2b00      	cmp	r3, #0
 8007140:	d00d      	beq.n	800715e <HAL_I2C_Mem_Write+0x1ca>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007146:	2b04      	cmp	r3, #4
 8007148:	d107      	bne.n	800715a <HAL_I2C_Mem_Write+0x1c6>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	681a      	ldr	r2, [r3, #0]
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007158:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800715a:	2301      	movs	r3, #1
 800715c:	e016      	b.n	800718c <HAL_I2C_Mem_Write+0x1f8>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	681a      	ldr	r2, [r3, #0]
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800716c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	2220      	movs	r2, #32
 8007172:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	2200      	movs	r2, #0
 800717a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	2200      	movs	r2, #0
 8007182:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8007186:	2300      	movs	r3, #0
 8007188:	e000      	b.n	800718c <HAL_I2C_Mem_Write+0x1f8>
  }
  else
  {
    return HAL_BUSY;
 800718a:	2302      	movs	r3, #2
  }
}
 800718c:	4618      	mov	r0, r3
 800718e:	3718      	adds	r7, #24
 8007190:	46bd      	mov	sp, r7
 8007192:	bd80      	pop	{r7, pc}
 8007194:	0801112c 	.word	0x0801112c
 8007198:	00100002 	.word	0x00100002
 800719c:	ffff0000 	.word	0xffff0000

080071a0 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80071a0:	b580      	push	{r7, lr}
 80071a2:	b08c      	sub	sp, #48	; 0x30
 80071a4:	af02      	add	r7, sp, #8
 80071a6:	60f8      	str	r0, [r7, #12]
 80071a8:	4608      	mov	r0, r1
 80071aa:	4611      	mov	r1, r2
 80071ac:	461a      	mov	r2, r3
 80071ae:	4603      	mov	r3, r0
 80071b0:	817b      	strh	r3, [r7, #10]
 80071b2:	460b      	mov	r3, r1
 80071b4:	813b      	strh	r3, [r7, #8]
 80071b6:	4613      	mov	r3, r2
 80071b8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80071ba:	f7fd fdf9 	bl	8004db0 <HAL_GetTick>
 80071be:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 80071c0:	88fb      	ldrh	r3, [r7, #6]
 80071c2:	2b01      	cmp	r3, #1
 80071c4:	d007      	beq.n	80071d6 <HAL_I2C_Mem_Read+0x36>
 80071c6:	88fb      	ldrh	r3, [r7, #6]
 80071c8:	2b10      	cmp	r3, #16
 80071ca:	d004      	beq.n	80071d6 <HAL_I2C_Mem_Read+0x36>
 80071cc:	f640 2134 	movw	r1, #2612	; 0xa34
 80071d0:	4881      	ldr	r0, [pc, #516]	; (80073d8 <HAL_I2C_Mem_Read+0x238>)
 80071d2:	f7fb fea6 	bl	8002f22 <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_READY)
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80071dc:	b2db      	uxtb	r3, r3
 80071de:	2b20      	cmp	r3, #32
 80071e0:	f040 8209 	bne.w	80075f6 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80071e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071e6:	9300      	str	r3, [sp, #0]
 80071e8:	2319      	movs	r3, #25
 80071ea:	2201      	movs	r2, #1
 80071ec:	497b      	ldr	r1, [pc, #492]	; (80073dc <HAL_I2C_Mem_Read+0x23c>)
 80071ee:	68f8      	ldr	r0, [r7, #12]
 80071f0:	f000 fb86 	bl	8007900 <I2C_WaitOnFlagUntilTimeout>
 80071f4:	4603      	mov	r3, r0
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d001      	beq.n	80071fe <HAL_I2C_Mem_Read+0x5e>
    {
      return HAL_BUSY;
 80071fa:	2302      	movs	r3, #2
 80071fc:	e1fc      	b.n	80075f8 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007204:	2b01      	cmp	r3, #1
 8007206:	d101      	bne.n	800720c <HAL_I2C_Mem_Read+0x6c>
 8007208:	2302      	movs	r3, #2
 800720a:	e1f5      	b.n	80075f8 <HAL_I2C_Mem_Read+0x458>
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	2201      	movs	r2, #1
 8007210:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	f003 0301 	and.w	r3, r3, #1
 800721e:	2b01      	cmp	r3, #1
 8007220:	d007      	beq.n	8007232 <HAL_I2C_Mem_Read+0x92>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	681a      	ldr	r2, [r3, #0]
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	f042 0201 	orr.w	r2, r2, #1
 8007230:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	681a      	ldr	r2, [r3, #0]
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007240:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	2222      	movs	r2, #34	; 0x22
 8007246:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	2240      	movs	r2, #64	; 0x40
 800724e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	2200      	movs	r2, #0
 8007256:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800725c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8007262:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007268:	b29a      	uxth	r2, r3
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	4a5b      	ldr	r2, [pc, #364]	; (80073e0 <HAL_I2C_Mem_Read+0x240>)
 8007272:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007274:	88f8      	ldrh	r0, [r7, #6]
 8007276:	893a      	ldrh	r2, [r7, #8]
 8007278:	8979      	ldrh	r1, [r7, #10]
 800727a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800727c:	9301      	str	r3, [sp, #4]
 800727e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007280:	9300      	str	r3, [sp, #0]
 8007282:	4603      	mov	r3, r0
 8007284:	68f8      	ldr	r0, [r7, #12]
 8007286:	f000 fa53 	bl	8007730 <I2C_RequestMemoryRead>
 800728a:	4603      	mov	r3, r0
 800728c:	2b00      	cmp	r3, #0
 800728e:	d001      	beq.n	8007294 <HAL_I2C_Mem_Read+0xf4>
    {
      return HAL_ERROR;
 8007290:	2301      	movs	r3, #1
 8007292:	e1b1      	b.n	80075f8 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007298:	2b00      	cmp	r3, #0
 800729a:	d113      	bne.n	80072c4 <HAL_I2C_Mem_Read+0x124>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800729c:	2300      	movs	r3, #0
 800729e:	623b      	str	r3, [r7, #32]
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	695b      	ldr	r3, [r3, #20]
 80072a6:	623b      	str	r3, [r7, #32]
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	699b      	ldr	r3, [r3, #24]
 80072ae:	623b      	str	r3, [r7, #32]
 80072b0:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	681a      	ldr	r2, [r3, #0]
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80072c0:	601a      	str	r2, [r3, #0]
 80072c2:	e185      	b.n	80075d0 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80072c8:	2b01      	cmp	r3, #1
 80072ca:	d11b      	bne.n	8007304 <HAL_I2C_Mem_Read+0x164>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	681a      	ldr	r2, [r3, #0]
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80072da:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80072dc:	2300      	movs	r3, #0
 80072de:	61fb      	str	r3, [r7, #28]
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	695b      	ldr	r3, [r3, #20]
 80072e6:	61fb      	str	r3, [r7, #28]
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	699b      	ldr	r3, [r3, #24]
 80072ee:	61fb      	str	r3, [r7, #28]
 80072f0:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	681a      	ldr	r2, [r3, #0]
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007300:	601a      	str	r2, [r3, #0]
 8007302:	e165      	b.n	80075d0 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007308:	2b02      	cmp	r3, #2
 800730a:	d11b      	bne.n	8007344 <HAL_I2C_Mem_Read+0x1a4>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	681a      	ldr	r2, [r3, #0]
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800731a:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	681a      	ldr	r2, [r3, #0]
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800732a:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800732c:	2300      	movs	r3, #0
 800732e:	61bb      	str	r3, [r7, #24]
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	695b      	ldr	r3, [r3, #20]
 8007336:	61bb      	str	r3, [r7, #24]
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	699b      	ldr	r3, [r3, #24]
 800733e:	61bb      	str	r3, [r7, #24]
 8007340:	69bb      	ldr	r3, [r7, #24]
 8007342:	e145      	b.n	80075d0 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007344:	2300      	movs	r3, #0
 8007346:	617b      	str	r3, [r7, #20]
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	695b      	ldr	r3, [r3, #20]
 800734e:	617b      	str	r3, [r7, #20]
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	699b      	ldr	r3, [r3, #24]
 8007356:	617b      	str	r3, [r7, #20]
 8007358:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800735a:	e139      	b.n	80075d0 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007360:	2b03      	cmp	r3, #3
 8007362:	f200 80f2 	bhi.w	800754a <HAL_I2C_Mem_Read+0x3aa>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800736a:	2b01      	cmp	r3, #1
 800736c:	d123      	bne.n	80073b6 <HAL_I2C_Mem_Read+0x216>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800736e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007370:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007372:	68f8      	ldr	r0, [r7, #12]
 8007374:	f000 fc1c 	bl	8007bb0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8007378:	4603      	mov	r3, r0
 800737a:	2b00      	cmp	r3, #0
 800737c:	d001      	beq.n	8007382 <HAL_I2C_Mem_Read+0x1e2>
          {
            return HAL_ERROR;
 800737e:	2301      	movs	r3, #1
 8007380:	e13a      	b.n	80075f8 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	691a      	ldr	r2, [r3, #16]
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800738c:	b2d2      	uxtb	r2, r2
 800738e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007394:	1c5a      	adds	r2, r3, #1
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800739e:	3b01      	subs	r3, #1
 80073a0:	b29a      	uxth	r2, r3
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80073aa:	b29b      	uxth	r3, r3
 80073ac:	3b01      	subs	r3, #1
 80073ae:	b29a      	uxth	r2, r3
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	855a      	strh	r2, [r3, #42]	; 0x2a
 80073b4:	e10c      	b.n	80075d0 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80073ba:	2b02      	cmp	r3, #2
 80073bc:	d14f      	bne.n	800745e <HAL_I2C_Mem_Read+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80073be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073c0:	9300      	str	r3, [sp, #0]
 80073c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80073c4:	2200      	movs	r2, #0
 80073c6:	4907      	ldr	r1, [pc, #28]	; (80073e4 <HAL_I2C_Mem_Read+0x244>)
 80073c8:	68f8      	ldr	r0, [r7, #12]
 80073ca:	f000 fa99 	bl	8007900 <I2C_WaitOnFlagUntilTimeout>
 80073ce:	4603      	mov	r3, r0
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	d009      	beq.n	80073e8 <HAL_I2C_Mem_Read+0x248>
          {
            return HAL_ERROR;
 80073d4:	2301      	movs	r3, #1
 80073d6:	e10f      	b.n	80075f8 <HAL_I2C_Mem_Read+0x458>
 80073d8:	0801112c 	.word	0x0801112c
 80073dc:	00100002 	.word	0x00100002
 80073e0:	ffff0000 	.word	0xffff0000
 80073e4:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	681a      	ldr	r2, [r3, #0]
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80073f6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	691a      	ldr	r2, [r3, #16]
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007402:	b2d2      	uxtb	r2, r2
 8007404:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800740a:	1c5a      	adds	r2, r3, #1
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007414:	3b01      	subs	r3, #1
 8007416:	b29a      	uxth	r2, r3
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007420:	b29b      	uxth	r3, r3
 8007422:	3b01      	subs	r3, #1
 8007424:	b29a      	uxth	r2, r3
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	691a      	ldr	r2, [r3, #16]
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007434:	b2d2      	uxtb	r2, r2
 8007436:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800743c:	1c5a      	adds	r2, r3, #1
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007446:	3b01      	subs	r3, #1
 8007448:	b29a      	uxth	r2, r3
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007452:	b29b      	uxth	r3, r3
 8007454:	3b01      	subs	r3, #1
 8007456:	b29a      	uxth	r2, r3
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800745c:	e0b8      	b.n	80075d0 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800745e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007460:	9300      	str	r3, [sp, #0]
 8007462:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007464:	2200      	movs	r2, #0
 8007466:	4966      	ldr	r1, [pc, #408]	; (8007600 <HAL_I2C_Mem_Read+0x460>)
 8007468:	68f8      	ldr	r0, [r7, #12]
 800746a:	f000 fa49 	bl	8007900 <I2C_WaitOnFlagUntilTimeout>
 800746e:	4603      	mov	r3, r0
 8007470:	2b00      	cmp	r3, #0
 8007472:	d001      	beq.n	8007478 <HAL_I2C_Mem_Read+0x2d8>
          {
            return HAL_ERROR;
 8007474:	2301      	movs	r3, #1
 8007476:	e0bf      	b.n	80075f8 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	681a      	ldr	r2, [r3, #0]
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007486:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	691a      	ldr	r2, [r3, #16]
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007492:	b2d2      	uxtb	r2, r2
 8007494:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800749a:	1c5a      	adds	r2, r3, #1
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80074a4:	3b01      	subs	r3, #1
 80074a6:	b29a      	uxth	r2, r3
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80074b0:	b29b      	uxth	r3, r3
 80074b2:	3b01      	subs	r3, #1
 80074b4:	b29a      	uxth	r2, r3
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80074ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074bc:	9300      	str	r3, [sp, #0]
 80074be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80074c0:	2200      	movs	r2, #0
 80074c2:	494f      	ldr	r1, [pc, #316]	; (8007600 <HAL_I2C_Mem_Read+0x460>)
 80074c4:	68f8      	ldr	r0, [r7, #12]
 80074c6:	f000 fa1b 	bl	8007900 <I2C_WaitOnFlagUntilTimeout>
 80074ca:	4603      	mov	r3, r0
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d001      	beq.n	80074d4 <HAL_I2C_Mem_Read+0x334>
          {
            return HAL_ERROR;
 80074d0:	2301      	movs	r3, #1
 80074d2:	e091      	b.n	80075f8 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	681a      	ldr	r2, [r3, #0]
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80074e2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	691a      	ldr	r2, [r3, #16]
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074ee:	b2d2      	uxtb	r2, r2
 80074f0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074f6:	1c5a      	adds	r2, r3, #1
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007500:	3b01      	subs	r3, #1
 8007502:	b29a      	uxth	r2, r3
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800750c:	b29b      	uxth	r3, r3
 800750e:	3b01      	subs	r3, #1
 8007510:	b29a      	uxth	r2, r3
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	691a      	ldr	r2, [r3, #16]
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007520:	b2d2      	uxtb	r2, r2
 8007522:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007528:	1c5a      	adds	r2, r3, #1
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007532:	3b01      	subs	r3, #1
 8007534:	b29a      	uxth	r2, r3
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800753e:	b29b      	uxth	r3, r3
 8007540:	3b01      	subs	r3, #1
 8007542:	b29a      	uxth	r2, r3
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	855a      	strh	r2, [r3, #42]	; 0x2a
 8007548:	e042      	b.n	80075d0 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800754a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800754c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800754e:	68f8      	ldr	r0, [r7, #12]
 8007550:	f000 fb2e 	bl	8007bb0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8007554:	4603      	mov	r3, r0
 8007556:	2b00      	cmp	r3, #0
 8007558:	d001      	beq.n	800755e <HAL_I2C_Mem_Read+0x3be>
        {
          return HAL_ERROR;
 800755a:	2301      	movs	r3, #1
 800755c:	e04c      	b.n	80075f8 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	691a      	ldr	r2, [r3, #16]
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007568:	b2d2      	uxtb	r2, r2
 800756a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007570:	1c5a      	adds	r2, r3, #1
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800757a:	3b01      	subs	r3, #1
 800757c:	b29a      	uxth	r2, r3
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007586:	b29b      	uxth	r3, r3
 8007588:	3b01      	subs	r3, #1
 800758a:	b29a      	uxth	r2, r3
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	695b      	ldr	r3, [r3, #20]
 8007596:	f003 0304 	and.w	r3, r3, #4
 800759a:	2b04      	cmp	r3, #4
 800759c:	d118      	bne.n	80075d0 <HAL_I2C_Mem_Read+0x430>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	691a      	ldr	r2, [r3, #16]
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075a8:	b2d2      	uxtb	r2, r2
 80075aa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075b0:	1c5a      	adds	r2, r3, #1
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80075ba:	3b01      	subs	r3, #1
 80075bc:	b29a      	uxth	r2, r3
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80075c6:	b29b      	uxth	r3, r3
 80075c8:	3b01      	subs	r3, #1
 80075ca:	b29a      	uxth	r2, r3
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	f47f aec1 	bne.w	800735c <HAL_I2C_Mem_Read+0x1bc>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	2220      	movs	r2, #32
 80075de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	2200      	movs	r2, #0
 80075e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	2200      	movs	r2, #0
 80075ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80075f2:	2300      	movs	r3, #0
 80075f4:	e000      	b.n	80075f8 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 80075f6:	2302      	movs	r3, #2
  }
}
 80075f8:	4618      	mov	r0, r3
 80075fa:	3728      	adds	r7, #40	; 0x28
 80075fc:	46bd      	mov	sp, r7
 80075fe:	bd80      	pop	{r7, pc}
 8007600:	00010004 	.word	0x00010004

08007604 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8007604:	b580      	push	{r7, lr}
 8007606:	b088      	sub	sp, #32
 8007608:	af02      	add	r7, sp, #8
 800760a:	60f8      	str	r0, [r7, #12]
 800760c:	4608      	mov	r0, r1
 800760e:	4611      	mov	r1, r2
 8007610:	461a      	mov	r2, r3
 8007612:	4603      	mov	r3, r0
 8007614:	817b      	strh	r3, [r7, #10]
 8007616:	460b      	mov	r3, r1
 8007618:	813b      	strh	r3, [r7, #8]
 800761a:	4613      	mov	r3, r2
 800761c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	681a      	ldr	r2, [r3, #0]
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800762c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800762e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007630:	9300      	str	r3, [sp, #0]
 8007632:	6a3b      	ldr	r3, [r7, #32]
 8007634:	2200      	movs	r2, #0
 8007636:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800763a:	68f8      	ldr	r0, [r7, #12]
 800763c:	f000 f960 	bl	8007900 <I2C_WaitOnFlagUntilTimeout>
 8007640:	4603      	mov	r3, r0
 8007642:	2b00      	cmp	r3, #0
 8007644:	d00d      	beq.n	8007662 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007650:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007654:	d103      	bne.n	800765e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	f44f 7200 	mov.w	r2, #512	; 0x200
 800765c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800765e:	2303      	movs	r3, #3
 8007660:	e05f      	b.n	8007722 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007662:	897b      	ldrh	r3, [r7, #10]
 8007664:	b2db      	uxtb	r3, r3
 8007666:	461a      	mov	r2, r3
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007670:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007672:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007674:	6a3a      	ldr	r2, [r7, #32]
 8007676:	492d      	ldr	r1, [pc, #180]	; (800772c <I2C_RequestMemoryWrite+0x128>)
 8007678:	68f8      	ldr	r0, [r7, #12]
 800767a:	f000 f998 	bl	80079ae <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800767e:	4603      	mov	r3, r0
 8007680:	2b00      	cmp	r3, #0
 8007682:	d001      	beq.n	8007688 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8007684:	2301      	movs	r3, #1
 8007686:	e04c      	b.n	8007722 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007688:	2300      	movs	r3, #0
 800768a:	617b      	str	r3, [r7, #20]
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	695b      	ldr	r3, [r3, #20]
 8007692:	617b      	str	r3, [r7, #20]
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	699b      	ldr	r3, [r3, #24]
 800769a:	617b      	str	r3, [r7, #20]
 800769c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800769e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80076a0:	6a39      	ldr	r1, [r7, #32]
 80076a2:	68f8      	ldr	r0, [r7, #12]
 80076a4:	f000 fa02 	bl	8007aac <I2C_WaitOnTXEFlagUntilTimeout>
 80076a8:	4603      	mov	r3, r0
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	d00d      	beq.n	80076ca <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076b2:	2b04      	cmp	r3, #4
 80076b4:	d107      	bne.n	80076c6 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80076b6:	68fb      	ldr	r3, [r7, #12]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	681a      	ldr	r2, [r3, #0]
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80076c4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80076c6:	2301      	movs	r3, #1
 80076c8:	e02b      	b.n	8007722 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80076ca:	88fb      	ldrh	r3, [r7, #6]
 80076cc:	2b01      	cmp	r3, #1
 80076ce:	d105      	bne.n	80076dc <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80076d0:	893b      	ldrh	r3, [r7, #8]
 80076d2:	b2da      	uxtb	r2, r3
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	611a      	str	r2, [r3, #16]
 80076da:	e021      	b.n	8007720 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80076dc:	893b      	ldrh	r3, [r7, #8]
 80076de:	0a1b      	lsrs	r3, r3, #8
 80076e0:	b29b      	uxth	r3, r3
 80076e2:	b2da      	uxtb	r2, r3
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80076ea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80076ec:	6a39      	ldr	r1, [r7, #32]
 80076ee:	68f8      	ldr	r0, [r7, #12]
 80076f0:	f000 f9dc 	bl	8007aac <I2C_WaitOnTXEFlagUntilTimeout>
 80076f4:	4603      	mov	r3, r0
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d00d      	beq.n	8007716 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076fe:	2b04      	cmp	r3, #4
 8007700:	d107      	bne.n	8007712 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	681a      	ldr	r2, [r3, #0]
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007710:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007712:	2301      	movs	r3, #1
 8007714:	e005      	b.n	8007722 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007716:	893b      	ldrh	r3, [r7, #8]
 8007718:	b2da      	uxtb	r2, r3
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8007720:	2300      	movs	r3, #0
}
 8007722:	4618      	mov	r0, r3
 8007724:	3718      	adds	r7, #24
 8007726:	46bd      	mov	sp, r7
 8007728:	bd80      	pop	{r7, pc}
 800772a:	bf00      	nop
 800772c:	00010002 	.word	0x00010002

08007730 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8007730:	b580      	push	{r7, lr}
 8007732:	b088      	sub	sp, #32
 8007734:	af02      	add	r7, sp, #8
 8007736:	60f8      	str	r0, [r7, #12]
 8007738:	4608      	mov	r0, r1
 800773a:	4611      	mov	r1, r2
 800773c:	461a      	mov	r2, r3
 800773e:	4603      	mov	r3, r0
 8007740:	817b      	strh	r3, [r7, #10]
 8007742:	460b      	mov	r3, r1
 8007744:	813b      	strh	r3, [r7, #8]
 8007746:	4613      	mov	r3, r2
 8007748:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	681a      	ldr	r2, [r3, #0]
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007758:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	681a      	ldr	r2, [r3, #0]
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007768:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800776a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800776c:	9300      	str	r3, [sp, #0]
 800776e:	6a3b      	ldr	r3, [r7, #32]
 8007770:	2200      	movs	r2, #0
 8007772:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007776:	68f8      	ldr	r0, [r7, #12]
 8007778:	f000 f8c2 	bl	8007900 <I2C_WaitOnFlagUntilTimeout>
 800777c:	4603      	mov	r3, r0
 800777e:	2b00      	cmp	r3, #0
 8007780:	d00d      	beq.n	800779e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007782:	68fb      	ldr	r3, [r7, #12]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800778c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007790:	d103      	bne.n	800779a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007798:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800779a:	2303      	movs	r3, #3
 800779c:	e0aa      	b.n	80078f4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800779e:	897b      	ldrh	r3, [r7, #10]
 80077a0:	b2db      	uxtb	r3, r3
 80077a2:	461a      	mov	r2, r3
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80077ac:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80077ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077b0:	6a3a      	ldr	r2, [r7, #32]
 80077b2:	4952      	ldr	r1, [pc, #328]	; (80078fc <I2C_RequestMemoryRead+0x1cc>)
 80077b4:	68f8      	ldr	r0, [r7, #12]
 80077b6:	f000 f8fa 	bl	80079ae <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80077ba:	4603      	mov	r3, r0
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d001      	beq.n	80077c4 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80077c0:	2301      	movs	r3, #1
 80077c2:	e097      	b.n	80078f4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80077c4:	2300      	movs	r3, #0
 80077c6:	617b      	str	r3, [r7, #20]
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	695b      	ldr	r3, [r3, #20]
 80077ce:	617b      	str	r3, [r7, #20]
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	699b      	ldr	r3, [r3, #24]
 80077d6:	617b      	str	r3, [r7, #20]
 80077d8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80077da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80077dc:	6a39      	ldr	r1, [r7, #32]
 80077de:	68f8      	ldr	r0, [r7, #12]
 80077e0:	f000 f964 	bl	8007aac <I2C_WaitOnTXEFlagUntilTimeout>
 80077e4:	4603      	mov	r3, r0
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d00d      	beq.n	8007806 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077ee:	2b04      	cmp	r3, #4
 80077f0:	d107      	bne.n	8007802 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	681a      	ldr	r2, [r3, #0]
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007800:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007802:	2301      	movs	r3, #1
 8007804:	e076      	b.n	80078f4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007806:	88fb      	ldrh	r3, [r7, #6]
 8007808:	2b01      	cmp	r3, #1
 800780a:	d105      	bne.n	8007818 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800780c:	893b      	ldrh	r3, [r7, #8]
 800780e:	b2da      	uxtb	r2, r3
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	611a      	str	r2, [r3, #16]
 8007816:	e021      	b.n	800785c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8007818:	893b      	ldrh	r3, [r7, #8]
 800781a:	0a1b      	lsrs	r3, r3, #8
 800781c:	b29b      	uxth	r3, r3
 800781e:	b2da      	uxtb	r2, r3
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007826:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007828:	6a39      	ldr	r1, [r7, #32]
 800782a:	68f8      	ldr	r0, [r7, #12]
 800782c:	f000 f93e 	bl	8007aac <I2C_WaitOnTXEFlagUntilTimeout>
 8007830:	4603      	mov	r3, r0
 8007832:	2b00      	cmp	r3, #0
 8007834:	d00d      	beq.n	8007852 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800783a:	2b04      	cmp	r3, #4
 800783c:	d107      	bne.n	800784e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	681a      	ldr	r2, [r3, #0]
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800784c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800784e:	2301      	movs	r3, #1
 8007850:	e050      	b.n	80078f4 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007852:	893b      	ldrh	r3, [r7, #8]
 8007854:	b2da      	uxtb	r2, r3
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800785c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800785e:	6a39      	ldr	r1, [r7, #32]
 8007860:	68f8      	ldr	r0, [r7, #12]
 8007862:	f000 f923 	bl	8007aac <I2C_WaitOnTXEFlagUntilTimeout>
 8007866:	4603      	mov	r3, r0
 8007868:	2b00      	cmp	r3, #0
 800786a:	d00d      	beq.n	8007888 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007870:	2b04      	cmp	r3, #4
 8007872:	d107      	bne.n	8007884 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	681a      	ldr	r2, [r3, #0]
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007882:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007884:	2301      	movs	r3, #1
 8007886:	e035      	b.n	80078f4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	681a      	ldr	r2, [r3, #0]
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007896:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007898:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800789a:	9300      	str	r3, [sp, #0]
 800789c:	6a3b      	ldr	r3, [r7, #32]
 800789e:	2200      	movs	r2, #0
 80078a0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80078a4:	68f8      	ldr	r0, [r7, #12]
 80078a6:	f000 f82b 	bl	8007900 <I2C_WaitOnFlagUntilTimeout>
 80078aa:	4603      	mov	r3, r0
 80078ac:	2b00      	cmp	r3, #0
 80078ae:	d00d      	beq.n	80078cc <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80078ba:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80078be:	d103      	bne.n	80078c8 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80078c6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80078c8:	2303      	movs	r3, #3
 80078ca:	e013      	b.n	80078f4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80078cc:	897b      	ldrh	r3, [r7, #10]
 80078ce:	b2db      	uxtb	r3, r3
 80078d0:	f043 0301 	orr.w	r3, r3, #1
 80078d4:	b2da      	uxtb	r2, r3
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80078dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078de:	6a3a      	ldr	r2, [r7, #32]
 80078e0:	4906      	ldr	r1, [pc, #24]	; (80078fc <I2C_RequestMemoryRead+0x1cc>)
 80078e2:	68f8      	ldr	r0, [r7, #12]
 80078e4:	f000 f863 	bl	80079ae <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80078e8:	4603      	mov	r3, r0
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d001      	beq.n	80078f2 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80078ee:	2301      	movs	r3, #1
 80078f0:	e000      	b.n	80078f4 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80078f2:	2300      	movs	r3, #0
}
 80078f4:	4618      	mov	r0, r3
 80078f6:	3718      	adds	r7, #24
 80078f8:	46bd      	mov	sp, r7
 80078fa:	bd80      	pop	{r7, pc}
 80078fc:	00010002 	.word	0x00010002

08007900 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8007900:	b580      	push	{r7, lr}
 8007902:	b084      	sub	sp, #16
 8007904:	af00      	add	r7, sp, #0
 8007906:	60f8      	str	r0, [r7, #12]
 8007908:	60b9      	str	r1, [r7, #8]
 800790a:	603b      	str	r3, [r7, #0]
 800790c:	4613      	mov	r3, r2
 800790e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007910:	e025      	b.n	800795e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007912:	683b      	ldr	r3, [r7, #0]
 8007914:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007918:	d021      	beq.n	800795e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800791a:	f7fd fa49 	bl	8004db0 <HAL_GetTick>
 800791e:	4602      	mov	r2, r0
 8007920:	69bb      	ldr	r3, [r7, #24]
 8007922:	1ad3      	subs	r3, r2, r3
 8007924:	683a      	ldr	r2, [r7, #0]
 8007926:	429a      	cmp	r2, r3
 8007928:	d302      	bcc.n	8007930 <I2C_WaitOnFlagUntilTimeout+0x30>
 800792a:	683b      	ldr	r3, [r7, #0]
 800792c:	2b00      	cmp	r3, #0
 800792e:	d116      	bne.n	800795e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8007930:	68fb      	ldr	r3, [r7, #12]
 8007932:	2200      	movs	r2, #0
 8007934:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	2220      	movs	r2, #32
 800793a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	2200      	movs	r2, #0
 8007942:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800794a:	f043 0220 	orr.w	r2, r3, #32
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	2200      	movs	r2, #0
 8007956:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800795a:	2301      	movs	r3, #1
 800795c:	e023      	b.n	80079a6 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800795e:	68bb      	ldr	r3, [r7, #8]
 8007960:	0c1b      	lsrs	r3, r3, #16
 8007962:	b2db      	uxtb	r3, r3
 8007964:	2b01      	cmp	r3, #1
 8007966:	d10d      	bne.n	8007984 <I2C_WaitOnFlagUntilTimeout+0x84>
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	695b      	ldr	r3, [r3, #20]
 800796e:	43da      	mvns	r2, r3
 8007970:	68bb      	ldr	r3, [r7, #8]
 8007972:	4013      	ands	r3, r2
 8007974:	b29b      	uxth	r3, r3
 8007976:	2b00      	cmp	r3, #0
 8007978:	bf0c      	ite	eq
 800797a:	2301      	moveq	r3, #1
 800797c:	2300      	movne	r3, #0
 800797e:	b2db      	uxtb	r3, r3
 8007980:	461a      	mov	r2, r3
 8007982:	e00c      	b.n	800799e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	699b      	ldr	r3, [r3, #24]
 800798a:	43da      	mvns	r2, r3
 800798c:	68bb      	ldr	r3, [r7, #8]
 800798e:	4013      	ands	r3, r2
 8007990:	b29b      	uxth	r3, r3
 8007992:	2b00      	cmp	r3, #0
 8007994:	bf0c      	ite	eq
 8007996:	2301      	moveq	r3, #1
 8007998:	2300      	movne	r3, #0
 800799a:	b2db      	uxtb	r3, r3
 800799c:	461a      	mov	r2, r3
 800799e:	79fb      	ldrb	r3, [r7, #7]
 80079a0:	429a      	cmp	r2, r3
 80079a2:	d0b6      	beq.n	8007912 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80079a4:	2300      	movs	r3, #0
}
 80079a6:	4618      	mov	r0, r3
 80079a8:	3710      	adds	r7, #16
 80079aa:	46bd      	mov	sp, r7
 80079ac:	bd80      	pop	{r7, pc}

080079ae <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80079ae:	b580      	push	{r7, lr}
 80079b0:	b084      	sub	sp, #16
 80079b2:	af00      	add	r7, sp, #0
 80079b4:	60f8      	str	r0, [r7, #12]
 80079b6:	60b9      	str	r1, [r7, #8]
 80079b8:	607a      	str	r2, [r7, #4]
 80079ba:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80079bc:	e051      	b.n	8007a62 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80079be:	68fb      	ldr	r3, [r7, #12]
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	695b      	ldr	r3, [r3, #20]
 80079c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80079c8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80079cc:	d123      	bne.n	8007a16 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	681a      	ldr	r2, [r3, #0]
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80079dc:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80079e6:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	2200      	movs	r2, #0
 80079ec:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	2220      	movs	r2, #32
 80079f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	2200      	movs	r2, #0
 80079fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a02:	f043 0204 	orr.w	r2, r3, #4
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	2200      	movs	r2, #0
 8007a0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007a12:	2301      	movs	r3, #1
 8007a14:	e046      	b.n	8007aa4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a1c:	d021      	beq.n	8007a62 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007a1e:	f7fd f9c7 	bl	8004db0 <HAL_GetTick>
 8007a22:	4602      	mov	r2, r0
 8007a24:	683b      	ldr	r3, [r7, #0]
 8007a26:	1ad3      	subs	r3, r2, r3
 8007a28:	687a      	ldr	r2, [r7, #4]
 8007a2a:	429a      	cmp	r2, r3
 8007a2c:	d302      	bcc.n	8007a34 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	d116      	bne.n	8007a62 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	2200      	movs	r2, #0
 8007a38:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	2220      	movs	r2, #32
 8007a3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	2200      	movs	r2, #0
 8007a46:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a4e:	f043 0220 	orr.w	r2, r3, #32
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	2200      	movs	r2, #0
 8007a5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007a5e:	2301      	movs	r3, #1
 8007a60:	e020      	b.n	8007aa4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007a62:	68bb      	ldr	r3, [r7, #8]
 8007a64:	0c1b      	lsrs	r3, r3, #16
 8007a66:	b2db      	uxtb	r3, r3
 8007a68:	2b01      	cmp	r3, #1
 8007a6a:	d10c      	bne.n	8007a86 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	695b      	ldr	r3, [r3, #20]
 8007a72:	43da      	mvns	r2, r3
 8007a74:	68bb      	ldr	r3, [r7, #8]
 8007a76:	4013      	ands	r3, r2
 8007a78:	b29b      	uxth	r3, r3
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	bf14      	ite	ne
 8007a7e:	2301      	movne	r3, #1
 8007a80:	2300      	moveq	r3, #0
 8007a82:	b2db      	uxtb	r3, r3
 8007a84:	e00b      	b.n	8007a9e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	699b      	ldr	r3, [r3, #24]
 8007a8c:	43da      	mvns	r2, r3
 8007a8e:	68bb      	ldr	r3, [r7, #8]
 8007a90:	4013      	ands	r3, r2
 8007a92:	b29b      	uxth	r3, r3
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	bf14      	ite	ne
 8007a98:	2301      	movne	r3, #1
 8007a9a:	2300      	moveq	r3, #0
 8007a9c:	b2db      	uxtb	r3, r3
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d18d      	bne.n	80079be <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8007aa2:	2300      	movs	r3, #0
}
 8007aa4:	4618      	mov	r0, r3
 8007aa6:	3710      	adds	r7, #16
 8007aa8:	46bd      	mov	sp, r7
 8007aaa:	bd80      	pop	{r7, pc}

08007aac <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007aac:	b580      	push	{r7, lr}
 8007aae:	b084      	sub	sp, #16
 8007ab0:	af00      	add	r7, sp, #0
 8007ab2:	60f8      	str	r0, [r7, #12]
 8007ab4:	60b9      	str	r1, [r7, #8]
 8007ab6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007ab8:	e02d      	b.n	8007b16 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007aba:	68f8      	ldr	r0, [r7, #12]
 8007abc:	f000 f8ce 	bl	8007c5c <I2C_IsAcknowledgeFailed>
 8007ac0:	4603      	mov	r3, r0
 8007ac2:	2b00      	cmp	r3, #0
 8007ac4:	d001      	beq.n	8007aca <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007ac6:	2301      	movs	r3, #1
 8007ac8:	e02d      	b.n	8007b26 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007aca:	68bb      	ldr	r3, [r7, #8]
 8007acc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ad0:	d021      	beq.n	8007b16 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007ad2:	f7fd f96d 	bl	8004db0 <HAL_GetTick>
 8007ad6:	4602      	mov	r2, r0
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	1ad3      	subs	r3, r2, r3
 8007adc:	68ba      	ldr	r2, [r7, #8]
 8007ade:	429a      	cmp	r2, r3
 8007ae0:	d302      	bcc.n	8007ae8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8007ae2:	68bb      	ldr	r3, [r7, #8]
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	d116      	bne.n	8007b16 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	2200      	movs	r2, #0
 8007aec:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	2220      	movs	r2, #32
 8007af2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	2200      	movs	r2, #0
 8007afa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b02:	f043 0220 	orr.w	r2, r3, #32
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007b0a:	68fb      	ldr	r3, [r7, #12]
 8007b0c:	2200      	movs	r2, #0
 8007b0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007b12:	2301      	movs	r3, #1
 8007b14:	e007      	b.n	8007b26 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	695b      	ldr	r3, [r3, #20]
 8007b1c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007b20:	2b80      	cmp	r3, #128	; 0x80
 8007b22:	d1ca      	bne.n	8007aba <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007b24:	2300      	movs	r3, #0
}
 8007b26:	4618      	mov	r0, r3
 8007b28:	3710      	adds	r7, #16
 8007b2a:	46bd      	mov	sp, r7
 8007b2c:	bd80      	pop	{r7, pc}

08007b2e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007b2e:	b580      	push	{r7, lr}
 8007b30:	b084      	sub	sp, #16
 8007b32:	af00      	add	r7, sp, #0
 8007b34:	60f8      	str	r0, [r7, #12]
 8007b36:	60b9      	str	r1, [r7, #8]
 8007b38:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007b3a:	e02d      	b.n	8007b98 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007b3c:	68f8      	ldr	r0, [r7, #12]
 8007b3e:	f000 f88d 	bl	8007c5c <I2C_IsAcknowledgeFailed>
 8007b42:	4603      	mov	r3, r0
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	d001      	beq.n	8007b4c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007b48:	2301      	movs	r3, #1
 8007b4a:	e02d      	b.n	8007ba8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007b4c:	68bb      	ldr	r3, [r7, #8]
 8007b4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b52:	d021      	beq.n	8007b98 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007b54:	f7fd f92c 	bl	8004db0 <HAL_GetTick>
 8007b58:	4602      	mov	r2, r0
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	1ad3      	subs	r3, r2, r3
 8007b5e:	68ba      	ldr	r2, [r7, #8]
 8007b60:	429a      	cmp	r2, r3
 8007b62:	d302      	bcc.n	8007b6a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8007b64:	68bb      	ldr	r3, [r7, #8]
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	d116      	bne.n	8007b98 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	2200      	movs	r2, #0
 8007b6e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	2220      	movs	r2, #32
 8007b74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	2200      	movs	r2, #0
 8007b7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b84:	f043 0220 	orr.w	r2, r3, #32
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	2200      	movs	r2, #0
 8007b90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007b94:	2301      	movs	r3, #1
 8007b96:	e007      	b.n	8007ba8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	695b      	ldr	r3, [r3, #20]
 8007b9e:	f003 0304 	and.w	r3, r3, #4
 8007ba2:	2b04      	cmp	r3, #4
 8007ba4:	d1ca      	bne.n	8007b3c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007ba6:	2300      	movs	r3, #0
}
 8007ba8:	4618      	mov	r0, r3
 8007baa:	3710      	adds	r7, #16
 8007bac:	46bd      	mov	sp, r7
 8007bae:	bd80      	pop	{r7, pc}

08007bb0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007bb0:	b580      	push	{r7, lr}
 8007bb2:	b084      	sub	sp, #16
 8007bb4:	af00      	add	r7, sp, #0
 8007bb6:	60f8      	str	r0, [r7, #12]
 8007bb8:	60b9      	str	r1, [r7, #8]
 8007bba:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007bbc:	e042      	b.n	8007c44 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	695b      	ldr	r3, [r3, #20]
 8007bc4:	f003 0310 	and.w	r3, r3, #16
 8007bc8:	2b10      	cmp	r3, #16
 8007bca:	d119      	bne.n	8007c00 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	f06f 0210 	mvn.w	r2, #16
 8007bd4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	2200      	movs	r2, #0
 8007bda:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	2220      	movs	r2, #32
 8007be0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007be4:	68fb      	ldr	r3, [r7, #12]
 8007be6:	2200      	movs	r2, #0
 8007be8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	2200      	movs	r2, #0
 8007bf8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007bfc:	2301      	movs	r3, #1
 8007bfe:	e029      	b.n	8007c54 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007c00:	f7fd f8d6 	bl	8004db0 <HAL_GetTick>
 8007c04:	4602      	mov	r2, r0
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	1ad3      	subs	r3, r2, r3
 8007c0a:	68ba      	ldr	r2, [r7, #8]
 8007c0c:	429a      	cmp	r2, r3
 8007c0e:	d302      	bcc.n	8007c16 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8007c10:	68bb      	ldr	r3, [r7, #8]
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	d116      	bne.n	8007c44 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	2200      	movs	r2, #0
 8007c1a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	2220      	movs	r2, #32
 8007c20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	2200      	movs	r2, #0
 8007c28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c30:	f043 0220 	orr.w	r2, r3, #32
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	2200      	movs	r2, #0
 8007c3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007c40:	2301      	movs	r3, #1
 8007c42:	e007      	b.n	8007c54 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	695b      	ldr	r3, [r3, #20]
 8007c4a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007c4e:	2b40      	cmp	r3, #64	; 0x40
 8007c50:	d1b5      	bne.n	8007bbe <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8007c52:	2300      	movs	r3, #0
}
 8007c54:	4618      	mov	r0, r3
 8007c56:	3710      	adds	r7, #16
 8007c58:	46bd      	mov	sp, r7
 8007c5a:	bd80      	pop	{r7, pc}

08007c5c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8007c5c:	b480      	push	{r7}
 8007c5e:	b083      	sub	sp, #12
 8007c60:	af00      	add	r7, sp, #0
 8007c62:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	695b      	ldr	r3, [r3, #20]
 8007c6a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007c6e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007c72:	d11b      	bne.n	8007cac <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007c7c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	2200      	movs	r2, #0
 8007c82:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	2220      	movs	r2, #32
 8007c88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	2200      	movs	r2, #0
 8007c90:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c98:	f043 0204 	orr.w	r2, r3, #4
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	2200      	movs	r2, #0
 8007ca4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8007ca8:	2301      	movs	r3, #1
 8007caa:	e000      	b.n	8007cae <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8007cac:	2300      	movs	r3, #0
}
 8007cae:	4618      	mov	r0, r3
 8007cb0:	370c      	adds	r7, #12
 8007cb2:	46bd      	mov	sp, r7
 8007cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cb8:	4770      	bx	lr
	...

08007cbc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007cbc:	b580      	push	{r7, lr}
 8007cbe:	b086      	sub	sp, #24
 8007cc0:	af00      	add	r7, sp, #0
 8007cc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d101      	bne.n	8007cce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007cca:	2301      	movs	r3, #1
 8007ccc:	e314      	b.n	80082f8 <HAL_RCC_OscConfig+0x63c>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	2b0f      	cmp	r3, #15
 8007cd4:	d903      	bls.n	8007cde <HAL_RCC_OscConfig+0x22>
 8007cd6:	21e6      	movs	r1, #230	; 0xe6
 8007cd8:	4897      	ldr	r0, [pc, #604]	; (8007f38 <HAL_RCC_OscConfig+0x27c>)
 8007cda:	f7fb f922 	bl	8002f22 <assert_failed>
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	f003 0301 	and.w	r3, r3, #1
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	f000 8088 	beq.w	8007dfc <HAL_RCC_OscConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	685b      	ldr	r3, [r3, #4]
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d00d      	beq.n	8007d10 <HAL_RCC_OscConfig+0x54>
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	685b      	ldr	r3, [r3, #4]
 8007cf8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007cfc:	d008      	beq.n	8007d10 <HAL_RCC_OscConfig+0x54>
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	685b      	ldr	r3, [r3, #4]
 8007d02:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007d06:	d003      	beq.n	8007d10 <HAL_RCC_OscConfig+0x54>
 8007d08:	21eb      	movs	r1, #235	; 0xeb
 8007d0a:	488b      	ldr	r0, [pc, #556]	; (8007f38 <HAL_RCC_OscConfig+0x27c>)
 8007d0c:	f7fb f909 	bl	8002f22 <assert_failed>
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007d10:	4b8a      	ldr	r3, [pc, #552]	; (8007f3c <HAL_RCC_OscConfig+0x280>)
 8007d12:	689b      	ldr	r3, [r3, #8]
 8007d14:	f003 030c 	and.w	r3, r3, #12
 8007d18:	2b04      	cmp	r3, #4
 8007d1a:	d00c      	beq.n	8007d36 <HAL_RCC_OscConfig+0x7a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007d1c:	4b87      	ldr	r3, [pc, #540]	; (8007f3c <HAL_RCC_OscConfig+0x280>)
 8007d1e:	689b      	ldr	r3, [r3, #8]
 8007d20:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007d24:	2b08      	cmp	r3, #8
 8007d26:	d112      	bne.n	8007d4e <HAL_RCC_OscConfig+0x92>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007d28:	4b84      	ldr	r3, [pc, #528]	; (8007f3c <HAL_RCC_OscConfig+0x280>)
 8007d2a:	685b      	ldr	r3, [r3, #4]
 8007d2c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007d30:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007d34:	d10b      	bne.n	8007d4e <HAL_RCC_OscConfig+0x92>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007d36:	4b81      	ldr	r3, [pc, #516]	; (8007f3c <HAL_RCC_OscConfig+0x280>)
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	d05b      	beq.n	8007dfa <HAL_RCC_OscConfig+0x13e>
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	685b      	ldr	r3, [r3, #4]
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	d157      	bne.n	8007dfa <HAL_RCC_OscConfig+0x13e>
      {
        return HAL_ERROR;
 8007d4a:	2301      	movs	r3, #1
 8007d4c:	e2d4      	b.n	80082f8 <HAL_RCC_OscConfig+0x63c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	685b      	ldr	r3, [r3, #4]
 8007d52:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007d56:	d106      	bne.n	8007d66 <HAL_RCC_OscConfig+0xaa>
 8007d58:	4b78      	ldr	r3, [pc, #480]	; (8007f3c <HAL_RCC_OscConfig+0x280>)
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	4a77      	ldr	r2, [pc, #476]	; (8007f3c <HAL_RCC_OscConfig+0x280>)
 8007d5e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007d62:	6013      	str	r3, [r2, #0]
 8007d64:	e01d      	b.n	8007da2 <HAL_RCC_OscConfig+0xe6>
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	685b      	ldr	r3, [r3, #4]
 8007d6a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007d6e:	d10c      	bne.n	8007d8a <HAL_RCC_OscConfig+0xce>
 8007d70:	4b72      	ldr	r3, [pc, #456]	; (8007f3c <HAL_RCC_OscConfig+0x280>)
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	4a71      	ldr	r2, [pc, #452]	; (8007f3c <HAL_RCC_OscConfig+0x280>)
 8007d76:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007d7a:	6013      	str	r3, [r2, #0]
 8007d7c:	4b6f      	ldr	r3, [pc, #444]	; (8007f3c <HAL_RCC_OscConfig+0x280>)
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	4a6e      	ldr	r2, [pc, #440]	; (8007f3c <HAL_RCC_OscConfig+0x280>)
 8007d82:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007d86:	6013      	str	r3, [r2, #0]
 8007d88:	e00b      	b.n	8007da2 <HAL_RCC_OscConfig+0xe6>
 8007d8a:	4b6c      	ldr	r3, [pc, #432]	; (8007f3c <HAL_RCC_OscConfig+0x280>)
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	4a6b      	ldr	r2, [pc, #428]	; (8007f3c <HAL_RCC_OscConfig+0x280>)
 8007d90:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007d94:	6013      	str	r3, [r2, #0]
 8007d96:	4b69      	ldr	r3, [pc, #420]	; (8007f3c <HAL_RCC_OscConfig+0x280>)
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	4a68      	ldr	r2, [pc, #416]	; (8007f3c <HAL_RCC_OscConfig+0x280>)
 8007d9c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007da0:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	685b      	ldr	r3, [r3, #4]
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d013      	beq.n	8007dd2 <HAL_RCC_OscConfig+0x116>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007daa:	f7fd f801 	bl	8004db0 <HAL_GetTick>
 8007dae:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007db0:	e008      	b.n	8007dc4 <HAL_RCC_OscConfig+0x108>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007db2:	f7fc fffd 	bl	8004db0 <HAL_GetTick>
 8007db6:	4602      	mov	r2, r0
 8007db8:	693b      	ldr	r3, [r7, #16]
 8007dba:	1ad3      	subs	r3, r2, r3
 8007dbc:	2b64      	cmp	r3, #100	; 0x64
 8007dbe:	d901      	bls.n	8007dc4 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8007dc0:	2303      	movs	r3, #3
 8007dc2:	e299      	b.n	80082f8 <HAL_RCC_OscConfig+0x63c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007dc4:	4b5d      	ldr	r3, [pc, #372]	; (8007f3c <HAL_RCC_OscConfig+0x280>)
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	d0f0      	beq.n	8007db2 <HAL_RCC_OscConfig+0xf6>
 8007dd0:	e014      	b.n	8007dfc <HAL_RCC_OscConfig+0x140>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007dd2:	f7fc ffed 	bl	8004db0 <HAL_GetTick>
 8007dd6:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007dd8:	e008      	b.n	8007dec <HAL_RCC_OscConfig+0x130>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007dda:	f7fc ffe9 	bl	8004db0 <HAL_GetTick>
 8007dde:	4602      	mov	r2, r0
 8007de0:	693b      	ldr	r3, [r7, #16]
 8007de2:	1ad3      	subs	r3, r2, r3
 8007de4:	2b64      	cmp	r3, #100	; 0x64
 8007de6:	d901      	bls.n	8007dec <HAL_RCC_OscConfig+0x130>
          {
            return HAL_TIMEOUT;
 8007de8:	2303      	movs	r3, #3
 8007dea:	e285      	b.n	80082f8 <HAL_RCC_OscConfig+0x63c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007dec:	4b53      	ldr	r3, [pc, #332]	; (8007f3c <HAL_RCC_OscConfig+0x280>)
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d1f0      	bne.n	8007dda <HAL_RCC_OscConfig+0x11e>
 8007df8:	e000      	b.n	8007dfc <HAL_RCC_OscConfig+0x140>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007dfa:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	f003 0302 	and.w	r3, r3, #2
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	d079      	beq.n	8007efc <HAL_RCC_OscConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	68db      	ldr	r3, [r3, #12]
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	d008      	beq.n	8007e22 <HAL_RCC_OscConfig+0x166>
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	68db      	ldr	r3, [r3, #12]
 8007e14:	2b01      	cmp	r3, #1
 8007e16:	d004      	beq.n	8007e22 <HAL_RCC_OscConfig+0x166>
 8007e18:	f240 111d 	movw	r1, #285	; 0x11d
 8007e1c:	4846      	ldr	r0, [pc, #280]	; (8007f38 <HAL_RCC_OscConfig+0x27c>)
 8007e1e:	f7fb f880 	bl	8002f22 <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	691b      	ldr	r3, [r3, #16]
 8007e26:	2b1f      	cmp	r3, #31
 8007e28:	d904      	bls.n	8007e34 <HAL_RCC_OscConfig+0x178>
 8007e2a:	f44f 718f 	mov.w	r1, #286	; 0x11e
 8007e2e:	4842      	ldr	r0, [pc, #264]	; (8007f38 <HAL_RCC_OscConfig+0x27c>)
 8007e30:	f7fb f877 	bl	8002f22 <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8007e34:	4b41      	ldr	r3, [pc, #260]	; (8007f3c <HAL_RCC_OscConfig+0x280>)
 8007e36:	689b      	ldr	r3, [r3, #8]
 8007e38:	f003 030c 	and.w	r3, r3, #12
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	d00b      	beq.n	8007e58 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007e40:	4b3e      	ldr	r3, [pc, #248]	; (8007f3c <HAL_RCC_OscConfig+0x280>)
 8007e42:	689b      	ldr	r3, [r3, #8]
 8007e44:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8007e48:	2b08      	cmp	r3, #8
 8007e4a:	d11c      	bne.n	8007e86 <HAL_RCC_OscConfig+0x1ca>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007e4c:	4b3b      	ldr	r3, [pc, #236]	; (8007f3c <HAL_RCC_OscConfig+0x280>)
 8007e4e:	685b      	ldr	r3, [r3, #4]
 8007e50:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	d116      	bne.n	8007e86 <HAL_RCC_OscConfig+0x1ca>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007e58:	4b38      	ldr	r3, [pc, #224]	; (8007f3c <HAL_RCC_OscConfig+0x280>)
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	f003 0302 	and.w	r3, r3, #2
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	d005      	beq.n	8007e70 <HAL_RCC_OscConfig+0x1b4>
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	68db      	ldr	r3, [r3, #12]
 8007e68:	2b01      	cmp	r3, #1
 8007e6a:	d001      	beq.n	8007e70 <HAL_RCC_OscConfig+0x1b4>
      {
        return HAL_ERROR;
 8007e6c:	2301      	movs	r3, #1
 8007e6e:	e243      	b.n	80082f8 <HAL_RCC_OscConfig+0x63c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007e70:	4b32      	ldr	r3, [pc, #200]	; (8007f3c <HAL_RCC_OscConfig+0x280>)
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	691b      	ldr	r3, [r3, #16]
 8007e7c:	00db      	lsls	r3, r3, #3
 8007e7e:	492f      	ldr	r1, [pc, #188]	; (8007f3c <HAL_RCC_OscConfig+0x280>)
 8007e80:	4313      	orrs	r3, r2
 8007e82:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007e84:	e03a      	b.n	8007efc <HAL_RCC_OscConfig+0x240>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	68db      	ldr	r3, [r3, #12]
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d020      	beq.n	8007ed0 <HAL_RCC_OscConfig+0x214>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007e8e:	4b2c      	ldr	r3, [pc, #176]	; (8007f40 <HAL_RCC_OscConfig+0x284>)
 8007e90:	2201      	movs	r2, #1
 8007e92:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007e94:	f7fc ff8c 	bl	8004db0 <HAL_GetTick>
 8007e98:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007e9a:	e008      	b.n	8007eae <HAL_RCC_OscConfig+0x1f2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007e9c:	f7fc ff88 	bl	8004db0 <HAL_GetTick>
 8007ea0:	4602      	mov	r2, r0
 8007ea2:	693b      	ldr	r3, [r7, #16]
 8007ea4:	1ad3      	subs	r3, r2, r3
 8007ea6:	2b02      	cmp	r3, #2
 8007ea8:	d901      	bls.n	8007eae <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8007eaa:	2303      	movs	r3, #3
 8007eac:	e224      	b.n	80082f8 <HAL_RCC_OscConfig+0x63c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007eae:	4b23      	ldr	r3, [pc, #140]	; (8007f3c <HAL_RCC_OscConfig+0x280>)
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	f003 0302 	and.w	r3, r3, #2
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d0f0      	beq.n	8007e9c <HAL_RCC_OscConfig+0x1e0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007eba:	4b20      	ldr	r3, [pc, #128]	; (8007f3c <HAL_RCC_OscConfig+0x280>)
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	691b      	ldr	r3, [r3, #16]
 8007ec6:	00db      	lsls	r3, r3, #3
 8007ec8:	491c      	ldr	r1, [pc, #112]	; (8007f3c <HAL_RCC_OscConfig+0x280>)
 8007eca:	4313      	orrs	r3, r2
 8007ecc:	600b      	str	r3, [r1, #0]
 8007ece:	e015      	b.n	8007efc <HAL_RCC_OscConfig+0x240>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007ed0:	4b1b      	ldr	r3, [pc, #108]	; (8007f40 <HAL_RCC_OscConfig+0x284>)
 8007ed2:	2200      	movs	r2, #0
 8007ed4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007ed6:	f7fc ff6b 	bl	8004db0 <HAL_GetTick>
 8007eda:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007edc:	e008      	b.n	8007ef0 <HAL_RCC_OscConfig+0x234>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007ede:	f7fc ff67 	bl	8004db0 <HAL_GetTick>
 8007ee2:	4602      	mov	r2, r0
 8007ee4:	693b      	ldr	r3, [r7, #16]
 8007ee6:	1ad3      	subs	r3, r2, r3
 8007ee8:	2b02      	cmp	r3, #2
 8007eea:	d901      	bls.n	8007ef0 <HAL_RCC_OscConfig+0x234>
          {
            return HAL_TIMEOUT;
 8007eec:	2303      	movs	r3, #3
 8007eee:	e203      	b.n	80082f8 <HAL_RCC_OscConfig+0x63c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007ef0:	4b12      	ldr	r3, [pc, #72]	; (8007f3c <HAL_RCC_OscConfig+0x280>)
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	f003 0302 	and.w	r3, r3, #2
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	d1f0      	bne.n	8007ede <HAL_RCC_OscConfig+0x222>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	f003 0308 	and.w	r3, r3, #8
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d045      	beq.n	8007f94 <HAL_RCC_OscConfig+0x2d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	695b      	ldr	r3, [r3, #20]
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	d008      	beq.n	8007f22 <HAL_RCC_OscConfig+0x266>
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	695b      	ldr	r3, [r3, #20]
 8007f14:	2b01      	cmp	r3, #1
 8007f16:	d004      	beq.n	8007f22 <HAL_RCC_OscConfig+0x266>
 8007f18:	f44f 71af 	mov.w	r1, #350	; 0x15e
 8007f1c:	4806      	ldr	r0, [pc, #24]	; (8007f38 <HAL_RCC_OscConfig+0x27c>)
 8007f1e:	f7fb f800 	bl	8002f22 <assert_failed>

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	695b      	ldr	r3, [r3, #20]
 8007f26:	2b00      	cmp	r3, #0
 8007f28:	d01e      	beq.n	8007f68 <HAL_RCC_OscConfig+0x2ac>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007f2a:	4b06      	ldr	r3, [pc, #24]	; (8007f44 <HAL_RCC_OscConfig+0x288>)
 8007f2c:	2201      	movs	r2, #1
 8007f2e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007f30:	f7fc ff3e 	bl	8004db0 <HAL_GetTick>
 8007f34:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007f36:	e010      	b.n	8007f5a <HAL_RCC_OscConfig+0x29e>
 8007f38:	08011164 	.word	0x08011164
 8007f3c:	40023800 	.word	0x40023800
 8007f40:	42470000 	.word	0x42470000
 8007f44:	42470e80 	.word	0x42470e80
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007f48:	f7fc ff32 	bl	8004db0 <HAL_GetTick>
 8007f4c:	4602      	mov	r2, r0
 8007f4e:	693b      	ldr	r3, [r7, #16]
 8007f50:	1ad3      	subs	r3, r2, r3
 8007f52:	2b02      	cmp	r3, #2
 8007f54:	d901      	bls.n	8007f5a <HAL_RCC_OscConfig+0x29e>
        {
          return HAL_TIMEOUT;
 8007f56:	2303      	movs	r3, #3
 8007f58:	e1ce      	b.n	80082f8 <HAL_RCC_OscConfig+0x63c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007f5a:	4b5e      	ldr	r3, [pc, #376]	; (80080d4 <HAL_RCC_OscConfig+0x418>)
 8007f5c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007f5e:	f003 0302 	and.w	r3, r3, #2
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	d0f0      	beq.n	8007f48 <HAL_RCC_OscConfig+0x28c>
 8007f66:	e015      	b.n	8007f94 <HAL_RCC_OscConfig+0x2d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007f68:	4b5b      	ldr	r3, [pc, #364]	; (80080d8 <HAL_RCC_OscConfig+0x41c>)
 8007f6a:	2200      	movs	r2, #0
 8007f6c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007f6e:	f7fc ff1f 	bl	8004db0 <HAL_GetTick>
 8007f72:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007f74:	e008      	b.n	8007f88 <HAL_RCC_OscConfig+0x2cc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007f76:	f7fc ff1b 	bl	8004db0 <HAL_GetTick>
 8007f7a:	4602      	mov	r2, r0
 8007f7c:	693b      	ldr	r3, [r7, #16]
 8007f7e:	1ad3      	subs	r3, r2, r3
 8007f80:	2b02      	cmp	r3, #2
 8007f82:	d901      	bls.n	8007f88 <HAL_RCC_OscConfig+0x2cc>
        {
          return HAL_TIMEOUT;
 8007f84:	2303      	movs	r3, #3
 8007f86:	e1b7      	b.n	80082f8 <HAL_RCC_OscConfig+0x63c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007f88:	4b52      	ldr	r3, [pc, #328]	; (80080d4 <HAL_RCC_OscConfig+0x418>)
 8007f8a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007f8c:	f003 0302 	and.w	r3, r3, #2
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d1f0      	bne.n	8007f76 <HAL_RCC_OscConfig+0x2ba>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	f003 0304 	and.w	r3, r3, #4
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	f000 80b0 	beq.w	8008102 <HAL_RCC_OscConfig+0x446>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007fa2:	2300      	movs	r3, #0
 8007fa4:	75fb      	strb	r3, [r7, #23]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	689b      	ldr	r3, [r3, #8]
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d00c      	beq.n	8007fc8 <HAL_RCC_OscConfig+0x30c>
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	689b      	ldr	r3, [r3, #8]
 8007fb2:	2b01      	cmp	r3, #1
 8007fb4:	d008      	beq.n	8007fc8 <HAL_RCC_OscConfig+0x30c>
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	689b      	ldr	r3, [r3, #8]
 8007fba:	2b05      	cmp	r3, #5
 8007fbc:	d004      	beq.n	8007fc8 <HAL_RCC_OscConfig+0x30c>
 8007fbe:	f44f 71c5 	mov.w	r1, #394	; 0x18a
 8007fc2:	4846      	ldr	r0, [pc, #280]	; (80080dc <HAL_RCC_OscConfig+0x420>)
 8007fc4:	f7fa ffad 	bl	8002f22 <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007fc8:	4b42      	ldr	r3, [pc, #264]	; (80080d4 <HAL_RCC_OscConfig+0x418>)
 8007fca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007fcc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	d10f      	bne.n	8007ff4 <HAL_RCC_OscConfig+0x338>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007fd4:	2300      	movs	r3, #0
 8007fd6:	60bb      	str	r3, [r7, #8]
 8007fd8:	4b3e      	ldr	r3, [pc, #248]	; (80080d4 <HAL_RCC_OscConfig+0x418>)
 8007fda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007fdc:	4a3d      	ldr	r2, [pc, #244]	; (80080d4 <HAL_RCC_OscConfig+0x418>)
 8007fde:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007fe2:	6413      	str	r3, [r2, #64]	; 0x40
 8007fe4:	4b3b      	ldr	r3, [pc, #236]	; (80080d4 <HAL_RCC_OscConfig+0x418>)
 8007fe6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007fe8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007fec:	60bb      	str	r3, [r7, #8]
 8007fee:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007ff0:	2301      	movs	r3, #1
 8007ff2:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007ff4:	4b3a      	ldr	r3, [pc, #232]	; (80080e0 <HAL_RCC_OscConfig+0x424>)
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	d118      	bne.n	8008032 <HAL_RCC_OscConfig+0x376>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008000:	4b37      	ldr	r3, [pc, #220]	; (80080e0 <HAL_RCC_OscConfig+0x424>)
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	4a36      	ldr	r2, [pc, #216]	; (80080e0 <HAL_RCC_OscConfig+0x424>)
 8008006:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800800a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800800c:	f7fc fed0 	bl	8004db0 <HAL_GetTick>
 8008010:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008012:	e008      	b.n	8008026 <HAL_RCC_OscConfig+0x36a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008014:	f7fc fecc 	bl	8004db0 <HAL_GetTick>
 8008018:	4602      	mov	r2, r0
 800801a:	693b      	ldr	r3, [r7, #16]
 800801c:	1ad3      	subs	r3, r2, r3
 800801e:	2b02      	cmp	r3, #2
 8008020:	d901      	bls.n	8008026 <HAL_RCC_OscConfig+0x36a>
        {
          return HAL_TIMEOUT;
 8008022:	2303      	movs	r3, #3
 8008024:	e168      	b.n	80082f8 <HAL_RCC_OscConfig+0x63c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008026:	4b2e      	ldr	r3, [pc, #184]	; (80080e0 <HAL_RCC_OscConfig+0x424>)
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800802e:	2b00      	cmp	r3, #0
 8008030:	d0f0      	beq.n	8008014 <HAL_RCC_OscConfig+0x358>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	689b      	ldr	r3, [r3, #8]
 8008036:	2b01      	cmp	r3, #1
 8008038:	d106      	bne.n	8008048 <HAL_RCC_OscConfig+0x38c>
 800803a:	4b26      	ldr	r3, [pc, #152]	; (80080d4 <HAL_RCC_OscConfig+0x418>)
 800803c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800803e:	4a25      	ldr	r2, [pc, #148]	; (80080d4 <HAL_RCC_OscConfig+0x418>)
 8008040:	f043 0301 	orr.w	r3, r3, #1
 8008044:	6713      	str	r3, [r2, #112]	; 0x70
 8008046:	e01c      	b.n	8008082 <HAL_RCC_OscConfig+0x3c6>
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	689b      	ldr	r3, [r3, #8]
 800804c:	2b05      	cmp	r3, #5
 800804e:	d10c      	bne.n	800806a <HAL_RCC_OscConfig+0x3ae>
 8008050:	4b20      	ldr	r3, [pc, #128]	; (80080d4 <HAL_RCC_OscConfig+0x418>)
 8008052:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008054:	4a1f      	ldr	r2, [pc, #124]	; (80080d4 <HAL_RCC_OscConfig+0x418>)
 8008056:	f043 0304 	orr.w	r3, r3, #4
 800805a:	6713      	str	r3, [r2, #112]	; 0x70
 800805c:	4b1d      	ldr	r3, [pc, #116]	; (80080d4 <HAL_RCC_OscConfig+0x418>)
 800805e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008060:	4a1c      	ldr	r2, [pc, #112]	; (80080d4 <HAL_RCC_OscConfig+0x418>)
 8008062:	f043 0301 	orr.w	r3, r3, #1
 8008066:	6713      	str	r3, [r2, #112]	; 0x70
 8008068:	e00b      	b.n	8008082 <HAL_RCC_OscConfig+0x3c6>
 800806a:	4b1a      	ldr	r3, [pc, #104]	; (80080d4 <HAL_RCC_OscConfig+0x418>)
 800806c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800806e:	4a19      	ldr	r2, [pc, #100]	; (80080d4 <HAL_RCC_OscConfig+0x418>)
 8008070:	f023 0301 	bic.w	r3, r3, #1
 8008074:	6713      	str	r3, [r2, #112]	; 0x70
 8008076:	4b17      	ldr	r3, [pc, #92]	; (80080d4 <HAL_RCC_OscConfig+0x418>)
 8008078:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800807a:	4a16      	ldr	r2, [pc, #88]	; (80080d4 <HAL_RCC_OscConfig+0x418>)
 800807c:	f023 0304 	bic.w	r3, r3, #4
 8008080:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	689b      	ldr	r3, [r3, #8]
 8008086:	2b00      	cmp	r3, #0
 8008088:	d015      	beq.n	80080b6 <HAL_RCC_OscConfig+0x3fa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800808a:	f7fc fe91 	bl	8004db0 <HAL_GetTick>
 800808e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008090:	e00a      	b.n	80080a8 <HAL_RCC_OscConfig+0x3ec>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008092:	f7fc fe8d 	bl	8004db0 <HAL_GetTick>
 8008096:	4602      	mov	r2, r0
 8008098:	693b      	ldr	r3, [r7, #16]
 800809a:	1ad3      	subs	r3, r2, r3
 800809c:	f241 3288 	movw	r2, #5000	; 0x1388
 80080a0:	4293      	cmp	r3, r2
 80080a2:	d901      	bls.n	80080a8 <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 80080a4:	2303      	movs	r3, #3
 80080a6:	e127      	b.n	80082f8 <HAL_RCC_OscConfig+0x63c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80080a8:	4b0a      	ldr	r3, [pc, #40]	; (80080d4 <HAL_RCC_OscConfig+0x418>)
 80080aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80080ac:	f003 0302 	and.w	r3, r3, #2
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	d0ee      	beq.n	8008092 <HAL_RCC_OscConfig+0x3d6>
 80080b4:	e01c      	b.n	80080f0 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80080b6:	f7fc fe7b 	bl	8004db0 <HAL_GetTick>
 80080ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80080bc:	e012      	b.n	80080e4 <HAL_RCC_OscConfig+0x428>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80080be:	f7fc fe77 	bl	8004db0 <HAL_GetTick>
 80080c2:	4602      	mov	r2, r0
 80080c4:	693b      	ldr	r3, [r7, #16]
 80080c6:	1ad3      	subs	r3, r2, r3
 80080c8:	f241 3288 	movw	r2, #5000	; 0x1388
 80080cc:	4293      	cmp	r3, r2
 80080ce:	d909      	bls.n	80080e4 <HAL_RCC_OscConfig+0x428>
        {
          return HAL_TIMEOUT;
 80080d0:	2303      	movs	r3, #3
 80080d2:	e111      	b.n	80082f8 <HAL_RCC_OscConfig+0x63c>
 80080d4:	40023800 	.word	0x40023800
 80080d8:	42470e80 	.word	0x42470e80
 80080dc:	08011164 	.word	0x08011164
 80080e0:	40007000 	.word	0x40007000
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80080e4:	4b86      	ldr	r3, [pc, #536]	; (8008300 <HAL_RCC_OscConfig+0x644>)
 80080e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80080e8:	f003 0302 	and.w	r3, r3, #2
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	d1e6      	bne.n	80080be <HAL_RCC_OscConfig+0x402>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80080f0:	7dfb      	ldrb	r3, [r7, #23]
 80080f2:	2b01      	cmp	r3, #1
 80080f4:	d105      	bne.n	8008102 <HAL_RCC_OscConfig+0x446>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80080f6:	4b82      	ldr	r3, [pc, #520]	; (8008300 <HAL_RCC_OscConfig+0x644>)
 80080f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80080fa:	4a81      	ldr	r2, [pc, #516]	; (8008300 <HAL_RCC_OscConfig+0x644>)
 80080fc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008100:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	699b      	ldr	r3, [r3, #24]
 8008106:	2b00      	cmp	r3, #0
 8008108:	d00c      	beq.n	8008124 <HAL_RCC_OscConfig+0x468>
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	699b      	ldr	r3, [r3, #24]
 800810e:	2b01      	cmp	r3, #1
 8008110:	d008      	beq.n	8008124 <HAL_RCC_OscConfig+0x468>
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	699b      	ldr	r3, [r3, #24]
 8008116:	2b02      	cmp	r3, #2
 8008118:	d004      	beq.n	8008124 <HAL_RCC_OscConfig+0x468>
 800811a:	f240 11cd 	movw	r1, #461	; 0x1cd
 800811e:	4879      	ldr	r0, [pc, #484]	; (8008304 <HAL_RCC_OscConfig+0x648>)
 8008120:	f7fa feff 	bl	8002f22 <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	699b      	ldr	r3, [r3, #24]
 8008128:	2b00      	cmp	r3, #0
 800812a:	f000 80e4 	beq.w	80082f6 <HAL_RCC_OscConfig+0x63a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800812e:	4b74      	ldr	r3, [pc, #464]	; (8008300 <HAL_RCC_OscConfig+0x644>)
 8008130:	689b      	ldr	r3, [r3, #8]
 8008132:	f003 030c 	and.w	r3, r3, #12
 8008136:	2b08      	cmp	r3, #8
 8008138:	f000 80a5 	beq.w	8008286 <HAL_RCC_OscConfig+0x5ca>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	699b      	ldr	r3, [r3, #24]
 8008140:	2b02      	cmp	r3, #2
 8008142:	f040 8089 	bne.w	8008258 <HAL_RCC_OscConfig+0x59c>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	69db      	ldr	r3, [r3, #28]
 800814a:	2b00      	cmp	r3, #0
 800814c:	d009      	beq.n	8008162 <HAL_RCC_OscConfig+0x4a6>
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	69db      	ldr	r3, [r3, #28]
 8008152:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008156:	d004      	beq.n	8008162 <HAL_RCC_OscConfig+0x4a6>
 8008158:	f44f 71eb 	mov.w	r1, #470	; 0x1d6
 800815c:	4869      	ldr	r0, [pc, #420]	; (8008304 <HAL_RCC_OscConfig+0x648>)
 800815e:	f7fa fee0 	bl	8002f22 <assert_failed>
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	6a1b      	ldr	r3, [r3, #32]
 8008166:	2b3f      	cmp	r3, #63	; 0x3f
 8008168:	d904      	bls.n	8008174 <HAL_RCC_OscConfig+0x4b8>
 800816a:	f240 11d7 	movw	r1, #471	; 0x1d7
 800816e:	4865      	ldr	r0, [pc, #404]	; (8008304 <HAL_RCC_OscConfig+0x648>)
 8008170:	f7fa fed7 	bl	8002f22 <assert_failed>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008178:	2b31      	cmp	r3, #49	; 0x31
 800817a:	d904      	bls.n	8008186 <HAL_RCC_OscConfig+0x4ca>
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008180:	f5b3 7fd8 	cmp.w	r3, #432	; 0x1b0
 8008184:	d904      	bls.n	8008190 <HAL_RCC_OscConfig+0x4d4>
 8008186:	f44f 71ec 	mov.w	r1, #472	; 0x1d8
 800818a:	485e      	ldr	r0, [pc, #376]	; (8008304 <HAL_RCC_OscConfig+0x648>)
 800818c:	f7fa fec9 	bl	8002f22 <assert_failed>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008194:	2b02      	cmp	r3, #2
 8008196:	d010      	beq.n	80081ba <HAL_RCC_OscConfig+0x4fe>
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800819c:	2b04      	cmp	r3, #4
 800819e:	d00c      	beq.n	80081ba <HAL_RCC_OscConfig+0x4fe>
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80081a4:	2b06      	cmp	r3, #6
 80081a6:	d008      	beq.n	80081ba <HAL_RCC_OscConfig+0x4fe>
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80081ac:	2b08      	cmp	r3, #8
 80081ae:	d004      	beq.n	80081ba <HAL_RCC_OscConfig+0x4fe>
 80081b0:	f240 11d9 	movw	r1, #473	; 0x1d9
 80081b4:	4853      	ldr	r0, [pc, #332]	; (8008304 <HAL_RCC_OscConfig+0x648>)
 80081b6:	f7fa feb4 	bl	8002f22 <assert_failed>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081be:	2b01      	cmp	r3, #1
 80081c0:	d903      	bls.n	80081ca <HAL_RCC_OscConfig+0x50e>
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081c6:	2b0f      	cmp	r3, #15
 80081c8:	d904      	bls.n	80081d4 <HAL_RCC_OscConfig+0x518>
 80081ca:	f44f 71ed 	mov.w	r1, #474	; 0x1da
 80081ce:	484d      	ldr	r0, [pc, #308]	; (8008304 <HAL_RCC_OscConfig+0x648>)
 80081d0:	f7fa fea7 	bl	8002f22 <assert_failed>

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80081d4:	4b4c      	ldr	r3, [pc, #304]	; (8008308 <HAL_RCC_OscConfig+0x64c>)
 80081d6:	2200      	movs	r2, #0
 80081d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80081da:	f7fc fde9 	bl	8004db0 <HAL_GetTick>
 80081de:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80081e0:	e008      	b.n	80081f4 <HAL_RCC_OscConfig+0x538>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80081e2:	f7fc fde5 	bl	8004db0 <HAL_GetTick>
 80081e6:	4602      	mov	r2, r0
 80081e8:	693b      	ldr	r3, [r7, #16]
 80081ea:	1ad3      	subs	r3, r2, r3
 80081ec:	2b02      	cmp	r3, #2
 80081ee:	d901      	bls.n	80081f4 <HAL_RCC_OscConfig+0x538>
          {
            return HAL_TIMEOUT;
 80081f0:	2303      	movs	r3, #3
 80081f2:	e081      	b.n	80082f8 <HAL_RCC_OscConfig+0x63c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80081f4:	4b42      	ldr	r3, [pc, #264]	; (8008300 <HAL_RCC_OscConfig+0x644>)
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d1f0      	bne.n	80081e2 <HAL_RCC_OscConfig+0x526>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	69da      	ldr	r2, [r3, #28]
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	6a1b      	ldr	r3, [r3, #32]
 8008208:	431a      	orrs	r2, r3
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800820e:	019b      	lsls	r3, r3, #6
 8008210:	431a      	orrs	r2, r3
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008216:	085b      	lsrs	r3, r3, #1
 8008218:	3b01      	subs	r3, #1
 800821a:	041b      	lsls	r3, r3, #16
 800821c:	431a      	orrs	r2, r3
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008222:	061b      	lsls	r3, r3, #24
 8008224:	4936      	ldr	r1, [pc, #216]	; (8008300 <HAL_RCC_OscConfig+0x644>)
 8008226:	4313      	orrs	r3, r2
 8008228:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800822a:	4b37      	ldr	r3, [pc, #220]	; (8008308 <HAL_RCC_OscConfig+0x64c>)
 800822c:	2201      	movs	r2, #1
 800822e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008230:	f7fc fdbe 	bl	8004db0 <HAL_GetTick>
 8008234:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008236:	e008      	b.n	800824a <HAL_RCC_OscConfig+0x58e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008238:	f7fc fdba 	bl	8004db0 <HAL_GetTick>
 800823c:	4602      	mov	r2, r0
 800823e:	693b      	ldr	r3, [r7, #16]
 8008240:	1ad3      	subs	r3, r2, r3
 8008242:	2b02      	cmp	r3, #2
 8008244:	d901      	bls.n	800824a <HAL_RCC_OscConfig+0x58e>
          {
            return HAL_TIMEOUT;
 8008246:	2303      	movs	r3, #3
 8008248:	e056      	b.n	80082f8 <HAL_RCC_OscConfig+0x63c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800824a:	4b2d      	ldr	r3, [pc, #180]	; (8008300 <HAL_RCC_OscConfig+0x644>)
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008252:	2b00      	cmp	r3, #0
 8008254:	d0f0      	beq.n	8008238 <HAL_RCC_OscConfig+0x57c>
 8008256:	e04e      	b.n	80082f6 <HAL_RCC_OscConfig+0x63a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008258:	4b2b      	ldr	r3, [pc, #172]	; (8008308 <HAL_RCC_OscConfig+0x64c>)
 800825a:	2200      	movs	r2, #0
 800825c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800825e:	f7fc fda7 	bl	8004db0 <HAL_GetTick>
 8008262:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008264:	e008      	b.n	8008278 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008266:	f7fc fda3 	bl	8004db0 <HAL_GetTick>
 800826a:	4602      	mov	r2, r0
 800826c:	693b      	ldr	r3, [r7, #16]
 800826e:	1ad3      	subs	r3, r2, r3
 8008270:	2b02      	cmp	r3, #2
 8008272:	d901      	bls.n	8008278 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8008274:	2303      	movs	r3, #3
 8008276:	e03f      	b.n	80082f8 <HAL_RCC_OscConfig+0x63c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008278:	4b21      	ldr	r3, [pc, #132]	; (8008300 <HAL_RCC_OscConfig+0x644>)
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008280:	2b00      	cmp	r3, #0
 8008282:	d1f0      	bne.n	8008266 <HAL_RCC_OscConfig+0x5aa>
 8008284:	e037      	b.n	80082f6 <HAL_RCC_OscConfig+0x63a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	699b      	ldr	r3, [r3, #24]
 800828a:	2b01      	cmp	r3, #1
 800828c:	d101      	bne.n	8008292 <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 800828e:	2301      	movs	r3, #1
 8008290:	e032      	b.n	80082f8 <HAL_RCC_OscConfig+0x63c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8008292:	4b1b      	ldr	r3, [pc, #108]	; (8008300 <HAL_RCC_OscConfig+0x644>)
 8008294:	685b      	ldr	r3, [r3, #4]
 8008296:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	699b      	ldr	r3, [r3, #24]
 800829c:	2b01      	cmp	r3, #1
 800829e:	d028      	beq.n	80082f2 <HAL_RCC_OscConfig+0x636>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80082aa:	429a      	cmp	r2, r3
 80082ac:	d121      	bne.n	80082f2 <HAL_RCC_OscConfig+0x636>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80082ae:	68fb      	ldr	r3, [r7, #12]
 80082b0:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80082b8:	429a      	cmp	r2, r3
 80082ba:	d11a      	bne.n	80082f2 <HAL_RCC_OscConfig+0x636>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80082bc:	68fa      	ldr	r2, [r7, #12]
 80082be:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80082c2:	4013      	ands	r3, r2
 80082c4:	687a      	ldr	r2, [r7, #4]
 80082c6:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80082c8:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80082ca:	4293      	cmp	r3, r2
 80082cc:	d111      	bne.n	80082f2 <HAL_RCC_OscConfig+0x636>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80082ce:	68fb      	ldr	r3, [r7, #12]
 80082d0:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80082d8:	085b      	lsrs	r3, r3, #1
 80082da:	3b01      	subs	r3, #1
 80082dc:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80082de:	429a      	cmp	r2, r3
 80082e0:	d107      	bne.n	80082f2 <HAL_RCC_OscConfig+0x636>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80082ec:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80082ee:	429a      	cmp	r2, r3
 80082f0:	d001      	beq.n	80082f6 <HAL_RCC_OscConfig+0x63a>
#endif
        {
          return HAL_ERROR;
 80082f2:	2301      	movs	r3, #1
 80082f4:	e000      	b.n	80082f8 <HAL_RCC_OscConfig+0x63c>
        }
      }
    }
  }
  return HAL_OK;
 80082f6:	2300      	movs	r3, #0
}
 80082f8:	4618      	mov	r0, r3
 80082fa:	3718      	adds	r7, #24
 80082fc:	46bd      	mov	sp, r7
 80082fe:	bd80      	pop	{r7, pc}
 8008300:	40023800 	.word	0x40023800
 8008304:	08011164 	.word	0x08011164
 8008308:	42470060 	.word	0x42470060

0800830c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800830c:	b580      	push	{r7, lr}
 800830e:	b084      	sub	sp, #16
 8008310:	af00      	add	r7, sp, #0
 8008312:	6078      	str	r0, [r7, #4]
 8008314:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	2b00      	cmp	r3, #0
 800831a:	d101      	bne.n	8008320 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800831c:	2301      	movs	r3, #1
 800831e:	e174      	b.n	800860a <HAL_RCC_ClockConfig+0x2fe>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	2b00      	cmp	r3, #0
 8008326:	d003      	beq.n	8008330 <HAL_RCC_ClockConfig+0x24>
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	2b0f      	cmp	r3, #15
 800832e:	d904      	bls.n	800833a <HAL_RCC_ClockConfig+0x2e>
 8008330:	f240 215a 	movw	r1, #602	; 0x25a
 8008334:	487b      	ldr	r0, [pc, #492]	; (8008524 <HAL_RCC_ClockConfig+0x218>)
 8008336:	f7fa fdf4 	bl	8002f22 <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 800833a:	683b      	ldr	r3, [r7, #0]
 800833c:	2b00      	cmp	r3, #0
 800833e:	d019      	beq.n	8008374 <HAL_RCC_ClockConfig+0x68>
 8008340:	683b      	ldr	r3, [r7, #0]
 8008342:	2b01      	cmp	r3, #1
 8008344:	d016      	beq.n	8008374 <HAL_RCC_ClockConfig+0x68>
 8008346:	683b      	ldr	r3, [r7, #0]
 8008348:	2b02      	cmp	r3, #2
 800834a:	d013      	beq.n	8008374 <HAL_RCC_ClockConfig+0x68>
 800834c:	683b      	ldr	r3, [r7, #0]
 800834e:	2b03      	cmp	r3, #3
 8008350:	d010      	beq.n	8008374 <HAL_RCC_ClockConfig+0x68>
 8008352:	683b      	ldr	r3, [r7, #0]
 8008354:	2b04      	cmp	r3, #4
 8008356:	d00d      	beq.n	8008374 <HAL_RCC_ClockConfig+0x68>
 8008358:	683b      	ldr	r3, [r7, #0]
 800835a:	2b05      	cmp	r3, #5
 800835c:	d00a      	beq.n	8008374 <HAL_RCC_ClockConfig+0x68>
 800835e:	683b      	ldr	r3, [r7, #0]
 8008360:	2b06      	cmp	r3, #6
 8008362:	d007      	beq.n	8008374 <HAL_RCC_ClockConfig+0x68>
 8008364:	683b      	ldr	r3, [r7, #0]
 8008366:	2b07      	cmp	r3, #7
 8008368:	d004      	beq.n	8008374 <HAL_RCC_ClockConfig+0x68>
 800836a:	f240 215b 	movw	r1, #603	; 0x25b
 800836e:	486d      	ldr	r0, [pc, #436]	; (8008524 <HAL_RCC_ClockConfig+0x218>)
 8008370:	f7fa fdd7 	bl	8002f22 <assert_failed>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8008374:	4b6c      	ldr	r3, [pc, #432]	; (8008528 <HAL_RCC_ClockConfig+0x21c>)
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	f003 0307 	and.w	r3, r3, #7
 800837c:	683a      	ldr	r2, [r7, #0]
 800837e:	429a      	cmp	r2, r3
 8008380:	d90c      	bls.n	800839c <HAL_RCC_ClockConfig+0x90>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008382:	4b69      	ldr	r3, [pc, #420]	; (8008528 <HAL_RCC_ClockConfig+0x21c>)
 8008384:	683a      	ldr	r2, [r7, #0]
 8008386:	b2d2      	uxtb	r2, r2
 8008388:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800838a:	4b67      	ldr	r3, [pc, #412]	; (8008528 <HAL_RCC_ClockConfig+0x21c>)
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	f003 0307 	and.w	r3, r3, #7
 8008392:	683a      	ldr	r2, [r7, #0]
 8008394:	429a      	cmp	r2, r3
 8008396:	d001      	beq.n	800839c <HAL_RCC_ClockConfig+0x90>
    {
      return HAL_ERROR;
 8008398:	2301      	movs	r3, #1
 800839a:	e136      	b.n	800860a <HAL_RCC_ClockConfig+0x2fe>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	f003 0302 	and.w	r3, r3, #2
 80083a4:	2b00      	cmp	r3, #0
 80083a6:	d049      	beq.n	800843c <HAL_RCC_ClockConfig+0x130>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	f003 0304 	and.w	r3, r3, #4
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	d005      	beq.n	80083c0 <HAL_RCC_ClockConfig+0xb4>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80083b4:	4b5d      	ldr	r3, [pc, #372]	; (800852c <HAL_RCC_ClockConfig+0x220>)
 80083b6:	689b      	ldr	r3, [r3, #8]
 80083b8:	4a5c      	ldr	r2, [pc, #368]	; (800852c <HAL_RCC_ClockConfig+0x220>)
 80083ba:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80083be:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	f003 0308 	and.w	r3, r3, #8
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	d005      	beq.n	80083d8 <HAL_RCC_ClockConfig+0xcc>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80083cc:	4b57      	ldr	r3, [pc, #348]	; (800852c <HAL_RCC_ClockConfig+0x220>)
 80083ce:	689b      	ldr	r3, [r3, #8]
 80083d0:	4a56      	ldr	r2, [pc, #344]	; (800852c <HAL_RCC_ClockConfig+0x220>)
 80083d2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80083d6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	689b      	ldr	r3, [r3, #8]
 80083dc:	2b00      	cmp	r3, #0
 80083de:	d024      	beq.n	800842a <HAL_RCC_ClockConfig+0x11e>
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	689b      	ldr	r3, [r3, #8]
 80083e4:	2b80      	cmp	r3, #128	; 0x80
 80083e6:	d020      	beq.n	800842a <HAL_RCC_ClockConfig+0x11e>
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	689b      	ldr	r3, [r3, #8]
 80083ec:	2b90      	cmp	r3, #144	; 0x90
 80083ee:	d01c      	beq.n	800842a <HAL_RCC_ClockConfig+0x11e>
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	689b      	ldr	r3, [r3, #8]
 80083f4:	2ba0      	cmp	r3, #160	; 0xa0
 80083f6:	d018      	beq.n	800842a <HAL_RCC_ClockConfig+0x11e>
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	689b      	ldr	r3, [r3, #8]
 80083fc:	2bb0      	cmp	r3, #176	; 0xb0
 80083fe:	d014      	beq.n	800842a <HAL_RCC_ClockConfig+0x11e>
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	689b      	ldr	r3, [r3, #8]
 8008404:	2bc0      	cmp	r3, #192	; 0xc0
 8008406:	d010      	beq.n	800842a <HAL_RCC_ClockConfig+0x11e>
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	689b      	ldr	r3, [r3, #8]
 800840c:	2bd0      	cmp	r3, #208	; 0xd0
 800840e:	d00c      	beq.n	800842a <HAL_RCC_ClockConfig+0x11e>
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	689b      	ldr	r3, [r3, #8]
 8008414:	2be0      	cmp	r3, #224	; 0xe0
 8008416:	d008      	beq.n	800842a <HAL_RCC_ClockConfig+0x11e>
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	689b      	ldr	r3, [r3, #8]
 800841c:	2bf0      	cmp	r3, #240	; 0xf0
 800841e:	d004      	beq.n	800842a <HAL_RCC_ClockConfig+0x11e>
 8008420:	f240 217e 	movw	r1, #638	; 0x27e
 8008424:	483f      	ldr	r0, [pc, #252]	; (8008524 <HAL_RCC_ClockConfig+0x218>)
 8008426:	f7fa fd7c 	bl	8002f22 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800842a:	4b40      	ldr	r3, [pc, #256]	; (800852c <HAL_RCC_ClockConfig+0x220>)
 800842c:	689b      	ldr	r3, [r3, #8]
 800842e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	689b      	ldr	r3, [r3, #8]
 8008436:	493d      	ldr	r1, [pc, #244]	; (800852c <HAL_RCC_ClockConfig+0x220>)
 8008438:	4313      	orrs	r3, r2
 800843a:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	f003 0301 	and.w	r3, r3, #1
 8008444:	2b00      	cmp	r3, #0
 8008446:	d059      	beq.n	80084fc <HAL_RCC_ClockConfig+0x1f0>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	685b      	ldr	r3, [r3, #4]
 800844c:	2b00      	cmp	r3, #0
 800844e:	d010      	beq.n	8008472 <HAL_RCC_ClockConfig+0x166>
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	685b      	ldr	r3, [r3, #4]
 8008454:	2b01      	cmp	r3, #1
 8008456:	d00c      	beq.n	8008472 <HAL_RCC_ClockConfig+0x166>
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	685b      	ldr	r3, [r3, #4]
 800845c:	2b02      	cmp	r3, #2
 800845e:	d008      	beq.n	8008472 <HAL_RCC_ClockConfig+0x166>
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	685b      	ldr	r3, [r3, #4]
 8008464:	2b03      	cmp	r3, #3
 8008466:	d004      	beq.n	8008472 <HAL_RCC_ClockConfig+0x166>
 8008468:	f240 2185 	movw	r1, #645	; 0x285
 800846c:	482d      	ldr	r0, [pc, #180]	; (8008524 <HAL_RCC_ClockConfig+0x218>)
 800846e:	f7fa fd58 	bl	8002f22 <assert_failed>

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	685b      	ldr	r3, [r3, #4]
 8008476:	2b01      	cmp	r3, #1
 8008478:	d107      	bne.n	800848a <HAL_RCC_ClockConfig+0x17e>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800847a:	4b2c      	ldr	r3, [pc, #176]	; (800852c <HAL_RCC_ClockConfig+0x220>)
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008482:	2b00      	cmp	r3, #0
 8008484:	d119      	bne.n	80084ba <HAL_RCC_ClockConfig+0x1ae>
      {
        return HAL_ERROR;
 8008486:	2301      	movs	r3, #1
 8008488:	e0bf      	b.n	800860a <HAL_RCC_ClockConfig+0x2fe>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	685b      	ldr	r3, [r3, #4]
 800848e:	2b02      	cmp	r3, #2
 8008490:	d003      	beq.n	800849a <HAL_RCC_ClockConfig+0x18e>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008496:	2b03      	cmp	r3, #3
 8008498:	d107      	bne.n	80084aa <HAL_RCC_ClockConfig+0x19e>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800849a:	4b24      	ldr	r3, [pc, #144]	; (800852c <HAL_RCC_ClockConfig+0x220>)
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	d109      	bne.n	80084ba <HAL_RCC_ClockConfig+0x1ae>
      {
        return HAL_ERROR;
 80084a6:	2301      	movs	r3, #1
 80084a8:	e0af      	b.n	800860a <HAL_RCC_ClockConfig+0x2fe>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80084aa:	4b20      	ldr	r3, [pc, #128]	; (800852c <HAL_RCC_ClockConfig+0x220>)
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	f003 0302 	and.w	r3, r3, #2
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	d101      	bne.n	80084ba <HAL_RCC_ClockConfig+0x1ae>
      {
        return HAL_ERROR;
 80084b6:	2301      	movs	r3, #1
 80084b8:	e0a7      	b.n	800860a <HAL_RCC_ClockConfig+0x2fe>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80084ba:	4b1c      	ldr	r3, [pc, #112]	; (800852c <HAL_RCC_ClockConfig+0x220>)
 80084bc:	689b      	ldr	r3, [r3, #8]
 80084be:	f023 0203 	bic.w	r2, r3, #3
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	685b      	ldr	r3, [r3, #4]
 80084c6:	4919      	ldr	r1, [pc, #100]	; (800852c <HAL_RCC_ClockConfig+0x220>)
 80084c8:	4313      	orrs	r3, r2
 80084ca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80084cc:	f7fc fc70 	bl	8004db0 <HAL_GetTick>
 80084d0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80084d2:	e00a      	b.n	80084ea <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80084d4:	f7fc fc6c 	bl	8004db0 <HAL_GetTick>
 80084d8:	4602      	mov	r2, r0
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	1ad3      	subs	r3, r2, r3
 80084de:	f241 3288 	movw	r2, #5000	; 0x1388
 80084e2:	4293      	cmp	r3, r2
 80084e4:	d901      	bls.n	80084ea <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80084e6:	2303      	movs	r3, #3
 80084e8:	e08f      	b.n	800860a <HAL_RCC_ClockConfig+0x2fe>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80084ea:	4b10      	ldr	r3, [pc, #64]	; (800852c <HAL_RCC_ClockConfig+0x220>)
 80084ec:	689b      	ldr	r3, [r3, #8]
 80084ee:	f003 020c 	and.w	r2, r3, #12
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	685b      	ldr	r3, [r3, #4]
 80084f6:	009b      	lsls	r3, r3, #2
 80084f8:	429a      	cmp	r2, r3
 80084fa:	d1eb      	bne.n	80084d4 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80084fc:	4b0a      	ldr	r3, [pc, #40]	; (8008528 <HAL_RCC_ClockConfig+0x21c>)
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	f003 0307 	and.w	r3, r3, #7
 8008504:	683a      	ldr	r2, [r7, #0]
 8008506:	429a      	cmp	r2, r3
 8008508:	d212      	bcs.n	8008530 <HAL_RCC_ClockConfig+0x224>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800850a:	4b07      	ldr	r3, [pc, #28]	; (8008528 <HAL_RCC_ClockConfig+0x21c>)
 800850c:	683a      	ldr	r2, [r7, #0]
 800850e:	b2d2      	uxtb	r2, r2
 8008510:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008512:	4b05      	ldr	r3, [pc, #20]	; (8008528 <HAL_RCC_ClockConfig+0x21c>)
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	f003 0307 	and.w	r3, r3, #7
 800851a:	683a      	ldr	r2, [r7, #0]
 800851c:	429a      	cmp	r2, r3
 800851e:	d007      	beq.n	8008530 <HAL_RCC_ClockConfig+0x224>
    {
      return HAL_ERROR;
 8008520:	2301      	movs	r3, #1
 8008522:	e072      	b.n	800860a <HAL_RCC_ClockConfig+0x2fe>
 8008524:	08011164 	.word	0x08011164
 8008528:	40023c00 	.word	0x40023c00
 800852c:	40023800 	.word	0x40023800
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	f003 0304 	and.w	r3, r3, #4
 8008538:	2b00      	cmp	r3, #0
 800853a:	d025      	beq.n	8008588 <HAL_RCC_ClockConfig+0x27c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	68db      	ldr	r3, [r3, #12]
 8008540:	2b00      	cmp	r3, #0
 8008542:	d018      	beq.n	8008576 <HAL_RCC_ClockConfig+0x26a>
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	68db      	ldr	r3, [r3, #12]
 8008548:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800854c:	d013      	beq.n	8008576 <HAL_RCC_ClockConfig+0x26a>
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	68db      	ldr	r3, [r3, #12]
 8008552:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8008556:	d00e      	beq.n	8008576 <HAL_RCC_ClockConfig+0x26a>
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	68db      	ldr	r3, [r3, #12]
 800855c:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8008560:	d009      	beq.n	8008576 <HAL_RCC_ClockConfig+0x26a>
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	68db      	ldr	r3, [r3, #12]
 8008566:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 800856a:	d004      	beq.n	8008576 <HAL_RCC_ClockConfig+0x26a>
 800856c:	f240 21c3 	movw	r1, #707	; 0x2c3
 8008570:	4828      	ldr	r0, [pc, #160]	; (8008614 <HAL_RCC_ClockConfig+0x308>)
 8008572:	f7fa fcd6 	bl	8002f22 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008576:	4b28      	ldr	r3, [pc, #160]	; (8008618 <HAL_RCC_ClockConfig+0x30c>)
 8008578:	689b      	ldr	r3, [r3, #8]
 800857a:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	68db      	ldr	r3, [r3, #12]
 8008582:	4925      	ldr	r1, [pc, #148]	; (8008618 <HAL_RCC_ClockConfig+0x30c>)
 8008584:	4313      	orrs	r3, r2
 8008586:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	f003 0308 	and.w	r3, r3, #8
 8008590:	2b00      	cmp	r3, #0
 8008592:	d026      	beq.n	80085e2 <HAL_RCC_ClockConfig+0x2d6>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	691b      	ldr	r3, [r3, #16]
 8008598:	2b00      	cmp	r3, #0
 800859a:	d018      	beq.n	80085ce <HAL_RCC_ClockConfig+0x2c2>
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	691b      	ldr	r3, [r3, #16]
 80085a0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80085a4:	d013      	beq.n	80085ce <HAL_RCC_ClockConfig+0x2c2>
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	691b      	ldr	r3, [r3, #16]
 80085aa:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 80085ae:	d00e      	beq.n	80085ce <HAL_RCC_ClockConfig+0x2c2>
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	691b      	ldr	r3, [r3, #16]
 80085b4:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 80085b8:	d009      	beq.n	80085ce <HAL_RCC_ClockConfig+0x2c2>
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	691b      	ldr	r3, [r3, #16]
 80085be:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 80085c2:	d004      	beq.n	80085ce <HAL_RCC_ClockConfig+0x2c2>
 80085c4:	f240 21ca 	movw	r1, #714	; 0x2ca
 80085c8:	4812      	ldr	r0, [pc, #72]	; (8008614 <HAL_RCC_ClockConfig+0x308>)
 80085ca:	f7fa fcaa 	bl	8002f22 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80085ce:	4b12      	ldr	r3, [pc, #72]	; (8008618 <HAL_RCC_ClockConfig+0x30c>)
 80085d0:	689b      	ldr	r3, [r3, #8]
 80085d2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	691b      	ldr	r3, [r3, #16]
 80085da:	00db      	lsls	r3, r3, #3
 80085dc:	490e      	ldr	r1, [pc, #56]	; (8008618 <HAL_RCC_ClockConfig+0x30c>)
 80085de:	4313      	orrs	r3, r2
 80085e0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80085e2:	f000 f821 	bl	8008628 <HAL_RCC_GetSysClockFreq>
 80085e6:	4602      	mov	r2, r0
 80085e8:	4b0b      	ldr	r3, [pc, #44]	; (8008618 <HAL_RCC_ClockConfig+0x30c>)
 80085ea:	689b      	ldr	r3, [r3, #8]
 80085ec:	091b      	lsrs	r3, r3, #4
 80085ee:	f003 030f 	and.w	r3, r3, #15
 80085f2:	490a      	ldr	r1, [pc, #40]	; (800861c <HAL_RCC_ClockConfig+0x310>)
 80085f4:	5ccb      	ldrb	r3, [r1, r3]
 80085f6:	fa22 f303 	lsr.w	r3, r2, r3
 80085fa:	4a09      	ldr	r2, [pc, #36]	; (8008620 <HAL_RCC_ClockConfig+0x314>)
 80085fc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80085fe:	4b09      	ldr	r3, [pc, #36]	; (8008624 <HAL_RCC_ClockConfig+0x318>)
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	4618      	mov	r0, r3
 8008604:	f7fc fb90 	bl	8004d28 <HAL_InitTick>

  return HAL_OK;
 8008608:	2300      	movs	r3, #0
}
 800860a:	4618      	mov	r0, r3
 800860c:	3710      	adds	r7, #16
 800860e:	46bd      	mov	sp, r7
 8008610:	bd80      	pop	{r7, pc}
 8008612:	bf00      	nop
 8008614:	08011164 	.word	0x08011164
 8008618:	40023800 	.word	0x40023800
 800861c:	0801124c 	.word	0x0801124c
 8008620:	20000008 	.word	0x20000008
 8008624:	20000018 	.word	0x20000018

08008628 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008628:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800862c:	b090      	sub	sp, #64	; 0x40
 800862e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8008630:	2300      	movs	r3, #0
 8008632:	637b      	str	r3, [r7, #52]	; 0x34
 8008634:	2300      	movs	r3, #0
 8008636:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008638:	2300      	movs	r3, #0
 800863a:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 800863c:	2300      	movs	r3, #0
 800863e:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008640:	4b59      	ldr	r3, [pc, #356]	; (80087a8 <HAL_RCC_GetSysClockFreq+0x180>)
 8008642:	689b      	ldr	r3, [r3, #8]
 8008644:	f003 030c 	and.w	r3, r3, #12
 8008648:	2b08      	cmp	r3, #8
 800864a:	d00d      	beq.n	8008668 <HAL_RCC_GetSysClockFreq+0x40>
 800864c:	2b08      	cmp	r3, #8
 800864e:	f200 80a1 	bhi.w	8008794 <HAL_RCC_GetSysClockFreq+0x16c>
 8008652:	2b00      	cmp	r3, #0
 8008654:	d002      	beq.n	800865c <HAL_RCC_GetSysClockFreq+0x34>
 8008656:	2b04      	cmp	r3, #4
 8008658:	d003      	beq.n	8008662 <HAL_RCC_GetSysClockFreq+0x3a>
 800865a:	e09b      	b.n	8008794 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800865c:	4b53      	ldr	r3, [pc, #332]	; (80087ac <HAL_RCC_GetSysClockFreq+0x184>)
 800865e:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8008660:	e09b      	b.n	800879a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8008662:	4b53      	ldr	r3, [pc, #332]	; (80087b0 <HAL_RCC_GetSysClockFreq+0x188>)
 8008664:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8008666:	e098      	b.n	800879a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8008668:	4b4f      	ldr	r3, [pc, #316]	; (80087a8 <HAL_RCC_GetSysClockFreq+0x180>)
 800866a:	685b      	ldr	r3, [r3, #4]
 800866c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008670:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8008672:	4b4d      	ldr	r3, [pc, #308]	; (80087a8 <HAL_RCC_GetSysClockFreq+0x180>)
 8008674:	685b      	ldr	r3, [r3, #4]
 8008676:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800867a:	2b00      	cmp	r3, #0
 800867c:	d028      	beq.n	80086d0 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800867e:	4b4a      	ldr	r3, [pc, #296]	; (80087a8 <HAL_RCC_GetSysClockFreq+0x180>)
 8008680:	685b      	ldr	r3, [r3, #4]
 8008682:	099b      	lsrs	r3, r3, #6
 8008684:	2200      	movs	r2, #0
 8008686:	623b      	str	r3, [r7, #32]
 8008688:	627a      	str	r2, [r7, #36]	; 0x24
 800868a:	6a3b      	ldr	r3, [r7, #32]
 800868c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8008690:	2100      	movs	r1, #0
 8008692:	4b47      	ldr	r3, [pc, #284]	; (80087b0 <HAL_RCC_GetSysClockFreq+0x188>)
 8008694:	fb03 f201 	mul.w	r2, r3, r1
 8008698:	2300      	movs	r3, #0
 800869a:	fb00 f303 	mul.w	r3, r0, r3
 800869e:	4413      	add	r3, r2
 80086a0:	4a43      	ldr	r2, [pc, #268]	; (80087b0 <HAL_RCC_GetSysClockFreq+0x188>)
 80086a2:	fba0 1202 	umull	r1, r2, r0, r2
 80086a6:	62fa      	str	r2, [r7, #44]	; 0x2c
 80086a8:	460a      	mov	r2, r1
 80086aa:	62ba      	str	r2, [r7, #40]	; 0x28
 80086ac:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80086ae:	4413      	add	r3, r2
 80086b0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80086b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80086b4:	2200      	movs	r2, #0
 80086b6:	61bb      	str	r3, [r7, #24]
 80086b8:	61fa      	str	r2, [r7, #28]
 80086ba:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80086be:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80086c2:	f7f8 fb49 	bl	8000d58 <__aeabi_uldivmod>
 80086c6:	4602      	mov	r2, r0
 80086c8:	460b      	mov	r3, r1
 80086ca:	4613      	mov	r3, r2
 80086cc:	63fb      	str	r3, [r7, #60]	; 0x3c
 80086ce:	e053      	b.n	8008778 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80086d0:	4b35      	ldr	r3, [pc, #212]	; (80087a8 <HAL_RCC_GetSysClockFreq+0x180>)
 80086d2:	685b      	ldr	r3, [r3, #4]
 80086d4:	099b      	lsrs	r3, r3, #6
 80086d6:	2200      	movs	r2, #0
 80086d8:	613b      	str	r3, [r7, #16]
 80086da:	617a      	str	r2, [r7, #20]
 80086dc:	693b      	ldr	r3, [r7, #16]
 80086de:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80086e2:	f04f 0b00 	mov.w	fp, #0
 80086e6:	4652      	mov	r2, sl
 80086e8:	465b      	mov	r3, fp
 80086ea:	f04f 0000 	mov.w	r0, #0
 80086ee:	f04f 0100 	mov.w	r1, #0
 80086f2:	0159      	lsls	r1, r3, #5
 80086f4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80086f8:	0150      	lsls	r0, r2, #5
 80086fa:	4602      	mov	r2, r0
 80086fc:	460b      	mov	r3, r1
 80086fe:	ebb2 080a 	subs.w	r8, r2, sl
 8008702:	eb63 090b 	sbc.w	r9, r3, fp
 8008706:	f04f 0200 	mov.w	r2, #0
 800870a:	f04f 0300 	mov.w	r3, #0
 800870e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8008712:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8008716:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800871a:	ebb2 0408 	subs.w	r4, r2, r8
 800871e:	eb63 0509 	sbc.w	r5, r3, r9
 8008722:	f04f 0200 	mov.w	r2, #0
 8008726:	f04f 0300 	mov.w	r3, #0
 800872a:	00eb      	lsls	r3, r5, #3
 800872c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008730:	00e2      	lsls	r2, r4, #3
 8008732:	4614      	mov	r4, r2
 8008734:	461d      	mov	r5, r3
 8008736:	eb14 030a 	adds.w	r3, r4, sl
 800873a:	603b      	str	r3, [r7, #0]
 800873c:	eb45 030b 	adc.w	r3, r5, fp
 8008740:	607b      	str	r3, [r7, #4]
 8008742:	f04f 0200 	mov.w	r2, #0
 8008746:	f04f 0300 	mov.w	r3, #0
 800874a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800874e:	4629      	mov	r1, r5
 8008750:	028b      	lsls	r3, r1, #10
 8008752:	4621      	mov	r1, r4
 8008754:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8008758:	4621      	mov	r1, r4
 800875a:	028a      	lsls	r2, r1, #10
 800875c:	4610      	mov	r0, r2
 800875e:	4619      	mov	r1, r3
 8008760:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008762:	2200      	movs	r2, #0
 8008764:	60bb      	str	r3, [r7, #8]
 8008766:	60fa      	str	r2, [r7, #12]
 8008768:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800876c:	f7f8 faf4 	bl	8000d58 <__aeabi_uldivmod>
 8008770:	4602      	mov	r2, r0
 8008772:	460b      	mov	r3, r1
 8008774:	4613      	mov	r3, r2
 8008776:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8008778:	4b0b      	ldr	r3, [pc, #44]	; (80087a8 <HAL_RCC_GetSysClockFreq+0x180>)
 800877a:	685b      	ldr	r3, [r3, #4]
 800877c:	0c1b      	lsrs	r3, r3, #16
 800877e:	f003 0303 	and.w	r3, r3, #3
 8008782:	3301      	adds	r3, #1
 8008784:	005b      	lsls	r3, r3, #1
 8008786:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8008788:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800878a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800878c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008790:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8008792:	e002      	b.n	800879a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008794:	4b05      	ldr	r3, [pc, #20]	; (80087ac <HAL_RCC_GetSysClockFreq+0x184>)
 8008796:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8008798:	bf00      	nop
    }
  }
  return sysclockfreq;
 800879a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 800879c:	4618      	mov	r0, r3
 800879e:	3740      	adds	r7, #64	; 0x40
 80087a0:	46bd      	mov	sp, r7
 80087a2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80087a6:	bf00      	nop
 80087a8:	40023800 	.word	0x40023800
 80087ac:	00f42400 	.word	0x00f42400
 80087b0:	017d7840 	.word	0x017d7840

080087b4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80087b4:	b480      	push	{r7}
 80087b6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80087b8:	4b03      	ldr	r3, [pc, #12]	; (80087c8 <HAL_RCC_GetHCLKFreq+0x14>)
 80087ba:	681b      	ldr	r3, [r3, #0]
}
 80087bc:	4618      	mov	r0, r3
 80087be:	46bd      	mov	sp, r7
 80087c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087c4:	4770      	bx	lr
 80087c6:	bf00      	nop
 80087c8:	20000008 	.word	0x20000008

080087cc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80087cc:	b580      	push	{r7, lr}
 80087ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80087d0:	f7ff fff0 	bl	80087b4 <HAL_RCC_GetHCLKFreq>
 80087d4:	4602      	mov	r2, r0
 80087d6:	4b05      	ldr	r3, [pc, #20]	; (80087ec <HAL_RCC_GetPCLK1Freq+0x20>)
 80087d8:	689b      	ldr	r3, [r3, #8]
 80087da:	0a9b      	lsrs	r3, r3, #10
 80087dc:	f003 0307 	and.w	r3, r3, #7
 80087e0:	4903      	ldr	r1, [pc, #12]	; (80087f0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80087e2:	5ccb      	ldrb	r3, [r1, r3]
 80087e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80087e8:	4618      	mov	r0, r3
 80087ea:	bd80      	pop	{r7, pc}
 80087ec:	40023800 	.word	0x40023800
 80087f0:	0801125c 	.word	0x0801125c

080087f4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80087f4:	b580      	push	{r7, lr}
 80087f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80087f8:	f7ff ffdc 	bl	80087b4 <HAL_RCC_GetHCLKFreq>
 80087fc:	4602      	mov	r2, r0
 80087fe:	4b05      	ldr	r3, [pc, #20]	; (8008814 <HAL_RCC_GetPCLK2Freq+0x20>)
 8008800:	689b      	ldr	r3, [r3, #8]
 8008802:	0b5b      	lsrs	r3, r3, #13
 8008804:	f003 0307 	and.w	r3, r3, #7
 8008808:	4903      	ldr	r1, [pc, #12]	; (8008818 <HAL_RCC_GetPCLK2Freq+0x24>)
 800880a:	5ccb      	ldrb	r3, [r1, r3]
 800880c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008810:	4618      	mov	r0, r3
 8008812:	bd80      	pop	{r7, pc}
 8008814:	40023800 	.word	0x40023800
 8008818:	0801125c 	.word	0x0801125c

0800881c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800881c:	b580      	push	{r7, lr}
 800881e:	b082      	sub	sp, #8
 8008820:	af00      	add	r7, sp, #0
 8008822:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	2b00      	cmp	r3, #0
 8008828:	d101      	bne.n	800882e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800882a:	2301      	movs	r3, #1
 800882c:	e0a7      	b.n	800897e <HAL_TIM_Base_Init+0x162>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	4a55      	ldr	r2, [pc, #340]	; (8008988 <HAL_TIM_Base_Init+0x16c>)
 8008834:	4293      	cmp	r3, r2
 8008836:	d027      	beq.n	8008888 <HAL_TIM_Base_Init+0x6c>
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008840:	d022      	beq.n	8008888 <HAL_TIM_Base_Init+0x6c>
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	4a51      	ldr	r2, [pc, #324]	; (800898c <HAL_TIM_Base_Init+0x170>)
 8008848:	4293      	cmp	r3, r2
 800884a:	d01d      	beq.n	8008888 <HAL_TIM_Base_Init+0x6c>
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	4a4f      	ldr	r2, [pc, #316]	; (8008990 <HAL_TIM_Base_Init+0x174>)
 8008852:	4293      	cmp	r3, r2
 8008854:	d018      	beq.n	8008888 <HAL_TIM_Base_Init+0x6c>
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	4a4e      	ldr	r2, [pc, #312]	; (8008994 <HAL_TIM_Base_Init+0x178>)
 800885c:	4293      	cmp	r3, r2
 800885e:	d013      	beq.n	8008888 <HAL_TIM_Base_Init+0x6c>
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	4a4c      	ldr	r2, [pc, #304]	; (8008998 <HAL_TIM_Base_Init+0x17c>)
 8008866:	4293      	cmp	r3, r2
 8008868:	d00e      	beq.n	8008888 <HAL_TIM_Base_Init+0x6c>
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	4a4b      	ldr	r2, [pc, #300]	; (800899c <HAL_TIM_Base_Init+0x180>)
 8008870:	4293      	cmp	r3, r2
 8008872:	d009      	beq.n	8008888 <HAL_TIM_Base_Init+0x6c>
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	4a49      	ldr	r2, [pc, #292]	; (80089a0 <HAL_TIM_Base_Init+0x184>)
 800887a:	4293      	cmp	r3, r2
 800887c:	d004      	beq.n	8008888 <HAL_TIM_Base_Init+0x6c>
 800887e:	f240 1113 	movw	r1, #275	; 0x113
 8008882:	4848      	ldr	r0, [pc, #288]	; (80089a4 <HAL_TIM_Base_Init+0x188>)
 8008884:	f7fa fb4d 	bl	8002f22 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	689b      	ldr	r3, [r3, #8]
 800888c:	2b00      	cmp	r3, #0
 800888e:	d014      	beq.n	80088ba <HAL_TIM_Base_Init+0x9e>
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	689b      	ldr	r3, [r3, #8]
 8008894:	2b10      	cmp	r3, #16
 8008896:	d010      	beq.n	80088ba <HAL_TIM_Base_Init+0x9e>
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	689b      	ldr	r3, [r3, #8]
 800889c:	2b20      	cmp	r3, #32
 800889e:	d00c      	beq.n	80088ba <HAL_TIM_Base_Init+0x9e>
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	689b      	ldr	r3, [r3, #8]
 80088a4:	2b40      	cmp	r3, #64	; 0x40
 80088a6:	d008      	beq.n	80088ba <HAL_TIM_Base_Init+0x9e>
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	689b      	ldr	r3, [r3, #8]
 80088ac:	2b60      	cmp	r3, #96	; 0x60
 80088ae:	d004      	beq.n	80088ba <HAL_TIM_Base_Init+0x9e>
 80088b0:	f44f 718a 	mov.w	r1, #276	; 0x114
 80088b4:	483b      	ldr	r0, [pc, #236]	; (80089a4 <HAL_TIM_Base_Init+0x188>)
 80088b6:	f7fa fb34 	bl	8002f22 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	691b      	ldr	r3, [r3, #16]
 80088be:	2b00      	cmp	r3, #0
 80088c0:	d00e      	beq.n	80088e0 <HAL_TIM_Base_Init+0xc4>
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	691b      	ldr	r3, [r3, #16]
 80088c6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80088ca:	d009      	beq.n	80088e0 <HAL_TIM_Base_Init+0xc4>
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	691b      	ldr	r3, [r3, #16]
 80088d0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80088d4:	d004      	beq.n	80088e0 <HAL_TIM_Base_Init+0xc4>
 80088d6:	f240 1115 	movw	r1, #277	; 0x115
 80088da:	4832      	ldr	r0, [pc, #200]	; (80089a4 <HAL_TIM_Base_Init+0x188>)
 80088dc:	f7fa fb21 	bl	8002f22 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	699b      	ldr	r3, [r3, #24]
 80088e4:	2b00      	cmp	r3, #0
 80088e6:	d008      	beq.n	80088fa <HAL_TIM_Base_Init+0xde>
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	699b      	ldr	r3, [r3, #24]
 80088ec:	2b80      	cmp	r3, #128	; 0x80
 80088ee:	d004      	beq.n	80088fa <HAL_TIM_Base_Init+0xde>
 80088f0:	f44f 718b 	mov.w	r1, #278	; 0x116
 80088f4:	482b      	ldr	r0, [pc, #172]	; (80089a4 <HAL_TIM_Base_Init+0x188>)
 80088f6:	f7fa fb14 	bl	8002f22 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008900:	b2db      	uxtb	r3, r3
 8008902:	2b00      	cmp	r3, #0
 8008904:	d106      	bne.n	8008914 <HAL_TIM_Base_Init+0xf8>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	2200      	movs	r2, #0
 800890a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800890e:	6878      	ldr	r0, [r7, #4]
 8008910:	f7fa fddc 	bl	80034cc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	2202      	movs	r2, #2
 8008918:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	681a      	ldr	r2, [r3, #0]
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	3304      	adds	r3, #4
 8008924:	4619      	mov	r1, r3
 8008926:	4610      	mov	r0, r2
 8008928:	f001 f8b2 	bl	8009a90 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	2201      	movs	r2, #1
 8008930:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	2201      	movs	r2, #1
 8008938:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	2201      	movs	r2, #1
 8008940:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	2201      	movs	r2, #1
 8008948:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	2201      	movs	r2, #1
 8008950:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	2201      	movs	r2, #1
 8008958:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	2201      	movs	r2, #1
 8008960:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	2201      	movs	r2, #1
 8008968:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	2201      	movs	r2, #1
 8008970:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	2201      	movs	r2, #1
 8008978:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800897c:	2300      	movs	r3, #0
}
 800897e:	4618      	mov	r0, r3
 8008980:	3708      	adds	r7, #8
 8008982:	46bd      	mov	sp, r7
 8008984:	bd80      	pop	{r7, pc}
 8008986:	bf00      	nop
 8008988:	40010000 	.word	0x40010000
 800898c:	40000400 	.word	0x40000400
 8008990:	40000800 	.word	0x40000800
 8008994:	40000c00 	.word	0x40000c00
 8008998:	40014000 	.word	0x40014000
 800899c:	40014400 	.word	0x40014400
 80089a0:	40014800 	.word	0x40014800
 80089a4:	0801119c 	.word	0x0801119c

080089a8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80089a8:	b580      	push	{r7, lr}
 80089aa:	b084      	sub	sp, #16
 80089ac:	af00      	add	r7, sp, #0
 80089ae:	6078      	str	r0, [r7, #4]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	4a3d      	ldr	r2, [pc, #244]	; (8008aac <HAL_TIM_Base_Start_IT+0x104>)
 80089b6:	4293      	cmp	r3, r2
 80089b8:	d027      	beq.n	8008a0a <HAL_TIM_Base_Start_IT+0x62>
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80089c2:	d022      	beq.n	8008a0a <HAL_TIM_Base_Start_IT+0x62>
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	681b      	ldr	r3, [r3, #0]
 80089c8:	4a39      	ldr	r2, [pc, #228]	; (8008ab0 <HAL_TIM_Base_Start_IT+0x108>)
 80089ca:	4293      	cmp	r3, r2
 80089cc:	d01d      	beq.n	8008a0a <HAL_TIM_Base_Start_IT+0x62>
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	681b      	ldr	r3, [r3, #0]
 80089d2:	4a38      	ldr	r2, [pc, #224]	; (8008ab4 <HAL_TIM_Base_Start_IT+0x10c>)
 80089d4:	4293      	cmp	r3, r2
 80089d6:	d018      	beq.n	8008a0a <HAL_TIM_Base_Start_IT+0x62>
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	681b      	ldr	r3, [r3, #0]
 80089dc:	4a36      	ldr	r2, [pc, #216]	; (8008ab8 <HAL_TIM_Base_Start_IT+0x110>)
 80089de:	4293      	cmp	r3, r2
 80089e0:	d013      	beq.n	8008a0a <HAL_TIM_Base_Start_IT+0x62>
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	4a35      	ldr	r2, [pc, #212]	; (8008abc <HAL_TIM_Base_Start_IT+0x114>)
 80089e8:	4293      	cmp	r3, r2
 80089ea:	d00e      	beq.n	8008a0a <HAL_TIM_Base_Start_IT+0x62>
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	4a33      	ldr	r2, [pc, #204]	; (8008ac0 <HAL_TIM_Base_Start_IT+0x118>)
 80089f2:	4293      	cmp	r3, r2
 80089f4:	d009      	beq.n	8008a0a <HAL_TIM_Base_Start_IT+0x62>
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	4a32      	ldr	r2, [pc, #200]	; (8008ac4 <HAL_TIM_Base_Start_IT+0x11c>)
 80089fc:	4293      	cmp	r3, r2
 80089fe:	d004      	beq.n	8008a0a <HAL_TIM_Base_Start_IT+0x62>
 8008a00:	f240 11cf 	movw	r1, #463	; 0x1cf
 8008a04:	4830      	ldr	r0, [pc, #192]	; (8008ac8 <HAL_TIM_Base_Start_IT+0x120>)
 8008a06:	f7fa fa8c 	bl	8002f22 <assert_failed>

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008a10:	b2db      	uxtb	r3, r3
 8008a12:	2b01      	cmp	r3, #1
 8008a14:	d001      	beq.n	8008a1a <HAL_TIM_Base_Start_IT+0x72>
  {
    return HAL_ERROR;
 8008a16:	2301      	movs	r3, #1
 8008a18:	e044      	b.n	8008aa4 <HAL_TIM_Base_Start_IT+0xfc>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	2202      	movs	r2, #2
 8008a1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	68da      	ldr	r2, [r3, #12]
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	f042 0201 	orr.w	r2, r2, #1
 8008a30:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	4a1d      	ldr	r2, [pc, #116]	; (8008aac <HAL_TIM_Base_Start_IT+0x104>)
 8008a38:	4293      	cmp	r3, r2
 8008a3a:	d018      	beq.n	8008a6e <HAL_TIM_Base_Start_IT+0xc6>
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008a44:	d013      	beq.n	8008a6e <HAL_TIM_Base_Start_IT+0xc6>
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	4a19      	ldr	r2, [pc, #100]	; (8008ab0 <HAL_TIM_Base_Start_IT+0x108>)
 8008a4c:	4293      	cmp	r3, r2
 8008a4e:	d00e      	beq.n	8008a6e <HAL_TIM_Base_Start_IT+0xc6>
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	681b      	ldr	r3, [r3, #0]
 8008a54:	4a17      	ldr	r2, [pc, #92]	; (8008ab4 <HAL_TIM_Base_Start_IT+0x10c>)
 8008a56:	4293      	cmp	r3, r2
 8008a58:	d009      	beq.n	8008a6e <HAL_TIM_Base_Start_IT+0xc6>
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	4a16      	ldr	r2, [pc, #88]	; (8008ab8 <HAL_TIM_Base_Start_IT+0x110>)
 8008a60:	4293      	cmp	r3, r2
 8008a62:	d004      	beq.n	8008a6e <HAL_TIM_Base_Start_IT+0xc6>
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	4a14      	ldr	r2, [pc, #80]	; (8008abc <HAL_TIM_Base_Start_IT+0x114>)
 8008a6a:	4293      	cmp	r3, r2
 8008a6c:	d111      	bne.n	8008a92 <HAL_TIM_Base_Start_IT+0xea>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	689b      	ldr	r3, [r3, #8]
 8008a74:	f003 0307 	and.w	r3, r3, #7
 8008a78:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008a7a:	68fb      	ldr	r3, [r7, #12]
 8008a7c:	2b06      	cmp	r3, #6
 8008a7e:	d010      	beq.n	8008aa2 <HAL_TIM_Base_Start_IT+0xfa>
    {
      __HAL_TIM_ENABLE(htim);
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	681a      	ldr	r2, [r3, #0]
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	f042 0201 	orr.w	r2, r2, #1
 8008a8e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008a90:	e007      	b.n	8008aa2 <HAL_TIM_Base_Start_IT+0xfa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	681a      	ldr	r2, [r3, #0]
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	681b      	ldr	r3, [r3, #0]
 8008a9c:	f042 0201 	orr.w	r2, r2, #1
 8008aa0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008aa2:	2300      	movs	r3, #0
}
 8008aa4:	4618      	mov	r0, r3
 8008aa6:	3710      	adds	r7, #16
 8008aa8:	46bd      	mov	sp, r7
 8008aaa:	bd80      	pop	{r7, pc}
 8008aac:	40010000 	.word	0x40010000
 8008ab0:	40000400 	.word	0x40000400
 8008ab4:	40000800 	.word	0x40000800
 8008ab8:	40000c00 	.word	0x40000c00
 8008abc:	40014000 	.word	0x40014000
 8008ac0:	40014400 	.word	0x40014400
 8008ac4:	40014800 	.word	0x40014800
 8008ac8:	0801119c 	.word	0x0801119c

08008acc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008acc:	b580      	push	{r7, lr}
 8008ace:	b082      	sub	sp, #8
 8008ad0:	af00      	add	r7, sp, #0
 8008ad2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	d101      	bne.n	8008ade <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008ada:	2301      	movs	r3, #1
 8008adc:	e0a7      	b.n	8008c2e <HAL_TIM_PWM_Init+0x162>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	4a55      	ldr	r2, [pc, #340]	; (8008c38 <HAL_TIM_PWM_Init+0x16c>)
 8008ae4:	4293      	cmp	r3, r2
 8008ae6:	d027      	beq.n	8008b38 <HAL_TIM_PWM_Init+0x6c>
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008af0:	d022      	beq.n	8008b38 <HAL_TIM_PWM_Init+0x6c>
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	4a51      	ldr	r2, [pc, #324]	; (8008c3c <HAL_TIM_PWM_Init+0x170>)
 8008af8:	4293      	cmp	r3, r2
 8008afa:	d01d      	beq.n	8008b38 <HAL_TIM_PWM_Init+0x6c>
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	4a4f      	ldr	r2, [pc, #316]	; (8008c40 <HAL_TIM_PWM_Init+0x174>)
 8008b02:	4293      	cmp	r3, r2
 8008b04:	d018      	beq.n	8008b38 <HAL_TIM_PWM_Init+0x6c>
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	4a4e      	ldr	r2, [pc, #312]	; (8008c44 <HAL_TIM_PWM_Init+0x178>)
 8008b0c:	4293      	cmp	r3, r2
 8008b0e:	d013      	beq.n	8008b38 <HAL_TIM_PWM_Init+0x6c>
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	4a4c      	ldr	r2, [pc, #304]	; (8008c48 <HAL_TIM_PWM_Init+0x17c>)
 8008b16:	4293      	cmp	r3, r2
 8008b18:	d00e      	beq.n	8008b38 <HAL_TIM_PWM_Init+0x6c>
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	4a4b      	ldr	r2, [pc, #300]	; (8008c4c <HAL_TIM_PWM_Init+0x180>)
 8008b20:	4293      	cmp	r3, r2
 8008b22:	d009      	beq.n	8008b38 <HAL_TIM_PWM_Init+0x6c>
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	4a49      	ldr	r2, [pc, #292]	; (8008c50 <HAL_TIM_PWM_Init+0x184>)
 8008b2a:	4293      	cmp	r3, r2
 8008b2c:	d004      	beq.n	8008b38 <HAL_TIM_PWM_Init+0x6c>
 8008b2e:	f240 5129 	movw	r1, #1321	; 0x529
 8008b32:	4848      	ldr	r0, [pc, #288]	; (8008c54 <HAL_TIM_PWM_Init+0x188>)
 8008b34:	f7fa f9f5 	bl	8002f22 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	689b      	ldr	r3, [r3, #8]
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	d014      	beq.n	8008b6a <HAL_TIM_PWM_Init+0x9e>
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	689b      	ldr	r3, [r3, #8]
 8008b44:	2b10      	cmp	r3, #16
 8008b46:	d010      	beq.n	8008b6a <HAL_TIM_PWM_Init+0x9e>
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	689b      	ldr	r3, [r3, #8]
 8008b4c:	2b20      	cmp	r3, #32
 8008b4e:	d00c      	beq.n	8008b6a <HAL_TIM_PWM_Init+0x9e>
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	689b      	ldr	r3, [r3, #8]
 8008b54:	2b40      	cmp	r3, #64	; 0x40
 8008b56:	d008      	beq.n	8008b6a <HAL_TIM_PWM_Init+0x9e>
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	689b      	ldr	r3, [r3, #8]
 8008b5c:	2b60      	cmp	r3, #96	; 0x60
 8008b5e:	d004      	beq.n	8008b6a <HAL_TIM_PWM_Init+0x9e>
 8008b60:	f240 512a 	movw	r1, #1322	; 0x52a
 8008b64:	483b      	ldr	r0, [pc, #236]	; (8008c54 <HAL_TIM_PWM_Init+0x188>)
 8008b66:	f7fa f9dc 	bl	8002f22 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	691b      	ldr	r3, [r3, #16]
 8008b6e:	2b00      	cmp	r3, #0
 8008b70:	d00e      	beq.n	8008b90 <HAL_TIM_PWM_Init+0xc4>
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	691b      	ldr	r3, [r3, #16]
 8008b76:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008b7a:	d009      	beq.n	8008b90 <HAL_TIM_PWM_Init+0xc4>
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	691b      	ldr	r3, [r3, #16]
 8008b80:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008b84:	d004      	beq.n	8008b90 <HAL_TIM_PWM_Init+0xc4>
 8008b86:	f240 512b 	movw	r1, #1323	; 0x52b
 8008b8a:	4832      	ldr	r0, [pc, #200]	; (8008c54 <HAL_TIM_PWM_Init+0x188>)
 8008b8c:	f7fa f9c9 	bl	8002f22 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	699b      	ldr	r3, [r3, #24]
 8008b94:	2b00      	cmp	r3, #0
 8008b96:	d008      	beq.n	8008baa <HAL_TIM_PWM_Init+0xde>
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	699b      	ldr	r3, [r3, #24]
 8008b9c:	2b80      	cmp	r3, #128	; 0x80
 8008b9e:	d004      	beq.n	8008baa <HAL_TIM_PWM_Init+0xde>
 8008ba0:	f240 512c 	movw	r1, #1324	; 0x52c
 8008ba4:	482b      	ldr	r0, [pc, #172]	; (8008c54 <HAL_TIM_PWM_Init+0x188>)
 8008ba6:	f7fa f9bc 	bl	8002f22 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008bb0:	b2db      	uxtb	r3, r3
 8008bb2:	2b00      	cmp	r3, #0
 8008bb4:	d106      	bne.n	8008bc4 <HAL_TIM_PWM_Init+0xf8>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	2200      	movs	r2, #0
 8008bba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8008bbe:	6878      	ldr	r0, [r7, #4]
 8008bc0:	f000 f84a 	bl	8008c58 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	2202      	movs	r2, #2
 8008bc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	681a      	ldr	r2, [r3, #0]
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	3304      	adds	r3, #4
 8008bd4:	4619      	mov	r1, r3
 8008bd6:	4610      	mov	r0, r2
 8008bd8:	f000 ff5a 	bl	8009a90 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	2201      	movs	r2, #1
 8008be0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	2201      	movs	r2, #1
 8008be8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	2201      	movs	r2, #1
 8008bf0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	2201      	movs	r2, #1
 8008bf8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	2201      	movs	r2, #1
 8008c00:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	2201      	movs	r2, #1
 8008c08:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	2201      	movs	r2, #1
 8008c10:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	2201      	movs	r2, #1
 8008c18:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	2201      	movs	r2, #1
 8008c20:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	2201      	movs	r2, #1
 8008c28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008c2c:	2300      	movs	r3, #0
}
 8008c2e:	4618      	mov	r0, r3
 8008c30:	3708      	adds	r7, #8
 8008c32:	46bd      	mov	sp, r7
 8008c34:	bd80      	pop	{r7, pc}
 8008c36:	bf00      	nop
 8008c38:	40010000 	.word	0x40010000
 8008c3c:	40000400 	.word	0x40000400
 8008c40:	40000800 	.word	0x40000800
 8008c44:	40000c00 	.word	0x40000c00
 8008c48:	40014000 	.word	0x40014000
 8008c4c:	40014400 	.word	0x40014400
 8008c50:	40014800 	.word	0x40014800
 8008c54:	0801119c 	.word	0x0801119c

08008c58 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8008c58:	b480      	push	{r7}
 8008c5a:	b083      	sub	sp, #12
 8008c5c:	af00      	add	r7, sp, #0
 8008c5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8008c60:	bf00      	nop
 8008c62:	370c      	adds	r7, #12
 8008c64:	46bd      	mov	sp, r7
 8008c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c6a:	4770      	bx	lr

08008c6c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008c6c:	b580      	push	{r7, lr}
 8008c6e:	b084      	sub	sp, #16
 8008c70:	af00      	add	r7, sp, #0
 8008c72:	6078      	str	r0, [r7, #4]
 8008c74:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	4a8a      	ldr	r2, [pc, #552]	; (8008ea4 <HAL_TIM_PWM_Start+0x238>)
 8008c7c:	4293      	cmp	r3, r2
 8008c7e:	d10b      	bne.n	8008c98 <HAL_TIM_PWM_Start+0x2c>
 8008c80:	683b      	ldr	r3, [r7, #0]
 8008c82:	2b00      	cmp	r3, #0
 8008c84:	d06c      	beq.n	8008d60 <HAL_TIM_PWM_Start+0xf4>
 8008c86:	683b      	ldr	r3, [r7, #0]
 8008c88:	2b04      	cmp	r3, #4
 8008c8a:	d069      	beq.n	8008d60 <HAL_TIM_PWM_Start+0xf4>
 8008c8c:	683b      	ldr	r3, [r7, #0]
 8008c8e:	2b08      	cmp	r3, #8
 8008c90:	d066      	beq.n	8008d60 <HAL_TIM_PWM_Start+0xf4>
 8008c92:	683b      	ldr	r3, [r7, #0]
 8008c94:	2b0c      	cmp	r3, #12
 8008c96:	d063      	beq.n	8008d60 <HAL_TIM_PWM_Start+0xf4>
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	681b      	ldr	r3, [r3, #0]
 8008c9c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008ca0:	d10b      	bne.n	8008cba <HAL_TIM_PWM_Start+0x4e>
 8008ca2:	683b      	ldr	r3, [r7, #0]
 8008ca4:	2b00      	cmp	r3, #0
 8008ca6:	d05b      	beq.n	8008d60 <HAL_TIM_PWM_Start+0xf4>
 8008ca8:	683b      	ldr	r3, [r7, #0]
 8008caa:	2b04      	cmp	r3, #4
 8008cac:	d058      	beq.n	8008d60 <HAL_TIM_PWM_Start+0xf4>
 8008cae:	683b      	ldr	r3, [r7, #0]
 8008cb0:	2b08      	cmp	r3, #8
 8008cb2:	d055      	beq.n	8008d60 <HAL_TIM_PWM_Start+0xf4>
 8008cb4:	683b      	ldr	r3, [r7, #0]
 8008cb6:	2b0c      	cmp	r3, #12
 8008cb8:	d052      	beq.n	8008d60 <HAL_TIM_PWM_Start+0xf4>
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	4a7a      	ldr	r2, [pc, #488]	; (8008ea8 <HAL_TIM_PWM_Start+0x23c>)
 8008cc0:	4293      	cmp	r3, r2
 8008cc2:	d10b      	bne.n	8008cdc <HAL_TIM_PWM_Start+0x70>
 8008cc4:	683b      	ldr	r3, [r7, #0]
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	d04a      	beq.n	8008d60 <HAL_TIM_PWM_Start+0xf4>
 8008cca:	683b      	ldr	r3, [r7, #0]
 8008ccc:	2b04      	cmp	r3, #4
 8008cce:	d047      	beq.n	8008d60 <HAL_TIM_PWM_Start+0xf4>
 8008cd0:	683b      	ldr	r3, [r7, #0]
 8008cd2:	2b08      	cmp	r3, #8
 8008cd4:	d044      	beq.n	8008d60 <HAL_TIM_PWM_Start+0xf4>
 8008cd6:	683b      	ldr	r3, [r7, #0]
 8008cd8:	2b0c      	cmp	r3, #12
 8008cda:	d041      	beq.n	8008d60 <HAL_TIM_PWM_Start+0xf4>
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	4a72      	ldr	r2, [pc, #456]	; (8008eac <HAL_TIM_PWM_Start+0x240>)
 8008ce2:	4293      	cmp	r3, r2
 8008ce4:	d10b      	bne.n	8008cfe <HAL_TIM_PWM_Start+0x92>
 8008ce6:	683b      	ldr	r3, [r7, #0]
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	d039      	beq.n	8008d60 <HAL_TIM_PWM_Start+0xf4>
 8008cec:	683b      	ldr	r3, [r7, #0]
 8008cee:	2b04      	cmp	r3, #4
 8008cf0:	d036      	beq.n	8008d60 <HAL_TIM_PWM_Start+0xf4>
 8008cf2:	683b      	ldr	r3, [r7, #0]
 8008cf4:	2b08      	cmp	r3, #8
 8008cf6:	d033      	beq.n	8008d60 <HAL_TIM_PWM_Start+0xf4>
 8008cf8:	683b      	ldr	r3, [r7, #0]
 8008cfa:	2b0c      	cmp	r3, #12
 8008cfc:	d030      	beq.n	8008d60 <HAL_TIM_PWM_Start+0xf4>
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	4a6b      	ldr	r2, [pc, #428]	; (8008eb0 <HAL_TIM_PWM_Start+0x244>)
 8008d04:	4293      	cmp	r3, r2
 8008d06:	d10b      	bne.n	8008d20 <HAL_TIM_PWM_Start+0xb4>
 8008d08:	683b      	ldr	r3, [r7, #0]
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	d028      	beq.n	8008d60 <HAL_TIM_PWM_Start+0xf4>
 8008d0e:	683b      	ldr	r3, [r7, #0]
 8008d10:	2b04      	cmp	r3, #4
 8008d12:	d025      	beq.n	8008d60 <HAL_TIM_PWM_Start+0xf4>
 8008d14:	683b      	ldr	r3, [r7, #0]
 8008d16:	2b08      	cmp	r3, #8
 8008d18:	d022      	beq.n	8008d60 <HAL_TIM_PWM_Start+0xf4>
 8008d1a:	683b      	ldr	r3, [r7, #0]
 8008d1c:	2b0c      	cmp	r3, #12
 8008d1e:	d01f      	beq.n	8008d60 <HAL_TIM_PWM_Start+0xf4>
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	4a63      	ldr	r2, [pc, #396]	; (8008eb4 <HAL_TIM_PWM_Start+0x248>)
 8008d26:	4293      	cmp	r3, r2
 8008d28:	d105      	bne.n	8008d36 <HAL_TIM_PWM_Start+0xca>
 8008d2a:	683b      	ldr	r3, [r7, #0]
 8008d2c:	2b00      	cmp	r3, #0
 8008d2e:	d017      	beq.n	8008d60 <HAL_TIM_PWM_Start+0xf4>
 8008d30:	683b      	ldr	r3, [r7, #0]
 8008d32:	2b04      	cmp	r3, #4
 8008d34:	d014      	beq.n	8008d60 <HAL_TIM_PWM_Start+0xf4>
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	4a5f      	ldr	r2, [pc, #380]	; (8008eb8 <HAL_TIM_PWM_Start+0x24c>)
 8008d3c:	4293      	cmp	r3, r2
 8008d3e:	d102      	bne.n	8008d46 <HAL_TIM_PWM_Start+0xda>
 8008d40:	683b      	ldr	r3, [r7, #0]
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	d00c      	beq.n	8008d60 <HAL_TIM_PWM_Start+0xf4>
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	4a5c      	ldr	r2, [pc, #368]	; (8008ebc <HAL_TIM_PWM_Start+0x250>)
 8008d4c:	4293      	cmp	r3, r2
 8008d4e:	d102      	bne.n	8008d56 <HAL_TIM_PWM_Start+0xea>
 8008d50:	683b      	ldr	r3, [r7, #0]
 8008d52:	2b00      	cmp	r3, #0
 8008d54:	d004      	beq.n	8008d60 <HAL_TIM_PWM_Start+0xf4>
 8008d56:	f240 51af 	movw	r1, #1455	; 0x5af
 8008d5a:	4859      	ldr	r0, [pc, #356]	; (8008ec0 <HAL_TIM_PWM_Start+0x254>)
 8008d5c:	f7fa f8e1 	bl	8002f22 <assert_failed>

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008d60:	683b      	ldr	r3, [r7, #0]
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	d109      	bne.n	8008d7a <HAL_TIM_PWM_Start+0x10e>
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008d6c:	b2db      	uxtb	r3, r3
 8008d6e:	2b01      	cmp	r3, #1
 8008d70:	bf14      	ite	ne
 8008d72:	2301      	movne	r3, #1
 8008d74:	2300      	moveq	r3, #0
 8008d76:	b2db      	uxtb	r3, r3
 8008d78:	e022      	b.n	8008dc0 <HAL_TIM_PWM_Start+0x154>
 8008d7a:	683b      	ldr	r3, [r7, #0]
 8008d7c:	2b04      	cmp	r3, #4
 8008d7e:	d109      	bne.n	8008d94 <HAL_TIM_PWM_Start+0x128>
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008d86:	b2db      	uxtb	r3, r3
 8008d88:	2b01      	cmp	r3, #1
 8008d8a:	bf14      	ite	ne
 8008d8c:	2301      	movne	r3, #1
 8008d8e:	2300      	moveq	r3, #0
 8008d90:	b2db      	uxtb	r3, r3
 8008d92:	e015      	b.n	8008dc0 <HAL_TIM_PWM_Start+0x154>
 8008d94:	683b      	ldr	r3, [r7, #0]
 8008d96:	2b08      	cmp	r3, #8
 8008d98:	d109      	bne.n	8008dae <HAL_TIM_PWM_Start+0x142>
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008da0:	b2db      	uxtb	r3, r3
 8008da2:	2b01      	cmp	r3, #1
 8008da4:	bf14      	ite	ne
 8008da6:	2301      	movne	r3, #1
 8008da8:	2300      	moveq	r3, #0
 8008daa:	b2db      	uxtb	r3, r3
 8008dac:	e008      	b.n	8008dc0 <HAL_TIM_PWM_Start+0x154>
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008db4:	b2db      	uxtb	r3, r3
 8008db6:	2b01      	cmp	r3, #1
 8008db8:	bf14      	ite	ne
 8008dba:	2301      	movne	r3, #1
 8008dbc:	2300      	moveq	r3, #0
 8008dbe:	b2db      	uxtb	r3, r3
 8008dc0:	2b00      	cmp	r3, #0
 8008dc2:	d001      	beq.n	8008dc8 <HAL_TIM_PWM_Start+0x15c>
  {
    return HAL_ERROR;
 8008dc4:	2301      	movs	r3, #1
 8008dc6:	e068      	b.n	8008e9a <HAL_TIM_PWM_Start+0x22e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008dc8:	683b      	ldr	r3, [r7, #0]
 8008dca:	2b00      	cmp	r3, #0
 8008dcc:	d104      	bne.n	8008dd8 <HAL_TIM_PWM_Start+0x16c>
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	2202      	movs	r2, #2
 8008dd2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008dd6:	e013      	b.n	8008e00 <HAL_TIM_PWM_Start+0x194>
 8008dd8:	683b      	ldr	r3, [r7, #0]
 8008dda:	2b04      	cmp	r3, #4
 8008ddc:	d104      	bne.n	8008de8 <HAL_TIM_PWM_Start+0x17c>
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	2202      	movs	r2, #2
 8008de2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008de6:	e00b      	b.n	8008e00 <HAL_TIM_PWM_Start+0x194>
 8008de8:	683b      	ldr	r3, [r7, #0]
 8008dea:	2b08      	cmp	r3, #8
 8008dec:	d104      	bne.n	8008df8 <HAL_TIM_PWM_Start+0x18c>
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	2202      	movs	r2, #2
 8008df2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008df6:	e003      	b.n	8008e00 <HAL_TIM_PWM_Start+0x194>
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	2202      	movs	r2, #2
 8008dfc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	2201      	movs	r2, #1
 8008e06:	6839      	ldr	r1, [r7, #0]
 8008e08:	4618      	mov	r0, r3
 8008e0a:	f001 f971 	bl	800a0f0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	4a24      	ldr	r2, [pc, #144]	; (8008ea4 <HAL_TIM_PWM_Start+0x238>)
 8008e14:	4293      	cmp	r3, r2
 8008e16:	d107      	bne.n	8008e28 <HAL_TIM_PWM_Start+0x1bc>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008e26:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	4a1d      	ldr	r2, [pc, #116]	; (8008ea4 <HAL_TIM_PWM_Start+0x238>)
 8008e2e:	4293      	cmp	r3, r2
 8008e30:	d018      	beq.n	8008e64 <HAL_TIM_PWM_Start+0x1f8>
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008e3a:	d013      	beq.n	8008e64 <HAL_TIM_PWM_Start+0x1f8>
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	4a19      	ldr	r2, [pc, #100]	; (8008ea8 <HAL_TIM_PWM_Start+0x23c>)
 8008e42:	4293      	cmp	r3, r2
 8008e44:	d00e      	beq.n	8008e64 <HAL_TIM_PWM_Start+0x1f8>
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	4a18      	ldr	r2, [pc, #96]	; (8008eac <HAL_TIM_PWM_Start+0x240>)
 8008e4c:	4293      	cmp	r3, r2
 8008e4e:	d009      	beq.n	8008e64 <HAL_TIM_PWM_Start+0x1f8>
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	4a16      	ldr	r2, [pc, #88]	; (8008eb0 <HAL_TIM_PWM_Start+0x244>)
 8008e56:	4293      	cmp	r3, r2
 8008e58:	d004      	beq.n	8008e64 <HAL_TIM_PWM_Start+0x1f8>
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	681b      	ldr	r3, [r3, #0]
 8008e5e:	4a15      	ldr	r2, [pc, #84]	; (8008eb4 <HAL_TIM_PWM_Start+0x248>)
 8008e60:	4293      	cmp	r3, r2
 8008e62:	d111      	bne.n	8008e88 <HAL_TIM_PWM_Start+0x21c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	689b      	ldr	r3, [r3, #8]
 8008e6a:	f003 0307 	and.w	r3, r3, #7
 8008e6e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008e70:	68fb      	ldr	r3, [r7, #12]
 8008e72:	2b06      	cmp	r3, #6
 8008e74:	d010      	beq.n	8008e98 <HAL_TIM_PWM_Start+0x22c>
    {
      __HAL_TIM_ENABLE(htim);
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	681a      	ldr	r2, [r3, #0]
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	681b      	ldr	r3, [r3, #0]
 8008e80:	f042 0201 	orr.w	r2, r2, #1
 8008e84:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008e86:	e007      	b.n	8008e98 <HAL_TIM_PWM_Start+0x22c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	681b      	ldr	r3, [r3, #0]
 8008e8c:	681a      	ldr	r2, [r3, #0]
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	681b      	ldr	r3, [r3, #0]
 8008e92:	f042 0201 	orr.w	r2, r2, #1
 8008e96:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008e98:	2300      	movs	r3, #0
}
 8008e9a:	4618      	mov	r0, r3
 8008e9c:	3710      	adds	r7, #16
 8008e9e:	46bd      	mov	sp, r7
 8008ea0:	bd80      	pop	{r7, pc}
 8008ea2:	bf00      	nop
 8008ea4:	40010000 	.word	0x40010000
 8008ea8:	40000400 	.word	0x40000400
 8008eac:	40000800 	.word	0x40000800
 8008eb0:	40000c00 	.word	0x40000c00
 8008eb4:	40014000 	.word	0x40014000
 8008eb8:	40014400 	.word	0x40014400
 8008ebc:	40014800 	.word	0x40014800
 8008ec0:	0801119c 	.word	0x0801119c

08008ec4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008ec4:	b580      	push	{r7, lr}
 8008ec6:	b082      	sub	sp, #8
 8008ec8:	af00      	add	r7, sp, #0
 8008eca:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	681b      	ldr	r3, [r3, #0]
 8008ed0:	691b      	ldr	r3, [r3, #16]
 8008ed2:	f003 0302 	and.w	r3, r3, #2
 8008ed6:	2b02      	cmp	r3, #2
 8008ed8:	d122      	bne.n	8008f20 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	681b      	ldr	r3, [r3, #0]
 8008ede:	68db      	ldr	r3, [r3, #12]
 8008ee0:	f003 0302 	and.w	r3, r3, #2
 8008ee4:	2b02      	cmp	r3, #2
 8008ee6:	d11b      	bne.n	8008f20 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	f06f 0202 	mvn.w	r2, #2
 8008ef0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	2201      	movs	r2, #1
 8008ef6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	699b      	ldr	r3, [r3, #24]
 8008efe:	f003 0303 	and.w	r3, r3, #3
 8008f02:	2b00      	cmp	r3, #0
 8008f04:	d003      	beq.n	8008f0e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008f06:	6878      	ldr	r0, [r7, #4]
 8008f08:	f000 fda4 	bl	8009a54 <HAL_TIM_IC_CaptureCallback>
 8008f0c:	e005      	b.n	8008f1a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008f0e:	6878      	ldr	r0, [r7, #4]
 8008f10:	f000 fd96 	bl	8009a40 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008f14:	6878      	ldr	r0, [r7, #4]
 8008f16:	f000 fda7 	bl	8009a68 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	2200      	movs	r2, #0
 8008f1e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	691b      	ldr	r3, [r3, #16]
 8008f26:	f003 0304 	and.w	r3, r3, #4
 8008f2a:	2b04      	cmp	r3, #4
 8008f2c:	d122      	bne.n	8008f74 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	681b      	ldr	r3, [r3, #0]
 8008f32:	68db      	ldr	r3, [r3, #12]
 8008f34:	f003 0304 	and.w	r3, r3, #4
 8008f38:	2b04      	cmp	r3, #4
 8008f3a:	d11b      	bne.n	8008f74 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	f06f 0204 	mvn.w	r2, #4
 8008f44:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	2202      	movs	r2, #2
 8008f4a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	699b      	ldr	r3, [r3, #24]
 8008f52:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008f56:	2b00      	cmp	r3, #0
 8008f58:	d003      	beq.n	8008f62 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008f5a:	6878      	ldr	r0, [r7, #4]
 8008f5c:	f000 fd7a 	bl	8009a54 <HAL_TIM_IC_CaptureCallback>
 8008f60:	e005      	b.n	8008f6e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008f62:	6878      	ldr	r0, [r7, #4]
 8008f64:	f000 fd6c 	bl	8009a40 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008f68:	6878      	ldr	r0, [r7, #4]
 8008f6a:	f000 fd7d 	bl	8009a68 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	2200      	movs	r2, #0
 8008f72:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	681b      	ldr	r3, [r3, #0]
 8008f78:	691b      	ldr	r3, [r3, #16]
 8008f7a:	f003 0308 	and.w	r3, r3, #8
 8008f7e:	2b08      	cmp	r3, #8
 8008f80:	d122      	bne.n	8008fc8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	681b      	ldr	r3, [r3, #0]
 8008f86:	68db      	ldr	r3, [r3, #12]
 8008f88:	f003 0308 	and.w	r3, r3, #8
 8008f8c:	2b08      	cmp	r3, #8
 8008f8e:	d11b      	bne.n	8008fc8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	f06f 0208 	mvn.w	r2, #8
 8008f98:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	2204      	movs	r2, #4
 8008f9e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	69db      	ldr	r3, [r3, #28]
 8008fa6:	f003 0303 	and.w	r3, r3, #3
 8008faa:	2b00      	cmp	r3, #0
 8008fac:	d003      	beq.n	8008fb6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008fae:	6878      	ldr	r0, [r7, #4]
 8008fb0:	f000 fd50 	bl	8009a54 <HAL_TIM_IC_CaptureCallback>
 8008fb4:	e005      	b.n	8008fc2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008fb6:	6878      	ldr	r0, [r7, #4]
 8008fb8:	f000 fd42 	bl	8009a40 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008fbc:	6878      	ldr	r0, [r7, #4]
 8008fbe:	f000 fd53 	bl	8009a68 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	2200      	movs	r2, #0
 8008fc6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	691b      	ldr	r3, [r3, #16]
 8008fce:	f003 0310 	and.w	r3, r3, #16
 8008fd2:	2b10      	cmp	r3, #16
 8008fd4:	d122      	bne.n	800901c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	68db      	ldr	r3, [r3, #12]
 8008fdc:	f003 0310 	and.w	r3, r3, #16
 8008fe0:	2b10      	cmp	r3, #16
 8008fe2:	d11b      	bne.n	800901c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	681b      	ldr	r3, [r3, #0]
 8008fe8:	f06f 0210 	mvn.w	r2, #16
 8008fec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	2208      	movs	r2, #8
 8008ff2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	681b      	ldr	r3, [r3, #0]
 8008ff8:	69db      	ldr	r3, [r3, #28]
 8008ffa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008ffe:	2b00      	cmp	r3, #0
 8009000:	d003      	beq.n	800900a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009002:	6878      	ldr	r0, [r7, #4]
 8009004:	f000 fd26 	bl	8009a54 <HAL_TIM_IC_CaptureCallback>
 8009008:	e005      	b.n	8009016 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800900a:	6878      	ldr	r0, [r7, #4]
 800900c:	f000 fd18 	bl	8009a40 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009010:	6878      	ldr	r0, [r7, #4]
 8009012:	f000 fd29 	bl	8009a68 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	2200      	movs	r2, #0
 800901a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	681b      	ldr	r3, [r3, #0]
 8009020:	691b      	ldr	r3, [r3, #16]
 8009022:	f003 0301 	and.w	r3, r3, #1
 8009026:	2b01      	cmp	r3, #1
 8009028:	d10e      	bne.n	8009048 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	681b      	ldr	r3, [r3, #0]
 800902e:	68db      	ldr	r3, [r3, #12]
 8009030:	f003 0301 	and.w	r3, r3, #1
 8009034:	2b01      	cmp	r3, #1
 8009036:	d107      	bne.n	8009048 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	681b      	ldr	r3, [r3, #0]
 800903c:	f06f 0201 	mvn.w	r2, #1
 8009040:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009042:	6878      	ldr	r0, [r7, #4]
 8009044:	f7f9 fb5c 	bl	8002700 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	691b      	ldr	r3, [r3, #16]
 800904e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009052:	2b80      	cmp	r3, #128	; 0x80
 8009054:	d10e      	bne.n	8009074 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	68db      	ldr	r3, [r3, #12]
 800905c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009060:	2b80      	cmp	r3, #128	; 0x80
 8009062:	d107      	bne.n	8009074 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800906c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800906e:	6878      	ldr	r0, [r7, #4]
 8009070:	f001 fa38 	bl	800a4e4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	681b      	ldr	r3, [r3, #0]
 8009078:	691b      	ldr	r3, [r3, #16]
 800907a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800907e:	2b40      	cmp	r3, #64	; 0x40
 8009080:	d10e      	bne.n	80090a0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	681b      	ldr	r3, [r3, #0]
 8009086:	68db      	ldr	r3, [r3, #12]
 8009088:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800908c:	2b40      	cmp	r3, #64	; 0x40
 800908e:	d107      	bne.n	80090a0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	681b      	ldr	r3, [r3, #0]
 8009094:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8009098:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800909a:	6878      	ldr	r0, [r7, #4]
 800909c:	f000 fcee 	bl	8009a7c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	691b      	ldr	r3, [r3, #16]
 80090a6:	f003 0320 	and.w	r3, r3, #32
 80090aa:	2b20      	cmp	r3, #32
 80090ac:	d10e      	bne.n	80090cc <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	68db      	ldr	r3, [r3, #12]
 80090b4:	f003 0320 	and.w	r3, r3, #32
 80090b8:	2b20      	cmp	r3, #32
 80090ba:	d107      	bne.n	80090cc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	f06f 0220 	mvn.w	r2, #32
 80090c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80090c6:	6878      	ldr	r0, [r7, #4]
 80090c8:	f001 fa02 	bl	800a4d0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80090cc:	bf00      	nop
 80090ce:	3708      	adds	r7, #8
 80090d0:	46bd      	mov	sp, r7
 80090d2:	bd80      	pop	{r7, pc}

080090d4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80090d4:	b580      	push	{r7, lr}
 80090d6:	b086      	sub	sp, #24
 80090d8:	af00      	add	r7, sp, #0
 80090da:	60f8      	str	r0, [r7, #12]
 80090dc:	60b9      	str	r1, [r7, #8]
 80090de:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80090e0:	2300      	movs	r3, #0
 80090e2:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CHANNELS(Channel));
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	2b00      	cmp	r3, #0
 80090e8:	d010      	beq.n	800910c <HAL_TIM_PWM_ConfigChannel+0x38>
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	2b04      	cmp	r3, #4
 80090ee:	d00d      	beq.n	800910c <HAL_TIM_PWM_ConfigChannel+0x38>
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	2b08      	cmp	r3, #8
 80090f4:	d00a      	beq.n	800910c <HAL_TIM_PWM_ConfigChannel+0x38>
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	2b0c      	cmp	r3, #12
 80090fa:	d007      	beq.n	800910c <HAL_TIM_PWM_ConfigChannel+0x38>
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	2b3c      	cmp	r3, #60	; 0x3c
 8009100:	d004      	beq.n	800910c <HAL_TIM_PWM_ConfigChannel+0x38>
 8009102:	f241 0177 	movw	r1, #4215	; 0x1077
 8009106:	4893      	ldr	r0, [pc, #588]	; (8009354 <HAL_TIM_PWM_ConfigChannel+0x280>)
 8009108:	f7f9 ff0b 	bl	8002f22 <assert_failed>
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
 800910c:	68bb      	ldr	r3, [r7, #8]
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	2b60      	cmp	r3, #96	; 0x60
 8009112:	d008      	beq.n	8009126 <HAL_TIM_PWM_ConfigChannel+0x52>
 8009114:	68bb      	ldr	r3, [r7, #8]
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	2b70      	cmp	r3, #112	; 0x70
 800911a:	d004      	beq.n	8009126 <HAL_TIM_PWM_ConfigChannel+0x52>
 800911c:	f241 0178 	movw	r1, #4216	; 0x1078
 8009120:	488c      	ldr	r0, [pc, #560]	; (8009354 <HAL_TIM_PWM_ConfigChannel+0x280>)
 8009122:	f7f9 fefe 	bl	8002f22 <assert_failed>
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 8009126:	68bb      	ldr	r3, [r7, #8]
 8009128:	689b      	ldr	r3, [r3, #8]
 800912a:	2b00      	cmp	r3, #0
 800912c:	d008      	beq.n	8009140 <HAL_TIM_PWM_ConfigChannel+0x6c>
 800912e:	68bb      	ldr	r3, [r7, #8]
 8009130:	689b      	ldr	r3, [r3, #8]
 8009132:	2b02      	cmp	r3, #2
 8009134:	d004      	beq.n	8009140 <HAL_TIM_PWM_ConfigChannel+0x6c>
 8009136:	f241 0179 	movw	r1, #4217	; 0x1079
 800913a:	4886      	ldr	r0, [pc, #536]	; (8009354 <HAL_TIM_PWM_ConfigChannel+0x280>)
 800913c:	f7f9 fef1 	bl	8002f22 <assert_failed>
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
 8009140:	68bb      	ldr	r3, [r7, #8]
 8009142:	691b      	ldr	r3, [r3, #16]
 8009144:	2b00      	cmp	r3, #0
 8009146:	d008      	beq.n	800915a <HAL_TIM_PWM_ConfigChannel+0x86>
 8009148:	68bb      	ldr	r3, [r7, #8]
 800914a:	691b      	ldr	r3, [r3, #16]
 800914c:	2b04      	cmp	r3, #4
 800914e:	d004      	beq.n	800915a <HAL_TIM_PWM_ConfigChannel+0x86>
 8009150:	f241 017a 	movw	r1, #4218	; 0x107a
 8009154:	487f      	ldr	r0, [pc, #508]	; (8009354 <HAL_TIM_PWM_ConfigChannel+0x280>)
 8009156:	f7f9 fee4 	bl	8002f22 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(htim);
 800915a:	68fb      	ldr	r3, [r7, #12]
 800915c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009160:	2b01      	cmp	r3, #1
 8009162:	d101      	bne.n	8009168 <HAL_TIM_PWM_ConfigChannel+0x94>
 8009164:	2302      	movs	r3, #2
 8009166:	e14c      	b.n	8009402 <HAL_TIM_PWM_ConfigChannel+0x32e>
 8009168:	68fb      	ldr	r3, [r7, #12]
 800916a:	2201      	movs	r2, #1
 800916c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	2b0c      	cmp	r3, #12
 8009174:	f200 813d 	bhi.w	80093f2 <HAL_TIM_PWM_ConfigChannel+0x31e>
 8009178:	a201      	add	r2, pc, #4	; (adr r2, 8009180 <HAL_TIM_PWM_ConfigChannel+0xac>)
 800917a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800917e:	bf00      	nop
 8009180:	080091b5 	.word	0x080091b5
 8009184:	080093f3 	.word	0x080093f3
 8009188:	080093f3 	.word	0x080093f3
 800918c:	080093f3 	.word	0x080093f3
 8009190:	0800924f 	.word	0x0800924f
 8009194:	080093f3 	.word	0x080093f3
 8009198:	080093f3 	.word	0x080093f3
 800919c:	080093f3 	.word	0x080093f3
 80091a0:	080092d7 	.word	0x080092d7
 80091a4:	080093f3 	.word	0x080093f3
 80091a8:	080093f3 	.word	0x080093f3
 80091ac:	080093f3 	.word	0x080093f3
 80091b0:	08009375 	.word	0x08009375
  {
    case TIM_CHANNEL_1:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	4a67      	ldr	r2, [pc, #412]	; (8009358 <HAL_TIM_PWM_ConfigChannel+0x284>)
 80091ba:	4293      	cmp	r3, r2
 80091bc:	d027      	beq.n	800920e <HAL_TIM_PWM_ConfigChannel+0x13a>
 80091be:	68fb      	ldr	r3, [r7, #12]
 80091c0:	681b      	ldr	r3, [r3, #0]
 80091c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80091c6:	d022      	beq.n	800920e <HAL_TIM_PWM_ConfigChannel+0x13a>
 80091c8:	68fb      	ldr	r3, [r7, #12]
 80091ca:	681b      	ldr	r3, [r3, #0]
 80091cc:	4a63      	ldr	r2, [pc, #396]	; (800935c <HAL_TIM_PWM_ConfigChannel+0x288>)
 80091ce:	4293      	cmp	r3, r2
 80091d0:	d01d      	beq.n	800920e <HAL_TIM_PWM_ConfigChannel+0x13a>
 80091d2:	68fb      	ldr	r3, [r7, #12]
 80091d4:	681b      	ldr	r3, [r3, #0]
 80091d6:	4a62      	ldr	r2, [pc, #392]	; (8009360 <HAL_TIM_PWM_ConfigChannel+0x28c>)
 80091d8:	4293      	cmp	r3, r2
 80091da:	d018      	beq.n	800920e <HAL_TIM_PWM_ConfigChannel+0x13a>
 80091dc:	68fb      	ldr	r3, [r7, #12]
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	4a60      	ldr	r2, [pc, #384]	; (8009364 <HAL_TIM_PWM_ConfigChannel+0x290>)
 80091e2:	4293      	cmp	r3, r2
 80091e4:	d013      	beq.n	800920e <HAL_TIM_PWM_ConfigChannel+0x13a>
 80091e6:	68fb      	ldr	r3, [r7, #12]
 80091e8:	681b      	ldr	r3, [r3, #0]
 80091ea:	4a5f      	ldr	r2, [pc, #380]	; (8009368 <HAL_TIM_PWM_ConfigChannel+0x294>)
 80091ec:	4293      	cmp	r3, r2
 80091ee:	d00e      	beq.n	800920e <HAL_TIM_PWM_ConfigChannel+0x13a>
 80091f0:	68fb      	ldr	r3, [r7, #12]
 80091f2:	681b      	ldr	r3, [r3, #0]
 80091f4:	4a5d      	ldr	r2, [pc, #372]	; (800936c <HAL_TIM_PWM_ConfigChannel+0x298>)
 80091f6:	4293      	cmp	r3, r2
 80091f8:	d009      	beq.n	800920e <HAL_TIM_PWM_ConfigChannel+0x13a>
 80091fa:	68fb      	ldr	r3, [r7, #12]
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	4a5c      	ldr	r2, [pc, #368]	; (8009370 <HAL_TIM_PWM_ConfigChannel+0x29c>)
 8009200:	4293      	cmp	r3, r2
 8009202:	d004      	beq.n	800920e <HAL_TIM_PWM_ConfigChannel+0x13a>
 8009204:	f241 0184 	movw	r1, #4228	; 0x1084
 8009208:	4852      	ldr	r0, [pc, #328]	; (8009354 <HAL_TIM_PWM_ConfigChannel+0x280>)
 800920a:	f7f9 fe8a 	bl	8002f22 <assert_failed>

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800920e:	68fb      	ldr	r3, [r7, #12]
 8009210:	681b      	ldr	r3, [r3, #0]
 8009212:	68b9      	ldr	r1, [r7, #8]
 8009214:	4618      	mov	r0, r3
 8009216:	f000 fcbb 	bl	8009b90 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800921a:	68fb      	ldr	r3, [r7, #12]
 800921c:	681b      	ldr	r3, [r3, #0]
 800921e:	699a      	ldr	r2, [r3, #24]
 8009220:	68fb      	ldr	r3, [r7, #12]
 8009222:	681b      	ldr	r3, [r3, #0]
 8009224:	f042 0208 	orr.w	r2, r2, #8
 8009228:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800922a:	68fb      	ldr	r3, [r7, #12]
 800922c:	681b      	ldr	r3, [r3, #0]
 800922e:	699a      	ldr	r2, [r3, #24]
 8009230:	68fb      	ldr	r3, [r7, #12]
 8009232:	681b      	ldr	r3, [r3, #0]
 8009234:	f022 0204 	bic.w	r2, r2, #4
 8009238:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800923a:	68fb      	ldr	r3, [r7, #12]
 800923c:	681b      	ldr	r3, [r3, #0]
 800923e:	6999      	ldr	r1, [r3, #24]
 8009240:	68bb      	ldr	r3, [r7, #8]
 8009242:	691a      	ldr	r2, [r3, #16]
 8009244:	68fb      	ldr	r3, [r7, #12]
 8009246:	681b      	ldr	r3, [r3, #0]
 8009248:	430a      	orrs	r2, r1
 800924a:	619a      	str	r2, [r3, #24]
      break;
 800924c:	e0d4      	b.n	80093f8 <HAL_TIM_PWM_ConfigChannel+0x324>
    }

    case TIM_CHANNEL_2:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800924e:	68fb      	ldr	r3, [r7, #12]
 8009250:	681b      	ldr	r3, [r3, #0]
 8009252:	4a41      	ldr	r2, [pc, #260]	; (8009358 <HAL_TIM_PWM_ConfigChannel+0x284>)
 8009254:	4293      	cmp	r3, r2
 8009256:	d01d      	beq.n	8009294 <HAL_TIM_PWM_ConfigChannel+0x1c0>
 8009258:	68fb      	ldr	r3, [r7, #12]
 800925a:	681b      	ldr	r3, [r3, #0]
 800925c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009260:	d018      	beq.n	8009294 <HAL_TIM_PWM_ConfigChannel+0x1c0>
 8009262:	68fb      	ldr	r3, [r7, #12]
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	4a3d      	ldr	r2, [pc, #244]	; (800935c <HAL_TIM_PWM_ConfigChannel+0x288>)
 8009268:	4293      	cmp	r3, r2
 800926a:	d013      	beq.n	8009294 <HAL_TIM_PWM_ConfigChannel+0x1c0>
 800926c:	68fb      	ldr	r3, [r7, #12]
 800926e:	681b      	ldr	r3, [r3, #0]
 8009270:	4a3b      	ldr	r2, [pc, #236]	; (8009360 <HAL_TIM_PWM_ConfigChannel+0x28c>)
 8009272:	4293      	cmp	r3, r2
 8009274:	d00e      	beq.n	8009294 <HAL_TIM_PWM_ConfigChannel+0x1c0>
 8009276:	68fb      	ldr	r3, [r7, #12]
 8009278:	681b      	ldr	r3, [r3, #0]
 800927a:	4a3a      	ldr	r2, [pc, #232]	; (8009364 <HAL_TIM_PWM_ConfigChannel+0x290>)
 800927c:	4293      	cmp	r3, r2
 800927e:	d009      	beq.n	8009294 <HAL_TIM_PWM_ConfigChannel+0x1c0>
 8009280:	68fb      	ldr	r3, [r7, #12]
 8009282:	681b      	ldr	r3, [r3, #0]
 8009284:	4a38      	ldr	r2, [pc, #224]	; (8009368 <HAL_TIM_PWM_ConfigChannel+0x294>)
 8009286:	4293      	cmp	r3, r2
 8009288:	d004      	beq.n	8009294 <HAL_TIM_PWM_ConfigChannel+0x1c0>
 800928a:	f241 0195 	movw	r1, #4245	; 0x1095
 800928e:	4831      	ldr	r0, [pc, #196]	; (8009354 <HAL_TIM_PWM_ConfigChannel+0x280>)
 8009290:	f7f9 fe47 	bl	8002f22 <assert_failed>

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009294:	68fb      	ldr	r3, [r7, #12]
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	68b9      	ldr	r1, [r7, #8]
 800929a:	4618      	mov	r0, r3
 800929c:	f000 fd08 	bl	8009cb0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80092a0:	68fb      	ldr	r3, [r7, #12]
 80092a2:	681b      	ldr	r3, [r3, #0]
 80092a4:	699a      	ldr	r2, [r3, #24]
 80092a6:	68fb      	ldr	r3, [r7, #12]
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80092ae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80092b0:	68fb      	ldr	r3, [r7, #12]
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	699a      	ldr	r2, [r3, #24]
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80092be:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	681b      	ldr	r3, [r3, #0]
 80092c4:	6999      	ldr	r1, [r3, #24]
 80092c6:	68bb      	ldr	r3, [r7, #8]
 80092c8:	691b      	ldr	r3, [r3, #16]
 80092ca:	021a      	lsls	r2, r3, #8
 80092cc:	68fb      	ldr	r3, [r7, #12]
 80092ce:	681b      	ldr	r3, [r3, #0]
 80092d0:	430a      	orrs	r2, r1
 80092d2:	619a      	str	r2, [r3, #24]
      break;
 80092d4:	e090      	b.n	80093f8 <HAL_TIM_PWM_ConfigChannel+0x324>
    }

    case TIM_CHANNEL_3:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 80092d6:	68fb      	ldr	r3, [r7, #12]
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	4a1f      	ldr	r2, [pc, #124]	; (8009358 <HAL_TIM_PWM_ConfigChannel+0x284>)
 80092dc:	4293      	cmp	r3, r2
 80092de:	d018      	beq.n	8009312 <HAL_TIM_PWM_ConfigChannel+0x23e>
 80092e0:	68fb      	ldr	r3, [r7, #12]
 80092e2:	681b      	ldr	r3, [r3, #0]
 80092e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80092e8:	d013      	beq.n	8009312 <HAL_TIM_PWM_ConfigChannel+0x23e>
 80092ea:	68fb      	ldr	r3, [r7, #12]
 80092ec:	681b      	ldr	r3, [r3, #0]
 80092ee:	4a1b      	ldr	r2, [pc, #108]	; (800935c <HAL_TIM_PWM_ConfigChannel+0x288>)
 80092f0:	4293      	cmp	r3, r2
 80092f2:	d00e      	beq.n	8009312 <HAL_TIM_PWM_ConfigChannel+0x23e>
 80092f4:	68fb      	ldr	r3, [r7, #12]
 80092f6:	681b      	ldr	r3, [r3, #0]
 80092f8:	4a19      	ldr	r2, [pc, #100]	; (8009360 <HAL_TIM_PWM_ConfigChannel+0x28c>)
 80092fa:	4293      	cmp	r3, r2
 80092fc:	d009      	beq.n	8009312 <HAL_TIM_PWM_ConfigChannel+0x23e>
 80092fe:	68fb      	ldr	r3, [r7, #12]
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	4a18      	ldr	r2, [pc, #96]	; (8009364 <HAL_TIM_PWM_ConfigChannel+0x290>)
 8009304:	4293      	cmp	r3, r2
 8009306:	d004      	beq.n	8009312 <HAL_TIM_PWM_ConfigChannel+0x23e>
 8009308:	f241 01a6 	movw	r1, #4262	; 0x10a6
 800930c:	4811      	ldr	r0, [pc, #68]	; (8009354 <HAL_TIM_PWM_ConfigChannel+0x280>)
 800930e:	f7f9 fe08 	bl	8002f22 <assert_failed>

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009312:	68fb      	ldr	r3, [r7, #12]
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	68b9      	ldr	r1, [r7, #8]
 8009318:	4618      	mov	r0, r3
 800931a:	f000 fd5d 	bl	8009dd8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800931e:	68fb      	ldr	r3, [r7, #12]
 8009320:	681b      	ldr	r3, [r3, #0]
 8009322:	69da      	ldr	r2, [r3, #28]
 8009324:	68fb      	ldr	r3, [r7, #12]
 8009326:	681b      	ldr	r3, [r3, #0]
 8009328:	f042 0208 	orr.w	r2, r2, #8
 800932c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800932e:	68fb      	ldr	r3, [r7, #12]
 8009330:	681b      	ldr	r3, [r3, #0]
 8009332:	69da      	ldr	r2, [r3, #28]
 8009334:	68fb      	ldr	r3, [r7, #12]
 8009336:	681b      	ldr	r3, [r3, #0]
 8009338:	f022 0204 	bic.w	r2, r2, #4
 800933c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800933e:	68fb      	ldr	r3, [r7, #12]
 8009340:	681b      	ldr	r3, [r3, #0]
 8009342:	69d9      	ldr	r1, [r3, #28]
 8009344:	68bb      	ldr	r3, [r7, #8]
 8009346:	691a      	ldr	r2, [r3, #16]
 8009348:	68fb      	ldr	r3, [r7, #12]
 800934a:	681b      	ldr	r3, [r3, #0]
 800934c:	430a      	orrs	r2, r1
 800934e:	61da      	str	r2, [r3, #28]
      break;
 8009350:	e052      	b.n	80093f8 <HAL_TIM_PWM_ConfigChannel+0x324>
 8009352:	bf00      	nop
 8009354:	0801119c 	.word	0x0801119c
 8009358:	40010000 	.word	0x40010000
 800935c:	40000400 	.word	0x40000400
 8009360:	40000800 	.word	0x40000800
 8009364:	40000c00 	.word	0x40000c00
 8009368:	40014000 	.word	0x40014000
 800936c:	40014400 	.word	0x40014400
 8009370:	40014800 	.word	0x40014800
    }

    case TIM_CHANNEL_4:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 8009374:	68fb      	ldr	r3, [r7, #12]
 8009376:	681b      	ldr	r3, [r3, #0]
 8009378:	4a24      	ldr	r2, [pc, #144]	; (800940c <HAL_TIM_PWM_ConfigChannel+0x338>)
 800937a:	4293      	cmp	r3, r2
 800937c:	d018      	beq.n	80093b0 <HAL_TIM_PWM_ConfigChannel+0x2dc>
 800937e:	68fb      	ldr	r3, [r7, #12]
 8009380:	681b      	ldr	r3, [r3, #0]
 8009382:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009386:	d013      	beq.n	80093b0 <HAL_TIM_PWM_ConfigChannel+0x2dc>
 8009388:	68fb      	ldr	r3, [r7, #12]
 800938a:	681b      	ldr	r3, [r3, #0]
 800938c:	4a20      	ldr	r2, [pc, #128]	; (8009410 <HAL_TIM_PWM_ConfigChannel+0x33c>)
 800938e:	4293      	cmp	r3, r2
 8009390:	d00e      	beq.n	80093b0 <HAL_TIM_PWM_ConfigChannel+0x2dc>
 8009392:	68fb      	ldr	r3, [r7, #12]
 8009394:	681b      	ldr	r3, [r3, #0]
 8009396:	4a1f      	ldr	r2, [pc, #124]	; (8009414 <HAL_TIM_PWM_ConfigChannel+0x340>)
 8009398:	4293      	cmp	r3, r2
 800939a:	d009      	beq.n	80093b0 <HAL_TIM_PWM_ConfigChannel+0x2dc>
 800939c:	68fb      	ldr	r3, [r7, #12]
 800939e:	681b      	ldr	r3, [r3, #0]
 80093a0:	4a1d      	ldr	r2, [pc, #116]	; (8009418 <HAL_TIM_PWM_ConfigChannel+0x344>)
 80093a2:	4293      	cmp	r3, r2
 80093a4:	d004      	beq.n	80093b0 <HAL_TIM_PWM_ConfigChannel+0x2dc>
 80093a6:	f241 01b7 	movw	r1, #4279	; 0x10b7
 80093aa:	481c      	ldr	r0, [pc, #112]	; (800941c <HAL_TIM_PWM_ConfigChannel+0x348>)
 80093ac:	f7f9 fdb9 	bl	8002f22 <assert_failed>

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80093b0:	68fb      	ldr	r3, [r7, #12]
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	68b9      	ldr	r1, [r7, #8]
 80093b6:	4618      	mov	r0, r3
 80093b8:	f000 fda2 	bl	8009f00 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80093bc:	68fb      	ldr	r3, [r7, #12]
 80093be:	681b      	ldr	r3, [r3, #0]
 80093c0:	69da      	ldr	r2, [r3, #28]
 80093c2:	68fb      	ldr	r3, [r7, #12]
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80093ca:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80093cc:	68fb      	ldr	r3, [r7, #12]
 80093ce:	681b      	ldr	r3, [r3, #0]
 80093d0:	69da      	ldr	r2, [r3, #28]
 80093d2:	68fb      	ldr	r3, [r7, #12]
 80093d4:	681b      	ldr	r3, [r3, #0]
 80093d6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80093da:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80093dc:	68fb      	ldr	r3, [r7, #12]
 80093de:	681b      	ldr	r3, [r3, #0]
 80093e0:	69d9      	ldr	r1, [r3, #28]
 80093e2:	68bb      	ldr	r3, [r7, #8]
 80093e4:	691b      	ldr	r3, [r3, #16]
 80093e6:	021a      	lsls	r2, r3, #8
 80093e8:	68fb      	ldr	r3, [r7, #12]
 80093ea:	681b      	ldr	r3, [r3, #0]
 80093ec:	430a      	orrs	r2, r1
 80093ee:	61da      	str	r2, [r3, #28]
      break;
 80093f0:	e002      	b.n	80093f8 <HAL_TIM_PWM_ConfigChannel+0x324>
    }

    default:
      status = HAL_ERROR;
 80093f2:	2301      	movs	r3, #1
 80093f4:	75fb      	strb	r3, [r7, #23]
      break;
 80093f6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80093f8:	68fb      	ldr	r3, [r7, #12]
 80093fa:	2200      	movs	r2, #0
 80093fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8009400:	7dfb      	ldrb	r3, [r7, #23]
}
 8009402:	4618      	mov	r0, r3
 8009404:	3718      	adds	r7, #24
 8009406:	46bd      	mov	sp, r7
 8009408:	bd80      	pop	{r7, pc}
 800940a:	bf00      	nop
 800940c:	40010000 	.word	0x40010000
 8009410:	40000400 	.word	0x40000400
 8009414:	40000800 	.word	0x40000800
 8009418:	40000c00 	.word	0x40000c00
 800941c:	0801119c 	.word	0x0801119c

08009420 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009420:	b580      	push	{r7, lr}
 8009422:	b084      	sub	sp, #16
 8009424:	af00      	add	r7, sp, #0
 8009426:	6078      	str	r0, [r7, #4]
 8009428:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800942a:	2300      	movs	r3, #0
 800942c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009434:	2b01      	cmp	r3, #1
 8009436:	d101      	bne.n	800943c <HAL_TIM_ConfigClockSource+0x1c>
 8009438:	2302      	movs	r3, #2
 800943a:	e2f0      	b.n	8009a1e <HAL_TIM_ConfigClockSource+0x5fe>
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	2201      	movs	r2, #1
 8009440:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	2202      	movs	r2, #2
 8009448:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 800944c:	683b      	ldr	r3, [r7, #0]
 800944e:	681b      	ldr	r3, [r3, #0]
 8009450:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009454:	d029      	beq.n	80094aa <HAL_TIM_ConfigClockSource+0x8a>
 8009456:	683b      	ldr	r3, [r7, #0]
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	2b70      	cmp	r3, #112	; 0x70
 800945c:	d025      	beq.n	80094aa <HAL_TIM_ConfigClockSource+0x8a>
 800945e:	683b      	ldr	r3, [r7, #0]
 8009460:	681b      	ldr	r3, [r3, #0]
 8009462:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009466:	d020      	beq.n	80094aa <HAL_TIM_ConfigClockSource+0x8a>
 8009468:	683b      	ldr	r3, [r7, #0]
 800946a:	681b      	ldr	r3, [r3, #0]
 800946c:	2b40      	cmp	r3, #64	; 0x40
 800946e:	d01c      	beq.n	80094aa <HAL_TIM_ConfigClockSource+0x8a>
 8009470:	683b      	ldr	r3, [r7, #0]
 8009472:	681b      	ldr	r3, [r3, #0]
 8009474:	2b50      	cmp	r3, #80	; 0x50
 8009476:	d018      	beq.n	80094aa <HAL_TIM_ConfigClockSource+0x8a>
 8009478:	683b      	ldr	r3, [r7, #0]
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	2b60      	cmp	r3, #96	; 0x60
 800947e:	d014      	beq.n	80094aa <HAL_TIM_ConfigClockSource+0x8a>
 8009480:	683b      	ldr	r3, [r7, #0]
 8009482:	681b      	ldr	r3, [r3, #0]
 8009484:	2b00      	cmp	r3, #0
 8009486:	d010      	beq.n	80094aa <HAL_TIM_ConfigClockSource+0x8a>
 8009488:	683b      	ldr	r3, [r7, #0]
 800948a:	681b      	ldr	r3, [r3, #0]
 800948c:	2b10      	cmp	r3, #16
 800948e:	d00c      	beq.n	80094aa <HAL_TIM_ConfigClockSource+0x8a>
 8009490:	683b      	ldr	r3, [r7, #0]
 8009492:	681b      	ldr	r3, [r3, #0]
 8009494:	2b20      	cmp	r3, #32
 8009496:	d008      	beq.n	80094aa <HAL_TIM_ConfigClockSource+0x8a>
 8009498:	683b      	ldr	r3, [r7, #0]
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	2b30      	cmp	r3, #48	; 0x30
 800949e:	d004      	beq.n	80094aa <HAL_TIM_ConfigClockSource+0x8a>
 80094a0:	f241 41b7 	movw	r1, #5303	; 0x14b7
 80094a4:	487c      	ldr	r0, [pc, #496]	; (8009698 <HAL_TIM_ConfigClockSource+0x278>)
 80094a6:	f7f9 fd3c 	bl	8002f22 <assert_failed>

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	681b      	ldr	r3, [r3, #0]
 80094ae:	689b      	ldr	r3, [r3, #8]
 80094b0:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80094b2:	68bb      	ldr	r3, [r7, #8]
 80094b4:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80094b8:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80094ba:	68bb      	ldr	r3, [r7, #8]
 80094bc:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80094c0:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	68ba      	ldr	r2, [r7, #8]
 80094c8:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80094ca:	683b      	ldr	r3, [r7, #0]
 80094cc:	681b      	ldr	r3, [r3, #0]
 80094ce:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80094d2:	f000 80f1 	beq.w	80096b8 <HAL_TIM_ConfigClockSource+0x298>
 80094d6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80094da:	f200 8293 	bhi.w	8009a04 <HAL_TIM_ConfigClockSource+0x5e4>
 80094de:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80094e2:	d02d      	beq.n	8009540 <HAL_TIM_ConfigClockSource+0x120>
 80094e4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80094e8:	f200 828c 	bhi.w	8009a04 <HAL_TIM_ConfigClockSource+0x5e4>
 80094ec:	2b70      	cmp	r3, #112	; 0x70
 80094ee:	d05d      	beq.n	80095ac <HAL_TIM_ConfigClockSource+0x18c>
 80094f0:	2b70      	cmp	r3, #112	; 0x70
 80094f2:	f200 8287 	bhi.w	8009a04 <HAL_TIM_ConfigClockSource+0x5e4>
 80094f6:	2b60      	cmp	r3, #96	; 0x60
 80094f8:	f000 81a0 	beq.w	800983c <HAL_TIM_ConfigClockSource+0x41c>
 80094fc:	2b60      	cmp	r3, #96	; 0x60
 80094fe:	f200 8281 	bhi.w	8009a04 <HAL_TIM_ConfigClockSource+0x5e4>
 8009502:	2b50      	cmp	r3, #80	; 0x50
 8009504:	f000 8144 	beq.w	8009790 <HAL_TIM_ConfigClockSource+0x370>
 8009508:	2b50      	cmp	r3, #80	; 0x50
 800950a:	f200 827b 	bhi.w	8009a04 <HAL_TIM_ConfigClockSource+0x5e4>
 800950e:	2b40      	cmp	r3, #64	; 0x40
 8009510:	f000 81f6 	beq.w	8009900 <HAL_TIM_ConfigClockSource+0x4e0>
 8009514:	2b40      	cmp	r3, #64	; 0x40
 8009516:	f200 8275 	bhi.w	8009a04 <HAL_TIM_ConfigClockSource+0x5e4>
 800951a:	2b30      	cmp	r3, #48	; 0x30
 800951c:	f000 8246 	beq.w	80099ac <HAL_TIM_ConfigClockSource+0x58c>
 8009520:	2b30      	cmp	r3, #48	; 0x30
 8009522:	f200 826f 	bhi.w	8009a04 <HAL_TIM_ConfigClockSource+0x5e4>
 8009526:	2b20      	cmp	r3, #32
 8009528:	f000 8240 	beq.w	80099ac <HAL_TIM_ConfigClockSource+0x58c>
 800952c:	2b20      	cmp	r3, #32
 800952e:	f200 8269 	bhi.w	8009a04 <HAL_TIM_ConfigClockSource+0x5e4>
 8009532:	2b00      	cmp	r3, #0
 8009534:	f000 823a 	beq.w	80099ac <HAL_TIM_ConfigClockSource+0x58c>
 8009538:	2b10      	cmp	r3, #16
 800953a:	f000 8237 	beq.w	80099ac <HAL_TIM_ConfigClockSource+0x58c>
 800953e:	e261      	b.n	8009a04 <HAL_TIM_ConfigClockSource+0x5e4>
  {
    case TIM_CLOCKSOURCE_INTERNAL:
    {
      assert_param(IS_TIM_INSTANCE(htim->Instance));
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	681b      	ldr	r3, [r3, #0]
 8009544:	4a55      	ldr	r2, [pc, #340]	; (800969c <HAL_TIM_ConfigClockSource+0x27c>)
 8009546:	4293      	cmp	r3, r2
 8009548:	f000 825f 	beq.w	8009a0a <HAL_TIM_ConfigClockSource+0x5ea>
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009554:	f000 8259 	beq.w	8009a0a <HAL_TIM_ConfigClockSource+0x5ea>
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	681b      	ldr	r3, [r3, #0]
 800955c:	4a50      	ldr	r2, [pc, #320]	; (80096a0 <HAL_TIM_ConfigClockSource+0x280>)
 800955e:	4293      	cmp	r3, r2
 8009560:	f000 8253 	beq.w	8009a0a <HAL_TIM_ConfigClockSource+0x5ea>
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	681b      	ldr	r3, [r3, #0]
 8009568:	4a4e      	ldr	r2, [pc, #312]	; (80096a4 <HAL_TIM_ConfigClockSource+0x284>)
 800956a:	4293      	cmp	r3, r2
 800956c:	f000 824d 	beq.w	8009a0a <HAL_TIM_ConfigClockSource+0x5ea>
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	4a4c      	ldr	r2, [pc, #304]	; (80096a8 <HAL_TIM_ConfigClockSource+0x288>)
 8009576:	4293      	cmp	r3, r2
 8009578:	f000 8247 	beq.w	8009a0a <HAL_TIM_ConfigClockSource+0x5ea>
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	681b      	ldr	r3, [r3, #0]
 8009580:	4a4a      	ldr	r2, [pc, #296]	; (80096ac <HAL_TIM_ConfigClockSource+0x28c>)
 8009582:	4293      	cmp	r3, r2
 8009584:	f000 8241 	beq.w	8009a0a <HAL_TIM_ConfigClockSource+0x5ea>
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	681b      	ldr	r3, [r3, #0]
 800958c:	4a48      	ldr	r2, [pc, #288]	; (80096b0 <HAL_TIM_ConfigClockSource+0x290>)
 800958e:	4293      	cmp	r3, r2
 8009590:	f000 823b 	beq.w	8009a0a <HAL_TIM_ConfigClockSource+0x5ea>
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	681b      	ldr	r3, [r3, #0]
 8009598:	4a46      	ldr	r2, [pc, #280]	; (80096b4 <HAL_TIM_ConfigClockSource+0x294>)
 800959a:	4293      	cmp	r3, r2
 800959c:	f000 8235 	beq.w	8009a0a <HAL_TIM_ConfigClockSource+0x5ea>
 80095a0:	f241 41c3 	movw	r1, #5315	; 0x14c3
 80095a4:	483c      	ldr	r0, [pc, #240]	; (8009698 <HAL_TIM_ConfigClockSource+0x278>)
 80095a6:	f7f9 fcbc 	bl	8002f22 <assert_failed>
      break;
 80095aa:	e22e      	b.n	8009a0a <HAL_TIM_ConfigClockSource+0x5ea>
    }

    case TIM_CLOCKSOURCE_ETRMODE1:
    {
      /* Check whether or not the timer instance supports external trigger input mode 1 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	4a3a      	ldr	r2, [pc, #232]	; (800969c <HAL_TIM_ConfigClockSource+0x27c>)
 80095b2:	4293      	cmp	r3, r2
 80095b4:	d01d      	beq.n	80095f2 <HAL_TIM_ConfigClockSource+0x1d2>
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80095be:	d018      	beq.n	80095f2 <HAL_TIM_ConfigClockSource+0x1d2>
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	681b      	ldr	r3, [r3, #0]
 80095c4:	4a36      	ldr	r2, [pc, #216]	; (80096a0 <HAL_TIM_ConfigClockSource+0x280>)
 80095c6:	4293      	cmp	r3, r2
 80095c8:	d013      	beq.n	80095f2 <HAL_TIM_ConfigClockSource+0x1d2>
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	681b      	ldr	r3, [r3, #0]
 80095ce:	4a35      	ldr	r2, [pc, #212]	; (80096a4 <HAL_TIM_ConfigClockSource+0x284>)
 80095d0:	4293      	cmp	r3, r2
 80095d2:	d00e      	beq.n	80095f2 <HAL_TIM_ConfigClockSource+0x1d2>
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	681b      	ldr	r3, [r3, #0]
 80095d8:	4a33      	ldr	r2, [pc, #204]	; (80096a8 <HAL_TIM_ConfigClockSource+0x288>)
 80095da:	4293      	cmp	r3, r2
 80095dc:	d009      	beq.n	80095f2 <HAL_TIM_ConfigClockSource+0x1d2>
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	681b      	ldr	r3, [r3, #0]
 80095e2:	4a32      	ldr	r2, [pc, #200]	; (80096ac <HAL_TIM_ConfigClockSource+0x28c>)
 80095e4:	4293      	cmp	r3, r2
 80095e6:	d004      	beq.n	80095f2 <HAL_TIM_ConfigClockSource+0x1d2>
 80095e8:	f241 41ca 	movw	r1, #5322	; 0x14ca
 80095ec:	482a      	ldr	r0, [pc, #168]	; (8009698 <HAL_TIM_ConfigClockSource+0x278>)
 80095ee:	f7f9 fc98 	bl	8002f22 <assert_failed>

      /* Check ETR input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 80095f2:	683b      	ldr	r3, [r7, #0]
 80095f4:	689b      	ldr	r3, [r3, #8]
 80095f6:	2b00      	cmp	r3, #0
 80095f8:	d013      	beq.n	8009622 <HAL_TIM_ConfigClockSource+0x202>
 80095fa:	683b      	ldr	r3, [r7, #0]
 80095fc:	689b      	ldr	r3, [r3, #8]
 80095fe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009602:	d00e      	beq.n	8009622 <HAL_TIM_ConfigClockSource+0x202>
 8009604:	683b      	ldr	r3, [r7, #0]
 8009606:	689b      	ldr	r3, [r3, #8]
 8009608:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800960c:	d009      	beq.n	8009622 <HAL_TIM_ConfigClockSource+0x202>
 800960e:	683b      	ldr	r3, [r7, #0]
 8009610:	689b      	ldr	r3, [r3, #8]
 8009612:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8009616:	d004      	beq.n	8009622 <HAL_TIM_ConfigClockSource+0x202>
 8009618:	f241 41cd 	movw	r1, #5325	; 0x14cd
 800961c:	481e      	ldr	r0, [pc, #120]	; (8009698 <HAL_TIM_ConfigClockSource+0x278>)
 800961e:	f7f9 fc80 	bl	8002f22 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8009622:	683b      	ldr	r3, [r7, #0]
 8009624:	685b      	ldr	r3, [r3, #4]
 8009626:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800962a:	d014      	beq.n	8009656 <HAL_TIM_ConfigClockSource+0x236>
 800962c:	683b      	ldr	r3, [r7, #0]
 800962e:	685b      	ldr	r3, [r3, #4]
 8009630:	2b00      	cmp	r3, #0
 8009632:	d010      	beq.n	8009656 <HAL_TIM_ConfigClockSource+0x236>
 8009634:	683b      	ldr	r3, [r7, #0]
 8009636:	685b      	ldr	r3, [r3, #4]
 8009638:	2b00      	cmp	r3, #0
 800963a:	d00c      	beq.n	8009656 <HAL_TIM_ConfigClockSource+0x236>
 800963c:	683b      	ldr	r3, [r7, #0]
 800963e:	685b      	ldr	r3, [r3, #4]
 8009640:	2b02      	cmp	r3, #2
 8009642:	d008      	beq.n	8009656 <HAL_TIM_ConfigClockSource+0x236>
 8009644:	683b      	ldr	r3, [r7, #0]
 8009646:	685b      	ldr	r3, [r3, #4]
 8009648:	2b0a      	cmp	r3, #10
 800964a:	d004      	beq.n	8009656 <HAL_TIM_ConfigClockSource+0x236>
 800964c:	f241 41ce 	movw	r1, #5326	; 0x14ce
 8009650:	4811      	ldr	r0, [pc, #68]	; (8009698 <HAL_TIM_ConfigClockSource+0x278>)
 8009652:	f7f9 fc66 	bl	8002f22 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8009656:	683b      	ldr	r3, [r7, #0]
 8009658:	68db      	ldr	r3, [r3, #12]
 800965a:	2b0f      	cmp	r3, #15
 800965c:	d904      	bls.n	8009668 <HAL_TIM_ConfigClockSource+0x248>
 800965e:	f241 41cf 	movw	r1, #5327	; 0x14cf
 8009662:	480d      	ldr	r0, [pc, #52]	; (8009698 <HAL_TIM_ConfigClockSource+0x278>)
 8009664:	f7f9 fc5d 	bl	8002f22 <assert_failed>

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	6818      	ldr	r0, [r3, #0]
 800966c:	683b      	ldr	r3, [r7, #0]
 800966e:	6899      	ldr	r1, [r3, #8]
 8009670:	683b      	ldr	r3, [r7, #0]
 8009672:	685a      	ldr	r2, [r3, #4]
 8009674:	683b      	ldr	r3, [r7, #0]
 8009676:	68db      	ldr	r3, [r3, #12]
 8009678:	f000 fd1a 	bl	800a0b0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	681b      	ldr	r3, [r3, #0]
 8009680:	689b      	ldr	r3, [r3, #8]
 8009682:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009684:	68bb      	ldr	r3, [r7, #8]
 8009686:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800968a:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	681b      	ldr	r3, [r3, #0]
 8009690:	68ba      	ldr	r2, [r7, #8]
 8009692:	609a      	str	r2, [r3, #8]
      break;
 8009694:	e1ba      	b.n	8009a0c <HAL_TIM_ConfigClockSource+0x5ec>
 8009696:	bf00      	nop
 8009698:	0801119c 	.word	0x0801119c
 800969c:	40010000 	.word	0x40010000
 80096a0:	40000400 	.word	0x40000400
 80096a4:	40000800 	.word	0x40000800
 80096a8:	40000c00 	.word	0x40000c00
 80096ac:	40014000 	.word	0x40014000
 80096b0:	40014400 	.word	0x40014400
 80096b4:	40014800 	.word	0x40014800
    }

    case TIM_CLOCKSOURCE_ETRMODE2:
    {
      /* Check whether or not the timer instance supports external trigger input mode 2 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(htim->Instance));
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	681b      	ldr	r3, [r3, #0]
 80096bc:	4a8a      	ldr	r2, [pc, #552]	; (80098e8 <HAL_TIM_ConfigClockSource+0x4c8>)
 80096be:	4293      	cmp	r3, r2
 80096c0:	d018      	beq.n	80096f4 <HAL_TIM_ConfigClockSource+0x2d4>
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	681b      	ldr	r3, [r3, #0]
 80096c6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80096ca:	d013      	beq.n	80096f4 <HAL_TIM_ConfigClockSource+0x2d4>
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	681b      	ldr	r3, [r3, #0]
 80096d0:	4a86      	ldr	r2, [pc, #536]	; (80098ec <HAL_TIM_ConfigClockSource+0x4cc>)
 80096d2:	4293      	cmp	r3, r2
 80096d4:	d00e      	beq.n	80096f4 <HAL_TIM_ConfigClockSource+0x2d4>
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	681b      	ldr	r3, [r3, #0]
 80096da:	4a85      	ldr	r2, [pc, #532]	; (80098f0 <HAL_TIM_ConfigClockSource+0x4d0>)
 80096dc:	4293      	cmp	r3, r2
 80096de:	d009      	beq.n	80096f4 <HAL_TIM_ConfigClockSource+0x2d4>
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	681b      	ldr	r3, [r3, #0]
 80096e4:	4a83      	ldr	r2, [pc, #524]	; (80098f4 <HAL_TIM_ConfigClockSource+0x4d4>)
 80096e6:	4293      	cmp	r3, r2
 80096e8:	d004      	beq.n	80096f4 <HAL_TIM_ConfigClockSource+0x2d4>
 80096ea:	f241 41e2 	movw	r1, #5346	; 0x14e2
 80096ee:	4882      	ldr	r0, [pc, #520]	; (80098f8 <HAL_TIM_ConfigClockSource+0x4d8>)
 80096f0:	f7f9 fc17 	bl	8002f22 <assert_failed>

      /* Check ETR input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 80096f4:	683b      	ldr	r3, [r7, #0]
 80096f6:	689b      	ldr	r3, [r3, #8]
 80096f8:	2b00      	cmp	r3, #0
 80096fa:	d013      	beq.n	8009724 <HAL_TIM_ConfigClockSource+0x304>
 80096fc:	683b      	ldr	r3, [r7, #0]
 80096fe:	689b      	ldr	r3, [r3, #8]
 8009700:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009704:	d00e      	beq.n	8009724 <HAL_TIM_ConfigClockSource+0x304>
 8009706:	683b      	ldr	r3, [r7, #0]
 8009708:	689b      	ldr	r3, [r3, #8]
 800970a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800970e:	d009      	beq.n	8009724 <HAL_TIM_ConfigClockSource+0x304>
 8009710:	683b      	ldr	r3, [r7, #0]
 8009712:	689b      	ldr	r3, [r3, #8]
 8009714:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8009718:	d004      	beq.n	8009724 <HAL_TIM_ConfigClockSource+0x304>
 800971a:	f241 41e5 	movw	r1, #5349	; 0x14e5
 800971e:	4876      	ldr	r0, [pc, #472]	; (80098f8 <HAL_TIM_ConfigClockSource+0x4d8>)
 8009720:	f7f9 fbff 	bl	8002f22 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8009724:	683b      	ldr	r3, [r7, #0]
 8009726:	685b      	ldr	r3, [r3, #4]
 8009728:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800972c:	d014      	beq.n	8009758 <HAL_TIM_ConfigClockSource+0x338>
 800972e:	683b      	ldr	r3, [r7, #0]
 8009730:	685b      	ldr	r3, [r3, #4]
 8009732:	2b00      	cmp	r3, #0
 8009734:	d010      	beq.n	8009758 <HAL_TIM_ConfigClockSource+0x338>
 8009736:	683b      	ldr	r3, [r7, #0]
 8009738:	685b      	ldr	r3, [r3, #4]
 800973a:	2b00      	cmp	r3, #0
 800973c:	d00c      	beq.n	8009758 <HAL_TIM_ConfigClockSource+0x338>
 800973e:	683b      	ldr	r3, [r7, #0]
 8009740:	685b      	ldr	r3, [r3, #4]
 8009742:	2b02      	cmp	r3, #2
 8009744:	d008      	beq.n	8009758 <HAL_TIM_ConfigClockSource+0x338>
 8009746:	683b      	ldr	r3, [r7, #0]
 8009748:	685b      	ldr	r3, [r3, #4]
 800974a:	2b0a      	cmp	r3, #10
 800974c:	d004      	beq.n	8009758 <HAL_TIM_ConfigClockSource+0x338>
 800974e:	f241 41e6 	movw	r1, #5350	; 0x14e6
 8009752:	4869      	ldr	r0, [pc, #420]	; (80098f8 <HAL_TIM_ConfigClockSource+0x4d8>)
 8009754:	f7f9 fbe5 	bl	8002f22 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8009758:	683b      	ldr	r3, [r7, #0]
 800975a:	68db      	ldr	r3, [r3, #12]
 800975c:	2b0f      	cmp	r3, #15
 800975e:	d904      	bls.n	800976a <HAL_TIM_ConfigClockSource+0x34a>
 8009760:	f241 41e7 	movw	r1, #5351	; 0x14e7
 8009764:	4864      	ldr	r0, [pc, #400]	; (80098f8 <HAL_TIM_ConfigClockSource+0x4d8>)
 8009766:	f7f9 fbdc 	bl	8002f22 <assert_failed>

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	6818      	ldr	r0, [r3, #0]
 800976e:	683b      	ldr	r3, [r7, #0]
 8009770:	6899      	ldr	r1, [r3, #8]
 8009772:	683b      	ldr	r3, [r7, #0]
 8009774:	685a      	ldr	r2, [r3, #4]
 8009776:	683b      	ldr	r3, [r7, #0]
 8009778:	68db      	ldr	r3, [r3, #12]
 800977a:	f000 fc99 	bl	800a0b0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	681b      	ldr	r3, [r3, #0]
 8009782:	689a      	ldr	r2, [r3, #8]
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	681b      	ldr	r3, [r3, #0]
 8009788:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800978c:	609a      	str	r2, [r3, #8]
      break;
 800978e:	e13d      	b.n	8009a0c <HAL_TIM_ConfigClockSource+0x5ec>
    }

    case TIM_CLOCKSOURCE_TI1:
    {
      /* Check whether or not the timer instance supports external clock mode 1 */
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	681b      	ldr	r3, [r3, #0]
 8009794:	4a54      	ldr	r2, [pc, #336]	; (80098e8 <HAL_TIM_ConfigClockSource+0x4c8>)
 8009796:	4293      	cmp	r3, r2
 8009798:	d01d      	beq.n	80097d6 <HAL_TIM_ConfigClockSource+0x3b6>
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	681b      	ldr	r3, [r3, #0]
 800979e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80097a2:	d018      	beq.n	80097d6 <HAL_TIM_ConfigClockSource+0x3b6>
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	681b      	ldr	r3, [r3, #0]
 80097a8:	4a50      	ldr	r2, [pc, #320]	; (80098ec <HAL_TIM_ConfigClockSource+0x4cc>)
 80097aa:	4293      	cmp	r3, r2
 80097ac:	d013      	beq.n	80097d6 <HAL_TIM_ConfigClockSource+0x3b6>
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	681b      	ldr	r3, [r3, #0]
 80097b2:	4a4f      	ldr	r2, [pc, #316]	; (80098f0 <HAL_TIM_ConfigClockSource+0x4d0>)
 80097b4:	4293      	cmp	r3, r2
 80097b6:	d00e      	beq.n	80097d6 <HAL_TIM_ConfigClockSource+0x3b6>
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	681b      	ldr	r3, [r3, #0]
 80097bc:	4a4d      	ldr	r2, [pc, #308]	; (80098f4 <HAL_TIM_ConfigClockSource+0x4d4>)
 80097be:	4293      	cmp	r3, r2
 80097c0:	d009      	beq.n	80097d6 <HAL_TIM_ConfigClockSource+0x3b6>
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	681b      	ldr	r3, [r3, #0]
 80097c6:	4a4d      	ldr	r2, [pc, #308]	; (80098fc <HAL_TIM_ConfigClockSource+0x4dc>)
 80097c8:	4293      	cmp	r3, r2
 80097ca:	d004      	beq.n	80097d6 <HAL_TIM_ConfigClockSource+0x3b6>
 80097cc:	f241 41f6 	movw	r1, #5366	; 0x14f6
 80097d0:	4849      	ldr	r0, [pc, #292]	; (80098f8 <HAL_TIM_ConfigClockSource+0x4d8>)
 80097d2:	f7f9 fba6 	bl	8002f22 <assert_failed>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 80097d6:	683b      	ldr	r3, [r7, #0]
 80097d8:	685b      	ldr	r3, [r3, #4]
 80097da:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80097de:	d014      	beq.n	800980a <HAL_TIM_ConfigClockSource+0x3ea>
 80097e0:	683b      	ldr	r3, [r7, #0]
 80097e2:	685b      	ldr	r3, [r3, #4]
 80097e4:	2b00      	cmp	r3, #0
 80097e6:	d010      	beq.n	800980a <HAL_TIM_ConfigClockSource+0x3ea>
 80097e8:	683b      	ldr	r3, [r7, #0]
 80097ea:	685b      	ldr	r3, [r3, #4]
 80097ec:	2b00      	cmp	r3, #0
 80097ee:	d00c      	beq.n	800980a <HAL_TIM_ConfigClockSource+0x3ea>
 80097f0:	683b      	ldr	r3, [r7, #0]
 80097f2:	685b      	ldr	r3, [r3, #4]
 80097f4:	2b02      	cmp	r3, #2
 80097f6:	d008      	beq.n	800980a <HAL_TIM_ConfigClockSource+0x3ea>
 80097f8:	683b      	ldr	r3, [r7, #0]
 80097fa:	685b      	ldr	r3, [r3, #4]
 80097fc:	2b0a      	cmp	r3, #10
 80097fe:	d004      	beq.n	800980a <HAL_TIM_ConfigClockSource+0x3ea>
 8009800:	f241 41f9 	movw	r1, #5369	; 0x14f9
 8009804:	483c      	ldr	r0, [pc, #240]	; (80098f8 <HAL_TIM_ConfigClockSource+0x4d8>)
 8009806:	f7f9 fb8c 	bl	8002f22 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800980a:	683b      	ldr	r3, [r7, #0]
 800980c:	68db      	ldr	r3, [r3, #12]
 800980e:	2b0f      	cmp	r3, #15
 8009810:	d904      	bls.n	800981c <HAL_TIM_ConfigClockSource+0x3fc>
 8009812:	f241 41fa 	movw	r1, #5370	; 0x14fa
 8009816:	4838      	ldr	r0, [pc, #224]	; (80098f8 <HAL_TIM_ConfigClockSource+0x4d8>)
 8009818:	f7f9 fb83 	bl	8002f22 <assert_failed>

      TIM_TI1_ConfigInputStage(htim->Instance,
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	6818      	ldr	r0, [r3, #0]
 8009820:	683b      	ldr	r3, [r7, #0]
 8009822:	6859      	ldr	r1, [r3, #4]
 8009824:	683b      	ldr	r3, [r7, #0]
 8009826:	68db      	ldr	r3, [r3, #12]
 8009828:	461a      	mov	r2, r3
 800982a:	f000 fbc7 	bl	8009fbc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	681b      	ldr	r3, [r3, #0]
 8009832:	2150      	movs	r1, #80	; 0x50
 8009834:	4618      	mov	r0, r3
 8009836:	f000 fc20 	bl	800a07a <TIM_ITRx_SetConfig>
      break;
 800983a:	e0e7      	b.n	8009a0c <HAL_TIM_ConfigClockSource+0x5ec>
    }

    case TIM_CLOCKSOURCE_TI2:
    {
      /* Check whether or not the timer instance supports external clock mode 1 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	681b      	ldr	r3, [r3, #0]
 8009840:	4a29      	ldr	r2, [pc, #164]	; (80098e8 <HAL_TIM_ConfigClockSource+0x4c8>)
 8009842:	4293      	cmp	r3, r2
 8009844:	d01d      	beq.n	8009882 <HAL_TIM_ConfigClockSource+0x462>
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	681b      	ldr	r3, [r3, #0]
 800984a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800984e:	d018      	beq.n	8009882 <HAL_TIM_ConfigClockSource+0x462>
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	681b      	ldr	r3, [r3, #0]
 8009854:	4a25      	ldr	r2, [pc, #148]	; (80098ec <HAL_TIM_ConfigClockSource+0x4cc>)
 8009856:	4293      	cmp	r3, r2
 8009858:	d013      	beq.n	8009882 <HAL_TIM_ConfigClockSource+0x462>
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	681b      	ldr	r3, [r3, #0]
 800985e:	4a24      	ldr	r2, [pc, #144]	; (80098f0 <HAL_TIM_ConfigClockSource+0x4d0>)
 8009860:	4293      	cmp	r3, r2
 8009862:	d00e      	beq.n	8009882 <HAL_TIM_ConfigClockSource+0x462>
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	681b      	ldr	r3, [r3, #0]
 8009868:	4a22      	ldr	r2, [pc, #136]	; (80098f4 <HAL_TIM_ConfigClockSource+0x4d4>)
 800986a:	4293      	cmp	r3, r2
 800986c:	d009      	beq.n	8009882 <HAL_TIM_ConfigClockSource+0x462>
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	681b      	ldr	r3, [r3, #0]
 8009872:	4a22      	ldr	r2, [pc, #136]	; (80098fc <HAL_TIM_ConfigClockSource+0x4dc>)
 8009874:	4293      	cmp	r3, r2
 8009876:	d004      	beq.n	8009882 <HAL_TIM_ConfigClockSource+0x462>
 8009878:	f241 5106 	movw	r1, #5382	; 0x1506
 800987c:	481e      	ldr	r0, [pc, #120]	; (80098f8 <HAL_TIM_ConfigClockSource+0x4d8>)
 800987e:	f7f9 fb50 	bl	8002f22 <assert_failed>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8009882:	683b      	ldr	r3, [r7, #0]
 8009884:	685b      	ldr	r3, [r3, #4]
 8009886:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800988a:	d014      	beq.n	80098b6 <HAL_TIM_ConfigClockSource+0x496>
 800988c:	683b      	ldr	r3, [r7, #0]
 800988e:	685b      	ldr	r3, [r3, #4]
 8009890:	2b00      	cmp	r3, #0
 8009892:	d010      	beq.n	80098b6 <HAL_TIM_ConfigClockSource+0x496>
 8009894:	683b      	ldr	r3, [r7, #0]
 8009896:	685b      	ldr	r3, [r3, #4]
 8009898:	2b00      	cmp	r3, #0
 800989a:	d00c      	beq.n	80098b6 <HAL_TIM_ConfigClockSource+0x496>
 800989c:	683b      	ldr	r3, [r7, #0]
 800989e:	685b      	ldr	r3, [r3, #4]
 80098a0:	2b02      	cmp	r3, #2
 80098a2:	d008      	beq.n	80098b6 <HAL_TIM_ConfigClockSource+0x496>
 80098a4:	683b      	ldr	r3, [r7, #0]
 80098a6:	685b      	ldr	r3, [r3, #4]
 80098a8:	2b0a      	cmp	r3, #10
 80098aa:	d004      	beq.n	80098b6 <HAL_TIM_ConfigClockSource+0x496>
 80098ac:	f241 5109 	movw	r1, #5385	; 0x1509
 80098b0:	4811      	ldr	r0, [pc, #68]	; (80098f8 <HAL_TIM_ConfigClockSource+0x4d8>)
 80098b2:	f7f9 fb36 	bl	8002f22 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 80098b6:	683b      	ldr	r3, [r7, #0]
 80098b8:	68db      	ldr	r3, [r3, #12]
 80098ba:	2b0f      	cmp	r3, #15
 80098bc:	d904      	bls.n	80098c8 <HAL_TIM_ConfigClockSource+0x4a8>
 80098be:	f241 510a 	movw	r1, #5386	; 0x150a
 80098c2:	480d      	ldr	r0, [pc, #52]	; (80098f8 <HAL_TIM_ConfigClockSource+0x4d8>)
 80098c4:	f7f9 fb2d 	bl	8002f22 <assert_failed>

      TIM_TI2_ConfigInputStage(htim->Instance,
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	6818      	ldr	r0, [r3, #0]
 80098cc:	683b      	ldr	r3, [r7, #0]
 80098ce:	6859      	ldr	r1, [r3, #4]
 80098d0:	683b      	ldr	r3, [r7, #0]
 80098d2:	68db      	ldr	r3, [r3, #12]
 80098d4:	461a      	mov	r2, r3
 80098d6:	f000 fba0 	bl	800a01a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	681b      	ldr	r3, [r3, #0]
 80098de:	2160      	movs	r1, #96	; 0x60
 80098e0:	4618      	mov	r0, r3
 80098e2:	f000 fbca 	bl	800a07a <TIM_ITRx_SetConfig>
      break;
 80098e6:	e091      	b.n	8009a0c <HAL_TIM_ConfigClockSource+0x5ec>
 80098e8:	40010000 	.word	0x40010000
 80098ec:	40000400 	.word	0x40000400
 80098f0:	40000800 	.word	0x40000800
 80098f4:	40000c00 	.word	0x40000c00
 80098f8:	0801119c 	.word	0x0801119c
 80098fc:	40014000 	.word	0x40014000
    }

    case TIM_CLOCKSOURCE_TI1ED:
    {
      /* Check whether or not the timer instance supports external clock mode 1 */
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	681b      	ldr	r3, [r3, #0]
 8009904:	4a48      	ldr	r2, [pc, #288]	; (8009a28 <HAL_TIM_ConfigClockSource+0x608>)
 8009906:	4293      	cmp	r3, r2
 8009908:	d01d      	beq.n	8009946 <HAL_TIM_ConfigClockSource+0x526>
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	681b      	ldr	r3, [r3, #0]
 800990e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009912:	d018      	beq.n	8009946 <HAL_TIM_ConfigClockSource+0x526>
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	681b      	ldr	r3, [r3, #0]
 8009918:	4a44      	ldr	r2, [pc, #272]	; (8009a2c <HAL_TIM_ConfigClockSource+0x60c>)
 800991a:	4293      	cmp	r3, r2
 800991c:	d013      	beq.n	8009946 <HAL_TIM_ConfigClockSource+0x526>
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	681b      	ldr	r3, [r3, #0]
 8009922:	4a43      	ldr	r2, [pc, #268]	; (8009a30 <HAL_TIM_ConfigClockSource+0x610>)
 8009924:	4293      	cmp	r3, r2
 8009926:	d00e      	beq.n	8009946 <HAL_TIM_ConfigClockSource+0x526>
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	681b      	ldr	r3, [r3, #0]
 800992c:	4a41      	ldr	r2, [pc, #260]	; (8009a34 <HAL_TIM_ConfigClockSource+0x614>)
 800992e:	4293      	cmp	r3, r2
 8009930:	d009      	beq.n	8009946 <HAL_TIM_ConfigClockSource+0x526>
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	4a40      	ldr	r2, [pc, #256]	; (8009a38 <HAL_TIM_ConfigClockSource+0x618>)
 8009938:	4293      	cmp	r3, r2
 800993a:	d004      	beq.n	8009946 <HAL_TIM_ConfigClockSource+0x526>
 800993c:	f241 5116 	movw	r1, #5398	; 0x1516
 8009940:	483e      	ldr	r0, [pc, #248]	; (8009a3c <HAL_TIM_ConfigClockSource+0x61c>)
 8009942:	f7f9 faee 	bl	8002f22 <assert_failed>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8009946:	683b      	ldr	r3, [r7, #0]
 8009948:	685b      	ldr	r3, [r3, #4]
 800994a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800994e:	d014      	beq.n	800997a <HAL_TIM_ConfigClockSource+0x55a>
 8009950:	683b      	ldr	r3, [r7, #0]
 8009952:	685b      	ldr	r3, [r3, #4]
 8009954:	2b00      	cmp	r3, #0
 8009956:	d010      	beq.n	800997a <HAL_TIM_ConfigClockSource+0x55a>
 8009958:	683b      	ldr	r3, [r7, #0]
 800995a:	685b      	ldr	r3, [r3, #4]
 800995c:	2b00      	cmp	r3, #0
 800995e:	d00c      	beq.n	800997a <HAL_TIM_ConfigClockSource+0x55a>
 8009960:	683b      	ldr	r3, [r7, #0]
 8009962:	685b      	ldr	r3, [r3, #4]
 8009964:	2b02      	cmp	r3, #2
 8009966:	d008      	beq.n	800997a <HAL_TIM_ConfigClockSource+0x55a>
 8009968:	683b      	ldr	r3, [r7, #0]
 800996a:	685b      	ldr	r3, [r3, #4]
 800996c:	2b0a      	cmp	r3, #10
 800996e:	d004      	beq.n	800997a <HAL_TIM_ConfigClockSource+0x55a>
 8009970:	f241 5119 	movw	r1, #5401	; 0x1519
 8009974:	4831      	ldr	r0, [pc, #196]	; (8009a3c <HAL_TIM_ConfigClockSource+0x61c>)
 8009976:	f7f9 fad4 	bl	8002f22 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800997a:	683b      	ldr	r3, [r7, #0]
 800997c:	68db      	ldr	r3, [r3, #12]
 800997e:	2b0f      	cmp	r3, #15
 8009980:	d904      	bls.n	800998c <HAL_TIM_ConfigClockSource+0x56c>
 8009982:	f241 511a 	movw	r1, #5402	; 0x151a
 8009986:	482d      	ldr	r0, [pc, #180]	; (8009a3c <HAL_TIM_ConfigClockSource+0x61c>)
 8009988:	f7f9 facb 	bl	8002f22 <assert_failed>

      TIM_TI1_ConfigInputStage(htim->Instance,
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	6818      	ldr	r0, [r3, #0]
 8009990:	683b      	ldr	r3, [r7, #0]
 8009992:	6859      	ldr	r1, [r3, #4]
 8009994:	683b      	ldr	r3, [r7, #0]
 8009996:	68db      	ldr	r3, [r3, #12]
 8009998:	461a      	mov	r2, r3
 800999a:	f000 fb0f 	bl	8009fbc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	681b      	ldr	r3, [r3, #0]
 80099a2:	2140      	movs	r1, #64	; 0x40
 80099a4:	4618      	mov	r0, r3
 80099a6:	f000 fb68 	bl	800a07a <TIM_ITRx_SetConfig>
      break;
 80099aa:	e02f      	b.n	8009a0c <HAL_TIM_ConfigClockSource+0x5ec>
    case TIM_CLOCKSOURCE_ITR1:
    case TIM_CLOCKSOURCE_ITR2:
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	681b      	ldr	r3, [r3, #0]
 80099b0:	4a1d      	ldr	r2, [pc, #116]	; (8009a28 <HAL_TIM_ConfigClockSource+0x608>)
 80099b2:	4293      	cmp	r3, r2
 80099b4:	d01d      	beq.n	80099f2 <HAL_TIM_ConfigClockSource+0x5d2>
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	681b      	ldr	r3, [r3, #0]
 80099ba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80099be:	d018      	beq.n	80099f2 <HAL_TIM_ConfigClockSource+0x5d2>
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	681b      	ldr	r3, [r3, #0]
 80099c4:	4a19      	ldr	r2, [pc, #100]	; (8009a2c <HAL_TIM_ConfigClockSource+0x60c>)
 80099c6:	4293      	cmp	r3, r2
 80099c8:	d013      	beq.n	80099f2 <HAL_TIM_ConfigClockSource+0x5d2>
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	681b      	ldr	r3, [r3, #0]
 80099ce:	4a18      	ldr	r2, [pc, #96]	; (8009a30 <HAL_TIM_ConfigClockSource+0x610>)
 80099d0:	4293      	cmp	r3, r2
 80099d2:	d00e      	beq.n	80099f2 <HAL_TIM_ConfigClockSource+0x5d2>
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	681b      	ldr	r3, [r3, #0]
 80099d8:	4a16      	ldr	r2, [pc, #88]	; (8009a34 <HAL_TIM_ConfigClockSource+0x614>)
 80099da:	4293      	cmp	r3, r2
 80099dc:	d009      	beq.n	80099f2 <HAL_TIM_ConfigClockSource+0x5d2>
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	4a15      	ldr	r2, [pc, #84]	; (8009a38 <HAL_TIM_ConfigClockSource+0x618>)
 80099e4:	4293      	cmp	r3, r2
 80099e6:	d004      	beq.n	80099f2 <HAL_TIM_ConfigClockSource+0x5d2>
 80099e8:	f241 5129 	movw	r1, #5417	; 0x1529
 80099ec:	4813      	ldr	r0, [pc, #76]	; (8009a3c <HAL_TIM_ConfigClockSource+0x61c>)
 80099ee:	f7f9 fa98 	bl	8002f22 <assert_failed>

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	681a      	ldr	r2, [r3, #0]
 80099f6:	683b      	ldr	r3, [r7, #0]
 80099f8:	681b      	ldr	r3, [r3, #0]
 80099fa:	4619      	mov	r1, r3
 80099fc:	4610      	mov	r0, r2
 80099fe:	f000 fb3c 	bl	800a07a <TIM_ITRx_SetConfig>
      break;
 8009a02:	e003      	b.n	8009a0c <HAL_TIM_ConfigClockSource+0x5ec>
    }

    default:
      status = HAL_ERROR;
 8009a04:	2301      	movs	r3, #1
 8009a06:	73fb      	strb	r3, [r7, #15]
      break;
 8009a08:	e000      	b.n	8009a0c <HAL_TIM_ConfigClockSource+0x5ec>
      break;
 8009a0a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	2201      	movs	r2, #1
 8009a10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	2200      	movs	r2, #0
 8009a18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8009a1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8009a1e:	4618      	mov	r0, r3
 8009a20:	3710      	adds	r7, #16
 8009a22:	46bd      	mov	sp, r7
 8009a24:	bd80      	pop	{r7, pc}
 8009a26:	bf00      	nop
 8009a28:	40010000 	.word	0x40010000
 8009a2c:	40000400 	.word	0x40000400
 8009a30:	40000800 	.word	0x40000800
 8009a34:	40000c00 	.word	0x40000c00
 8009a38:	40014000 	.word	0x40014000
 8009a3c:	0801119c 	.word	0x0801119c

08009a40 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009a40:	b480      	push	{r7}
 8009a42:	b083      	sub	sp, #12
 8009a44:	af00      	add	r7, sp, #0
 8009a46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009a48:	bf00      	nop
 8009a4a:	370c      	adds	r7, #12
 8009a4c:	46bd      	mov	sp, r7
 8009a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a52:	4770      	bx	lr

08009a54 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009a54:	b480      	push	{r7}
 8009a56:	b083      	sub	sp, #12
 8009a58:	af00      	add	r7, sp, #0
 8009a5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009a5c:	bf00      	nop
 8009a5e:	370c      	adds	r7, #12
 8009a60:	46bd      	mov	sp, r7
 8009a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a66:	4770      	bx	lr

08009a68 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009a68:	b480      	push	{r7}
 8009a6a:	b083      	sub	sp, #12
 8009a6c:	af00      	add	r7, sp, #0
 8009a6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009a70:	bf00      	nop
 8009a72:	370c      	adds	r7, #12
 8009a74:	46bd      	mov	sp, r7
 8009a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a7a:	4770      	bx	lr

08009a7c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009a7c:	b480      	push	{r7}
 8009a7e:	b083      	sub	sp, #12
 8009a80:	af00      	add	r7, sp, #0
 8009a82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009a84:	bf00      	nop
 8009a86:	370c      	adds	r7, #12
 8009a88:	46bd      	mov	sp, r7
 8009a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a8e:	4770      	bx	lr

08009a90 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8009a90:	b480      	push	{r7}
 8009a92:	b085      	sub	sp, #20
 8009a94:	af00      	add	r7, sp, #0
 8009a96:	6078      	str	r0, [r7, #4]
 8009a98:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	681b      	ldr	r3, [r3, #0]
 8009a9e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	4a34      	ldr	r2, [pc, #208]	; (8009b74 <TIM_Base_SetConfig+0xe4>)
 8009aa4:	4293      	cmp	r3, r2
 8009aa6:	d00f      	beq.n	8009ac8 <TIM_Base_SetConfig+0x38>
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009aae:	d00b      	beq.n	8009ac8 <TIM_Base_SetConfig+0x38>
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	4a31      	ldr	r2, [pc, #196]	; (8009b78 <TIM_Base_SetConfig+0xe8>)
 8009ab4:	4293      	cmp	r3, r2
 8009ab6:	d007      	beq.n	8009ac8 <TIM_Base_SetConfig+0x38>
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	4a30      	ldr	r2, [pc, #192]	; (8009b7c <TIM_Base_SetConfig+0xec>)
 8009abc:	4293      	cmp	r3, r2
 8009abe:	d003      	beq.n	8009ac8 <TIM_Base_SetConfig+0x38>
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	4a2f      	ldr	r2, [pc, #188]	; (8009b80 <TIM_Base_SetConfig+0xf0>)
 8009ac4:	4293      	cmp	r3, r2
 8009ac6:	d108      	bne.n	8009ada <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009ac8:	68fb      	ldr	r3, [r7, #12]
 8009aca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009ace:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009ad0:	683b      	ldr	r3, [r7, #0]
 8009ad2:	685b      	ldr	r3, [r3, #4]
 8009ad4:	68fa      	ldr	r2, [r7, #12]
 8009ad6:	4313      	orrs	r3, r2
 8009ad8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	4a25      	ldr	r2, [pc, #148]	; (8009b74 <TIM_Base_SetConfig+0xe4>)
 8009ade:	4293      	cmp	r3, r2
 8009ae0:	d01b      	beq.n	8009b1a <TIM_Base_SetConfig+0x8a>
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009ae8:	d017      	beq.n	8009b1a <TIM_Base_SetConfig+0x8a>
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	4a22      	ldr	r2, [pc, #136]	; (8009b78 <TIM_Base_SetConfig+0xe8>)
 8009aee:	4293      	cmp	r3, r2
 8009af0:	d013      	beq.n	8009b1a <TIM_Base_SetConfig+0x8a>
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	4a21      	ldr	r2, [pc, #132]	; (8009b7c <TIM_Base_SetConfig+0xec>)
 8009af6:	4293      	cmp	r3, r2
 8009af8:	d00f      	beq.n	8009b1a <TIM_Base_SetConfig+0x8a>
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	4a20      	ldr	r2, [pc, #128]	; (8009b80 <TIM_Base_SetConfig+0xf0>)
 8009afe:	4293      	cmp	r3, r2
 8009b00:	d00b      	beq.n	8009b1a <TIM_Base_SetConfig+0x8a>
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	4a1f      	ldr	r2, [pc, #124]	; (8009b84 <TIM_Base_SetConfig+0xf4>)
 8009b06:	4293      	cmp	r3, r2
 8009b08:	d007      	beq.n	8009b1a <TIM_Base_SetConfig+0x8a>
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	4a1e      	ldr	r2, [pc, #120]	; (8009b88 <TIM_Base_SetConfig+0xf8>)
 8009b0e:	4293      	cmp	r3, r2
 8009b10:	d003      	beq.n	8009b1a <TIM_Base_SetConfig+0x8a>
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	4a1d      	ldr	r2, [pc, #116]	; (8009b8c <TIM_Base_SetConfig+0xfc>)
 8009b16:	4293      	cmp	r3, r2
 8009b18:	d108      	bne.n	8009b2c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009b1a:	68fb      	ldr	r3, [r7, #12]
 8009b1c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009b20:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009b22:	683b      	ldr	r3, [r7, #0]
 8009b24:	68db      	ldr	r3, [r3, #12]
 8009b26:	68fa      	ldr	r2, [r7, #12]
 8009b28:	4313      	orrs	r3, r2
 8009b2a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009b2c:	68fb      	ldr	r3, [r7, #12]
 8009b2e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8009b32:	683b      	ldr	r3, [r7, #0]
 8009b34:	695b      	ldr	r3, [r3, #20]
 8009b36:	4313      	orrs	r3, r2
 8009b38:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	68fa      	ldr	r2, [r7, #12]
 8009b3e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009b40:	683b      	ldr	r3, [r7, #0]
 8009b42:	689a      	ldr	r2, [r3, #8]
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009b48:	683b      	ldr	r3, [r7, #0]
 8009b4a:	681a      	ldr	r2, [r3, #0]
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	4a08      	ldr	r2, [pc, #32]	; (8009b74 <TIM_Base_SetConfig+0xe4>)
 8009b54:	4293      	cmp	r3, r2
 8009b56:	d103      	bne.n	8009b60 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009b58:	683b      	ldr	r3, [r7, #0]
 8009b5a:	691a      	ldr	r2, [r3, #16]
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	2201      	movs	r2, #1
 8009b64:	615a      	str	r2, [r3, #20]
}
 8009b66:	bf00      	nop
 8009b68:	3714      	adds	r7, #20
 8009b6a:	46bd      	mov	sp, r7
 8009b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b70:	4770      	bx	lr
 8009b72:	bf00      	nop
 8009b74:	40010000 	.word	0x40010000
 8009b78:	40000400 	.word	0x40000400
 8009b7c:	40000800 	.word	0x40000800
 8009b80:	40000c00 	.word	0x40000c00
 8009b84:	40014000 	.word	0x40014000
 8009b88:	40014400 	.word	0x40014400
 8009b8c:	40014800 	.word	0x40014800

08009b90 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009b90:	b580      	push	{r7, lr}
 8009b92:	b086      	sub	sp, #24
 8009b94:	af00      	add	r7, sp, #0
 8009b96:	6078      	str	r0, [r7, #4]
 8009b98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	6a1b      	ldr	r3, [r3, #32]
 8009b9e:	f023 0201 	bic.w	r2, r3, #1
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	6a1b      	ldr	r3, [r3, #32]
 8009baa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	685b      	ldr	r3, [r3, #4]
 8009bb0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	699b      	ldr	r3, [r3, #24]
 8009bb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009bb8:	68fb      	ldr	r3, [r7, #12]
 8009bba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009bbe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009bc0:	68fb      	ldr	r3, [r7, #12]
 8009bc2:	f023 0303 	bic.w	r3, r3, #3
 8009bc6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009bc8:	683b      	ldr	r3, [r7, #0]
 8009bca:	681b      	ldr	r3, [r3, #0]
 8009bcc:	68fa      	ldr	r2, [r7, #12]
 8009bce:	4313      	orrs	r3, r2
 8009bd0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8009bd2:	697b      	ldr	r3, [r7, #20]
 8009bd4:	f023 0302 	bic.w	r3, r3, #2
 8009bd8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009bda:	683b      	ldr	r3, [r7, #0]
 8009bdc:	689b      	ldr	r3, [r3, #8]
 8009bde:	697a      	ldr	r2, [r7, #20]
 8009be0:	4313      	orrs	r3, r2
 8009be2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	4a30      	ldr	r2, [pc, #192]	; (8009ca8 <TIM_OC1_SetConfig+0x118>)
 8009be8:	4293      	cmp	r3, r2
 8009bea:	d119      	bne.n	8009c20 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 8009bec:	683b      	ldr	r3, [r7, #0]
 8009bee:	68db      	ldr	r3, [r3, #12]
 8009bf0:	2b00      	cmp	r3, #0
 8009bf2:	d008      	beq.n	8009c06 <TIM_OC1_SetConfig+0x76>
 8009bf4:	683b      	ldr	r3, [r7, #0]
 8009bf6:	68db      	ldr	r3, [r3, #12]
 8009bf8:	2b08      	cmp	r3, #8
 8009bfa:	d004      	beq.n	8009c06 <TIM_OC1_SetConfig+0x76>
 8009bfc:	f641 21c7 	movw	r1, #6855	; 0x1ac7
 8009c00:	482a      	ldr	r0, [pc, #168]	; (8009cac <TIM_OC1_SetConfig+0x11c>)
 8009c02:	f7f9 f98e 	bl	8002f22 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009c06:	697b      	ldr	r3, [r7, #20]
 8009c08:	f023 0308 	bic.w	r3, r3, #8
 8009c0c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009c0e:	683b      	ldr	r3, [r7, #0]
 8009c10:	68db      	ldr	r3, [r3, #12]
 8009c12:	697a      	ldr	r2, [r7, #20]
 8009c14:	4313      	orrs	r3, r2
 8009c16:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009c18:	697b      	ldr	r3, [r7, #20]
 8009c1a:	f023 0304 	bic.w	r3, r3, #4
 8009c1e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	4a21      	ldr	r2, [pc, #132]	; (8009ca8 <TIM_OC1_SetConfig+0x118>)
 8009c24:	4293      	cmp	r3, r2
 8009c26:	d12d      	bne.n	8009c84 <TIM_OC1_SetConfig+0xf4>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8009c28:	683b      	ldr	r3, [r7, #0]
 8009c2a:	699b      	ldr	r3, [r3, #24]
 8009c2c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009c30:	d008      	beq.n	8009c44 <TIM_OC1_SetConfig+0xb4>
 8009c32:	683b      	ldr	r3, [r7, #0]
 8009c34:	699b      	ldr	r3, [r3, #24]
 8009c36:	2b00      	cmp	r3, #0
 8009c38:	d004      	beq.n	8009c44 <TIM_OC1_SetConfig+0xb4>
 8009c3a:	f641 21d4 	movw	r1, #6868	; 0x1ad4
 8009c3e:	481b      	ldr	r0, [pc, #108]	; (8009cac <TIM_OC1_SetConfig+0x11c>)
 8009c40:	f7f9 f96f 	bl	8002f22 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8009c44:	683b      	ldr	r3, [r7, #0]
 8009c46:	695b      	ldr	r3, [r3, #20]
 8009c48:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009c4c:	d008      	beq.n	8009c60 <TIM_OC1_SetConfig+0xd0>
 8009c4e:	683b      	ldr	r3, [r7, #0]
 8009c50:	695b      	ldr	r3, [r3, #20]
 8009c52:	2b00      	cmp	r3, #0
 8009c54:	d004      	beq.n	8009c60 <TIM_OC1_SetConfig+0xd0>
 8009c56:	f641 21d5 	movw	r1, #6869	; 0x1ad5
 8009c5a:	4814      	ldr	r0, [pc, #80]	; (8009cac <TIM_OC1_SetConfig+0x11c>)
 8009c5c:	f7f9 f961 	bl	8002f22 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009c60:	693b      	ldr	r3, [r7, #16]
 8009c62:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009c66:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009c68:	693b      	ldr	r3, [r7, #16]
 8009c6a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009c6e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009c70:	683b      	ldr	r3, [r7, #0]
 8009c72:	695b      	ldr	r3, [r3, #20]
 8009c74:	693a      	ldr	r2, [r7, #16]
 8009c76:	4313      	orrs	r3, r2
 8009c78:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009c7a:	683b      	ldr	r3, [r7, #0]
 8009c7c:	699b      	ldr	r3, [r3, #24]
 8009c7e:	693a      	ldr	r2, [r7, #16]
 8009c80:	4313      	orrs	r3, r2
 8009c82:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	693a      	ldr	r2, [r7, #16]
 8009c88:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	68fa      	ldr	r2, [r7, #12]
 8009c8e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009c90:	683b      	ldr	r3, [r7, #0]
 8009c92:	685a      	ldr	r2, [r3, #4]
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	697a      	ldr	r2, [r7, #20]
 8009c9c:	621a      	str	r2, [r3, #32]
}
 8009c9e:	bf00      	nop
 8009ca0:	3718      	adds	r7, #24
 8009ca2:	46bd      	mov	sp, r7
 8009ca4:	bd80      	pop	{r7, pc}
 8009ca6:	bf00      	nop
 8009ca8:	40010000 	.word	0x40010000
 8009cac:	0801119c 	.word	0x0801119c

08009cb0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009cb0:	b580      	push	{r7, lr}
 8009cb2:	b086      	sub	sp, #24
 8009cb4:	af00      	add	r7, sp, #0
 8009cb6:	6078      	str	r0, [r7, #4]
 8009cb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	6a1b      	ldr	r3, [r3, #32]
 8009cbe:	f023 0210 	bic.w	r2, r3, #16
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	6a1b      	ldr	r3, [r3, #32]
 8009cca:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	685b      	ldr	r3, [r3, #4]
 8009cd0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	699b      	ldr	r3, [r3, #24]
 8009cd6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009cd8:	68fb      	ldr	r3, [r7, #12]
 8009cda:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009cde:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009ce0:	68fb      	ldr	r3, [r7, #12]
 8009ce2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009ce6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009ce8:	683b      	ldr	r3, [r7, #0]
 8009cea:	681b      	ldr	r3, [r3, #0]
 8009cec:	021b      	lsls	r3, r3, #8
 8009cee:	68fa      	ldr	r2, [r7, #12]
 8009cf0:	4313      	orrs	r3, r2
 8009cf2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009cf4:	697b      	ldr	r3, [r7, #20]
 8009cf6:	f023 0320 	bic.w	r3, r3, #32
 8009cfa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009cfc:	683b      	ldr	r3, [r7, #0]
 8009cfe:	689b      	ldr	r3, [r3, #8]
 8009d00:	011b      	lsls	r3, r3, #4
 8009d02:	697a      	ldr	r2, [r7, #20]
 8009d04:	4313      	orrs	r3, r2
 8009d06:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	4a31      	ldr	r2, [pc, #196]	; (8009dd0 <TIM_OC2_SetConfig+0x120>)
 8009d0c:	4293      	cmp	r3, r2
 8009d0e:	d11a      	bne.n	8009d46 <TIM_OC2_SetConfig+0x96>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 8009d10:	683b      	ldr	r3, [r7, #0]
 8009d12:	68db      	ldr	r3, [r3, #12]
 8009d14:	2b00      	cmp	r3, #0
 8009d16:	d008      	beq.n	8009d2a <TIM_OC2_SetConfig+0x7a>
 8009d18:	683b      	ldr	r3, [r7, #0]
 8009d1a:	68db      	ldr	r3, [r3, #12]
 8009d1c:	2b08      	cmp	r3, #8
 8009d1e:	d004      	beq.n	8009d2a <TIM_OC2_SetConfig+0x7a>
 8009d20:	f641 3112 	movw	r1, #6930	; 0x1b12
 8009d24:	482b      	ldr	r0, [pc, #172]	; (8009dd4 <TIM_OC2_SetConfig+0x124>)
 8009d26:	f7f9 f8fc 	bl	8002f22 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009d2a:	697b      	ldr	r3, [r7, #20]
 8009d2c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009d30:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009d32:	683b      	ldr	r3, [r7, #0]
 8009d34:	68db      	ldr	r3, [r3, #12]
 8009d36:	011b      	lsls	r3, r3, #4
 8009d38:	697a      	ldr	r2, [r7, #20]
 8009d3a:	4313      	orrs	r3, r2
 8009d3c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009d3e:	697b      	ldr	r3, [r7, #20]
 8009d40:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009d44:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	4a21      	ldr	r2, [pc, #132]	; (8009dd0 <TIM_OC2_SetConfig+0x120>)
 8009d4a:	4293      	cmp	r3, r2
 8009d4c:	d12f      	bne.n	8009dae <TIM_OC2_SetConfig+0xfe>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8009d4e:	683b      	ldr	r3, [r7, #0]
 8009d50:	699b      	ldr	r3, [r3, #24]
 8009d52:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009d56:	d008      	beq.n	8009d6a <TIM_OC2_SetConfig+0xba>
 8009d58:	683b      	ldr	r3, [r7, #0]
 8009d5a:	699b      	ldr	r3, [r3, #24]
 8009d5c:	2b00      	cmp	r3, #0
 8009d5e:	d004      	beq.n	8009d6a <TIM_OC2_SetConfig+0xba>
 8009d60:	f44f 51d9 	mov.w	r1, #6944	; 0x1b20
 8009d64:	481b      	ldr	r0, [pc, #108]	; (8009dd4 <TIM_OC2_SetConfig+0x124>)
 8009d66:	f7f9 f8dc 	bl	8002f22 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8009d6a:	683b      	ldr	r3, [r7, #0]
 8009d6c:	695b      	ldr	r3, [r3, #20]
 8009d6e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009d72:	d008      	beq.n	8009d86 <TIM_OC2_SetConfig+0xd6>
 8009d74:	683b      	ldr	r3, [r7, #0]
 8009d76:	695b      	ldr	r3, [r3, #20]
 8009d78:	2b00      	cmp	r3, #0
 8009d7a:	d004      	beq.n	8009d86 <TIM_OC2_SetConfig+0xd6>
 8009d7c:	f641 3121 	movw	r1, #6945	; 0x1b21
 8009d80:	4814      	ldr	r0, [pc, #80]	; (8009dd4 <TIM_OC2_SetConfig+0x124>)
 8009d82:	f7f9 f8ce 	bl	8002f22 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009d86:	693b      	ldr	r3, [r7, #16]
 8009d88:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009d8c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009d8e:	693b      	ldr	r3, [r7, #16]
 8009d90:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009d94:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009d96:	683b      	ldr	r3, [r7, #0]
 8009d98:	695b      	ldr	r3, [r3, #20]
 8009d9a:	009b      	lsls	r3, r3, #2
 8009d9c:	693a      	ldr	r2, [r7, #16]
 8009d9e:	4313      	orrs	r3, r2
 8009da0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009da2:	683b      	ldr	r3, [r7, #0]
 8009da4:	699b      	ldr	r3, [r3, #24]
 8009da6:	009b      	lsls	r3, r3, #2
 8009da8:	693a      	ldr	r2, [r7, #16]
 8009daa:	4313      	orrs	r3, r2
 8009dac:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	693a      	ldr	r2, [r7, #16]
 8009db2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	68fa      	ldr	r2, [r7, #12]
 8009db8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009dba:	683b      	ldr	r3, [r7, #0]
 8009dbc:	685a      	ldr	r2, [r3, #4]
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	697a      	ldr	r2, [r7, #20]
 8009dc6:	621a      	str	r2, [r3, #32]
}
 8009dc8:	bf00      	nop
 8009dca:	3718      	adds	r7, #24
 8009dcc:	46bd      	mov	sp, r7
 8009dce:	bd80      	pop	{r7, pc}
 8009dd0:	40010000 	.word	0x40010000
 8009dd4:	0801119c 	.word	0x0801119c

08009dd8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009dd8:	b580      	push	{r7, lr}
 8009dda:	b086      	sub	sp, #24
 8009ddc:	af00      	add	r7, sp, #0
 8009dde:	6078      	str	r0, [r7, #4]
 8009de0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	6a1b      	ldr	r3, [r3, #32]
 8009de6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	6a1b      	ldr	r3, [r3, #32]
 8009df2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	685b      	ldr	r3, [r3, #4]
 8009df8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	69db      	ldr	r3, [r3, #28]
 8009dfe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009e00:	68fb      	ldr	r3, [r7, #12]
 8009e02:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009e06:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009e08:	68fb      	ldr	r3, [r7, #12]
 8009e0a:	f023 0303 	bic.w	r3, r3, #3
 8009e0e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009e10:	683b      	ldr	r3, [r7, #0]
 8009e12:	681b      	ldr	r3, [r3, #0]
 8009e14:	68fa      	ldr	r2, [r7, #12]
 8009e16:	4313      	orrs	r3, r2
 8009e18:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009e1a:	697b      	ldr	r3, [r7, #20]
 8009e1c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009e20:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009e22:	683b      	ldr	r3, [r7, #0]
 8009e24:	689b      	ldr	r3, [r3, #8]
 8009e26:	021b      	lsls	r3, r3, #8
 8009e28:	697a      	ldr	r2, [r7, #20]
 8009e2a:	4313      	orrs	r3, r2
 8009e2c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	4a31      	ldr	r2, [pc, #196]	; (8009ef8 <TIM_OC3_SetConfig+0x120>)
 8009e32:	4293      	cmp	r3, r2
 8009e34:	d11a      	bne.n	8009e6c <TIM_OC3_SetConfig+0x94>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 8009e36:	683b      	ldr	r3, [r7, #0]
 8009e38:	68db      	ldr	r3, [r3, #12]
 8009e3a:	2b00      	cmp	r3, #0
 8009e3c:	d008      	beq.n	8009e50 <TIM_OC3_SetConfig+0x78>
 8009e3e:	683b      	ldr	r3, [r7, #0]
 8009e40:	68db      	ldr	r3, [r3, #12]
 8009e42:	2b08      	cmp	r3, #8
 8009e44:	d004      	beq.n	8009e50 <TIM_OC3_SetConfig+0x78>
 8009e46:	f641 315d 	movw	r1, #7005	; 0x1b5d
 8009e4a:	482c      	ldr	r0, [pc, #176]	; (8009efc <TIM_OC3_SetConfig+0x124>)
 8009e4c:	f7f9 f869 	bl	8002f22 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009e50:	697b      	ldr	r3, [r7, #20]
 8009e52:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009e56:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009e58:	683b      	ldr	r3, [r7, #0]
 8009e5a:	68db      	ldr	r3, [r3, #12]
 8009e5c:	021b      	lsls	r3, r3, #8
 8009e5e:	697a      	ldr	r2, [r7, #20]
 8009e60:	4313      	orrs	r3, r2
 8009e62:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009e64:	697b      	ldr	r3, [r7, #20]
 8009e66:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009e6a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	4a22      	ldr	r2, [pc, #136]	; (8009ef8 <TIM_OC3_SetConfig+0x120>)
 8009e70:	4293      	cmp	r3, r2
 8009e72:	d12f      	bne.n	8009ed4 <TIM_OC3_SetConfig+0xfc>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8009e74:	683b      	ldr	r3, [r7, #0]
 8009e76:	699b      	ldr	r3, [r3, #24]
 8009e78:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009e7c:	d008      	beq.n	8009e90 <TIM_OC3_SetConfig+0xb8>
 8009e7e:	683b      	ldr	r3, [r7, #0]
 8009e80:	699b      	ldr	r3, [r3, #24]
 8009e82:	2b00      	cmp	r3, #0
 8009e84:	d004      	beq.n	8009e90 <TIM_OC3_SetConfig+0xb8>
 8009e86:	f641 316a 	movw	r1, #7018	; 0x1b6a
 8009e8a:	481c      	ldr	r0, [pc, #112]	; (8009efc <TIM_OC3_SetConfig+0x124>)
 8009e8c:	f7f9 f849 	bl	8002f22 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8009e90:	683b      	ldr	r3, [r7, #0]
 8009e92:	695b      	ldr	r3, [r3, #20]
 8009e94:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009e98:	d008      	beq.n	8009eac <TIM_OC3_SetConfig+0xd4>
 8009e9a:	683b      	ldr	r3, [r7, #0]
 8009e9c:	695b      	ldr	r3, [r3, #20]
 8009e9e:	2b00      	cmp	r3, #0
 8009ea0:	d004      	beq.n	8009eac <TIM_OC3_SetConfig+0xd4>
 8009ea2:	f641 316b 	movw	r1, #7019	; 0x1b6b
 8009ea6:	4815      	ldr	r0, [pc, #84]	; (8009efc <TIM_OC3_SetConfig+0x124>)
 8009ea8:	f7f9 f83b 	bl	8002f22 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009eac:	693b      	ldr	r3, [r7, #16]
 8009eae:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009eb2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009eb4:	693b      	ldr	r3, [r7, #16]
 8009eb6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009eba:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009ebc:	683b      	ldr	r3, [r7, #0]
 8009ebe:	695b      	ldr	r3, [r3, #20]
 8009ec0:	011b      	lsls	r3, r3, #4
 8009ec2:	693a      	ldr	r2, [r7, #16]
 8009ec4:	4313      	orrs	r3, r2
 8009ec6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009ec8:	683b      	ldr	r3, [r7, #0]
 8009eca:	699b      	ldr	r3, [r3, #24]
 8009ecc:	011b      	lsls	r3, r3, #4
 8009ece:	693a      	ldr	r2, [r7, #16]
 8009ed0:	4313      	orrs	r3, r2
 8009ed2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	693a      	ldr	r2, [r7, #16]
 8009ed8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	68fa      	ldr	r2, [r7, #12]
 8009ede:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009ee0:	683b      	ldr	r3, [r7, #0]
 8009ee2:	685a      	ldr	r2, [r3, #4]
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	697a      	ldr	r2, [r7, #20]
 8009eec:	621a      	str	r2, [r3, #32]
}
 8009eee:	bf00      	nop
 8009ef0:	3718      	adds	r7, #24
 8009ef2:	46bd      	mov	sp, r7
 8009ef4:	bd80      	pop	{r7, pc}
 8009ef6:	bf00      	nop
 8009ef8:	40010000 	.word	0x40010000
 8009efc:	0801119c 	.word	0x0801119c

08009f00 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009f00:	b580      	push	{r7, lr}
 8009f02:	b086      	sub	sp, #24
 8009f04:	af00      	add	r7, sp, #0
 8009f06:	6078      	str	r0, [r7, #4]
 8009f08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	6a1b      	ldr	r3, [r3, #32]
 8009f0e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	6a1b      	ldr	r3, [r3, #32]
 8009f1a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	685b      	ldr	r3, [r3, #4]
 8009f20:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	69db      	ldr	r3, [r3, #28]
 8009f26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009f28:	68fb      	ldr	r3, [r7, #12]
 8009f2a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009f2e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009f30:	68fb      	ldr	r3, [r7, #12]
 8009f32:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009f36:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009f38:	683b      	ldr	r3, [r7, #0]
 8009f3a:	681b      	ldr	r3, [r3, #0]
 8009f3c:	021b      	lsls	r3, r3, #8
 8009f3e:	68fa      	ldr	r2, [r7, #12]
 8009f40:	4313      	orrs	r3, r2
 8009f42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009f44:	693b      	ldr	r3, [r7, #16]
 8009f46:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009f4a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009f4c:	683b      	ldr	r3, [r7, #0]
 8009f4e:	689b      	ldr	r3, [r3, #8]
 8009f50:	031b      	lsls	r3, r3, #12
 8009f52:	693a      	ldr	r2, [r7, #16]
 8009f54:	4313      	orrs	r3, r2
 8009f56:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	4a16      	ldr	r2, [pc, #88]	; (8009fb4 <TIM_OC4_SetConfig+0xb4>)
 8009f5c:	4293      	cmp	r3, r2
 8009f5e:	d117      	bne.n	8009f90 <TIM_OC4_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8009f60:	683b      	ldr	r3, [r7, #0]
 8009f62:	695b      	ldr	r3, [r3, #20]
 8009f64:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009f68:	d008      	beq.n	8009f7c <TIM_OC4_SetConfig+0x7c>
 8009f6a:	683b      	ldr	r3, [r7, #0]
 8009f6c:	695b      	ldr	r3, [r3, #20]
 8009f6e:	2b00      	cmp	r3, #0
 8009f70:	d004      	beq.n	8009f7c <TIM_OC4_SetConfig+0x7c>
 8009f72:	f641 31a9 	movw	r1, #7081	; 0x1ba9
 8009f76:	4810      	ldr	r0, [pc, #64]	; (8009fb8 <TIM_OC4_SetConfig+0xb8>)
 8009f78:	f7f8 ffd3 	bl	8002f22 <assert_failed>

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009f7c:	697b      	ldr	r3, [r7, #20]
 8009f7e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009f82:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009f84:	683b      	ldr	r3, [r7, #0]
 8009f86:	695b      	ldr	r3, [r3, #20]
 8009f88:	019b      	lsls	r3, r3, #6
 8009f8a:	697a      	ldr	r2, [r7, #20]
 8009f8c:	4313      	orrs	r3, r2
 8009f8e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	697a      	ldr	r2, [r7, #20]
 8009f94:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	68fa      	ldr	r2, [r7, #12]
 8009f9a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009f9c:	683b      	ldr	r3, [r7, #0]
 8009f9e:	685a      	ldr	r2, [r3, #4]
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	693a      	ldr	r2, [r7, #16]
 8009fa8:	621a      	str	r2, [r3, #32]
}
 8009faa:	bf00      	nop
 8009fac:	3718      	adds	r7, #24
 8009fae:	46bd      	mov	sp, r7
 8009fb0:	bd80      	pop	{r7, pc}
 8009fb2:	bf00      	nop
 8009fb4:	40010000 	.word	0x40010000
 8009fb8:	0801119c 	.word	0x0801119c

08009fbc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009fbc:	b480      	push	{r7}
 8009fbe:	b087      	sub	sp, #28
 8009fc0:	af00      	add	r7, sp, #0
 8009fc2:	60f8      	str	r0, [r7, #12]
 8009fc4:	60b9      	str	r1, [r7, #8]
 8009fc6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009fc8:	68fb      	ldr	r3, [r7, #12]
 8009fca:	6a1b      	ldr	r3, [r3, #32]
 8009fcc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009fce:	68fb      	ldr	r3, [r7, #12]
 8009fd0:	6a1b      	ldr	r3, [r3, #32]
 8009fd2:	f023 0201 	bic.w	r2, r3, #1
 8009fd6:	68fb      	ldr	r3, [r7, #12]
 8009fd8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009fda:	68fb      	ldr	r3, [r7, #12]
 8009fdc:	699b      	ldr	r3, [r3, #24]
 8009fde:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009fe0:	693b      	ldr	r3, [r7, #16]
 8009fe2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009fe6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	011b      	lsls	r3, r3, #4
 8009fec:	693a      	ldr	r2, [r7, #16]
 8009fee:	4313      	orrs	r3, r2
 8009ff0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009ff2:	697b      	ldr	r3, [r7, #20]
 8009ff4:	f023 030a 	bic.w	r3, r3, #10
 8009ff8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009ffa:	697a      	ldr	r2, [r7, #20]
 8009ffc:	68bb      	ldr	r3, [r7, #8]
 8009ffe:	4313      	orrs	r3, r2
 800a000:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a002:	68fb      	ldr	r3, [r7, #12]
 800a004:	693a      	ldr	r2, [r7, #16]
 800a006:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a008:	68fb      	ldr	r3, [r7, #12]
 800a00a:	697a      	ldr	r2, [r7, #20]
 800a00c:	621a      	str	r2, [r3, #32]
}
 800a00e:	bf00      	nop
 800a010:	371c      	adds	r7, #28
 800a012:	46bd      	mov	sp, r7
 800a014:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a018:	4770      	bx	lr

0800a01a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a01a:	b480      	push	{r7}
 800a01c:	b087      	sub	sp, #28
 800a01e:	af00      	add	r7, sp, #0
 800a020:	60f8      	str	r0, [r7, #12]
 800a022:	60b9      	str	r1, [r7, #8]
 800a024:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a026:	68fb      	ldr	r3, [r7, #12]
 800a028:	6a1b      	ldr	r3, [r3, #32]
 800a02a:	f023 0210 	bic.w	r2, r3, #16
 800a02e:	68fb      	ldr	r3, [r7, #12]
 800a030:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a032:	68fb      	ldr	r3, [r7, #12]
 800a034:	699b      	ldr	r3, [r3, #24]
 800a036:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a038:	68fb      	ldr	r3, [r7, #12]
 800a03a:	6a1b      	ldr	r3, [r3, #32]
 800a03c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a03e:	697b      	ldr	r3, [r7, #20]
 800a040:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800a044:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	031b      	lsls	r3, r3, #12
 800a04a:	697a      	ldr	r2, [r7, #20]
 800a04c:	4313      	orrs	r3, r2
 800a04e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a050:	693b      	ldr	r3, [r7, #16]
 800a052:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800a056:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800a058:	68bb      	ldr	r3, [r7, #8]
 800a05a:	011b      	lsls	r3, r3, #4
 800a05c:	693a      	ldr	r2, [r7, #16]
 800a05e:	4313      	orrs	r3, r2
 800a060:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a062:	68fb      	ldr	r3, [r7, #12]
 800a064:	697a      	ldr	r2, [r7, #20]
 800a066:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a068:	68fb      	ldr	r3, [r7, #12]
 800a06a:	693a      	ldr	r2, [r7, #16]
 800a06c:	621a      	str	r2, [r3, #32]
}
 800a06e:	bf00      	nop
 800a070:	371c      	adds	r7, #28
 800a072:	46bd      	mov	sp, r7
 800a074:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a078:	4770      	bx	lr

0800a07a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800a07a:	b480      	push	{r7}
 800a07c:	b085      	sub	sp, #20
 800a07e:	af00      	add	r7, sp, #0
 800a080:	6078      	str	r0, [r7, #4]
 800a082:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	689b      	ldr	r3, [r3, #8]
 800a088:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a08a:	68fb      	ldr	r3, [r7, #12]
 800a08c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a090:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a092:	683a      	ldr	r2, [r7, #0]
 800a094:	68fb      	ldr	r3, [r7, #12]
 800a096:	4313      	orrs	r3, r2
 800a098:	f043 0307 	orr.w	r3, r3, #7
 800a09c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	68fa      	ldr	r2, [r7, #12]
 800a0a2:	609a      	str	r2, [r3, #8]
}
 800a0a4:	bf00      	nop
 800a0a6:	3714      	adds	r7, #20
 800a0a8:	46bd      	mov	sp, r7
 800a0aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0ae:	4770      	bx	lr

0800a0b0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800a0b0:	b480      	push	{r7}
 800a0b2:	b087      	sub	sp, #28
 800a0b4:	af00      	add	r7, sp, #0
 800a0b6:	60f8      	str	r0, [r7, #12]
 800a0b8:	60b9      	str	r1, [r7, #8]
 800a0ba:	607a      	str	r2, [r7, #4]
 800a0bc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800a0be:	68fb      	ldr	r3, [r7, #12]
 800a0c0:	689b      	ldr	r3, [r3, #8]
 800a0c2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a0c4:	697b      	ldr	r3, [r7, #20]
 800a0c6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800a0ca:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a0cc:	683b      	ldr	r3, [r7, #0]
 800a0ce:	021a      	lsls	r2, r3, #8
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	431a      	orrs	r2, r3
 800a0d4:	68bb      	ldr	r3, [r7, #8]
 800a0d6:	4313      	orrs	r3, r2
 800a0d8:	697a      	ldr	r2, [r7, #20]
 800a0da:	4313      	orrs	r3, r2
 800a0dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a0de:	68fb      	ldr	r3, [r7, #12]
 800a0e0:	697a      	ldr	r2, [r7, #20]
 800a0e2:	609a      	str	r2, [r3, #8]
}
 800a0e4:	bf00      	nop
 800a0e6:	371c      	adds	r7, #28
 800a0e8:	46bd      	mov	sp, r7
 800a0ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0ee:	4770      	bx	lr

0800a0f0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800a0f0:	b580      	push	{r7, lr}
 800a0f2:	b086      	sub	sp, #24
 800a0f4:	af00      	add	r7, sp, #0
 800a0f6:	60f8      	str	r0, [r7, #12]
 800a0f8:	60b9      	str	r1, [r7, #8]
 800a0fa:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 800a0fc:	68fb      	ldr	r3, [r7, #12]
 800a0fe:	4a2a      	ldr	r2, [pc, #168]	; (800a1a8 <TIM_CCxChannelCmd+0xb8>)
 800a100:	4293      	cmp	r3, r2
 800a102:	d020      	beq.n	800a146 <TIM_CCxChannelCmd+0x56>
 800a104:	68fb      	ldr	r3, [r7, #12]
 800a106:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a10a:	d01c      	beq.n	800a146 <TIM_CCxChannelCmd+0x56>
 800a10c:	68fb      	ldr	r3, [r7, #12]
 800a10e:	4a27      	ldr	r2, [pc, #156]	; (800a1ac <TIM_CCxChannelCmd+0xbc>)
 800a110:	4293      	cmp	r3, r2
 800a112:	d018      	beq.n	800a146 <TIM_CCxChannelCmd+0x56>
 800a114:	68fb      	ldr	r3, [r7, #12]
 800a116:	4a26      	ldr	r2, [pc, #152]	; (800a1b0 <TIM_CCxChannelCmd+0xc0>)
 800a118:	4293      	cmp	r3, r2
 800a11a:	d014      	beq.n	800a146 <TIM_CCxChannelCmd+0x56>
 800a11c:	68fb      	ldr	r3, [r7, #12]
 800a11e:	4a25      	ldr	r2, [pc, #148]	; (800a1b4 <TIM_CCxChannelCmd+0xc4>)
 800a120:	4293      	cmp	r3, r2
 800a122:	d010      	beq.n	800a146 <TIM_CCxChannelCmd+0x56>
 800a124:	68fb      	ldr	r3, [r7, #12]
 800a126:	4a24      	ldr	r2, [pc, #144]	; (800a1b8 <TIM_CCxChannelCmd+0xc8>)
 800a128:	4293      	cmp	r3, r2
 800a12a:	d00c      	beq.n	800a146 <TIM_CCxChannelCmd+0x56>
 800a12c:	68fb      	ldr	r3, [r7, #12]
 800a12e:	4a23      	ldr	r2, [pc, #140]	; (800a1bc <TIM_CCxChannelCmd+0xcc>)
 800a130:	4293      	cmp	r3, r2
 800a132:	d008      	beq.n	800a146 <TIM_CCxChannelCmd+0x56>
 800a134:	68fb      	ldr	r3, [r7, #12]
 800a136:	4a22      	ldr	r2, [pc, #136]	; (800a1c0 <TIM_CCxChannelCmd+0xd0>)
 800a138:	4293      	cmp	r3, r2
 800a13a:	d004      	beq.n	800a146 <TIM_CCxChannelCmd+0x56>
 800a13c:	f641 5194 	movw	r1, #7572	; 0x1d94
 800a140:	4820      	ldr	r0, [pc, #128]	; (800a1c4 <TIM_CCxChannelCmd+0xd4>)
 800a142:	f7f8 feee 	bl	8002f22 <assert_failed>
  assert_param(IS_TIM_CHANNELS(Channel));
 800a146:	68bb      	ldr	r3, [r7, #8]
 800a148:	2b00      	cmp	r3, #0
 800a14a:	d010      	beq.n	800a16e <TIM_CCxChannelCmd+0x7e>
 800a14c:	68bb      	ldr	r3, [r7, #8]
 800a14e:	2b04      	cmp	r3, #4
 800a150:	d00d      	beq.n	800a16e <TIM_CCxChannelCmd+0x7e>
 800a152:	68bb      	ldr	r3, [r7, #8]
 800a154:	2b08      	cmp	r3, #8
 800a156:	d00a      	beq.n	800a16e <TIM_CCxChannelCmd+0x7e>
 800a158:	68bb      	ldr	r3, [r7, #8]
 800a15a:	2b0c      	cmp	r3, #12
 800a15c:	d007      	beq.n	800a16e <TIM_CCxChannelCmd+0x7e>
 800a15e:	68bb      	ldr	r3, [r7, #8]
 800a160:	2b3c      	cmp	r3, #60	; 0x3c
 800a162:	d004      	beq.n	800a16e <TIM_CCxChannelCmd+0x7e>
 800a164:	f641 5195 	movw	r1, #7573	; 0x1d95
 800a168:	4816      	ldr	r0, [pc, #88]	; (800a1c4 <TIM_CCxChannelCmd+0xd4>)
 800a16a:	f7f8 feda 	bl	8002f22 <assert_failed>

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a16e:	68bb      	ldr	r3, [r7, #8]
 800a170:	f003 031f 	and.w	r3, r3, #31
 800a174:	2201      	movs	r2, #1
 800a176:	fa02 f303 	lsl.w	r3, r2, r3
 800a17a:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800a17c:	68fb      	ldr	r3, [r7, #12]
 800a17e:	6a1a      	ldr	r2, [r3, #32]
 800a180:	697b      	ldr	r3, [r7, #20]
 800a182:	43db      	mvns	r3, r3
 800a184:	401a      	ands	r2, r3
 800a186:	68fb      	ldr	r3, [r7, #12]
 800a188:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a18a:	68fb      	ldr	r3, [r7, #12]
 800a18c:	6a1a      	ldr	r2, [r3, #32]
 800a18e:	68bb      	ldr	r3, [r7, #8]
 800a190:	f003 031f 	and.w	r3, r3, #31
 800a194:	6879      	ldr	r1, [r7, #4]
 800a196:	fa01 f303 	lsl.w	r3, r1, r3
 800a19a:	431a      	orrs	r2, r3
 800a19c:	68fb      	ldr	r3, [r7, #12]
 800a19e:	621a      	str	r2, [r3, #32]
}
 800a1a0:	bf00      	nop
 800a1a2:	3718      	adds	r7, #24
 800a1a4:	46bd      	mov	sp, r7
 800a1a6:	bd80      	pop	{r7, pc}
 800a1a8:	40010000 	.word	0x40010000
 800a1ac:	40000400 	.word	0x40000400
 800a1b0:	40000800 	.word	0x40000800
 800a1b4:	40000c00 	.word	0x40000c00
 800a1b8:	40014000 	.word	0x40014000
 800a1bc:	40014400 	.word	0x40014400
 800a1c0:	40014800 	.word	0x40014800
 800a1c4:	0801119c 	.word	0x0801119c

0800a1c8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a1c8:	b580      	push	{r7, lr}
 800a1ca:	b084      	sub	sp, #16
 800a1cc:	af00      	add	r7, sp, #0
 800a1ce:	6078      	str	r0, [r7, #4]
 800a1d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr2;
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	681b      	ldr	r3, [r3, #0]
 800a1d6:	4a55      	ldr	r2, [pc, #340]	; (800a32c <HAL_TIMEx_MasterConfigSynchronization+0x164>)
 800a1d8:	4293      	cmp	r3, r2
 800a1da:	d018      	beq.n	800a20e <HAL_TIMEx_MasterConfigSynchronization+0x46>
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	681b      	ldr	r3, [r3, #0]
 800a1e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a1e4:	d013      	beq.n	800a20e <HAL_TIMEx_MasterConfigSynchronization+0x46>
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	681b      	ldr	r3, [r3, #0]
 800a1ea:	4a51      	ldr	r2, [pc, #324]	; (800a330 <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 800a1ec:	4293      	cmp	r3, r2
 800a1ee:	d00e      	beq.n	800a20e <HAL_TIMEx_MasterConfigSynchronization+0x46>
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	681b      	ldr	r3, [r3, #0]
 800a1f4:	4a4f      	ldr	r2, [pc, #316]	; (800a334 <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 800a1f6:	4293      	cmp	r3, r2
 800a1f8:	d009      	beq.n	800a20e <HAL_TIMEx_MasterConfigSynchronization+0x46>
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	681b      	ldr	r3, [r3, #0]
 800a1fe:	4a4e      	ldr	r2, [pc, #312]	; (800a338 <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 800a200:	4293      	cmp	r3, r2
 800a202:	d004      	beq.n	800a20e <HAL_TIMEx_MasterConfigSynchronization+0x46>
 800a204:	f240 71b1 	movw	r1, #1969	; 0x7b1
 800a208:	484c      	ldr	r0, [pc, #304]	; (800a33c <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 800a20a:	f7f8 fe8a 	bl	8002f22 <assert_failed>
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
 800a20e:	683b      	ldr	r3, [r7, #0]
 800a210:	681b      	ldr	r3, [r3, #0]
 800a212:	2b00      	cmp	r3, #0
 800a214:	d020      	beq.n	800a258 <HAL_TIMEx_MasterConfigSynchronization+0x90>
 800a216:	683b      	ldr	r3, [r7, #0]
 800a218:	681b      	ldr	r3, [r3, #0]
 800a21a:	2b10      	cmp	r3, #16
 800a21c:	d01c      	beq.n	800a258 <HAL_TIMEx_MasterConfigSynchronization+0x90>
 800a21e:	683b      	ldr	r3, [r7, #0]
 800a220:	681b      	ldr	r3, [r3, #0]
 800a222:	2b20      	cmp	r3, #32
 800a224:	d018      	beq.n	800a258 <HAL_TIMEx_MasterConfigSynchronization+0x90>
 800a226:	683b      	ldr	r3, [r7, #0]
 800a228:	681b      	ldr	r3, [r3, #0]
 800a22a:	2b30      	cmp	r3, #48	; 0x30
 800a22c:	d014      	beq.n	800a258 <HAL_TIMEx_MasterConfigSynchronization+0x90>
 800a22e:	683b      	ldr	r3, [r7, #0]
 800a230:	681b      	ldr	r3, [r3, #0]
 800a232:	2b40      	cmp	r3, #64	; 0x40
 800a234:	d010      	beq.n	800a258 <HAL_TIMEx_MasterConfigSynchronization+0x90>
 800a236:	683b      	ldr	r3, [r7, #0]
 800a238:	681b      	ldr	r3, [r3, #0]
 800a23a:	2b50      	cmp	r3, #80	; 0x50
 800a23c:	d00c      	beq.n	800a258 <HAL_TIMEx_MasterConfigSynchronization+0x90>
 800a23e:	683b      	ldr	r3, [r7, #0]
 800a240:	681b      	ldr	r3, [r3, #0]
 800a242:	2b60      	cmp	r3, #96	; 0x60
 800a244:	d008      	beq.n	800a258 <HAL_TIMEx_MasterConfigSynchronization+0x90>
 800a246:	683b      	ldr	r3, [r7, #0]
 800a248:	681b      	ldr	r3, [r3, #0]
 800a24a:	2b70      	cmp	r3, #112	; 0x70
 800a24c:	d004      	beq.n	800a258 <HAL_TIMEx_MasterConfigSynchronization+0x90>
 800a24e:	f240 71b2 	movw	r1, #1970	; 0x7b2
 800a252:	483a      	ldr	r0, [pc, #232]	; (800a33c <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 800a254:	f7f8 fe65 	bl	8002f22 <assert_failed>
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 800a258:	683b      	ldr	r3, [r7, #0]
 800a25a:	685b      	ldr	r3, [r3, #4]
 800a25c:	2b80      	cmp	r3, #128	; 0x80
 800a25e:	d008      	beq.n	800a272 <HAL_TIMEx_MasterConfigSynchronization+0xaa>
 800a260:	683b      	ldr	r3, [r7, #0]
 800a262:	685b      	ldr	r3, [r3, #4]
 800a264:	2b00      	cmp	r3, #0
 800a266:	d004      	beq.n	800a272 <HAL_TIMEx_MasterConfigSynchronization+0xaa>
 800a268:	f240 71b3 	movw	r1, #1971	; 0x7b3
 800a26c:	4833      	ldr	r0, [pc, #204]	; (800a33c <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 800a26e:	f7f8 fe58 	bl	8002f22 <assert_failed>

  /* Check input state */
  __HAL_LOCK(htim);
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a278:	2b01      	cmp	r3, #1
 800a27a:	d101      	bne.n	800a280 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800a27c:	2302      	movs	r3, #2
 800a27e:	e050      	b.n	800a322 <HAL_TIMEx_MasterConfigSynchronization+0x15a>
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	2201      	movs	r2, #1
 800a284:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	2202      	movs	r2, #2
 800a28c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a290:	687b      	ldr	r3, [r7, #4]
 800a292:	681b      	ldr	r3, [r3, #0]
 800a294:	685b      	ldr	r3, [r3, #4]
 800a296:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	681b      	ldr	r3, [r3, #0]
 800a29c:	689b      	ldr	r3, [r3, #8]
 800a29e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a2a0:	68fb      	ldr	r3, [r7, #12]
 800a2a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a2a6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a2a8:	683b      	ldr	r3, [r7, #0]
 800a2aa:	681b      	ldr	r3, [r3, #0]
 800a2ac:	68fa      	ldr	r2, [r7, #12]
 800a2ae:	4313      	orrs	r3, r2
 800a2b0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	681b      	ldr	r3, [r3, #0]
 800a2b6:	68fa      	ldr	r2, [r7, #12]
 800a2b8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	681b      	ldr	r3, [r3, #0]
 800a2be:	4a1b      	ldr	r2, [pc, #108]	; (800a32c <HAL_TIMEx_MasterConfigSynchronization+0x164>)
 800a2c0:	4293      	cmp	r3, r2
 800a2c2:	d018      	beq.n	800a2f6 <HAL_TIMEx_MasterConfigSynchronization+0x12e>
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	681b      	ldr	r3, [r3, #0]
 800a2c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a2cc:	d013      	beq.n	800a2f6 <HAL_TIMEx_MasterConfigSynchronization+0x12e>
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	681b      	ldr	r3, [r3, #0]
 800a2d2:	4a17      	ldr	r2, [pc, #92]	; (800a330 <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 800a2d4:	4293      	cmp	r3, r2
 800a2d6:	d00e      	beq.n	800a2f6 <HAL_TIMEx_MasterConfigSynchronization+0x12e>
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	681b      	ldr	r3, [r3, #0]
 800a2dc:	4a15      	ldr	r2, [pc, #84]	; (800a334 <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 800a2de:	4293      	cmp	r3, r2
 800a2e0:	d009      	beq.n	800a2f6 <HAL_TIMEx_MasterConfigSynchronization+0x12e>
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	681b      	ldr	r3, [r3, #0]
 800a2e6:	4a14      	ldr	r2, [pc, #80]	; (800a338 <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 800a2e8:	4293      	cmp	r3, r2
 800a2ea:	d004      	beq.n	800a2f6 <HAL_TIMEx_MasterConfigSynchronization+0x12e>
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	681b      	ldr	r3, [r3, #0]
 800a2f0:	4a13      	ldr	r2, [pc, #76]	; (800a340 <HAL_TIMEx_MasterConfigSynchronization+0x178>)
 800a2f2:	4293      	cmp	r3, r2
 800a2f4:	d10c      	bne.n	800a310 <HAL_TIMEx_MasterConfigSynchronization+0x148>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a2f6:	68bb      	ldr	r3, [r7, #8]
 800a2f8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a2fc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a2fe:	683b      	ldr	r3, [r7, #0]
 800a300:	685b      	ldr	r3, [r3, #4]
 800a302:	68ba      	ldr	r2, [r7, #8]
 800a304:	4313      	orrs	r3, r2
 800a306:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	681b      	ldr	r3, [r3, #0]
 800a30c:	68ba      	ldr	r2, [r7, #8]
 800a30e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	2201      	movs	r2, #1
 800a314:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	2200      	movs	r2, #0
 800a31c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a320:	2300      	movs	r3, #0
}
 800a322:	4618      	mov	r0, r3
 800a324:	3710      	adds	r7, #16
 800a326:	46bd      	mov	sp, r7
 800a328:	bd80      	pop	{r7, pc}
 800a32a:	bf00      	nop
 800a32c:	40010000 	.word	0x40010000
 800a330:	40000400 	.word	0x40000400
 800a334:	40000800 	.word	0x40000800
 800a338:	40000c00 	.word	0x40000c00
 800a33c:	080111d4 	.word	0x080111d4
 800a340:	40014000 	.word	0x40014000

0800a344 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800a344:	b580      	push	{r7, lr}
 800a346:	b084      	sub	sp, #16
 800a348:	af00      	add	r7, sp, #0
 800a34a:	6078      	str	r0, [r7, #4]
 800a34c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800a34e:	2300      	movs	r3, #0
 800a350:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_BREAK_INSTANCE(htim->Instance));
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	681b      	ldr	r3, [r3, #0]
 800a356:	4a5c      	ldr	r2, [pc, #368]	; (800a4c8 <HAL_TIMEx_ConfigBreakDeadTime+0x184>)
 800a358:	4293      	cmp	r3, r2
 800a35a:	d004      	beq.n	800a366 <HAL_TIMEx_ConfigBreakDeadTime+0x22>
 800a35c:	f240 71ee 	movw	r1, #2030	; 0x7ee
 800a360:	485a      	ldr	r0, [pc, #360]	; (800a4cc <HAL_TIMEx_ConfigBreakDeadTime+0x188>)
 800a362:	f7f8 fdde 	bl	8002f22 <assert_failed>
  assert_param(IS_TIM_OSSR_STATE(sBreakDeadTimeConfig->OffStateRunMode));
 800a366:	683b      	ldr	r3, [r7, #0]
 800a368:	681b      	ldr	r3, [r3, #0]
 800a36a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a36e:	d008      	beq.n	800a382 <HAL_TIMEx_ConfigBreakDeadTime+0x3e>
 800a370:	683b      	ldr	r3, [r7, #0]
 800a372:	681b      	ldr	r3, [r3, #0]
 800a374:	2b00      	cmp	r3, #0
 800a376:	d004      	beq.n	800a382 <HAL_TIMEx_ConfigBreakDeadTime+0x3e>
 800a378:	f240 71ef 	movw	r1, #2031	; 0x7ef
 800a37c:	4853      	ldr	r0, [pc, #332]	; (800a4cc <HAL_TIMEx_ConfigBreakDeadTime+0x188>)
 800a37e:	f7f8 fdd0 	bl	8002f22 <assert_failed>
  assert_param(IS_TIM_OSSI_STATE(sBreakDeadTimeConfig->OffStateIDLEMode));
 800a382:	683b      	ldr	r3, [r7, #0]
 800a384:	685b      	ldr	r3, [r3, #4]
 800a386:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a38a:	d008      	beq.n	800a39e <HAL_TIMEx_ConfigBreakDeadTime+0x5a>
 800a38c:	683b      	ldr	r3, [r7, #0]
 800a38e:	685b      	ldr	r3, [r3, #4]
 800a390:	2b00      	cmp	r3, #0
 800a392:	d004      	beq.n	800a39e <HAL_TIMEx_ConfigBreakDeadTime+0x5a>
 800a394:	f44f 61fe 	mov.w	r1, #2032	; 0x7f0
 800a398:	484c      	ldr	r0, [pc, #304]	; (800a4cc <HAL_TIMEx_ConfigBreakDeadTime+0x188>)
 800a39a:	f7f8 fdc2 	bl	8002f22 <assert_failed>
  assert_param(IS_TIM_LOCK_LEVEL(sBreakDeadTimeConfig->LockLevel));
 800a39e:	683b      	ldr	r3, [r7, #0]
 800a3a0:	689b      	ldr	r3, [r3, #8]
 800a3a2:	2b00      	cmp	r3, #0
 800a3a4:	d013      	beq.n	800a3ce <HAL_TIMEx_ConfigBreakDeadTime+0x8a>
 800a3a6:	683b      	ldr	r3, [r7, #0]
 800a3a8:	689b      	ldr	r3, [r3, #8]
 800a3aa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a3ae:	d00e      	beq.n	800a3ce <HAL_TIMEx_ConfigBreakDeadTime+0x8a>
 800a3b0:	683b      	ldr	r3, [r7, #0]
 800a3b2:	689b      	ldr	r3, [r3, #8]
 800a3b4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a3b8:	d009      	beq.n	800a3ce <HAL_TIMEx_ConfigBreakDeadTime+0x8a>
 800a3ba:	683b      	ldr	r3, [r7, #0]
 800a3bc:	689b      	ldr	r3, [r3, #8]
 800a3be:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a3c2:	d004      	beq.n	800a3ce <HAL_TIMEx_ConfigBreakDeadTime+0x8a>
 800a3c4:	f240 71f1 	movw	r1, #2033	; 0x7f1
 800a3c8:	4840      	ldr	r0, [pc, #256]	; (800a4cc <HAL_TIMEx_ConfigBreakDeadTime+0x188>)
 800a3ca:	f7f8 fdaa 	bl	8002f22 <assert_failed>
  assert_param(IS_TIM_DEADTIME(sBreakDeadTimeConfig->DeadTime));
 800a3ce:	683b      	ldr	r3, [r7, #0]
 800a3d0:	68db      	ldr	r3, [r3, #12]
 800a3d2:	2bff      	cmp	r3, #255	; 0xff
 800a3d4:	d904      	bls.n	800a3e0 <HAL_TIMEx_ConfigBreakDeadTime+0x9c>
 800a3d6:	f240 71f2 	movw	r1, #2034	; 0x7f2
 800a3da:	483c      	ldr	r0, [pc, #240]	; (800a4cc <HAL_TIMEx_ConfigBreakDeadTime+0x188>)
 800a3dc:	f7f8 fda1 	bl	8002f22 <assert_failed>
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
 800a3e0:	683b      	ldr	r3, [r7, #0]
 800a3e2:	691b      	ldr	r3, [r3, #16]
 800a3e4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a3e8:	d008      	beq.n	800a3fc <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
 800a3ea:	683b      	ldr	r3, [r7, #0]
 800a3ec:	691b      	ldr	r3, [r3, #16]
 800a3ee:	2b00      	cmp	r3, #0
 800a3f0:	d004      	beq.n	800a3fc <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
 800a3f2:	f240 71f3 	movw	r1, #2035	; 0x7f3
 800a3f6:	4835      	ldr	r0, [pc, #212]	; (800a4cc <HAL_TIMEx_ConfigBreakDeadTime+0x188>)
 800a3f8:	f7f8 fd93 	bl	8002f22 <assert_failed>
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
 800a3fc:	683b      	ldr	r3, [r7, #0]
 800a3fe:	695b      	ldr	r3, [r3, #20]
 800a400:	2b00      	cmp	r3, #0
 800a402:	d009      	beq.n	800a418 <HAL_TIMEx_ConfigBreakDeadTime+0xd4>
 800a404:	683b      	ldr	r3, [r7, #0]
 800a406:	695b      	ldr	r3, [r3, #20]
 800a408:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a40c:	d004      	beq.n	800a418 <HAL_TIMEx_ConfigBreakDeadTime+0xd4>
 800a40e:	f240 71f4 	movw	r1, #2036	; 0x7f4
 800a412:	482e      	ldr	r0, [pc, #184]	; (800a4cc <HAL_TIMEx_ConfigBreakDeadTime+0x188>)
 800a414:	f7f8 fd85 	bl	8002f22 <assert_failed>
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
 800a418:	683b      	ldr	r3, [r7, #0]
 800a41a:	69db      	ldr	r3, [r3, #28]
 800a41c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a420:	d008      	beq.n	800a434 <HAL_TIMEx_ConfigBreakDeadTime+0xf0>
 800a422:	683b      	ldr	r3, [r7, #0]
 800a424:	69db      	ldr	r3, [r3, #28]
 800a426:	2b00      	cmp	r3, #0
 800a428:	d004      	beq.n	800a434 <HAL_TIMEx_ConfigBreakDeadTime+0xf0>
 800a42a:	f240 71f5 	movw	r1, #2037	; 0x7f5
 800a42e:	4827      	ldr	r0, [pc, #156]	; (800a4cc <HAL_TIMEx_ConfigBreakDeadTime+0x188>)
 800a430:	f7f8 fd77 	bl	8002f22 <assert_failed>

  /* Check input state */
  __HAL_LOCK(htim);
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a43a:	2b01      	cmp	r3, #1
 800a43c:	d101      	bne.n	800a442 <HAL_TIMEx_ConfigBreakDeadTime+0xfe>
 800a43e:	2302      	movs	r3, #2
 800a440:	e03d      	b.n	800a4be <HAL_TIMEx_ConfigBreakDeadTime+0x17a>
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	2201      	movs	r2, #1
 800a446:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800a44a:	68fb      	ldr	r3, [r7, #12]
 800a44c:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800a450:	683b      	ldr	r3, [r7, #0]
 800a452:	68db      	ldr	r3, [r3, #12]
 800a454:	4313      	orrs	r3, r2
 800a456:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800a458:	68fb      	ldr	r3, [r7, #12]
 800a45a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800a45e:	683b      	ldr	r3, [r7, #0]
 800a460:	689b      	ldr	r3, [r3, #8]
 800a462:	4313      	orrs	r3, r2
 800a464:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800a466:	68fb      	ldr	r3, [r7, #12]
 800a468:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800a46c:	683b      	ldr	r3, [r7, #0]
 800a46e:	685b      	ldr	r3, [r3, #4]
 800a470:	4313      	orrs	r3, r2
 800a472:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800a474:	68fb      	ldr	r3, [r7, #12]
 800a476:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800a47a:	683b      	ldr	r3, [r7, #0]
 800a47c:	681b      	ldr	r3, [r3, #0]
 800a47e:	4313      	orrs	r3, r2
 800a480:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800a482:	68fb      	ldr	r3, [r7, #12]
 800a484:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800a488:	683b      	ldr	r3, [r7, #0]
 800a48a:	691b      	ldr	r3, [r3, #16]
 800a48c:	4313      	orrs	r3, r2
 800a48e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800a490:	68fb      	ldr	r3, [r7, #12]
 800a492:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800a496:	683b      	ldr	r3, [r7, #0]
 800a498:	695b      	ldr	r3, [r3, #20]
 800a49a:	4313      	orrs	r3, r2
 800a49c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800a49e:	68fb      	ldr	r3, [r7, #12]
 800a4a0:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800a4a4:	683b      	ldr	r3, [r7, #0]
 800a4a6:	69db      	ldr	r3, [r3, #28]
 800a4a8:	4313      	orrs	r3, r2
 800a4aa:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	681b      	ldr	r3, [r3, #0]
 800a4b0:	68fa      	ldr	r2, [r7, #12]
 800a4b2:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	2200      	movs	r2, #0
 800a4b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a4bc:	2300      	movs	r3, #0
}
 800a4be:	4618      	mov	r0, r3
 800a4c0:	3710      	adds	r7, #16
 800a4c2:	46bd      	mov	sp, r7
 800a4c4:	bd80      	pop	{r7, pc}
 800a4c6:	bf00      	nop
 800a4c8:	40010000 	.word	0x40010000
 800a4cc:	080111d4 	.word	0x080111d4

0800a4d0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a4d0:	b480      	push	{r7}
 800a4d2:	b083      	sub	sp, #12
 800a4d4:	af00      	add	r7, sp, #0
 800a4d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a4d8:	bf00      	nop
 800a4da:	370c      	adds	r7, #12
 800a4dc:	46bd      	mov	sp, r7
 800a4de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4e2:	4770      	bx	lr

0800a4e4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a4e4:	b480      	push	{r7}
 800a4e6:	b083      	sub	sp, #12
 800a4e8:	af00      	add	r7, sp, #0
 800a4ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a4ec:	bf00      	nop
 800a4ee:	370c      	adds	r7, #12
 800a4f0:	46bd      	mov	sp, r7
 800a4f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4f6:	4770      	bx	lr

0800a4f8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a4f8:	b580      	push	{r7, lr}
 800a4fa:	b082      	sub	sp, #8
 800a4fc:	af00      	add	r7, sp, #0
 800a4fe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	2b00      	cmp	r3, #0
 800a504:	d101      	bne.n	800a50a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a506:	2301      	movs	r3, #1
 800a508:	e0a0      	b.n	800a64c <HAL_UART_Init+0x154>
  }

  /* Check the parameters */
  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	699b      	ldr	r3, [r3, #24]
 800a50e:	2b00      	cmp	r3, #0
 800a510:	d02c      	beq.n	800a56c <HAL_UART_Init+0x74>
  {
    /* The hardware flow control is available only for USART1, USART2, USART3 and USART6.
       Except for STM32F446xx devices, that is available for USART1, USART2, USART3, USART6, UART4 and UART5.
    */
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	681b      	ldr	r3, [r3, #0]
 800a516:	4a4f      	ldr	r2, [pc, #316]	; (800a654 <HAL_UART_Init+0x15c>)
 800a518:	4293      	cmp	r3, r2
 800a51a:	d00e      	beq.n	800a53a <HAL_UART_Init+0x42>
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	681b      	ldr	r3, [r3, #0]
 800a520:	4a4d      	ldr	r2, [pc, #308]	; (800a658 <HAL_UART_Init+0x160>)
 800a522:	4293      	cmp	r3, r2
 800a524:	d009      	beq.n	800a53a <HAL_UART_Init+0x42>
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	681b      	ldr	r3, [r3, #0]
 800a52a:	4a4c      	ldr	r2, [pc, #304]	; (800a65c <HAL_UART_Init+0x164>)
 800a52c:	4293      	cmp	r3, r2
 800a52e:	d004      	beq.n	800a53a <HAL_UART_Init+0x42>
 800a530:	f240 1173 	movw	r1, #371	; 0x173
 800a534:	484a      	ldr	r0, [pc, #296]	; (800a660 <HAL_UART_Init+0x168>)
 800a536:	f7f8 fcf4 	bl	8002f22 <assert_failed>
    assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	699b      	ldr	r3, [r3, #24]
 800a53e:	2b00      	cmp	r3, #0
 800a540:	d028      	beq.n	800a594 <HAL_UART_Init+0x9c>
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	699b      	ldr	r3, [r3, #24]
 800a546:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a54a:	d023      	beq.n	800a594 <HAL_UART_Init+0x9c>
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	699b      	ldr	r3, [r3, #24]
 800a550:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a554:	d01e      	beq.n	800a594 <HAL_UART_Init+0x9c>
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	699b      	ldr	r3, [r3, #24]
 800a55a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a55e:	d019      	beq.n	800a594 <HAL_UART_Init+0x9c>
 800a560:	f44f 71ba 	mov.w	r1, #372	; 0x174
 800a564:	483e      	ldr	r0, [pc, #248]	; (800a660 <HAL_UART_Init+0x168>)
 800a566:	f7f8 fcdc 	bl	8002f22 <assert_failed>
 800a56a:	e013      	b.n	800a594 <HAL_UART_Init+0x9c>
  }
  else
  {
    assert_param(IS_UART_INSTANCE(huart->Instance));
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	681b      	ldr	r3, [r3, #0]
 800a570:	4a38      	ldr	r2, [pc, #224]	; (800a654 <HAL_UART_Init+0x15c>)
 800a572:	4293      	cmp	r3, r2
 800a574:	d00e      	beq.n	800a594 <HAL_UART_Init+0x9c>
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	681b      	ldr	r3, [r3, #0]
 800a57a:	4a37      	ldr	r2, [pc, #220]	; (800a658 <HAL_UART_Init+0x160>)
 800a57c:	4293      	cmp	r3, r2
 800a57e:	d009      	beq.n	800a594 <HAL_UART_Init+0x9c>
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	681b      	ldr	r3, [r3, #0]
 800a584:	4a35      	ldr	r2, [pc, #212]	; (800a65c <HAL_UART_Init+0x164>)
 800a586:	4293      	cmp	r3, r2
 800a588:	d004      	beq.n	800a594 <HAL_UART_Init+0x9c>
 800a58a:	f44f 71bc 	mov.w	r1, #376	; 0x178
 800a58e:	4834      	ldr	r0, [pc, #208]	; (800a660 <HAL_UART_Init+0x168>)
 800a590:	f7f8 fcc7 	bl	8002f22 <assert_failed>
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	689b      	ldr	r3, [r3, #8]
 800a598:	2b00      	cmp	r3, #0
 800a59a:	d009      	beq.n	800a5b0 <HAL_UART_Init+0xb8>
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	689b      	ldr	r3, [r3, #8]
 800a5a0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a5a4:	d004      	beq.n	800a5b0 <HAL_UART_Init+0xb8>
 800a5a6:	f44f 71bd 	mov.w	r1, #378	; 0x17a
 800a5aa:	482d      	ldr	r0, [pc, #180]	; (800a660 <HAL_UART_Init+0x168>)
 800a5ac:	f7f8 fcb9 	bl	8002f22 <assert_failed>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	69db      	ldr	r3, [r3, #28]
 800a5b4:	2b00      	cmp	r3, #0
 800a5b6:	d009      	beq.n	800a5cc <HAL_UART_Init+0xd4>
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	69db      	ldr	r3, [r3, #28]
 800a5bc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a5c0:	d004      	beq.n	800a5cc <HAL_UART_Init+0xd4>
 800a5c2:	f240 117b 	movw	r1, #379	; 0x17b
 800a5c6:	4826      	ldr	r0, [pc, #152]	; (800a660 <HAL_UART_Init+0x168>)
 800a5c8:	f7f8 fcab 	bl	8002f22 <assert_failed>

  if (huart->gState == HAL_UART_STATE_RESET)
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a5d2:	b2db      	uxtb	r3, r3
 800a5d4:	2b00      	cmp	r3, #0
 800a5d6:	d106      	bne.n	800a5e6 <HAL_UART_Init+0xee>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	2200      	movs	r2, #0
 800a5dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a5e0:	6878      	ldr	r0, [r7, #4]
 800a5e2:	f7f9 f84d 	bl	8003680 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	2224      	movs	r2, #36	; 0x24
 800a5ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	681b      	ldr	r3, [r3, #0]
 800a5f2:	68da      	ldr	r2, [r3, #12]
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	681b      	ldr	r3, [r3, #0]
 800a5f8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a5fc:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800a5fe:	6878      	ldr	r0, [r7, #4]
 800a600:	f000 fe1a 	bl	800b238 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	681b      	ldr	r3, [r3, #0]
 800a608:	691a      	ldr	r2, [r3, #16]
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	681b      	ldr	r3, [r3, #0]
 800a60e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800a612:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	681b      	ldr	r3, [r3, #0]
 800a618:	695a      	ldr	r2, [r3, #20]
 800a61a:	687b      	ldr	r3, [r7, #4]
 800a61c:	681b      	ldr	r3, [r3, #0]
 800a61e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800a622:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800a624:	687b      	ldr	r3, [r7, #4]
 800a626:	681b      	ldr	r3, [r3, #0]
 800a628:	68da      	ldr	r2, [r3, #12]
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	681b      	ldr	r3, [r3, #0]
 800a62e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800a632:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	2200      	movs	r2, #0
 800a638:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	2220      	movs	r2, #32
 800a63e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	2220      	movs	r2, #32
 800a646:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800a64a:	2300      	movs	r3, #0
}
 800a64c:	4618      	mov	r0, r3
 800a64e:	3708      	adds	r7, #8
 800a650:	46bd      	mov	sp, r7
 800a652:	bd80      	pop	{r7, pc}
 800a654:	40011000 	.word	0x40011000
 800a658:	40004400 	.word	0x40004400
 800a65c:	40011400 	.word	0x40011400
 800a660:	08011210 	.word	0x08011210

0800a664 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a664:	b580      	push	{r7, lr}
 800a666:	b08a      	sub	sp, #40	; 0x28
 800a668:	af02      	add	r7, sp, #8
 800a66a:	60f8      	str	r0, [r7, #12]
 800a66c:	60b9      	str	r1, [r7, #8]
 800a66e:	603b      	str	r3, [r7, #0]
 800a670:	4613      	mov	r3, r2
 800a672:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800a674:	2300      	movs	r3, #0
 800a676:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a678:	68fb      	ldr	r3, [r7, #12]
 800a67a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a67e:	b2db      	uxtb	r3, r3
 800a680:	2b20      	cmp	r3, #32
 800a682:	d17c      	bne.n	800a77e <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800a684:	68bb      	ldr	r3, [r7, #8]
 800a686:	2b00      	cmp	r3, #0
 800a688:	d002      	beq.n	800a690 <HAL_UART_Transmit+0x2c>
 800a68a:	88fb      	ldrh	r3, [r7, #6]
 800a68c:	2b00      	cmp	r3, #0
 800a68e:	d101      	bne.n	800a694 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800a690:	2301      	movs	r3, #1
 800a692:	e075      	b.n	800a780 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800a694:	68fb      	ldr	r3, [r7, #12]
 800a696:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a69a:	2b01      	cmp	r3, #1
 800a69c:	d101      	bne.n	800a6a2 <HAL_UART_Transmit+0x3e>
 800a69e:	2302      	movs	r3, #2
 800a6a0:	e06e      	b.n	800a780 <HAL_UART_Transmit+0x11c>
 800a6a2:	68fb      	ldr	r3, [r7, #12]
 800a6a4:	2201      	movs	r2, #1
 800a6a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a6aa:	68fb      	ldr	r3, [r7, #12]
 800a6ac:	2200      	movs	r2, #0
 800a6ae:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a6b0:	68fb      	ldr	r3, [r7, #12]
 800a6b2:	2221      	movs	r2, #33	; 0x21
 800a6b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800a6b8:	f7fa fb7a 	bl	8004db0 <HAL_GetTick>
 800a6bc:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800a6be:	68fb      	ldr	r3, [r7, #12]
 800a6c0:	88fa      	ldrh	r2, [r7, #6]
 800a6c2:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800a6c4:	68fb      	ldr	r3, [r7, #12]
 800a6c6:	88fa      	ldrh	r2, [r7, #6]
 800a6c8:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a6ca:	68fb      	ldr	r3, [r7, #12]
 800a6cc:	689b      	ldr	r3, [r3, #8]
 800a6ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a6d2:	d108      	bne.n	800a6e6 <HAL_UART_Transmit+0x82>
 800a6d4:	68fb      	ldr	r3, [r7, #12]
 800a6d6:	691b      	ldr	r3, [r3, #16]
 800a6d8:	2b00      	cmp	r3, #0
 800a6da:	d104      	bne.n	800a6e6 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800a6dc:	2300      	movs	r3, #0
 800a6de:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800a6e0:	68bb      	ldr	r3, [r7, #8]
 800a6e2:	61bb      	str	r3, [r7, #24]
 800a6e4:	e003      	b.n	800a6ee <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800a6e6:	68bb      	ldr	r3, [r7, #8]
 800a6e8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800a6ea:	2300      	movs	r3, #0
 800a6ec:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800a6ee:	68fb      	ldr	r3, [r7, #12]
 800a6f0:	2200      	movs	r2, #0
 800a6f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800a6f6:	e02a      	b.n	800a74e <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a6f8:	683b      	ldr	r3, [r7, #0]
 800a6fa:	9300      	str	r3, [sp, #0]
 800a6fc:	697b      	ldr	r3, [r7, #20]
 800a6fe:	2200      	movs	r2, #0
 800a700:	2180      	movs	r1, #128	; 0x80
 800a702:	68f8      	ldr	r0, [r7, #12]
 800a704:	f000 fb52 	bl	800adac <UART_WaitOnFlagUntilTimeout>
 800a708:	4603      	mov	r3, r0
 800a70a:	2b00      	cmp	r3, #0
 800a70c:	d001      	beq.n	800a712 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800a70e:	2303      	movs	r3, #3
 800a710:	e036      	b.n	800a780 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800a712:	69fb      	ldr	r3, [r7, #28]
 800a714:	2b00      	cmp	r3, #0
 800a716:	d10b      	bne.n	800a730 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800a718:	69bb      	ldr	r3, [r7, #24]
 800a71a:	881b      	ldrh	r3, [r3, #0]
 800a71c:	461a      	mov	r2, r3
 800a71e:	68fb      	ldr	r3, [r7, #12]
 800a720:	681b      	ldr	r3, [r3, #0]
 800a722:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a726:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800a728:	69bb      	ldr	r3, [r7, #24]
 800a72a:	3302      	adds	r3, #2
 800a72c:	61bb      	str	r3, [r7, #24]
 800a72e:	e007      	b.n	800a740 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800a730:	69fb      	ldr	r3, [r7, #28]
 800a732:	781a      	ldrb	r2, [r3, #0]
 800a734:	68fb      	ldr	r3, [r7, #12]
 800a736:	681b      	ldr	r3, [r3, #0]
 800a738:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800a73a:	69fb      	ldr	r3, [r7, #28]
 800a73c:	3301      	adds	r3, #1
 800a73e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800a740:	68fb      	ldr	r3, [r7, #12]
 800a742:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a744:	b29b      	uxth	r3, r3
 800a746:	3b01      	subs	r3, #1
 800a748:	b29a      	uxth	r2, r3
 800a74a:	68fb      	ldr	r3, [r7, #12]
 800a74c:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800a74e:	68fb      	ldr	r3, [r7, #12]
 800a750:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a752:	b29b      	uxth	r3, r3
 800a754:	2b00      	cmp	r3, #0
 800a756:	d1cf      	bne.n	800a6f8 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800a758:	683b      	ldr	r3, [r7, #0]
 800a75a:	9300      	str	r3, [sp, #0]
 800a75c:	697b      	ldr	r3, [r7, #20]
 800a75e:	2200      	movs	r2, #0
 800a760:	2140      	movs	r1, #64	; 0x40
 800a762:	68f8      	ldr	r0, [r7, #12]
 800a764:	f000 fb22 	bl	800adac <UART_WaitOnFlagUntilTimeout>
 800a768:	4603      	mov	r3, r0
 800a76a:	2b00      	cmp	r3, #0
 800a76c:	d001      	beq.n	800a772 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800a76e:	2303      	movs	r3, #3
 800a770:	e006      	b.n	800a780 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800a772:	68fb      	ldr	r3, [r7, #12]
 800a774:	2220      	movs	r2, #32
 800a776:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800a77a:	2300      	movs	r3, #0
 800a77c:	e000      	b.n	800a780 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800a77e:	2302      	movs	r3, #2
  }
}
 800a780:	4618      	mov	r0, r3
 800a782:	3720      	adds	r7, #32
 800a784:	46bd      	mov	sp, r7
 800a786:	bd80      	pop	{r7, pc}

0800a788 <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a788:	b580      	push	{r7, lr}
 800a78a:	b08c      	sub	sp, #48	; 0x30
 800a78c:	af00      	add	r7, sp, #0
 800a78e:	60f8      	str	r0, [r7, #12]
 800a790:	60b9      	str	r1, [r7, #8]
 800a792:	4613      	mov	r3, r2
 800a794:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800a796:	68fb      	ldr	r3, [r7, #12]
 800a798:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800a79c:	b2db      	uxtb	r3, r3
 800a79e:	2b20      	cmp	r3, #32
 800a7a0:	d152      	bne.n	800a848 <HAL_UARTEx_ReceiveToIdle_IT+0xc0>
  {
    if ((pData == NULL) || (Size == 0U))
 800a7a2:	68bb      	ldr	r3, [r7, #8]
 800a7a4:	2b00      	cmp	r3, #0
 800a7a6:	d002      	beq.n	800a7ae <HAL_UARTEx_ReceiveToIdle_IT+0x26>
 800a7a8:	88fb      	ldrh	r3, [r7, #6]
 800a7aa:	2b00      	cmp	r3, #0
 800a7ac:	d101      	bne.n	800a7b2 <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
    {
      return HAL_ERROR;
 800a7ae:	2301      	movs	r3, #1
 800a7b0:	e04b      	b.n	800a84a <HAL_UARTEx_ReceiveToIdle_IT+0xc2>
    }

    __HAL_LOCK(huart);
 800a7b2:	68fb      	ldr	r3, [r7, #12]
 800a7b4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a7b8:	2b01      	cmp	r3, #1
 800a7ba:	d101      	bne.n	800a7c0 <HAL_UARTEx_ReceiveToIdle_IT+0x38>
 800a7bc:	2302      	movs	r3, #2
 800a7be:	e044      	b.n	800a84a <HAL_UARTEx_ReceiveToIdle_IT+0xc2>
 800a7c0:	68fb      	ldr	r3, [r7, #12]
 800a7c2:	2201      	movs	r2, #1
 800a7c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800a7c8:	68fb      	ldr	r3, [r7, #12]
 800a7ca:	2201      	movs	r2, #1
 800a7cc:	631a      	str	r2, [r3, #48]	; 0x30

    status =  UART_Start_Receive_IT(huart, pData, Size);
 800a7ce:	88fb      	ldrh	r3, [r7, #6]
 800a7d0:	461a      	mov	r2, r3
 800a7d2:	68b9      	ldr	r1, [r7, #8]
 800a7d4:	68f8      	ldr	r0, [r7, #12]
 800a7d6:	f000 fb57 	bl	800ae88 <UART_Start_Receive_IT>
 800a7da:	4603      	mov	r3, r0
 800a7dc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 800a7e0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a7e4:	2b00      	cmp	r3, #0
 800a7e6:	d12c      	bne.n	800a842 <HAL_UARTEx_ReceiveToIdle_IT+0xba>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a7e8:	68fb      	ldr	r3, [r7, #12]
 800a7ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a7ec:	2b01      	cmp	r3, #1
 800a7ee:	d125      	bne.n	800a83c <HAL_UARTEx_ReceiveToIdle_IT+0xb4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 800a7f0:	2300      	movs	r3, #0
 800a7f2:	613b      	str	r3, [r7, #16]
 800a7f4:	68fb      	ldr	r3, [r7, #12]
 800a7f6:	681b      	ldr	r3, [r3, #0]
 800a7f8:	681b      	ldr	r3, [r3, #0]
 800a7fa:	613b      	str	r3, [r7, #16]
 800a7fc:	68fb      	ldr	r3, [r7, #12]
 800a7fe:	681b      	ldr	r3, [r3, #0]
 800a800:	685b      	ldr	r3, [r3, #4]
 800a802:	613b      	str	r3, [r7, #16]
 800a804:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a806:	68fb      	ldr	r3, [r7, #12]
 800a808:	681b      	ldr	r3, [r3, #0]
 800a80a:	330c      	adds	r3, #12
 800a80c:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a80e:	69bb      	ldr	r3, [r7, #24]
 800a810:	e853 3f00 	ldrex	r3, [r3]
 800a814:	617b      	str	r3, [r7, #20]
   return(result);
 800a816:	697b      	ldr	r3, [r7, #20]
 800a818:	f043 0310 	orr.w	r3, r3, #16
 800a81c:	62bb      	str	r3, [r7, #40]	; 0x28
 800a81e:	68fb      	ldr	r3, [r7, #12]
 800a820:	681b      	ldr	r3, [r3, #0]
 800a822:	330c      	adds	r3, #12
 800a824:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a826:	627a      	str	r2, [r7, #36]	; 0x24
 800a828:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a82a:	6a39      	ldr	r1, [r7, #32]
 800a82c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a82e:	e841 2300 	strex	r3, r2, [r1]
 800a832:	61fb      	str	r3, [r7, #28]
   return(result);
 800a834:	69fb      	ldr	r3, [r7, #28]
 800a836:	2b00      	cmp	r3, #0
 800a838:	d1e5      	bne.n	800a806 <HAL_UARTEx_ReceiveToIdle_IT+0x7e>
 800a83a:	e002      	b.n	800a842 <HAL_UARTEx_ReceiveToIdle_IT+0xba>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 800a83c:	2301      	movs	r3, #1
 800a83e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }

    return status;
 800a842:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a846:	e000      	b.n	800a84a <HAL_UARTEx_ReceiveToIdle_IT+0xc2>
  }
  else
  {
    return HAL_BUSY;
 800a848:	2302      	movs	r3, #2
  }
}
 800a84a:	4618      	mov	r0, r3
 800a84c:	3730      	adds	r7, #48	; 0x30
 800a84e:	46bd      	mov	sp, r7
 800a850:	bd80      	pop	{r7, pc}
	...

0800a854 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800a854:	b580      	push	{r7, lr}
 800a856:	b0ba      	sub	sp, #232	; 0xe8
 800a858:	af00      	add	r7, sp, #0
 800a85a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	681b      	ldr	r3, [r3, #0]
 800a860:	681b      	ldr	r3, [r3, #0]
 800a862:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	681b      	ldr	r3, [r3, #0]
 800a86a:	68db      	ldr	r3, [r3, #12]
 800a86c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	681b      	ldr	r3, [r3, #0]
 800a874:	695b      	ldr	r3, [r3, #20]
 800a876:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800a87a:	2300      	movs	r3, #0
 800a87c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800a880:	2300      	movs	r3, #0
 800a882:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800a886:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a88a:	f003 030f 	and.w	r3, r3, #15
 800a88e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800a892:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800a896:	2b00      	cmp	r3, #0
 800a898:	d10f      	bne.n	800a8ba <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800a89a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a89e:	f003 0320 	and.w	r3, r3, #32
 800a8a2:	2b00      	cmp	r3, #0
 800a8a4:	d009      	beq.n	800a8ba <HAL_UART_IRQHandler+0x66>
 800a8a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a8aa:	f003 0320 	and.w	r3, r3, #32
 800a8ae:	2b00      	cmp	r3, #0
 800a8b0:	d003      	beq.n	800a8ba <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800a8b2:	6878      	ldr	r0, [r7, #4]
 800a8b4:	f000 fc05 	bl	800b0c2 <UART_Receive_IT>
      return;
 800a8b8:	e256      	b.n	800ad68 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800a8ba:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800a8be:	2b00      	cmp	r3, #0
 800a8c0:	f000 80de 	beq.w	800aa80 <HAL_UART_IRQHandler+0x22c>
 800a8c4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a8c8:	f003 0301 	and.w	r3, r3, #1
 800a8cc:	2b00      	cmp	r3, #0
 800a8ce:	d106      	bne.n	800a8de <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800a8d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a8d4:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800a8d8:	2b00      	cmp	r3, #0
 800a8da:	f000 80d1 	beq.w	800aa80 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800a8de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a8e2:	f003 0301 	and.w	r3, r3, #1
 800a8e6:	2b00      	cmp	r3, #0
 800a8e8:	d00b      	beq.n	800a902 <HAL_UART_IRQHandler+0xae>
 800a8ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a8ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a8f2:	2b00      	cmp	r3, #0
 800a8f4:	d005      	beq.n	800a902 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a8fa:	f043 0201 	orr.w	r2, r3, #1
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a902:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a906:	f003 0304 	and.w	r3, r3, #4
 800a90a:	2b00      	cmp	r3, #0
 800a90c:	d00b      	beq.n	800a926 <HAL_UART_IRQHandler+0xd2>
 800a90e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a912:	f003 0301 	and.w	r3, r3, #1
 800a916:	2b00      	cmp	r3, #0
 800a918:	d005      	beq.n	800a926 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a91e:	f043 0202 	orr.w	r2, r3, #2
 800a922:	687b      	ldr	r3, [r7, #4]
 800a924:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a926:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a92a:	f003 0302 	and.w	r3, r3, #2
 800a92e:	2b00      	cmp	r3, #0
 800a930:	d00b      	beq.n	800a94a <HAL_UART_IRQHandler+0xf6>
 800a932:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a936:	f003 0301 	and.w	r3, r3, #1
 800a93a:	2b00      	cmp	r3, #0
 800a93c:	d005      	beq.n	800a94a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a93e:	687b      	ldr	r3, [r7, #4]
 800a940:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a942:	f043 0204 	orr.w	r2, r3, #4
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800a94a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a94e:	f003 0308 	and.w	r3, r3, #8
 800a952:	2b00      	cmp	r3, #0
 800a954:	d011      	beq.n	800a97a <HAL_UART_IRQHandler+0x126>
 800a956:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a95a:	f003 0320 	and.w	r3, r3, #32
 800a95e:	2b00      	cmp	r3, #0
 800a960:	d105      	bne.n	800a96e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800a962:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a966:	f003 0301 	and.w	r3, r3, #1
 800a96a:	2b00      	cmp	r3, #0
 800a96c:	d005      	beq.n	800a97a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a96e:	687b      	ldr	r3, [r7, #4]
 800a970:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a972:	f043 0208 	orr.w	r2, r3, #8
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a97a:	687b      	ldr	r3, [r7, #4]
 800a97c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a97e:	2b00      	cmp	r3, #0
 800a980:	f000 81ed 	beq.w	800ad5e <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800a984:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a988:	f003 0320 	and.w	r3, r3, #32
 800a98c:	2b00      	cmp	r3, #0
 800a98e:	d008      	beq.n	800a9a2 <HAL_UART_IRQHandler+0x14e>
 800a990:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a994:	f003 0320 	and.w	r3, r3, #32
 800a998:	2b00      	cmp	r3, #0
 800a99a:	d002      	beq.n	800a9a2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800a99c:	6878      	ldr	r0, [r7, #4]
 800a99e:	f000 fb90 	bl	800b0c2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	681b      	ldr	r3, [r3, #0]
 800a9a6:	695b      	ldr	r3, [r3, #20]
 800a9a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a9ac:	2b40      	cmp	r3, #64	; 0x40
 800a9ae:	bf0c      	ite	eq
 800a9b0:	2301      	moveq	r3, #1
 800a9b2:	2300      	movne	r3, #0
 800a9b4:	b2db      	uxtb	r3, r3
 800a9b6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a9be:	f003 0308 	and.w	r3, r3, #8
 800a9c2:	2b00      	cmp	r3, #0
 800a9c4:	d103      	bne.n	800a9ce <HAL_UART_IRQHandler+0x17a>
 800a9c6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800a9ca:	2b00      	cmp	r3, #0
 800a9cc:	d04f      	beq.n	800aa6e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800a9ce:	6878      	ldr	r0, [r7, #4]
 800a9d0:	f000 fa98 	bl	800af04 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	681b      	ldr	r3, [r3, #0]
 800a9d8:	695b      	ldr	r3, [r3, #20]
 800a9da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a9de:	2b40      	cmp	r3, #64	; 0x40
 800a9e0:	d141      	bne.n	800aa66 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a9e2:	687b      	ldr	r3, [r7, #4]
 800a9e4:	681b      	ldr	r3, [r3, #0]
 800a9e6:	3314      	adds	r3, #20
 800a9e8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a9ec:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800a9f0:	e853 3f00 	ldrex	r3, [r3]
 800a9f4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800a9f8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800a9fc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800aa00:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800aa04:	687b      	ldr	r3, [r7, #4]
 800aa06:	681b      	ldr	r3, [r3, #0]
 800aa08:	3314      	adds	r3, #20
 800aa0a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800aa0e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800aa12:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa16:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800aa1a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800aa1e:	e841 2300 	strex	r3, r2, [r1]
 800aa22:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800aa26:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800aa2a:	2b00      	cmp	r3, #0
 800aa2c:	d1d9      	bne.n	800a9e2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aa32:	2b00      	cmp	r3, #0
 800aa34:	d013      	beq.n	800aa5e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800aa36:	687b      	ldr	r3, [r7, #4]
 800aa38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aa3a:	4a7d      	ldr	r2, [pc, #500]	; (800ac30 <HAL_UART_IRQHandler+0x3dc>)
 800aa3c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800aa3e:	687b      	ldr	r3, [r7, #4]
 800aa40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aa42:	4618      	mov	r0, r3
 800aa44:	f7fb f894 	bl	8005b70 <HAL_DMA_Abort_IT>
 800aa48:	4603      	mov	r3, r0
 800aa4a:	2b00      	cmp	r3, #0
 800aa4c:	d016      	beq.n	800aa7c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800aa4e:	687b      	ldr	r3, [r7, #4]
 800aa50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aa52:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800aa54:	687a      	ldr	r2, [r7, #4]
 800aa56:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800aa58:	4610      	mov	r0, r2
 800aa5a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800aa5c:	e00e      	b.n	800aa7c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800aa5e:	6878      	ldr	r0, [r7, #4]
 800aa60:	f000 f99a 	bl	800ad98 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800aa64:	e00a      	b.n	800aa7c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800aa66:	6878      	ldr	r0, [r7, #4]
 800aa68:	f000 f996 	bl	800ad98 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800aa6c:	e006      	b.n	800aa7c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800aa6e:	6878      	ldr	r0, [r7, #4]
 800aa70:	f000 f992 	bl	800ad98 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800aa74:	687b      	ldr	r3, [r7, #4]
 800aa76:	2200      	movs	r2, #0
 800aa78:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800aa7a:	e170      	b.n	800ad5e <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800aa7c:	bf00      	nop
    return;
 800aa7e:	e16e      	b.n	800ad5e <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aa84:	2b01      	cmp	r3, #1
 800aa86:	f040 814a 	bne.w	800ad1e <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800aa8a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800aa8e:	f003 0310 	and.w	r3, r3, #16
 800aa92:	2b00      	cmp	r3, #0
 800aa94:	f000 8143 	beq.w	800ad1e <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800aa98:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800aa9c:	f003 0310 	and.w	r3, r3, #16
 800aaa0:	2b00      	cmp	r3, #0
 800aaa2:	f000 813c 	beq.w	800ad1e <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800aaa6:	2300      	movs	r3, #0
 800aaa8:	60bb      	str	r3, [r7, #8]
 800aaaa:	687b      	ldr	r3, [r7, #4]
 800aaac:	681b      	ldr	r3, [r3, #0]
 800aaae:	681b      	ldr	r3, [r3, #0]
 800aab0:	60bb      	str	r3, [r7, #8]
 800aab2:	687b      	ldr	r3, [r7, #4]
 800aab4:	681b      	ldr	r3, [r3, #0]
 800aab6:	685b      	ldr	r3, [r3, #4]
 800aab8:	60bb      	str	r3, [r7, #8]
 800aaba:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	681b      	ldr	r3, [r3, #0]
 800aac0:	695b      	ldr	r3, [r3, #20]
 800aac2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aac6:	2b40      	cmp	r3, #64	; 0x40
 800aac8:	f040 80b4 	bne.w	800ac34 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aad0:	681b      	ldr	r3, [r3, #0]
 800aad2:	685b      	ldr	r3, [r3, #4]
 800aad4:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800aad8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800aadc:	2b00      	cmp	r3, #0
 800aade:	f000 8140 	beq.w	800ad62 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800aae6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800aaea:	429a      	cmp	r2, r3
 800aaec:	f080 8139 	bcs.w	800ad62 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800aaf6:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aafc:	69db      	ldr	r3, [r3, #28]
 800aafe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ab02:	f000 8088 	beq.w	800ac16 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	681b      	ldr	r3, [r3, #0]
 800ab0a:	330c      	adds	r3, #12
 800ab0c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab10:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800ab14:	e853 3f00 	ldrex	r3, [r3]
 800ab18:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800ab1c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800ab20:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800ab24:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800ab28:	687b      	ldr	r3, [r7, #4]
 800ab2a:	681b      	ldr	r3, [r3, #0]
 800ab2c:	330c      	adds	r3, #12
 800ab2e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800ab32:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800ab36:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab3a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800ab3e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800ab42:	e841 2300 	strex	r3, r2, [r1]
 800ab46:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800ab4a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800ab4e:	2b00      	cmp	r3, #0
 800ab50:	d1d9      	bne.n	800ab06 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	681b      	ldr	r3, [r3, #0]
 800ab56:	3314      	adds	r3, #20
 800ab58:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab5a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800ab5c:	e853 3f00 	ldrex	r3, [r3]
 800ab60:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800ab62:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800ab64:	f023 0301 	bic.w	r3, r3, #1
 800ab68:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	681b      	ldr	r3, [r3, #0]
 800ab70:	3314      	adds	r3, #20
 800ab72:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800ab76:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800ab7a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab7c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800ab7e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800ab82:	e841 2300 	strex	r3, r2, [r1]
 800ab86:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800ab88:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800ab8a:	2b00      	cmp	r3, #0
 800ab8c:	d1e1      	bne.n	800ab52 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	681b      	ldr	r3, [r3, #0]
 800ab92:	3314      	adds	r3, #20
 800ab94:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab96:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800ab98:	e853 3f00 	ldrex	r3, [r3]
 800ab9c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800ab9e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800aba0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800aba4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800aba8:	687b      	ldr	r3, [r7, #4]
 800abaa:	681b      	ldr	r3, [r3, #0]
 800abac:	3314      	adds	r3, #20
 800abae:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800abb2:	66fa      	str	r2, [r7, #108]	; 0x6c
 800abb4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800abb6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800abb8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800abba:	e841 2300 	strex	r3, r2, [r1]
 800abbe:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800abc0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800abc2:	2b00      	cmp	r3, #0
 800abc4:	d1e3      	bne.n	800ab8e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800abc6:	687b      	ldr	r3, [r7, #4]
 800abc8:	2220      	movs	r2, #32
 800abca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	2200      	movs	r2, #0
 800abd2:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	681b      	ldr	r3, [r3, #0]
 800abd8:	330c      	adds	r3, #12
 800abda:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800abdc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800abde:	e853 3f00 	ldrex	r3, [r3]
 800abe2:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800abe4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800abe6:	f023 0310 	bic.w	r3, r3, #16
 800abea:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800abee:	687b      	ldr	r3, [r7, #4]
 800abf0:	681b      	ldr	r3, [r3, #0]
 800abf2:	330c      	adds	r3, #12
 800abf4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800abf8:	65ba      	str	r2, [r7, #88]	; 0x58
 800abfa:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800abfc:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800abfe:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800ac00:	e841 2300 	strex	r3, r2, [r1]
 800ac04:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800ac06:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ac08:	2b00      	cmp	r3, #0
 800ac0a:	d1e3      	bne.n	800abd4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800ac0c:	687b      	ldr	r3, [r7, #4]
 800ac0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ac10:	4618      	mov	r0, r3
 800ac12:	f7fa ff3d 	bl	8005a90 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800ac1a:	687b      	ldr	r3, [r7, #4]
 800ac1c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800ac1e:	b29b      	uxth	r3, r3
 800ac20:	1ad3      	subs	r3, r2, r3
 800ac22:	b29b      	uxth	r3, r3
 800ac24:	4619      	mov	r1, r3
 800ac26:	6878      	ldr	r0, [r7, #4]
 800ac28:	f7f7 fd4e 	bl	80026c8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800ac2c:	e099      	b.n	800ad62 <HAL_UART_IRQHandler+0x50e>
 800ac2e:	bf00      	nop
 800ac30:	0800afcb 	.word	0x0800afcb
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800ac3c:	b29b      	uxth	r3, r3
 800ac3e:	1ad3      	subs	r3, r2, r3
 800ac40:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800ac44:	687b      	ldr	r3, [r7, #4]
 800ac46:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800ac48:	b29b      	uxth	r3, r3
 800ac4a:	2b00      	cmp	r3, #0
 800ac4c:	f000 808b 	beq.w	800ad66 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 800ac50:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800ac54:	2b00      	cmp	r3, #0
 800ac56:	f000 8086 	beq.w	800ad66 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	681b      	ldr	r3, [r3, #0]
 800ac5e:	330c      	adds	r3, #12
 800ac60:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ac64:	e853 3f00 	ldrex	r3, [r3]
 800ac68:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800ac6a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ac6c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800ac70:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800ac74:	687b      	ldr	r3, [r7, #4]
 800ac76:	681b      	ldr	r3, [r3, #0]
 800ac78:	330c      	adds	r3, #12
 800ac7a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800ac7e:	647a      	str	r2, [r7, #68]	; 0x44
 800ac80:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac82:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800ac84:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800ac86:	e841 2300 	strex	r3, r2, [r1]
 800ac8a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800ac8c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ac8e:	2b00      	cmp	r3, #0
 800ac90:	d1e3      	bne.n	800ac5a <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	681b      	ldr	r3, [r3, #0]
 800ac96:	3314      	adds	r3, #20
 800ac98:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac9c:	e853 3f00 	ldrex	r3, [r3]
 800aca0:	623b      	str	r3, [r7, #32]
   return(result);
 800aca2:	6a3b      	ldr	r3, [r7, #32]
 800aca4:	f023 0301 	bic.w	r3, r3, #1
 800aca8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800acac:	687b      	ldr	r3, [r7, #4]
 800acae:	681b      	ldr	r3, [r3, #0]
 800acb0:	3314      	adds	r3, #20
 800acb2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800acb6:	633a      	str	r2, [r7, #48]	; 0x30
 800acb8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800acba:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800acbc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800acbe:	e841 2300 	strex	r3, r2, [r1]
 800acc2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800acc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800acc6:	2b00      	cmp	r3, #0
 800acc8:	d1e3      	bne.n	800ac92 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	2220      	movs	r2, #32
 800acce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800acd2:	687b      	ldr	r3, [r7, #4]
 800acd4:	2200      	movs	r2, #0
 800acd6:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800acd8:	687b      	ldr	r3, [r7, #4]
 800acda:	681b      	ldr	r3, [r3, #0]
 800acdc:	330c      	adds	r3, #12
 800acde:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ace0:	693b      	ldr	r3, [r7, #16]
 800ace2:	e853 3f00 	ldrex	r3, [r3]
 800ace6:	60fb      	str	r3, [r7, #12]
   return(result);
 800ace8:	68fb      	ldr	r3, [r7, #12]
 800acea:	f023 0310 	bic.w	r3, r3, #16
 800acee:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	681b      	ldr	r3, [r3, #0]
 800acf6:	330c      	adds	r3, #12
 800acf8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800acfc:	61fa      	str	r2, [r7, #28]
 800acfe:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad00:	69b9      	ldr	r1, [r7, #24]
 800ad02:	69fa      	ldr	r2, [r7, #28]
 800ad04:	e841 2300 	strex	r3, r2, [r1]
 800ad08:	617b      	str	r3, [r7, #20]
   return(result);
 800ad0a:	697b      	ldr	r3, [r7, #20]
 800ad0c:	2b00      	cmp	r3, #0
 800ad0e:	d1e3      	bne.n	800acd8 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800ad10:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800ad14:	4619      	mov	r1, r3
 800ad16:	6878      	ldr	r0, [r7, #4]
 800ad18:	f7f7 fcd6 	bl	80026c8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800ad1c:	e023      	b.n	800ad66 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800ad1e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ad22:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ad26:	2b00      	cmp	r3, #0
 800ad28:	d009      	beq.n	800ad3e <HAL_UART_IRQHandler+0x4ea>
 800ad2a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ad2e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ad32:	2b00      	cmp	r3, #0
 800ad34:	d003      	beq.n	800ad3e <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800ad36:	6878      	ldr	r0, [r7, #4]
 800ad38:	f000 f95b 	bl	800aff2 <UART_Transmit_IT>
    return;
 800ad3c:	e014      	b.n	800ad68 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800ad3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ad42:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ad46:	2b00      	cmp	r3, #0
 800ad48:	d00e      	beq.n	800ad68 <HAL_UART_IRQHandler+0x514>
 800ad4a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ad4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ad52:	2b00      	cmp	r3, #0
 800ad54:	d008      	beq.n	800ad68 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800ad56:	6878      	ldr	r0, [r7, #4]
 800ad58:	f000 f99b 	bl	800b092 <UART_EndTransmit_IT>
    return;
 800ad5c:	e004      	b.n	800ad68 <HAL_UART_IRQHandler+0x514>
    return;
 800ad5e:	bf00      	nop
 800ad60:	e002      	b.n	800ad68 <HAL_UART_IRQHandler+0x514>
      return;
 800ad62:	bf00      	nop
 800ad64:	e000      	b.n	800ad68 <HAL_UART_IRQHandler+0x514>
      return;
 800ad66:	bf00      	nop
  }
}
 800ad68:	37e8      	adds	r7, #232	; 0xe8
 800ad6a:	46bd      	mov	sp, r7
 800ad6c:	bd80      	pop	{r7, pc}
 800ad6e:	bf00      	nop

0800ad70 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800ad70:	b480      	push	{r7}
 800ad72:	b083      	sub	sp, #12
 800ad74:	af00      	add	r7, sp, #0
 800ad76:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800ad78:	bf00      	nop
 800ad7a:	370c      	adds	r7, #12
 800ad7c:	46bd      	mov	sp, r7
 800ad7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad82:	4770      	bx	lr

0800ad84 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800ad84:	b480      	push	{r7}
 800ad86:	b083      	sub	sp, #12
 800ad88:	af00      	add	r7, sp, #0
 800ad8a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800ad8c:	bf00      	nop
 800ad8e:	370c      	adds	r7, #12
 800ad90:	46bd      	mov	sp, r7
 800ad92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad96:	4770      	bx	lr

0800ad98 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800ad98:	b480      	push	{r7}
 800ad9a:	b083      	sub	sp, #12
 800ad9c:	af00      	add	r7, sp, #0
 800ad9e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800ada0:	bf00      	nop
 800ada2:	370c      	adds	r7, #12
 800ada4:	46bd      	mov	sp, r7
 800ada6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adaa:	4770      	bx	lr

0800adac <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800adac:	b580      	push	{r7, lr}
 800adae:	b090      	sub	sp, #64	; 0x40
 800adb0:	af00      	add	r7, sp, #0
 800adb2:	60f8      	str	r0, [r7, #12]
 800adb4:	60b9      	str	r1, [r7, #8]
 800adb6:	603b      	str	r3, [r7, #0]
 800adb8:	4613      	mov	r3, r2
 800adba:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800adbc:	e050      	b.n	800ae60 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800adbe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800adc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800adc4:	d04c      	beq.n	800ae60 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800adc6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800adc8:	2b00      	cmp	r3, #0
 800adca:	d007      	beq.n	800addc <UART_WaitOnFlagUntilTimeout+0x30>
 800adcc:	f7f9 fff0 	bl	8004db0 <HAL_GetTick>
 800add0:	4602      	mov	r2, r0
 800add2:	683b      	ldr	r3, [r7, #0]
 800add4:	1ad3      	subs	r3, r2, r3
 800add6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800add8:	429a      	cmp	r2, r3
 800adda:	d241      	bcs.n	800ae60 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800addc:	68fb      	ldr	r3, [r7, #12]
 800adde:	681b      	ldr	r3, [r3, #0]
 800ade0:	330c      	adds	r3, #12
 800ade2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ade4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ade6:	e853 3f00 	ldrex	r3, [r3]
 800adea:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800adec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800adee:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800adf2:	63fb      	str	r3, [r7, #60]	; 0x3c
 800adf4:	68fb      	ldr	r3, [r7, #12]
 800adf6:	681b      	ldr	r3, [r3, #0]
 800adf8:	330c      	adds	r3, #12
 800adfa:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800adfc:	637a      	str	r2, [r7, #52]	; 0x34
 800adfe:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae00:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800ae02:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800ae04:	e841 2300 	strex	r3, r2, [r1]
 800ae08:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800ae0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ae0c:	2b00      	cmp	r3, #0
 800ae0e:	d1e5      	bne.n	800addc <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ae10:	68fb      	ldr	r3, [r7, #12]
 800ae12:	681b      	ldr	r3, [r3, #0]
 800ae14:	3314      	adds	r3, #20
 800ae16:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae18:	697b      	ldr	r3, [r7, #20]
 800ae1a:	e853 3f00 	ldrex	r3, [r3]
 800ae1e:	613b      	str	r3, [r7, #16]
   return(result);
 800ae20:	693b      	ldr	r3, [r7, #16]
 800ae22:	f023 0301 	bic.w	r3, r3, #1
 800ae26:	63bb      	str	r3, [r7, #56]	; 0x38
 800ae28:	68fb      	ldr	r3, [r7, #12]
 800ae2a:	681b      	ldr	r3, [r3, #0]
 800ae2c:	3314      	adds	r3, #20
 800ae2e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ae30:	623a      	str	r2, [r7, #32]
 800ae32:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae34:	69f9      	ldr	r1, [r7, #28]
 800ae36:	6a3a      	ldr	r2, [r7, #32]
 800ae38:	e841 2300 	strex	r3, r2, [r1]
 800ae3c:	61bb      	str	r3, [r7, #24]
   return(result);
 800ae3e:	69bb      	ldr	r3, [r7, #24]
 800ae40:	2b00      	cmp	r3, #0
 800ae42:	d1e5      	bne.n	800ae10 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800ae44:	68fb      	ldr	r3, [r7, #12]
 800ae46:	2220      	movs	r2, #32
 800ae48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800ae4c:	68fb      	ldr	r3, [r7, #12]
 800ae4e:	2220      	movs	r2, #32
 800ae50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800ae54:	68fb      	ldr	r3, [r7, #12]
 800ae56:	2200      	movs	r2, #0
 800ae58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800ae5c:	2303      	movs	r3, #3
 800ae5e:	e00f      	b.n	800ae80 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ae60:	68fb      	ldr	r3, [r7, #12]
 800ae62:	681b      	ldr	r3, [r3, #0]
 800ae64:	681a      	ldr	r2, [r3, #0]
 800ae66:	68bb      	ldr	r3, [r7, #8]
 800ae68:	4013      	ands	r3, r2
 800ae6a:	68ba      	ldr	r2, [r7, #8]
 800ae6c:	429a      	cmp	r2, r3
 800ae6e:	bf0c      	ite	eq
 800ae70:	2301      	moveq	r3, #1
 800ae72:	2300      	movne	r3, #0
 800ae74:	b2db      	uxtb	r3, r3
 800ae76:	461a      	mov	r2, r3
 800ae78:	79fb      	ldrb	r3, [r7, #7]
 800ae7a:	429a      	cmp	r2, r3
 800ae7c:	d09f      	beq.n	800adbe <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800ae7e:	2300      	movs	r3, #0
}
 800ae80:	4618      	mov	r0, r3
 800ae82:	3740      	adds	r7, #64	; 0x40
 800ae84:	46bd      	mov	sp, r7
 800ae86:	bd80      	pop	{r7, pc}

0800ae88 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800ae88:	b480      	push	{r7}
 800ae8a:	b085      	sub	sp, #20
 800ae8c:	af00      	add	r7, sp, #0
 800ae8e:	60f8      	str	r0, [r7, #12]
 800ae90:	60b9      	str	r1, [r7, #8]
 800ae92:	4613      	mov	r3, r2
 800ae94:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800ae96:	68fb      	ldr	r3, [r7, #12]
 800ae98:	68ba      	ldr	r2, [r7, #8]
 800ae9a:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800ae9c:	68fb      	ldr	r3, [r7, #12]
 800ae9e:	88fa      	ldrh	r2, [r7, #6]
 800aea0:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800aea2:	68fb      	ldr	r3, [r7, #12]
 800aea4:	88fa      	ldrh	r2, [r7, #6]
 800aea6:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800aea8:	68fb      	ldr	r3, [r7, #12]
 800aeaa:	2200      	movs	r2, #0
 800aeac:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800aeae:	68fb      	ldr	r3, [r7, #12]
 800aeb0:	2222      	movs	r2, #34	; 0x22
 800aeb2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800aeb6:	68fb      	ldr	r3, [r7, #12]
 800aeb8:	2200      	movs	r2, #0
 800aeba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800aebe:	68fb      	ldr	r3, [r7, #12]
 800aec0:	691b      	ldr	r3, [r3, #16]
 800aec2:	2b00      	cmp	r3, #0
 800aec4:	d007      	beq.n	800aed6 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800aec6:	68fb      	ldr	r3, [r7, #12]
 800aec8:	681b      	ldr	r3, [r3, #0]
 800aeca:	68da      	ldr	r2, [r3, #12]
 800aecc:	68fb      	ldr	r3, [r7, #12]
 800aece:	681b      	ldr	r3, [r3, #0]
 800aed0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800aed4:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800aed6:	68fb      	ldr	r3, [r7, #12]
 800aed8:	681b      	ldr	r3, [r3, #0]
 800aeda:	695a      	ldr	r2, [r3, #20]
 800aedc:	68fb      	ldr	r3, [r7, #12]
 800aede:	681b      	ldr	r3, [r3, #0]
 800aee0:	f042 0201 	orr.w	r2, r2, #1
 800aee4:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800aee6:	68fb      	ldr	r3, [r7, #12]
 800aee8:	681b      	ldr	r3, [r3, #0]
 800aeea:	68da      	ldr	r2, [r3, #12]
 800aeec:	68fb      	ldr	r3, [r7, #12]
 800aeee:	681b      	ldr	r3, [r3, #0]
 800aef0:	f042 0220 	orr.w	r2, r2, #32
 800aef4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800aef6:	2300      	movs	r3, #0
}
 800aef8:	4618      	mov	r0, r3
 800aefa:	3714      	adds	r7, #20
 800aefc:	46bd      	mov	sp, r7
 800aefe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af02:	4770      	bx	lr

0800af04 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800af04:	b480      	push	{r7}
 800af06:	b095      	sub	sp, #84	; 0x54
 800af08:	af00      	add	r7, sp, #0
 800af0a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800af0c:	687b      	ldr	r3, [r7, #4]
 800af0e:	681b      	ldr	r3, [r3, #0]
 800af10:	330c      	adds	r3, #12
 800af12:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af14:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800af16:	e853 3f00 	ldrex	r3, [r3]
 800af1a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800af1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800af1e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800af22:	64fb      	str	r3, [r7, #76]	; 0x4c
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	681b      	ldr	r3, [r3, #0]
 800af28:	330c      	adds	r3, #12
 800af2a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800af2c:	643a      	str	r2, [r7, #64]	; 0x40
 800af2e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af30:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800af32:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800af34:	e841 2300 	strex	r3, r2, [r1]
 800af38:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800af3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af3c:	2b00      	cmp	r3, #0
 800af3e:	d1e5      	bne.n	800af0c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	681b      	ldr	r3, [r3, #0]
 800af44:	3314      	adds	r3, #20
 800af46:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af48:	6a3b      	ldr	r3, [r7, #32]
 800af4a:	e853 3f00 	ldrex	r3, [r3]
 800af4e:	61fb      	str	r3, [r7, #28]
   return(result);
 800af50:	69fb      	ldr	r3, [r7, #28]
 800af52:	f023 0301 	bic.w	r3, r3, #1
 800af56:	64bb      	str	r3, [r7, #72]	; 0x48
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	681b      	ldr	r3, [r3, #0]
 800af5c:	3314      	adds	r3, #20
 800af5e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800af60:	62fa      	str	r2, [r7, #44]	; 0x2c
 800af62:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af64:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800af66:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800af68:	e841 2300 	strex	r3, r2, [r1]
 800af6c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800af6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af70:	2b00      	cmp	r3, #0
 800af72:	d1e5      	bne.n	800af40 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800af78:	2b01      	cmp	r3, #1
 800af7a:	d119      	bne.n	800afb0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800af7c:	687b      	ldr	r3, [r7, #4]
 800af7e:	681b      	ldr	r3, [r3, #0]
 800af80:	330c      	adds	r3, #12
 800af82:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af84:	68fb      	ldr	r3, [r7, #12]
 800af86:	e853 3f00 	ldrex	r3, [r3]
 800af8a:	60bb      	str	r3, [r7, #8]
   return(result);
 800af8c:	68bb      	ldr	r3, [r7, #8]
 800af8e:	f023 0310 	bic.w	r3, r3, #16
 800af92:	647b      	str	r3, [r7, #68]	; 0x44
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	681b      	ldr	r3, [r3, #0]
 800af98:	330c      	adds	r3, #12
 800af9a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800af9c:	61ba      	str	r2, [r7, #24]
 800af9e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800afa0:	6979      	ldr	r1, [r7, #20]
 800afa2:	69ba      	ldr	r2, [r7, #24]
 800afa4:	e841 2300 	strex	r3, r2, [r1]
 800afa8:	613b      	str	r3, [r7, #16]
   return(result);
 800afaa:	693b      	ldr	r3, [r7, #16]
 800afac:	2b00      	cmp	r3, #0
 800afae:	d1e5      	bne.n	800af7c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800afb0:	687b      	ldr	r3, [r7, #4]
 800afb2:	2220      	movs	r2, #32
 800afb4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800afb8:	687b      	ldr	r3, [r7, #4]
 800afba:	2200      	movs	r2, #0
 800afbc:	631a      	str	r2, [r3, #48]	; 0x30
}
 800afbe:	bf00      	nop
 800afc0:	3754      	adds	r7, #84	; 0x54
 800afc2:	46bd      	mov	sp, r7
 800afc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afc8:	4770      	bx	lr

0800afca <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800afca:	b580      	push	{r7, lr}
 800afcc:	b084      	sub	sp, #16
 800afce:	af00      	add	r7, sp, #0
 800afd0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800afd2:	687b      	ldr	r3, [r7, #4]
 800afd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800afd6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800afd8:	68fb      	ldr	r3, [r7, #12]
 800afda:	2200      	movs	r2, #0
 800afdc:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800afde:	68fb      	ldr	r3, [r7, #12]
 800afe0:	2200      	movs	r2, #0
 800afe2:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800afe4:	68f8      	ldr	r0, [r7, #12]
 800afe6:	f7ff fed7 	bl	800ad98 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800afea:	bf00      	nop
 800afec:	3710      	adds	r7, #16
 800afee:	46bd      	mov	sp, r7
 800aff0:	bd80      	pop	{r7, pc}

0800aff2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800aff2:	b480      	push	{r7}
 800aff4:	b085      	sub	sp, #20
 800aff6:	af00      	add	r7, sp, #0
 800aff8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b000:	b2db      	uxtb	r3, r3
 800b002:	2b21      	cmp	r3, #33	; 0x21
 800b004:	d13e      	bne.n	800b084 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b006:	687b      	ldr	r3, [r7, #4]
 800b008:	689b      	ldr	r3, [r3, #8]
 800b00a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b00e:	d114      	bne.n	800b03a <UART_Transmit_IT+0x48>
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	691b      	ldr	r3, [r3, #16]
 800b014:	2b00      	cmp	r3, #0
 800b016:	d110      	bne.n	800b03a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800b018:	687b      	ldr	r3, [r7, #4]
 800b01a:	6a1b      	ldr	r3, [r3, #32]
 800b01c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800b01e:	68fb      	ldr	r3, [r7, #12]
 800b020:	881b      	ldrh	r3, [r3, #0]
 800b022:	461a      	mov	r2, r3
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	681b      	ldr	r3, [r3, #0]
 800b028:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b02c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	6a1b      	ldr	r3, [r3, #32]
 800b032:	1c9a      	adds	r2, r3, #2
 800b034:	687b      	ldr	r3, [r7, #4]
 800b036:	621a      	str	r2, [r3, #32]
 800b038:	e008      	b.n	800b04c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800b03a:	687b      	ldr	r3, [r7, #4]
 800b03c:	6a1b      	ldr	r3, [r3, #32]
 800b03e:	1c59      	adds	r1, r3, #1
 800b040:	687a      	ldr	r2, [r7, #4]
 800b042:	6211      	str	r1, [r2, #32]
 800b044:	781a      	ldrb	r2, [r3, #0]
 800b046:	687b      	ldr	r3, [r7, #4]
 800b048:	681b      	ldr	r3, [r3, #0]
 800b04a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800b050:	b29b      	uxth	r3, r3
 800b052:	3b01      	subs	r3, #1
 800b054:	b29b      	uxth	r3, r3
 800b056:	687a      	ldr	r2, [r7, #4]
 800b058:	4619      	mov	r1, r3
 800b05a:	84d1      	strh	r1, [r2, #38]	; 0x26
 800b05c:	2b00      	cmp	r3, #0
 800b05e:	d10f      	bne.n	800b080 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	681b      	ldr	r3, [r3, #0]
 800b064:	68da      	ldr	r2, [r3, #12]
 800b066:	687b      	ldr	r3, [r7, #4]
 800b068:	681b      	ldr	r3, [r3, #0]
 800b06a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800b06e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800b070:	687b      	ldr	r3, [r7, #4]
 800b072:	681b      	ldr	r3, [r3, #0]
 800b074:	68da      	ldr	r2, [r3, #12]
 800b076:	687b      	ldr	r3, [r7, #4]
 800b078:	681b      	ldr	r3, [r3, #0]
 800b07a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b07e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800b080:	2300      	movs	r3, #0
 800b082:	e000      	b.n	800b086 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800b084:	2302      	movs	r3, #2
  }
}
 800b086:	4618      	mov	r0, r3
 800b088:	3714      	adds	r7, #20
 800b08a:	46bd      	mov	sp, r7
 800b08c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b090:	4770      	bx	lr

0800b092 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800b092:	b580      	push	{r7, lr}
 800b094:	b082      	sub	sp, #8
 800b096:	af00      	add	r7, sp, #0
 800b098:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800b09a:	687b      	ldr	r3, [r7, #4]
 800b09c:	681b      	ldr	r3, [r3, #0]
 800b09e:	68da      	ldr	r2, [r3, #12]
 800b0a0:	687b      	ldr	r3, [r7, #4]
 800b0a2:	681b      	ldr	r3, [r3, #0]
 800b0a4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b0a8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b0aa:	687b      	ldr	r3, [r7, #4]
 800b0ac:	2220      	movs	r2, #32
 800b0ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800b0b2:	6878      	ldr	r0, [r7, #4]
 800b0b4:	f7ff fe5c 	bl	800ad70 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800b0b8:	2300      	movs	r3, #0
}
 800b0ba:	4618      	mov	r0, r3
 800b0bc:	3708      	adds	r7, #8
 800b0be:	46bd      	mov	sp, r7
 800b0c0:	bd80      	pop	{r7, pc}

0800b0c2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800b0c2:	b580      	push	{r7, lr}
 800b0c4:	b08c      	sub	sp, #48	; 0x30
 800b0c6:	af00      	add	r7, sp, #0
 800b0c8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800b0ca:	687b      	ldr	r3, [r7, #4]
 800b0cc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800b0d0:	b2db      	uxtb	r3, r3
 800b0d2:	2b22      	cmp	r3, #34	; 0x22
 800b0d4:	f040 80ab 	bne.w	800b22e <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	689b      	ldr	r3, [r3, #8]
 800b0dc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b0e0:	d117      	bne.n	800b112 <UART_Receive_IT+0x50>
 800b0e2:	687b      	ldr	r3, [r7, #4]
 800b0e4:	691b      	ldr	r3, [r3, #16]
 800b0e6:	2b00      	cmp	r3, #0
 800b0e8:	d113      	bne.n	800b112 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800b0ea:	2300      	movs	r3, #0
 800b0ec:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800b0ee:	687b      	ldr	r3, [r7, #4]
 800b0f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b0f2:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800b0f4:	687b      	ldr	r3, [r7, #4]
 800b0f6:	681b      	ldr	r3, [r3, #0]
 800b0f8:	685b      	ldr	r3, [r3, #4]
 800b0fa:	b29b      	uxth	r3, r3
 800b0fc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b100:	b29a      	uxth	r2, r3
 800b102:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b104:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800b106:	687b      	ldr	r3, [r7, #4]
 800b108:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b10a:	1c9a      	adds	r2, r3, #2
 800b10c:	687b      	ldr	r3, [r7, #4]
 800b10e:	629a      	str	r2, [r3, #40]	; 0x28
 800b110:	e026      	b.n	800b160 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b116:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800b118:	2300      	movs	r3, #0
 800b11a:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800b11c:	687b      	ldr	r3, [r7, #4]
 800b11e:	689b      	ldr	r3, [r3, #8]
 800b120:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b124:	d007      	beq.n	800b136 <UART_Receive_IT+0x74>
 800b126:	687b      	ldr	r3, [r7, #4]
 800b128:	689b      	ldr	r3, [r3, #8]
 800b12a:	2b00      	cmp	r3, #0
 800b12c:	d10a      	bne.n	800b144 <UART_Receive_IT+0x82>
 800b12e:	687b      	ldr	r3, [r7, #4]
 800b130:	691b      	ldr	r3, [r3, #16]
 800b132:	2b00      	cmp	r3, #0
 800b134:	d106      	bne.n	800b144 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800b136:	687b      	ldr	r3, [r7, #4]
 800b138:	681b      	ldr	r3, [r3, #0]
 800b13a:	685b      	ldr	r3, [r3, #4]
 800b13c:	b2da      	uxtb	r2, r3
 800b13e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b140:	701a      	strb	r2, [r3, #0]
 800b142:	e008      	b.n	800b156 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800b144:	687b      	ldr	r3, [r7, #4]
 800b146:	681b      	ldr	r3, [r3, #0]
 800b148:	685b      	ldr	r3, [r3, #4]
 800b14a:	b2db      	uxtb	r3, r3
 800b14c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b150:	b2da      	uxtb	r2, r3
 800b152:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b154:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800b156:	687b      	ldr	r3, [r7, #4]
 800b158:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b15a:	1c5a      	adds	r2, r3, #1
 800b15c:	687b      	ldr	r3, [r7, #4]
 800b15e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800b160:	687b      	ldr	r3, [r7, #4]
 800b162:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800b164:	b29b      	uxth	r3, r3
 800b166:	3b01      	subs	r3, #1
 800b168:	b29b      	uxth	r3, r3
 800b16a:	687a      	ldr	r2, [r7, #4]
 800b16c:	4619      	mov	r1, r3
 800b16e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800b170:	2b00      	cmp	r3, #0
 800b172:	d15a      	bne.n	800b22a <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800b174:	687b      	ldr	r3, [r7, #4]
 800b176:	681b      	ldr	r3, [r3, #0]
 800b178:	68da      	ldr	r2, [r3, #12]
 800b17a:	687b      	ldr	r3, [r7, #4]
 800b17c:	681b      	ldr	r3, [r3, #0]
 800b17e:	f022 0220 	bic.w	r2, r2, #32
 800b182:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	681b      	ldr	r3, [r3, #0]
 800b188:	68da      	ldr	r2, [r3, #12]
 800b18a:	687b      	ldr	r3, [r7, #4]
 800b18c:	681b      	ldr	r3, [r3, #0]
 800b18e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800b192:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800b194:	687b      	ldr	r3, [r7, #4]
 800b196:	681b      	ldr	r3, [r3, #0]
 800b198:	695a      	ldr	r2, [r3, #20]
 800b19a:	687b      	ldr	r3, [r7, #4]
 800b19c:	681b      	ldr	r3, [r3, #0]
 800b19e:	f022 0201 	bic.w	r2, r2, #1
 800b1a2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	2220      	movs	r2, #32
 800b1a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b1ac:	687b      	ldr	r3, [r7, #4]
 800b1ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b1b0:	2b01      	cmp	r3, #1
 800b1b2:	d135      	bne.n	800b220 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	2200      	movs	r2, #0
 800b1b8:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b1ba:	687b      	ldr	r3, [r7, #4]
 800b1bc:	681b      	ldr	r3, [r3, #0]
 800b1be:	330c      	adds	r3, #12
 800b1c0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b1c2:	697b      	ldr	r3, [r7, #20]
 800b1c4:	e853 3f00 	ldrex	r3, [r3]
 800b1c8:	613b      	str	r3, [r7, #16]
   return(result);
 800b1ca:	693b      	ldr	r3, [r7, #16]
 800b1cc:	f023 0310 	bic.w	r3, r3, #16
 800b1d0:	627b      	str	r3, [r7, #36]	; 0x24
 800b1d2:	687b      	ldr	r3, [r7, #4]
 800b1d4:	681b      	ldr	r3, [r3, #0]
 800b1d6:	330c      	adds	r3, #12
 800b1d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b1da:	623a      	str	r2, [r7, #32]
 800b1dc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b1de:	69f9      	ldr	r1, [r7, #28]
 800b1e0:	6a3a      	ldr	r2, [r7, #32]
 800b1e2:	e841 2300 	strex	r3, r2, [r1]
 800b1e6:	61bb      	str	r3, [r7, #24]
   return(result);
 800b1e8:	69bb      	ldr	r3, [r7, #24]
 800b1ea:	2b00      	cmp	r3, #0
 800b1ec:	d1e5      	bne.n	800b1ba <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800b1ee:	687b      	ldr	r3, [r7, #4]
 800b1f0:	681b      	ldr	r3, [r3, #0]
 800b1f2:	681b      	ldr	r3, [r3, #0]
 800b1f4:	f003 0310 	and.w	r3, r3, #16
 800b1f8:	2b10      	cmp	r3, #16
 800b1fa:	d10a      	bne.n	800b212 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800b1fc:	2300      	movs	r3, #0
 800b1fe:	60fb      	str	r3, [r7, #12]
 800b200:	687b      	ldr	r3, [r7, #4]
 800b202:	681b      	ldr	r3, [r3, #0]
 800b204:	681b      	ldr	r3, [r3, #0]
 800b206:	60fb      	str	r3, [r7, #12]
 800b208:	687b      	ldr	r3, [r7, #4]
 800b20a:	681b      	ldr	r3, [r3, #0]
 800b20c:	685b      	ldr	r3, [r3, #4]
 800b20e:	60fb      	str	r3, [r7, #12]
 800b210:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b212:	687b      	ldr	r3, [r7, #4]
 800b214:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800b216:	4619      	mov	r1, r3
 800b218:	6878      	ldr	r0, [r7, #4]
 800b21a:	f7f7 fa55 	bl	80026c8 <HAL_UARTEx_RxEventCallback>
 800b21e:	e002      	b.n	800b226 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800b220:	6878      	ldr	r0, [r7, #4]
 800b222:	f7ff fdaf 	bl	800ad84 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800b226:	2300      	movs	r3, #0
 800b228:	e002      	b.n	800b230 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800b22a:	2300      	movs	r3, #0
 800b22c:	e000      	b.n	800b230 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800b22e:	2302      	movs	r3, #2
  }
}
 800b230:	4618      	mov	r0, r3
 800b232:	3730      	adds	r7, #48	; 0x30
 800b234:	46bd      	mov	sp, r7
 800b236:	bd80      	pop	{r7, pc}

0800b238 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b238:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b23c:	b0c0      	sub	sp, #256	; 0x100
 800b23e:	af00      	add	r7, sp, #0
 800b240:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  uint32_t tmpreg;
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 800b244:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b248:	685a      	ldr	r2, [r3, #4]
 800b24a:	4bcf      	ldr	r3, [pc, #828]	; (800b588 <UART_SetConfig+0x350>)
 800b24c:	429a      	cmp	r2, r3
 800b24e:	d904      	bls.n	800b25a <UART_SetConfig+0x22>
 800b250:	f640 6161 	movw	r1, #3681	; 0xe61
 800b254:	48cd      	ldr	r0, [pc, #820]	; (800b58c <UART_SetConfig+0x354>)
 800b256:	f7f7 fe64 	bl	8002f22 <assert_failed>
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 800b25a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b25e:	68db      	ldr	r3, [r3, #12]
 800b260:	2b00      	cmp	r3, #0
 800b262:	d00a      	beq.n	800b27a <UART_SetConfig+0x42>
 800b264:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b268:	68db      	ldr	r3, [r3, #12]
 800b26a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b26e:	d004      	beq.n	800b27a <UART_SetConfig+0x42>
 800b270:	f640 6162 	movw	r1, #3682	; 0xe62
 800b274:	48c5      	ldr	r0, [pc, #788]	; (800b58c <UART_SetConfig+0x354>)
 800b276:	f7f7 fe54 	bl	8002f22 <assert_failed>
  assert_param(IS_UART_PARITY(huart->Init.Parity));
 800b27a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b27e:	691b      	ldr	r3, [r3, #16]
 800b280:	2b00      	cmp	r3, #0
 800b282:	d010      	beq.n	800b2a6 <UART_SetConfig+0x6e>
 800b284:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b288:	691b      	ldr	r3, [r3, #16]
 800b28a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b28e:	d00a      	beq.n	800b2a6 <UART_SetConfig+0x6e>
 800b290:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b294:	691b      	ldr	r3, [r3, #16]
 800b296:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800b29a:	d004      	beq.n	800b2a6 <UART_SetConfig+0x6e>
 800b29c:	f640 6163 	movw	r1, #3683	; 0xe63
 800b2a0:	48ba      	ldr	r0, [pc, #744]	; (800b58c <UART_SetConfig+0x354>)
 800b2a2:	f7f7 fe3e 	bl	8002f22 <assert_failed>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 800b2a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b2aa:	695a      	ldr	r2, [r3, #20]
 800b2ac:	f64f 73f3 	movw	r3, #65523	; 0xfff3
 800b2b0:	4013      	ands	r3, r2
 800b2b2:	2b00      	cmp	r3, #0
 800b2b4:	d104      	bne.n	800b2c0 <UART_SetConfig+0x88>
 800b2b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b2ba:	695b      	ldr	r3, [r3, #20]
 800b2bc:	2b00      	cmp	r3, #0
 800b2be:	d104      	bne.n	800b2ca <UART_SetConfig+0x92>
 800b2c0:	f640 6164 	movw	r1, #3684	; 0xe64
 800b2c4:	48b1      	ldr	r0, [pc, #708]	; (800b58c <UART_SetConfig+0x354>)
 800b2c6:	f7f7 fe2c 	bl	8002f22 <assert_failed>

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b2ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b2ce:	681b      	ldr	r3, [r3, #0]
 800b2d0:	691b      	ldr	r3, [r3, #16]
 800b2d2:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800b2d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b2da:	68d9      	ldr	r1, [r3, #12]
 800b2dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b2e0:	681a      	ldr	r2, [r3, #0]
 800b2e2:	ea40 0301 	orr.w	r3, r0, r1
 800b2e6:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800b2e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b2ec:	689a      	ldr	r2, [r3, #8]
 800b2ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b2f2:	691b      	ldr	r3, [r3, #16]
 800b2f4:	431a      	orrs	r2, r3
 800b2f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b2fa:	695b      	ldr	r3, [r3, #20]
 800b2fc:	431a      	orrs	r2, r3
 800b2fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b302:	69db      	ldr	r3, [r3, #28]
 800b304:	4313      	orrs	r3, r2
 800b306:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800b30a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b30e:	681b      	ldr	r3, [r3, #0]
 800b310:	68db      	ldr	r3, [r3, #12]
 800b312:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800b316:	f021 010c 	bic.w	r1, r1, #12
 800b31a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b31e:	681a      	ldr	r2, [r3, #0]
 800b320:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800b324:	430b      	orrs	r3, r1
 800b326:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800b328:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b32c:	681b      	ldr	r3, [r3, #0]
 800b32e:	695b      	ldr	r3, [r3, #20]
 800b330:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800b334:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b338:	6999      	ldr	r1, [r3, #24]
 800b33a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b33e:	681a      	ldr	r2, [r3, #0]
 800b340:	ea40 0301 	orr.w	r3, r0, r1
 800b344:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800b346:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b34a:	681a      	ldr	r2, [r3, #0]
 800b34c:	4b90      	ldr	r3, [pc, #576]	; (800b590 <UART_SetConfig+0x358>)
 800b34e:	429a      	cmp	r2, r3
 800b350:	d005      	beq.n	800b35e <UART_SetConfig+0x126>
 800b352:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b356:	681a      	ldr	r2, [r3, #0]
 800b358:	4b8e      	ldr	r3, [pc, #568]	; (800b594 <UART_SetConfig+0x35c>)
 800b35a:	429a      	cmp	r2, r3
 800b35c:	d104      	bne.n	800b368 <UART_SetConfig+0x130>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800b35e:	f7fd fa49 	bl	80087f4 <HAL_RCC_GetPCLK2Freq>
 800b362:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800b366:	e003      	b.n	800b370 <UART_SetConfig+0x138>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800b368:	f7fd fa30 	bl	80087cc <HAL_RCC_GetPCLK1Freq>
 800b36c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b370:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b374:	69db      	ldr	r3, [r3, #28]
 800b376:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b37a:	f040 810f 	bne.w	800b59c <UART_SetConfig+0x364>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800b37e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b382:	2200      	movs	r2, #0
 800b384:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800b388:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800b38c:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800b390:	4622      	mov	r2, r4
 800b392:	462b      	mov	r3, r5
 800b394:	1891      	adds	r1, r2, r2
 800b396:	65b9      	str	r1, [r7, #88]	; 0x58
 800b398:	415b      	adcs	r3, r3
 800b39a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800b39c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800b3a0:	4621      	mov	r1, r4
 800b3a2:	eb12 0801 	adds.w	r8, r2, r1
 800b3a6:	4629      	mov	r1, r5
 800b3a8:	eb43 0901 	adc.w	r9, r3, r1
 800b3ac:	f04f 0200 	mov.w	r2, #0
 800b3b0:	f04f 0300 	mov.w	r3, #0
 800b3b4:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800b3b8:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800b3bc:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800b3c0:	4690      	mov	r8, r2
 800b3c2:	4699      	mov	r9, r3
 800b3c4:	4623      	mov	r3, r4
 800b3c6:	eb18 0303 	adds.w	r3, r8, r3
 800b3ca:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800b3ce:	462b      	mov	r3, r5
 800b3d0:	eb49 0303 	adc.w	r3, r9, r3
 800b3d4:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800b3d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b3dc:	685b      	ldr	r3, [r3, #4]
 800b3de:	2200      	movs	r2, #0
 800b3e0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800b3e4:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800b3e8:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800b3ec:	460b      	mov	r3, r1
 800b3ee:	18db      	adds	r3, r3, r3
 800b3f0:	653b      	str	r3, [r7, #80]	; 0x50
 800b3f2:	4613      	mov	r3, r2
 800b3f4:	eb42 0303 	adc.w	r3, r2, r3
 800b3f8:	657b      	str	r3, [r7, #84]	; 0x54
 800b3fa:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800b3fe:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800b402:	f7f5 fca9 	bl	8000d58 <__aeabi_uldivmod>
 800b406:	4602      	mov	r2, r0
 800b408:	460b      	mov	r3, r1
 800b40a:	4b63      	ldr	r3, [pc, #396]	; (800b598 <UART_SetConfig+0x360>)
 800b40c:	fba3 2302 	umull	r2, r3, r3, r2
 800b410:	095b      	lsrs	r3, r3, #5
 800b412:	011c      	lsls	r4, r3, #4
 800b414:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b418:	2200      	movs	r2, #0
 800b41a:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800b41e:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800b422:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800b426:	4642      	mov	r2, r8
 800b428:	464b      	mov	r3, r9
 800b42a:	1891      	adds	r1, r2, r2
 800b42c:	64b9      	str	r1, [r7, #72]	; 0x48
 800b42e:	415b      	adcs	r3, r3
 800b430:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b432:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800b436:	4641      	mov	r1, r8
 800b438:	eb12 0a01 	adds.w	sl, r2, r1
 800b43c:	4649      	mov	r1, r9
 800b43e:	eb43 0b01 	adc.w	fp, r3, r1
 800b442:	f04f 0200 	mov.w	r2, #0
 800b446:	f04f 0300 	mov.w	r3, #0
 800b44a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800b44e:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800b452:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800b456:	4692      	mov	sl, r2
 800b458:	469b      	mov	fp, r3
 800b45a:	4643      	mov	r3, r8
 800b45c:	eb1a 0303 	adds.w	r3, sl, r3
 800b460:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800b464:	464b      	mov	r3, r9
 800b466:	eb4b 0303 	adc.w	r3, fp, r3
 800b46a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800b46e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b472:	685b      	ldr	r3, [r3, #4]
 800b474:	2200      	movs	r2, #0
 800b476:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800b47a:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800b47e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800b482:	460b      	mov	r3, r1
 800b484:	18db      	adds	r3, r3, r3
 800b486:	643b      	str	r3, [r7, #64]	; 0x40
 800b488:	4613      	mov	r3, r2
 800b48a:	eb42 0303 	adc.w	r3, r2, r3
 800b48e:	647b      	str	r3, [r7, #68]	; 0x44
 800b490:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800b494:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800b498:	f7f5 fc5e 	bl	8000d58 <__aeabi_uldivmod>
 800b49c:	4602      	mov	r2, r0
 800b49e:	460b      	mov	r3, r1
 800b4a0:	4611      	mov	r1, r2
 800b4a2:	4b3d      	ldr	r3, [pc, #244]	; (800b598 <UART_SetConfig+0x360>)
 800b4a4:	fba3 2301 	umull	r2, r3, r3, r1
 800b4a8:	095b      	lsrs	r3, r3, #5
 800b4aa:	2264      	movs	r2, #100	; 0x64
 800b4ac:	fb02 f303 	mul.w	r3, r2, r3
 800b4b0:	1acb      	subs	r3, r1, r3
 800b4b2:	00db      	lsls	r3, r3, #3
 800b4b4:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800b4b8:	4b37      	ldr	r3, [pc, #220]	; (800b598 <UART_SetConfig+0x360>)
 800b4ba:	fba3 2302 	umull	r2, r3, r3, r2
 800b4be:	095b      	lsrs	r3, r3, #5
 800b4c0:	005b      	lsls	r3, r3, #1
 800b4c2:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800b4c6:	441c      	add	r4, r3
 800b4c8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b4cc:	2200      	movs	r2, #0
 800b4ce:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800b4d2:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800b4d6:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800b4da:	4642      	mov	r2, r8
 800b4dc:	464b      	mov	r3, r9
 800b4de:	1891      	adds	r1, r2, r2
 800b4e0:	63b9      	str	r1, [r7, #56]	; 0x38
 800b4e2:	415b      	adcs	r3, r3
 800b4e4:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b4e6:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800b4ea:	4641      	mov	r1, r8
 800b4ec:	1851      	adds	r1, r2, r1
 800b4ee:	6339      	str	r1, [r7, #48]	; 0x30
 800b4f0:	4649      	mov	r1, r9
 800b4f2:	414b      	adcs	r3, r1
 800b4f4:	637b      	str	r3, [r7, #52]	; 0x34
 800b4f6:	f04f 0200 	mov.w	r2, #0
 800b4fa:	f04f 0300 	mov.w	r3, #0
 800b4fe:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800b502:	4659      	mov	r1, fp
 800b504:	00cb      	lsls	r3, r1, #3
 800b506:	4651      	mov	r1, sl
 800b508:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800b50c:	4651      	mov	r1, sl
 800b50e:	00ca      	lsls	r2, r1, #3
 800b510:	4610      	mov	r0, r2
 800b512:	4619      	mov	r1, r3
 800b514:	4603      	mov	r3, r0
 800b516:	4642      	mov	r2, r8
 800b518:	189b      	adds	r3, r3, r2
 800b51a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800b51e:	464b      	mov	r3, r9
 800b520:	460a      	mov	r2, r1
 800b522:	eb42 0303 	adc.w	r3, r2, r3
 800b526:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800b52a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b52e:	685b      	ldr	r3, [r3, #4]
 800b530:	2200      	movs	r2, #0
 800b532:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800b536:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800b53a:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800b53e:	460b      	mov	r3, r1
 800b540:	18db      	adds	r3, r3, r3
 800b542:	62bb      	str	r3, [r7, #40]	; 0x28
 800b544:	4613      	mov	r3, r2
 800b546:	eb42 0303 	adc.w	r3, r2, r3
 800b54a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b54c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800b550:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800b554:	f7f5 fc00 	bl	8000d58 <__aeabi_uldivmod>
 800b558:	4602      	mov	r2, r0
 800b55a:	460b      	mov	r3, r1
 800b55c:	4b0e      	ldr	r3, [pc, #56]	; (800b598 <UART_SetConfig+0x360>)
 800b55e:	fba3 1302 	umull	r1, r3, r3, r2
 800b562:	095b      	lsrs	r3, r3, #5
 800b564:	2164      	movs	r1, #100	; 0x64
 800b566:	fb01 f303 	mul.w	r3, r1, r3
 800b56a:	1ad3      	subs	r3, r2, r3
 800b56c:	00db      	lsls	r3, r3, #3
 800b56e:	3332      	adds	r3, #50	; 0x32
 800b570:	4a09      	ldr	r2, [pc, #36]	; (800b598 <UART_SetConfig+0x360>)
 800b572:	fba2 2303 	umull	r2, r3, r2, r3
 800b576:	095b      	lsrs	r3, r3, #5
 800b578:	f003 0207 	and.w	r2, r3, #7
 800b57c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b580:	681b      	ldr	r3, [r3, #0]
 800b582:	4422      	add	r2, r4
 800b584:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800b586:	e108      	b.n	800b79a <UART_SetConfig+0x562>
 800b588:	00a037a0 	.word	0x00a037a0
 800b58c:	08011210 	.word	0x08011210
 800b590:	40011000 	.word	0x40011000
 800b594:	40011400 	.word	0x40011400
 800b598:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800b59c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b5a0:	2200      	movs	r2, #0
 800b5a2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800b5a6:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800b5aa:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800b5ae:	4642      	mov	r2, r8
 800b5b0:	464b      	mov	r3, r9
 800b5b2:	1891      	adds	r1, r2, r2
 800b5b4:	6239      	str	r1, [r7, #32]
 800b5b6:	415b      	adcs	r3, r3
 800b5b8:	627b      	str	r3, [r7, #36]	; 0x24
 800b5ba:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800b5be:	4641      	mov	r1, r8
 800b5c0:	1854      	adds	r4, r2, r1
 800b5c2:	4649      	mov	r1, r9
 800b5c4:	eb43 0501 	adc.w	r5, r3, r1
 800b5c8:	f04f 0200 	mov.w	r2, #0
 800b5cc:	f04f 0300 	mov.w	r3, #0
 800b5d0:	00eb      	lsls	r3, r5, #3
 800b5d2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800b5d6:	00e2      	lsls	r2, r4, #3
 800b5d8:	4614      	mov	r4, r2
 800b5da:	461d      	mov	r5, r3
 800b5dc:	4643      	mov	r3, r8
 800b5de:	18e3      	adds	r3, r4, r3
 800b5e0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800b5e4:	464b      	mov	r3, r9
 800b5e6:	eb45 0303 	adc.w	r3, r5, r3
 800b5ea:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800b5ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b5f2:	685b      	ldr	r3, [r3, #4]
 800b5f4:	2200      	movs	r2, #0
 800b5f6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800b5fa:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800b5fe:	f04f 0200 	mov.w	r2, #0
 800b602:	f04f 0300 	mov.w	r3, #0
 800b606:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800b60a:	4629      	mov	r1, r5
 800b60c:	008b      	lsls	r3, r1, #2
 800b60e:	4621      	mov	r1, r4
 800b610:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b614:	4621      	mov	r1, r4
 800b616:	008a      	lsls	r2, r1, #2
 800b618:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800b61c:	f7f5 fb9c 	bl	8000d58 <__aeabi_uldivmod>
 800b620:	4602      	mov	r2, r0
 800b622:	460b      	mov	r3, r1
 800b624:	4b60      	ldr	r3, [pc, #384]	; (800b7a8 <UART_SetConfig+0x570>)
 800b626:	fba3 2302 	umull	r2, r3, r3, r2
 800b62a:	095b      	lsrs	r3, r3, #5
 800b62c:	011c      	lsls	r4, r3, #4
 800b62e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b632:	2200      	movs	r2, #0
 800b634:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800b638:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800b63c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800b640:	4642      	mov	r2, r8
 800b642:	464b      	mov	r3, r9
 800b644:	1891      	adds	r1, r2, r2
 800b646:	61b9      	str	r1, [r7, #24]
 800b648:	415b      	adcs	r3, r3
 800b64a:	61fb      	str	r3, [r7, #28]
 800b64c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800b650:	4641      	mov	r1, r8
 800b652:	1851      	adds	r1, r2, r1
 800b654:	6139      	str	r1, [r7, #16]
 800b656:	4649      	mov	r1, r9
 800b658:	414b      	adcs	r3, r1
 800b65a:	617b      	str	r3, [r7, #20]
 800b65c:	f04f 0200 	mov.w	r2, #0
 800b660:	f04f 0300 	mov.w	r3, #0
 800b664:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800b668:	4659      	mov	r1, fp
 800b66a:	00cb      	lsls	r3, r1, #3
 800b66c:	4651      	mov	r1, sl
 800b66e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800b672:	4651      	mov	r1, sl
 800b674:	00ca      	lsls	r2, r1, #3
 800b676:	4610      	mov	r0, r2
 800b678:	4619      	mov	r1, r3
 800b67a:	4603      	mov	r3, r0
 800b67c:	4642      	mov	r2, r8
 800b67e:	189b      	adds	r3, r3, r2
 800b680:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800b684:	464b      	mov	r3, r9
 800b686:	460a      	mov	r2, r1
 800b688:	eb42 0303 	adc.w	r3, r2, r3
 800b68c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800b690:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b694:	685b      	ldr	r3, [r3, #4]
 800b696:	2200      	movs	r2, #0
 800b698:	67bb      	str	r3, [r7, #120]	; 0x78
 800b69a:	67fa      	str	r2, [r7, #124]	; 0x7c
 800b69c:	f04f 0200 	mov.w	r2, #0
 800b6a0:	f04f 0300 	mov.w	r3, #0
 800b6a4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800b6a8:	4649      	mov	r1, r9
 800b6aa:	008b      	lsls	r3, r1, #2
 800b6ac:	4641      	mov	r1, r8
 800b6ae:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b6b2:	4641      	mov	r1, r8
 800b6b4:	008a      	lsls	r2, r1, #2
 800b6b6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800b6ba:	f7f5 fb4d 	bl	8000d58 <__aeabi_uldivmod>
 800b6be:	4602      	mov	r2, r0
 800b6c0:	460b      	mov	r3, r1
 800b6c2:	4b39      	ldr	r3, [pc, #228]	; (800b7a8 <UART_SetConfig+0x570>)
 800b6c4:	fba3 1302 	umull	r1, r3, r3, r2
 800b6c8:	095b      	lsrs	r3, r3, #5
 800b6ca:	2164      	movs	r1, #100	; 0x64
 800b6cc:	fb01 f303 	mul.w	r3, r1, r3
 800b6d0:	1ad3      	subs	r3, r2, r3
 800b6d2:	011b      	lsls	r3, r3, #4
 800b6d4:	3332      	adds	r3, #50	; 0x32
 800b6d6:	4a34      	ldr	r2, [pc, #208]	; (800b7a8 <UART_SetConfig+0x570>)
 800b6d8:	fba2 2303 	umull	r2, r3, r2, r3
 800b6dc:	095b      	lsrs	r3, r3, #5
 800b6de:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b6e2:	441c      	add	r4, r3
 800b6e4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b6e8:	2200      	movs	r2, #0
 800b6ea:	673b      	str	r3, [r7, #112]	; 0x70
 800b6ec:	677a      	str	r2, [r7, #116]	; 0x74
 800b6ee:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800b6f2:	4642      	mov	r2, r8
 800b6f4:	464b      	mov	r3, r9
 800b6f6:	1891      	adds	r1, r2, r2
 800b6f8:	60b9      	str	r1, [r7, #8]
 800b6fa:	415b      	adcs	r3, r3
 800b6fc:	60fb      	str	r3, [r7, #12]
 800b6fe:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800b702:	4641      	mov	r1, r8
 800b704:	1851      	adds	r1, r2, r1
 800b706:	6039      	str	r1, [r7, #0]
 800b708:	4649      	mov	r1, r9
 800b70a:	414b      	adcs	r3, r1
 800b70c:	607b      	str	r3, [r7, #4]
 800b70e:	f04f 0200 	mov.w	r2, #0
 800b712:	f04f 0300 	mov.w	r3, #0
 800b716:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800b71a:	4659      	mov	r1, fp
 800b71c:	00cb      	lsls	r3, r1, #3
 800b71e:	4651      	mov	r1, sl
 800b720:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800b724:	4651      	mov	r1, sl
 800b726:	00ca      	lsls	r2, r1, #3
 800b728:	4610      	mov	r0, r2
 800b72a:	4619      	mov	r1, r3
 800b72c:	4603      	mov	r3, r0
 800b72e:	4642      	mov	r2, r8
 800b730:	189b      	adds	r3, r3, r2
 800b732:	66bb      	str	r3, [r7, #104]	; 0x68
 800b734:	464b      	mov	r3, r9
 800b736:	460a      	mov	r2, r1
 800b738:	eb42 0303 	adc.w	r3, r2, r3
 800b73c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800b73e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b742:	685b      	ldr	r3, [r3, #4]
 800b744:	2200      	movs	r2, #0
 800b746:	663b      	str	r3, [r7, #96]	; 0x60
 800b748:	667a      	str	r2, [r7, #100]	; 0x64
 800b74a:	f04f 0200 	mov.w	r2, #0
 800b74e:	f04f 0300 	mov.w	r3, #0
 800b752:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800b756:	4649      	mov	r1, r9
 800b758:	008b      	lsls	r3, r1, #2
 800b75a:	4641      	mov	r1, r8
 800b75c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b760:	4641      	mov	r1, r8
 800b762:	008a      	lsls	r2, r1, #2
 800b764:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800b768:	f7f5 faf6 	bl	8000d58 <__aeabi_uldivmod>
 800b76c:	4602      	mov	r2, r0
 800b76e:	460b      	mov	r3, r1
 800b770:	4b0d      	ldr	r3, [pc, #52]	; (800b7a8 <UART_SetConfig+0x570>)
 800b772:	fba3 1302 	umull	r1, r3, r3, r2
 800b776:	095b      	lsrs	r3, r3, #5
 800b778:	2164      	movs	r1, #100	; 0x64
 800b77a:	fb01 f303 	mul.w	r3, r1, r3
 800b77e:	1ad3      	subs	r3, r2, r3
 800b780:	011b      	lsls	r3, r3, #4
 800b782:	3332      	adds	r3, #50	; 0x32
 800b784:	4a08      	ldr	r2, [pc, #32]	; (800b7a8 <UART_SetConfig+0x570>)
 800b786:	fba2 2303 	umull	r2, r3, r2, r3
 800b78a:	095b      	lsrs	r3, r3, #5
 800b78c:	f003 020f 	and.w	r2, r3, #15
 800b790:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b794:	681b      	ldr	r3, [r3, #0]
 800b796:	4422      	add	r2, r4
 800b798:	609a      	str	r2, [r3, #8]
}
 800b79a:	bf00      	nop
 800b79c:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800b7a0:	46bd      	mov	sp, r7
 800b7a2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b7a6:	bf00      	nop
 800b7a8:	51eb851f 	.word	0x51eb851f

0800b7ac <atof>:
 800b7ac:	2100      	movs	r1, #0
 800b7ae:	f001 bd43 	b.w	800d238 <strtod>
	...

0800b7b4 <__errno>:
 800b7b4:	4b01      	ldr	r3, [pc, #4]	; (800b7bc <__errno+0x8>)
 800b7b6:	6818      	ldr	r0, [r3, #0]
 800b7b8:	4770      	bx	lr
 800b7ba:	bf00      	nop
 800b7bc:	20000020 	.word	0x20000020

0800b7c0 <__libc_init_array>:
 800b7c0:	b570      	push	{r4, r5, r6, lr}
 800b7c2:	4d0d      	ldr	r5, [pc, #52]	; (800b7f8 <__libc_init_array+0x38>)
 800b7c4:	4c0d      	ldr	r4, [pc, #52]	; (800b7fc <__libc_init_array+0x3c>)
 800b7c6:	1b64      	subs	r4, r4, r5
 800b7c8:	10a4      	asrs	r4, r4, #2
 800b7ca:	2600      	movs	r6, #0
 800b7cc:	42a6      	cmp	r6, r4
 800b7ce:	d109      	bne.n	800b7e4 <__libc_init_array+0x24>
 800b7d0:	4d0b      	ldr	r5, [pc, #44]	; (800b800 <__libc_init_array+0x40>)
 800b7d2:	4c0c      	ldr	r4, [pc, #48]	; (800b804 <__libc_init_array+0x44>)
 800b7d4:	f005 fae6 	bl	8010da4 <_init>
 800b7d8:	1b64      	subs	r4, r4, r5
 800b7da:	10a4      	asrs	r4, r4, #2
 800b7dc:	2600      	movs	r6, #0
 800b7de:	42a6      	cmp	r6, r4
 800b7e0:	d105      	bne.n	800b7ee <__libc_init_array+0x2e>
 800b7e2:	bd70      	pop	{r4, r5, r6, pc}
 800b7e4:	f855 3b04 	ldr.w	r3, [r5], #4
 800b7e8:	4798      	blx	r3
 800b7ea:	3601      	adds	r6, #1
 800b7ec:	e7ee      	b.n	800b7cc <__libc_init_array+0xc>
 800b7ee:	f855 3b04 	ldr.w	r3, [r5], #4
 800b7f2:	4798      	blx	r3
 800b7f4:	3601      	adds	r6, #1
 800b7f6:	e7f2      	b.n	800b7de <__libc_init_array+0x1e>
 800b7f8:	080117e0 	.word	0x080117e0
 800b7fc:	080117e0 	.word	0x080117e0
 800b800:	080117e0 	.word	0x080117e0
 800b804:	080117e4 	.word	0x080117e4

0800b808 <memset>:
 800b808:	4402      	add	r2, r0
 800b80a:	4603      	mov	r3, r0
 800b80c:	4293      	cmp	r3, r2
 800b80e:	d100      	bne.n	800b812 <memset+0xa>
 800b810:	4770      	bx	lr
 800b812:	f803 1b01 	strb.w	r1, [r3], #1
 800b816:	e7f9      	b.n	800b80c <memset+0x4>

0800b818 <__cvt>:
 800b818:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b81c:	ec55 4b10 	vmov	r4, r5, d0
 800b820:	2d00      	cmp	r5, #0
 800b822:	460e      	mov	r6, r1
 800b824:	4619      	mov	r1, r3
 800b826:	462b      	mov	r3, r5
 800b828:	bfbb      	ittet	lt
 800b82a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800b82e:	461d      	movlt	r5, r3
 800b830:	2300      	movge	r3, #0
 800b832:	232d      	movlt	r3, #45	; 0x2d
 800b834:	700b      	strb	r3, [r1, #0]
 800b836:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b838:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800b83c:	4691      	mov	r9, r2
 800b83e:	f023 0820 	bic.w	r8, r3, #32
 800b842:	bfbc      	itt	lt
 800b844:	4622      	movlt	r2, r4
 800b846:	4614      	movlt	r4, r2
 800b848:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800b84c:	d005      	beq.n	800b85a <__cvt+0x42>
 800b84e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800b852:	d100      	bne.n	800b856 <__cvt+0x3e>
 800b854:	3601      	adds	r6, #1
 800b856:	2102      	movs	r1, #2
 800b858:	e000      	b.n	800b85c <__cvt+0x44>
 800b85a:	2103      	movs	r1, #3
 800b85c:	ab03      	add	r3, sp, #12
 800b85e:	9301      	str	r3, [sp, #4]
 800b860:	ab02      	add	r3, sp, #8
 800b862:	9300      	str	r3, [sp, #0]
 800b864:	ec45 4b10 	vmov	d0, r4, r5
 800b868:	4653      	mov	r3, sl
 800b86a:	4632      	mov	r2, r6
 800b86c:	f001 fe7c 	bl	800d568 <_dtoa_r>
 800b870:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800b874:	4607      	mov	r7, r0
 800b876:	d102      	bne.n	800b87e <__cvt+0x66>
 800b878:	f019 0f01 	tst.w	r9, #1
 800b87c:	d022      	beq.n	800b8c4 <__cvt+0xac>
 800b87e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800b882:	eb07 0906 	add.w	r9, r7, r6
 800b886:	d110      	bne.n	800b8aa <__cvt+0x92>
 800b888:	783b      	ldrb	r3, [r7, #0]
 800b88a:	2b30      	cmp	r3, #48	; 0x30
 800b88c:	d10a      	bne.n	800b8a4 <__cvt+0x8c>
 800b88e:	2200      	movs	r2, #0
 800b890:	2300      	movs	r3, #0
 800b892:	4620      	mov	r0, r4
 800b894:	4629      	mov	r1, r5
 800b896:	f7f5 f92f 	bl	8000af8 <__aeabi_dcmpeq>
 800b89a:	b918      	cbnz	r0, 800b8a4 <__cvt+0x8c>
 800b89c:	f1c6 0601 	rsb	r6, r6, #1
 800b8a0:	f8ca 6000 	str.w	r6, [sl]
 800b8a4:	f8da 3000 	ldr.w	r3, [sl]
 800b8a8:	4499      	add	r9, r3
 800b8aa:	2200      	movs	r2, #0
 800b8ac:	2300      	movs	r3, #0
 800b8ae:	4620      	mov	r0, r4
 800b8b0:	4629      	mov	r1, r5
 800b8b2:	f7f5 f921 	bl	8000af8 <__aeabi_dcmpeq>
 800b8b6:	b108      	cbz	r0, 800b8bc <__cvt+0xa4>
 800b8b8:	f8cd 900c 	str.w	r9, [sp, #12]
 800b8bc:	2230      	movs	r2, #48	; 0x30
 800b8be:	9b03      	ldr	r3, [sp, #12]
 800b8c0:	454b      	cmp	r3, r9
 800b8c2:	d307      	bcc.n	800b8d4 <__cvt+0xbc>
 800b8c4:	9b03      	ldr	r3, [sp, #12]
 800b8c6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b8c8:	1bdb      	subs	r3, r3, r7
 800b8ca:	4638      	mov	r0, r7
 800b8cc:	6013      	str	r3, [r2, #0]
 800b8ce:	b004      	add	sp, #16
 800b8d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b8d4:	1c59      	adds	r1, r3, #1
 800b8d6:	9103      	str	r1, [sp, #12]
 800b8d8:	701a      	strb	r2, [r3, #0]
 800b8da:	e7f0      	b.n	800b8be <__cvt+0xa6>

0800b8dc <__exponent>:
 800b8dc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b8de:	4603      	mov	r3, r0
 800b8e0:	2900      	cmp	r1, #0
 800b8e2:	bfb8      	it	lt
 800b8e4:	4249      	neglt	r1, r1
 800b8e6:	f803 2b02 	strb.w	r2, [r3], #2
 800b8ea:	bfb4      	ite	lt
 800b8ec:	222d      	movlt	r2, #45	; 0x2d
 800b8ee:	222b      	movge	r2, #43	; 0x2b
 800b8f0:	2909      	cmp	r1, #9
 800b8f2:	7042      	strb	r2, [r0, #1]
 800b8f4:	dd2a      	ble.n	800b94c <__exponent+0x70>
 800b8f6:	f10d 0407 	add.w	r4, sp, #7
 800b8fa:	46a4      	mov	ip, r4
 800b8fc:	270a      	movs	r7, #10
 800b8fe:	46a6      	mov	lr, r4
 800b900:	460a      	mov	r2, r1
 800b902:	fb91 f6f7 	sdiv	r6, r1, r7
 800b906:	fb07 1516 	mls	r5, r7, r6, r1
 800b90a:	3530      	adds	r5, #48	; 0x30
 800b90c:	2a63      	cmp	r2, #99	; 0x63
 800b90e:	f104 34ff 	add.w	r4, r4, #4294967295
 800b912:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800b916:	4631      	mov	r1, r6
 800b918:	dcf1      	bgt.n	800b8fe <__exponent+0x22>
 800b91a:	3130      	adds	r1, #48	; 0x30
 800b91c:	f1ae 0502 	sub.w	r5, lr, #2
 800b920:	f804 1c01 	strb.w	r1, [r4, #-1]
 800b924:	1c44      	adds	r4, r0, #1
 800b926:	4629      	mov	r1, r5
 800b928:	4561      	cmp	r1, ip
 800b92a:	d30a      	bcc.n	800b942 <__exponent+0x66>
 800b92c:	f10d 0209 	add.w	r2, sp, #9
 800b930:	eba2 020e 	sub.w	r2, r2, lr
 800b934:	4565      	cmp	r5, ip
 800b936:	bf88      	it	hi
 800b938:	2200      	movhi	r2, #0
 800b93a:	4413      	add	r3, r2
 800b93c:	1a18      	subs	r0, r3, r0
 800b93e:	b003      	add	sp, #12
 800b940:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b942:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b946:	f804 2f01 	strb.w	r2, [r4, #1]!
 800b94a:	e7ed      	b.n	800b928 <__exponent+0x4c>
 800b94c:	2330      	movs	r3, #48	; 0x30
 800b94e:	3130      	adds	r1, #48	; 0x30
 800b950:	7083      	strb	r3, [r0, #2]
 800b952:	70c1      	strb	r1, [r0, #3]
 800b954:	1d03      	adds	r3, r0, #4
 800b956:	e7f1      	b.n	800b93c <__exponent+0x60>

0800b958 <_printf_float>:
 800b958:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b95c:	ed2d 8b02 	vpush	{d8}
 800b960:	b08d      	sub	sp, #52	; 0x34
 800b962:	460c      	mov	r4, r1
 800b964:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800b968:	4616      	mov	r6, r2
 800b96a:	461f      	mov	r7, r3
 800b96c:	4605      	mov	r5, r0
 800b96e:	f002 ff6b 	bl	800e848 <_localeconv_r>
 800b972:	f8d0 a000 	ldr.w	sl, [r0]
 800b976:	4650      	mov	r0, sl
 800b978:	f7f4 fc3c 	bl	80001f4 <strlen>
 800b97c:	2300      	movs	r3, #0
 800b97e:	930a      	str	r3, [sp, #40]	; 0x28
 800b980:	6823      	ldr	r3, [r4, #0]
 800b982:	9305      	str	r3, [sp, #20]
 800b984:	f8d8 3000 	ldr.w	r3, [r8]
 800b988:	f894 b018 	ldrb.w	fp, [r4, #24]
 800b98c:	3307      	adds	r3, #7
 800b98e:	f023 0307 	bic.w	r3, r3, #7
 800b992:	f103 0208 	add.w	r2, r3, #8
 800b996:	f8c8 2000 	str.w	r2, [r8]
 800b99a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b99e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800b9a2:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800b9a6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800b9aa:	9307      	str	r3, [sp, #28]
 800b9ac:	f8cd 8018 	str.w	r8, [sp, #24]
 800b9b0:	ee08 0a10 	vmov	s16, r0
 800b9b4:	4b9f      	ldr	r3, [pc, #636]	; (800bc34 <_printf_float+0x2dc>)
 800b9b6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b9ba:	f04f 32ff 	mov.w	r2, #4294967295
 800b9be:	f7f5 f8cd 	bl	8000b5c <__aeabi_dcmpun>
 800b9c2:	bb88      	cbnz	r0, 800ba28 <_printf_float+0xd0>
 800b9c4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b9c8:	4b9a      	ldr	r3, [pc, #616]	; (800bc34 <_printf_float+0x2dc>)
 800b9ca:	f04f 32ff 	mov.w	r2, #4294967295
 800b9ce:	f7f5 f8a7 	bl	8000b20 <__aeabi_dcmple>
 800b9d2:	bb48      	cbnz	r0, 800ba28 <_printf_float+0xd0>
 800b9d4:	2200      	movs	r2, #0
 800b9d6:	2300      	movs	r3, #0
 800b9d8:	4640      	mov	r0, r8
 800b9da:	4649      	mov	r1, r9
 800b9dc:	f7f5 f896 	bl	8000b0c <__aeabi_dcmplt>
 800b9e0:	b110      	cbz	r0, 800b9e8 <_printf_float+0x90>
 800b9e2:	232d      	movs	r3, #45	; 0x2d
 800b9e4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b9e8:	4b93      	ldr	r3, [pc, #588]	; (800bc38 <_printf_float+0x2e0>)
 800b9ea:	4894      	ldr	r0, [pc, #592]	; (800bc3c <_printf_float+0x2e4>)
 800b9ec:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800b9f0:	bf94      	ite	ls
 800b9f2:	4698      	movls	r8, r3
 800b9f4:	4680      	movhi	r8, r0
 800b9f6:	2303      	movs	r3, #3
 800b9f8:	6123      	str	r3, [r4, #16]
 800b9fa:	9b05      	ldr	r3, [sp, #20]
 800b9fc:	f023 0204 	bic.w	r2, r3, #4
 800ba00:	6022      	str	r2, [r4, #0]
 800ba02:	f04f 0900 	mov.w	r9, #0
 800ba06:	9700      	str	r7, [sp, #0]
 800ba08:	4633      	mov	r3, r6
 800ba0a:	aa0b      	add	r2, sp, #44	; 0x2c
 800ba0c:	4621      	mov	r1, r4
 800ba0e:	4628      	mov	r0, r5
 800ba10:	f000 f9d8 	bl	800bdc4 <_printf_common>
 800ba14:	3001      	adds	r0, #1
 800ba16:	f040 8090 	bne.w	800bb3a <_printf_float+0x1e2>
 800ba1a:	f04f 30ff 	mov.w	r0, #4294967295
 800ba1e:	b00d      	add	sp, #52	; 0x34
 800ba20:	ecbd 8b02 	vpop	{d8}
 800ba24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba28:	4642      	mov	r2, r8
 800ba2a:	464b      	mov	r3, r9
 800ba2c:	4640      	mov	r0, r8
 800ba2e:	4649      	mov	r1, r9
 800ba30:	f7f5 f894 	bl	8000b5c <__aeabi_dcmpun>
 800ba34:	b140      	cbz	r0, 800ba48 <_printf_float+0xf0>
 800ba36:	464b      	mov	r3, r9
 800ba38:	2b00      	cmp	r3, #0
 800ba3a:	bfbc      	itt	lt
 800ba3c:	232d      	movlt	r3, #45	; 0x2d
 800ba3e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800ba42:	487f      	ldr	r0, [pc, #508]	; (800bc40 <_printf_float+0x2e8>)
 800ba44:	4b7f      	ldr	r3, [pc, #508]	; (800bc44 <_printf_float+0x2ec>)
 800ba46:	e7d1      	b.n	800b9ec <_printf_float+0x94>
 800ba48:	6863      	ldr	r3, [r4, #4]
 800ba4a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800ba4e:	9206      	str	r2, [sp, #24]
 800ba50:	1c5a      	adds	r2, r3, #1
 800ba52:	d13f      	bne.n	800bad4 <_printf_float+0x17c>
 800ba54:	2306      	movs	r3, #6
 800ba56:	6063      	str	r3, [r4, #4]
 800ba58:	9b05      	ldr	r3, [sp, #20]
 800ba5a:	6861      	ldr	r1, [r4, #4]
 800ba5c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800ba60:	2300      	movs	r3, #0
 800ba62:	9303      	str	r3, [sp, #12]
 800ba64:	ab0a      	add	r3, sp, #40	; 0x28
 800ba66:	e9cd b301 	strd	fp, r3, [sp, #4]
 800ba6a:	ab09      	add	r3, sp, #36	; 0x24
 800ba6c:	ec49 8b10 	vmov	d0, r8, r9
 800ba70:	9300      	str	r3, [sp, #0]
 800ba72:	6022      	str	r2, [r4, #0]
 800ba74:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800ba78:	4628      	mov	r0, r5
 800ba7a:	f7ff fecd 	bl	800b818 <__cvt>
 800ba7e:	9b06      	ldr	r3, [sp, #24]
 800ba80:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ba82:	2b47      	cmp	r3, #71	; 0x47
 800ba84:	4680      	mov	r8, r0
 800ba86:	d108      	bne.n	800ba9a <_printf_float+0x142>
 800ba88:	1cc8      	adds	r0, r1, #3
 800ba8a:	db02      	blt.n	800ba92 <_printf_float+0x13a>
 800ba8c:	6863      	ldr	r3, [r4, #4]
 800ba8e:	4299      	cmp	r1, r3
 800ba90:	dd41      	ble.n	800bb16 <_printf_float+0x1be>
 800ba92:	f1ab 0b02 	sub.w	fp, fp, #2
 800ba96:	fa5f fb8b 	uxtb.w	fp, fp
 800ba9a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800ba9e:	d820      	bhi.n	800bae2 <_printf_float+0x18a>
 800baa0:	3901      	subs	r1, #1
 800baa2:	465a      	mov	r2, fp
 800baa4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800baa8:	9109      	str	r1, [sp, #36]	; 0x24
 800baaa:	f7ff ff17 	bl	800b8dc <__exponent>
 800baae:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800bab0:	1813      	adds	r3, r2, r0
 800bab2:	2a01      	cmp	r2, #1
 800bab4:	4681      	mov	r9, r0
 800bab6:	6123      	str	r3, [r4, #16]
 800bab8:	dc02      	bgt.n	800bac0 <_printf_float+0x168>
 800baba:	6822      	ldr	r2, [r4, #0]
 800babc:	07d2      	lsls	r2, r2, #31
 800babe:	d501      	bpl.n	800bac4 <_printf_float+0x16c>
 800bac0:	3301      	adds	r3, #1
 800bac2:	6123      	str	r3, [r4, #16]
 800bac4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800bac8:	2b00      	cmp	r3, #0
 800baca:	d09c      	beq.n	800ba06 <_printf_float+0xae>
 800bacc:	232d      	movs	r3, #45	; 0x2d
 800bace:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bad2:	e798      	b.n	800ba06 <_printf_float+0xae>
 800bad4:	9a06      	ldr	r2, [sp, #24]
 800bad6:	2a47      	cmp	r2, #71	; 0x47
 800bad8:	d1be      	bne.n	800ba58 <_printf_float+0x100>
 800bada:	2b00      	cmp	r3, #0
 800badc:	d1bc      	bne.n	800ba58 <_printf_float+0x100>
 800bade:	2301      	movs	r3, #1
 800bae0:	e7b9      	b.n	800ba56 <_printf_float+0xfe>
 800bae2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800bae6:	d118      	bne.n	800bb1a <_printf_float+0x1c2>
 800bae8:	2900      	cmp	r1, #0
 800baea:	6863      	ldr	r3, [r4, #4]
 800baec:	dd0b      	ble.n	800bb06 <_printf_float+0x1ae>
 800baee:	6121      	str	r1, [r4, #16]
 800baf0:	b913      	cbnz	r3, 800baf8 <_printf_float+0x1a0>
 800baf2:	6822      	ldr	r2, [r4, #0]
 800baf4:	07d0      	lsls	r0, r2, #31
 800baf6:	d502      	bpl.n	800bafe <_printf_float+0x1a6>
 800baf8:	3301      	adds	r3, #1
 800bafa:	440b      	add	r3, r1
 800bafc:	6123      	str	r3, [r4, #16]
 800bafe:	65a1      	str	r1, [r4, #88]	; 0x58
 800bb00:	f04f 0900 	mov.w	r9, #0
 800bb04:	e7de      	b.n	800bac4 <_printf_float+0x16c>
 800bb06:	b913      	cbnz	r3, 800bb0e <_printf_float+0x1b6>
 800bb08:	6822      	ldr	r2, [r4, #0]
 800bb0a:	07d2      	lsls	r2, r2, #31
 800bb0c:	d501      	bpl.n	800bb12 <_printf_float+0x1ba>
 800bb0e:	3302      	adds	r3, #2
 800bb10:	e7f4      	b.n	800bafc <_printf_float+0x1a4>
 800bb12:	2301      	movs	r3, #1
 800bb14:	e7f2      	b.n	800bafc <_printf_float+0x1a4>
 800bb16:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800bb1a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bb1c:	4299      	cmp	r1, r3
 800bb1e:	db05      	blt.n	800bb2c <_printf_float+0x1d4>
 800bb20:	6823      	ldr	r3, [r4, #0]
 800bb22:	6121      	str	r1, [r4, #16]
 800bb24:	07d8      	lsls	r0, r3, #31
 800bb26:	d5ea      	bpl.n	800bafe <_printf_float+0x1a6>
 800bb28:	1c4b      	adds	r3, r1, #1
 800bb2a:	e7e7      	b.n	800bafc <_printf_float+0x1a4>
 800bb2c:	2900      	cmp	r1, #0
 800bb2e:	bfd4      	ite	le
 800bb30:	f1c1 0202 	rsble	r2, r1, #2
 800bb34:	2201      	movgt	r2, #1
 800bb36:	4413      	add	r3, r2
 800bb38:	e7e0      	b.n	800bafc <_printf_float+0x1a4>
 800bb3a:	6823      	ldr	r3, [r4, #0]
 800bb3c:	055a      	lsls	r2, r3, #21
 800bb3e:	d407      	bmi.n	800bb50 <_printf_float+0x1f8>
 800bb40:	6923      	ldr	r3, [r4, #16]
 800bb42:	4642      	mov	r2, r8
 800bb44:	4631      	mov	r1, r6
 800bb46:	4628      	mov	r0, r5
 800bb48:	47b8      	blx	r7
 800bb4a:	3001      	adds	r0, #1
 800bb4c:	d12c      	bne.n	800bba8 <_printf_float+0x250>
 800bb4e:	e764      	b.n	800ba1a <_printf_float+0xc2>
 800bb50:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800bb54:	f240 80e0 	bls.w	800bd18 <_printf_float+0x3c0>
 800bb58:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800bb5c:	2200      	movs	r2, #0
 800bb5e:	2300      	movs	r3, #0
 800bb60:	f7f4 ffca 	bl	8000af8 <__aeabi_dcmpeq>
 800bb64:	2800      	cmp	r0, #0
 800bb66:	d034      	beq.n	800bbd2 <_printf_float+0x27a>
 800bb68:	4a37      	ldr	r2, [pc, #220]	; (800bc48 <_printf_float+0x2f0>)
 800bb6a:	2301      	movs	r3, #1
 800bb6c:	4631      	mov	r1, r6
 800bb6e:	4628      	mov	r0, r5
 800bb70:	47b8      	blx	r7
 800bb72:	3001      	adds	r0, #1
 800bb74:	f43f af51 	beq.w	800ba1a <_printf_float+0xc2>
 800bb78:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800bb7c:	429a      	cmp	r2, r3
 800bb7e:	db02      	blt.n	800bb86 <_printf_float+0x22e>
 800bb80:	6823      	ldr	r3, [r4, #0]
 800bb82:	07d8      	lsls	r0, r3, #31
 800bb84:	d510      	bpl.n	800bba8 <_printf_float+0x250>
 800bb86:	ee18 3a10 	vmov	r3, s16
 800bb8a:	4652      	mov	r2, sl
 800bb8c:	4631      	mov	r1, r6
 800bb8e:	4628      	mov	r0, r5
 800bb90:	47b8      	blx	r7
 800bb92:	3001      	adds	r0, #1
 800bb94:	f43f af41 	beq.w	800ba1a <_printf_float+0xc2>
 800bb98:	f04f 0800 	mov.w	r8, #0
 800bb9c:	f104 091a 	add.w	r9, r4, #26
 800bba0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bba2:	3b01      	subs	r3, #1
 800bba4:	4543      	cmp	r3, r8
 800bba6:	dc09      	bgt.n	800bbbc <_printf_float+0x264>
 800bba8:	6823      	ldr	r3, [r4, #0]
 800bbaa:	079b      	lsls	r3, r3, #30
 800bbac:	f100 8105 	bmi.w	800bdba <_printf_float+0x462>
 800bbb0:	68e0      	ldr	r0, [r4, #12]
 800bbb2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bbb4:	4298      	cmp	r0, r3
 800bbb6:	bfb8      	it	lt
 800bbb8:	4618      	movlt	r0, r3
 800bbba:	e730      	b.n	800ba1e <_printf_float+0xc6>
 800bbbc:	2301      	movs	r3, #1
 800bbbe:	464a      	mov	r2, r9
 800bbc0:	4631      	mov	r1, r6
 800bbc2:	4628      	mov	r0, r5
 800bbc4:	47b8      	blx	r7
 800bbc6:	3001      	adds	r0, #1
 800bbc8:	f43f af27 	beq.w	800ba1a <_printf_float+0xc2>
 800bbcc:	f108 0801 	add.w	r8, r8, #1
 800bbd0:	e7e6      	b.n	800bba0 <_printf_float+0x248>
 800bbd2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bbd4:	2b00      	cmp	r3, #0
 800bbd6:	dc39      	bgt.n	800bc4c <_printf_float+0x2f4>
 800bbd8:	4a1b      	ldr	r2, [pc, #108]	; (800bc48 <_printf_float+0x2f0>)
 800bbda:	2301      	movs	r3, #1
 800bbdc:	4631      	mov	r1, r6
 800bbde:	4628      	mov	r0, r5
 800bbe0:	47b8      	blx	r7
 800bbe2:	3001      	adds	r0, #1
 800bbe4:	f43f af19 	beq.w	800ba1a <_printf_float+0xc2>
 800bbe8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800bbec:	4313      	orrs	r3, r2
 800bbee:	d102      	bne.n	800bbf6 <_printf_float+0x29e>
 800bbf0:	6823      	ldr	r3, [r4, #0]
 800bbf2:	07d9      	lsls	r1, r3, #31
 800bbf4:	d5d8      	bpl.n	800bba8 <_printf_float+0x250>
 800bbf6:	ee18 3a10 	vmov	r3, s16
 800bbfa:	4652      	mov	r2, sl
 800bbfc:	4631      	mov	r1, r6
 800bbfe:	4628      	mov	r0, r5
 800bc00:	47b8      	blx	r7
 800bc02:	3001      	adds	r0, #1
 800bc04:	f43f af09 	beq.w	800ba1a <_printf_float+0xc2>
 800bc08:	f04f 0900 	mov.w	r9, #0
 800bc0c:	f104 0a1a 	add.w	sl, r4, #26
 800bc10:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bc12:	425b      	negs	r3, r3
 800bc14:	454b      	cmp	r3, r9
 800bc16:	dc01      	bgt.n	800bc1c <_printf_float+0x2c4>
 800bc18:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bc1a:	e792      	b.n	800bb42 <_printf_float+0x1ea>
 800bc1c:	2301      	movs	r3, #1
 800bc1e:	4652      	mov	r2, sl
 800bc20:	4631      	mov	r1, r6
 800bc22:	4628      	mov	r0, r5
 800bc24:	47b8      	blx	r7
 800bc26:	3001      	adds	r0, #1
 800bc28:	f43f aef7 	beq.w	800ba1a <_printf_float+0xc2>
 800bc2c:	f109 0901 	add.w	r9, r9, #1
 800bc30:	e7ee      	b.n	800bc10 <_printf_float+0x2b8>
 800bc32:	bf00      	nop
 800bc34:	7fefffff 	.word	0x7fefffff
 800bc38:	08011268 	.word	0x08011268
 800bc3c:	0801126c 	.word	0x0801126c
 800bc40:	08011274 	.word	0x08011274
 800bc44:	08011270 	.word	0x08011270
 800bc48:	08011278 	.word	0x08011278
 800bc4c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800bc4e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800bc50:	429a      	cmp	r2, r3
 800bc52:	bfa8      	it	ge
 800bc54:	461a      	movge	r2, r3
 800bc56:	2a00      	cmp	r2, #0
 800bc58:	4691      	mov	r9, r2
 800bc5a:	dc37      	bgt.n	800bccc <_printf_float+0x374>
 800bc5c:	f04f 0b00 	mov.w	fp, #0
 800bc60:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800bc64:	f104 021a 	add.w	r2, r4, #26
 800bc68:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800bc6a:	9305      	str	r3, [sp, #20]
 800bc6c:	eba3 0309 	sub.w	r3, r3, r9
 800bc70:	455b      	cmp	r3, fp
 800bc72:	dc33      	bgt.n	800bcdc <_printf_float+0x384>
 800bc74:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800bc78:	429a      	cmp	r2, r3
 800bc7a:	db3b      	blt.n	800bcf4 <_printf_float+0x39c>
 800bc7c:	6823      	ldr	r3, [r4, #0]
 800bc7e:	07da      	lsls	r2, r3, #31
 800bc80:	d438      	bmi.n	800bcf4 <_printf_float+0x39c>
 800bc82:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bc84:	9a05      	ldr	r2, [sp, #20]
 800bc86:	9909      	ldr	r1, [sp, #36]	; 0x24
 800bc88:	1a9a      	subs	r2, r3, r2
 800bc8a:	eba3 0901 	sub.w	r9, r3, r1
 800bc8e:	4591      	cmp	r9, r2
 800bc90:	bfa8      	it	ge
 800bc92:	4691      	movge	r9, r2
 800bc94:	f1b9 0f00 	cmp.w	r9, #0
 800bc98:	dc35      	bgt.n	800bd06 <_printf_float+0x3ae>
 800bc9a:	f04f 0800 	mov.w	r8, #0
 800bc9e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800bca2:	f104 0a1a 	add.w	sl, r4, #26
 800bca6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800bcaa:	1a9b      	subs	r3, r3, r2
 800bcac:	eba3 0309 	sub.w	r3, r3, r9
 800bcb0:	4543      	cmp	r3, r8
 800bcb2:	f77f af79 	ble.w	800bba8 <_printf_float+0x250>
 800bcb6:	2301      	movs	r3, #1
 800bcb8:	4652      	mov	r2, sl
 800bcba:	4631      	mov	r1, r6
 800bcbc:	4628      	mov	r0, r5
 800bcbe:	47b8      	blx	r7
 800bcc0:	3001      	adds	r0, #1
 800bcc2:	f43f aeaa 	beq.w	800ba1a <_printf_float+0xc2>
 800bcc6:	f108 0801 	add.w	r8, r8, #1
 800bcca:	e7ec      	b.n	800bca6 <_printf_float+0x34e>
 800bccc:	4613      	mov	r3, r2
 800bcce:	4631      	mov	r1, r6
 800bcd0:	4642      	mov	r2, r8
 800bcd2:	4628      	mov	r0, r5
 800bcd4:	47b8      	blx	r7
 800bcd6:	3001      	adds	r0, #1
 800bcd8:	d1c0      	bne.n	800bc5c <_printf_float+0x304>
 800bcda:	e69e      	b.n	800ba1a <_printf_float+0xc2>
 800bcdc:	2301      	movs	r3, #1
 800bcde:	4631      	mov	r1, r6
 800bce0:	4628      	mov	r0, r5
 800bce2:	9205      	str	r2, [sp, #20]
 800bce4:	47b8      	blx	r7
 800bce6:	3001      	adds	r0, #1
 800bce8:	f43f ae97 	beq.w	800ba1a <_printf_float+0xc2>
 800bcec:	9a05      	ldr	r2, [sp, #20]
 800bcee:	f10b 0b01 	add.w	fp, fp, #1
 800bcf2:	e7b9      	b.n	800bc68 <_printf_float+0x310>
 800bcf4:	ee18 3a10 	vmov	r3, s16
 800bcf8:	4652      	mov	r2, sl
 800bcfa:	4631      	mov	r1, r6
 800bcfc:	4628      	mov	r0, r5
 800bcfe:	47b8      	blx	r7
 800bd00:	3001      	adds	r0, #1
 800bd02:	d1be      	bne.n	800bc82 <_printf_float+0x32a>
 800bd04:	e689      	b.n	800ba1a <_printf_float+0xc2>
 800bd06:	9a05      	ldr	r2, [sp, #20]
 800bd08:	464b      	mov	r3, r9
 800bd0a:	4442      	add	r2, r8
 800bd0c:	4631      	mov	r1, r6
 800bd0e:	4628      	mov	r0, r5
 800bd10:	47b8      	blx	r7
 800bd12:	3001      	adds	r0, #1
 800bd14:	d1c1      	bne.n	800bc9a <_printf_float+0x342>
 800bd16:	e680      	b.n	800ba1a <_printf_float+0xc2>
 800bd18:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800bd1a:	2a01      	cmp	r2, #1
 800bd1c:	dc01      	bgt.n	800bd22 <_printf_float+0x3ca>
 800bd1e:	07db      	lsls	r3, r3, #31
 800bd20:	d538      	bpl.n	800bd94 <_printf_float+0x43c>
 800bd22:	2301      	movs	r3, #1
 800bd24:	4642      	mov	r2, r8
 800bd26:	4631      	mov	r1, r6
 800bd28:	4628      	mov	r0, r5
 800bd2a:	47b8      	blx	r7
 800bd2c:	3001      	adds	r0, #1
 800bd2e:	f43f ae74 	beq.w	800ba1a <_printf_float+0xc2>
 800bd32:	ee18 3a10 	vmov	r3, s16
 800bd36:	4652      	mov	r2, sl
 800bd38:	4631      	mov	r1, r6
 800bd3a:	4628      	mov	r0, r5
 800bd3c:	47b8      	blx	r7
 800bd3e:	3001      	adds	r0, #1
 800bd40:	f43f ae6b 	beq.w	800ba1a <_printf_float+0xc2>
 800bd44:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800bd48:	2200      	movs	r2, #0
 800bd4a:	2300      	movs	r3, #0
 800bd4c:	f7f4 fed4 	bl	8000af8 <__aeabi_dcmpeq>
 800bd50:	b9d8      	cbnz	r0, 800bd8a <_printf_float+0x432>
 800bd52:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bd54:	f108 0201 	add.w	r2, r8, #1
 800bd58:	3b01      	subs	r3, #1
 800bd5a:	4631      	mov	r1, r6
 800bd5c:	4628      	mov	r0, r5
 800bd5e:	47b8      	blx	r7
 800bd60:	3001      	adds	r0, #1
 800bd62:	d10e      	bne.n	800bd82 <_printf_float+0x42a>
 800bd64:	e659      	b.n	800ba1a <_printf_float+0xc2>
 800bd66:	2301      	movs	r3, #1
 800bd68:	4652      	mov	r2, sl
 800bd6a:	4631      	mov	r1, r6
 800bd6c:	4628      	mov	r0, r5
 800bd6e:	47b8      	blx	r7
 800bd70:	3001      	adds	r0, #1
 800bd72:	f43f ae52 	beq.w	800ba1a <_printf_float+0xc2>
 800bd76:	f108 0801 	add.w	r8, r8, #1
 800bd7a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bd7c:	3b01      	subs	r3, #1
 800bd7e:	4543      	cmp	r3, r8
 800bd80:	dcf1      	bgt.n	800bd66 <_printf_float+0x40e>
 800bd82:	464b      	mov	r3, r9
 800bd84:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800bd88:	e6dc      	b.n	800bb44 <_printf_float+0x1ec>
 800bd8a:	f04f 0800 	mov.w	r8, #0
 800bd8e:	f104 0a1a 	add.w	sl, r4, #26
 800bd92:	e7f2      	b.n	800bd7a <_printf_float+0x422>
 800bd94:	2301      	movs	r3, #1
 800bd96:	4642      	mov	r2, r8
 800bd98:	e7df      	b.n	800bd5a <_printf_float+0x402>
 800bd9a:	2301      	movs	r3, #1
 800bd9c:	464a      	mov	r2, r9
 800bd9e:	4631      	mov	r1, r6
 800bda0:	4628      	mov	r0, r5
 800bda2:	47b8      	blx	r7
 800bda4:	3001      	adds	r0, #1
 800bda6:	f43f ae38 	beq.w	800ba1a <_printf_float+0xc2>
 800bdaa:	f108 0801 	add.w	r8, r8, #1
 800bdae:	68e3      	ldr	r3, [r4, #12]
 800bdb0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800bdb2:	1a5b      	subs	r3, r3, r1
 800bdb4:	4543      	cmp	r3, r8
 800bdb6:	dcf0      	bgt.n	800bd9a <_printf_float+0x442>
 800bdb8:	e6fa      	b.n	800bbb0 <_printf_float+0x258>
 800bdba:	f04f 0800 	mov.w	r8, #0
 800bdbe:	f104 0919 	add.w	r9, r4, #25
 800bdc2:	e7f4      	b.n	800bdae <_printf_float+0x456>

0800bdc4 <_printf_common>:
 800bdc4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bdc8:	4616      	mov	r6, r2
 800bdca:	4699      	mov	r9, r3
 800bdcc:	688a      	ldr	r2, [r1, #8]
 800bdce:	690b      	ldr	r3, [r1, #16]
 800bdd0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800bdd4:	4293      	cmp	r3, r2
 800bdd6:	bfb8      	it	lt
 800bdd8:	4613      	movlt	r3, r2
 800bdda:	6033      	str	r3, [r6, #0]
 800bddc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800bde0:	4607      	mov	r7, r0
 800bde2:	460c      	mov	r4, r1
 800bde4:	b10a      	cbz	r2, 800bdea <_printf_common+0x26>
 800bde6:	3301      	adds	r3, #1
 800bde8:	6033      	str	r3, [r6, #0]
 800bdea:	6823      	ldr	r3, [r4, #0]
 800bdec:	0699      	lsls	r1, r3, #26
 800bdee:	bf42      	ittt	mi
 800bdf0:	6833      	ldrmi	r3, [r6, #0]
 800bdf2:	3302      	addmi	r3, #2
 800bdf4:	6033      	strmi	r3, [r6, #0]
 800bdf6:	6825      	ldr	r5, [r4, #0]
 800bdf8:	f015 0506 	ands.w	r5, r5, #6
 800bdfc:	d106      	bne.n	800be0c <_printf_common+0x48>
 800bdfe:	f104 0a19 	add.w	sl, r4, #25
 800be02:	68e3      	ldr	r3, [r4, #12]
 800be04:	6832      	ldr	r2, [r6, #0]
 800be06:	1a9b      	subs	r3, r3, r2
 800be08:	42ab      	cmp	r3, r5
 800be0a:	dc26      	bgt.n	800be5a <_printf_common+0x96>
 800be0c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800be10:	1e13      	subs	r3, r2, #0
 800be12:	6822      	ldr	r2, [r4, #0]
 800be14:	bf18      	it	ne
 800be16:	2301      	movne	r3, #1
 800be18:	0692      	lsls	r2, r2, #26
 800be1a:	d42b      	bmi.n	800be74 <_printf_common+0xb0>
 800be1c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800be20:	4649      	mov	r1, r9
 800be22:	4638      	mov	r0, r7
 800be24:	47c0      	blx	r8
 800be26:	3001      	adds	r0, #1
 800be28:	d01e      	beq.n	800be68 <_printf_common+0xa4>
 800be2a:	6823      	ldr	r3, [r4, #0]
 800be2c:	68e5      	ldr	r5, [r4, #12]
 800be2e:	6832      	ldr	r2, [r6, #0]
 800be30:	f003 0306 	and.w	r3, r3, #6
 800be34:	2b04      	cmp	r3, #4
 800be36:	bf08      	it	eq
 800be38:	1aad      	subeq	r5, r5, r2
 800be3a:	68a3      	ldr	r3, [r4, #8]
 800be3c:	6922      	ldr	r2, [r4, #16]
 800be3e:	bf0c      	ite	eq
 800be40:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800be44:	2500      	movne	r5, #0
 800be46:	4293      	cmp	r3, r2
 800be48:	bfc4      	itt	gt
 800be4a:	1a9b      	subgt	r3, r3, r2
 800be4c:	18ed      	addgt	r5, r5, r3
 800be4e:	2600      	movs	r6, #0
 800be50:	341a      	adds	r4, #26
 800be52:	42b5      	cmp	r5, r6
 800be54:	d11a      	bne.n	800be8c <_printf_common+0xc8>
 800be56:	2000      	movs	r0, #0
 800be58:	e008      	b.n	800be6c <_printf_common+0xa8>
 800be5a:	2301      	movs	r3, #1
 800be5c:	4652      	mov	r2, sl
 800be5e:	4649      	mov	r1, r9
 800be60:	4638      	mov	r0, r7
 800be62:	47c0      	blx	r8
 800be64:	3001      	adds	r0, #1
 800be66:	d103      	bne.n	800be70 <_printf_common+0xac>
 800be68:	f04f 30ff 	mov.w	r0, #4294967295
 800be6c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800be70:	3501      	adds	r5, #1
 800be72:	e7c6      	b.n	800be02 <_printf_common+0x3e>
 800be74:	18e1      	adds	r1, r4, r3
 800be76:	1c5a      	adds	r2, r3, #1
 800be78:	2030      	movs	r0, #48	; 0x30
 800be7a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800be7e:	4422      	add	r2, r4
 800be80:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800be84:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800be88:	3302      	adds	r3, #2
 800be8a:	e7c7      	b.n	800be1c <_printf_common+0x58>
 800be8c:	2301      	movs	r3, #1
 800be8e:	4622      	mov	r2, r4
 800be90:	4649      	mov	r1, r9
 800be92:	4638      	mov	r0, r7
 800be94:	47c0      	blx	r8
 800be96:	3001      	adds	r0, #1
 800be98:	d0e6      	beq.n	800be68 <_printf_common+0xa4>
 800be9a:	3601      	adds	r6, #1
 800be9c:	e7d9      	b.n	800be52 <_printf_common+0x8e>
	...

0800bea0 <_printf_i>:
 800bea0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bea4:	7e0f      	ldrb	r7, [r1, #24]
 800bea6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800bea8:	2f78      	cmp	r7, #120	; 0x78
 800beaa:	4691      	mov	r9, r2
 800beac:	4680      	mov	r8, r0
 800beae:	460c      	mov	r4, r1
 800beb0:	469a      	mov	sl, r3
 800beb2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800beb6:	d807      	bhi.n	800bec8 <_printf_i+0x28>
 800beb8:	2f62      	cmp	r7, #98	; 0x62
 800beba:	d80a      	bhi.n	800bed2 <_printf_i+0x32>
 800bebc:	2f00      	cmp	r7, #0
 800bebe:	f000 80d8 	beq.w	800c072 <_printf_i+0x1d2>
 800bec2:	2f58      	cmp	r7, #88	; 0x58
 800bec4:	f000 80a3 	beq.w	800c00e <_printf_i+0x16e>
 800bec8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800becc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800bed0:	e03a      	b.n	800bf48 <_printf_i+0xa8>
 800bed2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800bed6:	2b15      	cmp	r3, #21
 800bed8:	d8f6      	bhi.n	800bec8 <_printf_i+0x28>
 800beda:	a101      	add	r1, pc, #4	; (adr r1, 800bee0 <_printf_i+0x40>)
 800bedc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800bee0:	0800bf39 	.word	0x0800bf39
 800bee4:	0800bf4d 	.word	0x0800bf4d
 800bee8:	0800bec9 	.word	0x0800bec9
 800beec:	0800bec9 	.word	0x0800bec9
 800bef0:	0800bec9 	.word	0x0800bec9
 800bef4:	0800bec9 	.word	0x0800bec9
 800bef8:	0800bf4d 	.word	0x0800bf4d
 800befc:	0800bec9 	.word	0x0800bec9
 800bf00:	0800bec9 	.word	0x0800bec9
 800bf04:	0800bec9 	.word	0x0800bec9
 800bf08:	0800bec9 	.word	0x0800bec9
 800bf0c:	0800c059 	.word	0x0800c059
 800bf10:	0800bf7d 	.word	0x0800bf7d
 800bf14:	0800c03b 	.word	0x0800c03b
 800bf18:	0800bec9 	.word	0x0800bec9
 800bf1c:	0800bec9 	.word	0x0800bec9
 800bf20:	0800c07b 	.word	0x0800c07b
 800bf24:	0800bec9 	.word	0x0800bec9
 800bf28:	0800bf7d 	.word	0x0800bf7d
 800bf2c:	0800bec9 	.word	0x0800bec9
 800bf30:	0800bec9 	.word	0x0800bec9
 800bf34:	0800c043 	.word	0x0800c043
 800bf38:	682b      	ldr	r3, [r5, #0]
 800bf3a:	1d1a      	adds	r2, r3, #4
 800bf3c:	681b      	ldr	r3, [r3, #0]
 800bf3e:	602a      	str	r2, [r5, #0]
 800bf40:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800bf44:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800bf48:	2301      	movs	r3, #1
 800bf4a:	e0a3      	b.n	800c094 <_printf_i+0x1f4>
 800bf4c:	6820      	ldr	r0, [r4, #0]
 800bf4e:	6829      	ldr	r1, [r5, #0]
 800bf50:	0606      	lsls	r6, r0, #24
 800bf52:	f101 0304 	add.w	r3, r1, #4
 800bf56:	d50a      	bpl.n	800bf6e <_printf_i+0xce>
 800bf58:	680e      	ldr	r6, [r1, #0]
 800bf5a:	602b      	str	r3, [r5, #0]
 800bf5c:	2e00      	cmp	r6, #0
 800bf5e:	da03      	bge.n	800bf68 <_printf_i+0xc8>
 800bf60:	232d      	movs	r3, #45	; 0x2d
 800bf62:	4276      	negs	r6, r6
 800bf64:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bf68:	485e      	ldr	r0, [pc, #376]	; (800c0e4 <_printf_i+0x244>)
 800bf6a:	230a      	movs	r3, #10
 800bf6c:	e019      	b.n	800bfa2 <_printf_i+0x102>
 800bf6e:	680e      	ldr	r6, [r1, #0]
 800bf70:	602b      	str	r3, [r5, #0]
 800bf72:	f010 0f40 	tst.w	r0, #64	; 0x40
 800bf76:	bf18      	it	ne
 800bf78:	b236      	sxthne	r6, r6
 800bf7a:	e7ef      	b.n	800bf5c <_printf_i+0xbc>
 800bf7c:	682b      	ldr	r3, [r5, #0]
 800bf7e:	6820      	ldr	r0, [r4, #0]
 800bf80:	1d19      	adds	r1, r3, #4
 800bf82:	6029      	str	r1, [r5, #0]
 800bf84:	0601      	lsls	r1, r0, #24
 800bf86:	d501      	bpl.n	800bf8c <_printf_i+0xec>
 800bf88:	681e      	ldr	r6, [r3, #0]
 800bf8a:	e002      	b.n	800bf92 <_printf_i+0xf2>
 800bf8c:	0646      	lsls	r6, r0, #25
 800bf8e:	d5fb      	bpl.n	800bf88 <_printf_i+0xe8>
 800bf90:	881e      	ldrh	r6, [r3, #0]
 800bf92:	4854      	ldr	r0, [pc, #336]	; (800c0e4 <_printf_i+0x244>)
 800bf94:	2f6f      	cmp	r7, #111	; 0x6f
 800bf96:	bf0c      	ite	eq
 800bf98:	2308      	moveq	r3, #8
 800bf9a:	230a      	movne	r3, #10
 800bf9c:	2100      	movs	r1, #0
 800bf9e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800bfa2:	6865      	ldr	r5, [r4, #4]
 800bfa4:	60a5      	str	r5, [r4, #8]
 800bfa6:	2d00      	cmp	r5, #0
 800bfa8:	bfa2      	ittt	ge
 800bfaa:	6821      	ldrge	r1, [r4, #0]
 800bfac:	f021 0104 	bicge.w	r1, r1, #4
 800bfb0:	6021      	strge	r1, [r4, #0]
 800bfb2:	b90e      	cbnz	r6, 800bfb8 <_printf_i+0x118>
 800bfb4:	2d00      	cmp	r5, #0
 800bfb6:	d04d      	beq.n	800c054 <_printf_i+0x1b4>
 800bfb8:	4615      	mov	r5, r2
 800bfba:	fbb6 f1f3 	udiv	r1, r6, r3
 800bfbe:	fb03 6711 	mls	r7, r3, r1, r6
 800bfc2:	5dc7      	ldrb	r7, [r0, r7]
 800bfc4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800bfc8:	4637      	mov	r7, r6
 800bfca:	42bb      	cmp	r3, r7
 800bfcc:	460e      	mov	r6, r1
 800bfce:	d9f4      	bls.n	800bfba <_printf_i+0x11a>
 800bfd0:	2b08      	cmp	r3, #8
 800bfd2:	d10b      	bne.n	800bfec <_printf_i+0x14c>
 800bfd4:	6823      	ldr	r3, [r4, #0]
 800bfd6:	07de      	lsls	r6, r3, #31
 800bfd8:	d508      	bpl.n	800bfec <_printf_i+0x14c>
 800bfda:	6923      	ldr	r3, [r4, #16]
 800bfdc:	6861      	ldr	r1, [r4, #4]
 800bfde:	4299      	cmp	r1, r3
 800bfe0:	bfde      	ittt	le
 800bfe2:	2330      	movle	r3, #48	; 0x30
 800bfe4:	f805 3c01 	strble.w	r3, [r5, #-1]
 800bfe8:	f105 35ff 	addle.w	r5, r5, #4294967295
 800bfec:	1b52      	subs	r2, r2, r5
 800bfee:	6122      	str	r2, [r4, #16]
 800bff0:	f8cd a000 	str.w	sl, [sp]
 800bff4:	464b      	mov	r3, r9
 800bff6:	aa03      	add	r2, sp, #12
 800bff8:	4621      	mov	r1, r4
 800bffa:	4640      	mov	r0, r8
 800bffc:	f7ff fee2 	bl	800bdc4 <_printf_common>
 800c000:	3001      	adds	r0, #1
 800c002:	d14c      	bne.n	800c09e <_printf_i+0x1fe>
 800c004:	f04f 30ff 	mov.w	r0, #4294967295
 800c008:	b004      	add	sp, #16
 800c00a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c00e:	4835      	ldr	r0, [pc, #212]	; (800c0e4 <_printf_i+0x244>)
 800c010:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800c014:	6829      	ldr	r1, [r5, #0]
 800c016:	6823      	ldr	r3, [r4, #0]
 800c018:	f851 6b04 	ldr.w	r6, [r1], #4
 800c01c:	6029      	str	r1, [r5, #0]
 800c01e:	061d      	lsls	r5, r3, #24
 800c020:	d514      	bpl.n	800c04c <_printf_i+0x1ac>
 800c022:	07df      	lsls	r7, r3, #31
 800c024:	bf44      	itt	mi
 800c026:	f043 0320 	orrmi.w	r3, r3, #32
 800c02a:	6023      	strmi	r3, [r4, #0]
 800c02c:	b91e      	cbnz	r6, 800c036 <_printf_i+0x196>
 800c02e:	6823      	ldr	r3, [r4, #0]
 800c030:	f023 0320 	bic.w	r3, r3, #32
 800c034:	6023      	str	r3, [r4, #0]
 800c036:	2310      	movs	r3, #16
 800c038:	e7b0      	b.n	800bf9c <_printf_i+0xfc>
 800c03a:	6823      	ldr	r3, [r4, #0]
 800c03c:	f043 0320 	orr.w	r3, r3, #32
 800c040:	6023      	str	r3, [r4, #0]
 800c042:	2378      	movs	r3, #120	; 0x78
 800c044:	4828      	ldr	r0, [pc, #160]	; (800c0e8 <_printf_i+0x248>)
 800c046:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800c04a:	e7e3      	b.n	800c014 <_printf_i+0x174>
 800c04c:	0659      	lsls	r1, r3, #25
 800c04e:	bf48      	it	mi
 800c050:	b2b6      	uxthmi	r6, r6
 800c052:	e7e6      	b.n	800c022 <_printf_i+0x182>
 800c054:	4615      	mov	r5, r2
 800c056:	e7bb      	b.n	800bfd0 <_printf_i+0x130>
 800c058:	682b      	ldr	r3, [r5, #0]
 800c05a:	6826      	ldr	r6, [r4, #0]
 800c05c:	6961      	ldr	r1, [r4, #20]
 800c05e:	1d18      	adds	r0, r3, #4
 800c060:	6028      	str	r0, [r5, #0]
 800c062:	0635      	lsls	r5, r6, #24
 800c064:	681b      	ldr	r3, [r3, #0]
 800c066:	d501      	bpl.n	800c06c <_printf_i+0x1cc>
 800c068:	6019      	str	r1, [r3, #0]
 800c06a:	e002      	b.n	800c072 <_printf_i+0x1d2>
 800c06c:	0670      	lsls	r0, r6, #25
 800c06e:	d5fb      	bpl.n	800c068 <_printf_i+0x1c8>
 800c070:	8019      	strh	r1, [r3, #0]
 800c072:	2300      	movs	r3, #0
 800c074:	6123      	str	r3, [r4, #16]
 800c076:	4615      	mov	r5, r2
 800c078:	e7ba      	b.n	800bff0 <_printf_i+0x150>
 800c07a:	682b      	ldr	r3, [r5, #0]
 800c07c:	1d1a      	adds	r2, r3, #4
 800c07e:	602a      	str	r2, [r5, #0]
 800c080:	681d      	ldr	r5, [r3, #0]
 800c082:	6862      	ldr	r2, [r4, #4]
 800c084:	2100      	movs	r1, #0
 800c086:	4628      	mov	r0, r5
 800c088:	f7f4 f8c2 	bl	8000210 <memchr>
 800c08c:	b108      	cbz	r0, 800c092 <_printf_i+0x1f2>
 800c08e:	1b40      	subs	r0, r0, r5
 800c090:	6060      	str	r0, [r4, #4]
 800c092:	6863      	ldr	r3, [r4, #4]
 800c094:	6123      	str	r3, [r4, #16]
 800c096:	2300      	movs	r3, #0
 800c098:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c09c:	e7a8      	b.n	800bff0 <_printf_i+0x150>
 800c09e:	6923      	ldr	r3, [r4, #16]
 800c0a0:	462a      	mov	r2, r5
 800c0a2:	4649      	mov	r1, r9
 800c0a4:	4640      	mov	r0, r8
 800c0a6:	47d0      	blx	sl
 800c0a8:	3001      	adds	r0, #1
 800c0aa:	d0ab      	beq.n	800c004 <_printf_i+0x164>
 800c0ac:	6823      	ldr	r3, [r4, #0]
 800c0ae:	079b      	lsls	r3, r3, #30
 800c0b0:	d413      	bmi.n	800c0da <_printf_i+0x23a>
 800c0b2:	68e0      	ldr	r0, [r4, #12]
 800c0b4:	9b03      	ldr	r3, [sp, #12]
 800c0b6:	4298      	cmp	r0, r3
 800c0b8:	bfb8      	it	lt
 800c0ba:	4618      	movlt	r0, r3
 800c0bc:	e7a4      	b.n	800c008 <_printf_i+0x168>
 800c0be:	2301      	movs	r3, #1
 800c0c0:	4632      	mov	r2, r6
 800c0c2:	4649      	mov	r1, r9
 800c0c4:	4640      	mov	r0, r8
 800c0c6:	47d0      	blx	sl
 800c0c8:	3001      	adds	r0, #1
 800c0ca:	d09b      	beq.n	800c004 <_printf_i+0x164>
 800c0cc:	3501      	adds	r5, #1
 800c0ce:	68e3      	ldr	r3, [r4, #12]
 800c0d0:	9903      	ldr	r1, [sp, #12]
 800c0d2:	1a5b      	subs	r3, r3, r1
 800c0d4:	42ab      	cmp	r3, r5
 800c0d6:	dcf2      	bgt.n	800c0be <_printf_i+0x21e>
 800c0d8:	e7eb      	b.n	800c0b2 <_printf_i+0x212>
 800c0da:	2500      	movs	r5, #0
 800c0dc:	f104 0619 	add.w	r6, r4, #25
 800c0e0:	e7f5      	b.n	800c0ce <_printf_i+0x22e>
 800c0e2:	bf00      	nop
 800c0e4:	0801127a 	.word	0x0801127a
 800c0e8:	0801128b 	.word	0x0801128b

0800c0ec <_scanf_float>:
 800c0ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c0f0:	b087      	sub	sp, #28
 800c0f2:	4617      	mov	r7, r2
 800c0f4:	9303      	str	r3, [sp, #12]
 800c0f6:	688b      	ldr	r3, [r1, #8]
 800c0f8:	1e5a      	subs	r2, r3, #1
 800c0fa:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800c0fe:	bf83      	ittte	hi
 800c100:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800c104:	195b      	addhi	r3, r3, r5
 800c106:	9302      	strhi	r3, [sp, #8]
 800c108:	2300      	movls	r3, #0
 800c10a:	bf86      	itte	hi
 800c10c:	f240 135d 	movwhi	r3, #349	; 0x15d
 800c110:	608b      	strhi	r3, [r1, #8]
 800c112:	9302      	strls	r3, [sp, #8]
 800c114:	680b      	ldr	r3, [r1, #0]
 800c116:	468b      	mov	fp, r1
 800c118:	2500      	movs	r5, #0
 800c11a:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800c11e:	f84b 3b1c 	str.w	r3, [fp], #28
 800c122:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800c126:	4680      	mov	r8, r0
 800c128:	460c      	mov	r4, r1
 800c12a:	465e      	mov	r6, fp
 800c12c:	46aa      	mov	sl, r5
 800c12e:	46a9      	mov	r9, r5
 800c130:	9501      	str	r5, [sp, #4]
 800c132:	68a2      	ldr	r2, [r4, #8]
 800c134:	b152      	cbz	r2, 800c14c <_scanf_float+0x60>
 800c136:	683b      	ldr	r3, [r7, #0]
 800c138:	781b      	ldrb	r3, [r3, #0]
 800c13a:	2b4e      	cmp	r3, #78	; 0x4e
 800c13c:	d864      	bhi.n	800c208 <_scanf_float+0x11c>
 800c13e:	2b40      	cmp	r3, #64	; 0x40
 800c140:	d83c      	bhi.n	800c1bc <_scanf_float+0xd0>
 800c142:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800c146:	b2c8      	uxtb	r0, r1
 800c148:	280e      	cmp	r0, #14
 800c14a:	d93a      	bls.n	800c1c2 <_scanf_float+0xd6>
 800c14c:	f1b9 0f00 	cmp.w	r9, #0
 800c150:	d003      	beq.n	800c15a <_scanf_float+0x6e>
 800c152:	6823      	ldr	r3, [r4, #0]
 800c154:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800c158:	6023      	str	r3, [r4, #0]
 800c15a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c15e:	f1ba 0f01 	cmp.w	sl, #1
 800c162:	f200 8113 	bhi.w	800c38c <_scanf_float+0x2a0>
 800c166:	455e      	cmp	r6, fp
 800c168:	f200 8105 	bhi.w	800c376 <_scanf_float+0x28a>
 800c16c:	2501      	movs	r5, #1
 800c16e:	4628      	mov	r0, r5
 800c170:	b007      	add	sp, #28
 800c172:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c176:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800c17a:	2a0d      	cmp	r2, #13
 800c17c:	d8e6      	bhi.n	800c14c <_scanf_float+0x60>
 800c17e:	a101      	add	r1, pc, #4	; (adr r1, 800c184 <_scanf_float+0x98>)
 800c180:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800c184:	0800c2c3 	.word	0x0800c2c3
 800c188:	0800c14d 	.word	0x0800c14d
 800c18c:	0800c14d 	.word	0x0800c14d
 800c190:	0800c14d 	.word	0x0800c14d
 800c194:	0800c323 	.word	0x0800c323
 800c198:	0800c2fb 	.word	0x0800c2fb
 800c19c:	0800c14d 	.word	0x0800c14d
 800c1a0:	0800c14d 	.word	0x0800c14d
 800c1a4:	0800c2d1 	.word	0x0800c2d1
 800c1a8:	0800c14d 	.word	0x0800c14d
 800c1ac:	0800c14d 	.word	0x0800c14d
 800c1b0:	0800c14d 	.word	0x0800c14d
 800c1b4:	0800c14d 	.word	0x0800c14d
 800c1b8:	0800c289 	.word	0x0800c289
 800c1bc:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800c1c0:	e7db      	b.n	800c17a <_scanf_float+0x8e>
 800c1c2:	290e      	cmp	r1, #14
 800c1c4:	d8c2      	bhi.n	800c14c <_scanf_float+0x60>
 800c1c6:	a001      	add	r0, pc, #4	; (adr r0, 800c1cc <_scanf_float+0xe0>)
 800c1c8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800c1cc:	0800c27b 	.word	0x0800c27b
 800c1d0:	0800c14d 	.word	0x0800c14d
 800c1d4:	0800c27b 	.word	0x0800c27b
 800c1d8:	0800c30f 	.word	0x0800c30f
 800c1dc:	0800c14d 	.word	0x0800c14d
 800c1e0:	0800c229 	.word	0x0800c229
 800c1e4:	0800c265 	.word	0x0800c265
 800c1e8:	0800c265 	.word	0x0800c265
 800c1ec:	0800c265 	.word	0x0800c265
 800c1f0:	0800c265 	.word	0x0800c265
 800c1f4:	0800c265 	.word	0x0800c265
 800c1f8:	0800c265 	.word	0x0800c265
 800c1fc:	0800c265 	.word	0x0800c265
 800c200:	0800c265 	.word	0x0800c265
 800c204:	0800c265 	.word	0x0800c265
 800c208:	2b6e      	cmp	r3, #110	; 0x6e
 800c20a:	d809      	bhi.n	800c220 <_scanf_float+0x134>
 800c20c:	2b60      	cmp	r3, #96	; 0x60
 800c20e:	d8b2      	bhi.n	800c176 <_scanf_float+0x8a>
 800c210:	2b54      	cmp	r3, #84	; 0x54
 800c212:	d077      	beq.n	800c304 <_scanf_float+0x218>
 800c214:	2b59      	cmp	r3, #89	; 0x59
 800c216:	d199      	bne.n	800c14c <_scanf_float+0x60>
 800c218:	2d07      	cmp	r5, #7
 800c21a:	d197      	bne.n	800c14c <_scanf_float+0x60>
 800c21c:	2508      	movs	r5, #8
 800c21e:	e029      	b.n	800c274 <_scanf_float+0x188>
 800c220:	2b74      	cmp	r3, #116	; 0x74
 800c222:	d06f      	beq.n	800c304 <_scanf_float+0x218>
 800c224:	2b79      	cmp	r3, #121	; 0x79
 800c226:	e7f6      	b.n	800c216 <_scanf_float+0x12a>
 800c228:	6821      	ldr	r1, [r4, #0]
 800c22a:	05c8      	lsls	r0, r1, #23
 800c22c:	d51a      	bpl.n	800c264 <_scanf_float+0x178>
 800c22e:	9b02      	ldr	r3, [sp, #8]
 800c230:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800c234:	6021      	str	r1, [r4, #0]
 800c236:	f109 0901 	add.w	r9, r9, #1
 800c23a:	b11b      	cbz	r3, 800c244 <_scanf_float+0x158>
 800c23c:	3b01      	subs	r3, #1
 800c23e:	3201      	adds	r2, #1
 800c240:	9302      	str	r3, [sp, #8]
 800c242:	60a2      	str	r2, [r4, #8]
 800c244:	68a3      	ldr	r3, [r4, #8]
 800c246:	3b01      	subs	r3, #1
 800c248:	60a3      	str	r3, [r4, #8]
 800c24a:	6923      	ldr	r3, [r4, #16]
 800c24c:	3301      	adds	r3, #1
 800c24e:	6123      	str	r3, [r4, #16]
 800c250:	687b      	ldr	r3, [r7, #4]
 800c252:	3b01      	subs	r3, #1
 800c254:	2b00      	cmp	r3, #0
 800c256:	607b      	str	r3, [r7, #4]
 800c258:	f340 8084 	ble.w	800c364 <_scanf_float+0x278>
 800c25c:	683b      	ldr	r3, [r7, #0]
 800c25e:	3301      	adds	r3, #1
 800c260:	603b      	str	r3, [r7, #0]
 800c262:	e766      	b.n	800c132 <_scanf_float+0x46>
 800c264:	eb1a 0f05 	cmn.w	sl, r5
 800c268:	f47f af70 	bne.w	800c14c <_scanf_float+0x60>
 800c26c:	6822      	ldr	r2, [r4, #0]
 800c26e:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800c272:	6022      	str	r2, [r4, #0]
 800c274:	f806 3b01 	strb.w	r3, [r6], #1
 800c278:	e7e4      	b.n	800c244 <_scanf_float+0x158>
 800c27a:	6822      	ldr	r2, [r4, #0]
 800c27c:	0610      	lsls	r0, r2, #24
 800c27e:	f57f af65 	bpl.w	800c14c <_scanf_float+0x60>
 800c282:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800c286:	e7f4      	b.n	800c272 <_scanf_float+0x186>
 800c288:	f1ba 0f00 	cmp.w	sl, #0
 800c28c:	d10e      	bne.n	800c2ac <_scanf_float+0x1c0>
 800c28e:	f1b9 0f00 	cmp.w	r9, #0
 800c292:	d10e      	bne.n	800c2b2 <_scanf_float+0x1c6>
 800c294:	6822      	ldr	r2, [r4, #0]
 800c296:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800c29a:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800c29e:	d108      	bne.n	800c2b2 <_scanf_float+0x1c6>
 800c2a0:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800c2a4:	6022      	str	r2, [r4, #0]
 800c2a6:	f04f 0a01 	mov.w	sl, #1
 800c2aa:	e7e3      	b.n	800c274 <_scanf_float+0x188>
 800c2ac:	f1ba 0f02 	cmp.w	sl, #2
 800c2b0:	d055      	beq.n	800c35e <_scanf_float+0x272>
 800c2b2:	2d01      	cmp	r5, #1
 800c2b4:	d002      	beq.n	800c2bc <_scanf_float+0x1d0>
 800c2b6:	2d04      	cmp	r5, #4
 800c2b8:	f47f af48 	bne.w	800c14c <_scanf_float+0x60>
 800c2bc:	3501      	adds	r5, #1
 800c2be:	b2ed      	uxtb	r5, r5
 800c2c0:	e7d8      	b.n	800c274 <_scanf_float+0x188>
 800c2c2:	f1ba 0f01 	cmp.w	sl, #1
 800c2c6:	f47f af41 	bne.w	800c14c <_scanf_float+0x60>
 800c2ca:	f04f 0a02 	mov.w	sl, #2
 800c2ce:	e7d1      	b.n	800c274 <_scanf_float+0x188>
 800c2d0:	b97d      	cbnz	r5, 800c2f2 <_scanf_float+0x206>
 800c2d2:	f1b9 0f00 	cmp.w	r9, #0
 800c2d6:	f47f af3c 	bne.w	800c152 <_scanf_float+0x66>
 800c2da:	6822      	ldr	r2, [r4, #0]
 800c2dc:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800c2e0:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800c2e4:	f47f af39 	bne.w	800c15a <_scanf_float+0x6e>
 800c2e8:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800c2ec:	6022      	str	r2, [r4, #0]
 800c2ee:	2501      	movs	r5, #1
 800c2f0:	e7c0      	b.n	800c274 <_scanf_float+0x188>
 800c2f2:	2d03      	cmp	r5, #3
 800c2f4:	d0e2      	beq.n	800c2bc <_scanf_float+0x1d0>
 800c2f6:	2d05      	cmp	r5, #5
 800c2f8:	e7de      	b.n	800c2b8 <_scanf_float+0x1cc>
 800c2fa:	2d02      	cmp	r5, #2
 800c2fc:	f47f af26 	bne.w	800c14c <_scanf_float+0x60>
 800c300:	2503      	movs	r5, #3
 800c302:	e7b7      	b.n	800c274 <_scanf_float+0x188>
 800c304:	2d06      	cmp	r5, #6
 800c306:	f47f af21 	bne.w	800c14c <_scanf_float+0x60>
 800c30a:	2507      	movs	r5, #7
 800c30c:	e7b2      	b.n	800c274 <_scanf_float+0x188>
 800c30e:	6822      	ldr	r2, [r4, #0]
 800c310:	0591      	lsls	r1, r2, #22
 800c312:	f57f af1b 	bpl.w	800c14c <_scanf_float+0x60>
 800c316:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800c31a:	6022      	str	r2, [r4, #0]
 800c31c:	f8cd 9004 	str.w	r9, [sp, #4]
 800c320:	e7a8      	b.n	800c274 <_scanf_float+0x188>
 800c322:	6822      	ldr	r2, [r4, #0]
 800c324:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800c328:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800c32c:	d006      	beq.n	800c33c <_scanf_float+0x250>
 800c32e:	0550      	lsls	r0, r2, #21
 800c330:	f57f af0c 	bpl.w	800c14c <_scanf_float+0x60>
 800c334:	f1b9 0f00 	cmp.w	r9, #0
 800c338:	f43f af0f 	beq.w	800c15a <_scanf_float+0x6e>
 800c33c:	0591      	lsls	r1, r2, #22
 800c33e:	bf58      	it	pl
 800c340:	9901      	ldrpl	r1, [sp, #4]
 800c342:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800c346:	bf58      	it	pl
 800c348:	eba9 0101 	subpl.w	r1, r9, r1
 800c34c:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800c350:	bf58      	it	pl
 800c352:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800c356:	6022      	str	r2, [r4, #0]
 800c358:	f04f 0900 	mov.w	r9, #0
 800c35c:	e78a      	b.n	800c274 <_scanf_float+0x188>
 800c35e:	f04f 0a03 	mov.w	sl, #3
 800c362:	e787      	b.n	800c274 <_scanf_float+0x188>
 800c364:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800c368:	4639      	mov	r1, r7
 800c36a:	4640      	mov	r0, r8
 800c36c:	4798      	blx	r3
 800c36e:	2800      	cmp	r0, #0
 800c370:	f43f aedf 	beq.w	800c132 <_scanf_float+0x46>
 800c374:	e6ea      	b.n	800c14c <_scanf_float+0x60>
 800c376:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800c37a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800c37e:	463a      	mov	r2, r7
 800c380:	4640      	mov	r0, r8
 800c382:	4798      	blx	r3
 800c384:	6923      	ldr	r3, [r4, #16]
 800c386:	3b01      	subs	r3, #1
 800c388:	6123      	str	r3, [r4, #16]
 800c38a:	e6ec      	b.n	800c166 <_scanf_float+0x7a>
 800c38c:	1e6b      	subs	r3, r5, #1
 800c38e:	2b06      	cmp	r3, #6
 800c390:	d825      	bhi.n	800c3de <_scanf_float+0x2f2>
 800c392:	2d02      	cmp	r5, #2
 800c394:	d836      	bhi.n	800c404 <_scanf_float+0x318>
 800c396:	455e      	cmp	r6, fp
 800c398:	f67f aee8 	bls.w	800c16c <_scanf_float+0x80>
 800c39c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800c3a0:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800c3a4:	463a      	mov	r2, r7
 800c3a6:	4640      	mov	r0, r8
 800c3a8:	4798      	blx	r3
 800c3aa:	6923      	ldr	r3, [r4, #16]
 800c3ac:	3b01      	subs	r3, #1
 800c3ae:	6123      	str	r3, [r4, #16]
 800c3b0:	e7f1      	b.n	800c396 <_scanf_float+0x2aa>
 800c3b2:	9802      	ldr	r0, [sp, #8]
 800c3b4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800c3b8:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800c3bc:	9002      	str	r0, [sp, #8]
 800c3be:	463a      	mov	r2, r7
 800c3c0:	4640      	mov	r0, r8
 800c3c2:	4798      	blx	r3
 800c3c4:	6923      	ldr	r3, [r4, #16]
 800c3c6:	3b01      	subs	r3, #1
 800c3c8:	6123      	str	r3, [r4, #16]
 800c3ca:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c3ce:	fa5f fa8a 	uxtb.w	sl, sl
 800c3d2:	f1ba 0f02 	cmp.w	sl, #2
 800c3d6:	d1ec      	bne.n	800c3b2 <_scanf_float+0x2c6>
 800c3d8:	3d03      	subs	r5, #3
 800c3da:	b2ed      	uxtb	r5, r5
 800c3dc:	1b76      	subs	r6, r6, r5
 800c3de:	6823      	ldr	r3, [r4, #0]
 800c3e0:	05da      	lsls	r2, r3, #23
 800c3e2:	d52f      	bpl.n	800c444 <_scanf_float+0x358>
 800c3e4:	055b      	lsls	r3, r3, #21
 800c3e6:	d510      	bpl.n	800c40a <_scanf_float+0x31e>
 800c3e8:	455e      	cmp	r6, fp
 800c3ea:	f67f aebf 	bls.w	800c16c <_scanf_float+0x80>
 800c3ee:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800c3f2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800c3f6:	463a      	mov	r2, r7
 800c3f8:	4640      	mov	r0, r8
 800c3fa:	4798      	blx	r3
 800c3fc:	6923      	ldr	r3, [r4, #16]
 800c3fe:	3b01      	subs	r3, #1
 800c400:	6123      	str	r3, [r4, #16]
 800c402:	e7f1      	b.n	800c3e8 <_scanf_float+0x2fc>
 800c404:	46aa      	mov	sl, r5
 800c406:	9602      	str	r6, [sp, #8]
 800c408:	e7df      	b.n	800c3ca <_scanf_float+0x2de>
 800c40a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800c40e:	6923      	ldr	r3, [r4, #16]
 800c410:	2965      	cmp	r1, #101	; 0x65
 800c412:	f103 33ff 	add.w	r3, r3, #4294967295
 800c416:	f106 35ff 	add.w	r5, r6, #4294967295
 800c41a:	6123      	str	r3, [r4, #16]
 800c41c:	d00c      	beq.n	800c438 <_scanf_float+0x34c>
 800c41e:	2945      	cmp	r1, #69	; 0x45
 800c420:	d00a      	beq.n	800c438 <_scanf_float+0x34c>
 800c422:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800c426:	463a      	mov	r2, r7
 800c428:	4640      	mov	r0, r8
 800c42a:	4798      	blx	r3
 800c42c:	6923      	ldr	r3, [r4, #16]
 800c42e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800c432:	3b01      	subs	r3, #1
 800c434:	1eb5      	subs	r5, r6, #2
 800c436:	6123      	str	r3, [r4, #16]
 800c438:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800c43c:	463a      	mov	r2, r7
 800c43e:	4640      	mov	r0, r8
 800c440:	4798      	blx	r3
 800c442:	462e      	mov	r6, r5
 800c444:	6825      	ldr	r5, [r4, #0]
 800c446:	f015 0510 	ands.w	r5, r5, #16
 800c44a:	d159      	bne.n	800c500 <_scanf_float+0x414>
 800c44c:	7035      	strb	r5, [r6, #0]
 800c44e:	6823      	ldr	r3, [r4, #0]
 800c450:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800c454:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c458:	d11b      	bne.n	800c492 <_scanf_float+0x3a6>
 800c45a:	9b01      	ldr	r3, [sp, #4]
 800c45c:	454b      	cmp	r3, r9
 800c45e:	eba3 0209 	sub.w	r2, r3, r9
 800c462:	d123      	bne.n	800c4ac <_scanf_float+0x3c0>
 800c464:	2200      	movs	r2, #0
 800c466:	4659      	mov	r1, fp
 800c468:	4640      	mov	r0, r8
 800c46a:	f000 fedf 	bl	800d22c <_strtod_r>
 800c46e:	6822      	ldr	r2, [r4, #0]
 800c470:	9b03      	ldr	r3, [sp, #12]
 800c472:	f012 0f02 	tst.w	r2, #2
 800c476:	ec57 6b10 	vmov	r6, r7, d0
 800c47a:	681b      	ldr	r3, [r3, #0]
 800c47c:	d021      	beq.n	800c4c2 <_scanf_float+0x3d6>
 800c47e:	9903      	ldr	r1, [sp, #12]
 800c480:	1d1a      	adds	r2, r3, #4
 800c482:	600a      	str	r2, [r1, #0]
 800c484:	681b      	ldr	r3, [r3, #0]
 800c486:	e9c3 6700 	strd	r6, r7, [r3]
 800c48a:	68e3      	ldr	r3, [r4, #12]
 800c48c:	3301      	adds	r3, #1
 800c48e:	60e3      	str	r3, [r4, #12]
 800c490:	e66d      	b.n	800c16e <_scanf_float+0x82>
 800c492:	9b04      	ldr	r3, [sp, #16]
 800c494:	2b00      	cmp	r3, #0
 800c496:	d0e5      	beq.n	800c464 <_scanf_float+0x378>
 800c498:	9905      	ldr	r1, [sp, #20]
 800c49a:	230a      	movs	r3, #10
 800c49c:	462a      	mov	r2, r5
 800c49e:	3101      	adds	r1, #1
 800c4a0:	4640      	mov	r0, r8
 800c4a2:	f000 ffb3 	bl	800d40c <_strtol_r>
 800c4a6:	9b04      	ldr	r3, [sp, #16]
 800c4a8:	9e05      	ldr	r6, [sp, #20]
 800c4aa:	1ac2      	subs	r2, r0, r3
 800c4ac:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800c4b0:	429e      	cmp	r6, r3
 800c4b2:	bf28      	it	cs
 800c4b4:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800c4b8:	4912      	ldr	r1, [pc, #72]	; (800c504 <_scanf_float+0x418>)
 800c4ba:	4630      	mov	r0, r6
 800c4bc:	f000 f860 	bl	800c580 <siprintf>
 800c4c0:	e7d0      	b.n	800c464 <_scanf_float+0x378>
 800c4c2:	9903      	ldr	r1, [sp, #12]
 800c4c4:	f012 0f04 	tst.w	r2, #4
 800c4c8:	f103 0204 	add.w	r2, r3, #4
 800c4cc:	600a      	str	r2, [r1, #0]
 800c4ce:	d1d9      	bne.n	800c484 <_scanf_float+0x398>
 800c4d0:	f8d3 8000 	ldr.w	r8, [r3]
 800c4d4:	ee10 2a10 	vmov	r2, s0
 800c4d8:	ee10 0a10 	vmov	r0, s0
 800c4dc:	463b      	mov	r3, r7
 800c4de:	4639      	mov	r1, r7
 800c4e0:	f7f4 fb3c 	bl	8000b5c <__aeabi_dcmpun>
 800c4e4:	b128      	cbz	r0, 800c4f2 <_scanf_float+0x406>
 800c4e6:	4808      	ldr	r0, [pc, #32]	; (800c508 <_scanf_float+0x41c>)
 800c4e8:	f000 f810 	bl	800c50c <nanf>
 800c4ec:	ed88 0a00 	vstr	s0, [r8]
 800c4f0:	e7cb      	b.n	800c48a <_scanf_float+0x39e>
 800c4f2:	4630      	mov	r0, r6
 800c4f4:	4639      	mov	r1, r7
 800c4f6:	f7f4 fb8f 	bl	8000c18 <__aeabi_d2f>
 800c4fa:	f8c8 0000 	str.w	r0, [r8]
 800c4fe:	e7c4      	b.n	800c48a <_scanf_float+0x39e>
 800c500:	2500      	movs	r5, #0
 800c502:	e634      	b.n	800c16e <_scanf_float+0x82>
 800c504:	0801129c 	.word	0x0801129c
 800c508:	080113a7 	.word	0x080113a7

0800c50c <nanf>:
 800c50c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800c514 <nanf+0x8>
 800c510:	4770      	bx	lr
 800c512:	bf00      	nop
 800c514:	7fc00000 	.word	0x7fc00000

0800c518 <sniprintf>:
 800c518:	b40c      	push	{r2, r3}
 800c51a:	b530      	push	{r4, r5, lr}
 800c51c:	4b17      	ldr	r3, [pc, #92]	; (800c57c <sniprintf+0x64>)
 800c51e:	1e0c      	subs	r4, r1, #0
 800c520:	681d      	ldr	r5, [r3, #0]
 800c522:	b09d      	sub	sp, #116	; 0x74
 800c524:	da08      	bge.n	800c538 <sniprintf+0x20>
 800c526:	238b      	movs	r3, #139	; 0x8b
 800c528:	602b      	str	r3, [r5, #0]
 800c52a:	f04f 30ff 	mov.w	r0, #4294967295
 800c52e:	b01d      	add	sp, #116	; 0x74
 800c530:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c534:	b002      	add	sp, #8
 800c536:	4770      	bx	lr
 800c538:	f44f 7302 	mov.w	r3, #520	; 0x208
 800c53c:	f8ad 3014 	strh.w	r3, [sp, #20]
 800c540:	bf14      	ite	ne
 800c542:	f104 33ff 	addne.w	r3, r4, #4294967295
 800c546:	4623      	moveq	r3, r4
 800c548:	9304      	str	r3, [sp, #16]
 800c54a:	9307      	str	r3, [sp, #28]
 800c54c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800c550:	9002      	str	r0, [sp, #8]
 800c552:	9006      	str	r0, [sp, #24]
 800c554:	f8ad 3016 	strh.w	r3, [sp, #22]
 800c558:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800c55a:	ab21      	add	r3, sp, #132	; 0x84
 800c55c:	a902      	add	r1, sp, #8
 800c55e:	4628      	mov	r0, r5
 800c560:	9301      	str	r3, [sp, #4]
 800c562:	f002 ffb1 	bl	800f4c8 <_svfiprintf_r>
 800c566:	1c43      	adds	r3, r0, #1
 800c568:	bfbc      	itt	lt
 800c56a:	238b      	movlt	r3, #139	; 0x8b
 800c56c:	602b      	strlt	r3, [r5, #0]
 800c56e:	2c00      	cmp	r4, #0
 800c570:	d0dd      	beq.n	800c52e <sniprintf+0x16>
 800c572:	9b02      	ldr	r3, [sp, #8]
 800c574:	2200      	movs	r2, #0
 800c576:	701a      	strb	r2, [r3, #0]
 800c578:	e7d9      	b.n	800c52e <sniprintf+0x16>
 800c57a:	bf00      	nop
 800c57c:	20000020 	.word	0x20000020

0800c580 <siprintf>:
 800c580:	b40e      	push	{r1, r2, r3}
 800c582:	b500      	push	{lr}
 800c584:	b09c      	sub	sp, #112	; 0x70
 800c586:	ab1d      	add	r3, sp, #116	; 0x74
 800c588:	9002      	str	r0, [sp, #8]
 800c58a:	9006      	str	r0, [sp, #24]
 800c58c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800c590:	4809      	ldr	r0, [pc, #36]	; (800c5b8 <siprintf+0x38>)
 800c592:	9107      	str	r1, [sp, #28]
 800c594:	9104      	str	r1, [sp, #16]
 800c596:	4909      	ldr	r1, [pc, #36]	; (800c5bc <siprintf+0x3c>)
 800c598:	f853 2b04 	ldr.w	r2, [r3], #4
 800c59c:	9105      	str	r1, [sp, #20]
 800c59e:	6800      	ldr	r0, [r0, #0]
 800c5a0:	9301      	str	r3, [sp, #4]
 800c5a2:	a902      	add	r1, sp, #8
 800c5a4:	f002 ff90 	bl	800f4c8 <_svfiprintf_r>
 800c5a8:	9b02      	ldr	r3, [sp, #8]
 800c5aa:	2200      	movs	r2, #0
 800c5ac:	701a      	strb	r2, [r3, #0]
 800c5ae:	b01c      	add	sp, #112	; 0x70
 800c5b0:	f85d eb04 	ldr.w	lr, [sp], #4
 800c5b4:	b003      	add	sp, #12
 800c5b6:	4770      	bx	lr
 800c5b8:	20000020 	.word	0x20000020
 800c5bc:	ffff0208 	.word	0xffff0208

0800c5c0 <strncpy>:
 800c5c0:	b510      	push	{r4, lr}
 800c5c2:	3901      	subs	r1, #1
 800c5c4:	4603      	mov	r3, r0
 800c5c6:	b132      	cbz	r2, 800c5d6 <strncpy+0x16>
 800c5c8:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800c5cc:	f803 4b01 	strb.w	r4, [r3], #1
 800c5d0:	3a01      	subs	r2, #1
 800c5d2:	2c00      	cmp	r4, #0
 800c5d4:	d1f7      	bne.n	800c5c6 <strncpy+0x6>
 800c5d6:	441a      	add	r2, r3
 800c5d8:	2100      	movs	r1, #0
 800c5da:	4293      	cmp	r3, r2
 800c5dc:	d100      	bne.n	800c5e0 <strncpy+0x20>
 800c5de:	bd10      	pop	{r4, pc}
 800c5e0:	f803 1b01 	strb.w	r1, [r3], #1
 800c5e4:	e7f9      	b.n	800c5da <strncpy+0x1a>

0800c5e6 <sulp>:
 800c5e6:	b570      	push	{r4, r5, r6, lr}
 800c5e8:	4604      	mov	r4, r0
 800c5ea:	460d      	mov	r5, r1
 800c5ec:	ec45 4b10 	vmov	d0, r4, r5
 800c5f0:	4616      	mov	r6, r2
 800c5f2:	f002 fcc7 	bl	800ef84 <__ulp>
 800c5f6:	ec51 0b10 	vmov	r0, r1, d0
 800c5fa:	b17e      	cbz	r6, 800c61c <sulp+0x36>
 800c5fc:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800c600:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800c604:	2b00      	cmp	r3, #0
 800c606:	dd09      	ble.n	800c61c <sulp+0x36>
 800c608:	051b      	lsls	r3, r3, #20
 800c60a:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800c60e:	2400      	movs	r4, #0
 800c610:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800c614:	4622      	mov	r2, r4
 800c616:	462b      	mov	r3, r5
 800c618:	f7f4 f806 	bl	8000628 <__aeabi_dmul>
 800c61c:	bd70      	pop	{r4, r5, r6, pc}
	...

0800c620 <_strtod_l>:
 800c620:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c624:	ed2d 8b02 	vpush	{d8}
 800c628:	b09d      	sub	sp, #116	; 0x74
 800c62a:	461f      	mov	r7, r3
 800c62c:	2300      	movs	r3, #0
 800c62e:	9318      	str	r3, [sp, #96]	; 0x60
 800c630:	4ba2      	ldr	r3, [pc, #648]	; (800c8bc <_strtod_l+0x29c>)
 800c632:	9213      	str	r2, [sp, #76]	; 0x4c
 800c634:	681b      	ldr	r3, [r3, #0]
 800c636:	9305      	str	r3, [sp, #20]
 800c638:	4604      	mov	r4, r0
 800c63a:	4618      	mov	r0, r3
 800c63c:	4688      	mov	r8, r1
 800c63e:	f7f3 fdd9 	bl	80001f4 <strlen>
 800c642:	f04f 0a00 	mov.w	sl, #0
 800c646:	4605      	mov	r5, r0
 800c648:	f04f 0b00 	mov.w	fp, #0
 800c64c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800c650:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c652:	781a      	ldrb	r2, [r3, #0]
 800c654:	2a2b      	cmp	r2, #43	; 0x2b
 800c656:	d04e      	beq.n	800c6f6 <_strtod_l+0xd6>
 800c658:	d83b      	bhi.n	800c6d2 <_strtod_l+0xb2>
 800c65a:	2a0d      	cmp	r2, #13
 800c65c:	d834      	bhi.n	800c6c8 <_strtod_l+0xa8>
 800c65e:	2a08      	cmp	r2, #8
 800c660:	d834      	bhi.n	800c6cc <_strtod_l+0xac>
 800c662:	2a00      	cmp	r2, #0
 800c664:	d03e      	beq.n	800c6e4 <_strtod_l+0xc4>
 800c666:	2300      	movs	r3, #0
 800c668:	930a      	str	r3, [sp, #40]	; 0x28
 800c66a:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800c66c:	7833      	ldrb	r3, [r6, #0]
 800c66e:	2b30      	cmp	r3, #48	; 0x30
 800c670:	f040 80b0 	bne.w	800c7d4 <_strtod_l+0x1b4>
 800c674:	7873      	ldrb	r3, [r6, #1]
 800c676:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800c67a:	2b58      	cmp	r3, #88	; 0x58
 800c67c:	d168      	bne.n	800c750 <_strtod_l+0x130>
 800c67e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c680:	9301      	str	r3, [sp, #4]
 800c682:	ab18      	add	r3, sp, #96	; 0x60
 800c684:	9702      	str	r7, [sp, #8]
 800c686:	9300      	str	r3, [sp, #0]
 800c688:	4a8d      	ldr	r2, [pc, #564]	; (800c8c0 <_strtod_l+0x2a0>)
 800c68a:	ab19      	add	r3, sp, #100	; 0x64
 800c68c:	a917      	add	r1, sp, #92	; 0x5c
 800c68e:	4620      	mov	r0, r4
 800c690:	f001 fdd2 	bl	800e238 <__gethex>
 800c694:	f010 0707 	ands.w	r7, r0, #7
 800c698:	4605      	mov	r5, r0
 800c69a:	d005      	beq.n	800c6a8 <_strtod_l+0x88>
 800c69c:	2f06      	cmp	r7, #6
 800c69e:	d12c      	bne.n	800c6fa <_strtod_l+0xda>
 800c6a0:	3601      	adds	r6, #1
 800c6a2:	2300      	movs	r3, #0
 800c6a4:	9617      	str	r6, [sp, #92]	; 0x5c
 800c6a6:	930a      	str	r3, [sp, #40]	; 0x28
 800c6a8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800c6aa:	2b00      	cmp	r3, #0
 800c6ac:	f040 8590 	bne.w	800d1d0 <_strtod_l+0xbb0>
 800c6b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c6b2:	b1eb      	cbz	r3, 800c6f0 <_strtod_l+0xd0>
 800c6b4:	4652      	mov	r2, sl
 800c6b6:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800c6ba:	ec43 2b10 	vmov	d0, r2, r3
 800c6be:	b01d      	add	sp, #116	; 0x74
 800c6c0:	ecbd 8b02 	vpop	{d8}
 800c6c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c6c8:	2a20      	cmp	r2, #32
 800c6ca:	d1cc      	bne.n	800c666 <_strtod_l+0x46>
 800c6cc:	3301      	adds	r3, #1
 800c6ce:	9317      	str	r3, [sp, #92]	; 0x5c
 800c6d0:	e7be      	b.n	800c650 <_strtod_l+0x30>
 800c6d2:	2a2d      	cmp	r2, #45	; 0x2d
 800c6d4:	d1c7      	bne.n	800c666 <_strtod_l+0x46>
 800c6d6:	2201      	movs	r2, #1
 800c6d8:	920a      	str	r2, [sp, #40]	; 0x28
 800c6da:	1c5a      	adds	r2, r3, #1
 800c6dc:	9217      	str	r2, [sp, #92]	; 0x5c
 800c6de:	785b      	ldrb	r3, [r3, #1]
 800c6e0:	2b00      	cmp	r3, #0
 800c6e2:	d1c2      	bne.n	800c66a <_strtod_l+0x4a>
 800c6e4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800c6e6:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800c6ea:	2b00      	cmp	r3, #0
 800c6ec:	f040 856e 	bne.w	800d1cc <_strtod_l+0xbac>
 800c6f0:	4652      	mov	r2, sl
 800c6f2:	465b      	mov	r3, fp
 800c6f4:	e7e1      	b.n	800c6ba <_strtod_l+0x9a>
 800c6f6:	2200      	movs	r2, #0
 800c6f8:	e7ee      	b.n	800c6d8 <_strtod_l+0xb8>
 800c6fa:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800c6fc:	b13a      	cbz	r2, 800c70e <_strtod_l+0xee>
 800c6fe:	2135      	movs	r1, #53	; 0x35
 800c700:	a81a      	add	r0, sp, #104	; 0x68
 800c702:	f002 fd4a 	bl	800f19a <__copybits>
 800c706:	9918      	ldr	r1, [sp, #96]	; 0x60
 800c708:	4620      	mov	r0, r4
 800c70a:	f002 f909 	bl	800e920 <_Bfree>
 800c70e:	3f01      	subs	r7, #1
 800c710:	2f04      	cmp	r7, #4
 800c712:	d806      	bhi.n	800c722 <_strtod_l+0x102>
 800c714:	e8df f007 	tbb	[pc, r7]
 800c718:	1714030a 	.word	0x1714030a
 800c71c:	0a          	.byte	0x0a
 800c71d:	00          	.byte	0x00
 800c71e:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 800c722:	0728      	lsls	r0, r5, #28
 800c724:	d5c0      	bpl.n	800c6a8 <_strtod_l+0x88>
 800c726:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800c72a:	e7bd      	b.n	800c6a8 <_strtod_l+0x88>
 800c72c:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 800c730:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800c732:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800c736:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800c73a:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800c73e:	e7f0      	b.n	800c722 <_strtod_l+0x102>
 800c740:	f8df b180 	ldr.w	fp, [pc, #384]	; 800c8c4 <_strtod_l+0x2a4>
 800c744:	e7ed      	b.n	800c722 <_strtod_l+0x102>
 800c746:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800c74a:	f04f 3aff 	mov.w	sl, #4294967295
 800c74e:	e7e8      	b.n	800c722 <_strtod_l+0x102>
 800c750:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c752:	1c5a      	adds	r2, r3, #1
 800c754:	9217      	str	r2, [sp, #92]	; 0x5c
 800c756:	785b      	ldrb	r3, [r3, #1]
 800c758:	2b30      	cmp	r3, #48	; 0x30
 800c75a:	d0f9      	beq.n	800c750 <_strtod_l+0x130>
 800c75c:	2b00      	cmp	r3, #0
 800c75e:	d0a3      	beq.n	800c6a8 <_strtod_l+0x88>
 800c760:	2301      	movs	r3, #1
 800c762:	f04f 0900 	mov.w	r9, #0
 800c766:	9304      	str	r3, [sp, #16]
 800c768:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c76a:	9308      	str	r3, [sp, #32]
 800c76c:	f8cd 901c 	str.w	r9, [sp, #28]
 800c770:	464f      	mov	r7, r9
 800c772:	220a      	movs	r2, #10
 800c774:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800c776:	7806      	ldrb	r6, [r0, #0]
 800c778:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800c77c:	b2d9      	uxtb	r1, r3
 800c77e:	2909      	cmp	r1, #9
 800c780:	d92a      	bls.n	800c7d8 <_strtod_l+0x1b8>
 800c782:	9905      	ldr	r1, [sp, #20]
 800c784:	462a      	mov	r2, r5
 800c786:	f003 f913 	bl	800f9b0 <strncmp>
 800c78a:	b398      	cbz	r0, 800c7f4 <_strtod_l+0x1d4>
 800c78c:	2000      	movs	r0, #0
 800c78e:	4632      	mov	r2, r6
 800c790:	463d      	mov	r5, r7
 800c792:	9005      	str	r0, [sp, #20]
 800c794:	4603      	mov	r3, r0
 800c796:	2a65      	cmp	r2, #101	; 0x65
 800c798:	d001      	beq.n	800c79e <_strtod_l+0x17e>
 800c79a:	2a45      	cmp	r2, #69	; 0x45
 800c79c:	d118      	bne.n	800c7d0 <_strtod_l+0x1b0>
 800c79e:	b91d      	cbnz	r5, 800c7a8 <_strtod_l+0x188>
 800c7a0:	9a04      	ldr	r2, [sp, #16]
 800c7a2:	4302      	orrs	r2, r0
 800c7a4:	d09e      	beq.n	800c6e4 <_strtod_l+0xc4>
 800c7a6:	2500      	movs	r5, #0
 800c7a8:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 800c7ac:	f108 0201 	add.w	r2, r8, #1
 800c7b0:	9217      	str	r2, [sp, #92]	; 0x5c
 800c7b2:	f898 2001 	ldrb.w	r2, [r8, #1]
 800c7b6:	2a2b      	cmp	r2, #43	; 0x2b
 800c7b8:	d075      	beq.n	800c8a6 <_strtod_l+0x286>
 800c7ba:	2a2d      	cmp	r2, #45	; 0x2d
 800c7bc:	d07b      	beq.n	800c8b6 <_strtod_l+0x296>
 800c7be:	f04f 0c00 	mov.w	ip, #0
 800c7c2:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800c7c6:	2909      	cmp	r1, #9
 800c7c8:	f240 8082 	bls.w	800c8d0 <_strtod_l+0x2b0>
 800c7cc:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800c7d0:	2600      	movs	r6, #0
 800c7d2:	e09d      	b.n	800c910 <_strtod_l+0x2f0>
 800c7d4:	2300      	movs	r3, #0
 800c7d6:	e7c4      	b.n	800c762 <_strtod_l+0x142>
 800c7d8:	2f08      	cmp	r7, #8
 800c7da:	bfd8      	it	le
 800c7dc:	9907      	ldrle	r1, [sp, #28]
 800c7de:	f100 0001 	add.w	r0, r0, #1
 800c7e2:	bfda      	itte	le
 800c7e4:	fb02 3301 	mlale	r3, r2, r1, r3
 800c7e8:	9307      	strle	r3, [sp, #28]
 800c7ea:	fb02 3909 	mlagt	r9, r2, r9, r3
 800c7ee:	3701      	adds	r7, #1
 800c7f0:	9017      	str	r0, [sp, #92]	; 0x5c
 800c7f2:	e7bf      	b.n	800c774 <_strtod_l+0x154>
 800c7f4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c7f6:	195a      	adds	r2, r3, r5
 800c7f8:	9217      	str	r2, [sp, #92]	; 0x5c
 800c7fa:	5d5a      	ldrb	r2, [r3, r5]
 800c7fc:	2f00      	cmp	r7, #0
 800c7fe:	d037      	beq.n	800c870 <_strtod_l+0x250>
 800c800:	9005      	str	r0, [sp, #20]
 800c802:	463d      	mov	r5, r7
 800c804:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800c808:	2b09      	cmp	r3, #9
 800c80a:	d912      	bls.n	800c832 <_strtod_l+0x212>
 800c80c:	2301      	movs	r3, #1
 800c80e:	e7c2      	b.n	800c796 <_strtod_l+0x176>
 800c810:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c812:	1c5a      	adds	r2, r3, #1
 800c814:	9217      	str	r2, [sp, #92]	; 0x5c
 800c816:	785a      	ldrb	r2, [r3, #1]
 800c818:	3001      	adds	r0, #1
 800c81a:	2a30      	cmp	r2, #48	; 0x30
 800c81c:	d0f8      	beq.n	800c810 <_strtod_l+0x1f0>
 800c81e:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800c822:	2b08      	cmp	r3, #8
 800c824:	f200 84d9 	bhi.w	800d1da <_strtod_l+0xbba>
 800c828:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c82a:	9005      	str	r0, [sp, #20]
 800c82c:	2000      	movs	r0, #0
 800c82e:	9308      	str	r3, [sp, #32]
 800c830:	4605      	mov	r5, r0
 800c832:	3a30      	subs	r2, #48	; 0x30
 800c834:	f100 0301 	add.w	r3, r0, #1
 800c838:	d014      	beq.n	800c864 <_strtod_l+0x244>
 800c83a:	9905      	ldr	r1, [sp, #20]
 800c83c:	4419      	add	r1, r3
 800c83e:	9105      	str	r1, [sp, #20]
 800c840:	462b      	mov	r3, r5
 800c842:	eb00 0e05 	add.w	lr, r0, r5
 800c846:	210a      	movs	r1, #10
 800c848:	4573      	cmp	r3, lr
 800c84a:	d113      	bne.n	800c874 <_strtod_l+0x254>
 800c84c:	182b      	adds	r3, r5, r0
 800c84e:	2b08      	cmp	r3, #8
 800c850:	f105 0501 	add.w	r5, r5, #1
 800c854:	4405      	add	r5, r0
 800c856:	dc1c      	bgt.n	800c892 <_strtod_l+0x272>
 800c858:	9907      	ldr	r1, [sp, #28]
 800c85a:	230a      	movs	r3, #10
 800c85c:	fb03 2301 	mla	r3, r3, r1, r2
 800c860:	9307      	str	r3, [sp, #28]
 800c862:	2300      	movs	r3, #0
 800c864:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800c866:	1c51      	adds	r1, r2, #1
 800c868:	9117      	str	r1, [sp, #92]	; 0x5c
 800c86a:	7852      	ldrb	r2, [r2, #1]
 800c86c:	4618      	mov	r0, r3
 800c86e:	e7c9      	b.n	800c804 <_strtod_l+0x1e4>
 800c870:	4638      	mov	r0, r7
 800c872:	e7d2      	b.n	800c81a <_strtod_l+0x1fa>
 800c874:	2b08      	cmp	r3, #8
 800c876:	dc04      	bgt.n	800c882 <_strtod_l+0x262>
 800c878:	9e07      	ldr	r6, [sp, #28]
 800c87a:	434e      	muls	r6, r1
 800c87c:	9607      	str	r6, [sp, #28]
 800c87e:	3301      	adds	r3, #1
 800c880:	e7e2      	b.n	800c848 <_strtod_l+0x228>
 800c882:	f103 0c01 	add.w	ip, r3, #1
 800c886:	f1bc 0f10 	cmp.w	ip, #16
 800c88a:	bfd8      	it	le
 800c88c:	fb01 f909 	mulle.w	r9, r1, r9
 800c890:	e7f5      	b.n	800c87e <_strtod_l+0x25e>
 800c892:	2d10      	cmp	r5, #16
 800c894:	bfdc      	itt	le
 800c896:	230a      	movle	r3, #10
 800c898:	fb03 2909 	mlale	r9, r3, r9, r2
 800c89c:	e7e1      	b.n	800c862 <_strtod_l+0x242>
 800c89e:	2300      	movs	r3, #0
 800c8a0:	9305      	str	r3, [sp, #20]
 800c8a2:	2301      	movs	r3, #1
 800c8a4:	e77c      	b.n	800c7a0 <_strtod_l+0x180>
 800c8a6:	f04f 0c00 	mov.w	ip, #0
 800c8aa:	f108 0202 	add.w	r2, r8, #2
 800c8ae:	9217      	str	r2, [sp, #92]	; 0x5c
 800c8b0:	f898 2002 	ldrb.w	r2, [r8, #2]
 800c8b4:	e785      	b.n	800c7c2 <_strtod_l+0x1a2>
 800c8b6:	f04f 0c01 	mov.w	ip, #1
 800c8ba:	e7f6      	b.n	800c8aa <_strtod_l+0x28a>
 800c8bc:	08011588 	.word	0x08011588
 800c8c0:	080112a4 	.word	0x080112a4
 800c8c4:	7ff00000 	.word	0x7ff00000
 800c8c8:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800c8ca:	1c51      	adds	r1, r2, #1
 800c8cc:	9117      	str	r1, [sp, #92]	; 0x5c
 800c8ce:	7852      	ldrb	r2, [r2, #1]
 800c8d0:	2a30      	cmp	r2, #48	; 0x30
 800c8d2:	d0f9      	beq.n	800c8c8 <_strtod_l+0x2a8>
 800c8d4:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800c8d8:	2908      	cmp	r1, #8
 800c8da:	f63f af79 	bhi.w	800c7d0 <_strtod_l+0x1b0>
 800c8de:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800c8e2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800c8e4:	9206      	str	r2, [sp, #24]
 800c8e6:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800c8e8:	1c51      	adds	r1, r2, #1
 800c8ea:	9117      	str	r1, [sp, #92]	; 0x5c
 800c8ec:	7852      	ldrb	r2, [r2, #1]
 800c8ee:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 800c8f2:	2e09      	cmp	r6, #9
 800c8f4:	d937      	bls.n	800c966 <_strtod_l+0x346>
 800c8f6:	9e06      	ldr	r6, [sp, #24]
 800c8f8:	1b89      	subs	r1, r1, r6
 800c8fa:	2908      	cmp	r1, #8
 800c8fc:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800c900:	dc02      	bgt.n	800c908 <_strtod_l+0x2e8>
 800c902:	4576      	cmp	r6, lr
 800c904:	bfa8      	it	ge
 800c906:	4676      	movge	r6, lr
 800c908:	f1bc 0f00 	cmp.w	ip, #0
 800c90c:	d000      	beq.n	800c910 <_strtod_l+0x2f0>
 800c90e:	4276      	negs	r6, r6
 800c910:	2d00      	cmp	r5, #0
 800c912:	d14d      	bne.n	800c9b0 <_strtod_l+0x390>
 800c914:	9904      	ldr	r1, [sp, #16]
 800c916:	4301      	orrs	r1, r0
 800c918:	f47f aec6 	bne.w	800c6a8 <_strtod_l+0x88>
 800c91c:	2b00      	cmp	r3, #0
 800c91e:	f47f aee1 	bne.w	800c6e4 <_strtod_l+0xc4>
 800c922:	2a69      	cmp	r2, #105	; 0x69
 800c924:	d027      	beq.n	800c976 <_strtod_l+0x356>
 800c926:	dc24      	bgt.n	800c972 <_strtod_l+0x352>
 800c928:	2a49      	cmp	r2, #73	; 0x49
 800c92a:	d024      	beq.n	800c976 <_strtod_l+0x356>
 800c92c:	2a4e      	cmp	r2, #78	; 0x4e
 800c92e:	f47f aed9 	bne.w	800c6e4 <_strtod_l+0xc4>
 800c932:	499f      	ldr	r1, [pc, #636]	; (800cbb0 <_strtod_l+0x590>)
 800c934:	a817      	add	r0, sp, #92	; 0x5c
 800c936:	f001 fed7 	bl	800e6e8 <__match>
 800c93a:	2800      	cmp	r0, #0
 800c93c:	f43f aed2 	beq.w	800c6e4 <_strtod_l+0xc4>
 800c940:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c942:	781b      	ldrb	r3, [r3, #0]
 800c944:	2b28      	cmp	r3, #40	; 0x28
 800c946:	d12d      	bne.n	800c9a4 <_strtod_l+0x384>
 800c948:	499a      	ldr	r1, [pc, #616]	; (800cbb4 <_strtod_l+0x594>)
 800c94a:	aa1a      	add	r2, sp, #104	; 0x68
 800c94c:	a817      	add	r0, sp, #92	; 0x5c
 800c94e:	f001 fedf 	bl	800e710 <__hexnan>
 800c952:	2805      	cmp	r0, #5
 800c954:	d126      	bne.n	800c9a4 <_strtod_l+0x384>
 800c956:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800c958:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 800c95c:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800c960:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800c964:	e6a0      	b.n	800c6a8 <_strtod_l+0x88>
 800c966:	210a      	movs	r1, #10
 800c968:	fb01 2e0e 	mla	lr, r1, lr, r2
 800c96c:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800c970:	e7b9      	b.n	800c8e6 <_strtod_l+0x2c6>
 800c972:	2a6e      	cmp	r2, #110	; 0x6e
 800c974:	e7db      	b.n	800c92e <_strtod_l+0x30e>
 800c976:	4990      	ldr	r1, [pc, #576]	; (800cbb8 <_strtod_l+0x598>)
 800c978:	a817      	add	r0, sp, #92	; 0x5c
 800c97a:	f001 feb5 	bl	800e6e8 <__match>
 800c97e:	2800      	cmp	r0, #0
 800c980:	f43f aeb0 	beq.w	800c6e4 <_strtod_l+0xc4>
 800c984:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c986:	498d      	ldr	r1, [pc, #564]	; (800cbbc <_strtod_l+0x59c>)
 800c988:	3b01      	subs	r3, #1
 800c98a:	a817      	add	r0, sp, #92	; 0x5c
 800c98c:	9317      	str	r3, [sp, #92]	; 0x5c
 800c98e:	f001 feab 	bl	800e6e8 <__match>
 800c992:	b910      	cbnz	r0, 800c99a <_strtod_l+0x37a>
 800c994:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c996:	3301      	adds	r3, #1
 800c998:	9317      	str	r3, [sp, #92]	; 0x5c
 800c99a:	f8df b230 	ldr.w	fp, [pc, #560]	; 800cbcc <_strtod_l+0x5ac>
 800c99e:	f04f 0a00 	mov.w	sl, #0
 800c9a2:	e681      	b.n	800c6a8 <_strtod_l+0x88>
 800c9a4:	4886      	ldr	r0, [pc, #536]	; (800cbc0 <_strtod_l+0x5a0>)
 800c9a6:	f002 ffeb 	bl	800f980 <nan>
 800c9aa:	ec5b ab10 	vmov	sl, fp, d0
 800c9ae:	e67b      	b.n	800c6a8 <_strtod_l+0x88>
 800c9b0:	9b05      	ldr	r3, [sp, #20]
 800c9b2:	9807      	ldr	r0, [sp, #28]
 800c9b4:	1af3      	subs	r3, r6, r3
 800c9b6:	2f00      	cmp	r7, #0
 800c9b8:	bf08      	it	eq
 800c9ba:	462f      	moveq	r7, r5
 800c9bc:	2d10      	cmp	r5, #16
 800c9be:	9306      	str	r3, [sp, #24]
 800c9c0:	46a8      	mov	r8, r5
 800c9c2:	bfa8      	it	ge
 800c9c4:	f04f 0810 	movge.w	r8, #16
 800c9c8:	f7f3 fdb4 	bl	8000534 <__aeabi_ui2d>
 800c9cc:	2d09      	cmp	r5, #9
 800c9ce:	4682      	mov	sl, r0
 800c9d0:	468b      	mov	fp, r1
 800c9d2:	dd13      	ble.n	800c9fc <_strtod_l+0x3dc>
 800c9d4:	4b7b      	ldr	r3, [pc, #492]	; (800cbc4 <_strtod_l+0x5a4>)
 800c9d6:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800c9da:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800c9de:	f7f3 fe23 	bl	8000628 <__aeabi_dmul>
 800c9e2:	4682      	mov	sl, r0
 800c9e4:	4648      	mov	r0, r9
 800c9e6:	468b      	mov	fp, r1
 800c9e8:	f7f3 fda4 	bl	8000534 <__aeabi_ui2d>
 800c9ec:	4602      	mov	r2, r0
 800c9ee:	460b      	mov	r3, r1
 800c9f0:	4650      	mov	r0, sl
 800c9f2:	4659      	mov	r1, fp
 800c9f4:	f7f3 fc62 	bl	80002bc <__adddf3>
 800c9f8:	4682      	mov	sl, r0
 800c9fa:	468b      	mov	fp, r1
 800c9fc:	2d0f      	cmp	r5, #15
 800c9fe:	dc38      	bgt.n	800ca72 <_strtod_l+0x452>
 800ca00:	9b06      	ldr	r3, [sp, #24]
 800ca02:	2b00      	cmp	r3, #0
 800ca04:	f43f ae50 	beq.w	800c6a8 <_strtod_l+0x88>
 800ca08:	dd24      	ble.n	800ca54 <_strtod_l+0x434>
 800ca0a:	2b16      	cmp	r3, #22
 800ca0c:	dc0b      	bgt.n	800ca26 <_strtod_l+0x406>
 800ca0e:	496d      	ldr	r1, [pc, #436]	; (800cbc4 <_strtod_l+0x5a4>)
 800ca10:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800ca14:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ca18:	4652      	mov	r2, sl
 800ca1a:	465b      	mov	r3, fp
 800ca1c:	f7f3 fe04 	bl	8000628 <__aeabi_dmul>
 800ca20:	4682      	mov	sl, r0
 800ca22:	468b      	mov	fp, r1
 800ca24:	e640      	b.n	800c6a8 <_strtod_l+0x88>
 800ca26:	9a06      	ldr	r2, [sp, #24]
 800ca28:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800ca2c:	4293      	cmp	r3, r2
 800ca2e:	db20      	blt.n	800ca72 <_strtod_l+0x452>
 800ca30:	4c64      	ldr	r4, [pc, #400]	; (800cbc4 <_strtod_l+0x5a4>)
 800ca32:	f1c5 050f 	rsb	r5, r5, #15
 800ca36:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800ca3a:	4652      	mov	r2, sl
 800ca3c:	465b      	mov	r3, fp
 800ca3e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ca42:	f7f3 fdf1 	bl	8000628 <__aeabi_dmul>
 800ca46:	9b06      	ldr	r3, [sp, #24]
 800ca48:	1b5d      	subs	r5, r3, r5
 800ca4a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800ca4e:	e9d4 2300 	ldrd	r2, r3, [r4]
 800ca52:	e7e3      	b.n	800ca1c <_strtod_l+0x3fc>
 800ca54:	9b06      	ldr	r3, [sp, #24]
 800ca56:	3316      	adds	r3, #22
 800ca58:	db0b      	blt.n	800ca72 <_strtod_l+0x452>
 800ca5a:	9b05      	ldr	r3, [sp, #20]
 800ca5c:	1b9e      	subs	r6, r3, r6
 800ca5e:	4b59      	ldr	r3, [pc, #356]	; (800cbc4 <_strtod_l+0x5a4>)
 800ca60:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800ca64:	e9d6 2300 	ldrd	r2, r3, [r6]
 800ca68:	4650      	mov	r0, sl
 800ca6a:	4659      	mov	r1, fp
 800ca6c:	f7f3 ff06 	bl	800087c <__aeabi_ddiv>
 800ca70:	e7d6      	b.n	800ca20 <_strtod_l+0x400>
 800ca72:	9b06      	ldr	r3, [sp, #24]
 800ca74:	eba5 0808 	sub.w	r8, r5, r8
 800ca78:	4498      	add	r8, r3
 800ca7a:	f1b8 0f00 	cmp.w	r8, #0
 800ca7e:	dd74      	ble.n	800cb6a <_strtod_l+0x54a>
 800ca80:	f018 030f 	ands.w	r3, r8, #15
 800ca84:	d00a      	beq.n	800ca9c <_strtod_l+0x47c>
 800ca86:	494f      	ldr	r1, [pc, #316]	; (800cbc4 <_strtod_l+0x5a4>)
 800ca88:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800ca8c:	4652      	mov	r2, sl
 800ca8e:	465b      	mov	r3, fp
 800ca90:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ca94:	f7f3 fdc8 	bl	8000628 <__aeabi_dmul>
 800ca98:	4682      	mov	sl, r0
 800ca9a:	468b      	mov	fp, r1
 800ca9c:	f038 080f 	bics.w	r8, r8, #15
 800caa0:	d04f      	beq.n	800cb42 <_strtod_l+0x522>
 800caa2:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800caa6:	dd22      	ble.n	800caee <_strtod_l+0x4ce>
 800caa8:	2500      	movs	r5, #0
 800caaa:	462e      	mov	r6, r5
 800caac:	9507      	str	r5, [sp, #28]
 800caae:	9505      	str	r5, [sp, #20]
 800cab0:	2322      	movs	r3, #34	; 0x22
 800cab2:	f8df b118 	ldr.w	fp, [pc, #280]	; 800cbcc <_strtod_l+0x5ac>
 800cab6:	6023      	str	r3, [r4, #0]
 800cab8:	f04f 0a00 	mov.w	sl, #0
 800cabc:	9b07      	ldr	r3, [sp, #28]
 800cabe:	2b00      	cmp	r3, #0
 800cac0:	f43f adf2 	beq.w	800c6a8 <_strtod_l+0x88>
 800cac4:	9918      	ldr	r1, [sp, #96]	; 0x60
 800cac6:	4620      	mov	r0, r4
 800cac8:	f001 ff2a 	bl	800e920 <_Bfree>
 800cacc:	9905      	ldr	r1, [sp, #20]
 800cace:	4620      	mov	r0, r4
 800cad0:	f001 ff26 	bl	800e920 <_Bfree>
 800cad4:	4631      	mov	r1, r6
 800cad6:	4620      	mov	r0, r4
 800cad8:	f001 ff22 	bl	800e920 <_Bfree>
 800cadc:	9907      	ldr	r1, [sp, #28]
 800cade:	4620      	mov	r0, r4
 800cae0:	f001 ff1e 	bl	800e920 <_Bfree>
 800cae4:	4629      	mov	r1, r5
 800cae6:	4620      	mov	r0, r4
 800cae8:	f001 ff1a 	bl	800e920 <_Bfree>
 800caec:	e5dc      	b.n	800c6a8 <_strtod_l+0x88>
 800caee:	4b36      	ldr	r3, [pc, #216]	; (800cbc8 <_strtod_l+0x5a8>)
 800caf0:	9304      	str	r3, [sp, #16]
 800caf2:	2300      	movs	r3, #0
 800caf4:	ea4f 1828 	mov.w	r8, r8, asr #4
 800caf8:	4650      	mov	r0, sl
 800cafa:	4659      	mov	r1, fp
 800cafc:	4699      	mov	r9, r3
 800cafe:	f1b8 0f01 	cmp.w	r8, #1
 800cb02:	dc21      	bgt.n	800cb48 <_strtod_l+0x528>
 800cb04:	b10b      	cbz	r3, 800cb0a <_strtod_l+0x4ea>
 800cb06:	4682      	mov	sl, r0
 800cb08:	468b      	mov	fp, r1
 800cb0a:	4b2f      	ldr	r3, [pc, #188]	; (800cbc8 <_strtod_l+0x5a8>)
 800cb0c:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800cb10:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800cb14:	4652      	mov	r2, sl
 800cb16:	465b      	mov	r3, fp
 800cb18:	e9d9 0100 	ldrd	r0, r1, [r9]
 800cb1c:	f7f3 fd84 	bl	8000628 <__aeabi_dmul>
 800cb20:	4b2a      	ldr	r3, [pc, #168]	; (800cbcc <_strtod_l+0x5ac>)
 800cb22:	460a      	mov	r2, r1
 800cb24:	400b      	ands	r3, r1
 800cb26:	492a      	ldr	r1, [pc, #168]	; (800cbd0 <_strtod_l+0x5b0>)
 800cb28:	428b      	cmp	r3, r1
 800cb2a:	4682      	mov	sl, r0
 800cb2c:	d8bc      	bhi.n	800caa8 <_strtod_l+0x488>
 800cb2e:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800cb32:	428b      	cmp	r3, r1
 800cb34:	bf86      	itte	hi
 800cb36:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 800cbd4 <_strtod_l+0x5b4>
 800cb3a:	f04f 3aff 	movhi.w	sl, #4294967295
 800cb3e:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800cb42:	2300      	movs	r3, #0
 800cb44:	9304      	str	r3, [sp, #16]
 800cb46:	e084      	b.n	800cc52 <_strtod_l+0x632>
 800cb48:	f018 0f01 	tst.w	r8, #1
 800cb4c:	d005      	beq.n	800cb5a <_strtod_l+0x53a>
 800cb4e:	9b04      	ldr	r3, [sp, #16]
 800cb50:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb54:	f7f3 fd68 	bl	8000628 <__aeabi_dmul>
 800cb58:	2301      	movs	r3, #1
 800cb5a:	9a04      	ldr	r2, [sp, #16]
 800cb5c:	3208      	adds	r2, #8
 800cb5e:	f109 0901 	add.w	r9, r9, #1
 800cb62:	ea4f 0868 	mov.w	r8, r8, asr #1
 800cb66:	9204      	str	r2, [sp, #16]
 800cb68:	e7c9      	b.n	800cafe <_strtod_l+0x4de>
 800cb6a:	d0ea      	beq.n	800cb42 <_strtod_l+0x522>
 800cb6c:	f1c8 0800 	rsb	r8, r8, #0
 800cb70:	f018 020f 	ands.w	r2, r8, #15
 800cb74:	d00a      	beq.n	800cb8c <_strtod_l+0x56c>
 800cb76:	4b13      	ldr	r3, [pc, #76]	; (800cbc4 <_strtod_l+0x5a4>)
 800cb78:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cb7c:	4650      	mov	r0, sl
 800cb7e:	4659      	mov	r1, fp
 800cb80:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb84:	f7f3 fe7a 	bl	800087c <__aeabi_ddiv>
 800cb88:	4682      	mov	sl, r0
 800cb8a:	468b      	mov	fp, r1
 800cb8c:	ea5f 1828 	movs.w	r8, r8, asr #4
 800cb90:	d0d7      	beq.n	800cb42 <_strtod_l+0x522>
 800cb92:	f1b8 0f1f 	cmp.w	r8, #31
 800cb96:	dd1f      	ble.n	800cbd8 <_strtod_l+0x5b8>
 800cb98:	2500      	movs	r5, #0
 800cb9a:	462e      	mov	r6, r5
 800cb9c:	9507      	str	r5, [sp, #28]
 800cb9e:	9505      	str	r5, [sp, #20]
 800cba0:	2322      	movs	r3, #34	; 0x22
 800cba2:	f04f 0a00 	mov.w	sl, #0
 800cba6:	f04f 0b00 	mov.w	fp, #0
 800cbaa:	6023      	str	r3, [r4, #0]
 800cbac:	e786      	b.n	800cabc <_strtod_l+0x49c>
 800cbae:	bf00      	nop
 800cbb0:	08011275 	.word	0x08011275
 800cbb4:	080112b8 	.word	0x080112b8
 800cbb8:	0801126d 	.word	0x0801126d
 800cbbc:	080114ac 	.word	0x080114ac
 800cbc0:	080113a7 	.word	0x080113a7
 800cbc4:	08011620 	.word	0x08011620
 800cbc8:	080115f8 	.word	0x080115f8
 800cbcc:	7ff00000 	.word	0x7ff00000
 800cbd0:	7ca00000 	.word	0x7ca00000
 800cbd4:	7fefffff 	.word	0x7fefffff
 800cbd8:	f018 0310 	ands.w	r3, r8, #16
 800cbdc:	bf18      	it	ne
 800cbde:	236a      	movne	r3, #106	; 0x6a
 800cbe0:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 800cf90 <_strtod_l+0x970>
 800cbe4:	9304      	str	r3, [sp, #16]
 800cbe6:	4650      	mov	r0, sl
 800cbe8:	4659      	mov	r1, fp
 800cbea:	2300      	movs	r3, #0
 800cbec:	f018 0f01 	tst.w	r8, #1
 800cbf0:	d004      	beq.n	800cbfc <_strtod_l+0x5dc>
 800cbf2:	e9d9 2300 	ldrd	r2, r3, [r9]
 800cbf6:	f7f3 fd17 	bl	8000628 <__aeabi_dmul>
 800cbfa:	2301      	movs	r3, #1
 800cbfc:	ea5f 0868 	movs.w	r8, r8, asr #1
 800cc00:	f109 0908 	add.w	r9, r9, #8
 800cc04:	d1f2      	bne.n	800cbec <_strtod_l+0x5cc>
 800cc06:	b10b      	cbz	r3, 800cc0c <_strtod_l+0x5ec>
 800cc08:	4682      	mov	sl, r0
 800cc0a:	468b      	mov	fp, r1
 800cc0c:	9b04      	ldr	r3, [sp, #16]
 800cc0e:	b1c3      	cbz	r3, 800cc42 <_strtod_l+0x622>
 800cc10:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800cc14:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800cc18:	2b00      	cmp	r3, #0
 800cc1a:	4659      	mov	r1, fp
 800cc1c:	dd11      	ble.n	800cc42 <_strtod_l+0x622>
 800cc1e:	2b1f      	cmp	r3, #31
 800cc20:	f340 8124 	ble.w	800ce6c <_strtod_l+0x84c>
 800cc24:	2b34      	cmp	r3, #52	; 0x34
 800cc26:	bfde      	ittt	le
 800cc28:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800cc2c:	f04f 33ff 	movle.w	r3, #4294967295
 800cc30:	fa03 f202 	lslle.w	r2, r3, r2
 800cc34:	f04f 0a00 	mov.w	sl, #0
 800cc38:	bfcc      	ite	gt
 800cc3a:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800cc3e:	ea02 0b01 	andle.w	fp, r2, r1
 800cc42:	2200      	movs	r2, #0
 800cc44:	2300      	movs	r3, #0
 800cc46:	4650      	mov	r0, sl
 800cc48:	4659      	mov	r1, fp
 800cc4a:	f7f3 ff55 	bl	8000af8 <__aeabi_dcmpeq>
 800cc4e:	2800      	cmp	r0, #0
 800cc50:	d1a2      	bne.n	800cb98 <_strtod_l+0x578>
 800cc52:	9b07      	ldr	r3, [sp, #28]
 800cc54:	9300      	str	r3, [sp, #0]
 800cc56:	9908      	ldr	r1, [sp, #32]
 800cc58:	462b      	mov	r3, r5
 800cc5a:	463a      	mov	r2, r7
 800cc5c:	4620      	mov	r0, r4
 800cc5e:	f001 fec7 	bl	800e9f0 <__s2b>
 800cc62:	9007      	str	r0, [sp, #28]
 800cc64:	2800      	cmp	r0, #0
 800cc66:	f43f af1f 	beq.w	800caa8 <_strtod_l+0x488>
 800cc6a:	9b05      	ldr	r3, [sp, #20]
 800cc6c:	1b9e      	subs	r6, r3, r6
 800cc6e:	9b06      	ldr	r3, [sp, #24]
 800cc70:	2b00      	cmp	r3, #0
 800cc72:	bfb4      	ite	lt
 800cc74:	4633      	movlt	r3, r6
 800cc76:	2300      	movge	r3, #0
 800cc78:	930c      	str	r3, [sp, #48]	; 0x30
 800cc7a:	9b06      	ldr	r3, [sp, #24]
 800cc7c:	2500      	movs	r5, #0
 800cc7e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800cc82:	9312      	str	r3, [sp, #72]	; 0x48
 800cc84:	462e      	mov	r6, r5
 800cc86:	9b07      	ldr	r3, [sp, #28]
 800cc88:	4620      	mov	r0, r4
 800cc8a:	6859      	ldr	r1, [r3, #4]
 800cc8c:	f001 fe08 	bl	800e8a0 <_Balloc>
 800cc90:	9005      	str	r0, [sp, #20]
 800cc92:	2800      	cmp	r0, #0
 800cc94:	f43f af0c 	beq.w	800cab0 <_strtod_l+0x490>
 800cc98:	9b07      	ldr	r3, [sp, #28]
 800cc9a:	691a      	ldr	r2, [r3, #16]
 800cc9c:	3202      	adds	r2, #2
 800cc9e:	f103 010c 	add.w	r1, r3, #12
 800cca2:	0092      	lsls	r2, r2, #2
 800cca4:	300c      	adds	r0, #12
 800cca6:	f001 fded 	bl	800e884 <memcpy>
 800ccaa:	ec4b ab10 	vmov	d0, sl, fp
 800ccae:	aa1a      	add	r2, sp, #104	; 0x68
 800ccb0:	a919      	add	r1, sp, #100	; 0x64
 800ccb2:	4620      	mov	r0, r4
 800ccb4:	f002 f9e2 	bl	800f07c <__d2b>
 800ccb8:	ec4b ab18 	vmov	d8, sl, fp
 800ccbc:	9018      	str	r0, [sp, #96]	; 0x60
 800ccbe:	2800      	cmp	r0, #0
 800ccc0:	f43f aef6 	beq.w	800cab0 <_strtod_l+0x490>
 800ccc4:	2101      	movs	r1, #1
 800ccc6:	4620      	mov	r0, r4
 800ccc8:	f001 ff2c 	bl	800eb24 <__i2b>
 800cccc:	4606      	mov	r6, r0
 800ccce:	2800      	cmp	r0, #0
 800ccd0:	f43f aeee 	beq.w	800cab0 <_strtod_l+0x490>
 800ccd4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800ccd6:	9904      	ldr	r1, [sp, #16]
 800ccd8:	2b00      	cmp	r3, #0
 800ccda:	bfab      	itete	ge
 800ccdc:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 800ccde:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 800cce0:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800cce2:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 800cce6:	bfac      	ite	ge
 800cce8:	eb03 0902 	addge.w	r9, r3, r2
 800ccec:	1ad7      	sublt	r7, r2, r3
 800ccee:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800ccf0:	eba3 0801 	sub.w	r8, r3, r1
 800ccf4:	4490      	add	r8, r2
 800ccf6:	4ba1      	ldr	r3, [pc, #644]	; (800cf7c <_strtod_l+0x95c>)
 800ccf8:	f108 38ff 	add.w	r8, r8, #4294967295
 800ccfc:	4598      	cmp	r8, r3
 800ccfe:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800cd02:	f280 80c7 	bge.w	800ce94 <_strtod_l+0x874>
 800cd06:	eba3 0308 	sub.w	r3, r3, r8
 800cd0a:	2b1f      	cmp	r3, #31
 800cd0c:	eba2 0203 	sub.w	r2, r2, r3
 800cd10:	f04f 0101 	mov.w	r1, #1
 800cd14:	f300 80b1 	bgt.w	800ce7a <_strtod_l+0x85a>
 800cd18:	fa01 f303 	lsl.w	r3, r1, r3
 800cd1c:	930d      	str	r3, [sp, #52]	; 0x34
 800cd1e:	2300      	movs	r3, #0
 800cd20:	9308      	str	r3, [sp, #32]
 800cd22:	eb09 0802 	add.w	r8, r9, r2
 800cd26:	9b04      	ldr	r3, [sp, #16]
 800cd28:	45c1      	cmp	r9, r8
 800cd2a:	4417      	add	r7, r2
 800cd2c:	441f      	add	r7, r3
 800cd2e:	464b      	mov	r3, r9
 800cd30:	bfa8      	it	ge
 800cd32:	4643      	movge	r3, r8
 800cd34:	42bb      	cmp	r3, r7
 800cd36:	bfa8      	it	ge
 800cd38:	463b      	movge	r3, r7
 800cd3a:	2b00      	cmp	r3, #0
 800cd3c:	bfc2      	ittt	gt
 800cd3e:	eba8 0803 	subgt.w	r8, r8, r3
 800cd42:	1aff      	subgt	r7, r7, r3
 800cd44:	eba9 0903 	subgt.w	r9, r9, r3
 800cd48:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800cd4a:	2b00      	cmp	r3, #0
 800cd4c:	dd17      	ble.n	800cd7e <_strtod_l+0x75e>
 800cd4e:	4631      	mov	r1, r6
 800cd50:	461a      	mov	r2, r3
 800cd52:	4620      	mov	r0, r4
 800cd54:	f001 ffa6 	bl	800eca4 <__pow5mult>
 800cd58:	4606      	mov	r6, r0
 800cd5a:	2800      	cmp	r0, #0
 800cd5c:	f43f aea8 	beq.w	800cab0 <_strtod_l+0x490>
 800cd60:	4601      	mov	r1, r0
 800cd62:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800cd64:	4620      	mov	r0, r4
 800cd66:	f001 fef3 	bl	800eb50 <__multiply>
 800cd6a:	900b      	str	r0, [sp, #44]	; 0x2c
 800cd6c:	2800      	cmp	r0, #0
 800cd6e:	f43f ae9f 	beq.w	800cab0 <_strtod_l+0x490>
 800cd72:	9918      	ldr	r1, [sp, #96]	; 0x60
 800cd74:	4620      	mov	r0, r4
 800cd76:	f001 fdd3 	bl	800e920 <_Bfree>
 800cd7a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cd7c:	9318      	str	r3, [sp, #96]	; 0x60
 800cd7e:	f1b8 0f00 	cmp.w	r8, #0
 800cd82:	f300 808c 	bgt.w	800ce9e <_strtod_l+0x87e>
 800cd86:	9b06      	ldr	r3, [sp, #24]
 800cd88:	2b00      	cmp	r3, #0
 800cd8a:	dd08      	ble.n	800cd9e <_strtod_l+0x77e>
 800cd8c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800cd8e:	9905      	ldr	r1, [sp, #20]
 800cd90:	4620      	mov	r0, r4
 800cd92:	f001 ff87 	bl	800eca4 <__pow5mult>
 800cd96:	9005      	str	r0, [sp, #20]
 800cd98:	2800      	cmp	r0, #0
 800cd9a:	f43f ae89 	beq.w	800cab0 <_strtod_l+0x490>
 800cd9e:	2f00      	cmp	r7, #0
 800cda0:	dd08      	ble.n	800cdb4 <_strtod_l+0x794>
 800cda2:	9905      	ldr	r1, [sp, #20]
 800cda4:	463a      	mov	r2, r7
 800cda6:	4620      	mov	r0, r4
 800cda8:	f001 ffd6 	bl	800ed58 <__lshift>
 800cdac:	9005      	str	r0, [sp, #20]
 800cdae:	2800      	cmp	r0, #0
 800cdb0:	f43f ae7e 	beq.w	800cab0 <_strtod_l+0x490>
 800cdb4:	f1b9 0f00 	cmp.w	r9, #0
 800cdb8:	dd08      	ble.n	800cdcc <_strtod_l+0x7ac>
 800cdba:	4631      	mov	r1, r6
 800cdbc:	464a      	mov	r2, r9
 800cdbe:	4620      	mov	r0, r4
 800cdc0:	f001 ffca 	bl	800ed58 <__lshift>
 800cdc4:	4606      	mov	r6, r0
 800cdc6:	2800      	cmp	r0, #0
 800cdc8:	f43f ae72 	beq.w	800cab0 <_strtod_l+0x490>
 800cdcc:	9a05      	ldr	r2, [sp, #20]
 800cdce:	9918      	ldr	r1, [sp, #96]	; 0x60
 800cdd0:	4620      	mov	r0, r4
 800cdd2:	f002 f84d 	bl	800ee70 <__mdiff>
 800cdd6:	4605      	mov	r5, r0
 800cdd8:	2800      	cmp	r0, #0
 800cdda:	f43f ae69 	beq.w	800cab0 <_strtod_l+0x490>
 800cdde:	68c3      	ldr	r3, [r0, #12]
 800cde0:	930b      	str	r3, [sp, #44]	; 0x2c
 800cde2:	2300      	movs	r3, #0
 800cde4:	60c3      	str	r3, [r0, #12]
 800cde6:	4631      	mov	r1, r6
 800cde8:	f002 f826 	bl	800ee38 <__mcmp>
 800cdec:	2800      	cmp	r0, #0
 800cdee:	da60      	bge.n	800ceb2 <_strtod_l+0x892>
 800cdf0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cdf2:	ea53 030a 	orrs.w	r3, r3, sl
 800cdf6:	f040 8082 	bne.w	800cefe <_strtod_l+0x8de>
 800cdfa:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800cdfe:	2b00      	cmp	r3, #0
 800ce00:	d17d      	bne.n	800cefe <_strtod_l+0x8de>
 800ce02:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800ce06:	0d1b      	lsrs	r3, r3, #20
 800ce08:	051b      	lsls	r3, r3, #20
 800ce0a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800ce0e:	d976      	bls.n	800cefe <_strtod_l+0x8de>
 800ce10:	696b      	ldr	r3, [r5, #20]
 800ce12:	b913      	cbnz	r3, 800ce1a <_strtod_l+0x7fa>
 800ce14:	692b      	ldr	r3, [r5, #16]
 800ce16:	2b01      	cmp	r3, #1
 800ce18:	dd71      	ble.n	800cefe <_strtod_l+0x8de>
 800ce1a:	4629      	mov	r1, r5
 800ce1c:	2201      	movs	r2, #1
 800ce1e:	4620      	mov	r0, r4
 800ce20:	f001 ff9a 	bl	800ed58 <__lshift>
 800ce24:	4631      	mov	r1, r6
 800ce26:	4605      	mov	r5, r0
 800ce28:	f002 f806 	bl	800ee38 <__mcmp>
 800ce2c:	2800      	cmp	r0, #0
 800ce2e:	dd66      	ble.n	800cefe <_strtod_l+0x8de>
 800ce30:	9904      	ldr	r1, [sp, #16]
 800ce32:	4a53      	ldr	r2, [pc, #332]	; (800cf80 <_strtod_l+0x960>)
 800ce34:	465b      	mov	r3, fp
 800ce36:	2900      	cmp	r1, #0
 800ce38:	f000 8081 	beq.w	800cf3e <_strtod_l+0x91e>
 800ce3c:	ea02 010b 	and.w	r1, r2, fp
 800ce40:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800ce44:	dc7b      	bgt.n	800cf3e <_strtod_l+0x91e>
 800ce46:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800ce4a:	f77f aea9 	ble.w	800cba0 <_strtod_l+0x580>
 800ce4e:	4b4d      	ldr	r3, [pc, #308]	; (800cf84 <_strtod_l+0x964>)
 800ce50:	4650      	mov	r0, sl
 800ce52:	4659      	mov	r1, fp
 800ce54:	2200      	movs	r2, #0
 800ce56:	f7f3 fbe7 	bl	8000628 <__aeabi_dmul>
 800ce5a:	460b      	mov	r3, r1
 800ce5c:	4303      	orrs	r3, r0
 800ce5e:	bf08      	it	eq
 800ce60:	2322      	moveq	r3, #34	; 0x22
 800ce62:	4682      	mov	sl, r0
 800ce64:	468b      	mov	fp, r1
 800ce66:	bf08      	it	eq
 800ce68:	6023      	streq	r3, [r4, #0]
 800ce6a:	e62b      	b.n	800cac4 <_strtod_l+0x4a4>
 800ce6c:	f04f 32ff 	mov.w	r2, #4294967295
 800ce70:	fa02 f303 	lsl.w	r3, r2, r3
 800ce74:	ea03 0a0a 	and.w	sl, r3, sl
 800ce78:	e6e3      	b.n	800cc42 <_strtod_l+0x622>
 800ce7a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800ce7e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800ce82:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800ce86:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800ce8a:	fa01 f308 	lsl.w	r3, r1, r8
 800ce8e:	9308      	str	r3, [sp, #32]
 800ce90:	910d      	str	r1, [sp, #52]	; 0x34
 800ce92:	e746      	b.n	800cd22 <_strtod_l+0x702>
 800ce94:	2300      	movs	r3, #0
 800ce96:	9308      	str	r3, [sp, #32]
 800ce98:	2301      	movs	r3, #1
 800ce9a:	930d      	str	r3, [sp, #52]	; 0x34
 800ce9c:	e741      	b.n	800cd22 <_strtod_l+0x702>
 800ce9e:	9918      	ldr	r1, [sp, #96]	; 0x60
 800cea0:	4642      	mov	r2, r8
 800cea2:	4620      	mov	r0, r4
 800cea4:	f001 ff58 	bl	800ed58 <__lshift>
 800cea8:	9018      	str	r0, [sp, #96]	; 0x60
 800ceaa:	2800      	cmp	r0, #0
 800ceac:	f47f af6b 	bne.w	800cd86 <_strtod_l+0x766>
 800ceb0:	e5fe      	b.n	800cab0 <_strtod_l+0x490>
 800ceb2:	465f      	mov	r7, fp
 800ceb4:	d16e      	bne.n	800cf94 <_strtod_l+0x974>
 800ceb6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800ceb8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800cebc:	b342      	cbz	r2, 800cf10 <_strtod_l+0x8f0>
 800cebe:	4a32      	ldr	r2, [pc, #200]	; (800cf88 <_strtod_l+0x968>)
 800cec0:	4293      	cmp	r3, r2
 800cec2:	d128      	bne.n	800cf16 <_strtod_l+0x8f6>
 800cec4:	9b04      	ldr	r3, [sp, #16]
 800cec6:	4651      	mov	r1, sl
 800cec8:	b1eb      	cbz	r3, 800cf06 <_strtod_l+0x8e6>
 800ceca:	4b2d      	ldr	r3, [pc, #180]	; (800cf80 <_strtod_l+0x960>)
 800cecc:	403b      	ands	r3, r7
 800cece:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800ced2:	f04f 32ff 	mov.w	r2, #4294967295
 800ced6:	d819      	bhi.n	800cf0c <_strtod_l+0x8ec>
 800ced8:	0d1b      	lsrs	r3, r3, #20
 800ceda:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800cede:	fa02 f303 	lsl.w	r3, r2, r3
 800cee2:	4299      	cmp	r1, r3
 800cee4:	d117      	bne.n	800cf16 <_strtod_l+0x8f6>
 800cee6:	4b29      	ldr	r3, [pc, #164]	; (800cf8c <_strtod_l+0x96c>)
 800cee8:	429f      	cmp	r7, r3
 800ceea:	d102      	bne.n	800cef2 <_strtod_l+0x8d2>
 800ceec:	3101      	adds	r1, #1
 800ceee:	f43f addf 	beq.w	800cab0 <_strtod_l+0x490>
 800cef2:	4b23      	ldr	r3, [pc, #140]	; (800cf80 <_strtod_l+0x960>)
 800cef4:	403b      	ands	r3, r7
 800cef6:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800cefa:	f04f 0a00 	mov.w	sl, #0
 800cefe:	9b04      	ldr	r3, [sp, #16]
 800cf00:	2b00      	cmp	r3, #0
 800cf02:	d1a4      	bne.n	800ce4e <_strtod_l+0x82e>
 800cf04:	e5de      	b.n	800cac4 <_strtod_l+0x4a4>
 800cf06:	f04f 33ff 	mov.w	r3, #4294967295
 800cf0a:	e7ea      	b.n	800cee2 <_strtod_l+0x8c2>
 800cf0c:	4613      	mov	r3, r2
 800cf0e:	e7e8      	b.n	800cee2 <_strtod_l+0x8c2>
 800cf10:	ea53 030a 	orrs.w	r3, r3, sl
 800cf14:	d08c      	beq.n	800ce30 <_strtod_l+0x810>
 800cf16:	9b08      	ldr	r3, [sp, #32]
 800cf18:	b1db      	cbz	r3, 800cf52 <_strtod_l+0x932>
 800cf1a:	423b      	tst	r3, r7
 800cf1c:	d0ef      	beq.n	800cefe <_strtod_l+0x8de>
 800cf1e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cf20:	9a04      	ldr	r2, [sp, #16]
 800cf22:	4650      	mov	r0, sl
 800cf24:	4659      	mov	r1, fp
 800cf26:	b1c3      	cbz	r3, 800cf5a <_strtod_l+0x93a>
 800cf28:	f7ff fb5d 	bl	800c5e6 <sulp>
 800cf2c:	4602      	mov	r2, r0
 800cf2e:	460b      	mov	r3, r1
 800cf30:	ec51 0b18 	vmov	r0, r1, d8
 800cf34:	f7f3 f9c2 	bl	80002bc <__adddf3>
 800cf38:	4682      	mov	sl, r0
 800cf3a:	468b      	mov	fp, r1
 800cf3c:	e7df      	b.n	800cefe <_strtod_l+0x8de>
 800cf3e:	4013      	ands	r3, r2
 800cf40:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800cf44:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800cf48:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800cf4c:	f04f 3aff 	mov.w	sl, #4294967295
 800cf50:	e7d5      	b.n	800cefe <_strtod_l+0x8de>
 800cf52:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800cf54:	ea13 0f0a 	tst.w	r3, sl
 800cf58:	e7e0      	b.n	800cf1c <_strtod_l+0x8fc>
 800cf5a:	f7ff fb44 	bl	800c5e6 <sulp>
 800cf5e:	4602      	mov	r2, r0
 800cf60:	460b      	mov	r3, r1
 800cf62:	ec51 0b18 	vmov	r0, r1, d8
 800cf66:	f7f3 f9a7 	bl	80002b8 <__aeabi_dsub>
 800cf6a:	2200      	movs	r2, #0
 800cf6c:	2300      	movs	r3, #0
 800cf6e:	4682      	mov	sl, r0
 800cf70:	468b      	mov	fp, r1
 800cf72:	f7f3 fdc1 	bl	8000af8 <__aeabi_dcmpeq>
 800cf76:	2800      	cmp	r0, #0
 800cf78:	d0c1      	beq.n	800cefe <_strtod_l+0x8de>
 800cf7a:	e611      	b.n	800cba0 <_strtod_l+0x580>
 800cf7c:	fffffc02 	.word	0xfffffc02
 800cf80:	7ff00000 	.word	0x7ff00000
 800cf84:	39500000 	.word	0x39500000
 800cf88:	000fffff 	.word	0x000fffff
 800cf8c:	7fefffff 	.word	0x7fefffff
 800cf90:	080112d0 	.word	0x080112d0
 800cf94:	4631      	mov	r1, r6
 800cf96:	4628      	mov	r0, r5
 800cf98:	f002 f8cc 	bl	800f134 <__ratio>
 800cf9c:	ec59 8b10 	vmov	r8, r9, d0
 800cfa0:	ee10 0a10 	vmov	r0, s0
 800cfa4:	2200      	movs	r2, #0
 800cfa6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800cfaa:	4649      	mov	r1, r9
 800cfac:	f7f3 fdb8 	bl	8000b20 <__aeabi_dcmple>
 800cfb0:	2800      	cmp	r0, #0
 800cfb2:	d07a      	beq.n	800d0aa <_strtod_l+0xa8a>
 800cfb4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cfb6:	2b00      	cmp	r3, #0
 800cfb8:	d04a      	beq.n	800d050 <_strtod_l+0xa30>
 800cfba:	4b95      	ldr	r3, [pc, #596]	; (800d210 <_strtod_l+0xbf0>)
 800cfbc:	2200      	movs	r2, #0
 800cfbe:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800cfc2:	f8df 924c 	ldr.w	r9, [pc, #588]	; 800d210 <_strtod_l+0xbf0>
 800cfc6:	f04f 0800 	mov.w	r8, #0
 800cfca:	4b92      	ldr	r3, [pc, #584]	; (800d214 <_strtod_l+0xbf4>)
 800cfcc:	403b      	ands	r3, r7
 800cfce:	930d      	str	r3, [sp, #52]	; 0x34
 800cfd0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800cfd2:	4b91      	ldr	r3, [pc, #580]	; (800d218 <_strtod_l+0xbf8>)
 800cfd4:	429a      	cmp	r2, r3
 800cfd6:	f040 80b0 	bne.w	800d13a <_strtod_l+0xb1a>
 800cfda:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800cfde:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800cfe2:	ec4b ab10 	vmov	d0, sl, fp
 800cfe6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800cfea:	f001 ffcb 	bl	800ef84 <__ulp>
 800cfee:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800cff2:	ec53 2b10 	vmov	r2, r3, d0
 800cff6:	f7f3 fb17 	bl	8000628 <__aeabi_dmul>
 800cffa:	4652      	mov	r2, sl
 800cffc:	465b      	mov	r3, fp
 800cffe:	f7f3 f95d 	bl	80002bc <__adddf3>
 800d002:	460b      	mov	r3, r1
 800d004:	4983      	ldr	r1, [pc, #524]	; (800d214 <_strtod_l+0xbf4>)
 800d006:	4a85      	ldr	r2, [pc, #532]	; (800d21c <_strtod_l+0xbfc>)
 800d008:	4019      	ands	r1, r3
 800d00a:	4291      	cmp	r1, r2
 800d00c:	4682      	mov	sl, r0
 800d00e:	d960      	bls.n	800d0d2 <_strtod_l+0xab2>
 800d010:	ee18 3a90 	vmov	r3, s17
 800d014:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800d018:	4293      	cmp	r3, r2
 800d01a:	d104      	bne.n	800d026 <_strtod_l+0xa06>
 800d01c:	ee18 3a10 	vmov	r3, s16
 800d020:	3301      	adds	r3, #1
 800d022:	f43f ad45 	beq.w	800cab0 <_strtod_l+0x490>
 800d026:	f8df b200 	ldr.w	fp, [pc, #512]	; 800d228 <_strtod_l+0xc08>
 800d02a:	f04f 3aff 	mov.w	sl, #4294967295
 800d02e:	9918      	ldr	r1, [sp, #96]	; 0x60
 800d030:	4620      	mov	r0, r4
 800d032:	f001 fc75 	bl	800e920 <_Bfree>
 800d036:	9905      	ldr	r1, [sp, #20]
 800d038:	4620      	mov	r0, r4
 800d03a:	f001 fc71 	bl	800e920 <_Bfree>
 800d03e:	4631      	mov	r1, r6
 800d040:	4620      	mov	r0, r4
 800d042:	f001 fc6d 	bl	800e920 <_Bfree>
 800d046:	4629      	mov	r1, r5
 800d048:	4620      	mov	r0, r4
 800d04a:	f001 fc69 	bl	800e920 <_Bfree>
 800d04e:	e61a      	b.n	800cc86 <_strtod_l+0x666>
 800d050:	f1ba 0f00 	cmp.w	sl, #0
 800d054:	d11b      	bne.n	800d08e <_strtod_l+0xa6e>
 800d056:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d05a:	b9f3      	cbnz	r3, 800d09a <_strtod_l+0xa7a>
 800d05c:	4b6c      	ldr	r3, [pc, #432]	; (800d210 <_strtod_l+0xbf0>)
 800d05e:	2200      	movs	r2, #0
 800d060:	4640      	mov	r0, r8
 800d062:	4649      	mov	r1, r9
 800d064:	f7f3 fd52 	bl	8000b0c <__aeabi_dcmplt>
 800d068:	b9d0      	cbnz	r0, 800d0a0 <_strtod_l+0xa80>
 800d06a:	4640      	mov	r0, r8
 800d06c:	4649      	mov	r1, r9
 800d06e:	4b6c      	ldr	r3, [pc, #432]	; (800d220 <_strtod_l+0xc00>)
 800d070:	2200      	movs	r2, #0
 800d072:	f7f3 fad9 	bl	8000628 <__aeabi_dmul>
 800d076:	4680      	mov	r8, r0
 800d078:	4689      	mov	r9, r1
 800d07a:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800d07e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 800d082:	9315      	str	r3, [sp, #84]	; 0x54
 800d084:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800d088:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800d08c:	e79d      	b.n	800cfca <_strtod_l+0x9aa>
 800d08e:	f1ba 0f01 	cmp.w	sl, #1
 800d092:	d102      	bne.n	800d09a <_strtod_l+0xa7a>
 800d094:	2f00      	cmp	r7, #0
 800d096:	f43f ad83 	beq.w	800cba0 <_strtod_l+0x580>
 800d09a:	4b62      	ldr	r3, [pc, #392]	; (800d224 <_strtod_l+0xc04>)
 800d09c:	2200      	movs	r2, #0
 800d09e:	e78e      	b.n	800cfbe <_strtod_l+0x99e>
 800d0a0:	f8df 917c 	ldr.w	r9, [pc, #380]	; 800d220 <_strtod_l+0xc00>
 800d0a4:	f04f 0800 	mov.w	r8, #0
 800d0a8:	e7e7      	b.n	800d07a <_strtod_l+0xa5a>
 800d0aa:	4b5d      	ldr	r3, [pc, #372]	; (800d220 <_strtod_l+0xc00>)
 800d0ac:	4640      	mov	r0, r8
 800d0ae:	4649      	mov	r1, r9
 800d0b0:	2200      	movs	r2, #0
 800d0b2:	f7f3 fab9 	bl	8000628 <__aeabi_dmul>
 800d0b6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d0b8:	4680      	mov	r8, r0
 800d0ba:	4689      	mov	r9, r1
 800d0bc:	b933      	cbnz	r3, 800d0cc <_strtod_l+0xaac>
 800d0be:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d0c2:	900e      	str	r0, [sp, #56]	; 0x38
 800d0c4:	930f      	str	r3, [sp, #60]	; 0x3c
 800d0c6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800d0ca:	e7dd      	b.n	800d088 <_strtod_l+0xa68>
 800d0cc:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 800d0d0:	e7f9      	b.n	800d0c6 <_strtod_l+0xaa6>
 800d0d2:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800d0d6:	9b04      	ldr	r3, [sp, #16]
 800d0d8:	2b00      	cmp	r3, #0
 800d0da:	d1a8      	bne.n	800d02e <_strtod_l+0xa0e>
 800d0dc:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800d0e0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800d0e2:	0d1b      	lsrs	r3, r3, #20
 800d0e4:	051b      	lsls	r3, r3, #20
 800d0e6:	429a      	cmp	r2, r3
 800d0e8:	d1a1      	bne.n	800d02e <_strtod_l+0xa0e>
 800d0ea:	4640      	mov	r0, r8
 800d0ec:	4649      	mov	r1, r9
 800d0ee:	f7f3 fe4b 	bl	8000d88 <__aeabi_d2lz>
 800d0f2:	f7f3 fa6b 	bl	80005cc <__aeabi_l2d>
 800d0f6:	4602      	mov	r2, r0
 800d0f8:	460b      	mov	r3, r1
 800d0fa:	4640      	mov	r0, r8
 800d0fc:	4649      	mov	r1, r9
 800d0fe:	f7f3 f8db 	bl	80002b8 <__aeabi_dsub>
 800d102:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800d104:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d108:	ea43 030a 	orr.w	r3, r3, sl
 800d10c:	4313      	orrs	r3, r2
 800d10e:	4680      	mov	r8, r0
 800d110:	4689      	mov	r9, r1
 800d112:	d055      	beq.n	800d1c0 <_strtod_l+0xba0>
 800d114:	a336      	add	r3, pc, #216	; (adr r3, 800d1f0 <_strtod_l+0xbd0>)
 800d116:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d11a:	f7f3 fcf7 	bl	8000b0c <__aeabi_dcmplt>
 800d11e:	2800      	cmp	r0, #0
 800d120:	f47f acd0 	bne.w	800cac4 <_strtod_l+0x4a4>
 800d124:	a334      	add	r3, pc, #208	; (adr r3, 800d1f8 <_strtod_l+0xbd8>)
 800d126:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d12a:	4640      	mov	r0, r8
 800d12c:	4649      	mov	r1, r9
 800d12e:	f7f3 fd0b 	bl	8000b48 <__aeabi_dcmpgt>
 800d132:	2800      	cmp	r0, #0
 800d134:	f43f af7b 	beq.w	800d02e <_strtod_l+0xa0e>
 800d138:	e4c4      	b.n	800cac4 <_strtod_l+0x4a4>
 800d13a:	9b04      	ldr	r3, [sp, #16]
 800d13c:	b333      	cbz	r3, 800d18c <_strtod_l+0xb6c>
 800d13e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d140:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800d144:	d822      	bhi.n	800d18c <_strtod_l+0xb6c>
 800d146:	a32e      	add	r3, pc, #184	; (adr r3, 800d200 <_strtod_l+0xbe0>)
 800d148:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d14c:	4640      	mov	r0, r8
 800d14e:	4649      	mov	r1, r9
 800d150:	f7f3 fce6 	bl	8000b20 <__aeabi_dcmple>
 800d154:	b1a0      	cbz	r0, 800d180 <_strtod_l+0xb60>
 800d156:	4649      	mov	r1, r9
 800d158:	4640      	mov	r0, r8
 800d15a:	f7f3 fd3d 	bl	8000bd8 <__aeabi_d2uiz>
 800d15e:	2801      	cmp	r0, #1
 800d160:	bf38      	it	cc
 800d162:	2001      	movcc	r0, #1
 800d164:	f7f3 f9e6 	bl	8000534 <__aeabi_ui2d>
 800d168:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d16a:	4680      	mov	r8, r0
 800d16c:	4689      	mov	r9, r1
 800d16e:	bb23      	cbnz	r3, 800d1ba <_strtod_l+0xb9a>
 800d170:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d174:	9010      	str	r0, [sp, #64]	; 0x40
 800d176:	9311      	str	r3, [sp, #68]	; 0x44
 800d178:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800d17c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800d180:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d182:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800d184:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800d188:	1a9b      	subs	r3, r3, r2
 800d18a:	9309      	str	r3, [sp, #36]	; 0x24
 800d18c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800d190:	eeb0 0a48 	vmov.f32	s0, s16
 800d194:	eef0 0a68 	vmov.f32	s1, s17
 800d198:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800d19c:	f001 fef2 	bl	800ef84 <__ulp>
 800d1a0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800d1a4:	ec53 2b10 	vmov	r2, r3, d0
 800d1a8:	f7f3 fa3e 	bl	8000628 <__aeabi_dmul>
 800d1ac:	ec53 2b18 	vmov	r2, r3, d8
 800d1b0:	f7f3 f884 	bl	80002bc <__adddf3>
 800d1b4:	4682      	mov	sl, r0
 800d1b6:	468b      	mov	fp, r1
 800d1b8:	e78d      	b.n	800d0d6 <_strtod_l+0xab6>
 800d1ba:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 800d1be:	e7db      	b.n	800d178 <_strtod_l+0xb58>
 800d1c0:	a311      	add	r3, pc, #68	; (adr r3, 800d208 <_strtod_l+0xbe8>)
 800d1c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1c6:	f7f3 fca1 	bl	8000b0c <__aeabi_dcmplt>
 800d1ca:	e7b2      	b.n	800d132 <_strtod_l+0xb12>
 800d1cc:	2300      	movs	r3, #0
 800d1ce:	930a      	str	r3, [sp, #40]	; 0x28
 800d1d0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800d1d2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800d1d4:	6013      	str	r3, [r2, #0]
 800d1d6:	f7ff ba6b 	b.w	800c6b0 <_strtod_l+0x90>
 800d1da:	2a65      	cmp	r2, #101	; 0x65
 800d1dc:	f43f ab5f 	beq.w	800c89e <_strtod_l+0x27e>
 800d1e0:	2a45      	cmp	r2, #69	; 0x45
 800d1e2:	f43f ab5c 	beq.w	800c89e <_strtod_l+0x27e>
 800d1e6:	2301      	movs	r3, #1
 800d1e8:	f7ff bb94 	b.w	800c914 <_strtod_l+0x2f4>
 800d1ec:	f3af 8000 	nop.w
 800d1f0:	94a03595 	.word	0x94a03595
 800d1f4:	3fdfffff 	.word	0x3fdfffff
 800d1f8:	35afe535 	.word	0x35afe535
 800d1fc:	3fe00000 	.word	0x3fe00000
 800d200:	ffc00000 	.word	0xffc00000
 800d204:	41dfffff 	.word	0x41dfffff
 800d208:	94a03595 	.word	0x94a03595
 800d20c:	3fcfffff 	.word	0x3fcfffff
 800d210:	3ff00000 	.word	0x3ff00000
 800d214:	7ff00000 	.word	0x7ff00000
 800d218:	7fe00000 	.word	0x7fe00000
 800d21c:	7c9fffff 	.word	0x7c9fffff
 800d220:	3fe00000 	.word	0x3fe00000
 800d224:	bff00000 	.word	0xbff00000
 800d228:	7fefffff 	.word	0x7fefffff

0800d22c <_strtod_r>:
 800d22c:	4b01      	ldr	r3, [pc, #4]	; (800d234 <_strtod_r+0x8>)
 800d22e:	f7ff b9f7 	b.w	800c620 <_strtod_l>
 800d232:	bf00      	nop
 800d234:	20000088 	.word	0x20000088

0800d238 <strtod>:
 800d238:	460a      	mov	r2, r1
 800d23a:	4601      	mov	r1, r0
 800d23c:	4802      	ldr	r0, [pc, #8]	; (800d248 <strtod+0x10>)
 800d23e:	4b03      	ldr	r3, [pc, #12]	; (800d24c <strtod+0x14>)
 800d240:	6800      	ldr	r0, [r0, #0]
 800d242:	f7ff b9ed 	b.w	800c620 <_strtod_l>
 800d246:	bf00      	nop
 800d248:	20000020 	.word	0x20000020
 800d24c:	20000088 	.word	0x20000088

0800d250 <strtok>:
 800d250:	4b16      	ldr	r3, [pc, #88]	; (800d2ac <strtok+0x5c>)
 800d252:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800d254:	681e      	ldr	r6, [r3, #0]
 800d256:	6db4      	ldr	r4, [r6, #88]	; 0x58
 800d258:	4605      	mov	r5, r0
 800d25a:	b9fc      	cbnz	r4, 800d29c <strtok+0x4c>
 800d25c:	2050      	movs	r0, #80	; 0x50
 800d25e:	9101      	str	r1, [sp, #4]
 800d260:	f001 faf6 	bl	800e850 <malloc>
 800d264:	9901      	ldr	r1, [sp, #4]
 800d266:	65b0      	str	r0, [r6, #88]	; 0x58
 800d268:	4602      	mov	r2, r0
 800d26a:	b920      	cbnz	r0, 800d276 <strtok+0x26>
 800d26c:	4b10      	ldr	r3, [pc, #64]	; (800d2b0 <strtok+0x60>)
 800d26e:	4811      	ldr	r0, [pc, #68]	; (800d2b4 <strtok+0x64>)
 800d270:	2157      	movs	r1, #87	; 0x57
 800d272:	f000 f8cd 	bl	800d410 <__assert_func>
 800d276:	e9c0 4400 	strd	r4, r4, [r0]
 800d27a:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800d27e:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800d282:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 800d286:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 800d28a:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 800d28e:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 800d292:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 800d296:	6184      	str	r4, [r0, #24]
 800d298:	7704      	strb	r4, [r0, #28]
 800d29a:	6244      	str	r4, [r0, #36]	; 0x24
 800d29c:	6db2      	ldr	r2, [r6, #88]	; 0x58
 800d29e:	2301      	movs	r3, #1
 800d2a0:	4628      	mov	r0, r5
 800d2a2:	b002      	add	sp, #8
 800d2a4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800d2a8:	f000 b806 	b.w	800d2b8 <__strtok_r>
 800d2ac:	20000020 	.word	0x20000020
 800d2b0:	080112f8 	.word	0x080112f8
 800d2b4:	0801130f 	.word	0x0801130f

0800d2b8 <__strtok_r>:
 800d2b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d2ba:	b908      	cbnz	r0, 800d2c0 <__strtok_r+0x8>
 800d2bc:	6810      	ldr	r0, [r2, #0]
 800d2be:	b188      	cbz	r0, 800d2e4 <__strtok_r+0x2c>
 800d2c0:	4604      	mov	r4, r0
 800d2c2:	4620      	mov	r0, r4
 800d2c4:	f814 5b01 	ldrb.w	r5, [r4], #1
 800d2c8:	460f      	mov	r7, r1
 800d2ca:	f817 6b01 	ldrb.w	r6, [r7], #1
 800d2ce:	b91e      	cbnz	r6, 800d2d8 <__strtok_r+0x20>
 800d2d0:	b965      	cbnz	r5, 800d2ec <__strtok_r+0x34>
 800d2d2:	6015      	str	r5, [r2, #0]
 800d2d4:	4628      	mov	r0, r5
 800d2d6:	e005      	b.n	800d2e4 <__strtok_r+0x2c>
 800d2d8:	42b5      	cmp	r5, r6
 800d2da:	d1f6      	bne.n	800d2ca <__strtok_r+0x12>
 800d2dc:	2b00      	cmp	r3, #0
 800d2de:	d1f0      	bne.n	800d2c2 <__strtok_r+0xa>
 800d2e0:	6014      	str	r4, [r2, #0]
 800d2e2:	7003      	strb	r3, [r0, #0]
 800d2e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d2e6:	461c      	mov	r4, r3
 800d2e8:	e00c      	b.n	800d304 <__strtok_r+0x4c>
 800d2ea:	b915      	cbnz	r5, 800d2f2 <__strtok_r+0x3a>
 800d2ec:	f814 3b01 	ldrb.w	r3, [r4], #1
 800d2f0:	460e      	mov	r6, r1
 800d2f2:	f816 5b01 	ldrb.w	r5, [r6], #1
 800d2f6:	42ab      	cmp	r3, r5
 800d2f8:	d1f7      	bne.n	800d2ea <__strtok_r+0x32>
 800d2fa:	2b00      	cmp	r3, #0
 800d2fc:	d0f3      	beq.n	800d2e6 <__strtok_r+0x2e>
 800d2fe:	2300      	movs	r3, #0
 800d300:	f804 3c01 	strb.w	r3, [r4, #-1]
 800d304:	6014      	str	r4, [r2, #0]
 800d306:	e7ed      	b.n	800d2e4 <__strtok_r+0x2c>

0800d308 <_strtol_l.constprop.0>:
 800d308:	2b01      	cmp	r3, #1
 800d30a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d30e:	d001      	beq.n	800d314 <_strtol_l.constprop.0+0xc>
 800d310:	2b24      	cmp	r3, #36	; 0x24
 800d312:	d906      	bls.n	800d322 <_strtol_l.constprop.0+0x1a>
 800d314:	f7fe fa4e 	bl	800b7b4 <__errno>
 800d318:	2316      	movs	r3, #22
 800d31a:	6003      	str	r3, [r0, #0]
 800d31c:	2000      	movs	r0, #0
 800d31e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d322:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800d408 <_strtol_l.constprop.0+0x100>
 800d326:	460d      	mov	r5, r1
 800d328:	462e      	mov	r6, r5
 800d32a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d32e:	f814 700c 	ldrb.w	r7, [r4, ip]
 800d332:	f017 0708 	ands.w	r7, r7, #8
 800d336:	d1f7      	bne.n	800d328 <_strtol_l.constprop.0+0x20>
 800d338:	2c2d      	cmp	r4, #45	; 0x2d
 800d33a:	d132      	bne.n	800d3a2 <_strtol_l.constprop.0+0x9a>
 800d33c:	782c      	ldrb	r4, [r5, #0]
 800d33e:	2701      	movs	r7, #1
 800d340:	1cb5      	adds	r5, r6, #2
 800d342:	2b00      	cmp	r3, #0
 800d344:	d05b      	beq.n	800d3fe <_strtol_l.constprop.0+0xf6>
 800d346:	2b10      	cmp	r3, #16
 800d348:	d109      	bne.n	800d35e <_strtol_l.constprop.0+0x56>
 800d34a:	2c30      	cmp	r4, #48	; 0x30
 800d34c:	d107      	bne.n	800d35e <_strtol_l.constprop.0+0x56>
 800d34e:	782c      	ldrb	r4, [r5, #0]
 800d350:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800d354:	2c58      	cmp	r4, #88	; 0x58
 800d356:	d14d      	bne.n	800d3f4 <_strtol_l.constprop.0+0xec>
 800d358:	786c      	ldrb	r4, [r5, #1]
 800d35a:	2310      	movs	r3, #16
 800d35c:	3502      	adds	r5, #2
 800d35e:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800d362:	f108 38ff 	add.w	r8, r8, #4294967295
 800d366:	f04f 0c00 	mov.w	ip, #0
 800d36a:	fbb8 f9f3 	udiv	r9, r8, r3
 800d36e:	4666      	mov	r6, ip
 800d370:	fb03 8a19 	mls	sl, r3, r9, r8
 800d374:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800d378:	f1be 0f09 	cmp.w	lr, #9
 800d37c:	d816      	bhi.n	800d3ac <_strtol_l.constprop.0+0xa4>
 800d37e:	4674      	mov	r4, lr
 800d380:	42a3      	cmp	r3, r4
 800d382:	dd24      	ble.n	800d3ce <_strtol_l.constprop.0+0xc6>
 800d384:	f1bc 0f00 	cmp.w	ip, #0
 800d388:	db1e      	blt.n	800d3c8 <_strtol_l.constprop.0+0xc0>
 800d38a:	45b1      	cmp	r9, r6
 800d38c:	d31c      	bcc.n	800d3c8 <_strtol_l.constprop.0+0xc0>
 800d38e:	d101      	bne.n	800d394 <_strtol_l.constprop.0+0x8c>
 800d390:	45a2      	cmp	sl, r4
 800d392:	db19      	blt.n	800d3c8 <_strtol_l.constprop.0+0xc0>
 800d394:	fb06 4603 	mla	r6, r6, r3, r4
 800d398:	f04f 0c01 	mov.w	ip, #1
 800d39c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d3a0:	e7e8      	b.n	800d374 <_strtol_l.constprop.0+0x6c>
 800d3a2:	2c2b      	cmp	r4, #43	; 0x2b
 800d3a4:	bf04      	itt	eq
 800d3a6:	782c      	ldrbeq	r4, [r5, #0]
 800d3a8:	1cb5      	addeq	r5, r6, #2
 800d3aa:	e7ca      	b.n	800d342 <_strtol_l.constprop.0+0x3a>
 800d3ac:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800d3b0:	f1be 0f19 	cmp.w	lr, #25
 800d3b4:	d801      	bhi.n	800d3ba <_strtol_l.constprop.0+0xb2>
 800d3b6:	3c37      	subs	r4, #55	; 0x37
 800d3b8:	e7e2      	b.n	800d380 <_strtol_l.constprop.0+0x78>
 800d3ba:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800d3be:	f1be 0f19 	cmp.w	lr, #25
 800d3c2:	d804      	bhi.n	800d3ce <_strtol_l.constprop.0+0xc6>
 800d3c4:	3c57      	subs	r4, #87	; 0x57
 800d3c6:	e7db      	b.n	800d380 <_strtol_l.constprop.0+0x78>
 800d3c8:	f04f 3cff 	mov.w	ip, #4294967295
 800d3cc:	e7e6      	b.n	800d39c <_strtol_l.constprop.0+0x94>
 800d3ce:	f1bc 0f00 	cmp.w	ip, #0
 800d3d2:	da05      	bge.n	800d3e0 <_strtol_l.constprop.0+0xd8>
 800d3d4:	2322      	movs	r3, #34	; 0x22
 800d3d6:	6003      	str	r3, [r0, #0]
 800d3d8:	4646      	mov	r6, r8
 800d3da:	b942      	cbnz	r2, 800d3ee <_strtol_l.constprop.0+0xe6>
 800d3dc:	4630      	mov	r0, r6
 800d3de:	e79e      	b.n	800d31e <_strtol_l.constprop.0+0x16>
 800d3e0:	b107      	cbz	r7, 800d3e4 <_strtol_l.constprop.0+0xdc>
 800d3e2:	4276      	negs	r6, r6
 800d3e4:	2a00      	cmp	r2, #0
 800d3e6:	d0f9      	beq.n	800d3dc <_strtol_l.constprop.0+0xd4>
 800d3e8:	f1bc 0f00 	cmp.w	ip, #0
 800d3ec:	d000      	beq.n	800d3f0 <_strtol_l.constprop.0+0xe8>
 800d3ee:	1e69      	subs	r1, r5, #1
 800d3f0:	6011      	str	r1, [r2, #0]
 800d3f2:	e7f3      	b.n	800d3dc <_strtol_l.constprop.0+0xd4>
 800d3f4:	2430      	movs	r4, #48	; 0x30
 800d3f6:	2b00      	cmp	r3, #0
 800d3f8:	d1b1      	bne.n	800d35e <_strtol_l.constprop.0+0x56>
 800d3fa:	2308      	movs	r3, #8
 800d3fc:	e7af      	b.n	800d35e <_strtol_l.constprop.0+0x56>
 800d3fe:	2c30      	cmp	r4, #48	; 0x30
 800d400:	d0a5      	beq.n	800d34e <_strtol_l.constprop.0+0x46>
 800d402:	230a      	movs	r3, #10
 800d404:	e7ab      	b.n	800d35e <_strtol_l.constprop.0+0x56>
 800d406:	bf00      	nop
 800d408:	080113a9 	.word	0x080113a9

0800d40c <_strtol_r>:
 800d40c:	f7ff bf7c 	b.w	800d308 <_strtol_l.constprop.0>

0800d410 <__assert_func>:
 800d410:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d412:	4614      	mov	r4, r2
 800d414:	461a      	mov	r2, r3
 800d416:	4b09      	ldr	r3, [pc, #36]	; (800d43c <__assert_func+0x2c>)
 800d418:	681b      	ldr	r3, [r3, #0]
 800d41a:	4605      	mov	r5, r0
 800d41c:	68d8      	ldr	r0, [r3, #12]
 800d41e:	b14c      	cbz	r4, 800d434 <__assert_func+0x24>
 800d420:	4b07      	ldr	r3, [pc, #28]	; (800d440 <__assert_func+0x30>)
 800d422:	9100      	str	r1, [sp, #0]
 800d424:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d428:	4906      	ldr	r1, [pc, #24]	; (800d444 <__assert_func+0x34>)
 800d42a:	462b      	mov	r3, r5
 800d42c:	f000 fe8a 	bl	800e144 <fiprintf>
 800d430:	f002 fba0 	bl	800fb74 <abort>
 800d434:	4b04      	ldr	r3, [pc, #16]	; (800d448 <__assert_func+0x38>)
 800d436:	461c      	mov	r4, r3
 800d438:	e7f3      	b.n	800d422 <__assert_func+0x12>
 800d43a:	bf00      	nop
 800d43c:	20000020 	.word	0x20000020
 800d440:	0801136c 	.word	0x0801136c
 800d444:	08011379 	.word	0x08011379
 800d448:	080113a7 	.word	0x080113a7

0800d44c <quorem>:
 800d44c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d450:	6903      	ldr	r3, [r0, #16]
 800d452:	690c      	ldr	r4, [r1, #16]
 800d454:	42a3      	cmp	r3, r4
 800d456:	4607      	mov	r7, r0
 800d458:	f2c0 8081 	blt.w	800d55e <quorem+0x112>
 800d45c:	3c01      	subs	r4, #1
 800d45e:	f101 0814 	add.w	r8, r1, #20
 800d462:	f100 0514 	add.w	r5, r0, #20
 800d466:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d46a:	9301      	str	r3, [sp, #4]
 800d46c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800d470:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d474:	3301      	adds	r3, #1
 800d476:	429a      	cmp	r2, r3
 800d478:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800d47c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800d480:	fbb2 f6f3 	udiv	r6, r2, r3
 800d484:	d331      	bcc.n	800d4ea <quorem+0x9e>
 800d486:	f04f 0e00 	mov.w	lr, #0
 800d48a:	4640      	mov	r0, r8
 800d48c:	46ac      	mov	ip, r5
 800d48e:	46f2      	mov	sl, lr
 800d490:	f850 2b04 	ldr.w	r2, [r0], #4
 800d494:	b293      	uxth	r3, r2
 800d496:	fb06 e303 	mla	r3, r6, r3, lr
 800d49a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800d49e:	b29b      	uxth	r3, r3
 800d4a0:	ebaa 0303 	sub.w	r3, sl, r3
 800d4a4:	f8dc a000 	ldr.w	sl, [ip]
 800d4a8:	0c12      	lsrs	r2, r2, #16
 800d4aa:	fa13 f38a 	uxtah	r3, r3, sl
 800d4ae:	fb06 e202 	mla	r2, r6, r2, lr
 800d4b2:	9300      	str	r3, [sp, #0]
 800d4b4:	9b00      	ldr	r3, [sp, #0]
 800d4b6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800d4ba:	b292      	uxth	r2, r2
 800d4bc:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800d4c0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d4c4:	f8bd 3000 	ldrh.w	r3, [sp]
 800d4c8:	4581      	cmp	r9, r0
 800d4ca:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d4ce:	f84c 3b04 	str.w	r3, [ip], #4
 800d4d2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800d4d6:	d2db      	bcs.n	800d490 <quorem+0x44>
 800d4d8:	f855 300b 	ldr.w	r3, [r5, fp]
 800d4dc:	b92b      	cbnz	r3, 800d4ea <quorem+0x9e>
 800d4de:	9b01      	ldr	r3, [sp, #4]
 800d4e0:	3b04      	subs	r3, #4
 800d4e2:	429d      	cmp	r5, r3
 800d4e4:	461a      	mov	r2, r3
 800d4e6:	d32e      	bcc.n	800d546 <quorem+0xfa>
 800d4e8:	613c      	str	r4, [r7, #16]
 800d4ea:	4638      	mov	r0, r7
 800d4ec:	f001 fca4 	bl	800ee38 <__mcmp>
 800d4f0:	2800      	cmp	r0, #0
 800d4f2:	db24      	blt.n	800d53e <quorem+0xf2>
 800d4f4:	3601      	adds	r6, #1
 800d4f6:	4628      	mov	r0, r5
 800d4f8:	f04f 0c00 	mov.w	ip, #0
 800d4fc:	f858 2b04 	ldr.w	r2, [r8], #4
 800d500:	f8d0 e000 	ldr.w	lr, [r0]
 800d504:	b293      	uxth	r3, r2
 800d506:	ebac 0303 	sub.w	r3, ip, r3
 800d50a:	0c12      	lsrs	r2, r2, #16
 800d50c:	fa13 f38e 	uxtah	r3, r3, lr
 800d510:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800d514:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d518:	b29b      	uxth	r3, r3
 800d51a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d51e:	45c1      	cmp	r9, r8
 800d520:	f840 3b04 	str.w	r3, [r0], #4
 800d524:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800d528:	d2e8      	bcs.n	800d4fc <quorem+0xb0>
 800d52a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d52e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d532:	b922      	cbnz	r2, 800d53e <quorem+0xf2>
 800d534:	3b04      	subs	r3, #4
 800d536:	429d      	cmp	r5, r3
 800d538:	461a      	mov	r2, r3
 800d53a:	d30a      	bcc.n	800d552 <quorem+0x106>
 800d53c:	613c      	str	r4, [r7, #16]
 800d53e:	4630      	mov	r0, r6
 800d540:	b003      	add	sp, #12
 800d542:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d546:	6812      	ldr	r2, [r2, #0]
 800d548:	3b04      	subs	r3, #4
 800d54a:	2a00      	cmp	r2, #0
 800d54c:	d1cc      	bne.n	800d4e8 <quorem+0x9c>
 800d54e:	3c01      	subs	r4, #1
 800d550:	e7c7      	b.n	800d4e2 <quorem+0x96>
 800d552:	6812      	ldr	r2, [r2, #0]
 800d554:	3b04      	subs	r3, #4
 800d556:	2a00      	cmp	r2, #0
 800d558:	d1f0      	bne.n	800d53c <quorem+0xf0>
 800d55a:	3c01      	subs	r4, #1
 800d55c:	e7eb      	b.n	800d536 <quorem+0xea>
 800d55e:	2000      	movs	r0, #0
 800d560:	e7ee      	b.n	800d540 <quorem+0xf4>
 800d562:	0000      	movs	r0, r0
 800d564:	0000      	movs	r0, r0
	...

0800d568 <_dtoa_r>:
 800d568:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d56c:	ed2d 8b04 	vpush	{d8-d9}
 800d570:	ec57 6b10 	vmov	r6, r7, d0
 800d574:	b093      	sub	sp, #76	; 0x4c
 800d576:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800d578:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800d57c:	9106      	str	r1, [sp, #24]
 800d57e:	ee10 aa10 	vmov	sl, s0
 800d582:	4604      	mov	r4, r0
 800d584:	9209      	str	r2, [sp, #36]	; 0x24
 800d586:	930c      	str	r3, [sp, #48]	; 0x30
 800d588:	46bb      	mov	fp, r7
 800d58a:	b975      	cbnz	r5, 800d5aa <_dtoa_r+0x42>
 800d58c:	2010      	movs	r0, #16
 800d58e:	f001 f95f 	bl	800e850 <malloc>
 800d592:	4602      	mov	r2, r0
 800d594:	6260      	str	r0, [r4, #36]	; 0x24
 800d596:	b920      	cbnz	r0, 800d5a2 <_dtoa_r+0x3a>
 800d598:	4ba7      	ldr	r3, [pc, #668]	; (800d838 <_dtoa_r+0x2d0>)
 800d59a:	21ea      	movs	r1, #234	; 0xea
 800d59c:	48a7      	ldr	r0, [pc, #668]	; (800d83c <_dtoa_r+0x2d4>)
 800d59e:	f7ff ff37 	bl	800d410 <__assert_func>
 800d5a2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800d5a6:	6005      	str	r5, [r0, #0]
 800d5a8:	60c5      	str	r5, [r0, #12]
 800d5aa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d5ac:	6819      	ldr	r1, [r3, #0]
 800d5ae:	b151      	cbz	r1, 800d5c6 <_dtoa_r+0x5e>
 800d5b0:	685a      	ldr	r2, [r3, #4]
 800d5b2:	604a      	str	r2, [r1, #4]
 800d5b4:	2301      	movs	r3, #1
 800d5b6:	4093      	lsls	r3, r2
 800d5b8:	608b      	str	r3, [r1, #8]
 800d5ba:	4620      	mov	r0, r4
 800d5bc:	f001 f9b0 	bl	800e920 <_Bfree>
 800d5c0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d5c2:	2200      	movs	r2, #0
 800d5c4:	601a      	str	r2, [r3, #0]
 800d5c6:	1e3b      	subs	r3, r7, #0
 800d5c8:	bfaa      	itet	ge
 800d5ca:	2300      	movge	r3, #0
 800d5cc:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800d5d0:	f8c8 3000 	strge.w	r3, [r8]
 800d5d4:	4b9a      	ldr	r3, [pc, #616]	; (800d840 <_dtoa_r+0x2d8>)
 800d5d6:	bfbc      	itt	lt
 800d5d8:	2201      	movlt	r2, #1
 800d5da:	f8c8 2000 	strlt.w	r2, [r8]
 800d5de:	ea33 030b 	bics.w	r3, r3, fp
 800d5e2:	d11b      	bne.n	800d61c <_dtoa_r+0xb4>
 800d5e4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d5e6:	f242 730f 	movw	r3, #9999	; 0x270f
 800d5ea:	6013      	str	r3, [r2, #0]
 800d5ec:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d5f0:	4333      	orrs	r3, r6
 800d5f2:	f000 8592 	beq.w	800e11a <_dtoa_r+0xbb2>
 800d5f6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d5f8:	b963      	cbnz	r3, 800d614 <_dtoa_r+0xac>
 800d5fa:	4b92      	ldr	r3, [pc, #584]	; (800d844 <_dtoa_r+0x2dc>)
 800d5fc:	e022      	b.n	800d644 <_dtoa_r+0xdc>
 800d5fe:	4b92      	ldr	r3, [pc, #584]	; (800d848 <_dtoa_r+0x2e0>)
 800d600:	9301      	str	r3, [sp, #4]
 800d602:	3308      	adds	r3, #8
 800d604:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800d606:	6013      	str	r3, [r2, #0]
 800d608:	9801      	ldr	r0, [sp, #4]
 800d60a:	b013      	add	sp, #76	; 0x4c
 800d60c:	ecbd 8b04 	vpop	{d8-d9}
 800d610:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d614:	4b8b      	ldr	r3, [pc, #556]	; (800d844 <_dtoa_r+0x2dc>)
 800d616:	9301      	str	r3, [sp, #4]
 800d618:	3303      	adds	r3, #3
 800d61a:	e7f3      	b.n	800d604 <_dtoa_r+0x9c>
 800d61c:	2200      	movs	r2, #0
 800d61e:	2300      	movs	r3, #0
 800d620:	4650      	mov	r0, sl
 800d622:	4659      	mov	r1, fp
 800d624:	f7f3 fa68 	bl	8000af8 <__aeabi_dcmpeq>
 800d628:	ec4b ab19 	vmov	d9, sl, fp
 800d62c:	4680      	mov	r8, r0
 800d62e:	b158      	cbz	r0, 800d648 <_dtoa_r+0xe0>
 800d630:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d632:	2301      	movs	r3, #1
 800d634:	6013      	str	r3, [r2, #0]
 800d636:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d638:	2b00      	cmp	r3, #0
 800d63a:	f000 856b 	beq.w	800e114 <_dtoa_r+0xbac>
 800d63e:	4883      	ldr	r0, [pc, #524]	; (800d84c <_dtoa_r+0x2e4>)
 800d640:	6018      	str	r0, [r3, #0]
 800d642:	1e43      	subs	r3, r0, #1
 800d644:	9301      	str	r3, [sp, #4]
 800d646:	e7df      	b.n	800d608 <_dtoa_r+0xa0>
 800d648:	ec4b ab10 	vmov	d0, sl, fp
 800d64c:	aa10      	add	r2, sp, #64	; 0x40
 800d64e:	a911      	add	r1, sp, #68	; 0x44
 800d650:	4620      	mov	r0, r4
 800d652:	f001 fd13 	bl	800f07c <__d2b>
 800d656:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800d65a:	ee08 0a10 	vmov	s16, r0
 800d65e:	2d00      	cmp	r5, #0
 800d660:	f000 8084 	beq.w	800d76c <_dtoa_r+0x204>
 800d664:	ee19 3a90 	vmov	r3, s19
 800d668:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d66c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800d670:	4656      	mov	r6, sl
 800d672:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800d676:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800d67a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800d67e:	4b74      	ldr	r3, [pc, #464]	; (800d850 <_dtoa_r+0x2e8>)
 800d680:	2200      	movs	r2, #0
 800d682:	4630      	mov	r0, r6
 800d684:	4639      	mov	r1, r7
 800d686:	f7f2 fe17 	bl	80002b8 <__aeabi_dsub>
 800d68a:	a365      	add	r3, pc, #404	; (adr r3, 800d820 <_dtoa_r+0x2b8>)
 800d68c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d690:	f7f2 ffca 	bl	8000628 <__aeabi_dmul>
 800d694:	a364      	add	r3, pc, #400	; (adr r3, 800d828 <_dtoa_r+0x2c0>)
 800d696:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d69a:	f7f2 fe0f 	bl	80002bc <__adddf3>
 800d69e:	4606      	mov	r6, r0
 800d6a0:	4628      	mov	r0, r5
 800d6a2:	460f      	mov	r7, r1
 800d6a4:	f7f2 ff56 	bl	8000554 <__aeabi_i2d>
 800d6a8:	a361      	add	r3, pc, #388	; (adr r3, 800d830 <_dtoa_r+0x2c8>)
 800d6aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6ae:	f7f2 ffbb 	bl	8000628 <__aeabi_dmul>
 800d6b2:	4602      	mov	r2, r0
 800d6b4:	460b      	mov	r3, r1
 800d6b6:	4630      	mov	r0, r6
 800d6b8:	4639      	mov	r1, r7
 800d6ba:	f7f2 fdff 	bl	80002bc <__adddf3>
 800d6be:	4606      	mov	r6, r0
 800d6c0:	460f      	mov	r7, r1
 800d6c2:	f7f3 fa61 	bl	8000b88 <__aeabi_d2iz>
 800d6c6:	2200      	movs	r2, #0
 800d6c8:	9000      	str	r0, [sp, #0]
 800d6ca:	2300      	movs	r3, #0
 800d6cc:	4630      	mov	r0, r6
 800d6ce:	4639      	mov	r1, r7
 800d6d0:	f7f3 fa1c 	bl	8000b0c <__aeabi_dcmplt>
 800d6d4:	b150      	cbz	r0, 800d6ec <_dtoa_r+0x184>
 800d6d6:	9800      	ldr	r0, [sp, #0]
 800d6d8:	f7f2 ff3c 	bl	8000554 <__aeabi_i2d>
 800d6dc:	4632      	mov	r2, r6
 800d6de:	463b      	mov	r3, r7
 800d6e0:	f7f3 fa0a 	bl	8000af8 <__aeabi_dcmpeq>
 800d6e4:	b910      	cbnz	r0, 800d6ec <_dtoa_r+0x184>
 800d6e6:	9b00      	ldr	r3, [sp, #0]
 800d6e8:	3b01      	subs	r3, #1
 800d6ea:	9300      	str	r3, [sp, #0]
 800d6ec:	9b00      	ldr	r3, [sp, #0]
 800d6ee:	2b16      	cmp	r3, #22
 800d6f0:	d85a      	bhi.n	800d7a8 <_dtoa_r+0x240>
 800d6f2:	9a00      	ldr	r2, [sp, #0]
 800d6f4:	4b57      	ldr	r3, [pc, #348]	; (800d854 <_dtoa_r+0x2ec>)
 800d6f6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d6fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6fe:	ec51 0b19 	vmov	r0, r1, d9
 800d702:	f7f3 fa03 	bl	8000b0c <__aeabi_dcmplt>
 800d706:	2800      	cmp	r0, #0
 800d708:	d050      	beq.n	800d7ac <_dtoa_r+0x244>
 800d70a:	9b00      	ldr	r3, [sp, #0]
 800d70c:	3b01      	subs	r3, #1
 800d70e:	9300      	str	r3, [sp, #0]
 800d710:	2300      	movs	r3, #0
 800d712:	930b      	str	r3, [sp, #44]	; 0x2c
 800d714:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d716:	1b5d      	subs	r5, r3, r5
 800d718:	1e6b      	subs	r3, r5, #1
 800d71a:	9305      	str	r3, [sp, #20]
 800d71c:	bf45      	ittet	mi
 800d71e:	f1c5 0301 	rsbmi	r3, r5, #1
 800d722:	9304      	strmi	r3, [sp, #16]
 800d724:	2300      	movpl	r3, #0
 800d726:	2300      	movmi	r3, #0
 800d728:	bf4c      	ite	mi
 800d72a:	9305      	strmi	r3, [sp, #20]
 800d72c:	9304      	strpl	r3, [sp, #16]
 800d72e:	9b00      	ldr	r3, [sp, #0]
 800d730:	2b00      	cmp	r3, #0
 800d732:	db3d      	blt.n	800d7b0 <_dtoa_r+0x248>
 800d734:	9b05      	ldr	r3, [sp, #20]
 800d736:	9a00      	ldr	r2, [sp, #0]
 800d738:	920a      	str	r2, [sp, #40]	; 0x28
 800d73a:	4413      	add	r3, r2
 800d73c:	9305      	str	r3, [sp, #20]
 800d73e:	2300      	movs	r3, #0
 800d740:	9307      	str	r3, [sp, #28]
 800d742:	9b06      	ldr	r3, [sp, #24]
 800d744:	2b09      	cmp	r3, #9
 800d746:	f200 8089 	bhi.w	800d85c <_dtoa_r+0x2f4>
 800d74a:	2b05      	cmp	r3, #5
 800d74c:	bfc4      	itt	gt
 800d74e:	3b04      	subgt	r3, #4
 800d750:	9306      	strgt	r3, [sp, #24]
 800d752:	9b06      	ldr	r3, [sp, #24]
 800d754:	f1a3 0302 	sub.w	r3, r3, #2
 800d758:	bfcc      	ite	gt
 800d75a:	2500      	movgt	r5, #0
 800d75c:	2501      	movle	r5, #1
 800d75e:	2b03      	cmp	r3, #3
 800d760:	f200 8087 	bhi.w	800d872 <_dtoa_r+0x30a>
 800d764:	e8df f003 	tbb	[pc, r3]
 800d768:	59383a2d 	.word	0x59383a2d
 800d76c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800d770:	441d      	add	r5, r3
 800d772:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800d776:	2b20      	cmp	r3, #32
 800d778:	bfc1      	itttt	gt
 800d77a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800d77e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800d782:	fa0b f303 	lslgt.w	r3, fp, r3
 800d786:	fa26 f000 	lsrgt.w	r0, r6, r0
 800d78a:	bfda      	itte	le
 800d78c:	f1c3 0320 	rsble	r3, r3, #32
 800d790:	fa06 f003 	lslle.w	r0, r6, r3
 800d794:	4318      	orrgt	r0, r3
 800d796:	f7f2 fecd 	bl	8000534 <__aeabi_ui2d>
 800d79a:	2301      	movs	r3, #1
 800d79c:	4606      	mov	r6, r0
 800d79e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800d7a2:	3d01      	subs	r5, #1
 800d7a4:	930e      	str	r3, [sp, #56]	; 0x38
 800d7a6:	e76a      	b.n	800d67e <_dtoa_r+0x116>
 800d7a8:	2301      	movs	r3, #1
 800d7aa:	e7b2      	b.n	800d712 <_dtoa_r+0x1aa>
 800d7ac:	900b      	str	r0, [sp, #44]	; 0x2c
 800d7ae:	e7b1      	b.n	800d714 <_dtoa_r+0x1ac>
 800d7b0:	9b04      	ldr	r3, [sp, #16]
 800d7b2:	9a00      	ldr	r2, [sp, #0]
 800d7b4:	1a9b      	subs	r3, r3, r2
 800d7b6:	9304      	str	r3, [sp, #16]
 800d7b8:	4253      	negs	r3, r2
 800d7ba:	9307      	str	r3, [sp, #28]
 800d7bc:	2300      	movs	r3, #0
 800d7be:	930a      	str	r3, [sp, #40]	; 0x28
 800d7c0:	e7bf      	b.n	800d742 <_dtoa_r+0x1da>
 800d7c2:	2300      	movs	r3, #0
 800d7c4:	9308      	str	r3, [sp, #32]
 800d7c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d7c8:	2b00      	cmp	r3, #0
 800d7ca:	dc55      	bgt.n	800d878 <_dtoa_r+0x310>
 800d7cc:	2301      	movs	r3, #1
 800d7ce:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800d7d2:	461a      	mov	r2, r3
 800d7d4:	9209      	str	r2, [sp, #36]	; 0x24
 800d7d6:	e00c      	b.n	800d7f2 <_dtoa_r+0x28a>
 800d7d8:	2301      	movs	r3, #1
 800d7da:	e7f3      	b.n	800d7c4 <_dtoa_r+0x25c>
 800d7dc:	2300      	movs	r3, #0
 800d7de:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d7e0:	9308      	str	r3, [sp, #32]
 800d7e2:	9b00      	ldr	r3, [sp, #0]
 800d7e4:	4413      	add	r3, r2
 800d7e6:	9302      	str	r3, [sp, #8]
 800d7e8:	3301      	adds	r3, #1
 800d7ea:	2b01      	cmp	r3, #1
 800d7ec:	9303      	str	r3, [sp, #12]
 800d7ee:	bfb8      	it	lt
 800d7f0:	2301      	movlt	r3, #1
 800d7f2:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800d7f4:	2200      	movs	r2, #0
 800d7f6:	6042      	str	r2, [r0, #4]
 800d7f8:	2204      	movs	r2, #4
 800d7fa:	f102 0614 	add.w	r6, r2, #20
 800d7fe:	429e      	cmp	r6, r3
 800d800:	6841      	ldr	r1, [r0, #4]
 800d802:	d93d      	bls.n	800d880 <_dtoa_r+0x318>
 800d804:	4620      	mov	r0, r4
 800d806:	f001 f84b 	bl	800e8a0 <_Balloc>
 800d80a:	9001      	str	r0, [sp, #4]
 800d80c:	2800      	cmp	r0, #0
 800d80e:	d13b      	bne.n	800d888 <_dtoa_r+0x320>
 800d810:	4b11      	ldr	r3, [pc, #68]	; (800d858 <_dtoa_r+0x2f0>)
 800d812:	4602      	mov	r2, r0
 800d814:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800d818:	e6c0      	b.n	800d59c <_dtoa_r+0x34>
 800d81a:	2301      	movs	r3, #1
 800d81c:	e7df      	b.n	800d7de <_dtoa_r+0x276>
 800d81e:	bf00      	nop
 800d820:	636f4361 	.word	0x636f4361
 800d824:	3fd287a7 	.word	0x3fd287a7
 800d828:	8b60c8b3 	.word	0x8b60c8b3
 800d82c:	3fc68a28 	.word	0x3fc68a28
 800d830:	509f79fb 	.word	0x509f79fb
 800d834:	3fd34413 	.word	0x3fd34413
 800d838:	080112f8 	.word	0x080112f8
 800d83c:	080114b6 	.word	0x080114b6
 800d840:	7ff00000 	.word	0x7ff00000
 800d844:	080114b2 	.word	0x080114b2
 800d848:	080114a9 	.word	0x080114a9
 800d84c:	08011279 	.word	0x08011279
 800d850:	3ff80000 	.word	0x3ff80000
 800d854:	08011620 	.word	0x08011620
 800d858:	08011511 	.word	0x08011511
 800d85c:	2501      	movs	r5, #1
 800d85e:	2300      	movs	r3, #0
 800d860:	9306      	str	r3, [sp, #24]
 800d862:	9508      	str	r5, [sp, #32]
 800d864:	f04f 33ff 	mov.w	r3, #4294967295
 800d868:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800d86c:	2200      	movs	r2, #0
 800d86e:	2312      	movs	r3, #18
 800d870:	e7b0      	b.n	800d7d4 <_dtoa_r+0x26c>
 800d872:	2301      	movs	r3, #1
 800d874:	9308      	str	r3, [sp, #32]
 800d876:	e7f5      	b.n	800d864 <_dtoa_r+0x2fc>
 800d878:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d87a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800d87e:	e7b8      	b.n	800d7f2 <_dtoa_r+0x28a>
 800d880:	3101      	adds	r1, #1
 800d882:	6041      	str	r1, [r0, #4]
 800d884:	0052      	lsls	r2, r2, #1
 800d886:	e7b8      	b.n	800d7fa <_dtoa_r+0x292>
 800d888:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d88a:	9a01      	ldr	r2, [sp, #4]
 800d88c:	601a      	str	r2, [r3, #0]
 800d88e:	9b03      	ldr	r3, [sp, #12]
 800d890:	2b0e      	cmp	r3, #14
 800d892:	f200 809d 	bhi.w	800d9d0 <_dtoa_r+0x468>
 800d896:	2d00      	cmp	r5, #0
 800d898:	f000 809a 	beq.w	800d9d0 <_dtoa_r+0x468>
 800d89c:	9b00      	ldr	r3, [sp, #0]
 800d89e:	2b00      	cmp	r3, #0
 800d8a0:	dd32      	ble.n	800d908 <_dtoa_r+0x3a0>
 800d8a2:	4ab7      	ldr	r2, [pc, #732]	; (800db80 <_dtoa_r+0x618>)
 800d8a4:	f003 030f 	and.w	r3, r3, #15
 800d8a8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800d8ac:	e9d3 8900 	ldrd	r8, r9, [r3]
 800d8b0:	9b00      	ldr	r3, [sp, #0]
 800d8b2:	05d8      	lsls	r0, r3, #23
 800d8b4:	ea4f 1723 	mov.w	r7, r3, asr #4
 800d8b8:	d516      	bpl.n	800d8e8 <_dtoa_r+0x380>
 800d8ba:	4bb2      	ldr	r3, [pc, #712]	; (800db84 <_dtoa_r+0x61c>)
 800d8bc:	ec51 0b19 	vmov	r0, r1, d9
 800d8c0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800d8c4:	f7f2 ffda 	bl	800087c <__aeabi_ddiv>
 800d8c8:	f007 070f 	and.w	r7, r7, #15
 800d8cc:	4682      	mov	sl, r0
 800d8ce:	468b      	mov	fp, r1
 800d8d0:	2503      	movs	r5, #3
 800d8d2:	4eac      	ldr	r6, [pc, #688]	; (800db84 <_dtoa_r+0x61c>)
 800d8d4:	b957      	cbnz	r7, 800d8ec <_dtoa_r+0x384>
 800d8d6:	4642      	mov	r2, r8
 800d8d8:	464b      	mov	r3, r9
 800d8da:	4650      	mov	r0, sl
 800d8dc:	4659      	mov	r1, fp
 800d8de:	f7f2 ffcd 	bl	800087c <__aeabi_ddiv>
 800d8e2:	4682      	mov	sl, r0
 800d8e4:	468b      	mov	fp, r1
 800d8e6:	e028      	b.n	800d93a <_dtoa_r+0x3d2>
 800d8e8:	2502      	movs	r5, #2
 800d8ea:	e7f2      	b.n	800d8d2 <_dtoa_r+0x36a>
 800d8ec:	07f9      	lsls	r1, r7, #31
 800d8ee:	d508      	bpl.n	800d902 <_dtoa_r+0x39a>
 800d8f0:	4640      	mov	r0, r8
 800d8f2:	4649      	mov	r1, r9
 800d8f4:	e9d6 2300 	ldrd	r2, r3, [r6]
 800d8f8:	f7f2 fe96 	bl	8000628 <__aeabi_dmul>
 800d8fc:	3501      	adds	r5, #1
 800d8fe:	4680      	mov	r8, r0
 800d900:	4689      	mov	r9, r1
 800d902:	107f      	asrs	r7, r7, #1
 800d904:	3608      	adds	r6, #8
 800d906:	e7e5      	b.n	800d8d4 <_dtoa_r+0x36c>
 800d908:	f000 809b 	beq.w	800da42 <_dtoa_r+0x4da>
 800d90c:	9b00      	ldr	r3, [sp, #0]
 800d90e:	4f9d      	ldr	r7, [pc, #628]	; (800db84 <_dtoa_r+0x61c>)
 800d910:	425e      	negs	r6, r3
 800d912:	4b9b      	ldr	r3, [pc, #620]	; (800db80 <_dtoa_r+0x618>)
 800d914:	f006 020f 	and.w	r2, r6, #15
 800d918:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d91c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d920:	ec51 0b19 	vmov	r0, r1, d9
 800d924:	f7f2 fe80 	bl	8000628 <__aeabi_dmul>
 800d928:	1136      	asrs	r6, r6, #4
 800d92a:	4682      	mov	sl, r0
 800d92c:	468b      	mov	fp, r1
 800d92e:	2300      	movs	r3, #0
 800d930:	2502      	movs	r5, #2
 800d932:	2e00      	cmp	r6, #0
 800d934:	d17a      	bne.n	800da2c <_dtoa_r+0x4c4>
 800d936:	2b00      	cmp	r3, #0
 800d938:	d1d3      	bne.n	800d8e2 <_dtoa_r+0x37a>
 800d93a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d93c:	2b00      	cmp	r3, #0
 800d93e:	f000 8082 	beq.w	800da46 <_dtoa_r+0x4de>
 800d942:	4b91      	ldr	r3, [pc, #580]	; (800db88 <_dtoa_r+0x620>)
 800d944:	2200      	movs	r2, #0
 800d946:	4650      	mov	r0, sl
 800d948:	4659      	mov	r1, fp
 800d94a:	f7f3 f8df 	bl	8000b0c <__aeabi_dcmplt>
 800d94e:	2800      	cmp	r0, #0
 800d950:	d079      	beq.n	800da46 <_dtoa_r+0x4de>
 800d952:	9b03      	ldr	r3, [sp, #12]
 800d954:	2b00      	cmp	r3, #0
 800d956:	d076      	beq.n	800da46 <_dtoa_r+0x4de>
 800d958:	9b02      	ldr	r3, [sp, #8]
 800d95a:	2b00      	cmp	r3, #0
 800d95c:	dd36      	ble.n	800d9cc <_dtoa_r+0x464>
 800d95e:	9b00      	ldr	r3, [sp, #0]
 800d960:	4650      	mov	r0, sl
 800d962:	4659      	mov	r1, fp
 800d964:	1e5f      	subs	r7, r3, #1
 800d966:	2200      	movs	r2, #0
 800d968:	4b88      	ldr	r3, [pc, #544]	; (800db8c <_dtoa_r+0x624>)
 800d96a:	f7f2 fe5d 	bl	8000628 <__aeabi_dmul>
 800d96e:	9e02      	ldr	r6, [sp, #8]
 800d970:	4682      	mov	sl, r0
 800d972:	468b      	mov	fp, r1
 800d974:	3501      	adds	r5, #1
 800d976:	4628      	mov	r0, r5
 800d978:	f7f2 fdec 	bl	8000554 <__aeabi_i2d>
 800d97c:	4652      	mov	r2, sl
 800d97e:	465b      	mov	r3, fp
 800d980:	f7f2 fe52 	bl	8000628 <__aeabi_dmul>
 800d984:	4b82      	ldr	r3, [pc, #520]	; (800db90 <_dtoa_r+0x628>)
 800d986:	2200      	movs	r2, #0
 800d988:	f7f2 fc98 	bl	80002bc <__adddf3>
 800d98c:	46d0      	mov	r8, sl
 800d98e:	46d9      	mov	r9, fp
 800d990:	4682      	mov	sl, r0
 800d992:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800d996:	2e00      	cmp	r6, #0
 800d998:	d158      	bne.n	800da4c <_dtoa_r+0x4e4>
 800d99a:	4b7e      	ldr	r3, [pc, #504]	; (800db94 <_dtoa_r+0x62c>)
 800d99c:	2200      	movs	r2, #0
 800d99e:	4640      	mov	r0, r8
 800d9a0:	4649      	mov	r1, r9
 800d9a2:	f7f2 fc89 	bl	80002b8 <__aeabi_dsub>
 800d9a6:	4652      	mov	r2, sl
 800d9a8:	465b      	mov	r3, fp
 800d9aa:	4680      	mov	r8, r0
 800d9ac:	4689      	mov	r9, r1
 800d9ae:	f7f3 f8cb 	bl	8000b48 <__aeabi_dcmpgt>
 800d9b2:	2800      	cmp	r0, #0
 800d9b4:	f040 8295 	bne.w	800dee2 <_dtoa_r+0x97a>
 800d9b8:	4652      	mov	r2, sl
 800d9ba:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800d9be:	4640      	mov	r0, r8
 800d9c0:	4649      	mov	r1, r9
 800d9c2:	f7f3 f8a3 	bl	8000b0c <__aeabi_dcmplt>
 800d9c6:	2800      	cmp	r0, #0
 800d9c8:	f040 8289 	bne.w	800dede <_dtoa_r+0x976>
 800d9cc:	ec5b ab19 	vmov	sl, fp, d9
 800d9d0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d9d2:	2b00      	cmp	r3, #0
 800d9d4:	f2c0 8148 	blt.w	800dc68 <_dtoa_r+0x700>
 800d9d8:	9a00      	ldr	r2, [sp, #0]
 800d9da:	2a0e      	cmp	r2, #14
 800d9dc:	f300 8144 	bgt.w	800dc68 <_dtoa_r+0x700>
 800d9e0:	4b67      	ldr	r3, [pc, #412]	; (800db80 <_dtoa_r+0x618>)
 800d9e2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d9e6:	e9d3 8900 	ldrd	r8, r9, [r3]
 800d9ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d9ec:	2b00      	cmp	r3, #0
 800d9ee:	f280 80d5 	bge.w	800db9c <_dtoa_r+0x634>
 800d9f2:	9b03      	ldr	r3, [sp, #12]
 800d9f4:	2b00      	cmp	r3, #0
 800d9f6:	f300 80d1 	bgt.w	800db9c <_dtoa_r+0x634>
 800d9fa:	f040 826f 	bne.w	800dedc <_dtoa_r+0x974>
 800d9fe:	4b65      	ldr	r3, [pc, #404]	; (800db94 <_dtoa_r+0x62c>)
 800da00:	2200      	movs	r2, #0
 800da02:	4640      	mov	r0, r8
 800da04:	4649      	mov	r1, r9
 800da06:	f7f2 fe0f 	bl	8000628 <__aeabi_dmul>
 800da0a:	4652      	mov	r2, sl
 800da0c:	465b      	mov	r3, fp
 800da0e:	f7f3 f891 	bl	8000b34 <__aeabi_dcmpge>
 800da12:	9e03      	ldr	r6, [sp, #12]
 800da14:	4637      	mov	r7, r6
 800da16:	2800      	cmp	r0, #0
 800da18:	f040 8245 	bne.w	800dea6 <_dtoa_r+0x93e>
 800da1c:	9d01      	ldr	r5, [sp, #4]
 800da1e:	2331      	movs	r3, #49	; 0x31
 800da20:	f805 3b01 	strb.w	r3, [r5], #1
 800da24:	9b00      	ldr	r3, [sp, #0]
 800da26:	3301      	adds	r3, #1
 800da28:	9300      	str	r3, [sp, #0]
 800da2a:	e240      	b.n	800deae <_dtoa_r+0x946>
 800da2c:	07f2      	lsls	r2, r6, #31
 800da2e:	d505      	bpl.n	800da3c <_dtoa_r+0x4d4>
 800da30:	e9d7 2300 	ldrd	r2, r3, [r7]
 800da34:	f7f2 fdf8 	bl	8000628 <__aeabi_dmul>
 800da38:	3501      	adds	r5, #1
 800da3a:	2301      	movs	r3, #1
 800da3c:	1076      	asrs	r6, r6, #1
 800da3e:	3708      	adds	r7, #8
 800da40:	e777      	b.n	800d932 <_dtoa_r+0x3ca>
 800da42:	2502      	movs	r5, #2
 800da44:	e779      	b.n	800d93a <_dtoa_r+0x3d2>
 800da46:	9f00      	ldr	r7, [sp, #0]
 800da48:	9e03      	ldr	r6, [sp, #12]
 800da4a:	e794      	b.n	800d976 <_dtoa_r+0x40e>
 800da4c:	9901      	ldr	r1, [sp, #4]
 800da4e:	4b4c      	ldr	r3, [pc, #304]	; (800db80 <_dtoa_r+0x618>)
 800da50:	4431      	add	r1, r6
 800da52:	910d      	str	r1, [sp, #52]	; 0x34
 800da54:	9908      	ldr	r1, [sp, #32]
 800da56:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800da5a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800da5e:	2900      	cmp	r1, #0
 800da60:	d043      	beq.n	800daea <_dtoa_r+0x582>
 800da62:	494d      	ldr	r1, [pc, #308]	; (800db98 <_dtoa_r+0x630>)
 800da64:	2000      	movs	r0, #0
 800da66:	f7f2 ff09 	bl	800087c <__aeabi_ddiv>
 800da6a:	4652      	mov	r2, sl
 800da6c:	465b      	mov	r3, fp
 800da6e:	f7f2 fc23 	bl	80002b8 <__aeabi_dsub>
 800da72:	9d01      	ldr	r5, [sp, #4]
 800da74:	4682      	mov	sl, r0
 800da76:	468b      	mov	fp, r1
 800da78:	4649      	mov	r1, r9
 800da7a:	4640      	mov	r0, r8
 800da7c:	f7f3 f884 	bl	8000b88 <__aeabi_d2iz>
 800da80:	4606      	mov	r6, r0
 800da82:	f7f2 fd67 	bl	8000554 <__aeabi_i2d>
 800da86:	4602      	mov	r2, r0
 800da88:	460b      	mov	r3, r1
 800da8a:	4640      	mov	r0, r8
 800da8c:	4649      	mov	r1, r9
 800da8e:	f7f2 fc13 	bl	80002b8 <__aeabi_dsub>
 800da92:	3630      	adds	r6, #48	; 0x30
 800da94:	f805 6b01 	strb.w	r6, [r5], #1
 800da98:	4652      	mov	r2, sl
 800da9a:	465b      	mov	r3, fp
 800da9c:	4680      	mov	r8, r0
 800da9e:	4689      	mov	r9, r1
 800daa0:	f7f3 f834 	bl	8000b0c <__aeabi_dcmplt>
 800daa4:	2800      	cmp	r0, #0
 800daa6:	d163      	bne.n	800db70 <_dtoa_r+0x608>
 800daa8:	4642      	mov	r2, r8
 800daaa:	464b      	mov	r3, r9
 800daac:	4936      	ldr	r1, [pc, #216]	; (800db88 <_dtoa_r+0x620>)
 800daae:	2000      	movs	r0, #0
 800dab0:	f7f2 fc02 	bl	80002b8 <__aeabi_dsub>
 800dab4:	4652      	mov	r2, sl
 800dab6:	465b      	mov	r3, fp
 800dab8:	f7f3 f828 	bl	8000b0c <__aeabi_dcmplt>
 800dabc:	2800      	cmp	r0, #0
 800dabe:	f040 80b5 	bne.w	800dc2c <_dtoa_r+0x6c4>
 800dac2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800dac4:	429d      	cmp	r5, r3
 800dac6:	d081      	beq.n	800d9cc <_dtoa_r+0x464>
 800dac8:	4b30      	ldr	r3, [pc, #192]	; (800db8c <_dtoa_r+0x624>)
 800daca:	2200      	movs	r2, #0
 800dacc:	4650      	mov	r0, sl
 800dace:	4659      	mov	r1, fp
 800dad0:	f7f2 fdaa 	bl	8000628 <__aeabi_dmul>
 800dad4:	4b2d      	ldr	r3, [pc, #180]	; (800db8c <_dtoa_r+0x624>)
 800dad6:	4682      	mov	sl, r0
 800dad8:	468b      	mov	fp, r1
 800dada:	4640      	mov	r0, r8
 800dadc:	4649      	mov	r1, r9
 800dade:	2200      	movs	r2, #0
 800dae0:	f7f2 fda2 	bl	8000628 <__aeabi_dmul>
 800dae4:	4680      	mov	r8, r0
 800dae6:	4689      	mov	r9, r1
 800dae8:	e7c6      	b.n	800da78 <_dtoa_r+0x510>
 800daea:	4650      	mov	r0, sl
 800daec:	4659      	mov	r1, fp
 800daee:	f7f2 fd9b 	bl	8000628 <__aeabi_dmul>
 800daf2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800daf4:	9d01      	ldr	r5, [sp, #4]
 800daf6:	930f      	str	r3, [sp, #60]	; 0x3c
 800daf8:	4682      	mov	sl, r0
 800dafa:	468b      	mov	fp, r1
 800dafc:	4649      	mov	r1, r9
 800dafe:	4640      	mov	r0, r8
 800db00:	f7f3 f842 	bl	8000b88 <__aeabi_d2iz>
 800db04:	4606      	mov	r6, r0
 800db06:	f7f2 fd25 	bl	8000554 <__aeabi_i2d>
 800db0a:	3630      	adds	r6, #48	; 0x30
 800db0c:	4602      	mov	r2, r0
 800db0e:	460b      	mov	r3, r1
 800db10:	4640      	mov	r0, r8
 800db12:	4649      	mov	r1, r9
 800db14:	f7f2 fbd0 	bl	80002b8 <__aeabi_dsub>
 800db18:	f805 6b01 	strb.w	r6, [r5], #1
 800db1c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800db1e:	429d      	cmp	r5, r3
 800db20:	4680      	mov	r8, r0
 800db22:	4689      	mov	r9, r1
 800db24:	f04f 0200 	mov.w	r2, #0
 800db28:	d124      	bne.n	800db74 <_dtoa_r+0x60c>
 800db2a:	4b1b      	ldr	r3, [pc, #108]	; (800db98 <_dtoa_r+0x630>)
 800db2c:	4650      	mov	r0, sl
 800db2e:	4659      	mov	r1, fp
 800db30:	f7f2 fbc4 	bl	80002bc <__adddf3>
 800db34:	4602      	mov	r2, r0
 800db36:	460b      	mov	r3, r1
 800db38:	4640      	mov	r0, r8
 800db3a:	4649      	mov	r1, r9
 800db3c:	f7f3 f804 	bl	8000b48 <__aeabi_dcmpgt>
 800db40:	2800      	cmp	r0, #0
 800db42:	d173      	bne.n	800dc2c <_dtoa_r+0x6c4>
 800db44:	4652      	mov	r2, sl
 800db46:	465b      	mov	r3, fp
 800db48:	4913      	ldr	r1, [pc, #76]	; (800db98 <_dtoa_r+0x630>)
 800db4a:	2000      	movs	r0, #0
 800db4c:	f7f2 fbb4 	bl	80002b8 <__aeabi_dsub>
 800db50:	4602      	mov	r2, r0
 800db52:	460b      	mov	r3, r1
 800db54:	4640      	mov	r0, r8
 800db56:	4649      	mov	r1, r9
 800db58:	f7f2 ffd8 	bl	8000b0c <__aeabi_dcmplt>
 800db5c:	2800      	cmp	r0, #0
 800db5e:	f43f af35 	beq.w	800d9cc <_dtoa_r+0x464>
 800db62:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800db64:	1e6b      	subs	r3, r5, #1
 800db66:	930f      	str	r3, [sp, #60]	; 0x3c
 800db68:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800db6c:	2b30      	cmp	r3, #48	; 0x30
 800db6e:	d0f8      	beq.n	800db62 <_dtoa_r+0x5fa>
 800db70:	9700      	str	r7, [sp, #0]
 800db72:	e049      	b.n	800dc08 <_dtoa_r+0x6a0>
 800db74:	4b05      	ldr	r3, [pc, #20]	; (800db8c <_dtoa_r+0x624>)
 800db76:	f7f2 fd57 	bl	8000628 <__aeabi_dmul>
 800db7a:	4680      	mov	r8, r0
 800db7c:	4689      	mov	r9, r1
 800db7e:	e7bd      	b.n	800dafc <_dtoa_r+0x594>
 800db80:	08011620 	.word	0x08011620
 800db84:	080115f8 	.word	0x080115f8
 800db88:	3ff00000 	.word	0x3ff00000
 800db8c:	40240000 	.word	0x40240000
 800db90:	401c0000 	.word	0x401c0000
 800db94:	40140000 	.word	0x40140000
 800db98:	3fe00000 	.word	0x3fe00000
 800db9c:	9d01      	ldr	r5, [sp, #4]
 800db9e:	4656      	mov	r6, sl
 800dba0:	465f      	mov	r7, fp
 800dba2:	4642      	mov	r2, r8
 800dba4:	464b      	mov	r3, r9
 800dba6:	4630      	mov	r0, r6
 800dba8:	4639      	mov	r1, r7
 800dbaa:	f7f2 fe67 	bl	800087c <__aeabi_ddiv>
 800dbae:	f7f2 ffeb 	bl	8000b88 <__aeabi_d2iz>
 800dbb2:	4682      	mov	sl, r0
 800dbb4:	f7f2 fcce 	bl	8000554 <__aeabi_i2d>
 800dbb8:	4642      	mov	r2, r8
 800dbba:	464b      	mov	r3, r9
 800dbbc:	f7f2 fd34 	bl	8000628 <__aeabi_dmul>
 800dbc0:	4602      	mov	r2, r0
 800dbc2:	460b      	mov	r3, r1
 800dbc4:	4630      	mov	r0, r6
 800dbc6:	4639      	mov	r1, r7
 800dbc8:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800dbcc:	f7f2 fb74 	bl	80002b8 <__aeabi_dsub>
 800dbd0:	f805 6b01 	strb.w	r6, [r5], #1
 800dbd4:	9e01      	ldr	r6, [sp, #4]
 800dbd6:	9f03      	ldr	r7, [sp, #12]
 800dbd8:	1bae      	subs	r6, r5, r6
 800dbda:	42b7      	cmp	r7, r6
 800dbdc:	4602      	mov	r2, r0
 800dbde:	460b      	mov	r3, r1
 800dbe0:	d135      	bne.n	800dc4e <_dtoa_r+0x6e6>
 800dbe2:	f7f2 fb6b 	bl	80002bc <__adddf3>
 800dbe6:	4642      	mov	r2, r8
 800dbe8:	464b      	mov	r3, r9
 800dbea:	4606      	mov	r6, r0
 800dbec:	460f      	mov	r7, r1
 800dbee:	f7f2 ffab 	bl	8000b48 <__aeabi_dcmpgt>
 800dbf2:	b9d0      	cbnz	r0, 800dc2a <_dtoa_r+0x6c2>
 800dbf4:	4642      	mov	r2, r8
 800dbf6:	464b      	mov	r3, r9
 800dbf8:	4630      	mov	r0, r6
 800dbfa:	4639      	mov	r1, r7
 800dbfc:	f7f2 ff7c 	bl	8000af8 <__aeabi_dcmpeq>
 800dc00:	b110      	cbz	r0, 800dc08 <_dtoa_r+0x6a0>
 800dc02:	f01a 0f01 	tst.w	sl, #1
 800dc06:	d110      	bne.n	800dc2a <_dtoa_r+0x6c2>
 800dc08:	4620      	mov	r0, r4
 800dc0a:	ee18 1a10 	vmov	r1, s16
 800dc0e:	f000 fe87 	bl	800e920 <_Bfree>
 800dc12:	2300      	movs	r3, #0
 800dc14:	9800      	ldr	r0, [sp, #0]
 800dc16:	702b      	strb	r3, [r5, #0]
 800dc18:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800dc1a:	3001      	adds	r0, #1
 800dc1c:	6018      	str	r0, [r3, #0]
 800dc1e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800dc20:	2b00      	cmp	r3, #0
 800dc22:	f43f acf1 	beq.w	800d608 <_dtoa_r+0xa0>
 800dc26:	601d      	str	r5, [r3, #0]
 800dc28:	e4ee      	b.n	800d608 <_dtoa_r+0xa0>
 800dc2a:	9f00      	ldr	r7, [sp, #0]
 800dc2c:	462b      	mov	r3, r5
 800dc2e:	461d      	mov	r5, r3
 800dc30:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800dc34:	2a39      	cmp	r2, #57	; 0x39
 800dc36:	d106      	bne.n	800dc46 <_dtoa_r+0x6de>
 800dc38:	9a01      	ldr	r2, [sp, #4]
 800dc3a:	429a      	cmp	r2, r3
 800dc3c:	d1f7      	bne.n	800dc2e <_dtoa_r+0x6c6>
 800dc3e:	9901      	ldr	r1, [sp, #4]
 800dc40:	2230      	movs	r2, #48	; 0x30
 800dc42:	3701      	adds	r7, #1
 800dc44:	700a      	strb	r2, [r1, #0]
 800dc46:	781a      	ldrb	r2, [r3, #0]
 800dc48:	3201      	adds	r2, #1
 800dc4a:	701a      	strb	r2, [r3, #0]
 800dc4c:	e790      	b.n	800db70 <_dtoa_r+0x608>
 800dc4e:	4ba6      	ldr	r3, [pc, #664]	; (800dee8 <_dtoa_r+0x980>)
 800dc50:	2200      	movs	r2, #0
 800dc52:	f7f2 fce9 	bl	8000628 <__aeabi_dmul>
 800dc56:	2200      	movs	r2, #0
 800dc58:	2300      	movs	r3, #0
 800dc5a:	4606      	mov	r6, r0
 800dc5c:	460f      	mov	r7, r1
 800dc5e:	f7f2 ff4b 	bl	8000af8 <__aeabi_dcmpeq>
 800dc62:	2800      	cmp	r0, #0
 800dc64:	d09d      	beq.n	800dba2 <_dtoa_r+0x63a>
 800dc66:	e7cf      	b.n	800dc08 <_dtoa_r+0x6a0>
 800dc68:	9a08      	ldr	r2, [sp, #32]
 800dc6a:	2a00      	cmp	r2, #0
 800dc6c:	f000 80d7 	beq.w	800de1e <_dtoa_r+0x8b6>
 800dc70:	9a06      	ldr	r2, [sp, #24]
 800dc72:	2a01      	cmp	r2, #1
 800dc74:	f300 80ba 	bgt.w	800ddec <_dtoa_r+0x884>
 800dc78:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800dc7a:	2a00      	cmp	r2, #0
 800dc7c:	f000 80b2 	beq.w	800dde4 <_dtoa_r+0x87c>
 800dc80:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800dc84:	9e07      	ldr	r6, [sp, #28]
 800dc86:	9d04      	ldr	r5, [sp, #16]
 800dc88:	9a04      	ldr	r2, [sp, #16]
 800dc8a:	441a      	add	r2, r3
 800dc8c:	9204      	str	r2, [sp, #16]
 800dc8e:	9a05      	ldr	r2, [sp, #20]
 800dc90:	2101      	movs	r1, #1
 800dc92:	441a      	add	r2, r3
 800dc94:	4620      	mov	r0, r4
 800dc96:	9205      	str	r2, [sp, #20]
 800dc98:	f000 ff44 	bl	800eb24 <__i2b>
 800dc9c:	4607      	mov	r7, r0
 800dc9e:	2d00      	cmp	r5, #0
 800dca0:	dd0c      	ble.n	800dcbc <_dtoa_r+0x754>
 800dca2:	9b05      	ldr	r3, [sp, #20]
 800dca4:	2b00      	cmp	r3, #0
 800dca6:	dd09      	ble.n	800dcbc <_dtoa_r+0x754>
 800dca8:	42ab      	cmp	r3, r5
 800dcaa:	9a04      	ldr	r2, [sp, #16]
 800dcac:	bfa8      	it	ge
 800dcae:	462b      	movge	r3, r5
 800dcb0:	1ad2      	subs	r2, r2, r3
 800dcb2:	9204      	str	r2, [sp, #16]
 800dcb4:	9a05      	ldr	r2, [sp, #20]
 800dcb6:	1aed      	subs	r5, r5, r3
 800dcb8:	1ad3      	subs	r3, r2, r3
 800dcba:	9305      	str	r3, [sp, #20]
 800dcbc:	9b07      	ldr	r3, [sp, #28]
 800dcbe:	b31b      	cbz	r3, 800dd08 <_dtoa_r+0x7a0>
 800dcc0:	9b08      	ldr	r3, [sp, #32]
 800dcc2:	2b00      	cmp	r3, #0
 800dcc4:	f000 80af 	beq.w	800de26 <_dtoa_r+0x8be>
 800dcc8:	2e00      	cmp	r6, #0
 800dcca:	dd13      	ble.n	800dcf4 <_dtoa_r+0x78c>
 800dccc:	4639      	mov	r1, r7
 800dcce:	4632      	mov	r2, r6
 800dcd0:	4620      	mov	r0, r4
 800dcd2:	f000 ffe7 	bl	800eca4 <__pow5mult>
 800dcd6:	ee18 2a10 	vmov	r2, s16
 800dcda:	4601      	mov	r1, r0
 800dcdc:	4607      	mov	r7, r0
 800dcde:	4620      	mov	r0, r4
 800dce0:	f000 ff36 	bl	800eb50 <__multiply>
 800dce4:	ee18 1a10 	vmov	r1, s16
 800dce8:	4680      	mov	r8, r0
 800dcea:	4620      	mov	r0, r4
 800dcec:	f000 fe18 	bl	800e920 <_Bfree>
 800dcf0:	ee08 8a10 	vmov	s16, r8
 800dcf4:	9b07      	ldr	r3, [sp, #28]
 800dcf6:	1b9a      	subs	r2, r3, r6
 800dcf8:	d006      	beq.n	800dd08 <_dtoa_r+0x7a0>
 800dcfa:	ee18 1a10 	vmov	r1, s16
 800dcfe:	4620      	mov	r0, r4
 800dd00:	f000 ffd0 	bl	800eca4 <__pow5mult>
 800dd04:	ee08 0a10 	vmov	s16, r0
 800dd08:	2101      	movs	r1, #1
 800dd0a:	4620      	mov	r0, r4
 800dd0c:	f000 ff0a 	bl	800eb24 <__i2b>
 800dd10:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dd12:	2b00      	cmp	r3, #0
 800dd14:	4606      	mov	r6, r0
 800dd16:	f340 8088 	ble.w	800de2a <_dtoa_r+0x8c2>
 800dd1a:	461a      	mov	r2, r3
 800dd1c:	4601      	mov	r1, r0
 800dd1e:	4620      	mov	r0, r4
 800dd20:	f000 ffc0 	bl	800eca4 <__pow5mult>
 800dd24:	9b06      	ldr	r3, [sp, #24]
 800dd26:	2b01      	cmp	r3, #1
 800dd28:	4606      	mov	r6, r0
 800dd2a:	f340 8081 	ble.w	800de30 <_dtoa_r+0x8c8>
 800dd2e:	f04f 0800 	mov.w	r8, #0
 800dd32:	6933      	ldr	r3, [r6, #16]
 800dd34:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800dd38:	6918      	ldr	r0, [r3, #16]
 800dd3a:	f000 fea3 	bl	800ea84 <__hi0bits>
 800dd3e:	f1c0 0020 	rsb	r0, r0, #32
 800dd42:	9b05      	ldr	r3, [sp, #20]
 800dd44:	4418      	add	r0, r3
 800dd46:	f010 001f 	ands.w	r0, r0, #31
 800dd4a:	f000 8092 	beq.w	800de72 <_dtoa_r+0x90a>
 800dd4e:	f1c0 0320 	rsb	r3, r0, #32
 800dd52:	2b04      	cmp	r3, #4
 800dd54:	f340 808a 	ble.w	800de6c <_dtoa_r+0x904>
 800dd58:	f1c0 001c 	rsb	r0, r0, #28
 800dd5c:	9b04      	ldr	r3, [sp, #16]
 800dd5e:	4403      	add	r3, r0
 800dd60:	9304      	str	r3, [sp, #16]
 800dd62:	9b05      	ldr	r3, [sp, #20]
 800dd64:	4403      	add	r3, r0
 800dd66:	4405      	add	r5, r0
 800dd68:	9305      	str	r3, [sp, #20]
 800dd6a:	9b04      	ldr	r3, [sp, #16]
 800dd6c:	2b00      	cmp	r3, #0
 800dd6e:	dd07      	ble.n	800dd80 <_dtoa_r+0x818>
 800dd70:	ee18 1a10 	vmov	r1, s16
 800dd74:	461a      	mov	r2, r3
 800dd76:	4620      	mov	r0, r4
 800dd78:	f000 ffee 	bl	800ed58 <__lshift>
 800dd7c:	ee08 0a10 	vmov	s16, r0
 800dd80:	9b05      	ldr	r3, [sp, #20]
 800dd82:	2b00      	cmp	r3, #0
 800dd84:	dd05      	ble.n	800dd92 <_dtoa_r+0x82a>
 800dd86:	4631      	mov	r1, r6
 800dd88:	461a      	mov	r2, r3
 800dd8a:	4620      	mov	r0, r4
 800dd8c:	f000 ffe4 	bl	800ed58 <__lshift>
 800dd90:	4606      	mov	r6, r0
 800dd92:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800dd94:	2b00      	cmp	r3, #0
 800dd96:	d06e      	beq.n	800de76 <_dtoa_r+0x90e>
 800dd98:	ee18 0a10 	vmov	r0, s16
 800dd9c:	4631      	mov	r1, r6
 800dd9e:	f001 f84b 	bl	800ee38 <__mcmp>
 800dda2:	2800      	cmp	r0, #0
 800dda4:	da67      	bge.n	800de76 <_dtoa_r+0x90e>
 800dda6:	9b00      	ldr	r3, [sp, #0]
 800dda8:	3b01      	subs	r3, #1
 800ddaa:	ee18 1a10 	vmov	r1, s16
 800ddae:	9300      	str	r3, [sp, #0]
 800ddb0:	220a      	movs	r2, #10
 800ddb2:	2300      	movs	r3, #0
 800ddb4:	4620      	mov	r0, r4
 800ddb6:	f000 fdd5 	bl	800e964 <__multadd>
 800ddba:	9b08      	ldr	r3, [sp, #32]
 800ddbc:	ee08 0a10 	vmov	s16, r0
 800ddc0:	2b00      	cmp	r3, #0
 800ddc2:	f000 81b1 	beq.w	800e128 <_dtoa_r+0xbc0>
 800ddc6:	2300      	movs	r3, #0
 800ddc8:	4639      	mov	r1, r7
 800ddca:	220a      	movs	r2, #10
 800ddcc:	4620      	mov	r0, r4
 800ddce:	f000 fdc9 	bl	800e964 <__multadd>
 800ddd2:	9b02      	ldr	r3, [sp, #8]
 800ddd4:	2b00      	cmp	r3, #0
 800ddd6:	4607      	mov	r7, r0
 800ddd8:	f300 808e 	bgt.w	800def8 <_dtoa_r+0x990>
 800dddc:	9b06      	ldr	r3, [sp, #24]
 800ddde:	2b02      	cmp	r3, #2
 800dde0:	dc51      	bgt.n	800de86 <_dtoa_r+0x91e>
 800dde2:	e089      	b.n	800def8 <_dtoa_r+0x990>
 800dde4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800dde6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800ddea:	e74b      	b.n	800dc84 <_dtoa_r+0x71c>
 800ddec:	9b03      	ldr	r3, [sp, #12]
 800ddee:	1e5e      	subs	r6, r3, #1
 800ddf0:	9b07      	ldr	r3, [sp, #28]
 800ddf2:	42b3      	cmp	r3, r6
 800ddf4:	bfbf      	itttt	lt
 800ddf6:	9b07      	ldrlt	r3, [sp, #28]
 800ddf8:	9607      	strlt	r6, [sp, #28]
 800ddfa:	1af2      	sublt	r2, r6, r3
 800ddfc:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800ddfe:	bfb6      	itet	lt
 800de00:	189b      	addlt	r3, r3, r2
 800de02:	1b9e      	subge	r6, r3, r6
 800de04:	930a      	strlt	r3, [sp, #40]	; 0x28
 800de06:	9b03      	ldr	r3, [sp, #12]
 800de08:	bfb8      	it	lt
 800de0a:	2600      	movlt	r6, #0
 800de0c:	2b00      	cmp	r3, #0
 800de0e:	bfb7      	itett	lt
 800de10:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800de14:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800de18:	1a9d      	sublt	r5, r3, r2
 800de1a:	2300      	movlt	r3, #0
 800de1c:	e734      	b.n	800dc88 <_dtoa_r+0x720>
 800de1e:	9e07      	ldr	r6, [sp, #28]
 800de20:	9d04      	ldr	r5, [sp, #16]
 800de22:	9f08      	ldr	r7, [sp, #32]
 800de24:	e73b      	b.n	800dc9e <_dtoa_r+0x736>
 800de26:	9a07      	ldr	r2, [sp, #28]
 800de28:	e767      	b.n	800dcfa <_dtoa_r+0x792>
 800de2a:	9b06      	ldr	r3, [sp, #24]
 800de2c:	2b01      	cmp	r3, #1
 800de2e:	dc18      	bgt.n	800de62 <_dtoa_r+0x8fa>
 800de30:	f1ba 0f00 	cmp.w	sl, #0
 800de34:	d115      	bne.n	800de62 <_dtoa_r+0x8fa>
 800de36:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800de3a:	b993      	cbnz	r3, 800de62 <_dtoa_r+0x8fa>
 800de3c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800de40:	0d1b      	lsrs	r3, r3, #20
 800de42:	051b      	lsls	r3, r3, #20
 800de44:	b183      	cbz	r3, 800de68 <_dtoa_r+0x900>
 800de46:	9b04      	ldr	r3, [sp, #16]
 800de48:	3301      	adds	r3, #1
 800de4a:	9304      	str	r3, [sp, #16]
 800de4c:	9b05      	ldr	r3, [sp, #20]
 800de4e:	3301      	adds	r3, #1
 800de50:	9305      	str	r3, [sp, #20]
 800de52:	f04f 0801 	mov.w	r8, #1
 800de56:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800de58:	2b00      	cmp	r3, #0
 800de5a:	f47f af6a 	bne.w	800dd32 <_dtoa_r+0x7ca>
 800de5e:	2001      	movs	r0, #1
 800de60:	e76f      	b.n	800dd42 <_dtoa_r+0x7da>
 800de62:	f04f 0800 	mov.w	r8, #0
 800de66:	e7f6      	b.n	800de56 <_dtoa_r+0x8ee>
 800de68:	4698      	mov	r8, r3
 800de6a:	e7f4      	b.n	800de56 <_dtoa_r+0x8ee>
 800de6c:	f43f af7d 	beq.w	800dd6a <_dtoa_r+0x802>
 800de70:	4618      	mov	r0, r3
 800de72:	301c      	adds	r0, #28
 800de74:	e772      	b.n	800dd5c <_dtoa_r+0x7f4>
 800de76:	9b03      	ldr	r3, [sp, #12]
 800de78:	2b00      	cmp	r3, #0
 800de7a:	dc37      	bgt.n	800deec <_dtoa_r+0x984>
 800de7c:	9b06      	ldr	r3, [sp, #24]
 800de7e:	2b02      	cmp	r3, #2
 800de80:	dd34      	ble.n	800deec <_dtoa_r+0x984>
 800de82:	9b03      	ldr	r3, [sp, #12]
 800de84:	9302      	str	r3, [sp, #8]
 800de86:	9b02      	ldr	r3, [sp, #8]
 800de88:	b96b      	cbnz	r3, 800dea6 <_dtoa_r+0x93e>
 800de8a:	4631      	mov	r1, r6
 800de8c:	2205      	movs	r2, #5
 800de8e:	4620      	mov	r0, r4
 800de90:	f000 fd68 	bl	800e964 <__multadd>
 800de94:	4601      	mov	r1, r0
 800de96:	4606      	mov	r6, r0
 800de98:	ee18 0a10 	vmov	r0, s16
 800de9c:	f000 ffcc 	bl	800ee38 <__mcmp>
 800dea0:	2800      	cmp	r0, #0
 800dea2:	f73f adbb 	bgt.w	800da1c <_dtoa_r+0x4b4>
 800dea6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dea8:	9d01      	ldr	r5, [sp, #4]
 800deaa:	43db      	mvns	r3, r3
 800deac:	9300      	str	r3, [sp, #0]
 800deae:	f04f 0800 	mov.w	r8, #0
 800deb2:	4631      	mov	r1, r6
 800deb4:	4620      	mov	r0, r4
 800deb6:	f000 fd33 	bl	800e920 <_Bfree>
 800deba:	2f00      	cmp	r7, #0
 800debc:	f43f aea4 	beq.w	800dc08 <_dtoa_r+0x6a0>
 800dec0:	f1b8 0f00 	cmp.w	r8, #0
 800dec4:	d005      	beq.n	800ded2 <_dtoa_r+0x96a>
 800dec6:	45b8      	cmp	r8, r7
 800dec8:	d003      	beq.n	800ded2 <_dtoa_r+0x96a>
 800deca:	4641      	mov	r1, r8
 800decc:	4620      	mov	r0, r4
 800dece:	f000 fd27 	bl	800e920 <_Bfree>
 800ded2:	4639      	mov	r1, r7
 800ded4:	4620      	mov	r0, r4
 800ded6:	f000 fd23 	bl	800e920 <_Bfree>
 800deda:	e695      	b.n	800dc08 <_dtoa_r+0x6a0>
 800dedc:	2600      	movs	r6, #0
 800dede:	4637      	mov	r7, r6
 800dee0:	e7e1      	b.n	800dea6 <_dtoa_r+0x93e>
 800dee2:	9700      	str	r7, [sp, #0]
 800dee4:	4637      	mov	r7, r6
 800dee6:	e599      	b.n	800da1c <_dtoa_r+0x4b4>
 800dee8:	40240000 	.word	0x40240000
 800deec:	9b08      	ldr	r3, [sp, #32]
 800deee:	2b00      	cmp	r3, #0
 800def0:	f000 80ca 	beq.w	800e088 <_dtoa_r+0xb20>
 800def4:	9b03      	ldr	r3, [sp, #12]
 800def6:	9302      	str	r3, [sp, #8]
 800def8:	2d00      	cmp	r5, #0
 800defa:	dd05      	ble.n	800df08 <_dtoa_r+0x9a0>
 800defc:	4639      	mov	r1, r7
 800defe:	462a      	mov	r2, r5
 800df00:	4620      	mov	r0, r4
 800df02:	f000 ff29 	bl	800ed58 <__lshift>
 800df06:	4607      	mov	r7, r0
 800df08:	f1b8 0f00 	cmp.w	r8, #0
 800df0c:	d05b      	beq.n	800dfc6 <_dtoa_r+0xa5e>
 800df0e:	6879      	ldr	r1, [r7, #4]
 800df10:	4620      	mov	r0, r4
 800df12:	f000 fcc5 	bl	800e8a0 <_Balloc>
 800df16:	4605      	mov	r5, r0
 800df18:	b928      	cbnz	r0, 800df26 <_dtoa_r+0x9be>
 800df1a:	4b87      	ldr	r3, [pc, #540]	; (800e138 <_dtoa_r+0xbd0>)
 800df1c:	4602      	mov	r2, r0
 800df1e:	f240 21ea 	movw	r1, #746	; 0x2ea
 800df22:	f7ff bb3b 	b.w	800d59c <_dtoa_r+0x34>
 800df26:	693a      	ldr	r2, [r7, #16]
 800df28:	3202      	adds	r2, #2
 800df2a:	0092      	lsls	r2, r2, #2
 800df2c:	f107 010c 	add.w	r1, r7, #12
 800df30:	300c      	adds	r0, #12
 800df32:	f000 fca7 	bl	800e884 <memcpy>
 800df36:	2201      	movs	r2, #1
 800df38:	4629      	mov	r1, r5
 800df3a:	4620      	mov	r0, r4
 800df3c:	f000 ff0c 	bl	800ed58 <__lshift>
 800df40:	9b01      	ldr	r3, [sp, #4]
 800df42:	f103 0901 	add.w	r9, r3, #1
 800df46:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800df4a:	4413      	add	r3, r2
 800df4c:	9305      	str	r3, [sp, #20]
 800df4e:	f00a 0301 	and.w	r3, sl, #1
 800df52:	46b8      	mov	r8, r7
 800df54:	9304      	str	r3, [sp, #16]
 800df56:	4607      	mov	r7, r0
 800df58:	4631      	mov	r1, r6
 800df5a:	ee18 0a10 	vmov	r0, s16
 800df5e:	f7ff fa75 	bl	800d44c <quorem>
 800df62:	4641      	mov	r1, r8
 800df64:	9002      	str	r0, [sp, #8]
 800df66:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800df6a:	ee18 0a10 	vmov	r0, s16
 800df6e:	f000 ff63 	bl	800ee38 <__mcmp>
 800df72:	463a      	mov	r2, r7
 800df74:	9003      	str	r0, [sp, #12]
 800df76:	4631      	mov	r1, r6
 800df78:	4620      	mov	r0, r4
 800df7a:	f000 ff79 	bl	800ee70 <__mdiff>
 800df7e:	68c2      	ldr	r2, [r0, #12]
 800df80:	f109 3bff 	add.w	fp, r9, #4294967295
 800df84:	4605      	mov	r5, r0
 800df86:	bb02      	cbnz	r2, 800dfca <_dtoa_r+0xa62>
 800df88:	4601      	mov	r1, r0
 800df8a:	ee18 0a10 	vmov	r0, s16
 800df8e:	f000 ff53 	bl	800ee38 <__mcmp>
 800df92:	4602      	mov	r2, r0
 800df94:	4629      	mov	r1, r5
 800df96:	4620      	mov	r0, r4
 800df98:	9207      	str	r2, [sp, #28]
 800df9a:	f000 fcc1 	bl	800e920 <_Bfree>
 800df9e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800dfa2:	ea43 0102 	orr.w	r1, r3, r2
 800dfa6:	9b04      	ldr	r3, [sp, #16]
 800dfa8:	430b      	orrs	r3, r1
 800dfaa:	464d      	mov	r5, r9
 800dfac:	d10f      	bne.n	800dfce <_dtoa_r+0xa66>
 800dfae:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800dfb2:	d02a      	beq.n	800e00a <_dtoa_r+0xaa2>
 800dfb4:	9b03      	ldr	r3, [sp, #12]
 800dfb6:	2b00      	cmp	r3, #0
 800dfb8:	dd02      	ble.n	800dfc0 <_dtoa_r+0xa58>
 800dfba:	9b02      	ldr	r3, [sp, #8]
 800dfbc:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800dfc0:	f88b a000 	strb.w	sl, [fp]
 800dfc4:	e775      	b.n	800deb2 <_dtoa_r+0x94a>
 800dfc6:	4638      	mov	r0, r7
 800dfc8:	e7ba      	b.n	800df40 <_dtoa_r+0x9d8>
 800dfca:	2201      	movs	r2, #1
 800dfcc:	e7e2      	b.n	800df94 <_dtoa_r+0xa2c>
 800dfce:	9b03      	ldr	r3, [sp, #12]
 800dfd0:	2b00      	cmp	r3, #0
 800dfd2:	db04      	blt.n	800dfde <_dtoa_r+0xa76>
 800dfd4:	9906      	ldr	r1, [sp, #24]
 800dfd6:	430b      	orrs	r3, r1
 800dfd8:	9904      	ldr	r1, [sp, #16]
 800dfda:	430b      	orrs	r3, r1
 800dfdc:	d122      	bne.n	800e024 <_dtoa_r+0xabc>
 800dfde:	2a00      	cmp	r2, #0
 800dfe0:	ddee      	ble.n	800dfc0 <_dtoa_r+0xa58>
 800dfe2:	ee18 1a10 	vmov	r1, s16
 800dfe6:	2201      	movs	r2, #1
 800dfe8:	4620      	mov	r0, r4
 800dfea:	f000 feb5 	bl	800ed58 <__lshift>
 800dfee:	4631      	mov	r1, r6
 800dff0:	ee08 0a10 	vmov	s16, r0
 800dff4:	f000 ff20 	bl	800ee38 <__mcmp>
 800dff8:	2800      	cmp	r0, #0
 800dffa:	dc03      	bgt.n	800e004 <_dtoa_r+0xa9c>
 800dffc:	d1e0      	bne.n	800dfc0 <_dtoa_r+0xa58>
 800dffe:	f01a 0f01 	tst.w	sl, #1
 800e002:	d0dd      	beq.n	800dfc0 <_dtoa_r+0xa58>
 800e004:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800e008:	d1d7      	bne.n	800dfba <_dtoa_r+0xa52>
 800e00a:	2339      	movs	r3, #57	; 0x39
 800e00c:	f88b 3000 	strb.w	r3, [fp]
 800e010:	462b      	mov	r3, r5
 800e012:	461d      	mov	r5, r3
 800e014:	3b01      	subs	r3, #1
 800e016:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800e01a:	2a39      	cmp	r2, #57	; 0x39
 800e01c:	d071      	beq.n	800e102 <_dtoa_r+0xb9a>
 800e01e:	3201      	adds	r2, #1
 800e020:	701a      	strb	r2, [r3, #0]
 800e022:	e746      	b.n	800deb2 <_dtoa_r+0x94a>
 800e024:	2a00      	cmp	r2, #0
 800e026:	dd07      	ble.n	800e038 <_dtoa_r+0xad0>
 800e028:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800e02c:	d0ed      	beq.n	800e00a <_dtoa_r+0xaa2>
 800e02e:	f10a 0301 	add.w	r3, sl, #1
 800e032:	f88b 3000 	strb.w	r3, [fp]
 800e036:	e73c      	b.n	800deb2 <_dtoa_r+0x94a>
 800e038:	9b05      	ldr	r3, [sp, #20]
 800e03a:	f809 ac01 	strb.w	sl, [r9, #-1]
 800e03e:	4599      	cmp	r9, r3
 800e040:	d047      	beq.n	800e0d2 <_dtoa_r+0xb6a>
 800e042:	ee18 1a10 	vmov	r1, s16
 800e046:	2300      	movs	r3, #0
 800e048:	220a      	movs	r2, #10
 800e04a:	4620      	mov	r0, r4
 800e04c:	f000 fc8a 	bl	800e964 <__multadd>
 800e050:	45b8      	cmp	r8, r7
 800e052:	ee08 0a10 	vmov	s16, r0
 800e056:	f04f 0300 	mov.w	r3, #0
 800e05a:	f04f 020a 	mov.w	r2, #10
 800e05e:	4641      	mov	r1, r8
 800e060:	4620      	mov	r0, r4
 800e062:	d106      	bne.n	800e072 <_dtoa_r+0xb0a>
 800e064:	f000 fc7e 	bl	800e964 <__multadd>
 800e068:	4680      	mov	r8, r0
 800e06a:	4607      	mov	r7, r0
 800e06c:	f109 0901 	add.w	r9, r9, #1
 800e070:	e772      	b.n	800df58 <_dtoa_r+0x9f0>
 800e072:	f000 fc77 	bl	800e964 <__multadd>
 800e076:	4639      	mov	r1, r7
 800e078:	4680      	mov	r8, r0
 800e07a:	2300      	movs	r3, #0
 800e07c:	220a      	movs	r2, #10
 800e07e:	4620      	mov	r0, r4
 800e080:	f000 fc70 	bl	800e964 <__multadd>
 800e084:	4607      	mov	r7, r0
 800e086:	e7f1      	b.n	800e06c <_dtoa_r+0xb04>
 800e088:	9b03      	ldr	r3, [sp, #12]
 800e08a:	9302      	str	r3, [sp, #8]
 800e08c:	9d01      	ldr	r5, [sp, #4]
 800e08e:	ee18 0a10 	vmov	r0, s16
 800e092:	4631      	mov	r1, r6
 800e094:	f7ff f9da 	bl	800d44c <quorem>
 800e098:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800e09c:	9b01      	ldr	r3, [sp, #4]
 800e09e:	f805 ab01 	strb.w	sl, [r5], #1
 800e0a2:	1aea      	subs	r2, r5, r3
 800e0a4:	9b02      	ldr	r3, [sp, #8]
 800e0a6:	4293      	cmp	r3, r2
 800e0a8:	dd09      	ble.n	800e0be <_dtoa_r+0xb56>
 800e0aa:	ee18 1a10 	vmov	r1, s16
 800e0ae:	2300      	movs	r3, #0
 800e0b0:	220a      	movs	r2, #10
 800e0b2:	4620      	mov	r0, r4
 800e0b4:	f000 fc56 	bl	800e964 <__multadd>
 800e0b8:	ee08 0a10 	vmov	s16, r0
 800e0bc:	e7e7      	b.n	800e08e <_dtoa_r+0xb26>
 800e0be:	9b02      	ldr	r3, [sp, #8]
 800e0c0:	2b00      	cmp	r3, #0
 800e0c2:	bfc8      	it	gt
 800e0c4:	461d      	movgt	r5, r3
 800e0c6:	9b01      	ldr	r3, [sp, #4]
 800e0c8:	bfd8      	it	le
 800e0ca:	2501      	movle	r5, #1
 800e0cc:	441d      	add	r5, r3
 800e0ce:	f04f 0800 	mov.w	r8, #0
 800e0d2:	ee18 1a10 	vmov	r1, s16
 800e0d6:	2201      	movs	r2, #1
 800e0d8:	4620      	mov	r0, r4
 800e0da:	f000 fe3d 	bl	800ed58 <__lshift>
 800e0de:	4631      	mov	r1, r6
 800e0e0:	ee08 0a10 	vmov	s16, r0
 800e0e4:	f000 fea8 	bl	800ee38 <__mcmp>
 800e0e8:	2800      	cmp	r0, #0
 800e0ea:	dc91      	bgt.n	800e010 <_dtoa_r+0xaa8>
 800e0ec:	d102      	bne.n	800e0f4 <_dtoa_r+0xb8c>
 800e0ee:	f01a 0f01 	tst.w	sl, #1
 800e0f2:	d18d      	bne.n	800e010 <_dtoa_r+0xaa8>
 800e0f4:	462b      	mov	r3, r5
 800e0f6:	461d      	mov	r5, r3
 800e0f8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e0fc:	2a30      	cmp	r2, #48	; 0x30
 800e0fe:	d0fa      	beq.n	800e0f6 <_dtoa_r+0xb8e>
 800e100:	e6d7      	b.n	800deb2 <_dtoa_r+0x94a>
 800e102:	9a01      	ldr	r2, [sp, #4]
 800e104:	429a      	cmp	r2, r3
 800e106:	d184      	bne.n	800e012 <_dtoa_r+0xaaa>
 800e108:	9b00      	ldr	r3, [sp, #0]
 800e10a:	3301      	adds	r3, #1
 800e10c:	9300      	str	r3, [sp, #0]
 800e10e:	2331      	movs	r3, #49	; 0x31
 800e110:	7013      	strb	r3, [r2, #0]
 800e112:	e6ce      	b.n	800deb2 <_dtoa_r+0x94a>
 800e114:	4b09      	ldr	r3, [pc, #36]	; (800e13c <_dtoa_r+0xbd4>)
 800e116:	f7ff ba95 	b.w	800d644 <_dtoa_r+0xdc>
 800e11a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e11c:	2b00      	cmp	r3, #0
 800e11e:	f47f aa6e 	bne.w	800d5fe <_dtoa_r+0x96>
 800e122:	4b07      	ldr	r3, [pc, #28]	; (800e140 <_dtoa_r+0xbd8>)
 800e124:	f7ff ba8e 	b.w	800d644 <_dtoa_r+0xdc>
 800e128:	9b02      	ldr	r3, [sp, #8]
 800e12a:	2b00      	cmp	r3, #0
 800e12c:	dcae      	bgt.n	800e08c <_dtoa_r+0xb24>
 800e12e:	9b06      	ldr	r3, [sp, #24]
 800e130:	2b02      	cmp	r3, #2
 800e132:	f73f aea8 	bgt.w	800de86 <_dtoa_r+0x91e>
 800e136:	e7a9      	b.n	800e08c <_dtoa_r+0xb24>
 800e138:	08011511 	.word	0x08011511
 800e13c:	08011278 	.word	0x08011278
 800e140:	080114a9 	.word	0x080114a9

0800e144 <fiprintf>:
 800e144:	b40e      	push	{r1, r2, r3}
 800e146:	b503      	push	{r0, r1, lr}
 800e148:	4601      	mov	r1, r0
 800e14a:	ab03      	add	r3, sp, #12
 800e14c:	4805      	ldr	r0, [pc, #20]	; (800e164 <fiprintf+0x20>)
 800e14e:	f853 2b04 	ldr.w	r2, [r3], #4
 800e152:	6800      	ldr	r0, [r0, #0]
 800e154:	9301      	str	r3, [sp, #4]
 800e156:	f001 fae1 	bl	800f71c <_vfiprintf_r>
 800e15a:	b002      	add	sp, #8
 800e15c:	f85d eb04 	ldr.w	lr, [sp], #4
 800e160:	b003      	add	sp, #12
 800e162:	4770      	bx	lr
 800e164:	20000020 	.word	0x20000020

0800e168 <rshift>:
 800e168:	6903      	ldr	r3, [r0, #16]
 800e16a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800e16e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e172:	ea4f 1261 	mov.w	r2, r1, asr #5
 800e176:	f100 0414 	add.w	r4, r0, #20
 800e17a:	dd45      	ble.n	800e208 <rshift+0xa0>
 800e17c:	f011 011f 	ands.w	r1, r1, #31
 800e180:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800e184:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800e188:	d10c      	bne.n	800e1a4 <rshift+0x3c>
 800e18a:	f100 0710 	add.w	r7, r0, #16
 800e18e:	4629      	mov	r1, r5
 800e190:	42b1      	cmp	r1, r6
 800e192:	d334      	bcc.n	800e1fe <rshift+0x96>
 800e194:	1a9b      	subs	r3, r3, r2
 800e196:	009b      	lsls	r3, r3, #2
 800e198:	1eea      	subs	r2, r5, #3
 800e19a:	4296      	cmp	r6, r2
 800e19c:	bf38      	it	cc
 800e19e:	2300      	movcc	r3, #0
 800e1a0:	4423      	add	r3, r4
 800e1a2:	e015      	b.n	800e1d0 <rshift+0x68>
 800e1a4:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800e1a8:	f1c1 0820 	rsb	r8, r1, #32
 800e1ac:	40cf      	lsrs	r7, r1
 800e1ae:	f105 0e04 	add.w	lr, r5, #4
 800e1b2:	46a1      	mov	r9, r4
 800e1b4:	4576      	cmp	r6, lr
 800e1b6:	46f4      	mov	ip, lr
 800e1b8:	d815      	bhi.n	800e1e6 <rshift+0x7e>
 800e1ba:	1a9a      	subs	r2, r3, r2
 800e1bc:	0092      	lsls	r2, r2, #2
 800e1be:	3a04      	subs	r2, #4
 800e1c0:	3501      	adds	r5, #1
 800e1c2:	42ae      	cmp	r6, r5
 800e1c4:	bf38      	it	cc
 800e1c6:	2200      	movcc	r2, #0
 800e1c8:	18a3      	adds	r3, r4, r2
 800e1ca:	50a7      	str	r7, [r4, r2]
 800e1cc:	b107      	cbz	r7, 800e1d0 <rshift+0x68>
 800e1ce:	3304      	adds	r3, #4
 800e1d0:	1b1a      	subs	r2, r3, r4
 800e1d2:	42a3      	cmp	r3, r4
 800e1d4:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800e1d8:	bf08      	it	eq
 800e1da:	2300      	moveq	r3, #0
 800e1dc:	6102      	str	r2, [r0, #16]
 800e1de:	bf08      	it	eq
 800e1e0:	6143      	streq	r3, [r0, #20]
 800e1e2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e1e6:	f8dc c000 	ldr.w	ip, [ip]
 800e1ea:	fa0c fc08 	lsl.w	ip, ip, r8
 800e1ee:	ea4c 0707 	orr.w	r7, ip, r7
 800e1f2:	f849 7b04 	str.w	r7, [r9], #4
 800e1f6:	f85e 7b04 	ldr.w	r7, [lr], #4
 800e1fa:	40cf      	lsrs	r7, r1
 800e1fc:	e7da      	b.n	800e1b4 <rshift+0x4c>
 800e1fe:	f851 cb04 	ldr.w	ip, [r1], #4
 800e202:	f847 cf04 	str.w	ip, [r7, #4]!
 800e206:	e7c3      	b.n	800e190 <rshift+0x28>
 800e208:	4623      	mov	r3, r4
 800e20a:	e7e1      	b.n	800e1d0 <rshift+0x68>

0800e20c <__hexdig_fun>:
 800e20c:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800e210:	2b09      	cmp	r3, #9
 800e212:	d802      	bhi.n	800e21a <__hexdig_fun+0xe>
 800e214:	3820      	subs	r0, #32
 800e216:	b2c0      	uxtb	r0, r0
 800e218:	4770      	bx	lr
 800e21a:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800e21e:	2b05      	cmp	r3, #5
 800e220:	d801      	bhi.n	800e226 <__hexdig_fun+0x1a>
 800e222:	3847      	subs	r0, #71	; 0x47
 800e224:	e7f7      	b.n	800e216 <__hexdig_fun+0xa>
 800e226:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800e22a:	2b05      	cmp	r3, #5
 800e22c:	d801      	bhi.n	800e232 <__hexdig_fun+0x26>
 800e22e:	3827      	subs	r0, #39	; 0x27
 800e230:	e7f1      	b.n	800e216 <__hexdig_fun+0xa>
 800e232:	2000      	movs	r0, #0
 800e234:	4770      	bx	lr
	...

0800e238 <__gethex>:
 800e238:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e23c:	ed2d 8b02 	vpush	{d8}
 800e240:	b089      	sub	sp, #36	; 0x24
 800e242:	ee08 0a10 	vmov	s16, r0
 800e246:	9304      	str	r3, [sp, #16]
 800e248:	4bb4      	ldr	r3, [pc, #720]	; (800e51c <__gethex+0x2e4>)
 800e24a:	681b      	ldr	r3, [r3, #0]
 800e24c:	9301      	str	r3, [sp, #4]
 800e24e:	4618      	mov	r0, r3
 800e250:	468b      	mov	fp, r1
 800e252:	4690      	mov	r8, r2
 800e254:	f7f1 ffce 	bl	80001f4 <strlen>
 800e258:	9b01      	ldr	r3, [sp, #4]
 800e25a:	f8db 2000 	ldr.w	r2, [fp]
 800e25e:	4403      	add	r3, r0
 800e260:	4682      	mov	sl, r0
 800e262:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800e266:	9305      	str	r3, [sp, #20]
 800e268:	1c93      	adds	r3, r2, #2
 800e26a:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800e26e:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800e272:	32fe      	adds	r2, #254	; 0xfe
 800e274:	18d1      	adds	r1, r2, r3
 800e276:	461f      	mov	r7, r3
 800e278:	f813 0b01 	ldrb.w	r0, [r3], #1
 800e27c:	9100      	str	r1, [sp, #0]
 800e27e:	2830      	cmp	r0, #48	; 0x30
 800e280:	d0f8      	beq.n	800e274 <__gethex+0x3c>
 800e282:	f7ff ffc3 	bl	800e20c <__hexdig_fun>
 800e286:	4604      	mov	r4, r0
 800e288:	2800      	cmp	r0, #0
 800e28a:	d13a      	bne.n	800e302 <__gethex+0xca>
 800e28c:	9901      	ldr	r1, [sp, #4]
 800e28e:	4652      	mov	r2, sl
 800e290:	4638      	mov	r0, r7
 800e292:	f001 fb8d 	bl	800f9b0 <strncmp>
 800e296:	4605      	mov	r5, r0
 800e298:	2800      	cmp	r0, #0
 800e29a:	d168      	bne.n	800e36e <__gethex+0x136>
 800e29c:	f817 000a 	ldrb.w	r0, [r7, sl]
 800e2a0:	eb07 060a 	add.w	r6, r7, sl
 800e2a4:	f7ff ffb2 	bl	800e20c <__hexdig_fun>
 800e2a8:	2800      	cmp	r0, #0
 800e2aa:	d062      	beq.n	800e372 <__gethex+0x13a>
 800e2ac:	4633      	mov	r3, r6
 800e2ae:	7818      	ldrb	r0, [r3, #0]
 800e2b0:	2830      	cmp	r0, #48	; 0x30
 800e2b2:	461f      	mov	r7, r3
 800e2b4:	f103 0301 	add.w	r3, r3, #1
 800e2b8:	d0f9      	beq.n	800e2ae <__gethex+0x76>
 800e2ba:	f7ff ffa7 	bl	800e20c <__hexdig_fun>
 800e2be:	2301      	movs	r3, #1
 800e2c0:	fab0 f480 	clz	r4, r0
 800e2c4:	0964      	lsrs	r4, r4, #5
 800e2c6:	4635      	mov	r5, r6
 800e2c8:	9300      	str	r3, [sp, #0]
 800e2ca:	463a      	mov	r2, r7
 800e2cc:	4616      	mov	r6, r2
 800e2ce:	3201      	adds	r2, #1
 800e2d0:	7830      	ldrb	r0, [r6, #0]
 800e2d2:	f7ff ff9b 	bl	800e20c <__hexdig_fun>
 800e2d6:	2800      	cmp	r0, #0
 800e2d8:	d1f8      	bne.n	800e2cc <__gethex+0x94>
 800e2da:	9901      	ldr	r1, [sp, #4]
 800e2dc:	4652      	mov	r2, sl
 800e2de:	4630      	mov	r0, r6
 800e2e0:	f001 fb66 	bl	800f9b0 <strncmp>
 800e2e4:	b980      	cbnz	r0, 800e308 <__gethex+0xd0>
 800e2e6:	b94d      	cbnz	r5, 800e2fc <__gethex+0xc4>
 800e2e8:	eb06 050a 	add.w	r5, r6, sl
 800e2ec:	462a      	mov	r2, r5
 800e2ee:	4616      	mov	r6, r2
 800e2f0:	3201      	adds	r2, #1
 800e2f2:	7830      	ldrb	r0, [r6, #0]
 800e2f4:	f7ff ff8a 	bl	800e20c <__hexdig_fun>
 800e2f8:	2800      	cmp	r0, #0
 800e2fa:	d1f8      	bne.n	800e2ee <__gethex+0xb6>
 800e2fc:	1bad      	subs	r5, r5, r6
 800e2fe:	00ad      	lsls	r5, r5, #2
 800e300:	e004      	b.n	800e30c <__gethex+0xd4>
 800e302:	2400      	movs	r4, #0
 800e304:	4625      	mov	r5, r4
 800e306:	e7e0      	b.n	800e2ca <__gethex+0x92>
 800e308:	2d00      	cmp	r5, #0
 800e30a:	d1f7      	bne.n	800e2fc <__gethex+0xc4>
 800e30c:	7833      	ldrb	r3, [r6, #0]
 800e30e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800e312:	2b50      	cmp	r3, #80	; 0x50
 800e314:	d13b      	bne.n	800e38e <__gethex+0x156>
 800e316:	7873      	ldrb	r3, [r6, #1]
 800e318:	2b2b      	cmp	r3, #43	; 0x2b
 800e31a:	d02c      	beq.n	800e376 <__gethex+0x13e>
 800e31c:	2b2d      	cmp	r3, #45	; 0x2d
 800e31e:	d02e      	beq.n	800e37e <__gethex+0x146>
 800e320:	1c71      	adds	r1, r6, #1
 800e322:	f04f 0900 	mov.w	r9, #0
 800e326:	7808      	ldrb	r0, [r1, #0]
 800e328:	f7ff ff70 	bl	800e20c <__hexdig_fun>
 800e32c:	1e43      	subs	r3, r0, #1
 800e32e:	b2db      	uxtb	r3, r3
 800e330:	2b18      	cmp	r3, #24
 800e332:	d82c      	bhi.n	800e38e <__gethex+0x156>
 800e334:	f1a0 0210 	sub.w	r2, r0, #16
 800e338:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800e33c:	f7ff ff66 	bl	800e20c <__hexdig_fun>
 800e340:	1e43      	subs	r3, r0, #1
 800e342:	b2db      	uxtb	r3, r3
 800e344:	2b18      	cmp	r3, #24
 800e346:	d91d      	bls.n	800e384 <__gethex+0x14c>
 800e348:	f1b9 0f00 	cmp.w	r9, #0
 800e34c:	d000      	beq.n	800e350 <__gethex+0x118>
 800e34e:	4252      	negs	r2, r2
 800e350:	4415      	add	r5, r2
 800e352:	f8cb 1000 	str.w	r1, [fp]
 800e356:	b1e4      	cbz	r4, 800e392 <__gethex+0x15a>
 800e358:	9b00      	ldr	r3, [sp, #0]
 800e35a:	2b00      	cmp	r3, #0
 800e35c:	bf14      	ite	ne
 800e35e:	2700      	movne	r7, #0
 800e360:	2706      	moveq	r7, #6
 800e362:	4638      	mov	r0, r7
 800e364:	b009      	add	sp, #36	; 0x24
 800e366:	ecbd 8b02 	vpop	{d8}
 800e36a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e36e:	463e      	mov	r6, r7
 800e370:	4625      	mov	r5, r4
 800e372:	2401      	movs	r4, #1
 800e374:	e7ca      	b.n	800e30c <__gethex+0xd4>
 800e376:	f04f 0900 	mov.w	r9, #0
 800e37a:	1cb1      	adds	r1, r6, #2
 800e37c:	e7d3      	b.n	800e326 <__gethex+0xee>
 800e37e:	f04f 0901 	mov.w	r9, #1
 800e382:	e7fa      	b.n	800e37a <__gethex+0x142>
 800e384:	230a      	movs	r3, #10
 800e386:	fb03 0202 	mla	r2, r3, r2, r0
 800e38a:	3a10      	subs	r2, #16
 800e38c:	e7d4      	b.n	800e338 <__gethex+0x100>
 800e38e:	4631      	mov	r1, r6
 800e390:	e7df      	b.n	800e352 <__gethex+0x11a>
 800e392:	1bf3      	subs	r3, r6, r7
 800e394:	3b01      	subs	r3, #1
 800e396:	4621      	mov	r1, r4
 800e398:	2b07      	cmp	r3, #7
 800e39a:	dc0b      	bgt.n	800e3b4 <__gethex+0x17c>
 800e39c:	ee18 0a10 	vmov	r0, s16
 800e3a0:	f000 fa7e 	bl	800e8a0 <_Balloc>
 800e3a4:	4604      	mov	r4, r0
 800e3a6:	b940      	cbnz	r0, 800e3ba <__gethex+0x182>
 800e3a8:	4b5d      	ldr	r3, [pc, #372]	; (800e520 <__gethex+0x2e8>)
 800e3aa:	4602      	mov	r2, r0
 800e3ac:	21de      	movs	r1, #222	; 0xde
 800e3ae:	485d      	ldr	r0, [pc, #372]	; (800e524 <__gethex+0x2ec>)
 800e3b0:	f7ff f82e 	bl	800d410 <__assert_func>
 800e3b4:	3101      	adds	r1, #1
 800e3b6:	105b      	asrs	r3, r3, #1
 800e3b8:	e7ee      	b.n	800e398 <__gethex+0x160>
 800e3ba:	f100 0914 	add.w	r9, r0, #20
 800e3be:	f04f 0b00 	mov.w	fp, #0
 800e3c2:	f1ca 0301 	rsb	r3, sl, #1
 800e3c6:	f8cd 9008 	str.w	r9, [sp, #8]
 800e3ca:	f8cd b000 	str.w	fp, [sp]
 800e3ce:	9306      	str	r3, [sp, #24]
 800e3d0:	42b7      	cmp	r7, r6
 800e3d2:	d340      	bcc.n	800e456 <__gethex+0x21e>
 800e3d4:	9802      	ldr	r0, [sp, #8]
 800e3d6:	9b00      	ldr	r3, [sp, #0]
 800e3d8:	f840 3b04 	str.w	r3, [r0], #4
 800e3dc:	eba0 0009 	sub.w	r0, r0, r9
 800e3e0:	1080      	asrs	r0, r0, #2
 800e3e2:	0146      	lsls	r6, r0, #5
 800e3e4:	6120      	str	r0, [r4, #16]
 800e3e6:	4618      	mov	r0, r3
 800e3e8:	f000 fb4c 	bl	800ea84 <__hi0bits>
 800e3ec:	1a30      	subs	r0, r6, r0
 800e3ee:	f8d8 6000 	ldr.w	r6, [r8]
 800e3f2:	42b0      	cmp	r0, r6
 800e3f4:	dd63      	ble.n	800e4be <__gethex+0x286>
 800e3f6:	1b87      	subs	r7, r0, r6
 800e3f8:	4639      	mov	r1, r7
 800e3fa:	4620      	mov	r0, r4
 800e3fc:	f000 fef0 	bl	800f1e0 <__any_on>
 800e400:	4682      	mov	sl, r0
 800e402:	b1a8      	cbz	r0, 800e430 <__gethex+0x1f8>
 800e404:	1e7b      	subs	r3, r7, #1
 800e406:	1159      	asrs	r1, r3, #5
 800e408:	f003 021f 	and.w	r2, r3, #31
 800e40c:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800e410:	f04f 0a01 	mov.w	sl, #1
 800e414:	fa0a f202 	lsl.w	r2, sl, r2
 800e418:	420a      	tst	r2, r1
 800e41a:	d009      	beq.n	800e430 <__gethex+0x1f8>
 800e41c:	4553      	cmp	r3, sl
 800e41e:	dd05      	ble.n	800e42c <__gethex+0x1f4>
 800e420:	1eb9      	subs	r1, r7, #2
 800e422:	4620      	mov	r0, r4
 800e424:	f000 fedc 	bl	800f1e0 <__any_on>
 800e428:	2800      	cmp	r0, #0
 800e42a:	d145      	bne.n	800e4b8 <__gethex+0x280>
 800e42c:	f04f 0a02 	mov.w	sl, #2
 800e430:	4639      	mov	r1, r7
 800e432:	4620      	mov	r0, r4
 800e434:	f7ff fe98 	bl	800e168 <rshift>
 800e438:	443d      	add	r5, r7
 800e43a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800e43e:	42ab      	cmp	r3, r5
 800e440:	da4c      	bge.n	800e4dc <__gethex+0x2a4>
 800e442:	ee18 0a10 	vmov	r0, s16
 800e446:	4621      	mov	r1, r4
 800e448:	f000 fa6a 	bl	800e920 <_Bfree>
 800e44c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800e44e:	2300      	movs	r3, #0
 800e450:	6013      	str	r3, [r2, #0]
 800e452:	27a3      	movs	r7, #163	; 0xa3
 800e454:	e785      	b.n	800e362 <__gethex+0x12a>
 800e456:	1e73      	subs	r3, r6, #1
 800e458:	9a05      	ldr	r2, [sp, #20]
 800e45a:	9303      	str	r3, [sp, #12]
 800e45c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800e460:	4293      	cmp	r3, r2
 800e462:	d019      	beq.n	800e498 <__gethex+0x260>
 800e464:	f1bb 0f20 	cmp.w	fp, #32
 800e468:	d107      	bne.n	800e47a <__gethex+0x242>
 800e46a:	9b02      	ldr	r3, [sp, #8]
 800e46c:	9a00      	ldr	r2, [sp, #0]
 800e46e:	f843 2b04 	str.w	r2, [r3], #4
 800e472:	9302      	str	r3, [sp, #8]
 800e474:	2300      	movs	r3, #0
 800e476:	9300      	str	r3, [sp, #0]
 800e478:	469b      	mov	fp, r3
 800e47a:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800e47e:	f7ff fec5 	bl	800e20c <__hexdig_fun>
 800e482:	9b00      	ldr	r3, [sp, #0]
 800e484:	f000 000f 	and.w	r0, r0, #15
 800e488:	fa00 f00b 	lsl.w	r0, r0, fp
 800e48c:	4303      	orrs	r3, r0
 800e48e:	9300      	str	r3, [sp, #0]
 800e490:	f10b 0b04 	add.w	fp, fp, #4
 800e494:	9b03      	ldr	r3, [sp, #12]
 800e496:	e00d      	b.n	800e4b4 <__gethex+0x27c>
 800e498:	9b03      	ldr	r3, [sp, #12]
 800e49a:	9a06      	ldr	r2, [sp, #24]
 800e49c:	4413      	add	r3, r2
 800e49e:	42bb      	cmp	r3, r7
 800e4a0:	d3e0      	bcc.n	800e464 <__gethex+0x22c>
 800e4a2:	4618      	mov	r0, r3
 800e4a4:	9901      	ldr	r1, [sp, #4]
 800e4a6:	9307      	str	r3, [sp, #28]
 800e4a8:	4652      	mov	r2, sl
 800e4aa:	f001 fa81 	bl	800f9b0 <strncmp>
 800e4ae:	9b07      	ldr	r3, [sp, #28]
 800e4b0:	2800      	cmp	r0, #0
 800e4b2:	d1d7      	bne.n	800e464 <__gethex+0x22c>
 800e4b4:	461e      	mov	r6, r3
 800e4b6:	e78b      	b.n	800e3d0 <__gethex+0x198>
 800e4b8:	f04f 0a03 	mov.w	sl, #3
 800e4bc:	e7b8      	b.n	800e430 <__gethex+0x1f8>
 800e4be:	da0a      	bge.n	800e4d6 <__gethex+0x29e>
 800e4c0:	1a37      	subs	r7, r6, r0
 800e4c2:	4621      	mov	r1, r4
 800e4c4:	ee18 0a10 	vmov	r0, s16
 800e4c8:	463a      	mov	r2, r7
 800e4ca:	f000 fc45 	bl	800ed58 <__lshift>
 800e4ce:	1bed      	subs	r5, r5, r7
 800e4d0:	4604      	mov	r4, r0
 800e4d2:	f100 0914 	add.w	r9, r0, #20
 800e4d6:	f04f 0a00 	mov.w	sl, #0
 800e4da:	e7ae      	b.n	800e43a <__gethex+0x202>
 800e4dc:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800e4e0:	42a8      	cmp	r0, r5
 800e4e2:	dd72      	ble.n	800e5ca <__gethex+0x392>
 800e4e4:	1b45      	subs	r5, r0, r5
 800e4e6:	42ae      	cmp	r6, r5
 800e4e8:	dc36      	bgt.n	800e558 <__gethex+0x320>
 800e4ea:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800e4ee:	2b02      	cmp	r3, #2
 800e4f0:	d02a      	beq.n	800e548 <__gethex+0x310>
 800e4f2:	2b03      	cmp	r3, #3
 800e4f4:	d02c      	beq.n	800e550 <__gethex+0x318>
 800e4f6:	2b01      	cmp	r3, #1
 800e4f8:	d11c      	bne.n	800e534 <__gethex+0x2fc>
 800e4fa:	42ae      	cmp	r6, r5
 800e4fc:	d11a      	bne.n	800e534 <__gethex+0x2fc>
 800e4fe:	2e01      	cmp	r6, #1
 800e500:	d112      	bne.n	800e528 <__gethex+0x2f0>
 800e502:	9a04      	ldr	r2, [sp, #16]
 800e504:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800e508:	6013      	str	r3, [r2, #0]
 800e50a:	2301      	movs	r3, #1
 800e50c:	6123      	str	r3, [r4, #16]
 800e50e:	f8c9 3000 	str.w	r3, [r9]
 800e512:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800e514:	2762      	movs	r7, #98	; 0x62
 800e516:	601c      	str	r4, [r3, #0]
 800e518:	e723      	b.n	800e362 <__gethex+0x12a>
 800e51a:	bf00      	nop
 800e51c:	08011588 	.word	0x08011588
 800e520:	08011511 	.word	0x08011511
 800e524:	08011522 	.word	0x08011522
 800e528:	1e71      	subs	r1, r6, #1
 800e52a:	4620      	mov	r0, r4
 800e52c:	f000 fe58 	bl	800f1e0 <__any_on>
 800e530:	2800      	cmp	r0, #0
 800e532:	d1e6      	bne.n	800e502 <__gethex+0x2ca>
 800e534:	ee18 0a10 	vmov	r0, s16
 800e538:	4621      	mov	r1, r4
 800e53a:	f000 f9f1 	bl	800e920 <_Bfree>
 800e53e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800e540:	2300      	movs	r3, #0
 800e542:	6013      	str	r3, [r2, #0]
 800e544:	2750      	movs	r7, #80	; 0x50
 800e546:	e70c      	b.n	800e362 <__gethex+0x12a>
 800e548:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e54a:	2b00      	cmp	r3, #0
 800e54c:	d1f2      	bne.n	800e534 <__gethex+0x2fc>
 800e54e:	e7d8      	b.n	800e502 <__gethex+0x2ca>
 800e550:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e552:	2b00      	cmp	r3, #0
 800e554:	d1d5      	bne.n	800e502 <__gethex+0x2ca>
 800e556:	e7ed      	b.n	800e534 <__gethex+0x2fc>
 800e558:	1e6f      	subs	r7, r5, #1
 800e55a:	f1ba 0f00 	cmp.w	sl, #0
 800e55e:	d131      	bne.n	800e5c4 <__gethex+0x38c>
 800e560:	b127      	cbz	r7, 800e56c <__gethex+0x334>
 800e562:	4639      	mov	r1, r7
 800e564:	4620      	mov	r0, r4
 800e566:	f000 fe3b 	bl	800f1e0 <__any_on>
 800e56a:	4682      	mov	sl, r0
 800e56c:	117b      	asrs	r3, r7, #5
 800e56e:	2101      	movs	r1, #1
 800e570:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800e574:	f007 071f 	and.w	r7, r7, #31
 800e578:	fa01 f707 	lsl.w	r7, r1, r7
 800e57c:	421f      	tst	r7, r3
 800e57e:	4629      	mov	r1, r5
 800e580:	4620      	mov	r0, r4
 800e582:	bf18      	it	ne
 800e584:	f04a 0a02 	orrne.w	sl, sl, #2
 800e588:	1b76      	subs	r6, r6, r5
 800e58a:	f7ff fded 	bl	800e168 <rshift>
 800e58e:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800e592:	2702      	movs	r7, #2
 800e594:	f1ba 0f00 	cmp.w	sl, #0
 800e598:	d048      	beq.n	800e62c <__gethex+0x3f4>
 800e59a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800e59e:	2b02      	cmp	r3, #2
 800e5a0:	d015      	beq.n	800e5ce <__gethex+0x396>
 800e5a2:	2b03      	cmp	r3, #3
 800e5a4:	d017      	beq.n	800e5d6 <__gethex+0x39e>
 800e5a6:	2b01      	cmp	r3, #1
 800e5a8:	d109      	bne.n	800e5be <__gethex+0x386>
 800e5aa:	f01a 0f02 	tst.w	sl, #2
 800e5ae:	d006      	beq.n	800e5be <__gethex+0x386>
 800e5b0:	f8d9 0000 	ldr.w	r0, [r9]
 800e5b4:	ea4a 0a00 	orr.w	sl, sl, r0
 800e5b8:	f01a 0f01 	tst.w	sl, #1
 800e5bc:	d10e      	bne.n	800e5dc <__gethex+0x3a4>
 800e5be:	f047 0710 	orr.w	r7, r7, #16
 800e5c2:	e033      	b.n	800e62c <__gethex+0x3f4>
 800e5c4:	f04f 0a01 	mov.w	sl, #1
 800e5c8:	e7d0      	b.n	800e56c <__gethex+0x334>
 800e5ca:	2701      	movs	r7, #1
 800e5cc:	e7e2      	b.n	800e594 <__gethex+0x35c>
 800e5ce:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e5d0:	f1c3 0301 	rsb	r3, r3, #1
 800e5d4:	9315      	str	r3, [sp, #84]	; 0x54
 800e5d6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e5d8:	2b00      	cmp	r3, #0
 800e5da:	d0f0      	beq.n	800e5be <__gethex+0x386>
 800e5dc:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800e5e0:	f104 0314 	add.w	r3, r4, #20
 800e5e4:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800e5e8:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800e5ec:	f04f 0c00 	mov.w	ip, #0
 800e5f0:	4618      	mov	r0, r3
 800e5f2:	f853 2b04 	ldr.w	r2, [r3], #4
 800e5f6:	f1b2 3fff 	cmp.w	r2, #4294967295
 800e5fa:	d01c      	beq.n	800e636 <__gethex+0x3fe>
 800e5fc:	3201      	adds	r2, #1
 800e5fe:	6002      	str	r2, [r0, #0]
 800e600:	2f02      	cmp	r7, #2
 800e602:	f104 0314 	add.w	r3, r4, #20
 800e606:	d13f      	bne.n	800e688 <__gethex+0x450>
 800e608:	f8d8 2000 	ldr.w	r2, [r8]
 800e60c:	3a01      	subs	r2, #1
 800e60e:	42b2      	cmp	r2, r6
 800e610:	d10a      	bne.n	800e628 <__gethex+0x3f0>
 800e612:	1171      	asrs	r1, r6, #5
 800e614:	2201      	movs	r2, #1
 800e616:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800e61a:	f006 061f 	and.w	r6, r6, #31
 800e61e:	fa02 f606 	lsl.w	r6, r2, r6
 800e622:	421e      	tst	r6, r3
 800e624:	bf18      	it	ne
 800e626:	4617      	movne	r7, r2
 800e628:	f047 0720 	orr.w	r7, r7, #32
 800e62c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800e62e:	601c      	str	r4, [r3, #0]
 800e630:	9b04      	ldr	r3, [sp, #16]
 800e632:	601d      	str	r5, [r3, #0]
 800e634:	e695      	b.n	800e362 <__gethex+0x12a>
 800e636:	4299      	cmp	r1, r3
 800e638:	f843 cc04 	str.w	ip, [r3, #-4]
 800e63c:	d8d8      	bhi.n	800e5f0 <__gethex+0x3b8>
 800e63e:	68a3      	ldr	r3, [r4, #8]
 800e640:	459b      	cmp	fp, r3
 800e642:	db19      	blt.n	800e678 <__gethex+0x440>
 800e644:	6861      	ldr	r1, [r4, #4]
 800e646:	ee18 0a10 	vmov	r0, s16
 800e64a:	3101      	adds	r1, #1
 800e64c:	f000 f928 	bl	800e8a0 <_Balloc>
 800e650:	4681      	mov	r9, r0
 800e652:	b918      	cbnz	r0, 800e65c <__gethex+0x424>
 800e654:	4b1a      	ldr	r3, [pc, #104]	; (800e6c0 <__gethex+0x488>)
 800e656:	4602      	mov	r2, r0
 800e658:	2184      	movs	r1, #132	; 0x84
 800e65a:	e6a8      	b.n	800e3ae <__gethex+0x176>
 800e65c:	6922      	ldr	r2, [r4, #16]
 800e65e:	3202      	adds	r2, #2
 800e660:	f104 010c 	add.w	r1, r4, #12
 800e664:	0092      	lsls	r2, r2, #2
 800e666:	300c      	adds	r0, #12
 800e668:	f000 f90c 	bl	800e884 <memcpy>
 800e66c:	4621      	mov	r1, r4
 800e66e:	ee18 0a10 	vmov	r0, s16
 800e672:	f000 f955 	bl	800e920 <_Bfree>
 800e676:	464c      	mov	r4, r9
 800e678:	6923      	ldr	r3, [r4, #16]
 800e67a:	1c5a      	adds	r2, r3, #1
 800e67c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800e680:	6122      	str	r2, [r4, #16]
 800e682:	2201      	movs	r2, #1
 800e684:	615a      	str	r2, [r3, #20]
 800e686:	e7bb      	b.n	800e600 <__gethex+0x3c8>
 800e688:	6922      	ldr	r2, [r4, #16]
 800e68a:	455a      	cmp	r2, fp
 800e68c:	dd0b      	ble.n	800e6a6 <__gethex+0x46e>
 800e68e:	2101      	movs	r1, #1
 800e690:	4620      	mov	r0, r4
 800e692:	f7ff fd69 	bl	800e168 <rshift>
 800e696:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800e69a:	3501      	adds	r5, #1
 800e69c:	42ab      	cmp	r3, r5
 800e69e:	f6ff aed0 	blt.w	800e442 <__gethex+0x20a>
 800e6a2:	2701      	movs	r7, #1
 800e6a4:	e7c0      	b.n	800e628 <__gethex+0x3f0>
 800e6a6:	f016 061f 	ands.w	r6, r6, #31
 800e6aa:	d0fa      	beq.n	800e6a2 <__gethex+0x46a>
 800e6ac:	4453      	add	r3, sl
 800e6ae:	f1c6 0620 	rsb	r6, r6, #32
 800e6b2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800e6b6:	f000 f9e5 	bl	800ea84 <__hi0bits>
 800e6ba:	42b0      	cmp	r0, r6
 800e6bc:	dbe7      	blt.n	800e68e <__gethex+0x456>
 800e6be:	e7f0      	b.n	800e6a2 <__gethex+0x46a>
 800e6c0:	08011511 	.word	0x08011511

0800e6c4 <L_shift>:
 800e6c4:	f1c2 0208 	rsb	r2, r2, #8
 800e6c8:	0092      	lsls	r2, r2, #2
 800e6ca:	b570      	push	{r4, r5, r6, lr}
 800e6cc:	f1c2 0620 	rsb	r6, r2, #32
 800e6d0:	6843      	ldr	r3, [r0, #4]
 800e6d2:	6804      	ldr	r4, [r0, #0]
 800e6d4:	fa03 f506 	lsl.w	r5, r3, r6
 800e6d8:	432c      	orrs	r4, r5
 800e6da:	40d3      	lsrs	r3, r2
 800e6dc:	6004      	str	r4, [r0, #0]
 800e6de:	f840 3f04 	str.w	r3, [r0, #4]!
 800e6e2:	4288      	cmp	r0, r1
 800e6e4:	d3f4      	bcc.n	800e6d0 <L_shift+0xc>
 800e6e6:	bd70      	pop	{r4, r5, r6, pc}

0800e6e8 <__match>:
 800e6e8:	b530      	push	{r4, r5, lr}
 800e6ea:	6803      	ldr	r3, [r0, #0]
 800e6ec:	3301      	adds	r3, #1
 800e6ee:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e6f2:	b914      	cbnz	r4, 800e6fa <__match+0x12>
 800e6f4:	6003      	str	r3, [r0, #0]
 800e6f6:	2001      	movs	r0, #1
 800e6f8:	bd30      	pop	{r4, r5, pc}
 800e6fa:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e6fe:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800e702:	2d19      	cmp	r5, #25
 800e704:	bf98      	it	ls
 800e706:	3220      	addls	r2, #32
 800e708:	42a2      	cmp	r2, r4
 800e70a:	d0f0      	beq.n	800e6ee <__match+0x6>
 800e70c:	2000      	movs	r0, #0
 800e70e:	e7f3      	b.n	800e6f8 <__match+0x10>

0800e710 <__hexnan>:
 800e710:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e714:	680b      	ldr	r3, [r1, #0]
 800e716:	115e      	asrs	r6, r3, #5
 800e718:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800e71c:	f013 031f 	ands.w	r3, r3, #31
 800e720:	b087      	sub	sp, #28
 800e722:	bf18      	it	ne
 800e724:	3604      	addne	r6, #4
 800e726:	2500      	movs	r5, #0
 800e728:	1f37      	subs	r7, r6, #4
 800e72a:	4690      	mov	r8, r2
 800e72c:	6802      	ldr	r2, [r0, #0]
 800e72e:	9301      	str	r3, [sp, #4]
 800e730:	4682      	mov	sl, r0
 800e732:	f846 5c04 	str.w	r5, [r6, #-4]
 800e736:	46b9      	mov	r9, r7
 800e738:	463c      	mov	r4, r7
 800e73a:	9502      	str	r5, [sp, #8]
 800e73c:	46ab      	mov	fp, r5
 800e73e:	7851      	ldrb	r1, [r2, #1]
 800e740:	1c53      	adds	r3, r2, #1
 800e742:	9303      	str	r3, [sp, #12]
 800e744:	b341      	cbz	r1, 800e798 <__hexnan+0x88>
 800e746:	4608      	mov	r0, r1
 800e748:	9205      	str	r2, [sp, #20]
 800e74a:	9104      	str	r1, [sp, #16]
 800e74c:	f7ff fd5e 	bl	800e20c <__hexdig_fun>
 800e750:	2800      	cmp	r0, #0
 800e752:	d14f      	bne.n	800e7f4 <__hexnan+0xe4>
 800e754:	9904      	ldr	r1, [sp, #16]
 800e756:	9a05      	ldr	r2, [sp, #20]
 800e758:	2920      	cmp	r1, #32
 800e75a:	d818      	bhi.n	800e78e <__hexnan+0x7e>
 800e75c:	9b02      	ldr	r3, [sp, #8]
 800e75e:	459b      	cmp	fp, r3
 800e760:	dd13      	ble.n	800e78a <__hexnan+0x7a>
 800e762:	454c      	cmp	r4, r9
 800e764:	d206      	bcs.n	800e774 <__hexnan+0x64>
 800e766:	2d07      	cmp	r5, #7
 800e768:	dc04      	bgt.n	800e774 <__hexnan+0x64>
 800e76a:	462a      	mov	r2, r5
 800e76c:	4649      	mov	r1, r9
 800e76e:	4620      	mov	r0, r4
 800e770:	f7ff ffa8 	bl	800e6c4 <L_shift>
 800e774:	4544      	cmp	r4, r8
 800e776:	d950      	bls.n	800e81a <__hexnan+0x10a>
 800e778:	2300      	movs	r3, #0
 800e77a:	f1a4 0904 	sub.w	r9, r4, #4
 800e77e:	f844 3c04 	str.w	r3, [r4, #-4]
 800e782:	f8cd b008 	str.w	fp, [sp, #8]
 800e786:	464c      	mov	r4, r9
 800e788:	461d      	mov	r5, r3
 800e78a:	9a03      	ldr	r2, [sp, #12]
 800e78c:	e7d7      	b.n	800e73e <__hexnan+0x2e>
 800e78e:	2929      	cmp	r1, #41	; 0x29
 800e790:	d156      	bne.n	800e840 <__hexnan+0x130>
 800e792:	3202      	adds	r2, #2
 800e794:	f8ca 2000 	str.w	r2, [sl]
 800e798:	f1bb 0f00 	cmp.w	fp, #0
 800e79c:	d050      	beq.n	800e840 <__hexnan+0x130>
 800e79e:	454c      	cmp	r4, r9
 800e7a0:	d206      	bcs.n	800e7b0 <__hexnan+0xa0>
 800e7a2:	2d07      	cmp	r5, #7
 800e7a4:	dc04      	bgt.n	800e7b0 <__hexnan+0xa0>
 800e7a6:	462a      	mov	r2, r5
 800e7a8:	4649      	mov	r1, r9
 800e7aa:	4620      	mov	r0, r4
 800e7ac:	f7ff ff8a 	bl	800e6c4 <L_shift>
 800e7b0:	4544      	cmp	r4, r8
 800e7b2:	d934      	bls.n	800e81e <__hexnan+0x10e>
 800e7b4:	f1a8 0204 	sub.w	r2, r8, #4
 800e7b8:	4623      	mov	r3, r4
 800e7ba:	f853 1b04 	ldr.w	r1, [r3], #4
 800e7be:	f842 1f04 	str.w	r1, [r2, #4]!
 800e7c2:	429f      	cmp	r7, r3
 800e7c4:	d2f9      	bcs.n	800e7ba <__hexnan+0xaa>
 800e7c6:	1b3b      	subs	r3, r7, r4
 800e7c8:	f023 0303 	bic.w	r3, r3, #3
 800e7cc:	3304      	adds	r3, #4
 800e7ce:	3401      	adds	r4, #1
 800e7d0:	3e03      	subs	r6, #3
 800e7d2:	42b4      	cmp	r4, r6
 800e7d4:	bf88      	it	hi
 800e7d6:	2304      	movhi	r3, #4
 800e7d8:	4443      	add	r3, r8
 800e7da:	2200      	movs	r2, #0
 800e7dc:	f843 2b04 	str.w	r2, [r3], #4
 800e7e0:	429f      	cmp	r7, r3
 800e7e2:	d2fb      	bcs.n	800e7dc <__hexnan+0xcc>
 800e7e4:	683b      	ldr	r3, [r7, #0]
 800e7e6:	b91b      	cbnz	r3, 800e7f0 <__hexnan+0xe0>
 800e7e8:	4547      	cmp	r7, r8
 800e7ea:	d127      	bne.n	800e83c <__hexnan+0x12c>
 800e7ec:	2301      	movs	r3, #1
 800e7ee:	603b      	str	r3, [r7, #0]
 800e7f0:	2005      	movs	r0, #5
 800e7f2:	e026      	b.n	800e842 <__hexnan+0x132>
 800e7f4:	3501      	adds	r5, #1
 800e7f6:	2d08      	cmp	r5, #8
 800e7f8:	f10b 0b01 	add.w	fp, fp, #1
 800e7fc:	dd06      	ble.n	800e80c <__hexnan+0xfc>
 800e7fe:	4544      	cmp	r4, r8
 800e800:	d9c3      	bls.n	800e78a <__hexnan+0x7a>
 800e802:	2300      	movs	r3, #0
 800e804:	f844 3c04 	str.w	r3, [r4, #-4]
 800e808:	2501      	movs	r5, #1
 800e80a:	3c04      	subs	r4, #4
 800e80c:	6822      	ldr	r2, [r4, #0]
 800e80e:	f000 000f 	and.w	r0, r0, #15
 800e812:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800e816:	6022      	str	r2, [r4, #0]
 800e818:	e7b7      	b.n	800e78a <__hexnan+0x7a>
 800e81a:	2508      	movs	r5, #8
 800e81c:	e7b5      	b.n	800e78a <__hexnan+0x7a>
 800e81e:	9b01      	ldr	r3, [sp, #4]
 800e820:	2b00      	cmp	r3, #0
 800e822:	d0df      	beq.n	800e7e4 <__hexnan+0xd4>
 800e824:	f04f 32ff 	mov.w	r2, #4294967295
 800e828:	f1c3 0320 	rsb	r3, r3, #32
 800e82c:	fa22 f303 	lsr.w	r3, r2, r3
 800e830:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800e834:	401a      	ands	r2, r3
 800e836:	f846 2c04 	str.w	r2, [r6, #-4]
 800e83a:	e7d3      	b.n	800e7e4 <__hexnan+0xd4>
 800e83c:	3f04      	subs	r7, #4
 800e83e:	e7d1      	b.n	800e7e4 <__hexnan+0xd4>
 800e840:	2004      	movs	r0, #4
 800e842:	b007      	add	sp, #28
 800e844:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800e848 <_localeconv_r>:
 800e848:	4800      	ldr	r0, [pc, #0]	; (800e84c <_localeconv_r+0x4>)
 800e84a:	4770      	bx	lr
 800e84c:	20000178 	.word	0x20000178

0800e850 <malloc>:
 800e850:	4b02      	ldr	r3, [pc, #8]	; (800e85c <malloc+0xc>)
 800e852:	4601      	mov	r1, r0
 800e854:	6818      	ldr	r0, [r3, #0]
 800e856:	f000 bd67 	b.w	800f328 <_malloc_r>
 800e85a:	bf00      	nop
 800e85c:	20000020 	.word	0x20000020

0800e860 <__ascii_mbtowc>:
 800e860:	b082      	sub	sp, #8
 800e862:	b901      	cbnz	r1, 800e866 <__ascii_mbtowc+0x6>
 800e864:	a901      	add	r1, sp, #4
 800e866:	b142      	cbz	r2, 800e87a <__ascii_mbtowc+0x1a>
 800e868:	b14b      	cbz	r3, 800e87e <__ascii_mbtowc+0x1e>
 800e86a:	7813      	ldrb	r3, [r2, #0]
 800e86c:	600b      	str	r3, [r1, #0]
 800e86e:	7812      	ldrb	r2, [r2, #0]
 800e870:	1e10      	subs	r0, r2, #0
 800e872:	bf18      	it	ne
 800e874:	2001      	movne	r0, #1
 800e876:	b002      	add	sp, #8
 800e878:	4770      	bx	lr
 800e87a:	4610      	mov	r0, r2
 800e87c:	e7fb      	b.n	800e876 <__ascii_mbtowc+0x16>
 800e87e:	f06f 0001 	mvn.w	r0, #1
 800e882:	e7f8      	b.n	800e876 <__ascii_mbtowc+0x16>

0800e884 <memcpy>:
 800e884:	440a      	add	r2, r1
 800e886:	4291      	cmp	r1, r2
 800e888:	f100 33ff 	add.w	r3, r0, #4294967295
 800e88c:	d100      	bne.n	800e890 <memcpy+0xc>
 800e88e:	4770      	bx	lr
 800e890:	b510      	push	{r4, lr}
 800e892:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e896:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e89a:	4291      	cmp	r1, r2
 800e89c:	d1f9      	bne.n	800e892 <memcpy+0xe>
 800e89e:	bd10      	pop	{r4, pc}

0800e8a0 <_Balloc>:
 800e8a0:	b570      	push	{r4, r5, r6, lr}
 800e8a2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800e8a4:	4604      	mov	r4, r0
 800e8a6:	460d      	mov	r5, r1
 800e8a8:	b976      	cbnz	r6, 800e8c8 <_Balloc+0x28>
 800e8aa:	2010      	movs	r0, #16
 800e8ac:	f7ff ffd0 	bl	800e850 <malloc>
 800e8b0:	4602      	mov	r2, r0
 800e8b2:	6260      	str	r0, [r4, #36]	; 0x24
 800e8b4:	b920      	cbnz	r0, 800e8c0 <_Balloc+0x20>
 800e8b6:	4b18      	ldr	r3, [pc, #96]	; (800e918 <_Balloc+0x78>)
 800e8b8:	4818      	ldr	r0, [pc, #96]	; (800e91c <_Balloc+0x7c>)
 800e8ba:	2166      	movs	r1, #102	; 0x66
 800e8bc:	f7fe fda8 	bl	800d410 <__assert_func>
 800e8c0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e8c4:	6006      	str	r6, [r0, #0]
 800e8c6:	60c6      	str	r6, [r0, #12]
 800e8c8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800e8ca:	68f3      	ldr	r3, [r6, #12]
 800e8cc:	b183      	cbz	r3, 800e8f0 <_Balloc+0x50>
 800e8ce:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e8d0:	68db      	ldr	r3, [r3, #12]
 800e8d2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800e8d6:	b9b8      	cbnz	r0, 800e908 <_Balloc+0x68>
 800e8d8:	2101      	movs	r1, #1
 800e8da:	fa01 f605 	lsl.w	r6, r1, r5
 800e8de:	1d72      	adds	r2, r6, #5
 800e8e0:	0092      	lsls	r2, r2, #2
 800e8e2:	4620      	mov	r0, r4
 800e8e4:	f000 fc9d 	bl	800f222 <_calloc_r>
 800e8e8:	b160      	cbz	r0, 800e904 <_Balloc+0x64>
 800e8ea:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800e8ee:	e00e      	b.n	800e90e <_Balloc+0x6e>
 800e8f0:	2221      	movs	r2, #33	; 0x21
 800e8f2:	2104      	movs	r1, #4
 800e8f4:	4620      	mov	r0, r4
 800e8f6:	f000 fc94 	bl	800f222 <_calloc_r>
 800e8fa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e8fc:	60f0      	str	r0, [r6, #12]
 800e8fe:	68db      	ldr	r3, [r3, #12]
 800e900:	2b00      	cmp	r3, #0
 800e902:	d1e4      	bne.n	800e8ce <_Balloc+0x2e>
 800e904:	2000      	movs	r0, #0
 800e906:	bd70      	pop	{r4, r5, r6, pc}
 800e908:	6802      	ldr	r2, [r0, #0]
 800e90a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800e90e:	2300      	movs	r3, #0
 800e910:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e914:	e7f7      	b.n	800e906 <_Balloc+0x66>
 800e916:	bf00      	nop
 800e918:	080112f8 	.word	0x080112f8
 800e91c:	0801159c 	.word	0x0801159c

0800e920 <_Bfree>:
 800e920:	b570      	push	{r4, r5, r6, lr}
 800e922:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800e924:	4605      	mov	r5, r0
 800e926:	460c      	mov	r4, r1
 800e928:	b976      	cbnz	r6, 800e948 <_Bfree+0x28>
 800e92a:	2010      	movs	r0, #16
 800e92c:	f7ff ff90 	bl	800e850 <malloc>
 800e930:	4602      	mov	r2, r0
 800e932:	6268      	str	r0, [r5, #36]	; 0x24
 800e934:	b920      	cbnz	r0, 800e940 <_Bfree+0x20>
 800e936:	4b09      	ldr	r3, [pc, #36]	; (800e95c <_Bfree+0x3c>)
 800e938:	4809      	ldr	r0, [pc, #36]	; (800e960 <_Bfree+0x40>)
 800e93a:	218a      	movs	r1, #138	; 0x8a
 800e93c:	f7fe fd68 	bl	800d410 <__assert_func>
 800e940:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e944:	6006      	str	r6, [r0, #0]
 800e946:	60c6      	str	r6, [r0, #12]
 800e948:	b13c      	cbz	r4, 800e95a <_Bfree+0x3a>
 800e94a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800e94c:	6862      	ldr	r2, [r4, #4]
 800e94e:	68db      	ldr	r3, [r3, #12]
 800e950:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e954:	6021      	str	r1, [r4, #0]
 800e956:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800e95a:	bd70      	pop	{r4, r5, r6, pc}
 800e95c:	080112f8 	.word	0x080112f8
 800e960:	0801159c 	.word	0x0801159c

0800e964 <__multadd>:
 800e964:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e968:	690d      	ldr	r5, [r1, #16]
 800e96a:	4607      	mov	r7, r0
 800e96c:	460c      	mov	r4, r1
 800e96e:	461e      	mov	r6, r3
 800e970:	f101 0c14 	add.w	ip, r1, #20
 800e974:	2000      	movs	r0, #0
 800e976:	f8dc 3000 	ldr.w	r3, [ip]
 800e97a:	b299      	uxth	r1, r3
 800e97c:	fb02 6101 	mla	r1, r2, r1, r6
 800e980:	0c1e      	lsrs	r6, r3, #16
 800e982:	0c0b      	lsrs	r3, r1, #16
 800e984:	fb02 3306 	mla	r3, r2, r6, r3
 800e988:	b289      	uxth	r1, r1
 800e98a:	3001      	adds	r0, #1
 800e98c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800e990:	4285      	cmp	r5, r0
 800e992:	f84c 1b04 	str.w	r1, [ip], #4
 800e996:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800e99a:	dcec      	bgt.n	800e976 <__multadd+0x12>
 800e99c:	b30e      	cbz	r6, 800e9e2 <__multadd+0x7e>
 800e99e:	68a3      	ldr	r3, [r4, #8]
 800e9a0:	42ab      	cmp	r3, r5
 800e9a2:	dc19      	bgt.n	800e9d8 <__multadd+0x74>
 800e9a4:	6861      	ldr	r1, [r4, #4]
 800e9a6:	4638      	mov	r0, r7
 800e9a8:	3101      	adds	r1, #1
 800e9aa:	f7ff ff79 	bl	800e8a0 <_Balloc>
 800e9ae:	4680      	mov	r8, r0
 800e9b0:	b928      	cbnz	r0, 800e9be <__multadd+0x5a>
 800e9b2:	4602      	mov	r2, r0
 800e9b4:	4b0c      	ldr	r3, [pc, #48]	; (800e9e8 <__multadd+0x84>)
 800e9b6:	480d      	ldr	r0, [pc, #52]	; (800e9ec <__multadd+0x88>)
 800e9b8:	21b5      	movs	r1, #181	; 0xb5
 800e9ba:	f7fe fd29 	bl	800d410 <__assert_func>
 800e9be:	6922      	ldr	r2, [r4, #16]
 800e9c0:	3202      	adds	r2, #2
 800e9c2:	f104 010c 	add.w	r1, r4, #12
 800e9c6:	0092      	lsls	r2, r2, #2
 800e9c8:	300c      	adds	r0, #12
 800e9ca:	f7ff ff5b 	bl	800e884 <memcpy>
 800e9ce:	4621      	mov	r1, r4
 800e9d0:	4638      	mov	r0, r7
 800e9d2:	f7ff ffa5 	bl	800e920 <_Bfree>
 800e9d6:	4644      	mov	r4, r8
 800e9d8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800e9dc:	3501      	adds	r5, #1
 800e9de:	615e      	str	r6, [r3, #20]
 800e9e0:	6125      	str	r5, [r4, #16]
 800e9e2:	4620      	mov	r0, r4
 800e9e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e9e8:	08011511 	.word	0x08011511
 800e9ec:	0801159c 	.word	0x0801159c

0800e9f0 <__s2b>:
 800e9f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e9f4:	460c      	mov	r4, r1
 800e9f6:	4615      	mov	r5, r2
 800e9f8:	461f      	mov	r7, r3
 800e9fa:	2209      	movs	r2, #9
 800e9fc:	3308      	adds	r3, #8
 800e9fe:	4606      	mov	r6, r0
 800ea00:	fb93 f3f2 	sdiv	r3, r3, r2
 800ea04:	2100      	movs	r1, #0
 800ea06:	2201      	movs	r2, #1
 800ea08:	429a      	cmp	r2, r3
 800ea0a:	db09      	blt.n	800ea20 <__s2b+0x30>
 800ea0c:	4630      	mov	r0, r6
 800ea0e:	f7ff ff47 	bl	800e8a0 <_Balloc>
 800ea12:	b940      	cbnz	r0, 800ea26 <__s2b+0x36>
 800ea14:	4602      	mov	r2, r0
 800ea16:	4b19      	ldr	r3, [pc, #100]	; (800ea7c <__s2b+0x8c>)
 800ea18:	4819      	ldr	r0, [pc, #100]	; (800ea80 <__s2b+0x90>)
 800ea1a:	21ce      	movs	r1, #206	; 0xce
 800ea1c:	f7fe fcf8 	bl	800d410 <__assert_func>
 800ea20:	0052      	lsls	r2, r2, #1
 800ea22:	3101      	adds	r1, #1
 800ea24:	e7f0      	b.n	800ea08 <__s2b+0x18>
 800ea26:	9b08      	ldr	r3, [sp, #32]
 800ea28:	6143      	str	r3, [r0, #20]
 800ea2a:	2d09      	cmp	r5, #9
 800ea2c:	f04f 0301 	mov.w	r3, #1
 800ea30:	6103      	str	r3, [r0, #16]
 800ea32:	dd16      	ble.n	800ea62 <__s2b+0x72>
 800ea34:	f104 0909 	add.w	r9, r4, #9
 800ea38:	46c8      	mov	r8, r9
 800ea3a:	442c      	add	r4, r5
 800ea3c:	f818 3b01 	ldrb.w	r3, [r8], #1
 800ea40:	4601      	mov	r1, r0
 800ea42:	3b30      	subs	r3, #48	; 0x30
 800ea44:	220a      	movs	r2, #10
 800ea46:	4630      	mov	r0, r6
 800ea48:	f7ff ff8c 	bl	800e964 <__multadd>
 800ea4c:	45a0      	cmp	r8, r4
 800ea4e:	d1f5      	bne.n	800ea3c <__s2b+0x4c>
 800ea50:	f1a5 0408 	sub.w	r4, r5, #8
 800ea54:	444c      	add	r4, r9
 800ea56:	1b2d      	subs	r5, r5, r4
 800ea58:	1963      	adds	r3, r4, r5
 800ea5a:	42bb      	cmp	r3, r7
 800ea5c:	db04      	blt.n	800ea68 <__s2b+0x78>
 800ea5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ea62:	340a      	adds	r4, #10
 800ea64:	2509      	movs	r5, #9
 800ea66:	e7f6      	b.n	800ea56 <__s2b+0x66>
 800ea68:	f814 3b01 	ldrb.w	r3, [r4], #1
 800ea6c:	4601      	mov	r1, r0
 800ea6e:	3b30      	subs	r3, #48	; 0x30
 800ea70:	220a      	movs	r2, #10
 800ea72:	4630      	mov	r0, r6
 800ea74:	f7ff ff76 	bl	800e964 <__multadd>
 800ea78:	e7ee      	b.n	800ea58 <__s2b+0x68>
 800ea7a:	bf00      	nop
 800ea7c:	08011511 	.word	0x08011511
 800ea80:	0801159c 	.word	0x0801159c

0800ea84 <__hi0bits>:
 800ea84:	0c03      	lsrs	r3, r0, #16
 800ea86:	041b      	lsls	r3, r3, #16
 800ea88:	b9d3      	cbnz	r3, 800eac0 <__hi0bits+0x3c>
 800ea8a:	0400      	lsls	r0, r0, #16
 800ea8c:	2310      	movs	r3, #16
 800ea8e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800ea92:	bf04      	itt	eq
 800ea94:	0200      	lsleq	r0, r0, #8
 800ea96:	3308      	addeq	r3, #8
 800ea98:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800ea9c:	bf04      	itt	eq
 800ea9e:	0100      	lsleq	r0, r0, #4
 800eaa0:	3304      	addeq	r3, #4
 800eaa2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800eaa6:	bf04      	itt	eq
 800eaa8:	0080      	lsleq	r0, r0, #2
 800eaaa:	3302      	addeq	r3, #2
 800eaac:	2800      	cmp	r0, #0
 800eaae:	db05      	blt.n	800eabc <__hi0bits+0x38>
 800eab0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800eab4:	f103 0301 	add.w	r3, r3, #1
 800eab8:	bf08      	it	eq
 800eaba:	2320      	moveq	r3, #32
 800eabc:	4618      	mov	r0, r3
 800eabe:	4770      	bx	lr
 800eac0:	2300      	movs	r3, #0
 800eac2:	e7e4      	b.n	800ea8e <__hi0bits+0xa>

0800eac4 <__lo0bits>:
 800eac4:	6803      	ldr	r3, [r0, #0]
 800eac6:	f013 0207 	ands.w	r2, r3, #7
 800eaca:	4601      	mov	r1, r0
 800eacc:	d00b      	beq.n	800eae6 <__lo0bits+0x22>
 800eace:	07da      	lsls	r2, r3, #31
 800ead0:	d423      	bmi.n	800eb1a <__lo0bits+0x56>
 800ead2:	0798      	lsls	r0, r3, #30
 800ead4:	bf49      	itett	mi
 800ead6:	085b      	lsrmi	r3, r3, #1
 800ead8:	089b      	lsrpl	r3, r3, #2
 800eada:	2001      	movmi	r0, #1
 800eadc:	600b      	strmi	r3, [r1, #0]
 800eade:	bf5c      	itt	pl
 800eae0:	600b      	strpl	r3, [r1, #0]
 800eae2:	2002      	movpl	r0, #2
 800eae4:	4770      	bx	lr
 800eae6:	b298      	uxth	r0, r3
 800eae8:	b9a8      	cbnz	r0, 800eb16 <__lo0bits+0x52>
 800eaea:	0c1b      	lsrs	r3, r3, #16
 800eaec:	2010      	movs	r0, #16
 800eaee:	b2da      	uxtb	r2, r3
 800eaf0:	b90a      	cbnz	r2, 800eaf6 <__lo0bits+0x32>
 800eaf2:	3008      	adds	r0, #8
 800eaf4:	0a1b      	lsrs	r3, r3, #8
 800eaf6:	071a      	lsls	r2, r3, #28
 800eaf8:	bf04      	itt	eq
 800eafa:	091b      	lsreq	r3, r3, #4
 800eafc:	3004      	addeq	r0, #4
 800eafe:	079a      	lsls	r2, r3, #30
 800eb00:	bf04      	itt	eq
 800eb02:	089b      	lsreq	r3, r3, #2
 800eb04:	3002      	addeq	r0, #2
 800eb06:	07da      	lsls	r2, r3, #31
 800eb08:	d403      	bmi.n	800eb12 <__lo0bits+0x4e>
 800eb0a:	085b      	lsrs	r3, r3, #1
 800eb0c:	f100 0001 	add.w	r0, r0, #1
 800eb10:	d005      	beq.n	800eb1e <__lo0bits+0x5a>
 800eb12:	600b      	str	r3, [r1, #0]
 800eb14:	4770      	bx	lr
 800eb16:	4610      	mov	r0, r2
 800eb18:	e7e9      	b.n	800eaee <__lo0bits+0x2a>
 800eb1a:	2000      	movs	r0, #0
 800eb1c:	4770      	bx	lr
 800eb1e:	2020      	movs	r0, #32
 800eb20:	4770      	bx	lr
	...

0800eb24 <__i2b>:
 800eb24:	b510      	push	{r4, lr}
 800eb26:	460c      	mov	r4, r1
 800eb28:	2101      	movs	r1, #1
 800eb2a:	f7ff feb9 	bl	800e8a0 <_Balloc>
 800eb2e:	4602      	mov	r2, r0
 800eb30:	b928      	cbnz	r0, 800eb3e <__i2b+0x1a>
 800eb32:	4b05      	ldr	r3, [pc, #20]	; (800eb48 <__i2b+0x24>)
 800eb34:	4805      	ldr	r0, [pc, #20]	; (800eb4c <__i2b+0x28>)
 800eb36:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800eb3a:	f7fe fc69 	bl	800d410 <__assert_func>
 800eb3e:	2301      	movs	r3, #1
 800eb40:	6144      	str	r4, [r0, #20]
 800eb42:	6103      	str	r3, [r0, #16]
 800eb44:	bd10      	pop	{r4, pc}
 800eb46:	bf00      	nop
 800eb48:	08011511 	.word	0x08011511
 800eb4c:	0801159c 	.word	0x0801159c

0800eb50 <__multiply>:
 800eb50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eb54:	4691      	mov	r9, r2
 800eb56:	690a      	ldr	r2, [r1, #16]
 800eb58:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800eb5c:	429a      	cmp	r2, r3
 800eb5e:	bfb8      	it	lt
 800eb60:	460b      	movlt	r3, r1
 800eb62:	460c      	mov	r4, r1
 800eb64:	bfbc      	itt	lt
 800eb66:	464c      	movlt	r4, r9
 800eb68:	4699      	movlt	r9, r3
 800eb6a:	6927      	ldr	r7, [r4, #16]
 800eb6c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800eb70:	68a3      	ldr	r3, [r4, #8]
 800eb72:	6861      	ldr	r1, [r4, #4]
 800eb74:	eb07 060a 	add.w	r6, r7, sl
 800eb78:	42b3      	cmp	r3, r6
 800eb7a:	b085      	sub	sp, #20
 800eb7c:	bfb8      	it	lt
 800eb7e:	3101      	addlt	r1, #1
 800eb80:	f7ff fe8e 	bl	800e8a0 <_Balloc>
 800eb84:	b930      	cbnz	r0, 800eb94 <__multiply+0x44>
 800eb86:	4602      	mov	r2, r0
 800eb88:	4b44      	ldr	r3, [pc, #272]	; (800ec9c <__multiply+0x14c>)
 800eb8a:	4845      	ldr	r0, [pc, #276]	; (800eca0 <__multiply+0x150>)
 800eb8c:	f240 115d 	movw	r1, #349	; 0x15d
 800eb90:	f7fe fc3e 	bl	800d410 <__assert_func>
 800eb94:	f100 0514 	add.w	r5, r0, #20
 800eb98:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800eb9c:	462b      	mov	r3, r5
 800eb9e:	2200      	movs	r2, #0
 800eba0:	4543      	cmp	r3, r8
 800eba2:	d321      	bcc.n	800ebe8 <__multiply+0x98>
 800eba4:	f104 0314 	add.w	r3, r4, #20
 800eba8:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800ebac:	f109 0314 	add.w	r3, r9, #20
 800ebb0:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800ebb4:	9202      	str	r2, [sp, #8]
 800ebb6:	1b3a      	subs	r2, r7, r4
 800ebb8:	3a15      	subs	r2, #21
 800ebba:	f022 0203 	bic.w	r2, r2, #3
 800ebbe:	3204      	adds	r2, #4
 800ebc0:	f104 0115 	add.w	r1, r4, #21
 800ebc4:	428f      	cmp	r7, r1
 800ebc6:	bf38      	it	cc
 800ebc8:	2204      	movcc	r2, #4
 800ebca:	9201      	str	r2, [sp, #4]
 800ebcc:	9a02      	ldr	r2, [sp, #8]
 800ebce:	9303      	str	r3, [sp, #12]
 800ebd0:	429a      	cmp	r2, r3
 800ebd2:	d80c      	bhi.n	800ebee <__multiply+0x9e>
 800ebd4:	2e00      	cmp	r6, #0
 800ebd6:	dd03      	ble.n	800ebe0 <__multiply+0x90>
 800ebd8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800ebdc:	2b00      	cmp	r3, #0
 800ebde:	d05a      	beq.n	800ec96 <__multiply+0x146>
 800ebe0:	6106      	str	r6, [r0, #16]
 800ebe2:	b005      	add	sp, #20
 800ebe4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ebe8:	f843 2b04 	str.w	r2, [r3], #4
 800ebec:	e7d8      	b.n	800eba0 <__multiply+0x50>
 800ebee:	f8b3 a000 	ldrh.w	sl, [r3]
 800ebf2:	f1ba 0f00 	cmp.w	sl, #0
 800ebf6:	d024      	beq.n	800ec42 <__multiply+0xf2>
 800ebf8:	f104 0e14 	add.w	lr, r4, #20
 800ebfc:	46a9      	mov	r9, r5
 800ebfe:	f04f 0c00 	mov.w	ip, #0
 800ec02:	f85e 2b04 	ldr.w	r2, [lr], #4
 800ec06:	f8d9 1000 	ldr.w	r1, [r9]
 800ec0a:	fa1f fb82 	uxth.w	fp, r2
 800ec0e:	b289      	uxth	r1, r1
 800ec10:	fb0a 110b 	mla	r1, sl, fp, r1
 800ec14:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800ec18:	f8d9 2000 	ldr.w	r2, [r9]
 800ec1c:	4461      	add	r1, ip
 800ec1e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800ec22:	fb0a c20b 	mla	r2, sl, fp, ip
 800ec26:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800ec2a:	b289      	uxth	r1, r1
 800ec2c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800ec30:	4577      	cmp	r7, lr
 800ec32:	f849 1b04 	str.w	r1, [r9], #4
 800ec36:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800ec3a:	d8e2      	bhi.n	800ec02 <__multiply+0xb2>
 800ec3c:	9a01      	ldr	r2, [sp, #4]
 800ec3e:	f845 c002 	str.w	ip, [r5, r2]
 800ec42:	9a03      	ldr	r2, [sp, #12]
 800ec44:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800ec48:	3304      	adds	r3, #4
 800ec4a:	f1b9 0f00 	cmp.w	r9, #0
 800ec4e:	d020      	beq.n	800ec92 <__multiply+0x142>
 800ec50:	6829      	ldr	r1, [r5, #0]
 800ec52:	f104 0c14 	add.w	ip, r4, #20
 800ec56:	46ae      	mov	lr, r5
 800ec58:	f04f 0a00 	mov.w	sl, #0
 800ec5c:	f8bc b000 	ldrh.w	fp, [ip]
 800ec60:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800ec64:	fb09 220b 	mla	r2, r9, fp, r2
 800ec68:	4492      	add	sl, r2
 800ec6a:	b289      	uxth	r1, r1
 800ec6c:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800ec70:	f84e 1b04 	str.w	r1, [lr], #4
 800ec74:	f85c 2b04 	ldr.w	r2, [ip], #4
 800ec78:	f8be 1000 	ldrh.w	r1, [lr]
 800ec7c:	0c12      	lsrs	r2, r2, #16
 800ec7e:	fb09 1102 	mla	r1, r9, r2, r1
 800ec82:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800ec86:	4567      	cmp	r7, ip
 800ec88:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800ec8c:	d8e6      	bhi.n	800ec5c <__multiply+0x10c>
 800ec8e:	9a01      	ldr	r2, [sp, #4]
 800ec90:	50a9      	str	r1, [r5, r2]
 800ec92:	3504      	adds	r5, #4
 800ec94:	e79a      	b.n	800ebcc <__multiply+0x7c>
 800ec96:	3e01      	subs	r6, #1
 800ec98:	e79c      	b.n	800ebd4 <__multiply+0x84>
 800ec9a:	bf00      	nop
 800ec9c:	08011511 	.word	0x08011511
 800eca0:	0801159c 	.word	0x0801159c

0800eca4 <__pow5mult>:
 800eca4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800eca8:	4615      	mov	r5, r2
 800ecaa:	f012 0203 	ands.w	r2, r2, #3
 800ecae:	4606      	mov	r6, r0
 800ecb0:	460f      	mov	r7, r1
 800ecb2:	d007      	beq.n	800ecc4 <__pow5mult+0x20>
 800ecb4:	4c25      	ldr	r4, [pc, #148]	; (800ed4c <__pow5mult+0xa8>)
 800ecb6:	3a01      	subs	r2, #1
 800ecb8:	2300      	movs	r3, #0
 800ecba:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ecbe:	f7ff fe51 	bl	800e964 <__multadd>
 800ecc2:	4607      	mov	r7, r0
 800ecc4:	10ad      	asrs	r5, r5, #2
 800ecc6:	d03d      	beq.n	800ed44 <__pow5mult+0xa0>
 800ecc8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800ecca:	b97c      	cbnz	r4, 800ecec <__pow5mult+0x48>
 800eccc:	2010      	movs	r0, #16
 800ecce:	f7ff fdbf 	bl	800e850 <malloc>
 800ecd2:	4602      	mov	r2, r0
 800ecd4:	6270      	str	r0, [r6, #36]	; 0x24
 800ecd6:	b928      	cbnz	r0, 800ece4 <__pow5mult+0x40>
 800ecd8:	4b1d      	ldr	r3, [pc, #116]	; (800ed50 <__pow5mult+0xac>)
 800ecda:	481e      	ldr	r0, [pc, #120]	; (800ed54 <__pow5mult+0xb0>)
 800ecdc:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800ece0:	f7fe fb96 	bl	800d410 <__assert_func>
 800ece4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ece8:	6004      	str	r4, [r0, #0]
 800ecea:	60c4      	str	r4, [r0, #12]
 800ecec:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800ecf0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ecf4:	b94c      	cbnz	r4, 800ed0a <__pow5mult+0x66>
 800ecf6:	f240 2171 	movw	r1, #625	; 0x271
 800ecfa:	4630      	mov	r0, r6
 800ecfc:	f7ff ff12 	bl	800eb24 <__i2b>
 800ed00:	2300      	movs	r3, #0
 800ed02:	f8c8 0008 	str.w	r0, [r8, #8]
 800ed06:	4604      	mov	r4, r0
 800ed08:	6003      	str	r3, [r0, #0]
 800ed0a:	f04f 0900 	mov.w	r9, #0
 800ed0e:	07eb      	lsls	r3, r5, #31
 800ed10:	d50a      	bpl.n	800ed28 <__pow5mult+0x84>
 800ed12:	4639      	mov	r1, r7
 800ed14:	4622      	mov	r2, r4
 800ed16:	4630      	mov	r0, r6
 800ed18:	f7ff ff1a 	bl	800eb50 <__multiply>
 800ed1c:	4639      	mov	r1, r7
 800ed1e:	4680      	mov	r8, r0
 800ed20:	4630      	mov	r0, r6
 800ed22:	f7ff fdfd 	bl	800e920 <_Bfree>
 800ed26:	4647      	mov	r7, r8
 800ed28:	106d      	asrs	r5, r5, #1
 800ed2a:	d00b      	beq.n	800ed44 <__pow5mult+0xa0>
 800ed2c:	6820      	ldr	r0, [r4, #0]
 800ed2e:	b938      	cbnz	r0, 800ed40 <__pow5mult+0x9c>
 800ed30:	4622      	mov	r2, r4
 800ed32:	4621      	mov	r1, r4
 800ed34:	4630      	mov	r0, r6
 800ed36:	f7ff ff0b 	bl	800eb50 <__multiply>
 800ed3a:	6020      	str	r0, [r4, #0]
 800ed3c:	f8c0 9000 	str.w	r9, [r0]
 800ed40:	4604      	mov	r4, r0
 800ed42:	e7e4      	b.n	800ed0e <__pow5mult+0x6a>
 800ed44:	4638      	mov	r0, r7
 800ed46:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ed4a:	bf00      	nop
 800ed4c:	080116e8 	.word	0x080116e8
 800ed50:	080112f8 	.word	0x080112f8
 800ed54:	0801159c 	.word	0x0801159c

0800ed58 <__lshift>:
 800ed58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ed5c:	460c      	mov	r4, r1
 800ed5e:	6849      	ldr	r1, [r1, #4]
 800ed60:	6923      	ldr	r3, [r4, #16]
 800ed62:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ed66:	68a3      	ldr	r3, [r4, #8]
 800ed68:	4607      	mov	r7, r0
 800ed6a:	4691      	mov	r9, r2
 800ed6c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ed70:	f108 0601 	add.w	r6, r8, #1
 800ed74:	42b3      	cmp	r3, r6
 800ed76:	db0b      	blt.n	800ed90 <__lshift+0x38>
 800ed78:	4638      	mov	r0, r7
 800ed7a:	f7ff fd91 	bl	800e8a0 <_Balloc>
 800ed7e:	4605      	mov	r5, r0
 800ed80:	b948      	cbnz	r0, 800ed96 <__lshift+0x3e>
 800ed82:	4602      	mov	r2, r0
 800ed84:	4b2a      	ldr	r3, [pc, #168]	; (800ee30 <__lshift+0xd8>)
 800ed86:	482b      	ldr	r0, [pc, #172]	; (800ee34 <__lshift+0xdc>)
 800ed88:	f240 11d9 	movw	r1, #473	; 0x1d9
 800ed8c:	f7fe fb40 	bl	800d410 <__assert_func>
 800ed90:	3101      	adds	r1, #1
 800ed92:	005b      	lsls	r3, r3, #1
 800ed94:	e7ee      	b.n	800ed74 <__lshift+0x1c>
 800ed96:	2300      	movs	r3, #0
 800ed98:	f100 0114 	add.w	r1, r0, #20
 800ed9c:	f100 0210 	add.w	r2, r0, #16
 800eda0:	4618      	mov	r0, r3
 800eda2:	4553      	cmp	r3, sl
 800eda4:	db37      	blt.n	800ee16 <__lshift+0xbe>
 800eda6:	6920      	ldr	r0, [r4, #16]
 800eda8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800edac:	f104 0314 	add.w	r3, r4, #20
 800edb0:	f019 091f 	ands.w	r9, r9, #31
 800edb4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800edb8:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800edbc:	d02f      	beq.n	800ee1e <__lshift+0xc6>
 800edbe:	f1c9 0e20 	rsb	lr, r9, #32
 800edc2:	468a      	mov	sl, r1
 800edc4:	f04f 0c00 	mov.w	ip, #0
 800edc8:	681a      	ldr	r2, [r3, #0]
 800edca:	fa02 f209 	lsl.w	r2, r2, r9
 800edce:	ea42 020c 	orr.w	r2, r2, ip
 800edd2:	f84a 2b04 	str.w	r2, [sl], #4
 800edd6:	f853 2b04 	ldr.w	r2, [r3], #4
 800edda:	4298      	cmp	r0, r3
 800eddc:	fa22 fc0e 	lsr.w	ip, r2, lr
 800ede0:	d8f2      	bhi.n	800edc8 <__lshift+0x70>
 800ede2:	1b03      	subs	r3, r0, r4
 800ede4:	3b15      	subs	r3, #21
 800ede6:	f023 0303 	bic.w	r3, r3, #3
 800edea:	3304      	adds	r3, #4
 800edec:	f104 0215 	add.w	r2, r4, #21
 800edf0:	4290      	cmp	r0, r2
 800edf2:	bf38      	it	cc
 800edf4:	2304      	movcc	r3, #4
 800edf6:	f841 c003 	str.w	ip, [r1, r3]
 800edfa:	f1bc 0f00 	cmp.w	ip, #0
 800edfe:	d001      	beq.n	800ee04 <__lshift+0xac>
 800ee00:	f108 0602 	add.w	r6, r8, #2
 800ee04:	3e01      	subs	r6, #1
 800ee06:	4638      	mov	r0, r7
 800ee08:	612e      	str	r6, [r5, #16]
 800ee0a:	4621      	mov	r1, r4
 800ee0c:	f7ff fd88 	bl	800e920 <_Bfree>
 800ee10:	4628      	mov	r0, r5
 800ee12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ee16:	f842 0f04 	str.w	r0, [r2, #4]!
 800ee1a:	3301      	adds	r3, #1
 800ee1c:	e7c1      	b.n	800eda2 <__lshift+0x4a>
 800ee1e:	3904      	subs	r1, #4
 800ee20:	f853 2b04 	ldr.w	r2, [r3], #4
 800ee24:	f841 2f04 	str.w	r2, [r1, #4]!
 800ee28:	4298      	cmp	r0, r3
 800ee2a:	d8f9      	bhi.n	800ee20 <__lshift+0xc8>
 800ee2c:	e7ea      	b.n	800ee04 <__lshift+0xac>
 800ee2e:	bf00      	nop
 800ee30:	08011511 	.word	0x08011511
 800ee34:	0801159c 	.word	0x0801159c

0800ee38 <__mcmp>:
 800ee38:	b530      	push	{r4, r5, lr}
 800ee3a:	6902      	ldr	r2, [r0, #16]
 800ee3c:	690c      	ldr	r4, [r1, #16]
 800ee3e:	1b12      	subs	r2, r2, r4
 800ee40:	d10e      	bne.n	800ee60 <__mcmp+0x28>
 800ee42:	f100 0314 	add.w	r3, r0, #20
 800ee46:	3114      	adds	r1, #20
 800ee48:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800ee4c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800ee50:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800ee54:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800ee58:	42a5      	cmp	r5, r4
 800ee5a:	d003      	beq.n	800ee64 <__mcmp+0x2c>
 800ee5c:	d305      	bcc.n	800ee6a <__mcmp+0x32>
 800ee5e:	2201      	movs	r2, #1
 800ee60:	4610      	mov	r0, r2
 800ee62:	bd30      	pop	{r4, r5, pc}
 800ee64:	4283      	cmp	r3, r0
 800ee66:	d3f3      	bcc.n	800ee50 <__mcmp+0x18>
 800ee68:	e7fa      	b.n	800ee60 <__mcmp+0x28>
 800ee6a:	f04f 32ff 	mov.w	r2, #4294967295
 800ee6e:	e7f7      	b.n	800ee60 <__mcmp+0x28>

0800ee70 <__mdiff>:
 800ee70:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ee74:	460c      	mov	r4, r1
 800ee76:	4606      	mov	r6, r0
 800ee78:	4611      	mov	r1, r2
 800ee7a:	4620      	mov	r0, r4
 800ee7c:	4690      	mov	r8, r2
 800ee7e:	f7ff ffdb 	bl	800ee38 <__mcmp>
 800ee82:	1e05      	subs	r5, r0, #0
 800ee84:	d110      	bne.n	800eea8 <__mdiff+0x38>
 800ee86:	4629      	mov	r1, r5
 800ee88:	4630      	mov	r0, r6
 800ee8a:	f7ff fd09 	bl	800e8a0 <_Balloc>
 800ee8e:	b930      	cbnz	r0, 800ee9e <__mdiff+0x2e>
 800ee90:	4b3a      	ldr	r3, [pc, #232]	; (800ef7c <__mdiff+0x10c>)
 800ee92:	4602      	mov	r2, r0
 800ee94:	f240 2132 	movw	r1, #562	; 0x232
 800ee98:	4839      	ldr	r0, [pc, #228]	; (800ef80 <__mdiff+0x110>)
 800ee9a:	f7fe fab9 	bl	800d410 <__assert_func>
 800ee9e:	2301      	movs	r3, #1
 800eea0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800eea4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eea8:	bfa4      	itt	ge
 800eeaa:	4643      	movge	r3, r8
 800eeac:	46a0      	movge	r8, r4
 800eeae:	4630      	mov	r0, r6
 800eeb0:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800eeb4:	bfa6      	itte	ge
 800eeb6:	461c      	movge	r4, r3
 800eeb8:	2500      	movge	r5, #0
 800eeba:	2501      	movlt	r5, #1
 800eebc:	f7ff fcf0 	bl	800e8a0 <_Balloc>
 800eec0:	b920      	cbnz	r0, 800eecc <__mdiff+0x5c>
 800eec2:	4b2e      	ldr	r3, [pc, #184]	; (800ef7c <__mdiff+0x10c>)
 800eec4:	4602      	mov	r2, r0
 800eec6:	f44f 7110 	mov.w	r1, #576	; 0x240
 800eeca:	e7e5      	b.n	800ee98 <__mdiff+0x28>
 800eecc:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800eed0:	6926      	ldr	r6, [r4, #16]
 800eed2:	60c5      	str	r5, [r0, #12]
 800eed4:	f104 0914 	add.w	r9, r4, #20
 800eed8:	f108 0514 	add.w	r5, r8, #20
 800eedc:	f100 0e14 	add.w	lr, r0, #20
 800eee0:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800eee4:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800eee8:	f108 0210 	add.w	r2, r8, #16
 800eeec:	46f2      	mov	sl, lr
 800eeee:	2100      	movs	r1, #0
 800eef0:	f859 3b04 	ldr.w	r3, [r9], #4
 800eef4:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800eef8:	fa1f f883 	uxth.w	r8, r3
 800eefc:	fa11 f18b 	uxtah	r1, r1, fp
 800ef00:	0c1b      	lsrs	r3, r3, #16
 800ef02:	eba1 0808 	sub.w	r8, r1, r8
 800ef06:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800ef0a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800ef0e:	fa1f f888 	uxth.w	r8, r8
 800ef12:	1419      	asrs	r1, r3, #16
 800ef14:	454e      	cmp	r6, r9
 800ef16:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800ef1a:	f84a 3b04 	str.w	r3, [sl], #4
 800ef1e:	d8e7      	bhi.n	800eef0 <__mdiff+0x80>
 800ef20:	1b33      	subs	r3, r6, r4
 800ef22:	3b15      	subs	r3, #21
 800ef24:	f023 0303 	bic.w	r3, r3, #3
 800ef28:	3304      	adds	r3, #4
 800ef2a:	3415      	adds	r4, #21
 800ef2c:	42a6      	cmp	r6, r4
 800ef2e:	bf38      	it	cc
 800ef30:	2304      	movcc	r3, #4
 800ef32:	441d      	add	r5, r3
 800ef34:	4473      	add	r3, lr
 800ef36:	469e      	mov	lr, r3
 800ef38:	462e      	mov	r6, r5
 800ef3a:	4566      	cmp	r6, ip
 800ef3c:	d30e      	bcc.n	800ef5c <__mdiff+0xec>
 800ef3e:	f10c 0203 	add.w	r2, ip, #3
 800ef42:	1b52      	subs	r2, r2, r5
 800ef44:	f022 0203 	bic.w	r2, r2, #3
 800ef48:	3d03      	subs	r5, #3
 800ef4a:	45ac      	cmp	ip, r5
 800ef4c:	bf38      	it	cc
 800ef4e:	2200      	movcc	r2, #0
 800ef50:	441a      	add	r2, r3
 800ef52:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800ef56:	b17b      	cbz	r3, 800ef78 <__mdiff+0x108>
 800ef58:	6107      	str	r7, [r0, #16]
 800ef5a:	e7a3      	b.n	800eea4 <__mdiff+0x34>
 800ef5c:	f856 8b04 	ldr.w	r8, [r6], #4
 800ef60:	fa11 f288 	uxtah	r2, r1, r8
 800ef64:	1414      	asrs	r4, r2, #16
 800ef66:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800ef6a:	b292      	uxth	r2, r2
 800ef6c:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800ef70:	f84e 2b04 	str.w	r2, [lr], #4
 800ef74:	1421      	asrs	r1, r4, #16
 800ef76:	e7e0      	b.n	800ef3a <__mdiff+0xca>
 800ef78:	3f01      	subs	r7, #1
 800ef7a:	e7ea      	b.n	800ef52 <__mdiff+0xe2>
 800ef7c:	08011511 	.word	0x08011511
 800ef80:	0801159c 	.word	0x0801159c

0800ef84 <__ulp>:
 800ef84:	b082      	sub	sp, #8
 800ef86:	ed8d 0b00 	vstr	d0, [sp]
 800ef8a:	9b01      	ldr	r3, [sp, #4]
 800ef8c:	4912      	ldr	r1, [pc, #72]	; (800efd8 <__ulp+0x54>)
 800ef8e:	4019      	ands	r1, r3
 800ef90:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800ef94:	2900      	cmp	r1, #0
 800ef96:	dd05      	ble.n	800efa4 <__ulp+0x20>
 800ef98:	2200      	movs	r2, #0
 800ef9a:	460b      	mov	r3, r1
 800ef9c:	ec43 2b10 	vmov	d0, r2, r3
 800efa0:	b002      	add	sp, #8
 800efa2:	4770      	bx	lr
 800efa4:	4249      	negs	r1, r1
 800efa6:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800efaa:	ea4f 5021 	mov.w	r0, r1, asr #20
 800efae:	f04f 0200 	mov.w	r2, #0
 800efb2:	f04f 0300 	mov.w	r3, #0
 800efb6:	da04      	bge.n	800efc2 <__ulp+0x3e>
 800efb8:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800efbc:	fa41 f300 	asr.w	r3, r1, r0
 800efc0:	e7ec      	b.n	800ef9c <__ulp+0x18>
 800efc2:	f1a0 0114 	sub.w	r1, r0, #20
 800efc6:	291e      	cmp	r1, #30
 800efc8:	bfda      	itte	le
 800efca:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800efce:	fa20 f101 	lsrle.w	r1, r0, r1
 800efd2:	2101      	movgt	r1, #1
 800efd4:	460a      	mov	r2, r1
 800efd6:	e7e1      	b.n	800ef9c <__ulp+0x18>
 800efd8:	7ff00000 	.word	0x7ff00000

0800efdc <__b2d>:
 800efdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800efde:	6905      	ldr	r5, [r0, #16]
 800efe0:	f100 0714 	add.w	r7, r0, #20
 800efe4:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800efe8:	1f2e      	subs	r6, r5, #4
 800efea:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800efee:	4620      	mov	r0, r4
 800eff0:	f7ff fd48 	bl	800ea84 <__hi0bits>
 800eff4:	f1c0 0320 	rsb	r3, r0, #32
 800eff8:	280a      	cmp	r0, #10
 800effa:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800f078 <__b2d+0x9c>
 800effe:	600b      	str	r3, [r1, #0]
 800f000:	dc14      	bgt.n	800f02c <__b2d+0x50>
 800f002:	f1c0 0e0b 	rsb	lr, r0, #11
 800f006:	fa24 f10e 	lsr.w	r1, r4, lr
 800f00a:	42b7      	cmp	r7, r6
 800f00c:	ea41 030c 	orr.w	r3, r1, ip
 800f010:	bf34      	ite	cc
 800f012:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800f016:	2100      	movcs	r1, #0
 800f018:	3015      	adds	r0, #21
 800f01a:	fa04 f000 	lsl.w	r0, r4, r0
 800f01e:	fa21 f10e 	lsr.w	r1, r1, lr
 800f022:	ea40 0201 	orr.w	r2, r0, r1
 800f026:	ec43 2b10 	vmov	d0, r2, r3
 800f02a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f02c:	42b7      	cmp	r7, r6
 800f02e:	bf3a      	itte	cc
 800f030:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800f034:	f1a5 0608 	subcc.w	r6, r5, #8
 800f038:	2100      	movcs	r1, #0
 800f03a:	380b      	subs	r0, #11
 800f03c:	d017      	beq.n	800f06e <__b2d+0x92>
 800f03e:	f1c0 0c20 	rsb	ip, r0, #32
 800f042:	fa04 f500 	lsl.w	r5, r4, r0
 800f046:	42be      	cmp	r6, r7
 800f048:	fa21 f40c 	lsr.w	r4, r1, ip
 800f04c:	ea45 0504 	orr.w	r5, r5, r4
 800f050:	bf8c      	ite	hi
 800f052:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800f056:	2400      	movls	r4, #0
 800f058:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800f05c:	fa01 f000 	lsl.w	r0, r1, r0
 800f060:	fa24 f40c 	lsr.w	r4, r4, ip
 800f064:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800f068:	ea40 0204 	orr.w	r2, r0, r4
 800f06c:	e7db      	b.n	800f026 <__b2d+0x4a>
 800f06e:	ea44 030c 	orr.w	r3, r4, ip
 800f072:	460a      	mov	r2, r1
 800f074:	e7d7      	b.n	800f026 <__b2d+0x4a>
 800f076:	bf00      	nop
 800f078:	3ff00000 	.word	0x3ff00000

0800f07c <__d2b>:
 800f07c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800f080:	4689      	mov	r9, r1
 800f082:	2101      	movs	r1, #1
 800f084:	ec57 6b10 	vmov	r6, r7, d0
 800f088:	4690      	mov	r8, r2
 800f08a:	f7ff fc09 	bl	800e8a0 <_Balloc>
 800f08e:	4604      	mov	r4, r0
 800f090:	b930      	cbnz	r0, 800f0a0 <__d2b+0x24>
 800f092:	4602      	mov	r2, r0
 800f094:	4b25      	ldr	r3, [pc, #148]	; (800f12c <__d2b+0xb0>)
 800f096:	4826      	ldr	r0, [pc, #152]	; (800f130 <__d2b+0xb4>)
 800f098:	f240 310a 	movw	r1, #778	; 0x30a
 800f09c:	f7fe f9b8 	bl	800d410 <__assert_func>
 800f0a0:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800f0a4:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800f0a8:	bb35      	cbnz	r5, 800f0f8 <__d2b+0x7c>
 800f0aa:	2e00      	cmp	r6, #0
 800f0ac:	9301      	str	r3, [sp, #4]
 800f0ae:	d028      	beq.n	800f102 <__d2b+0x86>
 800f0b0:	4668      	mov	r0, sp
 800f0b2:	9600      	str	r6, [sp, #0]
 800f0b4:	f7ff fd06 	bl	800eac4 <__lo0bits>
 800f0b8:	9900      	ldr	r1, [sp, #0]
 800f0ba:	b300      	cbz	r0, 800f0fe <__d2b+0x82>
 800f0bc:	9a01      	ldr	r2, [sp, #4]
 800f0be:	f1c0 0320 	rsb	r3, r0, #32
 800f0c2:	fa02 f303 	lsl.w	r3, r2, r3
 800f0c6:	430b      	orrs	r3, r1
 800f0c8:	40c2      	lsrs	r2, r0
 800f0ca:	6163      	str	r3, [r4, #20]
 800f0cc:	9201      	str	r2, [sp, #4]
 800f0ce:	9b01      	ldr	r3, [sp, #4]
 800f0d0:	61a3      	str	r3, [r4, #24]
 800f0d2:	2b00      	cmp	r3, #0
 800f0d4:	bf14      	ite	ne
 800f0d6:	2202      	movne	r2, #2
 800f0d8:	2201      	moveq	r2, #1
 800f0da:	6122      	str	r2, [r4, #16]
 800f0dc:	b1d5      	cbz	r5, 800f114 <__d2b+0x98>
 800f0de:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800f0e2:	4405      	add	r5, r0
 800f0e4:	f8c9 5000 	str.w	r5, [r9]
 800f0e8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800f0ec:	f8c8 0000 	str.w	r0, [r8]
 800f0f0:	4620      	mov	r0, r4
 800f0f2:	b003      	add	sp, #12
 800f0f4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f0f8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800f0fc:	e7d5      	b.n	800f0aa <__d2b+0x2e>
 800f0fe:	6161      	str	r1, [r4, #20]
 800f100:	e7e5      	b.n	800f0ce <__d2b+0x52>
 800f102:	a801      	add	r0, sp, #4
 800f104:	f7ff fcde 	bl	800eac4 <__lo0bits>
 800f108:	9b01      	ldr	r3, [sp, #4]
 800f10a:	6163      	str	r3, [r4, #20]
 800f10c:	2201      	movs	r2, #1
 800f10e:	6122      	str	r2, [r4, #16]
 800f110:	3020      	adds	r0, #32
 800f112:	e7e3      	b.n	800f0dc <__d2b+0x60>
 800f114:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800f118:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800f11c:	f8c9 0000 	str.w	r0, [r9]
 800f120:	6918      	ldr	r0, [r3, #16]
 800f122:	f7ff fcaf 	bl	800ea84 <__hi0bits>
 800f126:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800f12a:	e7df      	b.n	800f0ec <__d2b+0x70>
 800f12c:	08011511 	.word	0x08011511
 800f130:	0801159c 	.word	0x0801159c

0800f134 <__ratio>:
 800f134:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f138:	4688      	mov	r8, r1
 800f13a:	4669      	mov	r1, sp
 800f13c:	4681      	mov	r9, r0
 800f13e:	f7ff ff4d 	bl	800efdc <__b2d>
 800f142:	a901      	add	r1, sp, #4
 800f144:	4640      	mov	r0, r8
 800f146:	ec55 4b10 	vmov	r4, r5, d0
 800f14a:	f7ff ff47 	bl	800efdc <__b2d>
 800f14e:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800f152:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800f156:	eba3 0c02 	sub.w	ip, r3, r2
 800f15a:	e9dd 3200 	ldrd	r3, r2, [sp]
 800f15e:	1a9b      	subs	r3, r3, r2
 800f160:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800f164:	ec51 0b10 	vmov	r0, r1, d0
 800f168:	2b00      	cmp	r3, #0
 800f16a:	bfd6      	itet	le
 800f16c:	460a      	movle	r2, r1
 800f16e:	462a      	movgt	r2, r5
 800f170:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800f174:	468b      	mov	fp, r1
 800f176:	462f      	mov	r7, r5
 800f178:	bfd4      	ite	le
 800f17a:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800f17e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800f182:	4620      	mov	r0, r4
 800f184:	ee10 2a10 	vmov	r2, s0
 800f188:	465b      	mov	r3, fp
 800f18a:	4639      	mov	r1, r7
 800f18c:	f7f1 fb76 	bl	800087c <__aeabi_ddiv>
 800f190:	ec41 0b10 	vmov	d0, r0, r1
 800f194:	b003      	add	sp, #12
 800f196:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800f19a <__copybits>:
 800f19a:	3901      	subs	r1, #1
 800f19c:	b570      	push	{r4, r5, r6, lr}
 800f19e:	1149      	asrs	r1, r1, #5
 800f1a0:	6914      	ldr	r4, [r2, #16]
 800f1a2:	3101      	adds	r1, #1
 800f1a4:	f102 0314 	add.w	r3, r2, #20
 800f1a8:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800f1ac:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800f1b0:	1f05      	subs	r5, r0, #4
 800f1b2:	42a3      	cmp	r3, r4
 800f1b4:	d30c      	bcc.n	800f1d0 <__copybits+0x36>
 800f1b6:	1aa3      	subs	r3, r4, r2
 800f1b8:	3b11      	subs	r3, #17
 800f1ba:	f023 0303 	bic.w	r3, r3, #3
 800f1be:	3211      	adds	r2, #17
 800f1c0:	42a2      	cmp	r2, r4
 800f1c2:	bf88      	it	hi
 800f1c4:	2300      	movhi	r3, #0
 800f1c6:	4418      	add	r0, r3
 800f1c8:	2300      	movs	r3, #0
 800f1ca:	4288      	cmp	r0, r1
 800f1cc:	d305      	bcc.n	800f1da <__copybits+0x40>
 800f1ce:	bd70      	pop	{r4, r5, r6, pc}
 800f1d0:	f853 6b04 	ldr.w	r6, [r3], #4
 800f1d4:	f845 6f04 	str.w	r6, [r5, #4]!
 800f1d8:	e7eb      	b.n	800f1b2 <__copybits+0x18>
 800f1da:	f840 3b04 	str.w	r3, [r0], #4
 800f1de:	e7f4      	b.n	800f1ca <__copybits+0x30>

0800f1e0 <__any_on>:
 800f1e0:	f100 0214 	add.w	r2, r0, #20
 800f1e4:	6900      	ldr	r0, [r0, #16]
 800f1e6:	114b      	asrs	r3, r1, #5
 800f1e8:	4298      	cmp	r0, r3
 800f1ea:	b510      	push	{r4, lr}
 800f1ec:	db11      	blt.n	800f212 <__any_on+0x32>
 800f1ee:	dd0a      	ble.n	800f206 <__any_on+0x26>
 800f1f0:	f011 011f 	ands.w	r1, r1, #31
 800f1f4:	d007      	beq.n	800f206 <__any_on+0x26>
 800f1f6:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800f1fa:	fa24 f001 	lsr.w	r0, r4, r1
 800f1fe:	fa00 f101 	lsl.w	r1, r0, r1
 800f202:	428c      	cmp	r4, r1
 800f204:	d10b      	bne.n	800f21e <__any_on+0x3e>
 800f206:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800f20a:	4293      	cmp	r3, r2
 800f20c:	d803      	bhi.n	800f216 <__any_on+0x36>
 800f20e:	2000      	movs	r0, #0
 800f210:	bd10      	pop	{r4, pc}
 800f212:	4603      	mov	r3, r0
 800f214:	e7f7      	b.n	800f206 <__any_on+0x26>
 800f216:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800f21a:	2900      	cmp	r1, #0
 800f21c:	d0f5      	beq.n	800f20a <__any_on+0x2a>
 800f21e:	2001      	movs	r0, #1
 800f220:	e7f6      	b.n	800f210 <__any_on+0x30>

0800f222 <_calloc_r>:
 800f222:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800f224:	fba1 2402 	umull	r2, r4, r1, r2
 800f228:	b94c      	cbnz	r4, 800f23e <_calloc_r+0x1c>
 800f22a:	4611      	mov	r1, r2
 800f22c:	9201      	str	r2, [sp, #4]
 800f22e:	f000 f87b 	bl	800f328 <_malloc_r>
 800f232:	9a01      	ldr	r2, [sp, #4]
 800f234:	4605      	mov	r5, r0
 800f236:	b930      	cbnz	r0, 800f246 <_calloc_r+0x24>
 800f238:	4628      	mov	r0, r5
 800f23a:	b003      	add	sp, #12
 800f23c:	bd30      	pop	{r4, r5, pc}
 800f23e:	220c      	movs	r2, #12
 800f240:	6002      	str	r2, [r0, #0]
 800f242:	2500      	movs	r5, #0
 800f244:	e7f8      	b.n	800f238 <_calloc_r+0x16>
 800f246:	4621      	mov	r1, r4
 800f248:	f7fc fade 	bl	800b808 <memset>
 800f24c:	e7f4      	b.n	800f238 <_calloc_r+0x16>
	...

0800f250 <_free_r>:
 800f250:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800f252:	2900      	cmp	r1, #0
 800f254:	d044      	beq.n	800f2e0 <_free_r+0x90>
 800f256:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f25a:	9001      	str	r0, [sp, #4]
 800f25c:	2b00      	cmp	r3, #0
 800f25e:	f1a1 0404 	sub.w	r4, r1, #4
 800f262:	bfb8      	it	lt
 800f264:	18e4      	addlt	r4, r4, r3
 800f266:	f000 fec7 	bl	800fff8 <__malloc_lock>
 800f26a:	4a1e      	ldr	r2, [pc, #120]	; (800f2e4 <_free_r+0x94>)
 800f26c:	9801      	ldr	r0, [sp, #4]
 800f26e:	6813      	ldr	r3, [r2, #0]
 800f270:	b933      	cbnz	r3, 800f280 <_free_r+0x30>
 800f272:	6063      	str	r3, [r4, #4]
 800f274:	6014      	str	r4, [r2, #0]
 800f276:	b003      	add	sp, #12
 800f278:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800f27c:	f000 bec2 	b.w	8010004 <__malloc_unlock>
 800f280:	42a3      	cmp	r3, r4
 800f282:	d908      	bls.n	800f296 <_free_r+0x46>
 800f284:	6825      	ldr	r5, [r4, #0]
 800f286:	1961      	adds	r1, r4, r5
 800f288:	428b      	cmp	r3, r1
 800f28a:	bf01      	itttt	eq
 800f28c:	6819      	ldreq	r1, [r3, #0]
 800f28e:	685b      	ldreq	r3, [r3, #4]
 800f290:	1949      	addeq	r1, r1, r5
 800f292:	6021      	streq	r1, [r4, #0]
 800f294:	e7ed      	b.n	800f272 <_free_r+0x22>
 800f296:	461a      	mov	r2, r3
 800f298:	685b      	ldr	r3, [r3, #4]
 800f29a:	b10b      	cbz	r3, 800f2a0 <_free_r+0x50>
 800f29c:	42a3      	cmp	r3, r4
 800f29e:	d9fa      	bls.n	800f296 <_free_r+0x46>
 800f2a0:	6811      	ldr	r1, [r2, #0]
 800f2a2:	1855      	adds	r5, r2, r1
 800f2a4:	42a5      	cmp	r5, r4
 800f2a6:	d10b      	bne.n	800f2c0 <_free_r+0x70>
 800f2a8:	6824      	ldr	r4, [r4, #0]
 800f2aa:	4421      	add	r1, r4
 800f2ac:	1854      	adds	r4, r2, r1
 800f2ae:	42a3      	cmp	r3, r4
 800f2b0:	6011      	str	r1, [r2, #0]
 800f2b2:	d1e0      	bne.n	800f276 <_free_r+0x26>
 800f2b4:	681c      	ldr	r4, [r3, #0]
 800f2b6:	685b      	ldr	r3, [r3, #4]
 800f2b8:	6053      	str	r3, [r2, #4]
 800f2ba:	4421      	add	r1, r4
 800f2bc:	6011      	str	r1, [r2, #0]
 800f2be:	e7da      	b.n	800f276 <_free_r+0x26>
 800f2c0:	d902      	bls.n	800f2c8 <_free_r+0x78>
 800f2c2:	230c      	movs	r3, #12
 800f2c4:	6003      	str	r3, [r0, #0]
 800f2c6:	e7d6      	b.n	800f276 <_free_r+0x26>
 800f2c8:	6825      	ldr	r5, [r4, #0]
 800f2ca:	1961      	adds	r1, r4, r5
 800f2cc:	428b      	cmp	r3, r1
 800f2ce:	bf04      	itt	eq
 800f2d0:	6819      	ldreq	r1, [r3, #0]
 800f2d2:	685b      	ldreq	r3, [r3, #4]
 800f2d4:	6063      	str	r3, [r4, #4]
 800f2d6:	bf04      	itt	eq
 800f2d8:	1949      	addeq	r1, r1, r5
 800f2da:	6021      	streq	r1, [r4, #0]
 800f2dc:	6054      	str	r4, [r2, #4]
 800f2de:	e7ca      	b.n	800f276 <_free_r+0x26>
 800f2e0:	b003      	add	sp, #12
 800f2e2:	bd30      	pop	{r4, r5, pc}
 800f2e4:	2000085c 	.word	0x2000085c

0800f2e8 <sbrk_aligned>:
 800f2e8:	b570      	push	{r4, r5, r6, lr}
 800f2ea:	4e0e      	ldr	r6, [pc, #56]	; (800f324 <sbrk_aligned+0x3c>)
 800f2ec:	460c      	mov	r4, r1
 800f2ee:	6831      	ldr	r1, [r6, #0]
 800f2f0:	4605      	mov	r5, r0
 800f2f2:	b911      	cbnz	r1, 800f2fa <sbrk_aligned+0x12>
 800f2f4:	f000 fb4c 	bl	800f990 <_sbrk_r>
 800f2f8:	6030      	str	r0, [r6, #0]
 800f2fa:	4621      	mov	r1, r4
 800f2fc:	4628      	mov	r0, r5
 800f2fe:	f000 fb47 	bl	800f990 <_sbrk_r>
 800f302:	1c43      	adds	r3, r0, #1
 800f304:	d00a      	beq.n	800f31c <sbrk_aligned+0x34>
 800f306:	1cc4      	adds	r4, r0, #3
 800f308:	f024 0403 	bic.w	r4, r4, #3
 800f30c:	42a0      	cmp	r0, r4
 800f30e:	d007      	beq.n	800f320 <sbrk_aligned+0x38>
 800f310:	1a21      	subs	r1, r4, r0
 800f312:	4628      	mov	r0, r5
 800f314:	f000 fb3c 	bl	800f990 <_sbrk_r>
 800f318:	3001      	adds	r0, #1
 800f31a:	d101      	bne.n	800f320 <sbrk_aligned+0x38>
 800f31c:	f04f 34ff 	mov.w	r4, #4294967295
 800f320:	4620      	mov	r0, r4
 800f322:	bd70      	pop	{r4, r5, r6, pc}
 800f324:	20000860 	.word	0x20000860

0800f328 <_malloc_r>:
 800f328:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f32c:	1ccd      	adds	r5, r1, #3
 800f32e:	f025 0503 	bic.w	r5, r5, #3
 800f332:	3508      	adds	r5, #8
 800f334:	2d0c      	cmp	r5, #12
 800f336:	bf38      	it	cc
 800f338:	250c      	movcc	r5, #12
 800f33a:	2d00      	cmp	r5, #0
 800f33c:	4607      	mov	r7, r0
 800f33e:	db01      	blt.n	800f344 <_malloc_r+0x1c>
 800f340:	42a9      	cmp	r1, r5
 800f342:	d905      	bls.n	800f350 <_malloc_r+0x28>
 800f344:	230c      	movs	r3, #12
 800f346:	603b      	str	r3, [r7, #0]
 800f348:	2600      	movs	r6, #0
 800f34a:	4630      	mov	r0, r6
 800f34c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f350:	4e2e      	ldr	r6, [pc, #184]	; (800f40c <_malloc_r+0xe4>)
 800f352:	f000 fe51 	bl	800fff8 <__malloc_lock>
 800f356:	6833      	ldr	r3, [r6, #0]
 800f358:	461c      	mov	r4, r3
 800f35a:	bb34      	cbnz	r4, 800f3aa <_malloc_r+0x82>
 800f35c:	4629      	mov	r1, r5
 800f35e:	4638      	mov	r0, r7
 800f360:	f7ff ffc2 	bl	800f2e8 <sbrk_aligned>
 800f364:	1c43      	adds	r3, r0, #1
 800f366:	4604      	mov	r4, r0
 800f368:	d14d      	bne.n	800f406 <_malloc_r+0xde>
 800f36a:	6834      	ldr	r4, [r6, #0]
 800f36c:	4626      	mov	r6, r4
 800f36e:	2e00      	cmp	r6, #0
 800f370:	d140      	bne.n	800f3f4 <_malloc_r+0xcc>
 800f372:	6823      	ldr	r3, [r4, #0]
 800f374:	4631      	mov	r1, r6
 800f376:	4638      	mov	r0, r7
 800f378:	eb04 0803 	add.w	r8, r4, r3
 800f37c:	f000 fb08 	bl	800f990 <_sbrk_r>
 800f380:	4580      	cmp	r8, r0
 800f382:	d13a      	bne.n	800f3fa <_malloc_r+0xd2>
 800f384:	6821      	ldr	r1, [r4, #0]
 800f386:	3503      	adds	r5, #3
 800f388:	1a6d      	subs	r5, r5, r1
 800f38a:	f025 0503 	bic.w	r5, r5, #3
 800f38e:	3508      	adds	r5, #8
 800f390:	2d0c      	cmp	r5, #12
 800f392:	bf38      	it	cc
 800f394:	250c      	movcc	r5, #12
 800f396:	4629      	mov	r1, r5
 800f398:	4638      	mov	r0, r7
 800f39a:	f7ff ffa5 	bl	800f2e8 <sbrk_aligned>
 800f39e:	3001      	adds	r0, #1
 800f3a0:	d02b      	beq.n	800f3fa <_malloc_r+0xd2>
 800f3a2:	6823      	ldr	r3, [r4, #0]
 800f3a4:	442b      	add	r3, r5
 800f3a6:	6023      	str	r3, [r4, #0]
 800f3a8:	e00e      	b.n	800f3c8 <_malloc_r+0xa0>
 800f3aa:	6822      	ldr	r2, [r4, #0]
 800f3ac:	1b52      	subs	r2, r2, r5
 800f3ae:	d41e      	bmi.n	800f3ee <_malloc_r+0xc6>
 800f3b0:	2a0b      	cmp	r2, #11
 800f3b2:	d916      	bls.n	800f3e2 <_malloc_r+0xba>
 800f3b4:	1961      	adds	r1, r4, r5
 800f3b6:	42a3      	cmp	r3, r4
 800f3b8:	6025      	str	r5, [r4, #0]
 800f3ba:	bf18      	it	ne
 800f3bc:	6059      	strne	r1, [r3, #4]
 800f3be:	6863      	ldr	r3, [r4, #4]
 800f3c0:	bf08      	it	eq
 800f3c2:	6031      	streq	r1, [r6, #0]
 800f3c4:	5162      	str	r2, [r4, r5]
 800f3c6:	604b      	str	r3, [r1, #4]
 800f3c8:	4638      	mov	r0, r7
 800f3ca:	f104 060b 	add.w	r6, r4, #11
 800f3ce:	f000 fe19 	bl	8010004 <__malloc_unlock>
 800f3d2:	f026 0607 	bic.w	r6, r6, #7
 800f3d6:	1d23      	adds	r3, r4, #4
 800f3d8:	1af2      	subs	r2, r6, r3
 800f3da:	d0b6      	beq.n	800f34a <_malloc_r+0x22>
 800f3dc:	1b9b      	subs	r3, r3, r6
 800f3de:	50a3      	str	r3, [r4, r2]
 800f3e0:	e7b3      	b.n	800f34a <_malloc_r+0x22>
 800f3e2:	6862      	ldr	r2, [r4, #4]
 800f3e4:	42a3      	cmp	r3, r4
 800f3e6:	bf0c      	ite	eq
 800f3e8:	6032      	streq	r2, [r6, #0]
 800f3ea:	605a      	strne	r2, [r3, #4]
 800f3ec:	e7ec      	b.n	800f3c8 <_malloc_r+0xa0>
 800f3ee:	4623      	mov	r3, r4
 800f3f0:	6864      	ldr	r4, [r4, #4]
 800f3f2:	e7b2      	b.n	800f35a <_malloc_r+0x32>
 800f3f4:	4634      	mov	r4, r6
 800f3f6:	6876      	ldr	r6, [r6, #4]
 800f3f8:	e7b9      	b.n	800f36e <_malloc_r+0x46>
 800f3fa:	230c      	movs	r3, #12
 800f3fc:	603b      	str	r3, [r7, #0]
 800f3fe:	4638      	mov	r0, r7
 800f400:	f000 fe00 	bl	8010004 <__malloc_unlock>
 800f404:	e7a1      	b.n	800f34a <_malloc_r+0x22>
 800f406:	6025      	str	r5, [r4, #0]
 800f408:	e7de      	b.n	800f3c8 <_malloc_r+0xa0>
 800f40a:	bf00      	nop
 800f40c:	2000085c 	.word	0x2000085c

0800f410 <__ssputs_r>:
 800f410:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f414:	688e      	ldr	r6, [r1, #8]
 800f416:	429e      	cmp	r6, r3
 800f418:	4682      	mov	sl, r0
 800f41a:	460c      	mov	r4, r1
 800f41c:	4690      	mov	r8, r2
 800f41e:	461f      	mov	r7, r3
 800f420:	d838      	bhi.n	800f494 <__ssputs_r+0x84>
 800f422:	898a      	ldrh	r2, [r1, #12]
 800f424:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800f428:	d032      	beq.n	800f490 <__ssputs_r+0x80>
 800f42a:	6825      	ldr	r5, [r4, #0]
 800f42c:	6909      	ldr	r1, [r1, #16]
 800f42e:	eba5 0901 	sub.w	r9, r5, r1
 800f432:	6965      	ldr	r5, [r4, #20]
 800f434:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800f438:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800f43c:	3301      	adds	r3, #1
 800f43e:	444b      	add	r3, r9
 800f440:	106d      	asrs	r5, r5, #1
 800f442:	429d      	cmp	r5, r3
 800f444:	bf38      	it	cc
 800f446:	461d      	movcc	r5, r3
 800f448:	0553      	lsls	r3, r2, #21
 800f44a:	d531      	bpl.n	800f4b0 <__ssputs_r+0xa0>
 800f44c:	4629      	mov	r1, r5
 800f44e:	f7ff ff6b 	bl	800f328 <_malloc_r>
 800f452:	4606      	mov	r6, r0
 800f454:	b950      	cbnz	r0, 800f46c <__ssputs_r+0x5c>
 800f456:	230c      	movs	r3, #12
 800f458:	f8ca 3000 	str.w	r3, [sl]
 800f45c:	89a3      	ldrh	r3, [r4, #12]
 800f45e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f462:	81a3      	strh	r3, [r4, #12]
 800f464:	f04f 30ff 	mov.w	r0, #4294967295
 800f468:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f46c:	6921      	ldr	r1, [r4, #16]
 800f46e:	464a      	mov	r2, r9
 800f470:	f7ff fa08 	bl	800e884 <memcpy>
 800f474:	89a3      	ldrh	r3, [r4, #12]
 800f476:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800f47a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f47e:	81a3      	strh	r3, [r4, #12]
 800f480:	6126      	str	r6, [r4, #16]
 800f482:	6165      	str	r5, [r4, #20]
 800f484:	444e      	add	r6, r9
 800f486:	eba5 0509 	sub.w	r5, r5, r9
 800f48a:	6026      	str	r6, [r4, #0]
 800f48c:	60a5      	str	r5, [r4, #8]
 800f48e:	463e      	mov	r6, r7
 800f490:	42be      	cmp	r6, r7
 800f492:	d900      	bls.n	800f496 <__ssputs_r+0x86>
 800f494:	463e      	mov	r6, r7
 800f496:	6820      	ldr	r0, [r4, #0]
 800f498:	4632      	mov	r2, r6
 800f49a:	4641      	mov	r1, r8
 800f49c:	f000 fd92 	bl	800ffc4 <memmove>
 800f4a0:	68a3      	ldr	r3, [r4, #8]
 800f4a2:	1b9b      	subs	r3, r3, r6
 800f4a4:	60a3      	str	r3, [r4, #8]
 800f4a6:	6823      	ldr	r3, [r4, #0]
 800f4a8:	4433      	add	r3, r6
 800f4aa:	6023      	str	r3, [r4, #0]
 800f4ac:	2000      	movs	r0, #0
 800f4ae:	e7db      	b.n	800f468 <__ssputs_r+0x58>
 800f4b0:	462a      	mov	r2, r5
 800f4b2:	f000 fdad 	bl	8010010 <_realloc_r>
 800f4b6:	4606      	mov	r6, r0
 800f4b8:	2800      	cmp	r0, #0
 800f4ba:	d1e1      	bne.n	800f480 <__ssputs_r+0x70>
 800f4bc:	6921      	ldr	r1, [r4, #16]
 800f4be:	4650      	mov	r0, sl
 800f4c0:	f7ff fec6 	bl	800f250 <_free_r>
 800f4c4:	e7c7      	b.n	800f456 <__ssputs_r+0x46>
	...

0800f4c8 <_svfiprintf_r>:
 800f4c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f4cc:	4698      	mov	r8, r3
 800f4ce:	898b      	ldrh	r3, [r1, #12]
 800f4d0:	061b      	lsls	r3, r3, #24
 800f4d2:	b09d      	sub	sp, #116	; 0x74
 800f4d4:	4607      	mov	r7, r0
 800f4d6:	460d      	mov	r5, r1
 800f4d8:	4614      	mov	r4, r2
 800f4da:	d50e      	bpl.n	800f4fa <_svfiprintf_r+0x32>
 800f4dc:	690b      	ldr	r3, [r1, #16]
 800f4de:	b963      	cbnz	r3, 800f4fa <_svfiprintf_r+0x32>
 800f4e0:	2140      	movs	r1, #64	; 0x40
 800f4e2:	f7ff ff21 	bl	800f328 <_malloc_r>
 800f4e6:	6028      	str	r0, [r5, #0]
 800f4e8:	6128      	str	r0, [r5, #16]
 800f4ea:	b920      	cbnz	r0, 800f4f6 <_svfiprintf_r+0x2e>
 800f4ec:	230c      	movs	r3, #12
 800f4ee:	603b      	str	r3, [r7, #0]
 800f4f0:	f04f 30ff 	mov.w	r0, #4294967295
 800f4f4:	e0d1      	b.n	800f69a <_svfiprintf_r+0x1d2>
 800f4f6:	2340      	movs	r3, #64	; 0x40
 800f4f8:	616b      	str	r3, [r5, #20]
 800f4fa:	2300      	movs	r3, #0
 800f4fc:	9309      	str	r3, [sp, #36]	; 0x24
 800f4fe:	2320      	movs	r3, #32
 800f500:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800f504:	f8cd 800c 	str.w	r8, [sp, #12]
 800f508:	2330      	movs	r3, #48	; 0x30
 800f50a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800f6b4 <_svfiprintf_r+0x1ec>
 800f50e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800f512:	f04f 0901 	mov.w	r9, #1
 800f516:	4623      	mov	r3, r4
 800f518:	469a      	mov	sl, r3
 800f51a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f51e:	b10a      	cbz	r2, 800f524 <_svfiprintf_r+0x5c>
 800f520:	2a25      	cmp	r2, #37	; 0x25
 800f522:	d1f9      	bne.n	800f518 <_svfiprintf_r+0x50>
 800f524:	ebba 0b04 	subs.w	fp, sl, r4
 800f528:	d00b      	beq.n	800f542 <_svfiprintf_r+0x7a>
 800f52a:	465b      	mov	r3, fp
 800f52c:	4622      	mov	r2, r4
 800f52e:	4629      	mov	r1, r5
 800f530:	4638      	mov	r0, r7
 800f532:	f7ff ff6d 	bl	800f410 <__ssputs_r>
 800f536:	3001      	adds	r0, #1
 800f538:	f000 80aa 	beq.w	800f690 <_svfiprintf_r+0x1c8>
 800f53c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f53e:	445a      	add	r2, fp
 800f540:	9209      	str	r2, [sp, #36]	; 0x24
 800f542:	f89a 3000 	ldrb.w	r3, [sl]
 800f546:	2b00      	cmp	r3, #0
 800f548:	f000 80a2 	beq.w	800f690 <_svfiprintf_r+0x1c8>
 800f54c:	2300      	movs	r3, #0
 800f54e:	f04f 32ff 	mov.w	r2, #4294967295
 800f552:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f556:	f10a 0a01 	add.w	sl, sl, #1
 800f55a:	9304      	str	r3, [sp, #16]
 800f55c:	9307      	str	r3, [sp, #28]
 800f55e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800f562:	931a      	str	r3, [sp, #104]	; 0x68
 800f564:	4654      	mov	r4, sl
 800f566:	2205      	movs	r2, #5
 800f568:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f56c:	4851      	ldr	r0, [pc, #324]	; (800f6b4 <_svfiprintf_r+0x1ec>)
 800f56e:	f7f0 fe4f 	bl	8000210 <memchr>
 800f572:	9a04      	ldr	r2, [sp, #16]
 800f574:	b9d8      	cbnz	r0, 800f5ae <_svfiprintf_r+0xe6>
 800f576:	06d0      	lsls	r0, r2, #27
 800f578:	bf44      	itt	mi
 800f57a:	2320      	movmi	r3, #32
 800f57c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f580:	0711      	lsls	r1, r2, #28
 800f582:	bf44      	itt	mi
 800f584:	232b      	movmi	r3, #43	; 0x2b
 800f586:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f58a:	f89a 3000 	ldrb.w	r3, [sl]
 800f58e:	2b2a      	cmp	r3, #42	; 0x2a
 800f590:	d015      	beq.n	800f5be <_svfiprintf_r+0xf6>
 800f592:	9a07      	ldr	r2, [sp, #28]
 800f594:	4654      	mov	r4, sl
 800f596:	2000      	movs	r0, #0
 800f598:	f04f 0c0a 	mov.w	ip, #10
 800f59c:	4621      	mov	r1, r4
 800f59e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f5a2:	3b30      	subs	r3, #48	; 0x30
 800f5a4:	2b09      	cmp	r3, #9
 800f5a6:	d94e      	bls.n	800f646 <_svfiprintf_r+0x17e>
 800f5a8:	b1b0      	cbz	r0, 800f5d8 <_svfiprintf_r+0x110>
 800f5aa:	9207      	str	r2, [sp, #28]
 800f5ac:	e014      	b.n	800f5d8 <_svfiprintf_r+0x110>
 800f5ae:	eba0 0308 	sub.w	r3, r0, r8
 800f5b2:	fa09 f303 	lsl.w	r3, r9, r3
 800f5b6:	4313      	orrs	r3, r2
 800f5b8:	9304      	str	r3, [sp, #16]
 800f5ba:	46a2      	mov	sl, r4
 800f5bc:	e7d2      	b.n	800f564 <_svfiprintf_r+0x9c>
 800f5be:	9b03      	ldr	r3, [sp, #12]
 800f5c0:	1d19      	adds	r1, r3, #4
 800f5c2:	681b      	ldr	r3, [r3, #0]
 800f5c4:	9103      	str	r1, [sp, #12]
 800f5c6:	2b00      	cmp	r3, #0
 800f5c8:	bfbb      	ittet	lt
 800f5ca:	425b      	neglt	r3, r3
 800f5cc:	f042 0202 	orrlt.w	r2, r2, #2
 800f5d0:	9307      	strge	r3, [sp, #28]
 800f5d2:	9307      	strlt	r3, [sp, #28]
 800f5d4:	bfb8      	it	lt
 800f5d6:	9204      	strlt	r2, [sp, #16]
 800f5d8:	7823      	ldrb	r3, [r4, #0]
 800f5da:	2b2e      	cmp	r3, #46	; 0x2e
 800f5dc:	d10c      	bne.n	800f5f8 <_svfiprintf_r+0x130>
 800f5de:	7863      	ldrb	r3, [r4, #1]
 800f5e0:	2b2a      	cmp	r3, #42	; 0x2a
 800f5e2:	d135      	bne.n	800f650 <_svfiprintf_r+0x188>
 800f5e4:	9b03      	ldr	r3, [sp, #12]
 800f5e6:	1d1a      	adds	r2, r3, #4
 800f5e8:	681b      	ldr	r3, [r3, #0]
 800f5ea:	9203      	str	r2, [sp, #12]
 800f5ec:	2b00      	cmp	r3, #0
 800f5ee:	bfb8      	it	lt
 800f5f0:	f04f 33ff 	movlt.w	r3, #4294967295
 800f5f4:	3402      	adds	r4, #2
 800f5f6:	9305      	str	r3, [sp, #20]
 800f5f8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800f6c4 <_svfiprintf_r+0x1fc>
 800f5fc:	7821      	ldrb	r1, [r4, #0]
 800f5fe:	2203      	movs	r2, #3
 800f600:	4650      	mov	r0, sl
 800f602:	f7f0 fe05 	bl	8000210 <memchr>
 800f606:	b140      	cbz	r0, 800f61a <_svfiprintf_r+0x152>
 800f608:	2340      	movs	r3, #64	; 0x40
 800f60a:	eba0 000a 	sub.w	r0, r0, sl
 800f60e:	fa03 f000 	lsl.w	r0, r3, r0
 800f612:	9b04      	ldr	r3, [sp, #16]
 800f614:	4303      	orrs	r3, r0
 800f616:	3401      	adds	r4, #1
 800f618:	9304      	str	r3, [sp, #16]
 800f61a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f61e:	4826      	ldr	r0, [pc, #152]	; (800f6b8 <_svfiprintf_r+0x1f0>)
 800f620:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800f624:	2206      	movs	r2, #6
 800f626:	f7f0 fdf3 	bl	8000210 <memchr>
 800f62a:	2800      	cmp	r0, #0
 800f62c:	d038      	beq.n	800f6a0 <_svfiprintf_r+0x1d8>
 800f62e:	4b23      	ldr	r3, [pc, #140]	; (800f6bc <_svfiprintf_r+0x1f4>)
 800f630:	bb1b      	cbnz	r3, 800f67a <_svfiprintf_r+0x1b2>
 800f632:	9b03      	ldr	r3, [sp, #12]
 800f634:	3307      	adds	r3, #7
 800f636:	f023 0307 	bic.w	r3, r3, #7
 800f63a:	3308      	adds	r3, #8
 800f63c:	9303      	str	r3, [sp, #12]
 800f63e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f640:	4433      	add	r3, r6
 800f642:	9309      	str	r3, [sp, #36]	; 0x24
 800f644:	e767      	b.n	800f516 <_svfiprintf_r+0x4e>
 800f646:	fb0c 3202 	mla	r2, ip, r2, r3
 800f64a:	460c      	mov	r4, r1
 800f64c:	2001      	movs	r0, #1
 800f64e:	e7a5      	b.n	800f59c <_svfiprintf_r+0xd4>
 800f650:	2300      	movs	r3, #0
 800f652:	3401      	adds	r4, #1
 800f654:	9305      	str	r3, [sp, #20]
 800f656:	4619      	mov	r1, r3
 800f658:	f04f 0c0a 	mov.w	ip, #10
 800f65c:	4620      	mov	r0, r4
 800f65e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f662:	3a30      	subs	r2, #48	; 0x30
 800f664:	2a09      	cmp	r2, #9
 800f666:	d903      	bls.n	800f670 <_svfiprintf_r+0x1a8>
 800f668:	2b00      	cmp	r3, #0
 800f66a:	d0c5      	beq.n	800f5f8 <_svfiprintf_r+0x130>
 800f66c:	9105      	str	r1, [sp, #20]
 800f66e:	e7c3      	b.n	800f5f8 <_svfiprintf_r+0x130>
 800f670:	fb0c 2101 	mla	r1, ip, r1, r2
 800f674:	4604      	mov	r4, r0
 800f676:	2301      	movs	r3, #1
 800f678:	e7f0      	b.n	800f65c <_svfiprintf_r+0x194>
 800f67a:	ab03      	add	r3, sp, #12
 800f67c:	9300      	str	r3, [sp, #0]
 800f67e:	462a      	mov	r2, r5
 800f680:	4b0f      	ldr	r3, [pc, #60]	; (800f6c0 <_svfiprintf_r+0x1f8>)
 800f682:	a904      	add	r1, sp, #16
 800f684:	4638      	mov	r0, r7
 800f686:	f7fc f967 	bl	800b958 <_printf_float>
 800f68a:	1c42      	adds	r2, r0, #1
 800f68c:	4606      	mov	r6, r0
 800f68e:	d1d6      	bne.n	800f63e <_svfiprintf_r+0x176>
 800f690:	89ab      	ldrh	r3, [r5, #12]
 800f692:	065b      	lsls	r3, r3, #25
 800f694:	f53f af2c 	bmi.w	800f4f0 <_svfiprintf_r+0x28>
 800f698:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f69a:	b01d      	add	sp, #116	; 0x74
 800f69c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f6a0:	ab03      	add	r3, sp, #12
 800f6a2:	9300      	str	r3, [sp, #0]
 800f6a4:	462a      	mov	r2, r5
 800f6a6:	4b06      	ldr	r3, [pc, #24]	; (800f6c0 <_svfiprintf_r+0x1f8>)
 800f6a8:	a904      	add	r1, sp, #16
 800f6aa:	4638      	mov	r0, r7
 800f6ac:	f7fc fbf8 	bl	800bea0 <_printf_i>
 800f6b0:	e7eb      	b.n	800f68a <_svfiprintf_r+0x1c2>
 800f6b2:	bf00      	nop
 800f6b4:	080116f4 	.word	0x080116f4
 800f6b8:	080116fe 	.word	0x080116fe
 800f6bc:	0800b959 	.word	0x0800b959
 800f6c0:	0800f411 	.word	0x0800f411
 800f6c4:	080116fa 	.word	0x080116fa

0800f6c8 <__sfputc_r>:
 800f6c8:	6893      	ldr	r3, [r2, #8]
 800f6ca:	3b01      	subs	r3, #1
 800f6cc:	2b00      	cmp	r3, #0
 800f6ce:	b410      	push	{r4}
 800f6d0:	6093      	str	r3, [r2, #8]
 800f6d2:	da08      	bge.n	800f6e6 <__sfputc_r+0x1e>
 800f6d4:	6994      	ldr	r4, [r2, #24]
 800f6d6:	42a3      	cmp	r3, r4
 800f6d8:	db01      	blt.n	800f6de <__sfputc_r+0x16>
 800f6da:	290a      	cmp	r1, #10
 800f6dc:	d103      	bne.n	800f6e6 <__sfputc_r+0x1e>
 800f6de:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f6e2:	f000 b979 	b.w	800f9d8 <__swbuf_r>
 800f6e6:	6813      	ldr	r3, [r2, #0]
 800f6e8:	1c58      	adds	r0, r3, #1
 800f6ea:	6010      	str	r0, [r2, #0]
 800f6ec:	7019      	strb	r1, [r3, #0]
 800f6ee:	4608      	mov	r0, r1
 800f6f0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f6f4:	4770      	bx	lr

0800f6f6 <__sfputs_r>:
 800f6f6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f6f8:	4606      	mov	r6, r0
 800f6fa:	460f      	mov	r7, r1
 800f6fc:	4614      	mov	r4, r2
 800f6fe:	18d5      	adds	r5, r2, r3
 800f700:	42ac      	cmp	r4, r5
 800f702:	d101      	bne.n	800f708 <__sfputs_r+0x12>
 800f704:	2000      	movs	r0, #0
 800f706:	e007      	b.n	800f718 <__sfputs_r+0x22>
 800f708:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f70c:	463a      	mov	r2, r7
 800f70e:	4630      	mov	r0, r6
 800f710:	f7ff ffda 	bl	800f6c8 <__sfputc_r>
 800f714:	1c43      	adds	r3, r0, #1
 800f716:	d1f3      	bne.n	800f700 <__sfputs_r+0xa>
 800f718:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800f71c <_vfiprintf_r>:
 800f71c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f720:	460d      	mov	r5, r1
 800f722:	b09d      	sub	sp, #116	; 0x74
 800f724:	4614      	mov	r4, r2
 800f726:	4698      	mov	r8, r3
 800f728:	4606      	mov	r6, r0
 800f72a:	b118      	cbz	r0, 800f734 <_vfiprintf_r+0x18>
 800f72c:	6983      	ldr	r3, [r0, #24]
 800f72e:	b90b      	cbnz	r3, 800f734 <_vfiprintf_r+0x18>
 800f730:	f000 fb42 	bl	800fdb8 <__sinit>
 800f734:	4b89      	ldr	r3, [pc, #548]	; (800f95c <_vfiprintf_r+0x240>)
 800f736:	429d      	cmp	r5, r3
 800f738:	d11b      	bne.n	800f772 <_vfiprintf_r+0x56>
 800f73a:	6875      	ldr	r5, [r6, #4]
 800f73c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f73e:	07d9      	lsls	r1, r3, #31
 800f740:	d405      	bmi.n	800f74e <_vfiprintf_r+0x32>
 800f742:	89ab      	ldrh	r3, [r5, #12]
 800f744:	059a      	lsls	r2, r3, #22
 800f746:	d402      	bmi.n	800f74e <_vfiprintf_r+0x32>
 800f748:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f74a:	f000 fbd3 	bl	800fef4 <__retarget_lock_acquire_recursive>
 800f74e:	89ab      	ldrh	r3, [r5, #12]
 800f750:	071b      	lsls	r3, r3, #28
 800f752:	d501      	bpl.n	800f758 <_vfiprintf_r+0x3c>
 800f754:	692b      	ldr	r3, [r5, #16]
 800f756:	b9eb      	cbnz	r3, 800f794 <_vfiprintf_r+0x78>
 800f758:	4629      	mov	r1, r5
 800f75a:	4630      	mov	r0, r6
 800f75c:	f000 f99c 	bl	800fa98 <__swsetup_r>
 800f760:	b1c0      	cbz	r0, 800f794 <_vfiprintf_r+0x78>
 800f762:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f764:	07dc      	lsls	r4, r3, #31
 800f766:	d50e      	bpl.n	800f786 <_vfiprintf_r+0x6a>
 800f768:	f04f 30ff 	mov.w	r0, #4294967295
 800f76c:	b01d      	add	sp, #116	; 0x74
 800f76e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f772:	4b7b      	ldr	r3, [pc, #492]	; (800f960 <_vfiprintf_r+0x244>)
 800f774:	429d      	cmp	r5, r3
 800f776:	d101      	bne.n	800f77c <_vfiprintf_r+0x60>
 800f778:	68b5      	ldr	r5, [r6, #8]
 800f77a:	e7df      	b.n	800f73c <_vfiprintf_r+0x20>
 800f77c:	4b79      	ldr	r3, [pc, #484]	; (800f964 <_vfiprintf_r+0x248>)
 800f77e:	429d      	cmp	r5, r3
 800f780:	bf08      	it	eq
 800f782:	68f5      	ldreq	r5, [r6, #12]
 800f784:	e7da      	b.n	800f73c <_vfiprintf_r+0x20>
 800f786:	89ab      	ldrh	r3, [r5, #12]
 800f788:	0598      	lsls	r0, r3, #22
 800f78a:	d4ed      	bmi.n	800f768 <_vfiprintf_r+0x4c>
 800f78c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f78e:	f000 fbb2 	bl	800fef6 <__retarget_lock_release_recursive>
 800f792:	e7e9      	b.n	800f768 <_vfiprintf_r+0x4c>
 800f794:	2300      	movs	r3, #0
 800f796:	9309      	str	r3, [sp, #36]	; 0x24
 800f798:	2320      	movs	r3, #32
 800f79a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800f79e:	f8cd 800c 	str.w	r8, [sp, #12]
 800f7a2:	2330      	movs	r3, #48	; 0x30
 800f7a4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800f968 <_vfiprintf_r+0x24c>
 800f7a8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800f7ac:	f04f 0901 	mov.w	r9, #1
 800f7b0:	4623      	mov	r3, r4
 800f7b2:	469a      	mov	sl, r3
 800f7b4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f7b8:	b10a      	cbz	r2, 800f7be <_vfiprintf_r+0xa2>
 800f7ba:	2a25      	cmp	r2, #37	; 0x25
 800f7bc:	d1f9      	bne.n	800f7b2 <_vfiprintf_r+0x96>
 800f7be:	ebba 0b04 	subs.w	fp, sl, r4
 800f7c2:	d00b      	beq.n	800f7dc <_vfiprintf_r+0xc0>
 800f7c4:	465b      	mov	r3, fp
 800f7c6:	4622      	mov	r2, r4
 800f7c8:	4629      	mov	r1, r5
 800f7ca:	4630      	mov	r0, r6
 800f7cc:	f7ff ff93 	bl	800f6f6 <__sfputs_r>
 800f7d0:	3001      	adds	r0, #1
 800f7d2:	f000 80aa 	beq.w	800f92a <_vfiprintf_r+0x20e>
 800f7d6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f7d8:	445a      	add	r2, fp
 800f7da:	9209      	str	r2, [sp, #36]	; 0x24
 800f7dc:	f89a 3000 	ldrb.w	r3, [sl]
 800f7e0:	2b00      	cmp	r3, #0
 800f7e2:	f000 80a2 	beq.w	800f92a <_vfiprintf_r+0x20e>
 800f7e6:	2300      	movs	r3, #0
 800f7e8:	f04f 32ff 	mov.w	r2, #4294967295
 800f7ec:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f7f0:	f10a 0a01 	add.w	sl, sl, #1
 800f7f4:	9304      	str	r3, [sp, #16]
 800f7f6:	9307      	str	r3, [sp, #28]
 800f7f8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800f7fc:	931a      	str	r3, [sp, #104]	; 0x68
 800f7fe:	4654      	mov	r4, sl
 800f800:	2205      	movs	r2, #5
 800f802:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f806:	4858      	ldr	r0, [pc, #352]	; (800f968 <_vfiprintf_r+0x24c>)
 800f808:	f7f0 fd02 	bl	8000210 <memchr>
 800f80c:	9a04      	ldr	r2, [sp, #16]
 800f80e:	b9d8      	cbnz	r0, 800f848 <_vfiprintf_r+0x12c>
 800f810:	06d1      	lsls	r1, r2, #27
 800f812:	bf44      	itt	mi
 800f814:	2320      	movmi	r3, #32
 800f816:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f81a:	0713      	lsls	r3, r2, #28
 800f81c:	bf44      	itt	mi
 800f81e:	232b      	movmi	r3, #43	; 0x2b
 800f820:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f824:	f89a 3000 	ldrb.w	r3, [sl]
 800f828:	2b2a      	cmp	r3, #42	; 0x2a
 800f82a:	d015      	beq.n	800f858 <_vfiprintf_r+0x13c>
 800f82c:	9a07      	ldr	r2, [sp, #28]
 800f82e:	4654      	mov	r4, sl
 800f830:	2000      	movs	r0, #0
 800f832:	f04f 0c0a 	mov.w	ip, #10
 800f836:	4621      	mov	r1, r4
 800f838:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f83c:	3b30      	subs	r3, #48	; 0x30
 800f83e:	2b09      	cmp	r3, #9
 800f840:	d94e      	bls.n	800f8e0 <_vfiprintf_r+0x1c4>
 800f842:	b1b0      	cbz	r0, 800f872 <_vfiprintf_r+0x156>
 800f844:	9207      	str	r2, [sp, #28]
 800f846:	e014      	b.n	800f872 <_vfiprintf_r+0x156>
 800f848:	eba0 0308 	sub.w	r3, r0, r8
 800f84c:	fa09 f303 	lsl.w	r3, r9, r3
 800f850:	4313      	orrs	r3, r2
 800f852:	9304      	str	r3, [sp, #16]
 800f854:	46a2      	mov	sl, r4
 800f856:	e7d2      	b.n	800f7fe <_vfiprintf_r+0xe2>
 800f858:	9b03      	ldr	r3, [sp, #12]
 800f85a:	1d19      	adds	r1, r3, #4
 800f85c:	681b      	ldr	r3, [r3, #0]
 800f85e:	9103      	str	r1, [sp, #12]
 800f860:	2b00      	cmp	r3, #0
 800f862:	bfbb      	ittet	lt
 800f864:	425b      	neglt	r3, r3
 800f866:	f042 0202 	orrlt.w	r2, r2, #2
 800f86a:	9307      	strge	r3, [sp, #28]
 800f86c:	9307      	strlt	r3, [sp, #28]
 800f86e:	bfb8      	it	lt
 800f870:	9204      	strlt	r2, [sp, #16]
 800f872:	7823      	ldrb	r3, [r4, #0]
 800f874:	2b2e      	cmp	r3, #46	; 0x2e
 800f876:	d10c      	bne.n	800f892 <_vfiprintf_r+0x176>
 800f878:	7863      	ldrb	r3, [r4, #1]
 800f87a:	2b2a      	cmp	r3, #42	; 0x2a
 800f87c:	d135      	bne.n	800f8ea <_vfiprintf_r+0x1ce>
 800f87e:	9b03      	ldr	r3, [sp, #12]
 800f880:	1d1a      	adds	r2, r3, #4
 800f882:	681b      	ldr	r3, [r3, #0]
 800f884:	9203      	str	r2, [sp, #12]
 800f886:	2b00      	cmp	r3, #0
 800f888:	bfb8      	it	lt
 800f88a:	f04f 33ff 	movlt.w	r3, #4294967295
 800f88e:	3402      	adds	r4, #2
 800f890:	9305      	str	r3, [sp, #20]
 800f892:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800f978 <_vfiprintf_r+0x25c>
 800f896:	7821      	ldrb	r1, [r4, #0]
 800f898:	2203      	movs	r2, #3
 800f89a:	4650      	mov	r0, sl
 800f89c:	f7f0 fcb8 	bl	8000210 <memchr>
 800f8a0:	b140      	cbz	r0, 800f8b4 <_vfiprintf_r+0x198>
 800f8a2:	2340      	movs	r3, #64	; 0x40
 800f8a4:	eba0 000a 	sub.w	r0, r0, sl
 800f8a8:	fa03 f000 	lsl.w	r0, r3, r0
 800f8ac:	9b04      	ldr	r3, [sp, #16]
 800f8ae:	4303      	orrs	r3, r0
 800f8b0:	3401      	adds	r4, #1
 800f8b2:	9304      	str	r3, [sp, #16]
 800f8b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f8b8:	482c      	ldr	r0, [pc, #176]	; (800f96c <_vfiprintf_r+0x250>)
 800f8ba:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800f8be:	2206      	movs	r2, #6
 800f8c0:	f7f0 fca6 	bl	8000210 <memchr>
 800f8c4:	2800      	cmp	r0, #0
 800f8c6:	d03f      	beq.n	800f948 <_vfiprintf_r+0x22c>
 800f8c8:	4b29      	ldr	r3, [pc, #164]	; (800f970 <_vfiprintf_r+0x254>)
 800f8ca:	bb1b      	cbnz	r3, 800f914 <_vfiprintf_r+0x1f8>
 800f8cc:	9b03      	ldr	r3, [sp, #12]
 800f8ce:	3307      	adds	r3, #7
 800f8d0:	f023 0307 	bic.w	r3, r3, #7
 800f8d4:	3308      	adds	r3, #8
 800f8d6:	9303      	str	r3, [sp, #12]
 800f8d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f8da:	443b      	add	r3, r7
 800f8dc:	9309      	str	r3, [sp, #36]	; 0x24
 800f8de:	e767      	b.n	800f7b0 <_vfiprintf_r+0x94>
 800f8e0:	fb0c 3202 	mla	r2, ip, r2, r3
 800f8e4:	460c      	mov	r4, r1
 800f8e6:	2001      	movs	r0, #1
 800f8e8:	e7a5      	b.n	800f836 <_vfiprintf_r+0x11a>
 800f8ea:	2300      	movs	r3, #0
 800f8ec:	3401      	adds	r4, #1
 800f8ee:	9305      	str	r3, [sp, #20]
 800f8f0:	4619      	mov	r1, r3
 800f8f2:	f04f 0c0a 	mov.w	ip, #10
 800f8f6:	4620      	mov	r0, r4
 800f8f8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f8fc:	3a30      	subs	r2, #48	; 0x30
 800f8fe:	2a09      	cmp	r2, #9
 800f900:	d903      	bls.n	800f90a <_vfiprintf_r+0x1ee>
 800f902:	2b00      	cmp	r3, #0
 800f904:	d0c5      	beq.n	800f892 <_vfiprintf_r+0x176>
 800f906:	9105      	str	r1, [sp, #20]
 800f908:	e7c3      	b.n	800f892 <_vfiprintf_r+0x176>
 800f90a:	fb0c 2101 	mla	r1, ip, r1, r2
 800f90e:	4604      	mov	r4, r0
 800f910:	2301      	movs	r3, #1
 800f912:	e7f0      	b.n	800f8f6 <_vfiprintf_r+0x1da>
 800f914:	ab03      	add	r3, sp, #12
 800f916:	9300      	str	r3, [sp, #0]
 800f918:	462a      	mov	r2, r5
 800f91a:	4b16      	ldr	r3, [pc, #88]	; (800f974 <_vfiprintf_r+0x258>)
 800f91c:	a904      	add	r1, sp, #16
 800f91e:	4630      	mov	r0, r6
 800f920:	f7fc f81a 	bl	800b958 <_printf_float>
 800f924:	4607      	mov	r7, r0
 800f926:	1c78      	adds	r0, r7, #1
 800f928:	d1d6      	bne.n	800f8d8 <_vfiprintf_r+0x1bc>
 800f92a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f92c:	07d9      	lsls	r1, r3, #31
 800f92e:	d405      	bmi.n	800f93c <_vfiprintf_r+0x220>
 800f930:	89ab      	ldrh	r3, [r5, #12]
 800f932:	059a      	lsls	r2, r3, #22
 800f934:	d402      	bmi.n	800f93c <_vfiprintf_r+0x220>
 800f936:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f938:	f000 fadd 	bl	800fef6 <__retarget_lock_release_recursive>
 800f93c:	89ab      	ldrh	r3, [r5, #12]
 800f93e:	065b      	lsls	r3, r3, #25
 800f940:	f53f af12 	bmi.w	800f768 <_vfiprintf_r+0x4c>
 800f944:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f946:	e711      	b.n	800f76c <_vfiprintf_r+0x50>
 800f948:	ab03      	add	r3, sp, #12
 800f94a:	9300      	str	r3, [sp, #0]
 800f94c:	462a      	mov	r2, r5
 800f94e:	4b09      	ldr	r3, [pc, #36]	; (800f974 <_vfiprintf_r+0x258>)
 800f950:	a904      	add	r1, sp, #16
 800f952:	4630      	mov	r0, r6
 800f954:	f7fc faa4 	bl	800bea0 <_printf_i>
 800f958:	e7e4      	b.n	800f924 <_vfiprintf_r+0x208>
 800f95a:	bf00      	nop
 800f95c:	08011728 	.word	0x08011728
 800f960:	08011748 	.word	0x08011748
 800f964:	08011708 	.word	0x08011708
 800f968:	080116f4 	.word	0x080116f4
 800f96c:	080116fe 	.word	0x080116fe
 800f970:	0800b959 	.word	0x0800b959
 800f974:	0800f6f7 	.word	0x0800f6f7
 800f978:	080116fa 	.word	0x080116fa
 800f97c:	00000000 	.word	0x00000000

0800f980 <nan>:
 800f980:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800f988 <nan+0x8>
 800f984:	4770      	bx	lr
 800f986:	bf00      	nop
 800f988:	00000000 	.word	0x00000000
 800f98c:	7ff80000 	.word	0x7ff80000

0800f990 <_sbrk_r>:
 800f990:	b538      	push	{r3, r4, r5, lr}
 800f992:	4d06      	ldr	r5, [pc, #24]	; (800f9ac <_sbrk_r+0x1c>)
 800f994:	2300      	movs	r3, #0
 800f996:	4604      	mov	r4, r0
 800f998:	4608      	mov	r0, r1
 800f99a:	602b      	str	r3, [r5, #0]
 800f99c:	f7f3 fbca 	bl	8003134 <_sbrk>
 800f9a0:	1c43      	adds	r3, r0, #1
 800f9a2:	d102      	bne.n	800f9aa <_sbrk_r+0x1a>
 800f9a4:	682b      	ldr	r3, [r5, #0]
 800f9a6:	b103      	cbz	r3, 800f9aa <_sbrk_r+0x1a>
 800f9a8:	6023      	str	r3, [r4, #0]
 800f9aa:	bd38      	pop	{r3, r4, r5, pc}
 800f9ac:	20000868 	.word	0x20000868

0800f9b0 <strncmp>:
 800f9b0:	b510      	push	{r4, lr}
 800f9b2:	b17a      	cbz	r2, 800f9d4 <strncmp+0x24>
 800f9b4:	4603      	mov	r3, r0
 800f9b6:	3901      	subs	r1, #1
 800f9b8:	1884      	adds	r4, r0, r2
 800f9ba:	f813 0b01 	ldrb.w	r0, [r3], #1
 800f9be:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800f9c2:	4290      	cmp	r0, r2
 800f9c4:	d101      	bne.n	800f9ca <strncmp+0x1a>
 800f9c6:	42a3      	cmp	r3, r4
 800f9c8:	d101      	bne.n	800f9ce <strncmp+0x1e>
 800f9ca:	1a80      	subs	r0, r0, r2
 800f9cc:	bd10      	pop	{r4, pc}
 800f9ce:	2800      	cmp	r0, #0
 800f9d0:	d1f3      	bne.n	800f9ba <strncmp+0xa>
 800f9d2:	e7fa      	b.n	800f9ca <strncmp+0x1a>
 800f9d4:	4610      	mov	r0, r2
 800f9d6:	e7f9      	b.n	800f9cc <strncmp+0x1c>

0800f9d8 <__swbuf_r>:
 800f9d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f9da:	460e      	mov	r6, r1
 800f9dc:	4614      	mov	r4, r2
 800f9de:	4605      	mov	r5, r0
 800f9e0:	b118      	cbz	r0, 800f9ea <__swbuf_r+0x12>
 800f9e2:	6983      	ldr	r3, [r0, #24]
 800f9e4:	b90b      	cbnz	r3, 800f9ea <__swbuf_r+0x12>
 800f9e6:	f000 f9e7 	bl	800fdb8 <__sinit>
 800f9ea:	4b21      	ldr	r3, [pc, #132]	; (800fa70 <__swbuf_r+0x98>)
 800f9ec:	429c      	cmp	r4, r3
 800f9ee:	d12b      	bne.n	800fa48 <__swbuf_r+0x70>
 800f9f0:	686c      	ldr	r4, [r5, #4]
 800f9f2:	69a3      	ldr	r3, [r4, #24]
 800f9f4:	60a3      	str	r3, [r4, #8]
 800f9f6:	89a3      	ldrh	r3, [r4, #12]
 800f9f8:	071a      	lsls	r2, r3, #28
 800f9fa:	d52f      	bpl.n	800fa5c <__swbuf_r+0x84>
 800f9fc:	6923      	ldr	r3, [r4, #16]
 800f9fe:	b36b      	cbz	r3, 800fa5c <__swbuf_r+0x84>
 800fa00:	6923      	ldr	r3, [r4, #16]
 800fa02:	6820      	ldr	r0, [r4, #0]
 800fa04:	1ac0      	subs	r0, r0, r3
 800fa06:	6963      	ldr	r3, [r4, #20]
 800fa08:	b2f6      	uxtb	r6, r6
 800fa0a:	4283      	cmp	r3, r0
 800fa0c:	4637      	mov	r7, r6
 800fa0e:	dc04      	bgt.n	800fa1a <__swbuf_r+0x42>
 800fa10:	4621      	mov	r1, r4
 800fa12:	4628      	mov	r0, r5
 800fa14:	f000 f93c 	bl	800fc90 <_fflush_r>
 800fa18:	bb30      	cbnz	r0, 800fa68 <__swbuf_r+0x90>
 800fa1a:	68a3      	ldr	r3, [r4, #8]
 800fa1c:	3b01      	subs	r3, #1
 800fa1e:	60a3      	str	r3, [r4, #8]
 800fa20:	6823      	ldr	r3, [r4, #0]
 800fa22:	1c5a      	adds	r2, r3, #1
 800fa24:	6022      	str	r2, [r4, #0]
 800fa26:	701e      	strb	r6, [r3, #0]
 800fa28:	6963      	ldr	r3, [r4, #20]
 800fa2a:	3001      	adds	r0, #1
 800fa2c:	4283      	cmp	r3, r0
 800fa2e:	d004      	beq.n	800fa3a <__swbuf_r+0x62>
 800fa30:	89a3      	ldrh	r3, [r4, #12]
 800fa32:	07db      	lsls	r3, r3, #31
 800fa34:	d506      	bpl.n	800fa44 <__swbuf_r+0x6c>
 800fa36:	2e0a      	cmp	r6, #10
 800fa38:	d104      	bne.n	800fa44 <__swbuf_r+0x6c>
 800fa3a:	4621      	mov	r1, r4
 800fa3c:	4628      	mov	r0, r5
 800fa3e:	f000 f927 	bl	800fc90 <_fflush_r>
 800fa42:	b988      	cbnz	r0, 800fa68 <__swbuf_r+0x90>
 800fa44:	4638      	mov	r0, r7
 800fa46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fa48:	4b0a      	ldr	r3, [pc, #40]	; (800fa74 <__swbuf_r+0x9c>)
 800fa4a:	429c      	cmp	r4, r3
 800fa4c:	d101      	bne.n	800fa52 <__swbuf_r+0x7a>
 800fa4e:	68ac      	ldr	r4, [r5, #8]
 800fa50:	e7cf      	b.n	800f9f2 <__swbuf_r+0x1a>
 800fa52:	4b09      	ldr	r3, [pc, #36]	; (800fa78 <__swbuf_r+0xa0>)
 800fa54:	429c      	cmp	r4, r3
 800fa56:	bf08      	it	eq
 800fa58:	68ec      	ldreq	r4, [r5, #12]
 800fa5a:	e7ca      	b.n	800f9f2 <__swbuf_r+0x1a>
 800fa5c:	4621      	mov	r1, r4
 800fa5e:	4628      	mov	r0, r5
 800fa60:	f000 f81a 	bl	800fa98 <__swsetup_r>
 800fa64:	2800      	cmp	r0, #0
 800fa66:	d0cb      	beq.n	800fa00 <__swbuf_r+0x28>
 800fa68:	f04f 37ff 	mov.w	r7, #4294967295
 800fa6c:	e7ea      	b.n	800fa44 <__swbuf_r+0x6c>
 800fa6e:	bf00      	nop
 800fa70:	08011728 	.word	0x08011728
 800fa74:	08011748 	.word	0x08011748
 800fa78:	08011708 	.word	0x08011708

0800fa7c <__ascii_wctomb>:
 800fa7c:	b149      	cbz	r1, 800fa92 <__ascii_wctomb+0x16>
 800fa7e:	2aff      	cmp	r2, #255	; 0xff
 800fa80:	bf85      	ittet	hi
 800fa82:	238a      	movhi	r3, #138	; 0x8a
 800fa84:	6003      	strhi	r3, [r0, #0]
 800fa86:	700a      	strbls	r2, [r1, #0]
 800fa88:	f04f 30ff 	movhi.w	r0, #4294967295
 800fa8c:	bf98      	it	ls
 800fa8e:	2001      	movls	r0, #1
 800fa90:	4770      	bx	lr
 800fa92:	4608      	mov	r0, r1
 800fa94:	4770      	bx	lr
	...

0800fa98 <__swsetup_r>:
 800fa98:	4b32      	ldr	r3, [pc, #200]	; (800fb64 <__swsetup_r+0xcc>)
 800fa9a:	b570      	push	{r4, r5, r6, lr}
 800fa9c:	681d      	ldr	r5, [r3, #0]
 800fa9e:	4606      	mov	r6, r0
 800faa0:	460c      	mov	r4, r1
 800faa2:	b125      	cbz	r5, 800faae <__swsetup_r+0x16>
 800faa4:	69ab      	ldr	r3, [r5, #24]
 800faa6:	b913      	cbnz	r3, 800faae <__swsetup_r+0x16>
 800faa8:	4628      	mov	r0, r5
 800faaa:	f000 f985 	bl	800fdb8 <__sinit>
 800faae:	4b2e      	ldr	r3, [pc, #184]	; (800fb68 <__swsetup_r+0xd0>)
 800fab0:	429c      	cmp	r4, r3
 800fab2:	d10f      	bne.n	800fad4 <__swsetup_r+0x3c>
 800fab4:	686c      	ldr	r4, [r5, #4]
 800fab6:	89a3      	ldrh	r3, [r4, #12]
 800fab8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800fabc:	0719      	lsls	r1, r3, #28
 800fabe:	d42c      	bmi.n	800fb1a <__swsetup_r+0x82>
 800fac0:	06dd      	lsls	r5, r3, #27
 800fac2:	d411      	bmi.n	800fae8 <__swsetup_r+0x50>
 800fac4:	2309      	movs	r3, #9
 800fac6:	6033      	str	r3, [r6, #0]
 800fac8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800facc:	81a3      	strh	r3, [r4, #12]
 800face:	f04f 30ff 	mov.w	r0, #4294967295
 800fad2:	e03e      	b.n	800fb52 <__swsetup_r+0xba>
 800fad4:	4b25      	ldr	r3, [pc, #148]	; (800fb6c <__swsetup_r+0xd4>)
 800fad6:	429c      	cmp	r4, r3
 800fad8:	d101      	bne.n	800fade <__swsetup_r+0x46>
 800fada:	68ac      	ldr	r4, [r5, #8]
 800fadc:	e7eb      	b.n	800fab6 <__swsetup_r+0x1e>
 800fade:	4b24      	ldr	r3, [pc, #144]	; (800fb70 <__swsetup_r+0xd8>)
 800fae0:	429c      	cmp	r4, r3
 800fae2:	bf08      	it	eq
 800fae4:	68ec      	ldreq	r4, [r5, #12]
 800fae6:	e7e6      	b.n	800fab6 <__swsetup_r+0x1e>
 800fae8:	0758      	lsls	r0, r3, #29
 800faea:	d512      	bpl.n	800fb12 <__swsetup_r+0x7a>
 800faec:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800faee:	b141      	cbz	r1, 800fb02 <__swsetup_r+0x6a>
 800faf0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800faf4:	4299      	cmp	r1, r3
 800faf6:	d002      	beq.n	800fafe <__swsetup_r+0x66>
 800faf8:	4630      	mov	r0, r6
 800fafa:	f7ff fba9 	bl	800f250 <_free_r>
 800fafe:	2300      	movs	r3, #0
 800fb00:	6363      	str	r3, [r4, #52]	; 0x34
 800fb02:	89a3      	ldrh	r3, [r4, #12]
 800fb04:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800fb08:	81a3      	strh	r3, [r4, #12]
 800fb0a:	2300      	movs	r3, #0
 800fb0c:	6063      	str	r3, [r4, #4]
 800fb0e:	6923      	ldr	r3, [r4, #16]
 800fb10:	6023      	str	r3, [r4, #0]
 800fb12:	89a3      	ldrh	r3, [r4, #12]
 800fb14:	f043 0308 	orr.w	r3, r3, #8
 800fb18:	81a3      	strh	r3, [r4, #12]
 800fb1a:	6923      	ldr	r3, [r4, #16]
 800fb1c:	b94b      	cbnz	r3, 800fb32 <__swsetup_r+0x9a>
 800fb1e:	89a3      	ldrh	r3, [r4, #12]
 800fb20:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800fb24:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800fb28:	d003      	beq.n	800fb32 <__swsetup_r+0x9a>
 800fb2a:	4621      	mov	r1, r4
 800fb2c:	4630      	mov	r0, r6
 800fb2e:	f000 fa09 	bl	800ff44 <__smakebuf_r>
 800fb32:	89a0      	ldrh	r0, [r4, #12]
 800fb34:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800fb38:	f010 0301 	ands.w	r3, r0, #1
 800fb3c:	d00a      	beq.n	800fb54 <__swsetup_r+0xbc>
 800fb3e:	2300      	movs	r3, #0
 800fb40:	60a3      	str	r3, [r4, #8]
 800fb42:	6963      	ldr	r3, [r4, #20]
 800fb44:	425b      	negs	r3, r3
 800fb46:	61a3      	str	r3, [r4, #24]
 800fb48:	6923      	ldr	r3, [r4, #16]
 800fb4a:	b943      	cbnz	r3, 800fb5e <__swsetup_r+0xc6>
 800fb4c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800fb50:	d1ba      	bne.n	800fac8 <__swsetup_r+0x30>
 800fb52:	bd70      	pop	{r4, r5, r6, pc}
 800fb54:	0781      	lsls	r1, r0, #30
 800fb56:	bf58      	it	pl
 800fb58:	6963      	ldrpl	r3, [r4, #20]
 800fb5a:	60a3      	str	r3, [r4, #8]
 800fb5c:	e7f4      	b.n	800fb48 <__swsetup_r+0xb0>
 800fb5e:	2000      	movs	r0, #0
 800fb60:	e7f7      	b.n	800fb52 <__swsetup_r+0xba>
 800fb62:	bf00      	nop
 800fb64:	20000020 	.word	0x20000020
 800fb68:	08011728 	.word	0x08011728
 800fb6c:	08011748 	.word	0x08011748
 800fb70:	08011708 	.word	0x08011708

0800fb74 <abort>:
 800fb74:	b508      	push	{r3, lr}
 800fb76:	2006      	movs	r0, #6
 800fb78:	f000 faa2 	bl	80100c0 <raise>
 800fb7c:	2001      	movs	r0, #1
 800fb7e:	f7f3 fa61 	bl	8003044 <_exit>
	...

0800fb84 <__sflush_r>:
 800fb84:	898a      	ldrh	r2, [r1, #12]
 800fb86:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fb8a:	4605      	mov	r5, r0
 800fb8c:	0710      	lsls	r0, r2, #28
 800fb8e:	460c      	mov	r4, r1
 800fb90:	d458      	bmi.n	800fc44 <__sflush_r+0xc0>
 800fb92:	684b      	ldr	r3, [r1, #4]
 800fb94:	2b00      	cmp	r3, #0
 800fb96:	dc05      	bgt.n	800fba4 <__sflush_r+0x20>
 800fb98:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800fb9a:	2b00      	cmp	r3, #0
 800fb9c:	dc02      	bgt.n	800fba4 <__sflush_r+0x20>
 800fb9e:	2000      	movs	r0, #0
 800fba0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fba4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800fba6:	2e00      	cmp	r6, #0
 800fba8:	d0f9      	beq.n	800fb9e <__sflush_r+0x1a>
 800fbaa:	2300      	movs	r3, #0
 800fbac:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800fbb0:	682f      	ldr	r7, [r5, #0]
 800fbb2:	602b      	str	r3, [r5, #0]
 800fbb4:	d032      	beq.n	800fc1c <__sflush_r+0x98>
 800fbb6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800fbb8:	89a3      	ldrh	r3, [r4, #12]
 800fbba:	075a      	lsls	r2, r3, #29
 800fbbc:	d505      	bpl.n	800fbca <__sflush_r+0x46>
 800fbbe:	6863      	ldr	r3, [r4, #4]
 800fbc0:	1ac0      	subs	r0, r0, r3
 800fbc2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800fbc4:	b10b      	cbz	r3, 800fbca <__sflush_r+0x46>
 800fbc6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800fbc8:	1ac0      	subs	r0, r0, r3
 800fbca:	2300      	movs	r3, #0
 800fbcc:	4602      	mov	r2, r0
 800fbce:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800fbd0:	6a21      	ldr	r1, [r4, #32]
 800fbd2:	4628      	mov	r0, r5
 800fbd4:	47b0      	blx	r6
 800fbd6:	1c43      	adds	r3, r0, #1
 800fbd8:	89a3      	ldrh	r3, [r4, #12]
 800fbda:	d106      	bne.n	800fbea <__sflush_r+0x66>
 800fbdc:	6829      	ldr	r1, [r5, #0]
 800fbde:	291d      	cmp	r1, #29
 800fbe0:	d82c      	bhi.n	800fc3c <__sflush_r+0xb8>
 800fbe2:	4a2a      	ldr	r2, [pc, #168]	; (800fc8c <__sflush_r+0x108>)
 800fbe4:	40ca      	lsrs	r2, r1
 800fbe6:	07d6      	lsls	r6, r2, #31
 800fbe8:	d528      	bpl.n	800fc3c <__sflush_r+0xb8>
 800fbea:	2200      	movs	r2, #0
 800fbec:	6062      	str	r2, [r4, #4]
 800fbee:	04d9      	lsls	r1, r3, #19
 800fbf0:	6922      	ldr	r2, [r4, #16]
 800fbf2:	6022      	str	r2, [r4, #0]
 800fbf4:	d504      	bpl.n	800fc00 <__sflush_r+0x7c>
 800fbf6:	1c42      	adds	r2, r0, #1
 800fbf8:	d101      	bne.n	800fbfe <__sflush_r+0x7a>
 800fbfa:	682b      	ldr	r3, [r5, #0]
 800fbfc:	b903      	cbnz	r3, 800fc00 <__sflush_r+0x7c>
 800fbfe:	6560      	str	r0, [r4, #84]	; 0x54
 800fc00:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800fc02:	602f      	str	r7, [r5, #0]
 800fc04:	2900      	cmp	r1, #0
 800fc06:	d0ca      	beq.n	800fb9e <__sflush_r+0x1a>
 800fc08:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800fc0c:	4299      	cmp	r1, r3
 800fc0e:	d002      	beq.n	800fc16 <__sflush_r+0x92>
 800fc10:	4628      	mov	r0, r5
 800fc12:	f7ff fb1d 	bl	800f250 <_free_r>
 800fc16:	2000      	movs	r0, #0
 800fc18:	6360      	str	r0, [r4, #52]	; 0x34
 800fc1a:	e7c1      	b.n	800fba0 <__sflush_r+0x1c>
 800fc1c:	6a21      	ldr	r1, [r4, #32]
 800fc1e:	2301      	movs	r3, #1
 800fc20:	4628      	mov	r0, r5
 800fc22:	47b0      	blx	r6
 800fc24:	1c41      	adds	r1, r0, #1
 800fc26:	d1c7      	bne.n	800fbb8 <__sflush_r+0x34>
 800fc28:	682b      	ldr	r3, [r5, #0]
 800fc2a:	2b00      	cmp	r3, #0
 800fc2c:	d0c4      	beq.n	800fbb8 <__sflush_r+0x34>
 800fc2e:	2b1d      	cmp	r3, #29
 800fc30:	d001      	beq.n	800fc36 <__sflush_r+0xb2>
 800fc32:	2b16      	cmp	r3, #22
 800fc34:	d101      	bne.n	800fc3a <__sflush_r+0xb6>
 800fc36:	602f      	str	r7, [r5, #0]
 800fc38:	e7b1      	b.n	800fb9e <__sflush_r+0x1a>
 800fc3a:	89a3      	ldrh	r3, [r4, #12]
 800fc3c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fc40:	81a3      	strh	r3, [r4, #12]
 800fc42:	e7ad      	b.n	800fba0 <__sflush_r+0x1c>
 800fc44:	690f      	ldr	r7, [r1, #16]
 800fc46:	2f00      	cmp	r7, #0
 800fc48:	d0a9      	beq.n	800fb9e <__sflush_r+0x1a>
 800fc4a:	0793      	lsls	r3, r2, #30
 800fc4c:	680e      	ldr	r6, [r1, #0]
 800fc4e:	bf08      	it	eq
 800fc50:	694b      	ldreq	r3, [r1, #20]
 800fc52:	600f      	str	r7, [r1, #0]
 800fc54:	bf18      	it	ne
 800fc56:	2300      	movne	r3, #0
 800fc58:	eba6 0807 	sub.w	r8, r6, r7
 800fc5c:	608b      	str	r3, [r1, #8]
 800fc5e:	f1b8 0f00 	cmp.w	r8, #0
 800fc62:	dd9c      	ble.n	800fb9e <__sflush_r+0x1a>
 800fc64:	6a21      	ldr	r1, [r4, #32]
 800fc66:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800fc68:	4643      	mov	r3, r8
 800fc6a:	463a      	mov	r2, r7
 800fc6c:	4628      	mov	r0, r5
 800fc6e:	47b0      	blx	r6
 800fc70:	2800      	cmp	r0, #0
 800fc72:	dc06      	bgt.n	800fc82 <__sflush_r+0xfe>
 800fc74:	89a3      	ldrh	r3, [r4, #12]
 800fc76:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fc7a:	81a3      	strh	r3, [r4, #12]
 800fc7c:	f04f 30ff 	mov.w	r0, #4294967295
 800fc80:	e78e      	b.n	800fba0 <__sflush_r+0x1c>
 800fc82:	4407      	add	r7, r0
 800fc84:	eba8 0800 	sub.w	r8, r8, r0
 800fc88:	e7e9      	b.n	800fc5e <__sflush_r+0xda>
 800fc8a:	bf00      	nop
 800fc8c:	20400001 	.word	0x20400001

0800fc90 <_fflush_r>:
 800fc90:	b538      	push	{r3, r4, r5, lr}
 800fc92:	690b      	ldr	r3, [r1, #16]
 800fc94:	4605      	mov	r5, r0
 800fc96:	460c      	mov	r4, r1
 800fc98:	b913      	cbnz	r3, 800fca0 <_fflush_r+0x10>
 800fc9a:	2500      	movs	r5, #0
 800fc9c:	4628      	mov	r0, r5
 800fc9e:	bd38      	pop	{r3, r4, r5, pc}
 800fca0:	b118      	cbz	r0, 800fcaa <_fflush_r+0x1a>
 800fca2:	6983      	ldr	r3, [r0, #24]
 800fca4:	b90b      	cbnz	r3, 800fcaa <_fflush_r+0x1a>
 800fca6:	f000 f887 	bl	800fdb8 <__sinit>
 800fcaa:	4b14      	ldr	r3, [pc, #80]	; (800fcfc <_fflush_r+0x6c>)
 800fcac:	429c      	cmp	r4, r3
 800fcae:	d11b      	bne.n	800fce8 <_fflush_r+0x58>
 800fcb0:	686c      	ldr	r4, [r5, #4]
 800fcb2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fcb6:	2b00      	cmp	r3, #0
 800fcb8:	d0ef      	beq.n	800fc9a <_fflush_r+0xa>
 800fcba:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800fcbc:	07d0      	lsls	r0, r2, #31
 800fcbe:	d404      	bmi.n	800fcca <_fflush_r+0x3a>
 800fcc0:	0599      	lsls	r1, r3, #22
 800fcc2:	d402      	bmi.n	800fcca <_fflush_r+0x3a>
 800fcc4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800fcc6:	f000 f915 	bl	800fef4 <__retarget_lock_acquire_recursive>
 800fcca:	4628      	mov	r0, r5
 800fccc:	4621      	mov	r1, r4
 800fcce:	f7ff ff59 	bl	800fb84 <__sflush_r>
 800fcd2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800fcd4:	07da      	lsls	r2, r3, #31
 800fcd6:	4605      	mov	r5, r0
 800fcd8:	d4e0      	bmi.n	800fc9c <_fflush_r+0xc>
 800fcda:	89a3      	ldrh	r3, [r4, #12]
 800fcdc:	059b      	lsls	r3, r3, #22
 800fcde:	d4dd      	bmi.n	800fc9c <_fflush_r+0xc>
 800fce0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800fce2:	f000 f908 	bl	800fef6 <__retarget_lock_release_recursive>
 800fce6:	e7d9      	b.n	800fc9c <_fflush_r+0xc>
 800fce8:	4b05      	ldr	r3, [pc, #20]	; (800fd00 <_fflush_r+0x70>)
 800fcea:	429c      	cmp	r4, r3
 800fcec:	d101      	bne.n	800fcf2 <_fflush_r+0x62>
 800fcee:	68ac      	ldr	r4, [r5, #8]
 800fcf0:	e7df      	b.n	800fcb2 <_fflush_r+0x22>
 800fcf2:	4b04      	ldr	r3, [pc, #16]	; (800fd04 <_fflush_r+0x74>)
 800fcf4:	429c      	cmp	r4, r3
 800fcf6:	bf08      	it	eq
 800fcf8:	68ec      	ldreq	r4, [r5, #12]
 800fcfa:	e7da      	b.n	800fcb2 <_fflush_r+0x22>
 800fcfc:	08011728 	.word	0x08011728
 800fd00:	08011748 	.word	0x08011748
 800fd04:	08011708 	.word	0x08011708

0800fd08 <std>:
 800fd08:	2300      	movs	r3, #0
 800fd0a:	b510      	push	{r4, lr}
 800fd0c:	4604      	mov	r4, r0
 800fd0e:	e9c0 3300 	strd	r3, r3, [r0]
 800fd12:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800fd16:	6083      	str	r3, [r0, #8]
 800fd18:	8181      	strh	r1, [r0, #12]
 800fd1a:	6643      	str	r3, [r0, #100]	; 0x64
 800fd1c:	81c2      	strh	r2, [r0, #14]
 800fd1e:	6183      	str	r3, [r0, #24]
 800fd20:	4619      	mov	r1, r3
 800fd22:	2208      	movs	r2, #8
 800fd24:	305c      	adds	r0, #92	; 0x5c
 800fd26:	f7fb fd6f 	bl	800b808 <memset>
 800fd2a:	4b05      	ldr	r3, [pc, #20]	; (800fd40 <std+0x38>)
 800fd2c:	6263      	str	r3, [r4, #36]	; 0x24
 800fd2e:	4b05      	ldr	r3, [pc, #20]	; (800fd44 <std+0x3c>)
 800fd30:	62a3      	str	r3, [r4, #40]	; 0x28
 800fd32:	4b05      	ldr	r3, [pc, #20]	; (800fd48 <std+0x40>)
 800fd34:	62e3      	str	r3, [r4, #44]	; 0x2c
 800fd36:	4b05      	ldr	r3, [pc, #20]	; (800fd4c <std+0x44>)
 800fd38:	6224      	str	r4, [r4, #32]
 800fd3a:	6323      	str	r3, [r4, #48]	; 0x30
 800fd3c:	bd10      	pop	{r4, pc}
 800fd3e:	bf00      	nop
 800fd40:	080100f9 	.word	0x080100f9
 800fd44:	0801011b 	.word	0x0801011b
 800fd48:	08010153 	.word	0x08010153
 800fd4c:	08010177 	.word	0x08010177

0800fd50 <_cleanup_r>:
 800fd50:	4901      	ldr	r1, [pc, #4]	; (800fd58 <_cleanup_r+0x8>)
 800fd52:	f000 b8af 	b.w	800feb4 <_fwalk_reent>
 800fd56:	bf00      	nop
 800fd58:	0800fc91 	.word	0x0800fc91

0800fd5c <__sfmoreglue>:
 800fd5c:	b570      	push	{r4, r5, r6, lr}
 800fd5e:	2268      	movs	r2, #104	; 0x68
 800fd60:	1e4d      	subs	r5, r1, #1
 800fd62:	4355      	muls	r5, r2
 800fd64:	460e      	mov	r6, r1
 800fd66:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800fd6a:	f7ff fadd 	bl	800f328 <_malloc_r>
 800fd6e:	4604      	mov	r4, r0
 800fd70:	b140      	cbz	r0, 800fd84 <__sfmoreglue+0x28>
 800fd72:	2100      	movs	r1, #0
 800fd74:	e9c0 1600 	strd	r1, r6, [r0]
 800fd78:	300c      	adds	r0, #12
 800fd7a:	60a0      	str	r0, [r4, #8]
 800fd7c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800fd80:	f7fb fd42 	bl	800b808 <memset>
 800fd84:	4620      	mov	r0, r4
 800fd86:	bd70      	pop	{r4, r5, r6, pc}

0800fd88 <__sfp_lock_acquire>:
 800fd88:	4801      	ldr	r0, [pc, #4]	; (800fd90 <__sfp_lock_acquire+0x8>)
 800fd8a:	f000 b8b3 	b.w	800fef4 <__retarget_lock_acquire_recursive>
 800fd8e:	bf00      	nop
 800fd90:	20000865 	.word	0x20000865

0800fd94 <__sfp_lock_release>:
 800fd94:	4801      	ldr	r0, [pc, #4]	; (800fd9c <__sfp_lock_release+0x8>)
 800fd96:	f000 b8ae 	b.w	800fef6 <__retarget_lock_release_recursive>
 800fd9a:	bf00      	nop
 800fd9c:	20000865 	.word	0x20000865

0800fda0 <__sinit_lock_acquire>:
 800fda0:	4801      	ldr	r0, [pc, #4]	; (800fda8 <__sinit_lock_acquire+0x8>)
 800fda2:	f000 b8a7 	b.w	800fef4 <__retarget_lock_acquire_recursive>
 800fda6:	bf00      	nop
 800fda8:	20000866 	.word	0x20000866

0800fdac <__sinit_lock_release>:
 800fdac:	4801      	ldr	r0, [pc, #4]	; (800fdb4 <__sinit_lock_release+0x8>)
 800fdae:	f000 b8a2 	b.w	800fef6 <__retarget_lock_release_recursive>
 800fdb2:	bf00      	nop
 800fdb4:	20000866 	.word	0x20000866

0800fdb8 <__sinit>:
 800fdb8:	b510      	push	{r4, lr}
 800fdba:	4604      	mov	r4, r0
 800fdbc:	f7ff fff0 	bl	800fda0 <__sinit_lock_acquire>
 800fdc0:	69a3      	ldr	r3, [r4, #24]
 800fdc2:	b11b      	cbz	r3, 800fdcc <__sinit+0x14>
 800fdc4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fdc8:	f7ff bff0 	b.w	800fdac <__sinit_lock_release>
 800fdcc:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800fdd0:	6523      	str	r3, [r4, #80]	; 0x50
 800fdd2:	4b13      	ldr	r3, [pc, #76]	; (800fe20 <__sinit+0x68>)
 800fdd4:	4a13      	ldr	r2, [pc, #76]	; (800fe24 <__sinit+0x6c>)
 800fdd6:	681b      	ldr	r3, [r3, #0]
 800fdd8:	62a2      	str	r2, [r4, #40]	; 0x28
 800fdda:	42a3      	cmp	r3, r4
 800fddc:	bf04      	itt	eq
 800fdde:	2301      	moveq	r3, #1
 800fde0:	61a3      	streq	r3, [r4, #24]
 800fde2:	4620      	mov	r0, r4
 800fde4:	f000 f820 	bl	800fe28 <__sfp>
 800fde8:	6060      	str	r0, [r4, #4]
 800fdea:	4620      	mov	r0, r4
 800fdec:	f000 f81c 	bl	800fe28 <__sfp>
 800fdf0:	60a0      	str	r0, [r4, #8]
 800fdf2:	4620      	mov	r0, r4
 800fdf4:	f000 f818 	bl	800fe28 <__sfp>
 800fdf8:	2200      	movs	r2, #0
 800fdfa:	60e0      	str	r0, [r4, #12]
 800fdfc:	2104      	movs	r1, #4
 800fdfe:	6860      	ldr	r0, [r4, #4]
 800fe00:	f7ff ff82 	bl	800fd08 <std>
 800fe04:	68a0      	ldr	r0, [r4, #8]
 800fe06:	2201      	movs	r2, #1
 800fe08:	2109      	movs	r1, #9
 800fe0a:	f7ff ff7d 	bl	800fd08 <std>
 800fe0e:	68e0      	ldr	r0, [r4, #12]
 800fe10:	2202      	movs	r2, #2
 800fe12:	2112      	movs	r1, #18
 800fe14:	f7ff ff78 	bl	800fd08 <std>
 800fe18:	2301      	movs	r3, #1
 800fe1a:	61a3      	str	r3, [r4, #24]
 800fe1c:	e7d2      	b.n	800fdc4 <__sinit+0xc>
 800fe1e:	bf00      	nop
 800fe20:	08011264 	.word	0x08011264
 800fe24:	0800fd51 	.word	0x0800fd51

0800fe28 <__sfp>:
 800fe28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fe2a:	4607      	mov	r7, r0
 800fe2c:	f7ff ffac 	bl	800fd88 <__sfp_lock_acquire>
 800fe30:	4b1e      	ldr	r3, [pc, #120]	; (800feac <__sfp+0x84>)
 800fe32:	681e      	ldr	r6, [r3, #0]
 800fe34:	69b3      	ldr	r3, [r6, #24]
 800fe36:	b913      	cbnz	r3, 800fe3e <__sfp+0x16>
 800fe38:	4630      	mov	r0, r6
 800fe3a:	f7ff ffbd 	bl	800fdb8 <__sinit>
 800fe3e:	3648      	adds	r6, #72	; 0x48
 800fe40:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800fe44:	3b01      	subs	r3, #1
 800fe46:	d503      	bpl.n	800fe50 <__sfp+0x28>
 800fe48:	6833      	ldr	r3, [r6, #0]
 800fe4a:	b30b      	cbz	r3, 800fe90 <__sfp+0x68>
 800fe4c:	6836      	ldr	r6, [r6, #0]
 800fe4e:	e7f7      	b.n	800fe40 <__sfp+0x18>
 800fe50:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800fe54:	b9d5      	cbnz	r5, 800fe8c <__sfp+0x64>
 800fe56:	4b16      	ldr	r3, [pc, #88]	; (800feb0 <__sfp+0x88>)
 800fe58:	60e3      	str	r3, [r4, #12]
 800fe5a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800fe5e:	6665      	str	r5, [r4, #100]	; 0x64
 800fe60:	f000 f847 	bl	800fef2 <__retarget_lock_init_recursive>
 800fe64:	f7ff ff96 	bl	800fd94 <__sfp_lock_release>
 800fe68:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800fe6c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800fe70:	6025      	str	r5, [r4, #0]
 800fe72:	61a5      	str	r5, [r4, #24]
 800fe74:	2208      	movs	r2, #8
 800fe76:	4629      	mov	r1, r5
 800fe78:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800fe7c:	f7fb fcc4 	bl	800b808 <memset>
 800fe80:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800fe84:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800fe88:	4620      	mov	r0, r4
 800fe8a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fe8c:	3468      	adds	r4, #104	; 0x68
 800fe8e:	e7d9      	b.n	800fe44 <__sfp+0x1c>
 800fe90:	2104      	movs	r1, #4
 800fe92:	4638      	mov	r0, r7
 800fe94:	f7ff ff62 	bl	800fd5c <__sfmoreglue>
 800fe98:	4604      	mov	r4, r0
 800fe9a:	6030      	str	r0, [r6, #0]
 800fe9c:	2800      	cmp	r0, #0
 800fe9e:	d1d5      	bne.n	800fe4c <__sfp+0x24>
 800fea0:	f7ff ff78 	bl	800fd94 <__sfp_lock_release>
 800fea4:	230c      	movs	r3, #12
 800fea6:	603b      	str	r3, [r7, #0]
 800fea8:	e7ee      	b.n	800fe88 <__sfp+0x60>
 800feaa:	bf00      	nop
 800feac:	08011264 	.word	0x08011264
 800feb0:	ffff0001 	.word	0xffff0001

0800feb4 <_fwalk_reent>:
 800feb4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800feb8:	4606      	mov	r6, r0
 800feba:	4688      	mov	r8, r1
 800febc:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800fec0:	2700      	movs	r7, #0
 800fec2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800fec6:	f1b9 0901 	subs.w	r9, r9, #1
 800feca:	d505      	bpl.n	800fed8 <_fwalk_reent+0x24>
 800fecc:	6824      	ldr	r4, [r4, #0]
 800fece:	2c00      	cmp	r4, #0
 800fed0:	d1f7      	bne.n	800fec2 <_fwalk_reent+0xe>
 800fed2:	4638      	mov	r0, r7
 800fed4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fed8:	89ab      	ldrh	r3, [r5, #12]
 800feda:	2b01      	cmp	r3, #1
 800fedc:	d907      	bls.n	800feee <_fwalk_reent+0x3a>
 800fede:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800fee2:	3301      	adds	r3, #1
 800fee4:	d003      	beq.n	800feee <_fwalk_reent+0x3a>
 800fee6:	4629      	mov	r1, r5
 800fee8:	4630      	mov	r0, r6
 800feea:	47c0      	blx	r8
 800feec:	4307      	orrs	r7, r0
 800feee:	3568      	adds	r5, #104	; 0x68
 800fef0:	e7e9      	b.n	800fec6 <_fwalk_reent+0x12>

0800fef2 <__retarget_lock_init_recursive>:
 800fef2:	4770      	bx	lr

0800fef4 <__retarget_lock_acquire_recursive>:
 800fef4:	4770      	bx	lr

0800fef6 <__retarget_lock_release_recursive>:
 800fef6:	4770      	bx	lr

0800fef8 <__swhatbuf_r>:
 800fef8:	b570      	push	{r4, r5, r6, lr}
 800fefa:	460e      	mov	r6, r1
 800fefc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ff00:	2900      	cmp	r1, #0
 800ff02:	b096      	sub	sp, #88	; 0x58
 800ff04:	4614      	mov	r4, r2
 800ff06:	461d      	mov	r5, r3
 800ff08:	da08      	bge.n	800ff1c <__swhatbuf_r+0x24>
 800ff0a:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800ff0e:	2200      	movs	r2, #0
 800ff10:	602a      	str	r2, [r5, #0]
 800ff12:	061a      	lsls	r2, r3, #24
 800ff14:	d410      	bmi.n	800ff38 <__swhatbuf_r+0x40>
 800ff16:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ff1a:	e00e      	b.n	800ff3a <__swhatbuf_r+0x42>
 800ff1c:	466a      	mov	r2, sp
 800ff1e:	f000 f951 	bl	80101c4 <_fstat_r>
 800ff22:	2800      	cmp	r0, #0
 800ff24:	dbf1      	blt.n	800ff0a <__swhatbuf_r+0x12>
 800ff26:	9a01      	ldr	r2, [sp, #4]
 800ff28:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800ff2c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800ff30:	425a      	negs	r2, r3
 800ff32:	415a      	adcs	r2, r3
 800ff34:	602a      	str	r2, [r5, #0]
 800ff36:	e7ee      	b.n	800ff16 <__swhatbuf_r+0x1e>
 800ff38:	2340      	movs	r3, #64	; 0x40
 800ff3a:	2000      	movs	r0, #0
 800ff3c:	6023      	str	r3, [r4, #0]
 800ff3e:	b016      	add	sp, #88	; 0x58
 800ff40:	bd70      	pop	{r4, r5, r6, pc}
	...

0800ff44 <__smakebuf_r>:
 800ff44:	898b      	ldrh	r3, [r1, #12]
 800ff46:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800ff48:	079d      	lsls	r5, r3, #30
 800ff4a:	4606      	mov	r6, r0
 800ff4c:	460c      	mov	r4, r1
 800ff4e:	d507      	bpl.n	800ff60 <__smakebuf_r+0x1c>
 800ff50:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800ff54:	6023      	str	r3, [r4, #0]
 800ff56:	6123      	str	r3, [r4, #16]
 800ff58:	2301      	movs	r3, #1
 800ff5a:	6163      	str	r3, [r4, #20]
 800ff5c:	b002      	add	sp, #8
 800ff5e:	bd70      	pop	{r4, r5, r6, pc}
 800ff60:	ab01      	add	r3, sp, #4
 800ff62:	466a      	mov	r2, sp
 800ff64:	f7ff ffc8 	bl	800fef8 <__swhatbuf_r>
 800ff68:	9900      	ldr	r1, [sp, #0]
 800ff6a:	4605      	mov	r5, r0
 800ff6c:	4630      	mov	r0, r6
 800ff6e:	f7ff f9db 	bl	800f328 <_malloc_r>
 800ff72:	b948      	cbnz	r0, 800ff88 <__smakebuf_r+0x44>
 800ff74:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ff78:	059a      	lsls	r2, r3, #22
 800ff7a:	d4ef      	bmi.n	800ff5c <__smakebuf_r+0x18>
 800ff7c:	f023 0303 	bic.w	r3, r3, #3
 800ff80:	f043 0302 	orr.w	r3, r3, #2
 800ff84:	81a3      	strh	r3, [r4, #12]
 800ff86:	e7e3      	b.n	800ff50 <__smakebuf_r+0xc>
 800ff88:	4b0d      	ldr	r3, [pc, #52]	; (800ffc0 <__smakebuf_r+0x7c>)
 800ff8a:	62b3      	str	r3, [r6, #40]	; 0x28
 800ff8c:	89a3      	ldrh	r3, [r4, #12]
 800ff8e:	6020      	str	r0, [r4, #0]
 800ff90:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ff94:	81a3      	strh	r3, [r4, #12]
 800ff96:	9b00      	ldr	r3, [sp, #0]
 800ff98:	6163      	str	r3, [r4, #20]
 800ff9a:	9b01      	ldr	r3, [sp, #4]
 800ff9c:	6120      	str	r0, [r4, #16]
 800ff9e:	b15b      	cbz	r3, 800ffb8 <__smakebuf_r+0x74>
 800ffa0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ffa4:	4630      	mov	r0, r6
 800ffa6:	f000 f91f 	bl	80101e8 <_isatty_r>
 800ffaa:	b128      	cbz	r0, 800ffb8 <__smakebuf_r+0x74>
 800ffac:	89a3      	ldrh	r3, [r4, #12]
 800ffae:	f023 0303 	bic.w	r3, r3, #3
 800ffb2:	f043 0301 	orr.w	r3, r3, #1
 800ffb6:	81a3      	strh	r3, [r4, #12]
 800ffb8:	89a0      	ldrh	r0, [r4, #12]
 800ffba:	4305      	orrs	r5, r0
 800ffbc:	81a5      	strh	r5, [r4, #12]
 800ffbe:	e7cd      	b.n	800ff5c <__smakebuf_r+0x18>
 800ffc0:	0800fd51 	.word	0x0800fd51

0800ffc4 <memmove>:
 800ffc4:	4288      	cmp	r0, r1
 800ffc6:	b510      	push	{r4, lr}
 800ffc8:	eb01 0402 	add.w	r4, r1, r2
 800ffcc:	d902      	bls.n	800ffd4 <memmove+0x10>
 800ffce:	4284      	cmp	r4, r0
 800ffd0:	4623      	mov	r3, r4
 800ffd2:	d807      	bhi.n	800ffe4 <memmove+0x20>
 800ffd4:	1e43      	subs	r3, r0, #1
 800ffd6:	42a1      	cmp	r1, r4
 800ffd8:	d008      	beq.n	800ffec <memmove+0x28>
 800ffda:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ffde:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ffe2:	e7f8      	b.n	800ffd6 <memmove+0x12>
 800ffe4:	4402      	add	r2, r0
 800ffe6:	4601      	mov	r1, r0
 800ffe8:	428a      	cmp	r2, r1
 800ffea:	d100      	bne.n	800ffee <memmove+0x2a>
 800ffec:	bd10      	pop	{r4, pc}
 800ffee:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800fff2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800fff6:	e7f7      	b.n	800ffe8 <memmove+0x24>

0800fff8 <__malloc_lock>:
 800fff8:	4801      	ldr	r0, [pc, #4]	; (8010000 <__malloc_lock+0x8>)
 800fffa:	f7ff bf7b 	b.w	800fef4 <__retarget_lock_acquire_recursive>
 800fffe:	bf00      	nop
 8010000:	20000864 	.word	0x20000864

08010004 <__malloc_unlock>:
 8010004:	4801      	ldr	r0, [pc, #4]	; (801000c <__malloc_unlock+0x8>)
 8010006:	f7ff bf76 	b.w	800fef6 <__retarget_lock_release_recursive>
 801000a:	bf00      	nop
 801000c:	20000864 	.word	0x20000864

08010010 <_realloc_r>:
 8010010:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010014:	4680      	mov	r8, r0
 8010016:	4614      	mov	r4, r2
 8010018:	460e      	mov	r6, r1
 801001a:	b921      	cbnz	r1, 8010026 <_realloc_r+0x16>
 801001c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010020:	4611      	mov	r1, r2
 8010022:	f7ff b981 	b.w	800f328 <_malloc_r>
 8010026:	b92a      	cbnz	r2, 8010034 <_realloc_r+0x24>
 8010028:	f7ff f912 	bl	800f250 <_free_r>
 801002c:	4625      	mov	r5, r4
 801002e:	4628      	mov	r0, r5
 8010030:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010034:	f000 f8fa 	bl	801022c <_malloc_usable_size_r>
 8010038:	4284      	cmp	r4, r0
 801003a:	4607      	mov	r7, r0
 801003c:	d802      	bhi.n	8010044 <_realloc_r+0x34>
 801003e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8010042:	d812      	bhi.n	801006a <_realloc_r+0x5a>
 8010044:	4621      	mov	r1, r4
 8010046:	4640      	mov	r0, r8
 8010048:	f7ff f96e 	bl	800f328 <_malloc_r>
 801004c:	4605      	mov	r5, r0
 801004e:	2800      	cmp	r0, #0
 8010050:	d0ed      	beq.n	801002e <_realloc_r+0x1e>
 8010052:	42bc      	cmp	r4, r7
 8010054:	4622      	mov	r2, r4
 8010056:	4631      	mov	r1, r6
 8010058:	bf28      	it	cs
 801005a:	463a      	movcs	r2, r7
 801005c:	f7fe fc12 	bl	800e884 <memcpy>
 8010060:	4631      	mov	r1, r6
 8010062:	4640      	mov	r0, r8
 8010064:	f7ff f8f4 	bl	800f250 <_free_r>
 8010068:	e7e1      	b.n	801002e <_realloc_r+0x1e>
 801006a:	4635      	mov	r5, r6
 801006c:	e7df      	b.n	801002e <_realloc_r+0x1e>

0801006e <_raise_r>:
 801006e:	291f      	cmp	r1, #31
 8010070:	b538      	push	{r3, r4, r5, lr}
 8010072:	4604      	mov	r4, r0
 8010074:	460d      	mov	r5, r1
 8010076:	d904      	bls.n	8010082 <_raise_r+0x14>
 8010078:	2316      	movs	r3, #22
 801007a:	6003      	str	r3, [r0, #0]
 801007c:	f04f 30ff 	mov.w	r0, #4294967295
 8010080:	bd38      	pop	{r3, r4, r5, pc}
 8010082:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8010084:	b112      	cbz	r2, 801008c <_raise_r+0x1e>
 8010086:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801008a:	b94b      	cbnz	r3, 80100a0 <_raise_r+0x32>
 801008c:	4620      	mov	r0, r4
 801008e:	f000 f831 	bl	80100f4 <_getpid_r>
 8010092:	462a      	mov	r2, r5
 8010094:	4601      	mov	r1, r0
 8010096:	4620      	mov	r0, r4
 8010098:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801009c:	f000 b818 	b.w	80100d0 <_kill_r>
 80100a0:	2b01      	cmp	r3, #1
 80100a2:	d00a      	beq.n	80100ba <_raise_r+0x4c>
 80100a4:	1c59      	adds	r1, r3, #1
 80100a6:	d103      	bne.n	80100b0 <_raise_r+0x42>
 80100a8:	2316      	movs	r3, #22
 80100aa:	6003      	str	r3, [r0, #0]
 80100ac:	2001      	movs	r0, #1
 80100ae:	e7e7      	b.n	8010080 <_raise_r+0x12>
 80100b0:	2400      	movs	r4, #0
 80100b2:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80100b6:	4628      	mov	r0, r5
 80100b8:	4798      	blx	r3
 80100ba:	2000      	movs	r0, #0
 80100bc:	e7e0      	b.n	8010080 <_raise_r+0x12>
	...

080100c0 <raise>:
 80100c0:	4b02      	ldr	r3, [pc, #8]	; (80100cc <raise+0xc>)
 80100c2:	4601      	mov	r1, r0
 80100c4:	6818      	ldr	r0, [r3, #0]
 80100c6:	f7ff bfd2 	b.w	801006e <_raise_r>
 80100ca:	bf00      	nop
 80100cc:	20000020 	.word	0x20000020

080100d0 <_kill_r>:
 80100d0:	b538      	push	{r3, r4, r5, lr}
 80100d2:	4d07      	ldr	r5, [pc, #28]	; (80100f0 <_kill_r+0x20>)
 80100d4:	2300      	movs	r3, #0
 80100d6:	4604      	mov	r4, r0
 80100d8:	4608      	mov	r0, r1
 80100da:	4611      	mov	r1, r2
 80100dc:	602b      	str	r3, [r5, #0]
 80100de:	f7f2 ffa1 	bl	8003024 <_kill>
 80100e2:	1c43      	adds	r3, r0, #1
 80100e4:	d102      	bne.n	80100ec <_kill_r+0x1c>
 80100e6:	682b      	ldr	r3, [r5, #0]
 80100e8:	b103      	cbz	r3, 80100ec <_kill_r+0x1c>
 80100ea:	6023      	str	r3, [r4, #0]
 80100ec:	bd38      	pop	{r3, r4, r5, pc}
 80100ee:	bf00      	nop
 80100f0:	20000868 	.word	0x20000868

080100f4 <_getpid_r>:
 80100f4:	f7f2 bf8e 	b.w	8003014 <_getpid>

080100f8 <__sread>:
 80100f8:	b510      	push	{r4, lr}
 80100fa:	460c      	mov	r4, r1
 80100fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010100:	f000 f89c 	bl	801023c <_read_r>
 8010104:	2800      	cmp	r0, #0
 8010106:	bfab      	itete	ge
 8010108:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801010a:	89a3      	ldrhlt	r3, [r4, #12]
 801010c:	181b      	addge	r3, r3, r0
 801010e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8010112:	bfac      	ite	ge
 8010114:	6563      	strge	r3, [r4, #84]	; 0x54
 8010116:	81a3      	strhlt	r3, [r4, #12]
 8010118:	bd10      	pop	{r4, pc}

0801011a <__swrite>:
 801011a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801011e:	461f      	mov	r7, r3
 8010120:	898b      	ldrh	r3, [r1, #12]
 8010122:	05db      	lsls	r3, r3, #23
 8010124:	4605      	mov	r5, r0
 8010126:	460c      	mov	r4, r1
 8010128:	4616      	mov	r6, r2
 801012a:	d505      	bpl.n	8010138 <__swrite+0x1e>
 801012c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010130:	2302      	movs	r3, #2
 8010132:	2200      	movs	r2, #0
 8010134:	f000 f868 	bl	8010208 <_lseek_r>
 8010138:	89a3      	ldrh	r3, [r4, #12]
 801013a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801013e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8010142:	81a3      	strh	r3, [r4, #12]
 8010144:	4632      	mov	r2, r6
 8010146:	463b      	mov	r3, r7
 8010148:	4628      	mov	r0, r5
 801014a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801014e:	f000 b817 	b.w	8010180 <_write_r>

08010152 <__sseek>:
 8010152:	b510      	push	{r4, lr}
 8010154:	460c      	mov	r4, r1
 8010156:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801015a:	f000 f855 	bl	8010208 <_lseek_r>
 801015e:	1c43      	adds	r3, r0, #1
 8010160:	89a3      	ldrh	r3, [r4, #12]
 8010162:	bf15      	itete	ne
 8010164:	6560      	strne	r0, [r4, #84]	; 0x54
 8010166:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801016a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801016e:	81a3      	strheq	r3, [r4, #12]
 8010170:	bf18      	it	ne
 8010172:	81a3      	strhne	r3, [r4, #12]
 8010174:	bd10      	pop	{r4, pc}

08010176 <__sclose>:
 8010176:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801017a:	f000 b813 	b.w	80101a4 <_close_r>
	...

08010180 <_write_r>:
 8010180:	b538      	push	{r3, r4, r5, lr}
 8010182:	4d07      	ldr	r5, [pc, #28]	; (80101a0 <_write_r+0x20>)
 8010184:	4604      	mov	r4, r0
 8010186:	4608      	mov	r0, r1
 8010188:	4611      	mov	r1, r2
 801018a:	2200      	movs	r2, #0
 801018c:	602a      	str	r2, [r5, #0]
 801018e:	461a      	mov	r2, r3
 8010190:	f7f2 ff7f 	bl	8003092 <_write>
 8010194:	1c43      	adds	r3, r0, #1
 8010196:	d102      	bne.n	801019e <_write_r+0x1e>
 8010198:	682b      	ldr	r3, [r5, #0]
 801019a:	b103      	cbz	r3, 801019e <_write_r+0x1e>
 801019c:	6023      	str	r3, [r4, #0]
 801019e:	bd38      	pop	{r3, r4, r5, pc}
 80101a0:	20000868 	.word	0x20000868

080101a4 <_close_r>:
 80101a4:	b538      	push	{r3, r4, r5, lr}
 80101a6:	4d06      	ldr	r5, [pc, #24]	; (80101c0 <_close_r+0x1c>)
 80101a8:	2300      	movs	r3, #0
 80101aa:	4604      	mov	r4, r0
 80101ac:	4608      	mov	r0, r1
 80101ae:	602b      	str	r3, [r5, #0]
 80101b0:	f7f2 ff8b 	bl	80030ca <_close>
 80101b4:	1c43      	adds	r3, r0, #1
 80101b6:	d102      	bne.n	80101be <_close_r+0x1a>
 80101b8:	682b      	ldr	r3, [r5, #0]
 80101ba:	b103      	cbz	r3, 80101be <_close_r+0x1a>
 80101bc:	6023      	str	r3, [r4, #0]
 80101be:	bd38      	pop	{r3, r4, r5, pc}
 80101c0:	20000868 	.word	0x20000868

080101c4 <_fstat_r>:
 80101c4:	b538      	push	{r3, r4, r5, lr}
 80101c6:	4d07      	ldr	r5, [pc, #28]	; (80101e4 <_fstat_r+0x20>)
 80101c8:	2300      	movs	r3, #0
 80101ca:	4604      	mov	r4, r0
 80101cc:	4608      	mov	r0, r1
 80101ce:	4611      	mov	r1, r2
 80101d0:	602b      	str	r3, [r5, #0]
 80101d2:	f7f2 ff86 	bl	80030e2 <_fstat>
 80101d6:	1c43      	adds	r3, r0, #1
 80101d8:	d102      	bne.n	80101e0 <_fstat_r+0x1c>
 80101da:	682b      	ldr	r3, [r5, #0]
 80101dc:	b103      	cbz	r3, 80101e0 <_fstat_r+0x1c>
 80101de:	6023      	str	r3, [r4, #0]
 80101e0:	bd38      	pop	{r3, r4, r5, pc}
 80101e2:	bf00      	nop
 80101e4:	20000868 	.word	0x20000868

080101e8 <_isatty_r>:
 80101e8:	b538      	push	{r3, r4, r5, lr}
 80101ea:	4d06      	ldr	r5, [pc, #24]	; (8010204 <_isatty_r+0x1c>)
 80101ec:	2300      	movs	r3, #0
 80101ee:	4604      	mov	r4, r0
 80101f0:	4608      	mov	r0, r1
 80101f2:	602b      	str	r3, [r5, #0]
 80101f4:	f7f2 ff85 	bl	8003102 <_isatty>
 80101f8:	1c43      	adds	r3, r0, #1
 80101fa:	d102      	bne.n	8010202 <_isatty_r+0x1a>
 80101fc:	682b      	ldr	r3, [r5, #0]
 80101fe:	b103      	cbz	r3, 8010202 <_isatty_r+0x1a>
 8010200:	6023      	str	r3, [r4, #0]
 8010202:	bd38      	pop	{r3, r4, r5, pc}
 8010204:	20000868 	.word	0x20000868

08010208 <_lseek_r>:
 8010208:	b538      	push	{r3, r4, r5, lr}
 801020a:	4d07      	ldr	r5, [pc, #28]	; (8010228 <_lseek_r+0x20>)
 801020c:	4604      	mov	r4, r0
 801020e:	4608      	mov	r0, r1
 8010210:	4611      	mov	r1, r2
 8010212:	2200      	movs	r2, #0
 8010214:	602a      	str	r2, [r5, #0]
 8010216:	461a      	mov	r2, r3
 8010218:	f7f2 ff7e 	bl	8003118 <_lseek>
 801021c:	1c43      	adds	r3, r0, #1
 801021e:	d102      	bne.n	8010226 <_lseek_r+0x1e>
 8010220:	682b      	ldr	r3, [r5, #0]
 8010222:	b103      	cbz	r3, 8010226 <_lseek_r+0x1e>
 8010224:	6023      	str	r3, [r4, #0]
 8010226:	bd38      	pop	{r3, r4, r5, pc}
 8010228:	20000868 	.word	0x20000868

0801022c <_malloc_usable_size_r>:
 801022c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010230:	1f18      	subs	r0, r3, #4
 8010232:	2b00      	cmp	r3, #0
 8010234:	bfbc      	itt	lt
 8010236:	580b      	ldrlt	r3, [r1, r0]
 8010238:	18c0      	addlt	r0, r0, r3
 801023a:	4770      	bx	lr

0801023c <_read_r>:
 801023c:	b538      	push	{r3, r4, r5, lr}
 801023e:	4d07      	ldr	r5, [pc, #28]	; (801025c <_read_r+0x20>)
 8010240:	4604      	mov	r4, r0
 8010242:	4608      	mov	r0, r1
 8010244:	4611      	mov	r1, r2
 8010246:	2200      	movs	r2, #0
 8010248:	602a      	str	r2, [r5, #0]
 801024a:	461a      	mov	r2, r3
 801024c:	f7f2 ff04 	bl	8003058 <_read>
 8010250:	1c43      	adds	r3, r0, #1
 8010252:	d102      	bne.n	801025a <_read_r+0x1e>
 8010254:	682b      	ldr	r3, [r5, #0]
 8010256:	b103      	cbz	r3, 801025a <_read_r+0x1e>
 8010258:	6023      	str	r3, [r4, #0]
 801025a:	bd38      	pop	{r3, r4, r5, pc}
 801025c:	20000868 	.word	0x20000868

08010260 <fmax>:
 8010260:	b508      	push	{r3, lr}
 8010262:	ed2d 8b04 	vpush	{d8-d9}
 8010266:	eeb0 8a40 	vmov.f32	s16, s0
 801026a:	eef0 8a60 	vmov.f32	s17, s1
 801026e:	eeb0 9a41 	vmov.f32	s18, s2
 8010272:	eef0 9a61 	vmov.f32	s19, s3
 8010276:	f000 f81b 	bl	80102b0 <__fpclassifyd>
 801027a:	b168      	cbz	r0, 8010298 <fmax+0x38>
 801027c:	eeb0 0a49 	vmov.f32	s0, s18
 8010280:	eef0 0a69 	vmov.f32	s1, s19
 8010284:	f000 f814 	bl	80102b0 <__fpclassifyd>
 8010288:	b150      	cbz	r0, 80102a0 <fmax+0x40>
 801028a:	ec53 2b19 	vmov	r2, r3, d9
 801028e:	ec51 0b18 	vmov	r0, r1, d8
 8010292:	f7f0 fc59 	bl	8000b48 <__aeabi_dcmpgt>
 8010296:	b918      	cbnz	r0, 80102a0 <fmax+0x40>
 8010298:	eeb0 8a49 	vmov.f32	s16, s18
 801029c:	eef0 8a69 	vmov.f32	s17, s19
 80102a0:	eeb0 0a48 	vmov.f32	s0, s16
 80102a4:	eef0 0a68 	vmov.f32	s1, s17
 80102a8:	ecbd 8b04 	vpop	{d8-d9}
 80102ac:	bd08      	pop	{r3, pc}
	...

080102b0 <__fpclassifyd>:
 80102b0:	ec51 0b10 	vmov	r0, r1, d0
 80102b4:	b510      	push	{r4, lr}
 80102b6:	f031 4400 	bics.w	r4, r1, #2147483648	; 0x80000000
 80102ba:	460b      	mov	r3, r1
 80102bc:	d019      	beq.n	80102f2 <__fpclassifyd+0x42>
 80102be:	f5a1 1280 	sub.w	r2, r1, #1048576	; 0x100000
 80102c2:	490e      	ldr	r1, [pc, #56]	; (80102fc <__fpclassifyd+0x4c>)
 80102c4:	428a      	cmp	r2, r1
 80102c6:	d90e      	bls.n	80102e6 <__fpclassifyd+0x36>
 80102c8:	f103 42ff 	add.w	r2, r3, #2139095040	; 0x7f800000
 80102cc:	f502 02e0 	add.w	r2, r2, #7340032	; 0x700000
 80102d0:	428a      	cmp	r2, r1
 80102d2:	d908      	bls.n	80102e6 <__fpclassifyd+0x36>
 80102d4:	4a0a      	ldr	r2, [pc, #40]	; (8010300 <__fpclassifyd+0x50>)
 80102d6:	4213      	tst	r3, r2
 80102d8:	d007      	beq.n	80102ea <__fpclassifyd+0x3a>
 80102da:	4294      	cmp	r4, r2
 80102dc:	d107      	bne.n	80102ee <__fpclassifyd+0x3e>
 80102de:	fab0 f080 	clz	r0, r0
 80102e2:	0940      	lsrs	r0, r0, #5
 80102e4:	bd10      	pop	{r4, pc}
 80102e6:	2004      	movs	r0, #4
 80102e8:	e7fc      	b.n	80102e4 <__fpclassifyd+0x34>
 80102ea:	2003      	movs	r0, #3
 80102ec:	e7fa      	b.n	80102e4 <__fpclassifyd+0x34>
 80102ee:	2000      	movs	r0, #0
 80102f0:	e7f8      	b.n	80102e4 <__fpclassifyd+0x34>
 80102f2:	2800      	cmp	r0, #0
 80102f4:	d1ee      	bne.n	80102d4 <__fpclassifyd+0x24>
 80102f6:	2002      	movs	r0, #2
 80102f8:	e7f4      	b.n	80102e4 <__fpclassifyd+0x34>
 80102fa:	bf00      	nop
 80102fc:	7fdfffff 	.word	0x7fdfffff
 8010300:	7ff00000 	.word	0x7ff00000

08010304 <atan2>:
 8010304:	f000 b86c 	b.w	80103e0 <__ieee754_atan2>

08010308 <log>:
 8010308:	b538      	push	{r3, r4, r5, lr}
 801030a:	ed2d 8b02 	vpush	{d8}
 801030e:	ec55 4b10 	vmov	r4, r5, d0
 8010312:	f000 f931 	bl	8010578 <__ieee754_log>
 8010316:	4622      	mov	r2, r4
 8010318:	462b      	mov	r3, r5
 801031a:	4620      	mov	r0, r4
 801031c:	4629      	mov	r1, r5
 801031e:	eeb0 8a40 	vmov.f32	s16, s0
 8010322:	eef0 8a60 	vmov.f32	s17, s1
 8010326:	f7f0 fc19 	bl	8000b5c <__aeabi_dcmpun>
 801032a:	b998      	cbnz	r0, 8010354 <log+0x4c>
 801032c:	2200      	movs	r2, #0
 801032e:	2300      	movs	r3, #0
 8010330:	4620      	mov	r0, r4
 8010332:	4629      	mov	r1, r5
 8010334:	f7f0 fc08 	bl	8000b48 <__aeabi_dcmpgt>
 8010338:	b960      	cbnz	r0, 8010354 <log+0x4c>
 801033a:	2200      	movs	r2, #0
 801033c:	2300      	movs	r3, #0
 801033e:	4620      	mov	r0, r4
 8010340:	4629      	mov	r1, r5
 8010342:	f7f0 fbd9 	bl	8000af8 <__aeabi_dcmpeq>
 8010346:	b160      	cbz	r0, 8010362 <log+0x5a>
 8010348:	f7fb fa34 	bl	800b7b4 <__errno>
 801034c:	ed9f 8b0a 	vldr	d8, [pc, #40]	; 8010378 <log+0x70>
 8010350:	2322      	movs	r3, #34	; 0x22
 8010352:	6003      	str	r3, [r0, #0]
 8010354:	eeb0 0a48 	vmov.f32	s0, s16
 8010358:	eef0 0a68 	vmov.f32	s1, s17
 801035c:	ecbd 8b02 	vpop	{d8}
 8010360:	bd38      	pop	{r3, r4, r5, pc}
 8010362:	f7fb fa27 	bl	800b7b4 <__errno>
 8010366:	ecbd 8b02 	vpop	{d8}
 801036a:	2321      	movs	r3, #33	; 0x21
 801036c:	6003      	str	r3, [r0, #0]
 801036e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010372:	4803      	ldr	r0, [pc, #12]	; (8010380 <log+0x78>)
 8010374:	f7ff bb04 	b.w	800f980 <nan>
 8010378:	00000000 	.word	0x00000000
 801037c:	fff00000 	.word	0xfff00000
 8010380:	080113a7 	.word	0x080113a7

08010384 <sqrt>:
 8010384:	b538      	push	{r3, r4, r5, lr}
 8010386:	ed2d 8b02 	vpush	{d8}
 801038a:	ec55 4b10 	vmov	r4, r5, d0
 801038e:	f000 faad 	bl	80108ec <__ieee754_sqrt>
 8010392:	4622      	mov	r2, r4
 8010394:	462b      	mov	r3, r5
 8010396:	4620      	mov	r0, r4
 8010398:	4629      	mov	r1, r5
 801039a:	eeb0 8a40 	vmov.f32	s16, s0
 801039e:	eef0 8a60 	vmov.f32	s17, s1
 80103a2:	f7f0 fbdb 	bl	8000b5c <__aeabi_dcmpun>
 80103a6:	b990      	cbnz	r0, 80103ce <sqrt+0x4a>
 80103a8:	2200      	movs	r2, #0
 80103aa:	2300      	movs	r3, #0
 80103ac:	4620      	mov	r0, r4
 80103ae:	4629      	mov	r1, r5
 80103b0:	f7f0 fbac 	bl	8000b0c <__aeabi_dcmplt>
 80103b4:	b158      	cbz	r0, 80103ce <sqrt+0x4a>
 80103b6:	f7fb f9fd 	bl	800b7b4 <__errno>
 80103ba:	2321      	movs	r3, #33	; 0x21
 80103bc:	6003      	str	r3, [r0, #0]
 80103be:	2200      	movs	r2, #0
 80103c0:	2300      	movs	r3, #0
 80103c2:	4610      	mov	r0, r2
 80103c4:	4619      	mov	r1, r3
 80103c6:	f7f0 fa59 	bl	800087c <__aeabi_ddiv>
 80103ca:	ec41 0b18 	vmov	d8, r0, r1
 80103ce:	eeb0 0a48 	vmov.f32	s0, s16
 80103d2:	eef0 0a68 	vmov.f32	s1, s17
 80103d6:	ecbd 8b02 	vpop	{d8}
 80103da:	bd38      	pop	{r3, r4, r5, pc}
 80103dc:	0000      	movs	r0, r0
	...

080103e0 <__ieee754_atan2>:
 80103e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80103e4:	ec57 6b11 	vmov	r6, r7, d1
 80103e8:	4273      	negs	r3, r6
 80103ea:	f8df e184 	ldr.w	lr, [pc, #388]	; 8010570 <__ieee754_atan2+0x190>
 80103ee:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 80103f2:	4333      	orrs	r3, r6
 80103f4:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 80103f8:	4573      	cmp	r3, lr
 80103fa:	ec51 0b10 	vmov	r0, r1, d0
 80103fe:	ee11 8a10 	vmov	r8, s2
 8010402:	d80a      	bhi.n	801041a <__ieee754_atan2+0x3a>
 8010404:	4244      	negs	r4, r0
 8010406:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801040a:	4304      	orrs	r4, r0
 801040c:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 8010410:	4574      	cmp	r4, lr
 8010412:	ee10 9a10 	vmov	r9, s0
 8010416:	468c      	mov	ip, r1
 8010418:	d907      	bls.n	801042a <__ieee754_atan2+0x4a>
 801041a:	4632      	mov	r2, r6
 801041c:	463b      	mov	r3, r7
 801041e:	f7ef ff4d 	bl	80002bc <__adddf3>
 8010422:	ec41 0b10 	vmov	d0, r0, r1
 8010426:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801042a:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 801042e:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8010432:	4334      	orrs	r4, r6
 8010434:	d103      	bne.n	801043e <__ieee754_atan2+0x5e>
 8010436:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801043a:	f000 bb09 	b.w	8010a50 <atan>
 801043e:	17bc      	asrs	r4, r7, #30
 8010440:	f004 0402 	and.w	r4, r4, #2
 8010444:	ea53 0909 	orrs.w	r9, r3, r9
 8010448:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 801044c:	d107      	bne.n	801045e <__ieee754_atan2+0x7e>
 801044e:	2c02      	cmp	r4, #2
 8010450:	d060      	beq.n	8010514 <__ieee754_atan2+0x134>
 8010452:	2c03      	cmp	r4, #3
 8010454:	d1e5      	bne.n	8010422 <__ieee754_atan2+0x42>
 8010456:	a142      	add	r1, pc, #264	; (adr r1, 8010560 <__ieee754_atan2+0x180>)
 8010458:	e9d1 0100 	ldrd	r0, r1, [r1]
 801045c:	e7e1      	b.n	8010422 <__ieee754_atan2+0x42>
 801045e:	ea52 0808 	orrs.w	r8, r2, r8
 8010462:	d106      	bne.n	8010472 <__ieee754_atan2+0x92>
 8010464:	f1bc 0f00 	cmp.w	ip, #0
 8010468:	da5f      	bge.n	801052a <__ieee754_atan2+0x14a>
 801046a:	a13f      	add	r1, pc, #252	; (adr r1, 8010568 <__ieee754_atan2+0x188>)
 801046c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010470:	e7d7      	b.n	8010422 <__ieee754_atan2+0x42>
 8010472:	4572      	cmp	r2, lr
 8010474:	d10f      	bne.n	8010496 <__ieee754_atan2+0xb6>
 8010476:	4293      	cmp	r3, r2
 8010478:	f104 34ff 	add.w	r4, r4, #4294967295
 801047c:	d107      	bne.n	801048e <__ieee754_atan2+0xae>
 801047e:	2c02      	cmp	r4, #2
 8010480:	d84c      	bhi.n	801051c <__ieee754_atan2+0x13c>
 8010482:	4b35      	ldr	r3, [pc, #212]	; (8010558 <__ieee754_atan2+0x178>)
 8010484:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 8010488:	e9d4 0100 	ldrd	r0, r1, [r4]
 801048c:	e7c9      	b.n	8010422 <__ieee754_atan2+0x42>
 801048e:	2c02      	cmp	r4, #2
 8010490:	d848      	bhi.n	8010524 <__ieee754_atan2+0x144>
 8010492:	4b32      	ldr	r3, [pc, #200]	; (801055c <__ieee754_atan2+0x17c>)
 8010494:	e7f6      	b.n	8010484 <__ieee754_atan2+0xa4>
 8010496:	4573      	cmp	r3, lr
 8010498:	d0e4      	beq.n	8010464 <__ieee754_atan2+0x84>
 801049a:	1a9b      	subs	r3, r3, r2
 801049c:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 80104a0:	ea4f 5223 	mov.w	r2, r3, asr #20
 80104a4:	da1e      	bge.n	80104e4 <__ieee754_atan2+0x104>
 80104a6:	2f00      	cmp	r7, #0
 80104a8:	da01      	bge.n	80104ae <__ieee754_atan2+0xce>
 80104aa:	323c      	adds	r2, #60	; 0x3c
 80104ac:	db1e      	blt.n	80104ec <__ieee754_atan2+0x10c>
 80104ae:	4632      	mov	r2, r6
 80104b0:	463b      	mov	r3, r7
 80104b2:	f7f0 f9e3 	bl	800087c <__aeabi_ddiv>
 80104b6:	ec41 0b10 	vmov	d0, r0, r1
 80104ba:	f000 fc69 	bl	8010d90 <fabs>
 80104be:	f000 fac7 	bl	8010a50 <atan>
 80104c2:	ec51 0b10 	vmov	r0, r1, d0
 80104c6:	2c01      	cmp	r4, #1
 80104c8:	d013      	beq.n	80104f2 <__ieee754_atan2+0x112>
 80104ca:	2c02      	cmp	r4, #2
 80104cc:	d015      	beq.n	80104fa <__ieee754_atan2+0x11a>
 80104ce:	2c00      	cmp	r4, #0
 80104d0:	d0a7      	beq.n	8010422 <__ieee754_atan2+0x42>
 80104d2:	a319      	add	r3, pc, #100	; (adr r3, 8010538 <__ieee754_atan2+0x158>)
 80104d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80104d8:	f7ef feee 	bl	80002b8 <__aeabi_dsub>
 80104dc:	a318      	add	r3, pc, #96	; (adr r3, 8010540 <__ieee754_atan2+0x160>)
 80104de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80104e2:	e014      	b.n	801050e <__ieee754_atan2+0x12e>
 80104e4:	a118      	add	r1, pc, #96	; (adr r1, 8010548 <__ieee754_atan2+0x168>)
 80104e6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80104ea:	e7ec      	b.n	80104c6 <__ieee754_atan2+0xe6>
 80104ec:	2000      	movs	r0, #0
 80104ee:	2100      	movs	r1, #0
 80104f0:	e7e9      	b.n	80104c6 <__ieee754_atan2+0xe6>
 80104f2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80104f6:	4619      	mov	r1, r3
 80104f8:	e793      	b.n	8010422 <__ieee754_atan2+0x42>
 80104fa:	a30f      	add	r3, pc, #60	; (adr r3, 8010538 <__ieee754_atan2+0x158>)
 80104fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010500:	f7ef feda 	bl	80002b8 <__aeabi_dsub>
 8010504:	4602      	mov	r2, r0
 8010506:	460b      	mov	r3, r1
 8010508:	a10d      	add	r1, pc, #52	; (adr r1, 8010540 <__ieee754_atan2+0x160>)
 801050a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801050e:	f7ef fed3 	bl	80002b8 <__aeabi_dsub>
 8010512:	e786      	b.n	8010422 <__ieee754_atan2+0x42>
 8010514:	a10a      	add	r1, pc, #40	; (adr r1, 8010540 <__ieee754_atan2+0x160>)
 8010516:	e9d1 0100 	ldrd	r0, r1, [r1]
 801051a:	e782      	b.n	8010422 <__ieee754_atan2+0x42>
 801051c:	a10c      	add	r1, pc, #48	; (adr r1, 8010550 <__ieee754_atan2+0x170>)
 801051e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010522:	e77e      	b.n	8010422 <__ieee754_atan2+0x42>
 8010524:	2000      	movs	r0, #0
 8010526:	2100      	movs	r1, #0
 8010528:	e77b      	b.n	8010422 <__ieee754_atan2+0x42>
 801052a:	a107      	add	r1, pc, #28	; (adr r1, 8010548 <__ieee754_atan2+0x168>)
 801052c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010530:	e777      	b.n	8010422 <__ieee754_atan2+0x42>
 8010532:	bf00      	nop
 8010534:	f3af 8000 	nop.w
 8010538:	33145c07 	.word	0x33145c07
 801053c:	3ca1a626 	.word	0x3ca1a626
 8010540:	54442d18 	.word	0x54442d18
 8010544:	400921fb 	.word	0x400921fb
 8010548:	54442d18 	.word	0x54442d18
 801054c:	3ff921fb 	.word	0x3ff921fb
 8010550:	54442d18 	.word	0x54442d18
 8010554:	3fe921fb 	.word	0x3fe921fb
 8010558:	08011768 	.word	0x08011768
 801055c:	08011780 	.word	0x08011780
 8010560:	54442d18 	.word	0x54442d18
 8010564:	c00921fb 	.word	0xc00921fb
 8010568:	54442d18 	.word	0x54442d18
 801056c:	bff921fb 	.word	0xbff921fb
 8010570:	7ff00000 	.word	0x7ff00000
 8010574:	00000000 	.word	0x00000000

08010578 <__ieee754_log>:
 8010578:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801057c:	ec51 0b10 	vmov	r0, r1, d0
 8010580:	ed2d 8b04 	vpush	{d8-d9}
 8010584:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8010588:	b083      	sub	sp, #12
 801058a:	460d      	mov	r5, r1
 801058c:	da29      	bge.n	80105e2 <__ieee754_log+0x6a>
 801058e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8010592:	4303      	orrs	r3, r0
 8010594:	ee10 2a10 	vmov	r2, s0
 8010598:	d10c      	bne.n	80105b4 <__ieee754_log+0x3c>
 801059a:	49cf      	ldr	r1, [pc, #828]	; (80108d8 <__ieee754_log+0x360>)
 801059c:	2200      	movs	r2, #0
 801059e:	2300      	movs	r3, #0
 80105a0:	2000      	movs	r0, #0
 80105a2:	f7f0 f96b 	bl	800087c <__aeabi_ddiv>
 80105a6:	ec41 0b10 	vmov	d0, r0, r1
 80105aa:	b003      	add	sp, #12
 80105ac:	ecbd 8b04 	vpop	{d8-d9}
 80105b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80105b4:	2900      	cmp	r1, #0
 80105b6:	da05      	bge.n	80105c4 <__ieee754_log+0x4c>
 80105b8:	460b      	mov	r3, r1
 80105ba:	f7ef fe7d 	bl	80002b8 <__aeabi_dsub>
 80105be:	2200      	movs	r2, #0
 80105c0:	2300      	movs	r3, #0
 80105c2:	e7ee      	b.n	80105a2 <__ieee754_log+0x2a>
 80105c4:	4bc5      	ldr	r3, [pc, #788]	; (80108dc <__ieee754_log+0x364>)
 80105c6:	2200      	movs	r2, #0
 80105c8:	f7f0 f82e 	bl	8000628 <__aeabi_dmul>
 80105cc:	f06f 0335 	mvn.w	r3, #53	; 0x35
 80105d0:	460d      	mov	r5, r1
 80105d2:	4ac3      	ldr	r2, [pc, #780]	; (80108e0 <__ieee754_log+0x368>)
 80105d4:	4295      	cmp	r5, r2
 80105d6:	dd06      	ble.n	80105e6 <__ieee754_log+0x6e>
 80105d8:	4602      	mov	r2, r0
 80105da:	460b      	mov	r3, r1
 80105dc:	f7ef fe6e 	bl	80002bc <__adddf3>
 80105e0:	e7e1      	b.n	80105a6 <__ieee754_log+0x2e>
 80105e2:	2300      	movs	r3, #0
 80105e4:	e7f5      	b.n	80105d2 <__ieee754_log+0x5a>
 80105e6:	152c      	asrs	r4, r5, #20
 80105e8:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 80105ec:	f3c5 0513 	ubfx	r5, r5, #0, #20
 80105f0:	441c      	add	r4, r3
 80105f2:	f505 2315 	add.w	r3, r5, #610304	; 0x95000
 80105f6:	f603 7364 	addw	r3, r3, #3940	; 0xf64
 80105fa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80105fe:	f083 527f 	eor.w	r2, r3, #1069547520	; 0x3fc00000
 8010602:	f482 1240 	eor.w	r2, r2, #3145728	; 0x300000
 8010606:	ea42 0105 	orr.w	r1, r2, r5
 801060a:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 801060e:	2200      	movs	r2, #0
 8010610:	4bb4      	ldr	r3, [pc, #720]	; (80108e4 <__ieee754_log+0x36c>)
 8010612:	f7ef fe51 	bl	80002b8 <__aeabi_dsub>
 8010616:	1cab      	adds	r3, r5, #2
 8010618:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801061c:	2b02      	cmp	r3, #2
 801061e:	4682      	mov	sl, r0
 8010620:	468b      	mov	fp, r1
 8010622:	f04f 0200 	mov.w	r2, #0
 8010626:	dc53      	bgt.n	80106d0 <__ieee754_log+0x158>
 8010628:	2300      	movs	r3, #0
 801062a:	f7f0 fa65 	bl	8000af8 <__aeabi_dcmpeq>
 801062e:	b1d0      	cbz	r0, 8010666 <__ieee754_log+0xee>
 8010630:	2c00      	cmp	r4, #0
 8010632:	f000 8122 	beq.w	801087a <__ieee754_log+0x302>
 8010636:	4620      	mov	r0, r4
 8010638:	f7ef ff8c 	bl	8000554 <__aeabi_i2d>
 801063c:	a390      	add	r3, pc, #576	; (adr r3, 8010880 <__ieee754_log+0x308>)
 801063e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010642:	4606      	mov	r6, r0
 8010644:	460f      	mov	r7, r1
 8010646:	f7ef ffef 	bl	8000628 <__aeabi_dmul>
 801064a:	a38f      	add	r3, pc, #572	; (adr r3, 8010888 <__ieee754_log+0x310>)
 801064c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010650:	4604      	mov	r4, r0
 8010652:	460d      	mov	r5, r1
 8010654:	4630      	mov	r0, r6
 8010656:	4639      	mov	r1, r7
 8010658:	f7ef ffe6 	bl	8000628 <__aeabi_dmul>
 801065c:	4602      	mov	r2, r0
 801065e:	460b      	mov	r3, r1
 8010660:	4620      	mov	r0, r4
 8010662:	4629      	mov	r1, r5
 8010664:	e7ba      	b.n	80105dc <__ieee754_log+0x64>
 8010666:	a38a      	add	r3, pc, #552	; (adr r3, 8010890 <__ieee754_log+0x318>)
 8010668:	e9d3 2300 	ldrd	r2, r3, [r3]
 801066c:	4650      	mov	r0, sl
 801066e:	4659      	mov	r1, fp
 8010670:	f7ef ffda 	bl	8000628 <__aeabi_dmul>
 8010674:	4602      	mov	r2, r0
 8010676:	460b      	mov	r3, r1
 8010678:	2000      	movs	r0, #0
 801067a:	499b      	ldr	r1, [pc, #620]	; (80108e8 <__ieee754_log+0x370>)
 801067c:	f7ef fe1c 	bl	80002b8 <__aeabi_dsub>
 8010680:	4652      	mov	r2, sl
 8010682:	4606      	mov	r6, r0
 8010684:	460f      	mov	r7, r1
 8010686:	465b      	mov	r3, fp
 8010688:	4650      	mov	r0, sl
 801068a:	4659      	mov	r1, fp
 801068c:	f7ef ffcc 	bl	8000628 <__aeabi_dmul>
 8010690:	4602      	mov	r2, r0
 8010692:	460b      	mov	r3, r1
 8010694:	4630      	mov	r0, r6
 8010696:	4639      	mov	r1, r7
 8010698:	f7ef ffc6 	bl	8000628 <__aeabi_dmul>
 801069c:	4606      	mov	r6, r0
 801069e:	460f      	mov	r7, r1
 80106a0:	b914      	cbnz	r4, 80106a8 <__ieee754_log+0x130>
 80106a2:	4632      	mov	r2, r6
 80106a4:	463b      	mov	r3, r7
 80106a6:	e0a2      	b.n	80107ee <__ieee754_log+0x276>
 80106a8:	4620      	mov	r0, r4
 80106aa:	f7ef ff53 	bl	8000554 <__aeabi_i2d>
 80106ae:	a374      	add	r3, pc, #464	; (adr r3, 8010880 <__ieee754_log+0x308>)
 80106b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80106b4:	4680      	mov	r8, r0
 80106b6:	4689      	mov	r9, r1
 80106b8:	f7ef ffb6 	bl	8000628 <__aeabi_dmul>
 80106bc:	a372      	add	r3, pc, #456	; (adr r3, 8010888 <__ieee754_log+0x310>)
 80106be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80106c2:	4604      	mov	r4, r0
 80106c4:	460d      	mov	r5, r1
 80106c6:	4640      	mov	r0, r8
 80106c8:	4649      	mov	r1, r9
 80106ca:	f7ef ffad 	bl	8000628 <__aeabi_dmul>
 80106ce:	e0a7      	b.n	8010820 <__ieee754_log+0x2a8>
 80106d0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80106d4:	f7ef fdf2 	bl	80002bc <__adddf3>
 80106d8:	4602      	mov	r2, r0
 80106da:	460b      	mov	r3, r1
 80106dc:	4650      	mov	r0, sl
 80106de:	4659      	mov	r1, fp
 80106e0:	f7f0 f8cc 	bl	800087c <__aeabi_ddiv>
 80106e4:	ec41 0b18 	vmov	d8, r0, r1
 80106e8:	4620      	mov	r0, r4
 80106ea:	f7ef ff33 	bl	8000554 <__aeabi_i2d>
 80106ee:	ec53 2b18 	vmov	r2, r3, d8
 80106f2:	ec41 0b19 	vmov	d9, r0, r1
 80106f6:	ec51 0b18 	vmov	r0, r1, d8
 80106fa:	f7ef ff95 	bl	8000628 <__aeabi_dmul>
 80106fe:	f5a5 23c2 	sub.w	r3, r5, #397312	; 0x61000
 8010702:	f2a3 437a 	subw	r3, r3, #1146	; 0x47a
 8010706:	9301      	str	r3, [sp, #4]
 8010708:	4602      	mov	r2, r0
 801070a:	460b      	mov	r3, r1
 801070c:	4680      	mov	r8, r0
 801070e:	4689      	mov	r9, r1
 8010710:	f7ef ff8a 	bl	8000628 <__aeabi_dmul>
 8010714:	a360      	add	r3, pc, #384	; (adr r3, 8010898 <__ieee754_log+0x320>)
 8010716:	e9d3 2300 	ldrd	r2, r3, [r3]
 801071a:	4606      	mov	r6, r0
 801071c:	460f      	mov	r7, r1
 801071e:	f7ef ff83 	bl	8000628 <__aeabi_dmul>
 8010722:	a35f      	add	r3, pc, #380	; (adr r3, 80108a0 <__ieee754_log+0x328>)
 8010724:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010728:	f7ef fdc8 	bl	80002bc <__adddf3>
 801072c:	4632      	mov	r2, r6
 801072e:	463b      	mov	r3, r7
 8010730:	f7ef ff7a 	bl	8000628 <__aeabi_dmul>
 8010734:	a35c      	add	r3, pc, #368	; (adr r3, 80108a8 <__ieee754_log+0x330>)
 8010736:	e9d3 2300 	ldrd	r2, r3, [r3]
 801073a:	f7ef fdbf 	bl	80002bc <__adddf3>
 801073e:	4632      	mov	r2, r6
 8010740:	463b      	mov	r3, r7
 8010742:	f7ef ff71 	bl	8000628 <__aeabi_dmul>
 8010746:	a35a      	add	r3, pc, #360	; (adr r3, 80108b0 <__ieee754_log+0x338>)
 8010748:	e9d3 2300 	ldrd	r2, r3, [r3]
 801074c:	f7ef fdb6 	bl	80002bc <__adddf3>
 8010750:	4642      	mov	r2, r8
 8010752:	464b      	mov	r3, r9
 8010754:	f7ef ff68 	bl	8000628 <__aeabi_dmul>
 8010758:	a357      	add	r3, pc, #348	; (adr r3, 80108b8 <__ieee754_log+0x340>)
 801075a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801075e:	4680      	mov	r8, r0
 8010760:	4689      	mov	r9, r1
 8010762:	4630      	mov	r0, r6
 8010764:	4639      	mov	r1, r7
 8010766:	f7ef ff5f 	bl	8000628 <__aeabi_dmul>
 801076a:	a355      	add	r3, pc, #340	; (adr r3, 80108c0 <__ieee754_log+0x348>)
 801076c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010770:	f7ef fda4 	bl	80002bc <__adddf3>
 8010774:	4632      	mov	r2, r6
 8010776:	463b      	mov	r3, r7
 8010778:	f7ef ff56 	bl	8000628 <__aeabi_dmul>
 801077c:	a352      	add	r3, pc, #328	; (adr r3, 80108c8 <__ieee754_log+0x350>)
 801077e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010782:	f7ef fd9b 	bl	80002bc <__adddf3>
 8010786:	4632      	mov	r2, r6
 8010788:	463b      	mov	r3, r7
 801078a:	f7ef ff4d 	bl	8000628 <__aeabi_dmul>
 801078e:	460b      	mov	r3, r1
 8010790:	4602      	mov	r2, r0
 8010792:	4649      	mov	r1, r9
 8010794:	4640      	mov	r0, r8
 8010796:	f7ef fd91 	bl	80002bc <__adddf3>
 801079a:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
 801079e:	9b01      	ldr	r3, [sp, #4]
 80107a0:	3551      	adds	r5, #81	; 0x51
 80107a2:	431d      	orrs	r5, r3
 80107a4:	2d00      	cmp	r5, #0
 80107a6:	4680      	mov	r8, r0
 80107a8:	4689      	mov	r9, r1
 80107aa:	dd48      	ble.n	801083e <__ieee754_log+0x2c6>
 80107ac:	4b4e      	ldr	r3, [pc, #312]	; (80108e8 <__ieee754_log+0x370>)
 80107ae:	2200      	movs	r2, #0
 80107b0:	4650      	mov	r0, sl
 80107b2:	4659      	mov	r1, fp
 80107b4:	f7ef ff38 	bl	8000628 <__aeabi_dmul>
 80107b8:	4652      	mov	r2, sl
 80107ba:	465b      	mov	r3, fp
 80107bc:	f7ef ff34 	bl	8000628 <__aeabi_dmul>
 80107c0:	4602      	mov	r2, r0
 80107c2:	460b      	mov	r3, r1
 80107c4:	4606      	mov	r6, r0
 80107c6:	460f      	mov	r7, r1
 80107c8:	4640      	mov	r0, r8
 80107ca:	4649      	mov	r1, r9
 80107cc:	f7ef fd76 	bl	80002bc <__adddf3>
 80107d0:	ec53 2b18 	vmov	r2, r3, d8
 80107d4:	f7ef ff28 	bl	8000628 <__aeabi_dmul>
 80107d8:	4680      	mov	r8, r0
 80107da:	4689      	mov	r9, r1
 80107dc:	b964      	cbnz	r4, 80107f8 <__ieee754_log+0x280>
 80107de:	4602      	mov	r2, r0
 80107e0:	460b      	mov	r3, r1
 80107e2:	4630      	mov	r0, r6
 80107e4:	4639      	mov	r1, r7
 80107e6:	f7ef fd67 	bl	80002b8 <__aeabi_dsub>
 80107ea:	4602      	mov	r2, r0
 80107ec:	460b      	mov	r3, r1
 80107ee:	4650      	mov	r0, sl
 80107f0:	4659      	mov	r1, fp
 80107f2:	f7ef fd61 	bl	80002b8 <__aeabi_dsub>
 80107f6:	e6d6      	b.n	80105a6 <__ieee754_log+0x2e>
 80107f8:	a321      	add	r3, pc, #132	; (adr r3, 8010880 <__ieee754_log+0x308>)
 80107fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80107fe:	ec51 0b19 	vmov	r0, r1, d9
 8010802:	f7ef ff11 	bl	8000628 <__aeabi_dmul>
 8010806:	a320      	add	r3, pc, #128	; (adr r3, 8010888 <__ieee754_log+0x310>)
 8010808:	e9d3 2300 	ldrd	r2, r3, [r3]
 801080c:	4604      	mov	r4, r0
 801080e:	460d      	mov	r5, r1
 8010810:	ec51 0b19 	vmov	r0, r1, d9
 8010814:	f7ef ff08 	bl	8000628 <__aeabi_dmul>
 8010818:	4642      	mov	r2, r8
 801081a:	464b      	mov	r3, r9
 801081c:	f7ef fd4e 	bl	80002bc <__adddf3>
 8010820:	4602      	mov	r2, r0
 8010822:	460b      	mov	r3, r1
 8010824:	4630      	mov	r0, r6
 8010826:	4639      	mov	r1, r7
 8010828:	f7ef fd46 	bl	80002b8 <__aeabi_dsub>
 801082c:	4652      	mov	r2, sl
 801082e:	465b      	mov	r3, fp
 8010830:	f7ef fd42 	bl	80002b8 <__aeabi_dsub>
 8010834:	4602      	mov	r2, r0
 8010836:	460b      	mov	r3, r1
 8010838:	4620      	mov	r0, r4
 801083a:	4629      	mov	r1, r5
 801083c:	e7d9      	b.n	80107f2 <__ieee754_log+0x27a>
 801083e:	4602      	mov	r2, r0
 8010840:	460b      	mov	r3, r1
 8010842:	4650      	mov	r0, sl
 8010844:	4659      	mov	r1, fp
 8010846:	f7ef fd37 	bl	80002b8 <__aeabi_dsub>
 801084a:	ec53 2b18 	vmov	r2, r3, d8
 801084e:	f7ef feeb 	bl	8000628 <__aeabi_dmul>
 8010852:	4606      	mov	r6, r0
 8010854:	460f      	mov	r7, r1
 8010856:	2c00      	cmp	r4, #0
 8010858:	f43f af23 	beq.w	80106a2 <__ieee754_log+0x12a>
 801085c:	a308      	add	r3, pc, #32	; (adr r3, 8010880 <__ieee754_log+0x308>)
 801085e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010862:	ec51 0b19 	vmov	r0, r1, d9
 8010866:	f7ef fedf 	bl	8000628 <__aeabi_dmul>
 801086a:	a307      	add	r3, pc, #28	; (adr r3, 8010888 <__ieee754_log+0x310>)
 801086c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010870:	4604      	mov	r4, r0
 8010872:	460d      	mov	r5, r1
 8010874:	ec51 0b19 	vmov	r0, r1, d9
 8010878:	e727      	b.n	80106ca <__ieee754_log+0x152>
 801087a:	ed9f 0b15 	vldr	d0, [pc, #84]	; 80108d0 <__ieee754_log+0x358>
 801087e:	e694      	b.n	80105aa <__ieee754_log+0x32>
 8010880:	fee00000 	.word	0xfee00000
 8010884:	3fe62e42 	.word	0x3fe62e42
 8010888:	35793c76 	.word	0x35793c76
 801088c:	3dea39ef 	.word	0x3dea39ef
 8010890:	55555555 	.word	0x55555555
 8010894:	3fd55555 	.word	0x3fd55555
 8010898:	df3e5244 	.word	0xdf3e5244
 801089c:	3fc2f112 	.word	0x3fc2f112
 80108a0:	96cb03de 	.word	0x96cb03de
 80108a4:	3fc74664 	.word	0x3fc74664
 80108a8:	94229359 	.word	0x94229359
 80108ac:	3fd24924 	.word	0x3fd24924
 80108b0:	55555593 	.word	0x55555593
 80108b4:	3fe55555 	.word	0x3fe55555
 80108b8:	d078c69f 	.word	0xd078c69f
 80108bc:	3fc39a09 	.word	0x3fc39a09
 80108c0:	1d8e78af 	.word	0x1d8e78af
 80108c4:	3fcc71c5 	.word	0x3fcc71c5
 80108c8:	9997fa04 	.word	0x9997fa04
 80108cc:	3fd99999 	.word	0x3fd99999
	...
 80108d8:	c3500000 	.word	0xc3500000
 80108dc:	43500000 	.word	0x43500000
 80108e0:	7fefffff 	.word	0x7fefffff
 80108e4:	3ff00000 	.word	0x3ff00000
 80108e8:	3fe00000 	.word	0x3fe00000

080108ec <__ieee754_sqrt>:
 80108ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80108f0:	ec55 4b10 	vmov	r4, r5, d0
 80108f4:	4e55      	ldr	r6, [pc, #340]	; (8010a4c <__ieee754_sqrt+0x160>)
 80108f6:	43ae      	bics	r6, r5
 80108f8:	ee10 0a10 	vmov	r0, s0
 80108fc:	ee10 3a10 	vmov	r3, s0
 8010900:	462a      	mov	r2, r5
 8010902:	4629      	mov	r1, r5
 8010904:	d110      	bne.n	8010928 <__ieee754_sqrt+0x3c>
 8010906:	ee10 2a10 	vmov	r2, s0
 801090a:	462b      	mov	r3, r5
 801090c:	f7ef fe8c 	bl	8000628 <__aeabi_dmul>
 8010910:	4602      	mov	r2, r0
 8010912:	460b      	mov	r3, r1
 8010914:	4620      	mov	r0, r4
 8010916:	4629      	mov	r1, r5
 8010918:	f7ef fcd0 	bl	80002bc <__adddf3>
 801091c:	4604      	mov	r4, r0
 801091e:	460d      	mov	r5, r1
 8010920:	ec45 4b10 	vmov	d0, r4, r5
 8010924:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010928:	2d00      	cmp	r5, #0
 801092a:	dc10      	bgt.n	801094e <__ieee754_sqrt+0x62>
 801092c:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8010930:	4330      	orrs	r0, r6
 8010932:	d0f5      	beq.n	8010920 <__ieee754_sqrt+0x34>
 8010934:	b15d      	cbz	r5, 801094e <__ieee754_sqrt+0x62>
 8010936:	ee10 2a10 	vmov	r2, s0
 801093a:	462b      	mov	r3, r5
 801093c:	ee10 0a10 	vmov	r0, s0
 8010940:	f7ef fcba 	bl	80002b8 <__aeabi_dsub>
 8010944:	4602      	mov	r2, r0
 8010946:	460b      	mov	r3, r1
 8010948:	f7ef ff98 	bl	800087c <__aeabi_ddiv>
 801094c:	e7e6      	b.n	801091c <__ieee754_sqrt+0x30>
 801094e:	1512      	asrs	r2, r2, #20
 8010950:	d074      	beq.n	8010a3c <__ieee754_sqrt+0x150>
 8010952:	07d4      	lsls	r4, r2, #31
 8010954:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8010958:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 801095c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8010960:	bf5e      	ittt	pl
 8010962:	0fda      	lsrpl	r2, r3, #31
 8010964:	005b      	lslpl	r3, r3, #1
 8010966:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 801096a:	2400      	movs	r4, #0
 801096c:	0fda      	lsrs	r2, r3, #31
 801096e:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 8010972:	107f      	asrs	r7, r7, #1
 8010974:	005b      	lsls	r3, r3, #1
 8010976:	2516      	movs	r5, #22
 8010978:	4620      	mov	r0, r4
 801097a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 801097e:	1886      	adds	r6, r0, r2
 8010980:	428e      	cmp	r6, r1
 8010982:	bfde      	ittt	le
 8010984:	1b89      	suble	r1, r1, r6
 8010986:	18b0      	addle	r0, r6, r2
 8010988:	18a4      	addle	r4, r4, r2
 801098a:	0049      	lsls	r1, r1, #1
 801098c:	3d01      	subs	r5, #1
 801098e:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 8010992:	ea4f 0252 	mov.w	r2, r2, lsr #1
 8010996:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801099a:	d1f0      	bne.n	801097e <__ieee754_sqrt+0x92>
 801099c:	462a      	mov	r2, r5
 801099e:	f04f 0e20 	mov.w	lr, #32
 80109a2:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 80109a6:	4281      	cmp	r1, r0
 80109a8:	eb06 0c05 	add.w	ip, r6, r5
 80109ac:	dc02      	bgt.n	80109b4 <__ieee754_sqrt+0xc8>
 80109ae:	d113      	bne.n	80109d8 <__ieee754_sqrt+0xec>
 80109b0:	459c      	cmp	ip, r3
 80109b2:	d811      	bhi.n	80109d8 <__ieee754_sqrt+0xec>
 80109b4:	f1bc 0f00 	cmp.w	ip, #0
 80109b8:	eb0c 0506 	add.w	r5, ip, r6
 80109bc:	da43      	bge.n	8010a46 <__ieee754_sqrt+0x15a>
 80109be:	2d00      	cmp	r5, #0
 80109c0:	db41      	blt.n	8010a46 <__ieee754_sqrt+0x15a>
 80109c2:	f100 0801 	add.w	r8, r0, #1
 80109c6:	1a09      	subs	r1, r1, r0
 80109c8:	459c      	cmp	ip, r3
 80109ca:	bf88      	it	hi
 80109cc:	f101 31ff 	addhi.w	r1, r1, #4294967295
 80109d0:	eba3 030c 	sub.w	r3, r3, ip
 80109d4:	4432      	add	r2, r6
 80109d6:	4640      	mov	r0, r8
 80109d8:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 80109dc:	f1be 0e01 	subs.w	lr, lr, #1
 80109e0:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 80109e4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80109e8:	ea4f 0656 	mov.w	r6, r6, lsr #1
 80109ec:	d1db      	bne.n	80109a6 <__ieee754_sqrt+0xba>
 80109ee:	430b      	orrs	r3, r1
 80109f0:	d006      	beq.n	8010a00 <__ieee754_sqrt+0x114>
 80109f2:	1c50      	adds	r0, r2, #1
 80109f4:	bf13      	iteet	ne
 80109f6:	3201      	addne	r2, #1
 80109f8:	3401      	addeq	r4, #1
 80109fa:	4672      	moveq	r2, lr
 80109fc:	f022 0201 	bicne.w	r2, r2, #1
 8010a00:	1063      	asrs	r3, r4, #1
 8010a02:	0852      	lsrs	r2, r2, #1
 8010a04:	07e1      	lsls	r1, r4, #31
 8010a06:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8010a0a:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8010a0e:	bf48      	it	mi
 8010a10:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 8010a14:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 8010a18:	4614      	mov	r4, r2
 8010a1a:	e781      	b.n	8010920 <__ieee754_sqrt+0x34>
 8010a1c:	0ad9      	lsrs	r1, r3, #11
 8010a1e:	3815      	subs	r0, #21
 8010a20:	055b      	lsls	r3, r3, #21
 8010a22:	2900      	cmp	r1, #0
 8010a24:	d0fa      	beq.n	8010a1c <__ieee754_sqrt+0x130>
 8010a26:	02cd      	lsls	r5, r1, #11
 8010a28:	d50a      	bpl.n	8010a40 <__ieee754_sqrt+0x154>
 8010a2a:	f1c2 0420 	rsb	r4, r2, #32
 8010a2e:	fa23 f404 	lsr.w	r4, r3, r4
 8010a32:	1e55      	subs	r5, r2, #1
 8010a34:	4093      	lsls	r3, r2
 8010a36:	4321      	orrs	r1, r4
 8010a38:	1b42      	subs	r2, r0, r5
 8010a3a:	e78a      	b.n	8010952 <__ieee754_sqrt+0x66>
 8010a3c:	4610      	mov	r0, r2
 8010a3e:	e7f0      	b.n	8010a22 <__ieee754_sqrt+0x136>
 8010a40:	0049      	lsls	r1, r1, #1
 8010a42:	3201      	adds	r2, #1
 8010a44:	e7ef      	b.n	8010a26 <__ieee754_sqrt+0x13a>
 8010a46:	4680      	mov	r8, r0
 8010a48:	e7bd      	b.n	80109c6 <__ieee754_sqrt+0xda>
 8010a4a:	bf00      	nop
 8010a4c:	7ff00000 	.word	0x7ff00000

08010a50 <atan>:
 8010a50:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010a54:	ec55 4b10 	vmov	r4, r5, d0
 8010a58:	4bc3      	ldr	r3, [pc, #780]	; (8010d68 <atan+0x318>)
 8010a5a:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8010a5e:	429e      	cmp	r6, r3
 8010a60:	46ab      	mov	fp, r5
 8010a62:	dd18      	ble.n	8010a96 <atan+0x46>
 8010a64:	4bc1      	ldr	r3, [pc, #772]	; (8010d6c <atan+0x31c>)
 8010a66:	429e      	cmp	r6, r3
 8010a68:	dc01      	bgt.n	8010a6e <atan+0x1e>
 8010a6a:	d109      	bne.n	8010a80 <atan+0x30>
 8010a6c:	b144      	cbz	r4, 8010a80 <atan+0x30>
 8010a6e:	4622      	mov	r2, r4
 8010a70:	462b      	mov	r3, r5
 8010a72:	4620      	mov	r0, r4
 8010a74:	4629      	mov	r1, r5
 8010a76:	f7ef fc21 	bl	80002bc <__adddf3>
 8010a7a:	4604      	mov	r4, r0
 8010a7c:	460d      	mov	r5, r1
 8010a7e:	e006      	b.n	8010a8e <atan+0x3e>
 8010a80:	f1bb 0f00 	cmp.w	fp, #0
 8010a84:	f300 8131 	bgt.w	8010cea <atan+0x29a>
 8010a88:	a59b      	add	r5, pc, #620	; (adr r5, 8010cf8 <atan+0x2a8>)
 8010a8a:	e9d5 4500 	ldrd	r4, r5, [r5]
 8010a8e:	ec45 4b10 	vmov	d0, r4, r5
 8010a92:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010a96:	4bb6      	ldr	r3, [pc, #728]	; (8010d70 <atan+0x320>)
 8010a98:	429e      	cmp	r6, r3
 8010a9a:	dc14      	bgt.n	8010ac6 <atan+0x76>
 8010a9c:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 8010aa0:	429e      	cmp	r6, r3
 8010aa2:	dc0d      	bgt.n	8010ac0 <atan+0x70>
 8010aa4:	a396      	add	r3, pc, #600	; (adr r3, 8010d00 <atan+0x2b0>)
 8010aa6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010aaa:	ee10 0a10 	vmov	r0, s0
 8010aae:	4629      	mov	r1, r5
 8010ab0:	f7ef fc04 	bl	80002bc <__adddf3>
 8010ab4:	4baf      	ldr	r3, [pc, #700]	; (8010d74 <atan+0x324>)
 8010ab6:	2200      	movs	r2, #0
 8010ab8:	f7f0 f846 	bl	8000b48 <__aeabi_dcmpgt>
 8010abc:	2800      	cmp	r0, #0
 8010abe:	d1e6      	bne.n	8010a8e <atan+0x3e>
 8010ac0:	f04f 3aff 	mov.w	sl, #4294967295
 8010ac4:	e02b      	b.n	8010b1e <atan+0xce>
 8010ac6:	f000 f963 	bl	8010d90 <fabs>
 8010aca:	4bab      	ldr	r3, [pc, #684]	; (8010d78 <atan+0x328>)
 8010acc:	429e      	cmp	r6, r3
 8010ace:	ec55 4b10 	vmov	r4, r5, d0
 8010ad2:	f300 80bf 	bgt.w	8010c54 <atan+0x204>
 8010ad6:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 8010ada:	429e      	cmp	r6, r3
 8010adc:	f300 80a0 	bgt.w	8010c20 <atan+0x1d0>
 8010ae0:	ee10 2a10 	vmov	r2, s0
 8010ae4:	ee10 0a10 	vmov	r0, s0
 8010ae8:	462b      	mov	r3, r5
 8010aea:	4629      	mov	r1, r5
 8010aec:	f7ef fbe6 	bl	80002bc <__adddf3>
 8010af0:	4ba0      	ldr	r3, [pc, #640]	; (8010d74 <atan+0x324>)
 8010af2:	2200      	movs	r2, #0
 8010af4:	f7ef fbe0 	bl	80002b8 <__aeabi_dsub>
 8010af8:	2200      	movs	r2, #0
 8010afa:	4606      	mov	r6, r0
 8010afc:	460f      	mov	r7, r1
 8010afe:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8010b02:	4620      	mov	r0, r4
 8010b04:	4629      	mov	r1, r5
 8010b06:	f7ef fbd9 	bl	80002bc <__adddf3>
 8010b0a:	4602      	mov	r2, r0
 8010b0c:	460b      	mov	r3, r1
 8010b0e:	4630      	mov	r0, r6
 8010b10:	4639      	mov	r1, r7
 8010b12:	f7ef feb3 	bl	800087c <__aeabi_ddiv>
 8010b16:	f04f 0a00 	mov.w	sl, #0
 8010b1a:	4604      	mov	r4, r0
 8010b1c:	460d      	mov	r5, r1
 8010b1e:	4622      	mov	r2, r4
 8010b20:	462b      	mov	r3, r5
 8010b22:	4620      	mov	r0, r4
 8010b24:	4629      	mov	r1, r5
 8010b26:	f7ef fd7f 	bl	8000628 <__aeabi_dmul>
 8010b2a:	4602      	mov	r2, r0
 8010b2c:	460b      	mov	r3, r1
 8010b2e:	4680      	mov	r8, r0
 8010b30:	4689      	mov	r9, r1
 8010b32:	f7ef fd79 	bl	8000628 <__aeabi_dmul>
 8010b36:	a374      	add	r3, pc, #464	; (adr r3, 8010d08 <atan+0x2b8>)
 8010b38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010b3c:	4606      	mov	r6, r0
 8010b3e:	460f      	mov	r7, r1
 8010b40:	f7ef fd72 	bl	8000628 <__aeabi_dmul>
 8010b44:	a372      	add	r3, pc, #456	; (adr r3, 8010d10 <atan+0x2c0>)
 8010b46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010b4a:	f7ef fbb7 	bl	80002bc <__adddf3>
 8010b4e:	4632      	mov	r2, r6
 8010b50:	463b      	mov	r3, r7
 8010b52:	f7ef fd69 	bl	8000628 <__aeabi_dmul>
 8010b56:	a370      	add	r3, pc, #448	; (adr r3, 8010d18 <atan+0x2c8>)
 8010b58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010b5c:	f7ef fbae 	bl	80002bc <__adddf3>
 8010b60:	4632      	mov	r2, r6
 8010b62:	463b      	mov	r3, r7
 8010b64:	f7ef fd60 	bl	8000628 <__aeabi_dmul>
 8010b68:	a36d      	add	r3, pc, #436	; (adr r3, 8010d20 <atan+0x2d0>)
 8010b6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010b6e:	f7ef fba5 	bl	80002bc <__adddf3>
 8010b72:	4632      	mov	r2, r6
 8010b74:	463b      	mov	r3, r7
 8010b76:	f7ef fd57 	bl	8000628 <__aeabi_dmul>
 8010b7a:	a36b      	add	r3, pc, #428	; (adr r3, 8010d28 <atan+0x2d8>)
 8010b7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010b80:	f7ef fb9c 	bl	80002bc <__adddf3>
 8010b84:	4632      	mov	r2, r6
 8010b86:	463b      	mov	r3, r7
 8010b88:	f7ef fd4e 	bl	8000628 <__aeabi_dmul>
 8010b8c:	a368      	add	r3, pc, #416	; (adr r3, 8010d30 <atan+0x2e0>)
 8010b8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010b92:	f7ef fb93 	bl	80002bc <__adddf3>
 8010b96:	4642      	mov	r2, r8
 8010b98:	464b      	mov	r3, r9
 8010b9a:	f7ef fd45 	bl	8000628 <__aeabi_dmul>
 8010b9e:	a366      	add	r3, pc, #408	; (adr r3, 8010d38 <atan+0x2e8>)
 8010ba0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010ba4:	4680      	mov	r8, r0
 8010ba6:	4689      	mov	r9, r1
 8010ba8:	4630      	mov	r0, r6
 8010baa:	4639      	mov	r1, r7
 8010bac:	f7ef fd3c 	bl	8000628 <__aeabi_dmul>
 8010bb0:	a363      	add	r3, pc, #396	; (adr r3, 8010d40 <atan+0x2f0>)
 8010bb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010bb6:	f7ef fb7f 	bl	80002b8 <__aeabi_dsub>
 8010bba:	4632      	mov	r2, r6
 8010bbc:	463b      	mov	r3, r7
 8010bbe:	f7ef fd33 	bl	8000628 <__aeabi_dmul>
 8010bc2:	a361      	add	r3, pc, #388	; (adr r3, 8010d48 <atan+0x2f8>)
 8010bc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010bc8:	f7ef fb76 	bl	80002b8 <__aeabi_dsub>
 8010bcc:	4632      	mov	r2, r6
 8010bce:	463b      	mov	r3, r7
 8010bd0:	f7ef fd2a 	bl	8000628 <__aeabi_dmul>
 8010bd4:	a35e      	add	r3, pc, #376	; (adr r3, 8010d50 <atan+0x300>)
 8010bd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010bda:	f7ef fb6d 	bl	80002b8 <__aeabi_dsub>
 8010bde:	4632      	mov	r2, r6
 8010be0:	463b      	mov	r3, r7
 8010be2:	f7ef fd21 	bl	8000628 <__aeabi_dmul>
 8010be6:	a35c      	add	r3, pc, #368	; (adr r3, 8010d58 <atan+0x308>)
 8010be8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010bec:	f7ef fb64 	bl	80002b8 <__aeabi_dsub>
 8010bf0:	4632      	mov	r2, r6
 8010bf2:	463b      	mov	r3, r7
 8010bf4:	f7ef fd18 	bl	8000628 <__aeabi_dmul>
 8010bf8:	4602      	mov	r2, r0
 8010bfa:	460b      	mov	r3, r1
 8010bfc:	4640      	mov	r0, r8
 8010bfe:	4649      	mov	r1, r9
 8010c00:	f7ef fb5c 	bl	80002bc <__adddf3>
 8010c04:	4622      	mov	r2, r4
 8010c06:	462b      	mov	r3, r5
 8010c08:	f7ef fd0e 	bl	8000628 <__aeabi_dmul>
 8010c0c:	f1ba 3fff 	cmp.w	sl, #4294967295
 8010c10:	4602      	mov	r2, r0
 8010c12:	460b      	mov	r3, r1
 8010c14:	d14b      	bne.n	8010cae <atan+0x25e>
 8010c16:	4620      	mov	r0, r4
 8010c18:	4629      	mov	r1, r5
 8010c1a:	f7ef fb4d 	bl	80002b8 <__aeabi_dsub>
 8010c1e:	e72c      	b.n	8010a7a <atan+0x2a>
 8010c20:	ee10 0a10 	vmov	r0, s0
 8010c24:	4b53      	ldr	r3, [pc, #332]	; (8010d74 <atan+0x324>)
 8010c26:	2200      	movs	r2, #0
 8010c28:	4629      	mov	r1, r5
 8010c2a:	f7ef fb45 	bl	80002b8 <__aeabi_dsub>
 8010c2e:	4b51      	ldr	r3, [pc, #324]	; (8010d74 <atan+0x324>)
 8010c30:	4606      	mov	r6, r0
 8010c32:	460f      	mov	r7, r1
 8010c34:	2200      	movs	r2, #0
 8010c36:	4620      	mov	r0, r4
 8010c38:	4629      	mov	r1, r5
 8010c3a:	f7ef fb3f 	bl	80002bc <__adddf3>
 8010c3e:	4602      	mov	r2, r0
 8010c40:	460b      	mov	r3, r1
 8010c42:	4630      	mov	r0, r6
 8010c44:	4639      	mov	r1, r7
 8010c46:	f7ef fe19 	bl	800087c <__aeabi_ddiv>
 8010c4a:	f04f 0a01 	mov.w	sl, #1
 8010c4e:	4604      	mov	r4, r0
 8010c50:	460d      	mov	r5, r1
 8010c52:	e764      	b.n	8010b1e <atan+0xce>
 8010c54:	4b49      	ldr	r3, [pc, #292]	; (8010d7c <atan+0x32c>)
 8010c56:	429e      	cmp	r6, r3
 8010c58:	da1d      	bge.n	8010c96 <atan+0x246>
 8010c5a:	ee10 0a10 	vmov	r0, s0
 8010c5e:	4b48      	ldr	r3, [pc, #288]	; (8010d80 <atan+0x330>)
 8010c60:	2200      	movs	r2, #0
 8010c62:	4629      	mov	r1, r5
 8010c64:	f7ef fb28 	bl	80002b8 <__aeabi_dsub>
 8010c68:	4b45      	ldr	r3, [pc, #276]	; (8010d80 <atan+0x330>)
 8010c6a:	4606      	mov	r6, r0
 8010c6c:	460f      	mov	r7, r1
 8010c6e:	2200      	movs	r2, #0
 8010c70:	4620      	mov	r0, r4
 8010c72:	4629      	mov	r1, r5
 8010c74:	f7ef fcd8 	bl	8000628 <__aeabi_dmul>
 8010c78:	4b3e      	ldr	r3, [pc, #248]	; (8010d74 <atan+0x324>)
 8010c7a:	2200      	movs	r2, #0
 8010c7c:	f7ef fb1e 	bl	80002bc <__adddf3>
 8010c80:	4602      	mov	r2, r0
 8010c82:	460b      	mov	r3, r1
 8010c84:	4630      	mov	r0, r6
 8010c86:	4639      	mov	r1, r7
 8010c88:	f7ef fdf8 	bl	800087c <__aeabi_ddiv>
 8010c8c:	f04f 0a02 	mov.w	sl, #2
 8010c90:	4604      	mov	r4, r0
 8010c92:	460d      	mov	r5, r1
 8010c94:	e743      	b.n	8010b1e <atan+0xce>
 8010c96:	462b      	mov	r3, r5
 8010c98:	ee10 2a10 	vmov	r2, s0
 8010c9c:	4939      	ldr	r1, [pc, #228]	; (8010d84 <atan+0x334>)
 8010c9e:	2000      	movs	r0, #0
 8010ca0:	f7ef fdec 	bl	800087c <__aeabi_ddiv>
 8010ca4:	f04f 0a03 	mov.w	sl, #3
 8010ca8:	4604      	mov	r4, r0
 8010caa:	460d      	mov	r5, r1
 8010cac:	e737      	b.n	8010b1e <atan+0xce>
 8010cae:	4b36      	ldr	r3, [pc, #216]	; (8010d88 <atan+0x338>)
 8010cb0:	4e36      	ldr	r6, [pc, #216]	; (8010d8c <atan+0x33c>)
 8010cb2:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 8010cb6:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 8010cba:	e9da 2300 	ldrd	r2, r3, [sl]
 8010cbe:	f7ef fafb 	bl	80002b8 <__aeabi_dsub>
 8010cc2:	4622      	mov	r2, r4
 8010cc4:	462b      	mov	r3, r5
 8010cc6:	f7ef faf7 	bl	80002b8 <__aeabi_dsub>
 8010cca:	4602      	mov	r2, r0
 8010ccc:	460b      	mov	r3, r1
 8010cce:	e9d6 0100 	ldrd	r0, r1, [r6]
 8010cd2:	f7ef faf1 	bl	80002b8 <__aeabi_dsub>
 8010cd6:	f1bb 0f00 	cmp.w	fp, #0
 8010cda:	4604      	mov	r4, r0
 8010cdc:	460d      	mov	r5, r1
 8010cde:	f6bf aed6 	bge.w	8010a8e <atan+0x3e>
 8010ce2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8010ce6:	461d      	mov	r5, r3
 8010ce8:	e6d1      	b.n	8010a8e <atan+0x3e>
 8010cea:	a51d      	add	r5, pc, #116	; (adr r5, 8010d60 <atan+0x310>)
 8010cec:	e9d5 4500 	ldrd	r4, r5, [r5]
 8010cf0:	e6cd      	b.n	8010a8e <atan+0x3e>
 8010cf2:	bf00      	nop
 8010cf4:	f3af 8000 	nop.w
 8010cf8:	54442d18 	.word	0x54442d18
 8010cfc:	bff921fb 	.word	0xbff921fb
 8010d00:	8800759c 	.word	0x8800759c
 8010d04:	7e37e43c 	.word	0x7e37e43c
 8010d08:	e322da11 	.word	0xe322da11
 8010d0c:	3f90ad3a 	.word	0x3f90ad3a
 8010d10:	24760deb 	.word	0x24760deb
 8010d14:	3fa97b4b 	.word	0x3fa97b4b
 8010d18:	a0d03d51 	.word	0xa0d03d51
 8010d1c:	3fb10d66 	.word	0x3fb10d66
 8010d20:	c54c206e 	.word	0xc54c206e
 8010d24:	3fb745cd 	.word	0x3fb745cd
 8010d28:	920083ff 	.word	0x920083ff
 8010d2c:	3fc24924 	.word	0x3fc24924
 8010d30:	5555550d 	.word	0x5555550d
 8010d34:	3fd55555 	.word	0x3fd55555
 8010d38:	2c6a6c2f 	.word	0x2c6a6c2f
 8010d3c:	bfa2b444 	.word	0xbfa2b444
 8010d40:	52defd9a 	.word	0x52defd9a
 8010d44:	3fadde2d 	.word	0x3fadde2d
 8010d48:	af749a6d 	.word	0xaf749a6d
 8010d4c:	3fb3b0f2 	.word	0x3fb3b0f2
 8010d50:	fe231671 	.word	0xfe231671
 8010d54:	3fbc71c6 	.word	0x3fbc71c6
 8010d58:	9998ebc4 	.word	0x9998ebc4
 8010d5c:	3fc99999 	.word	0x3fc99999
 8010d60:	54442d18 	.word	0x54442d18
 8010d64:	3ff921fb 	.word	0x3ff921fb
 8010d68:	440fffff 	.word	0x440fffff
 8010d6c:	7ff00000 	.word	0x7ff00000
 8010d70:	3fdbffff 	.word	0x3fdbffff
 8010d74:	3ff00000 	.word	0x3ff00000
 8010d78:	3ff2ffff 	.word	0x3ff2ffff
 8010d7c:	40038000 	.word	0x40038000
 8010d80:	3ff80000 	.word	0x3ff80000
 8010d84:	bff00000 	.word	0xbff00000
 8010d88:	080117b8 	.word	0x080117b8
 8010d8c:	08011798 	.word	0x08011798

08010d90 <fabs>:
 8010d90:	ec51 0b10 	vmov	r0, r1, d0
 8010d94:	ee10 2a10 	vmov	r2, s0
 8010d98:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8010d9c:	ec43 2b10 	vmov	d0, r2, r3
 8010da0:	4770      	bx	lr
	...

08010da4 <_init>:
 8010da4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010da6:	bf00      	nop
 8010da8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010daa:	bc08      	pop	{r3}
 8010dac:	469e      	mov	lr, r3
 8010dae:	4770      	bx	lr

08010db0 <_fini>:
 8010db0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010db2:	bf00      	nop
 8010db4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010db6:	bc08      	pop	{r3}
 8010db8:	469e      	mov	lr, r3
 8010dba:	4770      	bx	lr
