Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Apr  8 22:12:23 2024
| Host         : LAPTOP-29JSQ2PH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
TIMING-18  Warning           Missing input or output delay   9           
TIMING-20  Warning           Non-clocked latch               64          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4872)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4056)
5. checking no_input_delay (22)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4872)
---------------------------
 There are 1395 register/latch pins with no clock driven by root clock pin: sw_i[2] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: U1_SCPU/U_PC/PC_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: U1_SCPU/U_PC/PC_reg[11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: U1_SCPU/U_PC/PC_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: U1_SCPU/U_PC/PC_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: U1_SCPU/U_PC/PC_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: U1_SCPU/U_PC/PC_reg[5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: U1_SCPU/U_PC/PC_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: U1_SCPU/U_PC/PC_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: U1_SCPU/U_PC/PC_reg[8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: U1_SCPU/U_PC/PC_reg[9]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: U8_clk_div/clkdiv_reg[10]/Q (HIGH)

 There are 1395 register/latch pins with no clock driven by root clock pin: U8_clk_div/clkdiv_reg[24]/Q (HIGH)

 There are 1395 register/latch pins with no clock driven by root clock pin: U8_clk_div/clkdiv_reg[3]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8_clk_div/clkdiv_reg[6]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4056)
---------------------------------------------------
 There are 4056 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (22)
-------------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     95.068        0.000                      0                   32        0.107        0.000                      0                   32       49.500        0.000                       0                    83  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        95.068        0.000                      0                   32        0.107        0.000                      0                   32       49.500        0.000                       0                    83  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       95.068ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.068ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.821ns  (logic 1.978ns (41.025%)  route 2.843ns (58.975%))
  Logic Levels:           8  (BUFG=1 CARRY4=7)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 104.911 - 100.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.625     5.228    U8_clk_div/clk
    SLICE_X53Y96         FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDCE (Prop_fdce_C_Q)         0.456     5.684 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.567     6.250    div[6]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.346 r  div_BUFG[6]_inst/O
                         net (fo=38, routed)          2.276     8.622    U8_clk_div/S[0]
    SLICE_X53Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     9.144 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.144    U8_clk_div/clkdiv_reg[4]_i_1_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.258 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.258    U8_clk_div/clkdiv_reg[8]_i_1_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.372 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.372    U8_clk_div/clkdiv_reg[12]_i_1_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.486 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.487    U8_clk_div/clkdiv_reg[16]_i_1_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.601 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.601    U8_clk_div/clkdiv_reg[20]_i_1_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.715 r  U8_clk_div/clkdiv_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.715    U8_clk_div/clkdiv_reg[24]_i_1_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.049 r  U8_clk_div/clkdiv_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.049    U8_clk_div/clkdiv_reg[28]_i_1_n_6
    SLICE_X53Y102        FDCE                                         r  U8_clk_div/clkdiv_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.489   104.911    U8_clk_div/clk
    SLICE_X53Y102        FDCE                                         r  U8_clk_div/clkdiv_reg[29]/C
                         clock pessimism              0.180   105.091    
                         clock uncertainty           -0.035   105.056    
    SLICE_X53Y102        FDCE (Setup_fdce_C_D)        0.062   105.118    U8_clk_div/clkdiv_reg[29]
  -------------------------------------------------------------------
                         required time                        105.118    
                         arrival time                         -10.049    
  -------------------------------------------------------------------
                         slack                                 95.068    

Slack (MET) :             95.089ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.800ns  (logic 1.957ns (40.767%)  route 2.843ns (59.233%))
  Logic Levels:           8  (BUFG=1 CARRY4=7)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 104.911 - 100.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.625     5.228    U8_clk_div/clk
    SLICE_X53Y96         FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDCE (Prop_fdce_C_Q)         0.456     5.684 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.567     6.250    div[6]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.346 r  div_BUFG[6]_inst/O
                         net (fo=38, routed)          2.276     8.622    U8_clk_div/S[0]
    SLICE_X53Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     9.144 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.144    U8_clk_div/clkdiv_reg[4]_i_1_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.258 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.258    U8_clk_div/clkdiv_reg[8]_i_1_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.372 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.372    U8_clk_div/clkdiv_reg[12]_i_1_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.486 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.487    U8_clk_div/clkdiv_reg[16]_i_1_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.601 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.601    U8_clk_div/clkdiv_reg[20]_i_1_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.715 r  U8_clk_div/clkdiv_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.715    U8_clk_div/clkdiv_reg[24]_i_1_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.028 r  U8_clk_div/clkdiv_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.028    U8_clk_div/clkdiv_reg[28]_i_1_n_4
    SLICE_X53Y102        FDCE                                         r  U8_clk_div/clkdiv_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.489   104.911    U8_clk_div/clk
    SLICE_X53Y102        FDCE                                         r  U8_clk_div/clkdiv_reg[31]/C
                         clock pessimism              0.180   105.091    
                         clock uncertainty           -0.035   105.056    
    SLICE_X53Y102        FDCE (Setup_fdce_C_D)        0.062   105.118    U8_clk_div/clkdiv_reg[31]
  -------------------------------------------------------------------
                         required time                        105.118    
                         arrival time                         -10.028    
  -------------------------------------------------------------------
                         slack                                 95.089    

Slack (MET) :             95.163ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.726ns  (logic 1.883ns (39.840%)  route 2.843ns (60.160%))
  Logic Levels:           8  (BUFG=1 CARRY4=7)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 104.911 - 100.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.625     5.228    U8_clk_div/clk
    SLICE_X53Y96         FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDCE (Prop_fdce_C_Q)         0.456     5.684 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.567     6.250    div[6]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.346 r  div_BUFG[6]_inst/O
                         net (fo=38, routed)          2.276     8.622    U8_clk_div/S[0]
    SLICE_X53Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     9.144 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.144    U8_clk_div/clkdiv_reg[4]_i_1_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.258 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.258    U8_clk_div/clkdiv_reg[8]_i_1_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.372 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.372    U8_clk_div/clkdiv_reg[12]_i_1_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.486 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.487    U8_clk_div/clkdiv_reg[16]_i_1_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.601 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.601    U8_clk_div/clkdiv_reg[20]_i_1_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.715 r  U8_clk_div/clkdiv_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.715    U8_clk_div/clkdiv_reg[24]_i_1_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.954 r  U8_clk_div/clkdiv_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.954    U8_clk_div/clkdiv_reg[28]_i_1_n_5
    SLICE_X53Y102        FDCE                                         r  U8_clk_div/clkdiv_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.489   104.911    U8_clk_div/clk
    SLICE_X53Y102        FDCE                                         r  U8_clk_div/clkdiv_reg[30]/C
                         clock pessimism              0.180   105.091    
                         clock uncertainty           -0.035   105.056    
    SLICE_X53Y102        FDCE (Setup_fdce_C_D)        0.062   105.118    U8_clk_div/clkdiv_reg[30]
  -------------------------------------------------------------------
                         required time                        105.118    
                         arrival time                          -9.954    
  -------------------------------------------------------------------
                         slack                                 95.163    

Slack (MET) :             95.179ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.710ns  (logic 1.867ns (39.635%)  route 2.843ns (60.365%))
  Logic Levels:           8  (BUFG=1 CARRY4=7)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 104.911 - 100.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.625     5.228    U8_clk_div/clk
    SLICE_X53Y96         FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDCE (Prop_fdce_C_Q)         0.456     5.684 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.567     6.250    div[6]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.346 r  div_BUFG[6]_inst/O
                         net (fo=38, routed)          2.276     8.622    U8_clk_div/S[0]
    SLICE_X53Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     9.144 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.144    U8_clk_div/clkdiv_reg[4]_i_1_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.258 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.258    U8_clk_div/clkdiv_reg[8]_i_1_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.372 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.372    U8_clk_div/clkdiv_reg[12]_i_1_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.486 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.487    U8_clk_div/clkdiv_reg[16]_i_1_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.601 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.601    U8_clk_div/clkdiv_reg[20]_i_1_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.715 r  U8_clk_div/clkdiv_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.715    U8_clk_div/clkdiv_reg[24]_i_1_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.938 r  U8_clk_div/clkdiv_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.938    U8_clk_div/clkdiv_reg[28]_i_1_n_7
    SLICE_X53Y102        FDCE                                         r  U8_clk_div/clkdiv_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.489   104.911    U8_clk_div/clk
    SLICE_X53Y102        FDCE                                         r  U8_clk_div/clkdiv_reg[28]/C
                         clock pessimism              0.180   105.091    
                         clock uncertainty           -0.035   105.056    
    SLICE_X53Y102        FDCE (Setup_fdce_C_D)        0.062   105.118    U8_clk_div/clkdiv_reg[28]
  -------------------------------------------------------------------
                         required time                        105.118    
                         arrival time                          -9.938    
  -------------------------------------------------------------------
                         slack                                 95.179    

Slack (MET) :             95.182ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.707ns  (logic 1.864ns (39.597%)  route 2.843ns (60.403%))
  Logic Levels:           7  (BUFG=1 CARRY4=6)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 104.911 - 100.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.625     5.228    U8_clk_div/clk
    SLICE_X53Y96         FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDCE (Prop_fdce_C_Q)         0.456     5.684 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.567     6.250    div[6]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.346 r  div_BUFG[6]_inst/O
                         net (fo=38, routed)          2.276     8.622    U8_clk_div/S[0]
    SLICE_X53Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     9.144 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.144    U8_clk_div/clkdiv_reg[4]_i_1_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.258 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.258    U8_clk_div/clkdiv_reg[8]_i_1_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.372 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.372    U8_clk_div/clkdiv_reg[12]_i_1_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.486 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.487    U8_clk_div/clkdiv_reg[16]_i_1_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.601 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.601    U8_clk_div/clkdiv_reg[20]_i_1_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.935 r  U8_clk_div/clkdiv_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.935    U8_clk_div/clkdiv_reg[24]_i_1_n_6
    SLICE_X53Y101        FDCE                                         r  U8_clk_div/clkdiv_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.489   104.911    U8_clk_div/clk
    SLICE_X53Y101        FDCE                                         r  U8_clk_div/clkdiv_reg[25]/C
                         clock pessimism              0.180   105.091    
                         clock uncertainty           -0.035   105.056    
    SLICE_X53Y101        FDCE (Setup_fdce_C_D)        0.062   105.118    U8_clk_div/clkdiv_reg[25]
  -------------------------------------------------------------------
                         required time                        105.118    
                         arrival time                          -9.935    
  -------------------------------------------------------------------
                         slack                                 95.182    

Slack (MET) :             95.203ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.686ns  (logic 1.843ns (39.326%)  route 2.843ns (60.674%))
  Logic Levels:           7  (BUFG=1 CARRY4=6)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 104.911 - 100.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.625     5.228    U8_clk_div/clk
    SLICE_X53Y96         FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDCE (Prop_fdce_C_Q)         0.456     5.684 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.567     6.250    div[6]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.346 r  div_BUFG[6]_inst/O
                         net (fo=38, routed)          2.276     8.622    U8_clk_div/S[0]
    SLICE_X53Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     9.144 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.144    U8_clk_div/clkdiv_reg[4]_i_1_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.258 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.258    U8_clk_div/clkdiv_reg[8]_i_1_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.372 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.372    U8_clk_div/clkdiv_reg[12]_i_1_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.486 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.487    U8_clk_div/clkdiv_reg[16]_i_1_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.601 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.601    U8_clk_div/clkdiv_reg[20]_i_1_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.914 r  U8_clk_div/clkdiv_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.914    U8_clk_div/clkdiv_reg[24]_i_1_n_4
    SLICE_X53Y101        FDCE                                         r  U8_clk_div/clkdiv_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.489   104.911    U8_clk_div/clk
    SLICE_X53Y101        FDCE                                         r  U8_clk_div/clkdiv_reg[27]/C
                         clock pessimism              0.180   105.091    
                         clock uncertainty           -0.035   105.056    
    SLICE_X53Y101        FDCE (Setup_fdce_C_D)        0.062   105.118    U8_clk_div/clkdiv_reg[27]
  -------------------------------------------------------------------
                         required time                        105.118    
                         arrival time                          -9.914    
  -------------------------------------------------------------------
                         slack                                 95.203    

Slack (MET) :             95.277ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.612ns  (logic 1.769ns (38.353%)  route 2.843ns (61.647%))
  Logic Levels:           7  (BUFG=1 CARRY4=6)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 104.911 - 100.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.625     5.228    U8_clk_div/clk
    SLICE_X53Y96         FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDCE (Prop_fdce_C_Q)         0.456     5.684 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.567     6.250    div[6]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.346 r  div_BUFG[6]_inst/O
                         net (fo=38, routed)          2.276     8.622    U8_clk_div/S[0]
    SLICE_X53Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     9.144 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.144    U8_clk_div/clkdiv_reg[4]_i_1_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.258 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.258    U8_clk_div/clkdiv_reg[8]_i_1_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.372 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.372    U8_clk_div/clkdiv_reg[12]_i_1_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.486 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.487    U8_clk_div/clkdiv_reg[16]_i_1_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.601 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.601    U8_clk_div/clkdiv_reg[20]_i_1_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.840 r  U8_clk_div/clkdiv_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.840    U8_clk_div/clkdiv_reg[24]_i_1_n_5
    SLICE_X53Y101        FDCE                                         r  U8_clk_div/clkdiv_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.489   104.911    U8_clk_div/clk
    SLICE_X53Y101        FDCE                                         r  U8_clk_div/clkdiv_reg[26]/C
                         clock pessimism              0.180   105.091    
                         clock uncertainty           -0.035   105.056    
    SLICE_X53Y101        FDCE (Setup_fdce_C_D)        0.062   105.118    U8_clk_div/clkdiv_reg[26]
  -------------------------------------------------------------------
                         required time                        105.118    
                         arrival time                          -9.840    
  -------------------------------------------------------------------
                         slack                                 95.277    

Slack (MET) :             95.293ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.596ns  (logic 1.753ns (38.138%)  route 2.843ns (61.862%))
  Logic Levels:           7  (BUFG=1 CARRY4=6)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 104.911 - 100.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.625     5.228    U8_clk_div/clk
    SLICE_X53Y96         FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDCE (Prop_fdce_C_Q)         0.456     5.684 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.567     6.250    div[6]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.346 r  div_BUFG[6]_inst/O
                         net (fo=38, routed)          2.276     8.622    U8_clk_div/S[0]
    SLICE_X53Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     9.144 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.144    U8_clk_div/clkdiv_reg[4]_i_1_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.258 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.258    U8_clk_div/clkdiv_reg[8]_i_1_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.372 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.372    U8_clk_div/clkdiv_reg[12]_i_1_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.486 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.487    U8_clk_div/clkdiv_reg[16]_i_1_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.601 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.601    U8_clk_div/clkdiv_reg[20]_i_1_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.824 r  U8_clk_div/clkdiv_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.824    U8_clk_div/clkdiv_reg[24]_i_1_n_7
    SLICE_X53Y101        FDCE                                         r  U8_clk_div/clkdiv_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.489   104.911    U8_clk_div/clk
    SLICE_X53Y101        FDCE                                         r  U8_clk_div/clkdiv_reg[24]/C
                         clock pessimism              0.180   105.091    
                         clock uncertainty           -0.035   105.056    
    SLICE_X53Y101        FDCE (Setup_fdce_C_D)        0.062   105.118    U8_clk_div/clkdiv_reg[24]
  -------------------------------------------------------------------
                         required time                        105.118    
                         arrival time                          -9.824    
  -------------------------------------------------------------------
                         slack                                 95.293    

Slack (MET) :             95.296ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.593ns  (logic 1.750ns (38.098%)  route 2.843ns (61.902%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 104.911 - 100.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.625     5.228    U8_clk_div/clk
    SLICE_X53Y96         FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDCE (Prop_fdce_C_Q)         0.456     5.684 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.567     6.250    div[6]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.346 r  div_BUFG[6]_inst/O
                         net (fo=38, routed)          2.276     8.622    U8_clk_div/S[0]
    SLICE_X53Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     9.144 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.144    U8_clk_div/clkdiv_reg[4]_i_1_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.258 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.258    U8_clk_div/clkdiv_reg[8]_i_1_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.372 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.372    U8_clk_div/clkdiv_reg[12]_i_1_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.486 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.487    U8_clk_div/clkdiv_reg[16]_i_1_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.821 r  U8_clk_div/clkdiv_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.821    U8_clk_div/clkdiv_reg[20]_i_1_n_6
    SLICE_X53Y100        FDCE                                         r  U8_clk_div/clkdiv_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.489   104.911    U8_clk_div/clk
    SLICE_X53Y100        FDCE                                         r  U8_clk_div/clkdiv_reg[21]/C
                         clock pessimism              0.180   105.091    
                         clock uncertainty           -0.035   105.056    
    SLICE_X53Y100        FDCE (Setup_fdce_C_D)        0.062   105.118    U8_clk_div/clkdiv_reg[21]
  -------------------------------------------------------------------
                         required time                        105.118    
                         arrival time                          -9.821    
  -------------------------------------------------------------------
                         slack                                 95.296    

Slack (MET) :             95.317ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.572ns  (logic 1.729ns (37.813%)  route 2.843ns (62.187%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 104.911 - 100.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.625     5.228    U8_clk_div/clk
    SLICE_X53Y96         FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDCE (Prop_fdce_C_Q)         0.456     5.684 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.567     6.250    div[6]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.346 r  div_BUFG[6]_inst/O
                         net (fo=38, routed)          2.276     8.622    U8_clk_div/S[0]
    SLICE_X53Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     9.144 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.144    U8_clk_div/clkdiv_reg[4]_i_1_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.258 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.258    U8_clk_div/clkdiv_reg[8]_i_1_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.372 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.372    U8_clk_div/clkdiv_reg[12]_i_1_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.486 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.487    U8_clk_div/clkdiv_reg[16]_i_1_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.800 r  U8_clk_div/clkdiv_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.800    U8_clk_div/clkdiv_reg[20]_i_1_n_4
    SLICE_X53Y100        FDCE                                         r  U8_clk_div/clkdiv_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.489   104.911    U8_clk_div/clk
    SLICE_X53Y100        FDCE                                         r  U8_clk_div/clkdiv_reg[23]/C
                         clock pessimism              0.180   105.091    
                         clock uncertainty           -0.035   105.056    
    SLICE_X53Y100        FDCE (Setup_fdce_C_D)        0.062   105.118    U8_clk_div/clkdiv_reg[23]
  -------------------------------------------------------------------
                         required time                        105.118    
                         arrival time                          -9.800    
  -------------------------------------------------------------------
                         slack                                 95.317    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.580%)  route 0.121ns (25.420%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.565     1.484    U8_clk_div/clk
    SLICE_X53Y99         FDCE                                         r  U8_clk_div/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  U8_clk_div/clkdiv_reg[19]/Q
                         net (fo=3, routed)           0.120     1.746    U8_clk_div/out[19]
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.906 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.906    U8_clk_div/clkdiv_reg[16]_i_1_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.960 r  U8_clk_div/clkdiv_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.960    U8_clk_div/clkdiv_reg[20]_i_1_n_7
    SLICE_X53Y100        FDCE                                         r  U8_clk_div/clkdiv_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.828     1.994    U8_clk_div/clk
    SLICE_X53Y100        FDCE                                         r  U8_clk_div/clkdiv_reg[20]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X53Y100        FDCE (Hold_fdce_C_D)         0.105     1.853    U8_clk_div/clkdiv_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.154%)  route 0.121ns (24.846%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.565     1.484    U8_clk_div/clk
    SLICE_X53Y99         FDCE                                         r  U8_clk_div/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  U8_clk_div/clkdiv_reg[19]/Q
                         net (fo=3, routed)           0.120     1.746    U8_clk_div/out[19]
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.906 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.906    U8_clk_div/clkdiv_reg[16]_i_1_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.971 r  U8_clk_div/clkdiv_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.971    U8_clk_div/clkdiv_reg[20]_i_1_n_5
    SLICE_X53Y100        FDCE                                         r  U8_clk_div/clkdiv_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.828     1.994    U8_clk_div/clk
    SLICE_X53Y100        FDCE                                         r  U8_clk_div/clkdiv_reg[22]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X53Y100        FDCE (Hold_fdce_C_D)         0.105     1.853    U8_clk_div/clkdiv_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.367%)  route 0.121ns (23.633%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.565     1.484    U8_clk_div/clk
    SLICE_X53Y99         FDCE                                         r  U8_clk_div/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  U8_clk_div/clkdiv_reg[19]/Q
                         net (fo=3, routed)           0.120     1.746    U8_clk_div/out[19]
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.906 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.906    U8_clk_div/clkdiv_reg[16]_i_1_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.996 r  U8_clk_div/clkdiv_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.996    U8_clk_div/clkdiv_reg[20]_i_1_n_6
    SLICE_X53Y100        FDCE                                         r  U8_clk_div/clkdiv_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.828     1.994    U8_clk_div/clk
    SLICE_X53Y100        FDCE                                         r  U8_clk_div/clkdiv_reg[21]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X53Y100        FDCE (Hold_fdce_C_D)         0.105     1.853    U8_clk_div/clkdiv_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.367%)  route 0.121ns (23.633%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.565     1.484    U8_clk_div/clk
    SLICE_X53Y99         FDCE                                         r  U8_clk_div/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  U8_clk_div/clkdiv_reg[19]/Q
                         net (fo=3, routed)           0.120     1.746    U8_clk_div/out[19]
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.906 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.906    U8_clk_div/clkdiv_reg[16]_i_1_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.996 r  U8_clk_div/clkdiv_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.996    U8_clk_div/clkdiv_reg[20]_i_1_n_4
    SLICE_X53Y100        FDCE                                         r  U8_clk_div/clkdiv_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.828     1.994    U8_clk_div/clk
    SLICE_X53Y100        FDCE                                         r  U8_clk_div/clkdiv_reg[23]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X53Y100        FDCE (Hold_fdce_C_D)         0.105     1.853    U8_clk_div/clkdiv_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.505%)  route 0.121ns (23.495%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.565     1.484    U8_clk_div/clk
    SLICE_X53Y99         FDCE                                         r  U8_clk_div/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  U8_clk_div/clkdiv_reg[19]/Q
                         net (fo=3, routed)           0.120     1.746    U8_clk_div/out[19]
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.906 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.906    U8_clk_div/clkdiv_reg[16]_i_1_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.945 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.945    U8_clk_div/clkdiv_reg[20]_i_1_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.999 r  U8_clk_div/clkdiv_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.999    U8_clk_div/clkdiv_reg[24]_i_1_n_7
    SLICE_X53Y101        FDCE                                         r  U8_clk_div/clkdiv_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.828     1.994    U8_clk_div/clk
    SLICE_X53Y101        FDCE                                         r  U8_clk_div/clkdiv_reg[24]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X53Y101        FDCE (Hold_fdce_C_D)         0.105     1.853    U8_clk_div/clkdiv_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.405ns (76.996%)  route 0.121ns (23.004%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.565     1.484    U8_clk_div/clk
    SLICE_X53Y99         FDCE                                         r  U8_clk_div/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  U8_clk_div/clkdiv_reg[19]/Q
                         net (fo=3, routed)           0.120     1.746    U8_clk_div/out[19]
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.906 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.906    U8_clk_div/clkdiv_reg[16]_i_1_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.945 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.945    U8_clk_div/clkdiv_reg[20]_i_1_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.010 r  U8_clk_div/clkdiv_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.010    U8_clk_div/clkdiv_reg[24]_i_1_n_5
    SLICE_X53Y101        FDCE                                         r  U8_clk_div/clkdiv_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.828     1.994    U8_clk_div/clk
    SLICE_X53Y101        FDCE                                         r  U8_clk_div/clkdiv_reg[26]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X53Y101        FDCE (Hold_fdce_C_D)         0.105     1.853    U8_clk_div/clkdiv_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.430ns (78.040%)  route 0.121ns (21.960%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.565     1.484    U8_clk_div/clk
    SLICE_X53Y99         FDCE                                         r  U8_clk_div/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  U8_clk_div/clkdiv_reg[19]/Q
                         net (fo=3, routed)           0.120     1.746    U8_clk_div/out[19]
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.906 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.906    U8_clk_div/clkdiv_reg[16]_i_1_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.945 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.945    U8_clk_div/clkdiv_reg[20]_i_1_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.035 r  U8_clk_div/clkdiv_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.035    U8_clk_div/clkdiv_reg[24]_i_1_n_6
    SLICE_X53Y101        FDCE                                         r  U8_clk_div/clkdiv_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.828     1.994    U8_clk_div/clk
    SLICE_X53Y101        FDCE                                         r  U8_clk_div/clkdiv_reg[25]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X53Y101        FDCE (Hold_fdce_C_D)         0.105     1.853    U8_clk_div/clkdiv_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.430ns (78.040%)  route 0.121ns (21.960%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.565     1.484    U8_clk_div/clk
    SLICE_X53Y99         FDCE                                         r  U8_clk_div/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  U8_clk_div/clkdiv_reg[19]/Q
                         net (fo=3, routed)           0.120     1.746    U8_clk_div/out[19]
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.906 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.906    U8_clk_div/clkdiv_reg[16]_i_1_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.945 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.945    U8_clk_div/clkdiv_reg[20]_i_1_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.035 r  U8_clk_div/clkdiv_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.035    U8_clk_div/clkdiv_reg[24]_i_1_n_4
    SLICE_X53Y101        FDCE                                         r  U8_clk_div/clkdiv_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.828     1.994    U8_clk_div/clk
    SLICE_X53Y101        FDCE                                         r  U8_clk_div/clkdiv_reg[27]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X53Y101        FDCE (Hold_fdce_C_D)         0.105     1.853    U8_clk_div/clkdiv_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.433ns (78.159%)  route 0.121ns (21.841%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.565     1.484    U8_clk_div/clk
    SLICE_X53Y99         FDCE                                         r  U8_clk_div/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  U8_clk_div/clkdiv_reg[19]/Q
                         net (fo=3, routed)           0.120     1.746    U8_clk_div/out[19]
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.906 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.906    U8_clk_div/clkdiv_reg[16]_i_1_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.945 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.945    U8_clk_div/clkdiv_reg[20]_i_1_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.984 r  U8_clk_div/clkdiv_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.984    U8_clk_div/clkdiv_reg[24]_i_1_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.038 r  U8_clk_div/clkdiv_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.038    U8_clk_div/clkdiv_reg[28]_i_1_n_7
    SLICE_X53Y102        FDCE                                         r  U8_clk_div/clkdiv_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.828     1.994    U8_clk_div/clk
    SLICE_X53Y102        FDCE                                         r  U8_clk_div/clkdiv_reg[28]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X53Y102        FDCE (Hold_fdce_C_D)         0.105     1.853    U8_clk_div/clkdiv_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.444ns (78.584%)  route 0.121ns (21.416%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.565     1.484    U8_clk_div/clk
    SLICE_X53Y99         FDCE                                         r  U8_clk_div/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  U8_clk_div/clkdiv_reg[19]/Q
                         net (fo=3, routed)           0.120     1.746    U8_clk_div/out[19]
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.906 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.906    U8_clk_div/clkdiv_reg[16]_i_1_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.945 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.945    U8_clk_div/clkdiv_reg[20]_i_1_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.984 r  U8_clk_div/clkdiv_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.984    U8_clk_div/clkdiv_reg[24]_i_1_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.049 r  U8_clk_div/clkdiv_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.049    U8_clk_div/clkdiv_reg[28]_i_1_n_5
    SLICE_X53Y102        FDCE                                         r  U8_clk_div/clkdiv_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.828     1.994    U8_clk_div/clk
    SLICE_X53Y102        FDCE                                         r  U8_clk_div/clkdiv_reg[30]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X53Y102        FDCE (Hold_fdce_C_D)         0.105     1.853    U8_clk_div/clkdiv_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.196    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y17    U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y17    U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X53Y102   U6_SSeg7/LES_data_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X58Y102   U6_SSeg7/LES_data_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X56Y99    U6_SSeg7/LES_data_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X53Y102   U6_SSeg7/LES_data_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X53Y102   U6_SSeg7/LES_data_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X52Y101   U6_SSeg7/LES_data_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X58Y102   U6_SSeg7/LES_data_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X53Y102   U6_SSeg7/LES_data_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X53Y102   U6_SSeg7/LES_data_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X58Y102   U6_SSeg7/LES_data_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X58Y102   U6_SSeg7/LES_data_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X56Y99    U6_SSeg7/LES_data_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X56Y99    U6_SSeg7/LES_data_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X53Y102   U6_SSeg7/LES_data_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X53Y102   U6_SSeg7/LES_data_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X53Y102   U6_SSeg7/LES_data_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X53Y102   U6_SSeg7/LES_data_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X53Y102   U6_SSeg7/LES_data_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X53Y102   U6_SSeg7/LES_data_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X58Y102   U6_SSeg7/LES_data_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X58Y102   U6_SSeg7/LES_data_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X56Y99    U6_SSeg7/LES_data_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X56Y99    U6_SSeg7/LES_data_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X53Y102   U6_SSeg7/LES_data_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X53Y102   U6_SSeg7/LES_data_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X53Y102   U6_SSeg7/LES_data_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X53Y102   U6_SSeg7/LES_data_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          4088 Endpoints
Min Delay          4088 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U1_SCPU/U_PC/PC_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1_SCPU/U_alu/C_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.632ns  (logic 2.050ns (9.058%)  route 20.582ns (90.942%))
  Logic Levels:           12  (FDCE=1 LUT4=2 LUT5=1 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDCE                         0.000     0.000 r  U1_SCPU/U_PC/PC_reg[5]/C
    SLICE_X48Y93         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U1_SCPU/U_PC/PC_reg[5]/Q
                         net (fo=60, routed)          3.324     3.780    U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X46Y85         LUT6 (Prop_lut6_I4_O)        0.124     3.904 f  U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.897     4.801    U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[22]_INST_0_i_1_n_0
    SLICE_X46Y85         LUT6 (Prop_lut6_I1_O)        0.124     4.925 f  U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[22]_INST_0/O
                         net (fo=135, routed)         3.508     8.433    U1_SCPU/U_alu/inst_in_IBUF[17]
    SLICE_X32Y93         LUT5 (Prop_lut5_I0_O)        0.124     8.557 f  U1_SCPU/U_alu/Data_out_OBUF[31]_inst_i_2/O
                         net (fo=35, routed)          2.251    10.808    U1_SCPU/U_RF/RD21
    SLICE_X45Y86         LUT6 (Prop_lut6_I0_O)        0.124    10.932 f  U1_SCPU/U_RF/Data_out_OBUF[12]_inst_i_1/O
                         net (fo=5, routed)           1.860    12.792    U1_SCPU/U_EXT/Data_out_OBUF[5]
    SLICE_X44Y95         LUT4 (Prop_lut4_I2_O)        0.124    12.916 f  U1_SCPU/U_EXT/C_reg[12]_i_12/O
                         net (fo=10, routed)          2.090    15.006    U1_SCPU/U_EXT/PC_reg[31][5]
    SLICE_X44Y98         LUT4 (Prop_lut4_I0_O)        0.152    15.158 f  U1_SCPU/U_EXT/C_reg[27]_i_23/O
                         net (fo=23, routed)          1.333    16.491    U1_SCPU/U_EXT/C_reg[27]_i_23_n_1
    SLICE_X34Y104        LUT6 (Prop_lut6_I1_O)        0.326    16.817 r  U1_SCPU/U_EXT/C_reg[14]_i_23/O
                         net (fo=6, routed)           1.130    17.947    U1_SCPU/U_EXT/C_reg[14]_i_23_n_1
    SLICE_X31Y104        LUT6 (Prop_lut6_I2_O)        0.124    18.071 f  U1_SCPU/U_EXT/C_reg[7]_i_19/O
                         net (fo=1, routed)           1.118    19.189    U1_SCPU/U_RF/rf_reg[19][7]_0
    SLICE_X33Y102        LUT6 (Prop_lut6_I4_O)        0.124    19.313 f  U1_SCPU/U_RF/C_reg[7]_i_12/O
                         net (fo=4, routed)           0.827    20.140    U1_SCPU/U_EXT/rf_reg[19][31]_6
    SLICE_X33Y100        LUT6 (Prop_lut6_I5_O)        0.124    20.264 f  U1_SCPU/U_EXT/C_reg[7]_i_4/O
                         net (fo=1, routed)           1.095    21.359    U1_SCPU/U_EXT/C_reg[7]_i_4_n_1
    SLICE_X37Y96         LUT6 (Prop_lut6_I4_O)        0.124    21.483 r  U1_SCPU/U_EXT/C_reg[7]_i_1/O
                         net (fo=1, routed)           1.149    22.632    U1_SCPU/U_alu/PC_reg[29][7]
    SLICE_X46Y94         LDCE                                         r  U1_SCPU/U_alu/C_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1_SCPU/U_PC/PC_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1_SCPU/U_alu/C_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.457ns  (logic 2.050ns (9.128%)  route 20.407ns (90.872%))
  Logic Levels:           12  (FDCE=1 LUT4=3 LUT5=1 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDCE                         0.000     0.000 r  U1_SCPU/U_PC/PC_reg[5]/C
    SLICE_X48Y93         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U1_SCPU/U_PC/PC_reg[5]/Q
                         net (fo=60, routed)          3.324     3.780    U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X46Y85         LUT6 (Prop_lut6_I4_O)        0.124     3.904 r  U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.897     4.801    U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[22]_INST_0_i_1_n_0
    SLICE_X46Y85         LUT6 (Prop_lut6_I1_O)        0.124     4.925 r  U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[22]_INST_0/O
                         net (fo=135, routed)         3.508     8.433    U1_SCPU/U_alu/inst_in_IBUF[17]
    SLICE_X32Y93         LUT5 (Prop_lut5_I0_O)        0.124     8.557 r  U1_SCPU/U_alu/Data_out_OBUF[31]_inst_i_2/O
                         net (fo=35, routed)          2.251    10.808    U1_SCPU/U_RF/RD21
    SLICE_X45Y86         LUT6 (Prop_lut6_I0_O)        0.124    10.932 r  U1_SCPU/U_RF/Data_out_OBUF[12]_inst_i_1/O
                         net (fo=5, routed)           1.860    12.792    U1_SCPU/U_EXT/Data_out_OBUF[5]
    SLICE_X44Y95         LUT4 (Prop_lut4_I2_O)        0.124    12.916 r  U1_SCPU/U_EXT/C_reg[12]_i_12/O
                         net (fo=10, routed)          2.090    15.006    U1_SCPU/U_EXT/PC_reg[31][5]
    SLICE_X44Y98         LUT4 (Prop_lut4_I0_O)        0.152    15.158 r  U1_SCPU/U_EXT/C_reg[27]_i_23/O
                         net (fo=23, routed)          1.910    17.068    U1_SCPU/U_EXT/C_reg[27]_i_23_n_1
    SLICE_X37Y105        LUT6 (Prop_lut6_I4_O)        0.326    17.394 f  U1_SCPU/U_EXT/C_reg[20]_i_21/O
                         net (fo=3, routed)           0.948    18.342    U1_SCPU/U_EXT/C_reg[20]_i_21_n_1
    SLICE_X35Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.466 f  U1_SCPU/U_EXT/C_reg[20]_i_17/O
                         net (fo=4, routed)           1.187    19.654    U1_SCPU/U_EXT/C_reg[20]_i_17_n_1
    SLICE_X35Y105        LUT6 (Prop_lut6_I3_O)        0.124    19.778 f  U1_SCPU/U_EXT/C_reg[16]_i_5/O
                         net (fo=2, routed)           0.817    20.595    U1_SCPU/U_EXT/C_reg[16]_i_5_n_1
    SLICE_X36Y98         LUT6 (Prop_lut6_I5_O)        0.124    20.719 r  U1_SCPU/U_EXT/C_reg[15]_i_2/O
                         net (fo=1, routed)           0.796    21.516    U1_SCPU/U_RF/rf_reg[19][15]_0
    SLICE_X37Y97         LUT4 (Prop_lut4_I0_O)        0.124    21.640 r  U1_SCPU/U_RF/C_reg[15]_i_1/O
                         net (fo=1, routed)           0.818    22.457    U1_SCPU/U_alu/PC_reg[29][15]
    SLICE_X47Y97         LDCE                                         r  U1_SCPU/U_alu/C_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            U1_SCPU/U_RF/rf_reg[22][8]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.416ns  (logic 1.631ns (7.276%)  route 20.785ns (92.724%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=4, routed)           4.121     5.628    U9_Counter_x/rstn_IBUF
    SLICE_X53Y88         LUT1 (Prop_lut1_I0_O)        0.124     5.752 f  U9_Counter_x/U1_SCPU_i_2/O
                         net (fo=1476, routed)       16.664    22.416    U1_SCPU/U_RF/AR[0]
    SLICE_X28Y84         FDCE                                         f  U1_SCPU/U_RF/rf_reg[22][8]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            U1_SCPU/U_RF/rf_reg[13][8]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.412ns  (logic 1.631ns (7.277%)  route 20.781ns (92.723%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=4, routed)           4.121     5.628    U9_Counter_x/rstn_IBUF
    SLICE_X53Y88         LUT1 (Prop_lut1_I0_O)        0.124     5.752 f  U9_Counter_x/U1_SCPU_i_2/O
                         net (fo=1476, routed)       16.660    22.412    U1_SCPU/U_RF/AR[0]
    SLICE_X29Y84         FDCE                                         f  U1_SCPU/U_RF/rf_reg[13][8]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            U1_SCPU/U_RF/rf_reg[7][8]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.275ns  (logic 1.631ns (7.322%)  route 20.644ns (92.678%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=4, routed)           4.121     5.628    U9_Counter_x/rstn_IBUF
    SLICE_X53Y88         LUT1 (Prop_lut1_I0_O)        0.124     5.752 f  U9_Counter_x/U1_SCPU_i_2/O
                         net (fo=1476, routed)       16.522    22.275    U1_SCPU/U_RF/AR[0]
    SLICE_X28Y83         FDCE                                         f  U1_SCPU/U_RF/rf_reg[7][8]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            U1_SCPU/U_RF/rf_reg[14][8]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.270ns  (logic 1.631ns (7.324%)  route 20.639ns (92.676%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=4, routed)           4.121     5.628    U9_Counter_x/rstn_IBUF
    SLICE_X53Y88         LUT1 (Prop_lut1_I0_O)        0.124     5.752 f  U9_Counter_x/U1_SCPU_i_2/O
                         net (fo=1476, routed)       16.518    22.270    U1_SCPU/U_RF/AR[0]
    SLICE_X29Y83         FDCE                                         f  U1_SCPU/U_RF/rf_reg[14][8]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            U1_SCPU/U_RF/rf_reg[15][8]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.155ns  (logic 1.631ns (7.362%)  route 20.524ns (92.638%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=4, routed)           4.121     5.628    U9_Counter_x/rstn_IBUF
    SLICE_X53Y88         LUT1 (Prop_lut1_I0_O)        0.124     5.752 f  U9_Counter_x/U1_SCPU_i_2/O
                         net (fo=1476, routed)       16.403    22.155    U1_SCPU/U_RF/AR[0]
    SLICE_X32Y83         FDCE                                         f  U1_SCPU/U_RF/rf_reg[15][8]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            U1_SCPU/U_RF/rf_reg[8][8]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.151ns  (logic 1.631ns (7.363%)  route 20.520ns (92.637%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=4, routed)           4.121     5.628    U9_Counter_x/rstn_IBUF
    SLICE_X53Y88         LUT1 (Prop_lut1_I0_O)        0.124     5.752 f  U9_Counter_x/U1_SCPU_i_2/O
                         net (fo=1476, routed)       16.398    22.151    U1_SCPU/U_RF/AR[0]
    SLICE_X33Y83         FDCE                                         f  U1_SCPU/U_RF/rf_reg[8][8]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1_SCPU/U_PC/PC_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1_SCPU/U_alu/C_reg[16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.148ns  (logic 2.050ns (9.256%)  route 20.098ns (90.744%))
  Logic Levels:           12  (FDCE=1 LUT4=2 LUT5=3 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDCE                         0.000     0.000 r  U1_SCPU/U_PC/PC_reg[5]/C
    SLICE_X48Y93         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U1_SCPU/U_PC/PC_reg[5]/Q
                         net (fo=60, routed)          3.324     3.780    U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X46Y85         LUT6 (Prop_lut6_I4_O)        0.124     3.904 r  U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.897     4.801    U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[22]_INST_0_i_1_n_0
    SLICE_X46Y85         LUT6 (Prop_lut6_I1_O)        0.124     4.925 r  U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[22]_INST_0/O
                         net (fo=135, routed)         3.508     8.433    U1_SCPU/U_alu/inst_in_IBUF[17]
    SLICE_X32Y93         LUT5 (Prop_lut5_I0_O)        0.124     8.557 r  U1_SCPU/U_alu/Data_out_OBUF[31]_inst_i_2/O
                         net (fo=35, routed)          2.251    10.808    U1_SCPU/U_RF/RD21
    SLICE_X45Y86         LUT6 (Prop_lut6_I0_O)        0.124    10.932 r  U1_SCPU/U_RF/Data_out_OBUF[12]_inst_i_1/O
                         net (fo=5, routed)           1.860    12.792    U1_SCPU/U_EXT/Data_out_OBUF[5]
    SLICE_X44Y95         LUT4 (Prop_lut4_I2_O)        0.124    12.916 r  U1_SCPU/U_EXT/C_reg[12]_i_12/O
                         net (fo=10, routed)          2.090    15.006    U1_SCPU/U_EXT/PC_reg[31][5]
    SLICE_X44Y98         LUT4 (Prop_lut4_I0_O)        0.152    15.158 r  U1_SCPU/U_EXT/C_reg[27]_i_23/O
                         net (fo=23, routed)          1.910    17.068    U1_SCPU/U_EXT/C_reg[27]_i_23_n_1
    SLICE_X37Y105        LUT6 (Prop_lut6_I4_O)        0.326    17.394 f  U1_SCPU/U_EXT/C_reg[20]_i_21/O
                         net (fo=3, routed)           0.948    18.342    U1_SCPU/U_EXT/C_reg[20]_i_21_n_1
    SLICE_X35Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.466 f  U1_SCPU/U_EXT/C_reg[20]_i_17/O
                         net (fo=4, routed)           1.187    19.654    U1_SCPU/U_EXT/C_reg[20]_i_17_n_1
    SLICE_X35Y105        LUT6 (Prop_lut6_I3_O)        0.124    19.778 f  U1_SCPU/U_EXT/C_reg[16]_i_5/O
                         net (fo=2, routed)           0.932    20.710    U1_SCPU/U_EXT/C_reg[16]_i_5_n_1
    SLICE_X36Y100        LUT5 (Prop_lut5_I2_O)        0.124    20.834 f  U1_SCPU/U_EXT/C_reg[16]_i_2/O
                         net (fo=1, routed)           0.158    20.992    U1_SCPU/U_RF/rf_reg[19][0]_0
    SLICE_X36Y100        LUT5 (Prop_lut5_I0_O)        0.124    21.116 r  U1_SCPU/U_RF/C_reg[16]_i_1/O
                         net (fo=1, routed)           1.032    22.148    U1_SCPU/U_alu/PC_reg[29][16]
    SLICE_X47Y99         LDCE                                         r  U1_SCPU/U_alu/C_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1_SCPU/U_PC/PC_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1_SCPU/U_alu/C_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.037ns  (logic 2.050ns (9.302%)  route 19.987ns (90.698%))
  Logic Levels:           12  (FDCE=1 LUT4=2 LUT5=1 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDCE                         0.000     0.000 r  U1_SCPU/U_PC/PC_reg[5]/C
    SLICE_X48Y93         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U1_SCPU/U_PC/PC_reg[5]/Q
                         net (fo=60, routed)          3.324     3.780    U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X46Y85         LUT6 (Prop_lut6_I4_O)        0.124     3.904 f  U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.897     4.801    U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[22]_INST_0_i_1_n_0
    SLICE_X46Y85         LUT6 (Prop_lut6_I1_O)        0.124     4.925 f  U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[22]_INST_0/O
                         net (fo=135, routed)         3.508     8.433    U1_SCPU/U_alu/inst_in_IBUF[17]
    SLICE_X32Y93         LUT5 (Prop_lut5_I0_O)        0.124     8.557 f  U1_SCPU/U_alu/Data_out_OBUF[31]_inst_i_2/O
                         net (fo=35, routed)          2.251    10.808    U1_SCPU/U_RF/RD21
    SLICE_X45Y86         LUT6 (Prop_lut6_I0_O)        0.124    10.932 f  U1_SCPU/U_RF/Data_out_OBUF[12]_inst_i_1/O
                         net (fo=5, routed)           1.860    12.792    U1_SCPU/U_EXT/Data_out_OBUF[5]
    SLICE_X44Y95         LUT4 (Prop_lut4_I2_O)        0.124    12.916 f  U1_SCPU/U_EXT/C_reg[12]_i_12/O
                         net (fo=10, routed)          2.090    15.006    U1_SCPU/U_EXT/PC_reg[31][5]
    SLICE_X44Y98         LUT4 (Prop_lut4_I0_O)        0.152    15.158 f  U1_SCPU/U_EXT/C_reg[27]_i_23/O
                         net (fo=23, routed)          1.333    16.491    U1_SCPU/U_EXT/C_reg[27]_i_23_n_1
    SLICE_X34Y104        LUT6 (Prop_lut6_I1_O)        0.326    16.817 r  U1_SCPU/U_EXT/C_reg[14]_i_23/O
                         net (fo=6, routed)           1.043    17.860    U1_SCPU/U_EXT/C_reg[14]_i_23_n_1
    SLICE_X32Y104        LUT6 (Prop_lut6_I0_O)        0.124    17.984 f  U1_SCPU/U_EXT/C_reg[6]_i_17/O
                         net (fo=2, routed)           0.817    18.801    U1_SCPU/U_EXT/C_reg[6]_i_17_n_1
    SLICE_X33Y103        LUT6 (Prop_lut6_I4_O)        0.124    18.925 f  U1_SCPU/U_EXT/C_reg[2]_i_11/O
                         net (fo=3, routed)           1.345    20.270    U1_SCPU/U_EXT/C_reg[2]_i_11_n_1
    SLICE_X31Y100        LUT6 (Prop_lut6_I5_O)        0.124    20.394 f  U1_SCPU/U_EXT/C_reg[2]_i_4/O
                         net (fo=1, routed)           0.951    21.345    U1_SCPU/U_RF/rf_reg[19][0]_6
    SLICE_X36Y96         LUT6 (Prop_lut6_I4_O)        0.124    21.469 r  U1_SCPU/U_RF/C_reg[2]_i_1/O
                         net (fo=1, routed)           0.568    22.037    U1_SCPU/U_alu/PC_reg[29][2]
    SLICE_X37Y96         LDCE                                         r  U1_SCPU/U_alu/C_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U9_Counter_x/counter0_Lock_reg[25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U9_Counter_x/counter0_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.186ns (74.077%)  route 0.065ns (25.923%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDCE                         0.000     0.000 r  U9_Counter_x/counter0_Lock_reg[25]/C
    SLICE_X52Y92         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U9_Counter_x/counter0_Lock_reg[25]/Q
                         net (fo=2, routed)           0.065     0.206    U9_Counter_x/counter0_Lock[25]
    SLICE_X53Y92         LUT6 (Prop_lut6_I1_O)        0.045     0.251 r  U9_Counter_x/counter0[24]_i_1/O
                         net (fo=1, routed)           0.000     0.251    U9_Counter_x/counter0[24]_i_1_n_0
    SLICE_X53Y92         FDCE                                         r  U9_Counter_x/counter0_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U7_SPIO/counter_set_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U9_Counter_x/counter_Ctrl_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.186ns (73.783%)  route 0.066ns (26.217%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y86         FDCE                         0.000     0.000 r  U7_SPIO/counter_set_reg[1]/C
    SLICE_X52Y86         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U7_SPIO/counter_set_reg[1]/Q
                         net (fo=4, routed)           0.066     0.207    U9_Counter_x/counter_set[1]
    SLICE_X53Y86         LUT5 (Prop_lut5_I1_O)        0.045     0.252 r  U9_Counter_x/counter_Ctrl[1]_i_1/O
                         net (fo=1, routed)           0.000     0.252    U9_Counter_x/counter_Ctrl[1]_i_1_n_0
    SLICE_X53Y86         FDCE                                         r  U9_Counter_x/counter_Ctrl_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U9_Counter_x/counter0_Lock_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U9_Counter_x/counter0_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.209ns (77.348%)  route 0.061ns (22.652%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y87         FDCE                         0.000     0.000 r  U9_Counter_x/counter0_Lock_reg[3]/C
    SLICE_X54Y87         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U9_Counter_x/counter0_Lock_reg[3]/Q
                         net (fo=2, routed)           0.061     0.225    U9_Counter_x/counter0_Lock[3]
    SLICE_X55Y87         LUT6 (Prop_lut6_I1_O)        0.045     0.270 r  U9_Counter_x/counter0[2]_i_1/O
                         net (fo=1, routed)           0.000     0.270    U9_Counter_x/counter0[2]_i_1_n_0
    SLICE_X55Y87         FDCE                                         r  U9_Counter_x/counter0_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U9_Counter_x/counter0_Lock_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U9_Counter_x/counter0_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.209ns (77.348%)  route 0.061ns (22.652%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE                         0.000     0.000 r  U9_Counter_x/counter0_Lock_reg[7]/C
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U9_Counter_x/counter0_Lock_reg[7]/Q
                         net (fo=2, routed)           0.061     0.225    U9_Counter_x/counter0_Lock[7]
    SLICE_X55Y88         LUT6 (Prop_lut6_I1_O)        0.045     0.270 r  U9_Counter_x/counter0[6]_i_1/O
                         net (fo=1, routed)           0.000     0.270    U9_Counter_x/counter0[6]_i_1_n_0
    SLICE_X55Y88         FDCE                                         r  U9_Counter_x/counter0_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U9_Counter_x/counter0_Lock_reg[21]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U9_Counter_x/counter0_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.209ns (76.490%)  route 0.064ns (23.510%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDCE                         0.000     0.000 r  U9_Counter_x/counter0_Lock_reg[21]/C
    SLICE_X54Y91         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U9_Counter_x/counter0_Lock_reg[21]/Q
                         net (fo=2, routed)           0.064     0.228    U9_Counter_x/counter0_Lock[21]
    SLICE_X55Y91         LUT6 (Prop_lut6_I1_O)        0.045     0.273 r  U9_Counter_x/counter0[20]_i_1/O
                         net (fo=1, routed)           0.000     0.273    U9_Counter_x/counter0[20]_i_1_n_0
    SLICE_X55Y91         FDCE                                         r  U9_Counter_x/counter0_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U9_Counter_x/counter0_Lock_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U9_Counter_x/counter0_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.209ns (76.490%)  route 0.064ns (23.510%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y89         FDCE                         0.000     0.000 r  U9_Counter_x/counter0_Lock_reg[9]/C
    SLICE_X54Y89         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U9_Counter_x/counter0_Lock_reg[9]/Q
                         net (fo=2, routed)           0.064     0.228    U9_Counter_x/counter0_Lock[9]
    SLICE_X55Y89         LUT6 (Prop_lut6_I2_O)        0.045     0.273 r  U9_Counter_x/counter0[9]_i_1/O
                         net (fo=1, routed)           0.000     0.273    U9_Counter_x/counter0[9]_i_1_n_0
    SLICE_X55Y89         FDCE                                         r  U9_Counter_x/counter0_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1_SCPU/U_PC/PC_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U5_Multi_8CH32/_Data1_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.141ns (49.377%)  route 0.145ns (50.623%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDCE                         0.000     0.000 r  U1_SCPU/U_PC/PC_reg[19]/C
    SLICE_X48Y96         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U1_SCPU/U_PC/PC_reg[19]/Q
                         net (fo=7, routed)           0.145     0.286    U5_Multi_8CH32/data1[17]
    SLICE_X49Y96         FDCE                                         r  U5_Multi_8CH32/_Data1_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1_SCPU/U_PC/PC_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U5_Multi_8CH32/_Data1_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.141ns (47.677%)  route 0.155ns (52.323%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y98         FDCE                         0.000     0.000 r  U1_SCPU/U_PC/PC_reg[27]/C
    SLICE_X48Y98         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U1_SCPU/U_PC/PC_reg[27]/Q
                         net (fo=7, routed)           0.155     0.296    U5_Multi_8CH32/data1[25]
    SLICE_X50Y99         FDCE                                         r  U5_Multi_8CH32/_Data1_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1_SCPU/U_PC/PC_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U5_Multi_8CH32/_Data1_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.141ns (47.158%)  route 0.158ns (52.842%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDCE                         0.000     0.000 r  U1_SCPU/U_PC/PC_reg[17]/C
    SLICE_X48Y95         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U1_SCPU/U_PC/PC_reg[17]/Q
                         net (fo=7, routed)           0.158     0.299    U5_Multi_8CH32/data1[15]
    SLICE_X50Y96         FDCE                                         r  U5_Multi_8CH32/_Data1_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U9_Counter_x/counter0_Lock_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U9_Counter_x/counter0_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.209ns (69.158%)  route 0.093ns (30.842%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDCE                         0.000     0.000 r  U9_Counter_x/counter0_Lock_reg[18]/C
    SLICE_X54Y91         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U9_Counter_x/counter0_Lock_reg[18]/Q
                         net (fo=2, routed)           0.093     0.257    U9_Counter_x/counter0_Lock[18]
    SLICE_X55Y91         LUT6 (Prop_lut6_I1_O)        0.045     0.302 r  U9_Counter_x/counter0[17]_i_1/O
                         net (fo=1, routed)           0.000     0.302    U9_Counter_x/counter0[17]_i_1_n_0
    SLICE_X55Y91         FDCE                                         r  U9_Counter_x/counter0_reg[17]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay          1080 Endpoints
Min Delay          1080 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U1_SCPU/U_RF/rf_reg[29][23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.866ns  (logic 1.608ns (16.299%)  route 8.258ns (83.701%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.672    55.274    U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[15])
                                                      0.882    56.156 r  U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[15]
                         net (fo=1, routed)           1.665    57.822    U4_MIO_BUS/ram_data_out[15]
    SLICE_X50Y86         LUT6 (Prop_lut6_I0_O)        0.124    57.946 r  U4_MIO_BUS/Cpu_data4bus_OBUF[15]_inst_i_1/O
                         net (fo=5, routed)           1.285    59.230    U3_dm_controller/Data_read_from_dm[15]
    SLICE_X50Y92         LUT5 (Prop_lut5_I2_O)        0.150    59.380 r  U3_dm_controller/Data_read_OBUF[31]_inst_i_2/O
                         net (fo=17, routed)          1.362    60.743    U3_dm_controller/Data_read_OBUF[31]_inst_i_2_n_0
    SLICE_X51Y97         LUT6 (Prop_lut6_I4_O)        0.328    61.071 r  U3_dm_controller/Data_read_OBUF[23]_inst_i_1/O
                         net (fo=1, routed)           0.646    61.717    U1_SCPU/U_alu/Data_in_IBUF[23]
    SLICE_X48Y97         LUT6 (Prop_lut6_I1_O)        0.124    61.841 r  U1_SCPU/U_alu/rf[31][23]_i_1/O
                         net (fo=32, routed)          3.299    65.140    U1_SCPU/U_RF/PC_reg[31]_0[23]
    SLICE_X31Y104        FDCE                                         r  U1_SCPU/U_RF/rf_reg[29][23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U1_SCPU/U_RF/rf_reg[31][23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.725ns  (logic 1.608ns (16.535%)  route 8.117ns (83.465%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.672    55.274    U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[15])
                                                      0.882    56.156 r  U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[15]
                         net (fo=1, routed)           1.665    57.822    U4_MIO_BUS/ram_data_out[15]
    SLICE_X50Y86         LUT6 (Prop_lut6_I0_O)        0.124    57.946 r  U4_MIO_BUS/Cpu_data4bus_OBUF[15]_inst_i_1/O
                         net (fo=5, routed)           1.285    59.230    U3_dm_controller/Data_read_from_dm[15]
    SLICE_X50Y92         LUT5 (Prop_lut5_I2_O)        0.150    59.380 r  U3_dm_controller/Data_read_OBUF[31]_inst_i_2/O
                         net (fo=17, routed)          1.362    60.743    U3_dm_controller/Data_read_OBUF[31]_inst_i_2_n_0
    SLICE_X51Y97         LUT6 (Prop_lut6_I4_O)        0.328    61.071 r  U3_dm_controller/Data_read_OBUF[23]_inst_i_1/O
                         net (fo=1, routed)           0.646    61.717    U1_SCPU/U_alu/Data_in_IBUF[23]
    SLICE_X48Y97         LUT6 (Prop_lut6_I1_O)        0.124    61.841 r  U1_SCPU/U_alu/rf[31][23]_i_1/O
                         net (fo=32, routed)          3.158    64.999    U1_SCPU/U_RF/PC_reg[31]_0[23]
    SLICE_X33Y105        FDCE                                         r  U1_SCPU/U_RF/rf_reg[31][23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U1_SCPU/U_RF/rf_reg[13][24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.682ns  (logic 1.608ns (16.608%)  route 8.074ns (83.392%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.672    55.274    U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[15])
                                                      0.882    56.156 r  U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[15]
                         net (fo=1, routed)           1.665    57.822    U4_MIO_BUS/ram_data_out[15]
    SLICE_X50Y86         LUT6 (Prop_lut6_I0_O)        0.124    57.946 r  U4_MIO_BUS/Cpu_data4bus_OBUF[15]_inst_i_1/O
                         net (fo=5, routed)           1.285    59.230    U3_dm_controller/Data_read_from_dm[15]
    SLICE_X50Y92         LUT5 (Prop_lut5_I2_O)        0.150    59.380 r  U3_dm_controller/Data_read_OBUF[31]_inst_i_2/O
                         net (fo=17, routed)          1.349    60.730    U3_dm_controller/Data_read_OBUF[31]_inst_i_2_n_0
    SLICE_X49Y99         LUT6 (Prop_lut6_I4_O)        0.328    61.058 r  U3_dm_controller/Data_read_OBUF[24]_inst_i_1/O
                         net (fo=1, routed)           0.944    62.002    U1_SCPU/U_alu/Data_in_IBUF[24]
    SLICE_X48Y100        LUT6 (Prop_lut6_I1_O)        0.124    62.126 r  U1_SCPU/U_alu/rf[31][24]_i_1/O
                         net (fo=32, routed)          2.830    64.956    U1_SCPU/U_RF/PC_reg[31]_0[24]
    SLICE_X29Y109        FDCE                                         r  U1_SCPU/U_RF/rf_reg[13][24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U1_SCPU/U_RF/rf_reg[22][23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.574ns  (logic 1.608ns (16.796%)  route 7.966ns (83.204%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.672    55.274    U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[15])
                                                      0.882    56.156 r  U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[15]
                         net (fo=1, routed)           1.665    57.822    U4_MIO_BUS/ram_data_out[15]
    SLICE_X50Y86         LUT6 (Prop_lut6_I0_O)        0.124    57.946 r  U4_MIO_BUS/Cpu_data4bus_OBUF[15]_inst_i_1/O
                         net (fo=5, routed)           1.285    59.230    U3_dm_controller/Data_read_from_dm[15]
    SLICE_X50Y92         LUT5 (Prop_lut5_I2_O)        0.150    59.380 r  U3_dm_controller/Data_read_OBUF[31]_inst_i_2/O
                         net (fo=17, routed)          1.362    60.743    U3_dm_controller/Data_read_OBUF[31]_inst_i_2_n_0
    SLICE_X51Y97         LUT6 (Prop_lut6_I4_O)        0.328    61.071 r  U3_dm_controller/Data_read_OBUF[23]_inst_i_1/O
                         net (fo=1, routed)           0.646    61.717    U1_SCPU/U_alu/Data_in_IBUF[23]
    SLICE_X48Y97         LUT6 (Prop_lut6_I1_O)        0.124    61.841 r  U1_SCPU/U_alu/rf[31][23]_i_1/O
                         net (fo=32, routed)          3.007    64.848    U1_SCPU/U_RF/PC_reg[31]_0[23]
    SLICE_X32Y106        FDCE                                         r  U1_SCPU/U_RF/rf_reg[22][23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U1_SCPU/U_RF/rf_reg[11][19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.539ns  (logic 1.378ns (14.447%)  route 8.161ns (85.553%))
  Logic Levels:           4  (LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.672    55.274    U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[15])
                                                      0.882    56.156 r  U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[15]
                         net (fo=1, routed)           1.665    57.822    U4_MIO_BUS/ram_data_out[15]
    SLICE_X50Y86         LUT6 (Prop_lut6_I0_O)        0.124    57.946 r  U4_MIO_BUS/Cpu_data4bus_OBUF[15]_inst_i_1/O
                         net (fo=5, routed)           0.961    58.907    U3_dm_controller/Data_read_from_dm[15]
    SLICE_X51Y89         LUT6 (Prop_lut6_I5_O)        0.124    59.031 r  U3_dm_controller/Data_read_OBUF[31]_inst_i_3/O
                         net (fo=25, routed)          1.941    60.971    U3_dm_controller/data2[31]
    SLICE_X51Y97         LUT6 (Prop_lut6_I5_O)        0.124    61.095 r  U3_dm_controller/Data_read_OBUF[19]_inst_i_1/O
                         net (fo=1, routed)           0.822    61.917    U1_SCPU/U_alu/Data_in_IBUF[19]
    SLICE_X49Y97         LUT6 (Prop_lut6_I1_O)        0.124    62.041 r  U1_SCPU/U_alu/rf[31][19]_i_1/O
                         net (fo=32, routed)          2.772    64.813    U1_SCPU/U_RF/PC_reg[31]_0[19]
    SLICE_X32Y107        FDCE                                         r  U1_SCPU/U_RF/rf_reg[11][19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U1_SCPU/U_RF/rf_reg[5][24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.499ns  (logic 1.608ns (16.929%)  route 7.891ns (83.071%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.672    55.274    U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[15])
                                                      0.882    56.156 r  U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[15]
                         net (fo=1, routed)           1.665    57.822    U4_MIO_BUS/ram_data_out[15]
    SLICE_X50Y86         LUT6 (Prop_lut6_I0_O)        0.124    57.946 r  U4_MIO_BUS/Cpu_data4bus_OBUF[15]_inst_i_1/O
                         net (fo=5, routed)           1.285    59.230    U3_dm_controller/Data_read_from_dm[15]
    SLICE_X50Y92         LUT5 (Prop_lut5_I2_O)        0.150    59.380 r  U3_dm_controller/Data_read_OBUF[31]_inst_i_2/O
                         net (fo=17, routed)          1.349    60.730    U3_dm_controller/Data_read_OBUF[31]_inst_i_2_n_0
    SLICE_X49Y99         LUT6 (Prop_lut6_I4_O)        0.328    61.058 r  U3_dm_controller/Data_read_OBUF[24]_inst_i_1/O
                         net (fo=1, routed)           0.944    62.002    U1_SCPU/U_alu/Data_in_IBUF[24]
    SLICE_X48Y100        LUT6 (Prop_lut6_I1_O)        0.124    62.126 r  U1_SCPU/U_alu/rf[31][24]_i_1/O
                         net (fo=32, routed)          2.647    64.773    U1_SCPU/U_RF/PC_reg[31]_0[24]
    SLICE_X28Y109        FDCE                                         r  U1_SCPU/U_RF/rf_reg[5][24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U1_SCPU/U_RF/rf_reg[27][24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.489ns  (logic 1.608ns (16.945%)  route 7.881ns (83.055%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.672    55.274    U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[15])
                                                      0.882    56.156 r  U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[15]
                         net (fo=1, routed)           1.665    57.822    U4_MIO_BUS/ram_data_out[15]
    SLICE_X50Y86         LUT6 (Prop_lut6_I0_O)        0.124    57.946 r  U4_MIO_BUS/Cpu_data4bus_OBUF[15]_inst_i_1/O
                         net (fo=5, routed)           1.285    59.230    U3_dm_controller/Data_read_from_dm[15]
    SLICE_X50Y92         LUT5 (Prop_lut5_I2_O)        0.150    59.380 r  U3_dm_controller/Data_read_OBUF[31]_inst_i_2/O
                         net (fo=17, routed)          1.349    60.730    U3_dm_controller/Data_read_OBUF[31]_inst_i_2_n_0
    SLICE_X49Y99         LUT6 (Prop_lut6_I4_O)        0.328    61.058 r  U3_dm_controller/Data_read_OBUF[24]_inst_i_1/O
                         net (fo=1, routed)           0.944    62.002    U1_SCPU/U_alu/Data_in_IBUF[24]
    SLICE_X48Y100        LUT6 (Prop_lut6_I1_O)        0.124    62.126 r  U1_SCPU/U_alu/rf[31][24]_i_1/O
                         net (fo=32, routed)          2.637    64.764    U1_SCPU/U_RF/PC_reg[31]_0[24]
    SLICE_X32Y110        FDCE                                         r  U1_SCPU/U_RF/rf_reg[27][24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U1_SCPU/U_RF/rf_reg[28][23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.462ns  (logic 1.608ns (16.994%)  route 7.854ns (83.006%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.672    55.274    U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[15])
                                                      0.882    56.156 r  U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[15]
                         net (fo=1, routed)           1.665    57.822    U4_MIO_BUS/ram_data_out[15]
    SLICE_X50Y86         LUT6 (Prop_lut6_I0_O)        0.124    57.946 r  U4_MIO_BUS/Cpu_data4bus_OBUF[15]_inst_i_1/O
                         net (fo=5, routed)           1.285    59.230    U3_dm_controller/Data_read_from_dm[15]
    SLICE_X50Y92         LUT5 (Prop_lut5_I2_O)        0.150    59.380 r  U3_dm_controller/Data_read_OBUF[31]_inst_i_2/O
                         net (fo=17, routed)          1.362    60.743    U3_dm_controller/Data_read_OBUF[31]_inst_i_2_n_0
    SLICE_X51Y97         LUT6 (Prop_lut6_I4_O)        0.328    61.071 r  U3_dm_controller/Data_read_OBUF[23]_inst_i_1/O
                         net (fo=1, routed)           0.646    61.717    U1_SCPU/U_alu/Data_in_IBUF[23]
    SLICE_X48Y97         LUT6 (Prop_lut6_I1_O)        0.124    61.841 r  U1_SCPU/U_alu/rf[31][23]_i_1/O
                         net (fo=32, routed)          2.896    64.737    U1_SCPU/U_RF/PC_reg[31]_0[23]
    SLICE_X33Y107        FDCE                                         r  U1_SCPU/U_RF/rf_reg[28][23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U1_SCPU/U_RF/rf_reg[24][23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.419ns  (logic 1.608ns (17.072%)  route 7.811ns (82.928%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.672    55.274    U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[15])
                                                      0.882    56.156 r  U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[15]
                         net (fo=1, routed)           1.665    57.822    U4_MIO_BUS/ram_data_out[15]
    SLICE_X50Y86         LUT6 (Prop_lut6_I0_O)        0.124    57.946 r  U4_MIO_BUS/Cpu_data4bus_OBUF[15]_inst_i_1/O
                         net (fo=5, routed)           1.285    59.230    U3_dm_controller/Data_read_from_dm[15]
    SLICE_X50Y92         LUT5 (Prop_lut5_I2_O)        0.150    59.380 r  U3_dm_controller/Data_read_OBUF[31]_inst_i_2/O
                         net (fo=17, routed)          1.362    60.743    U3_dm_controller/Data_read_OBUF[31]_inst_i_2_n_0
    SLICE_X51Y97         LUT6 (Prop_lut6_I4_O)        0.328    61.071 r  U3_dm_controller/Data_read_OBUF[23]_inst_i_1/O
                         net (fo=1, routed)           0.646    61.717    U1_SCPU/U_alu/Data_in_IBUF[23]
    SLICE_X48Y97         LUT6 (Prop_lut6_I1_O)        0.124    61.841 r  U1_SCPU/U_alu/rf[31][23]_i_1/O
                         net (fo=32, routed)          2.853    64.693    U1_SCPU/U_RF/PC_reg[31]_0[23]
    SLICE_X31Y106        FDCE                                         r  U1_SCPU/U_RF/rf_reg[24][23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U1_SCPU/U_RF/rf_reg[19][25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.418ns  (logic 1.608ns (17.074%)  route 7.810ns (82.926%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.672    55.274    U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[15])
                                                      0.882    56.156 r  U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[15]
                         net (fo=1, routed)           1.665    57.822    U4_MIO_BUS/ram_data_out[15]
    SLICE_X50Y86         LUT6 (Prop_lut6_I0_O)        0.124    57.946 r  U4_MIO_BUS/Cpu_data4bus_OBUF[15]_inst_i_1/O
                         net (fo=5, routed)           1.285    59.230    U3_dm_controller/Data_read_from_dm[15]
    SLICE_X50Y92         LUT5 (Prop_lut5_I2_O)        0.150    59.380 r  U3_dm_controller/Data_read_OBUF[31]_inst_i_2/O
                         net (fo=17, routed)          1.131    60.511    U3_dm_controller/Data_read_OBUF[31]_inst_i_2_n_0
    SLICE_X48Y99         LUT6 (Prop_lut6_I4_O)        0.328    60.839 r  U3_dm_controller/Data_read_OBUF[25]_inst_i_1/O
                         net (fo=1, routed)           0.958    61.797    U1_SCPU/U_alu/Data_in_IBUF[25]
    SLICE_X48Y100        LUT6 (Prop_lut6_I1_O)        0.124    61.921 r  U1_SCPU/U_alu/rf[31][25]_i_1/O
                         net (fo=32, routed)          2.771    64.692    U1_SCPU/U_RF/PC_reg[31]_0[25]
    SLICE_X36Y104        FDCE                                         r  U1_SCPU/U_RF/rf_reg[19][25]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U8_clk_div/clkdiv_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U5_Multi_8CH32/point_out_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.248ns (67.378%)  route 0.120ns (32.622%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.559     1.478    U8_clk_div/clk
    SLICE_X53Y100        FDCE                                         r  U8_clk_div/clkdiv_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDCE (Prop_fdce_C_Q)         0.141     1.619 r  U8_clk_div/clkdiv_reg[20]/Q
                         net (fo=3, routed)           0.120     1.740    U5_Multi_8CH32/point_in[20]
    SLICE_X52Y100        LUT6 (Prop_lut6_I1_O)        0.045     1.785 r  U5_Multi_8CH32/point_out[4]_i_2/O
                         net (fo=1, routed)           0.000     1.785    U5_Multi_8CH32/point_out[4]_i_2_n_0
    SLICE_X52Y100        MUXF7 (Prop_muxf7_I0_O)      0.062     1.847 r  U5_Multi_8CH32/point_out_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.847    U5_Multi_8CH32/point_out_reg[4]_i_1_n_0
    SLICE_X52Y100        FDCE                                         r  U5_Multi_8CH32/point_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U8_clk_div/clkdiv_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U5_Multi_8CH32/point_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.248ns (67.378%)  route 0.120ns (32.622%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.565     1.484    U8_clk_div/clk
    SLICE_X53Y97         FDCE                                         r  U8_clk_div/clkdiv_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  U8_clk_div/clkdiv_reg[8]/Q
                         net (fo=3, routed)           0.120     1.745    U5_Multi_8CH32/point_in[8]
    SLICE_X52Y97         LUT6 (Prop_lut6_I3_O)        0.045     1.790 r  U5_Multi_8CH32/point_out[0]_i_2/O
                         net (fo=1, routed)           0.000     1.790    U5_Multi_8CH32/point_out[0]_i_2_n_0
    SLICE_X52Y97         MUXF7 (Prop_muxf7_I0_O)      0.062     1.852 r  U5_Multi_8CH32/point_out_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.852    U5_Multi_8CH32/point_out_reg[0]_i_1_n_0
    SLICE_X52Y97         FDCE                                         r  U5_Multi_8CH32/point_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U8_clk_div/clkdiv_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U5_Multi_8CH32/point_out_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.375ns  (logic 0.257ns (68.486%)  route 0.118ns (31.514%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.559     1.478    U8_clk_div/clk
    SLICE_X53Y100        FDCE                                         r  U8_clk_div/clkdiv_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDCE (Prop_fdce_C_Q)         0.141     1.619 r  U8_clk_div/clkdiv_reg[23]/Q
                         net (fo=3, routed)           0.118     1.738    U5_Multi_8CH32/point_in[23]
    SLICE_X52Y100        LUT6 (Prop_lut6_I1_O)        0.045     1.783 r  U5_Multi_8CH32/point_out[7]_i_2/O
                         net (fo=1, routed)           0.000     1.783    U5_Multi_8CH32/point_out[7]_i_2_n_0
    SLICE_X52Y100        MUXF7 (Prop_muxf7_I0_O)      0.071     1.854 r  U5_Multi_8CH32/point_out_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.854    U5_Multi_8CH32/point_out_reg[7]_i_1_n_0
    SLICE_X52Y100        FDCE                                         r  U5_Multi_8CH32/point_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U8_clk_div/clkdiv_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U5_Multi_8CH32/point_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.248ns (65.316%)  route 0.132ns (34.684%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.565     1.484    U8_clk_div/clk
    SLICE_X53Y97         FDCE                                         r  U8_clk_div/clkdiv_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  U8_clk_div/clkdiv_reg[11]/Q
                         net (fo=3, routed)           0.132     1.757    U5_Multi_8CH32/point_in[11]
    SLICE_X52Y98         LUT6 (Prop_lut6_I3_O)        0.045     1.802 r  U5_Multi_8CH32/point_out[3]_i_2/O
                         net (fo=1, routed)           0.000     1.802    U5_Multi_8CH32/point_out[3]_i_2_n_0
    SLICE_X52Y98         MUXF7 (Prop_muxf7_I0_O)      0.062     1.864 r  U5_Multi_8CH32/point_out_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.864    U5_Multi_8CH32/point_out_reg[3]_i_1_n_0
    SLICE_X52Y98         FDCE                                         r  U5_Multi_8CH32/point_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U8_clk_div/clkdiv_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U5_Multi_8CH32/point_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.251ns (64.674%)  route 0.137ns (35.326%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.565     1.484    U8_clk_div/clk
    SLICE_X53Y99         FDCE                                         r  U8_clk_div/clkdiv_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  U8_clk_div/clkdiv_reg[17]/Q
                         net (fo=3, routed)           0.137     1.762    U5_Multi_8CH32/point_in[49]
    SLICE_X55Y99         LUT6 (Prop_lut6_I1_O)        0.045     1.807 r  U5_Multi_8CH32/point_out[1]_i_3/O
                         net (fo=1, routed)           0.000     1.807    U5_Multi_8CH32/point_out[1]_i_3_n_0
    SLICE_X55Y99         MUXF7 (Prop_muxf7_I1_O)      0.065     1.872 r  U5_Multi_8CH32/point_out_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.872    U5_Multi_8CH32/point_out_reg[1]_i_1_n_0
    SLICE_X55Y99         FDCE                                         r  U5_Multi_8CH32/point_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U8_clk_div/clkdiv_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U5_Multi_8CH32/point_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.433ns  (logic 0.248ns (57.254%)  route 0.185ns (42.746%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.559     1.478    U8_clk_div/clk
    SLICE_X53Y101        FDCE                                         r  U8_clk_div/clkdiv_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y101        FDCE (Prop_fdce_C_Q)         0.141     1.619 r  U8_clk_div/clkdiv_reg[26]/Q
                         net (fo=3, routed)           0.185     1.805    U5_Multi_8CH32/point_in[26]
    SLICE_X52Y99         LUT6 (Prop_lut6_I0_O)        0.045     1.850 r  U5_Multi_8CH32/point_out[2]_i_2/O
                         net (fo=1, routed)           0.000     1.850    U5_Multi_8CH32/point_out[2]_i_2_n_0
    SLICE_X52Y99         MUXF7 (Prop_muxf7_I0_O)      0.062     1.912 r  U5_Multi_8CH32/point_out_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.912    U5_Multi_8CH32/point_out_reg[2]_i_1_n_0
    SLICE_X52Y99         FDCE                                         r  U5_Multi_8CH32/point_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U8_clk_div/clkdiv_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U5_Multi_8CH32/point_out_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.436ns  (logic 0.257ns (58.895%)  route 0.179ns (41.105%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.559     1.478    U8_clk_div/clk
    SLICE_X53Y100        FDCE                                         r  U8_clk_div/clkdiv_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDCE (Prop_fdce_C_Q)         0.141     1.619 r  U8_clk_div/clkdiv_reg[21]/Q
                         net (fo=3, routed)           0.179     1.799    U5_Multi_8CH32/point_in[21]
    SLICE_X52Y99         LUT6 (Prop_lut6_I1_O)        0.045     1.844 r  U5_Multi_8CH32/point_out[5]_i_2/O
                         net (fo=1, routed)           0.000     1.844    U5_Multi_8CH32/point_out[5]_i_2_n_0
    SLICE_X52Y99         MUXF7 (Prop_muxf7_I0_O)      0.071     1.915 r  U5_Multi_8CH32/point_out_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.915    U5_Multi_8CH32/point_out_reg[5]_i_1_n_0
    SLICE_X52Y99         FDCE                                         r  U5_Multi_8CH32/point_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U8_clk_div/clkdiv_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U5_Multi_8CH32/point_out_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.451ns  (logic 0.251ns (55.641%)  route 0.200ns (44.359%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.559     1.478    U8_clk_div/clk
    SLICE_X53Y100        FDCE                                         r  U8_clk_div/clkdiv_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDCE (Prop_fdce_C_Q)         0.141     1.619 r  U8_clk_div/clkdiv_reg[22]/Q
                         net (fo=3, routed)           0.200     1.820    U5_Multi_8CH32/point_in[54]
    SLICE_X55Y100        LUT6 (Prop_lut6_I1_O)        0.045     1.865 r  U5_Multi_8CH32/point_out[6]_i_3/O
                         net (fo=1, routed)           0.000     1.865    U5_Multi_8CH32/point_out[6]_i_3_n_0
    SLICE_X55Y100        MUXF7 (Prop_muxf7_I1_O)      0.065     1.930 r  U5_Multi_8CH32/point_out_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.930    U5_Multi_8CH32/point_out_reg[6]_i_1_n_0
    SLICE_X55Y100        FDCE                                         r  U5_Multi_8CH32/point_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U6_SSeg7/seg_data_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U6_SSeg7/seg_sout_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.517ns  (logic 0.254ns (49.092%)  route 0.263ns (50.908%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.565     1.484    U6_SSeg7/clk
    SLICE_X58Y90         FDPE                                         r  U6_SSeg7/seg_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y90         FDPE (Prop_fdpe_C_Q)         0.164     1.648 r  U6_SSeg7/seg_data_reg[2]/Q
                         net (fo=10, routed)          0.138     1.786    U6_SSeg7/seg_data_reg_n_0_[2]
    SLICE_X58Y90         LUT4 (Prop_lut4_I3_O)        0.045     1.831 r  U6_SSeg7/seg_sout[4]_i_3/O
                         net (fo=2, routed)           0.125     1.957    U6_SSeg7/seg_sout[4]_i_3_n_0
    SLICE_X58Y92         LUT6 (Prop_lut6_I1_O)        0.045     2.002 r  U6_SSeg7/seg_sout[4]_i_1/O
                         net (fo=1, routed)           0.000     2.002    U6_SSeg7/p_0_in[4]
    SLICE_X58Y92         FDRE                                         r  U6_SSeg7/seg_sout_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U6_SSeg7/seg_data_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U6_SSeg7/seg_sout_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.589ns  (logic 0.276ns (46.852%)  route 0.313ns (53.148%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.564     1.483    U6_SSeg7/clk
    SLICE_X59Y89         FDPE                                         r  U6_SSeg7/seg_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y89         FDPE (Prop_fdpe_C_Q)         0.141     1.624 r  U6_SSeg7/seg_data_reg[8]/Q
                         net (fo=8, routed)           0.213     1.837    U6_SSeg7/in11[0]
    SLICE_X59Y92         LUT6 (Prop_lut6_I2_O)        0.045     1.882 r  U6_SSeg7/seg_sout[0]_i_10/O
                         net (fo=1, routed)           0.049     1.931    U6_SSeg7/seg_sout[0]_i_10_n_0
    SLICE_X59Y92         LUT6 (Prop_lut6_I1_O)        0.045     1.976 f  U6_SSeg7/seg_sout[0]_i_5/O
                         net (fo=1, routed)           0.051     2.027    U6_SSeg7/seg_sout[0]_i_5_n_0
    SLICE_X59Y92         LUT6 (Prop_lut6_I5_O)        0.045     2.072 r  U6_SSeg7/seg_sout[0]_i_1/O
                         net (fo=1, routed)           0.000     2.072    U6_SSeg7/p_0_in[0]
    SLICE_X59Y92         FDRE                                         r  U6_SSeg7/seg_sout_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           174 Endpoints
Min Delay           174 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            U6_SSeg7/seg_data_reg[7]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        19.147ns  (logic 1.631ns (8.518%)  route 17.516ns (91.482%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=4, routed)           4.121     5.628    U9_Counter_x/rstn_IBUF
    SLICE_X53Y88         LUT1 (Prop_lut1_I0_O)        0.124     5.752 f  U9_Counter_x/U1_SCPU_i_2/O
                         net (fo=1476, routed)       13.395    19.147    U6_SSeg7/rst
    SLICE_X49Y89         FDPE                                         f  U6_SSeg7/seg_data_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.511     4.934    U6_SSeg7/clk
    SLICE_X49Y89         FDPE                                         r  U6_SSeg7/seg_data_reg[7]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            U6_SSeg7/seg_data_reg[9]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        19.147ns  (logic 1.631ns (8.518%)  route 17.516ns (91.482%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=4, routed)           4.121     5.628    U9_Counter_x/rstn_IBUF
    SLICE_X53Y88         LUT1 (Prop_lut1_I0_O)        0.124     5.752 f  U9_Counter_x/U1_SCPU_i_2/O
                         net (fo=1476, routed)       13.395    19.147    U6_SSeg7/rst
    SLICE_X49Y89         FDPE                                         f  U6_SSeg7/seg_data_reg[9]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.511     4.934    U6_SSeg7/clk
    SLICE_X49Y89         FDPE                                         r  U6_SSeg7/seg_data_reg[9]/C

Slack:                    inf
  Source:                 U1_SCPU/U_PC/PC_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[3]
                            (falling edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.290ns  (logic 1.492ns (13.216%)  route 9.798ns (86.784%))
  Logic Levels:           7  (FDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         FDCE                         0.000     0.000 r  U1_SCPU/U_PC/PC_reg[2]/C
    SLICE_X46Y91         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  U1_SCPU/U_PC/PC_reg[2]/Q
                         net (fo=61, routed)          2.840     3.358    U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X45Y86         LUT6 (Prop_lut6_I3_O)        0.124     3.482 f  U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_2/O
                         net (fo=2, routed)           0.817     4.299    U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_2_n_0
    SLICE_X45Y87         LUT6 (Prop_lut6_I3_O)        0.124     4.423 f  U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=23, routed)          1.299     5.722    U1_SCPU/U_alu/inst_in_IBUF[2]
    SLICE_X45Y91         LUT5 (Prop_lut5_I1_O)        0.152     5.874 r  U1_SCPU/U_alu/mem_w_OBUF_inst_i_2/O
                         net (fo=17, routed)          0.813     6.687    U1_SCPU/U_RF/inst_in[1]_0
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.326     7.013 r  U1_SCPU/U_RF/dm_ctrl_OBUF[2]_inst_i_2/O
                         net (fo=33, routed)          1.626     8.639    U1_SCPU/U_RF_n_156
    SLICE_X48Y91         LUT4 (Prop_lut4_I3_O)        0.124     8.763 r  U1_SCPU/dm_ctrl_OBUF[2]_inst_i_1/O
                         net (fo=62, routed)          1.682    10.445    U3_dm_controller/dm_ctrl[2]
    SLICE_X59Y88         LUT6 (Prop_lut6_I5_O)        0.124    10.569 r  U3_dm_controller/wea_mem_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.720    11.290    U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/wea[3]
    RAMB36_X1Y17         RAMB36E1                                     r  U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.546    54.968    U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 U1_SCPU/U_PC/PC_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[1]
                            (falling edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.140ns  (logic 1.492ns (13.393%)  route 9.648ns (86.607%))
  Logic Levels:           7  (FDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         FDCE                         0.000     0.000 r  U1_SCPU/U_PC/PC_reg[2]/C
    SLICE_X46Y91         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  U1_SCPU/U_PC/PC_reg[2]/Q
                         net (fo=61, routed)          2.840     3.358    U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X45Y86         LUT6 (Prop_lut6_I3_O)        0.124     3.482 f  U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_2/O
                         net (fo=2, routed)           0.817     4.299    U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_2_n_0
    SLICE_X45Y87         LUT6 (Prop_lut6_I3_O)        0.124     4.423 f  U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=23, routed)          1.299     5.722    U1_SCPU/U_alu/inst_in_IBUF[2]
    SLICE_X45Y91         LUT5 (Prop_lut5_I1_O)        0.152     5.874 r  U1_SCPU/U_alu/mem_w_OBUF_inst_i_2/O
                         net (fo=17, routed)          0.813     6.687    U1_SCPU/U_RF/inst_in[1]_0
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.326     7.013 r  U1_SCPU/U_RF/dm_ctrl_OBUF[2]_inst_i_2/O
                         net (fo=33, routed)          1.626     8.639    U1_SCPU/U_RF_n_156
    SLICE_X48Y91         LUT4 (Prop_lut4_I3_O)        0.124     8.763 r  U1_SCPU/dm_ctrl_OBUF[2]_inst_i_1/O
                         net (fo=62, routed)          1.626    10.389    U3_dm_controller/dm_ctrl[2]
    SLICE_X59Y87         LUT6 (Prop_lut6_I5_O)        0.124    10.513 r  U3_dm_controller/wea_mem_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.627    11.140    U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/wea[1]
    RAMB36_X1Y17         RAMB36E1                                     r  U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.546    54.968    U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 U1_SCPU/U_PC/PC_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (falling edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.951ns  (logic 1.492ns (13.624%)  route 9.459ns (86.376%))
  Logic Levels:           7  (FDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         FDCE                         0.000     0.000 r  U1_SCPU/U_PC/PC_reg[2]/C
    SLICE_X46Y91         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  U1_SCPU/U_PC/PC_reg[2]/Q
                         net (fo=61, routed)          2.840     3.358    U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X45Y86         LUT6 (Prop_lut6_I3_O)        0.124     3.482 f  U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_2/O
                         net (fo=2, routed)           0.817     4.299    U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_2_n_0
    SLICE_X45Y87         LUT6 (Prop_lut6_I3_O)        0.124     4.423 f  U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=23, routed)          1.299     5.722    U1_SCPU/U_alu/inst_in_IBUF[2]
    SLICE_X45Y91         LUT5 (Prop_lut5_I1_O)        0.152     5.874 r  U1_SCPU/U_alu/mem_w_OBUF_inst_i_2/O
                         net (fo=17, routed)          0.813     6.687    U1_SCPU/U_RF/inst_in[1]_0
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.326     7.013 r  U1_SCPU/U_RF/dm_ctrl_OBUF[2]_inst_i_2/O
                         net (fo=33, routed)          1.626     8.639    U1_SCPU/U_RF_n_156
    SLICE_X48Y91         LUT4 (Prop_lut4_I3_O)        0.124     8.763 r  U1_SCPU/dm_ctrl_OBUF[2]_inst_i_1/O
                         net (fo=62, routed)          1.628    10.391    U3_dm_controller/dm_ctrl[2]
    SLICE_X59Y87         LUT6 (Prop_lut6_I5_O)        0.124    10.515 r  U3_dm_controller/wea_mem_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.436    10.951    U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/wea[0]
    RAMB36_X1Y17         RAMB36E1                                     r  U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.546    54.968    U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 U1_SCPU/U_PC/PC_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[2]
                            (falling edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.923ns  (logic 1.492ns (13.659%)  route 9.431ns (86.341%))
  Logic Levels:           7  (FDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         FDCE                         0.000     0.000 r  U1_SCPU/U_PC/PC_reg[2]/C
    SLICE_X46Y91         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  U1_SCPU/U_PC/PC_reg[2]/Q
                         net (fo=61, routed)          2.840     3.358    U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X45Y86         LUT6 (Prop_lut6_I3_O)        0.124     3.482 f  U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_2/O
                         net (fo=2, routed)           0.817     4.299    U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_2_n_0
    SLICE_X45Y87         LUT6 (Prop_lut6_I3_O)        0.124     4.423 f  U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=23, routed)          1.299     5.722    U1_SCPU/U_alu/inst_in_IBUF[2]
    SLICE_X45Y91         LUT5 (Prop_lut5_I1_O)        0.152     5.874 r  U1_SCPU/U_alu/mem_w_OBUF_inst_i_2/O
                         net (fo=17, routed)          0.813     6.687    U1_SCPU/U_RF/inst_in[1]_0
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.326     7.013 r  U1_SCPU/U_RF/dm_ctrl_OBUF[2]_inst_i_2/O
                         net (fo=33, routed)          1.626     8.639    U1_SCPU/U_RF_n_156
    SLICE_X48Y91         LUT4 (Prop_lut4_I3_O)        0.124     8.763 r  U1_SCPU/dm_ctrl_OBUF[2]_inst_i_1/O
                         net (fo=62, routed)          1.460    10.223    U3_dm_controller/dm_ctrl[2]
    SLICE_X59Y88         LUT6 (Prop_lut6_I5_O)        0.124    10.347 r  U3_dm_controller/wea_mem_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.575    10.923    U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/wea[2]
    RAMB36_X1Y17         RAMB36E1                                     r  U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.546    54.968    U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            U6_SSeg7/LES_data_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.760ns  (logic 1.631ns (18.618%)  route 7.129ns (81.382%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=4, routed)           4.121     5.628    U9_Counter_x/rstn_IBUF
    SLICE_X53Y88         LUT1 (Prop_lut1_I0_O)        0.124     5.752 f  U9_Counter_x/U1_SCPU_i_2/O
                         net (fo=1476, routed)        3.008     8.760    U6_SSeg7/rst
    SLICE_X53Y102        FDCE                                         f  U6_SSeg7/LES_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.489     4.911    U6_SSeg7/clk
    SLICE_X53Y102        FDCE                                         r  U6_SSeg7/LES_data_reg[0]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            U6_SSeg7/LES_data_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.760ns  (logic 1.631ns (18.618%)  route 7.129ns (81.382%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=4, routed)           4.121     5.628    U9_Counter_x/rstn_IBUF
    SLICE_X53Y88         LUT1 (Prop_lut1_I0_O)        0.124     5.752 f  U9_Counter_x/U1_SCPU_i_2/O
                         net (fo=1476, routed)        3.008     8.760    U6_SSeg7/rst
    SLICE_X53Y102        FDCE                                         f  U6_SSeg7/LES_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.489     4.911    U6_SSeg7/clk
    SLICE_X53Y102        FDCE                                         r  U6_SSeg7/LES_data_reg[3]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            U6_SSeg7/LES_data_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.760ns  (logic 1.631ns (18.618%)  route 7.129ns (81.382%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=4, routed)           4.121     5.628    U9_Counter_x/rstn_IBUF
    SLICE_X53Y88         LUT1 (Prop_lut1_I0_O)        0.124     5.752 f  U9_Counter_x/U1_SCPU_i_2/O
                         net (fo=1476, routed)        3.008     8.760    U6_SSeg7/rst
    SLICE_X53Y102        FDCE                                         f  U6_SSeg7/LES_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.489     4.911    U6_SSeg7/clk
    SLICE_X53Y102        FDCE                                         r  U6_SSeg7/LES_data_reg[4]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            U8_clk_div/clkdiv_reg[28]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.760ns  (logic 1.631ns (18.618%)  route 7.129ns (81.382%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=4, routed)           4.121     5.628    U9_Counter_x/rstn_IBUF
    SLICE_X53Y88         LUT1 (Prop_lut1_I0_O)        0.124     5.752 f  U9_Counter_x/U1_SCPU_i_2/O
                         net (fo=1476, routed)        3.008     8.760    U8_clk_div/rst
    SLICE_X53Y102        FDCE                                         f  U8_clk_div/clkdiv_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.489     4.911    U8_clk_div/clk
    SLICE_X53Y102        FDCE                                         r  U8_clk_div/clkdiv_reg[28]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U5_Multi_8CH32/Disp_num_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U6_SSeg7/seg_data_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDCE                         0.000     0.000 r  U5_Multi_8CH32/Disp_num_reg[7]/C
    SLICE_X47Y88         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U5_Multi_8CH32/Disp_num_reg[7]/Q
                         net (fo=1, routed)           0.099     0.240    U6_SSeg7/Hexs[7]
    SLICE_X49Y89         FDPE                                         r  U6_SSeg7/seg_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.835     2.000    U6_SSeg7/clk
    SLICE_X49Y89         FDPE                                         r  U6_SSeg7/seg_data_reg[7]/C

Slack:                    inf
  Source:                 U5_Multi_8CH32/Disp_num_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U6_SSeg7/seg_data_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDCE                         0.000     0.000 r  U5_Multi_8CH32/Disp_num_reg[9]/C
    SLICE_X47Y89         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U5_Multi_8CH32/Disp_num_reg[9]/Q
                         net (fo=1, routed)           0.102     0.243    U6_SSeg7/Hexs[9]
    SLICE_X49Y89         FDPE                                         r  U6_SSeg7/seg_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.835     2.000    U6_SSeg7/clk
    SLICE_X49Y89         FDPE                                         r  U6_SSeg7/seg_data_reg[9]/C

Slack:                    inf
  Source:                 U5_Multi_8CH32/point_out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U6_SSeg7/point_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.182%)  route 0.106ns (42.818%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDCE                         0.000     0.000 r  U5_Multi_8CH32/point_out_reg[2]/C
    SLICE_X52Y99         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U5_Multi_8CH32/point_out_reg[2]/Q
                         net (fo=1, routed)           0.106     0.247    U6_SSeg7/point[2]
    SLICE_X54Y99         FDCE                                         r  U6_SSeg7/point_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.835     2.000    U6_SSeg7/clk
    SLICE_X54Y99         FDCE                                         r  U6_SSeg7/point_data_reg[2]/C

Slack:                    inf
  Source:                 U5_Multi_8CH32/Disp_num_reg[31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U6_SSeg7/seg_data_reg[31]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y96         FDCE                         0.000     0.000 r  U5_Multi_8CH32/Disp_num_reg[31]/C
    SLICE_X55Y96         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U5_Multi_8CH32/Disp_num_reg[31]/Q
                         net (fo=1, routed)           0.112     0.253    U6_SSeg7/Hexs[31]
    SLICE_X55Y95         FDPE                                         r  U6_SSeg7/seg_data_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.834     1.999    U6_SSeg7/clk
    SLICE_X55Y95         FDPE                                         r  U6_SSeg7/seg_data_reg[31]/C

Slack:                    inf
  Source:                 U5_Multi_8CH32/point_out_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U6_SSeg7/point_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.513%)  route 0.118ns (45.487%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y100        FDCE                         0.000     0.000 r  U5_Multi_8CH32/point_out_reg[6]/C
    SLICE_X55Y100        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U5_Multi_8CH32/point_out_reg[6]/Q
                         net (fo=1, routed)           0.118     0.259    U6_SSeg7/point[6]
    SLICE_X54Y99         FDCE                                         r  U6_SSeg7/point_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.835     2.000    U6_SSeg7/clk
    SLICE_X54Y99         FDCE                                         r  U6_SSeg7/point_data_reg[6]/C

Slack:                    inf
  Source:                 U5_Multi_8CH32/Disp_num_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U6_SSeg7/seg_data_reg[16]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.388%)  route 0.118ns (45.612%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDCE                         0.000     0.000 r  U5_Multi_8CH32/Disp_num_reg[16]/C
    SLICE_X51Y95         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U5_Multi_8CH32/Disp_num_reg[16]/Q
                         net (fo=1, routed)           0.118     0.259    U6_SSeg7/Hexs[16]
    SLICE_X53Y95         FDPE                                         r  U6_SSeg7/seg_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.834     1.999    U6_SSeg7/clk
    SLICE_X53Y95         FDPE                                         r  U6_SSeg7/seg_data_reg[16]/C

Slack:                    inf
  Source:                 U5_Multi_8CH32/Disp_num_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U6_SSeg7/seg_data_reg[18]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.388%)  route 0.118ns (45.612%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDCE                         0.000     0.000 r  U5_Multi_8CH32/Disp_num_reg[18]/C
    SLICE_X51Y94         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U5_Multi_8CH32/Disp_num_reg[18]/Q
                         net (fo=1, routed)           0.118     0.259    U6_SSeg7/Hexs[18]
    SLICE_X53Y94         FDPE                                         r  U6_SSeg7/seg_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.834     1.999    U6_SSeg7/clk
    SLICE_X53Y94         FDPE                                         r  U6_SSeg7/seg_data_reg[18]/C

Slack:                    inf
  Source:                 U5_Multi_8CH32/point_out_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U6_SSeg7/point_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.227%)  route 0.119ns (45.773%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDCE                         0.000     0.000 r  U5_Multi_8CH32/point_out_reg[7]/C
    SLICE_X52Y100        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U5_Multi_8CH32/point_out_reg[7]/Q
                         net (fo=1, routed)           0.119     0.260    U6_SSeg7/point[7]
    SLICE_X53Y100        FDCE                                         r  U6_SSeg7/point_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.828     1.994    U6_SSeg7/clk
    SLICE_X53Y100        FDCE                                         r  U6_SSeg7/point_data_reg[7]/C

Slack:                    inf
  Source:                 U5_Multi_8CH32/point_out_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U6_SSeg7/point_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.060%)  route 0.120ns (45.940%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDCE                         0.000     0.000 r  U5_Multi_8CH32/point_out_reg[0]/C
    SLICE_X52Y97         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U5_Multi_8CH32/point_out_reg[0]/Q
                         net (fo=1, routed)           0.120     0.261    U6_SSeg7/point[0]
    SLICE_X53Y99         FDCE                                         r  U6_SSeg7/point_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.835     2.000    U6_SSeg7/clk
    SLICE_X53Y99         FDCE                                         r  U6_SSeg7/point_data_reg[0]/C

Slack:                    inf
  Source:                 U5_Multi_8CH32/LE_out_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U6_SSeg7/LES_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.547%)  route 0.107ns (39.453%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        FDCE                         0.000     0.000 r  U5_Multi_8CH32/LE_out_reg[5]/C
    SLICE_X54Y101        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U5_Multi_8CH32/LE_out_reg[5]/Q
                         net (fo=1, routed)           0.107     0.271    U6_SSeg7/LES[5]
    SLICE_X52Y101        FDCE                                         r  U6_SSeg7/LES_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.828     1.994    U6_SSeg7/clk
    SLICE_X52Y101        FDCE                                         r  U6_SSeg7/LES_data_reg[5]/C





