# Day 1: Welcome to Hardware Thinking

## Pre-Class Videos (~42 minutes total)

| # | Segment | Duration | File |
|---|---------|----------|------|
| 1 | HDL ≠ Software | ~12 min | `seg1_hdl_not_software.html` |
| 2 | Synthesis vs. Simulation | ~10 min | `seg2_synthesis_vs_simulation.html` |
| 3 | Anatomy of a Verilog Module | ~12 min | `seg3_anatomy_of_a_module.html` |
| 4 | Digital Logic Refresher | ~8 min | `seg4_digital_logic_refresher.html` |

## Code Examples

| File | Description |
|------|-------------|
| `code/led_driver.v` | Simplest module — switch to LED wire |
| `code/button_logic.v` | Multiple concurrent gates (AND, OR, XOR, NOT) |

## Recording Instructions

1. Open each `.html` file in Chrome or Firefox
2. Press `S` for presenter view (notes on your screen, slides on recorded screen)
3. Arrow keys to advance slides; fragments auto-advance
4. Record screen + audio using OBS or similar

## Pre-Class Quiz

See `quiz.md` — 5 questions covering all 4 segments.
