
---------- Begin Simulation Statistics ----------
final_tick                                19687432500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  74869                       # Simulator instruction rate (inst/s)
host_mem_usage                                 726120                       # Number of bytes of host memory used
host_op_rate                                   131989                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   357.03                       # Real time elapsed on the host
host_tick_rate                               55141789                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    26730708                       # Number of instructions simulated
sim_ops                                      47124564                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.019687                       # Number of seconds simulated
sim_ticks                                 19687432500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  69492299                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 48242292                       # number of cc regfile writes
system.cpu.committedInsts                    26730708                       # Number of Instructions Simulated
system.cpu.committedOps                      47124564                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.473020                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.473020                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                    159301                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   101563                       # number of floating regfile writes
system.cpu.idleCycles                          241082                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              2374617                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  9779804                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.381270                       # Inst execution rate
system.cpu.iew.exec_refs                      8940624                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     476405                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 9490489                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              11360238                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 68                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              6942                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               680123                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           128242943                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               8464219                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           2969852                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              93762193                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  39564                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                208298                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                1490438                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                257146                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            257                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       812225                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect        1562392                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 127259952                       # num instructions consuming a value
system.cpu.iew.wb_count                      92450236                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.603904                       # average fanout of values written-back
system.cpu.iew.wb_producers                  76852737                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.347950                       # insts written-back per cycle
system.cpu.iew.wb_sent                       92959536                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                110636855                       # number of integer regfile reads
system.cpu.int_regfile_writes                84527495                       # number of integer regfile writes
system.cpu.ipc                               0.678877                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.678877                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            248764      0.26%      0.26% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              85602833     88.49%     88.75% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                36195      0.04%     88.79% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                980981      1.01%     89.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 237      0.00%     89.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     89.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     89.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     89.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     89.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     89.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     89.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     89.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 2446      0.00%     89.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     89.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                26728      0.03%     89.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     89.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 9717      0.01%     89.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                2819      0.00%     89.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     89.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     89.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1236      0.00%     89.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     89.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     89.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     89.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd              16      0.00%     89.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     89.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     89.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             126      0.00%     89.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv              54      0.00%     89.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     89.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     89.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     89.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     89.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     89.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     89.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     89.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     89.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     89.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     89.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     89.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     89.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     89.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     89.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     89.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     89.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     89.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     89.85% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              9280431      9.59%     99.44% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              464709      0.48%     99.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           49500      0.05%     99.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          25253      0.03%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               96732045                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  146792                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              284515                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       125159                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             231815                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     3926077                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.040587                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 3911468     99.63%     99.63% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     99.63% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     99.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     99.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     99.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     99.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     99.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     99.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     99.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     99.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    182      0.00%     99.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     92      0.00%     99.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   120      0.00%     99.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     99.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     99.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     99.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     99.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     99.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     99.64% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   2443      0.06%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1877      0.05%     99.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              6775      0.17%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             3120      0.08%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              100262566                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          240240441                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     92325077                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         209129720                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  128240863                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  96732045                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2080                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        81118373                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued           4001005                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           1881                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined    129288451                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      39133784                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.471830                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.665812                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            16836955     43.02%     43.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2514009      6.42%     49.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             3977529     10.16%     59.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             2172030      5.55%     65.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1549107      3.96%     69.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             2621162      6.70%     75.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             6091055     15.56%     91.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             3077176      7.86%     99.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              294761      0.75%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        39133784                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.456695                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            350537                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           272972                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             11360238                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              680123                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                33947350                       # number of misc regfile reads
system.cpu.numCycles                         39374866                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            3981                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    67                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         7642                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         17378                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       188577                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1372                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       377666                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1372                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               5508                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3459                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4183                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4228                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4228                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5508                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        27114                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        27114                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  27114                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       844480                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       844480                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  844480                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              9736                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    9736    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                9736                       # Request fanout histogram
system.membus.reqLayer2.occupancy            33402500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           51612500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  19687432500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            172547                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       122124                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         7027                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           68351                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            16542                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           16542                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          7283                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       165264                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        21593                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       545162                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                566755                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       915840                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     19230144                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               20145984                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            8925                       # Total snoops (count)
system.tol2bus.snoopTraffic                    221376                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           198014                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006944                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.083041                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 196639     99.31%     99.31% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1375      0.69%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             198014                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          314525000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         272710497                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          10931486                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  19687432500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 4728                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               174625                       # number of demand (read+write) hits
system.l2.demand_hits::total                   179353                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                4728                       # number of overall hits
system.l2.overall_hits::.cpu.data              174625                       # number of overall hits
system.l2.overall_hits::total                  179353                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2555                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               7181                       # number of demand (read+write) misses
system.l2.demand_misses::total                   9736                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2555                       # number of overall misses
system.l2.overall_misses::.cpu.data              7181                       # number of overall misses
system.l2.overall_misses::total                  9736                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    207772500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    557494500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        765267000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    207772500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    557494500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       765267000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             7283                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           181806                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               189089                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            7283                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          181806                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              189089                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.350817                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.039498                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.051489                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.350817                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.039498                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.051489                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 81319.960861                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 77634.660911                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78601.787182                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 81319.960861                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 77634.660911                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78601.787182                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                3459                       # number of writebacks
system.l2.writebacks::total                      3459                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2555                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          7181                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9736                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2555                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         7181                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9736                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    182222500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    485684500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    667907000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    182222500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    485684500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    667907000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.350817                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.039498                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.051489                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.350817                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.039498                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.051489                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 71319.960861                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 67634.660911                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68601.787182                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 71319.960861                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 67634.660911                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68601.787182                       # average overall mshr miss latency
system.l2.replacements                           8925                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       118665                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           118665                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       118665                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       118665                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         7024                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             7024                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         7024                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         7024                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           89                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            89                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             12314                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 12314                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            4228                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                4228                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    314662500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     314662500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         16542                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             16542                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.255592                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.255592                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 74423.486282                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 74423.486282                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         4228                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           4228                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    272382500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    272382500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.255592                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.255592                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 64423.486282                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 64423.486282                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           4728                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               4728                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2555                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2555                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    207772500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    207772500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         7283                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           7283                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.350817                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.350817                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 81319.960861                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81319.960861                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2555                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2555                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    182222500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    182222500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.350817                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.350817                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 71319.960861                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71319.960861                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        162311                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            162311                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         2953                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2953                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    242832000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    242832000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       165264                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        165264                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.017868                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.017868                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 82232.306129                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82232.306129                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         2953                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2953                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    213302000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    213302000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.017868                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.017868                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 72232.306129                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72232.306129                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  19687432500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2030.742276                       # Cycle average of tags in use
system.l2.tags.total_refs                      377574                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     10973                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     34.409368                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     172.089407                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       225.823420                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1632.829448                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.084028                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.110265                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.797280                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.991573                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1712                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1521625                       # Number of tag accesses
system.l2.tags.data_accesses                  1521625                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  19687432500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples      3309.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2555.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6748.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006689513250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          194                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          194                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               26661                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               3087                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        9736                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       3459                       # Number of write requests accepted
system.mem_ctrls.readBursts                      9736                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     3459                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    433                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   150                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.68                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  9736                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 3459                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    7901                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1065                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     254                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      64                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          194                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      47.829897                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     29.317246                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    130.133200                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            167     86.08%     86.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           20     10.31%     96.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            3      1.55%     97.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            1      0.52%     98.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            2      1.03%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1728-1791            1      0.52%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           194                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          194                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.896907                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.859204                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.151566                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              114     58.76%     58.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      2.58%     61.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               61     31.44%     92.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               10      5.15%     97.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      1.55%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.52%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           194                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   27712                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  623104                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               221376                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     31.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     11.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   19687368500                       # Total gap between requests
system.mem_ctrls.avgGap                    1492032.47                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       163520                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       431872                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       209792                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 8305806.254827793688                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 21936430.766175325960                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 10656138.122632293031                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2555                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         7181                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         3459                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     76994250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    195267250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 462974154500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     30134.74                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     27192.21                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 133846242.99                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       163520                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       459584                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        623104                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       163520                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       163520                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       221376                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       221376                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2555                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         7181                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           9736                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         3459                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          3459                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      8305806                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     23344029                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         31649835                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      8305806                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      8305806                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     11244534                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        11244534                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     11244534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      8305806                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     23344029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        42894369                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 9303                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                3278                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          728                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          403                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          786                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          519                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         1073                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          797                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          410                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          270                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          940                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          816                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          556                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          205                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          492                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          666                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          346                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          296                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          433                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          145                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          265                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          109                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          373                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          302                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          149                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7           65                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          193                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          168                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          113                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11           45                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          387                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          195                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          188                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          148                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                97830250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              46515000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          272261500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10515.99                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29265.99                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                7024                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               2691                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            75.50                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           82.09                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         2856                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   281.254902                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   178.811684                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   287.367967                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          955     33.44%     33.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          795     27.84%     61.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          391     13.69%     74.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          193      6.76%     81.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          100      3.50%     85.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           94      3.29%     88.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           66      2.31%     90.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           79      2.77%     93.59% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          183      6.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         2856                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                595392                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             209792                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               30.242237                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               10.656138                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.32                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.08                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               77.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy        10774260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         5700090                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       30823380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy       7501140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 1553809920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   1742480880                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   6092621760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    9443711430                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   479.682225                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  15822728000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    657280000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   3207424500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy         9688980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         5138430                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       35600040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy       9610020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 1553809920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   1114583700                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   6621377280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    9349808370                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   474.912530                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  17203428000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    657280000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1826724500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  19687432500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  19687432500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.rename.squashCycles                1490438                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  5631565                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                10318825                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1543                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  18000865                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               3690548                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              149784201                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 80061                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1339883                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  53290                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 445320                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents          140291                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           216498729                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   398197397                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                200579195                       # Number of integer rename lookups
system.cpu.rename.fpLookups                    192206                       # Number of floating rename lookups
system.cpu.rename.committedMaps              66982620                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                149516103                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                       9                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                   9                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  15474181                       # count of insts added to the skid buffer
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  19687432500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  19687432500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1237786                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1237786                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1237786                       # number of overall hits
system.cpu.icache.overall_hits::total         1237786                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         8128                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           8128                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         8128                       # number of overall misses
system.cpu.icache.overall_misses::total          8128                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    318945499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    318945499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    318945499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    318945499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1245914                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1245914                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1245914                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1245914                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.006524                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006524                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.006524                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006524                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 39240.341905                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 39240.341905                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 39240.341905                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 39240.341905                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1239                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                18                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    68.833333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         7027                       # number of writebacks
system.cpu.icache.writebacks::total              7027                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          845                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          845                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          845                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          845                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         7283                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         7283                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         7283                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         7283                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    269540500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    269540500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    269540500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    269540500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005846                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005846                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005846                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005846                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 37009.542771                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 37009.542771                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 37009.542771                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 37009.542771                       # average overall mshr miss latency
system.cpu.icache.replacements                   7027                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1237786                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1237786                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         8128                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          8128                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    318945499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    318945499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1245914                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1245914                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.006524                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006524                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 39240.341905                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 39240.341905                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          845                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          845                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         7283                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         7283                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    269540500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    269540500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005846                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005846                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 37009.542771                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 37009.542771                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  19687432500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.816307                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1245069                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              7283                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            170.955513                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.816307                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999282                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999282                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           97                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           82                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           65                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2499111                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2499111                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  19687432500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       81438                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 7567186                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                  735                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 257                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 299383                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                  293                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    407                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.dtb.rdAccesses                     8464251                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      477072                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           170                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           240                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  19687432500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  19687432500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  19687432500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1246449                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           684                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  19687432500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  3873797                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              12580300                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  17606816                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               3582433                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                1490438                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             12731342                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  4485                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              161010159                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 17089                       # Number of squashed instructions handled by decode
system.cpu.rob.reads                        153951001                       # The number of ROB reads
system.cpu.rob.writes                       267144150                       # The number of ROB writes
system.cpu.dcache.demand_hits::.cpu.data      8277871                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          8277871                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      8280300                       # number of overall hits
system.cpu.dcache.overall_hits::total         8280300                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       482573                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         482573                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       483237                       # number of overall misses
system.cpu.dcache.overall_misses::total        483237                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6211552497                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6211552497                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6211552497                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6211552497                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      8760444                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      8760444                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      8763537                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      8763537                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.055085                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.055085                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.055142                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.055142                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 12871.736498                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 12871.736498                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 12854.049870                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12854.049870                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        10642                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         3554                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               444                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              59                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    23.968468                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    60.237288                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       118665                       # number of writebacks
system.cpu.dcache.writebacks::total            118665                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       301181                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       301181                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       301181                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       301181                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       181392                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       181392                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       181806                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       181806                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2660059498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2660059498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2670821998                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2670821998                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.020706                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020706                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.020746                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.020746                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 14664.701299                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 14664.701299                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 14690.505253                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14690.505253                       # average overall mshr miss latency
system.cpu.dcache.replacements                 181550                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      7913032                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7913032                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       466008                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        466008                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   5723959000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   5723959000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      8379040                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      8379040                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.055616                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.055616                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 12282.962953                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12282.962953                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       301158                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       301158                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       164850                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       164850                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2189551500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2189551500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019674                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019674                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13282.083712                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13282.083712                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       364839                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         364839                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        16565                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        16565                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    487593497                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    487593497                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       381404                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       381404                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.043432                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.043432                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 29435.164322                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 29435.164322                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           23                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           23                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        16542                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        16542                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    470507998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    470507998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.043371                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.043371                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 28443.235280                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 28443.235280                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         2429                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          2429                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          664                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          664                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3093                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3093                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.214678                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.214678                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          414                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          414                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     10762500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     10762500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.133851                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.133851                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 25996.376812                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 25996.376812                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  19687432500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.658074                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             8462106                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            181806                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             46.544701                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.658074                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998664                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998664                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          161                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          17708880                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         17708880                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  19687432500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  19687432500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                26867983                       # Number of BP lookups
system.cpu.branchPred.condPredicted          26489548                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1492673                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             15365309                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                15362310                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.980482                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   37177                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            7873                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               5270                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             2603                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          384                       # Number of mispredicted indirect branches.
system.cpu.branchPred.statistical_corrector.correct      3416219                       # Number of time the SC predictor is the provider and the prediction is correct
system.cpu.branchPred.statistical_corrector.wrong      2946413                       # Number of time the SC predictor is the provider and the prediction is wrong
system.cpu.branchPred.loop_predictor.correct      4782188                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.wrong      1580444                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.longestMatchProviderCorrect      2302083                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.altMatchProviderCorrect       254582                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect        11920                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalProviderCorrect      1766045                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.longestMatchProviderWrong       654281                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWrong       182872                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong         8076                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalProviderWrong        10589                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWouldHaveHit       187517                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.longestMatchProviderWouldHaveHit       104778                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::2       135665                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::6       206619                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::9       334139                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::10       300857                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::11       835937                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::12       913512                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::13       182571                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::14       265130                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::15        15475                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::16        16849                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::17         8359                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::18         7500                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::19         9927                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::20         9556                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::21        16081                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::22        15106                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::24        46938                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::26        45876                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::28        23073                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::32         2096                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::36         2552                       # TAGE provider for longest match
system.cpu.branchPred.tage.altMatchProvider::0       416941                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::2       352311                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::6       530558                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::9       804356                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::10       712599                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::11       189420                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::12       208598                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::13        10780                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::14        12933                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::15         3716                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::16         6201                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::17         4754                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::18         6242                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::19        11055                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::20        15998                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::21        27159                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::22        21902                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::24        40631                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::26        17510                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::28          154                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::32            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match
system.cpu.commit.commitSquashedInsts        81072974                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             199                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1488836                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     28387917                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.660022                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.486481                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        13428815     47.30%     47.30% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         7177502     25.28%     72.59% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          568300      2.00%     74.59% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         2595328      9.14%     83.73% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          999692      3.52%     87.25% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          168093      0.59%     87.85% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          582188      2.05%     89.90% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          251875      0.89%     90.78% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         2616124      9.22%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     28387917                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             26730708                       # Number of instructions committed
system.cpu.commit.opsCommitted               47124564                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     4173792                       # Number of memory references committed
system.cpu.commit.loads                       3793052                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    6602968                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                      98711                       # Number of committed floating point instructions.
system.cpu.commit.integer                    46834640                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                 32164                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       219960      0.47%      0.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     41801424     88.70%     89.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        36032      0.08%     89.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       850221      1.80%     91.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          199      0.00%     91.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     91.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     91.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     91.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     91.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     91.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     91.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     91.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2442      0.01%     91.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     91.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        26582      0.06%     91.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     91.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt         9706      0.02%     91.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         2796      0.01%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1222      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd           16      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt          121      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv           51      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      3770105      8.00%     99.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       366424      0.78%     99.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        22947      0.05%     99.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite        14316      0.03%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     47124564                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       2616124                       # number cycles where commit BW limit reached
system.cpu.thread0.numInsts                  26730708                       # Number of Instructions committed
system.cpu.thread0.numOps                    47124564                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu.fetch.icacheStallCycles            1454380                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      108802253                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    26867983                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           15404757                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      36180898                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 2989570                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  532                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          3134                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            2                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           53                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   1245914                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 36449                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           39133784                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              4.912268                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.338232                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 10092301     25.79%     25.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  1107072      2.83%     28.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   705319      1.80%     30.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   883174      2.26%     32.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  1734573      4.43%     37.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  2751712      7.03%     44.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   277477      0.71%     44.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  7950563     20.32%     65.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 13631593     34.83%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             39133784                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.682364                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.763241                       # Number of inst fetches per cycle

---------- End Simulation Statistics   ----------
