<profile>

<section name = "Vitis HLS Report for 'addrbound'" level="0">
<item name = "Date">Sun Feb 25 00:53:08 2024
</item>
<item name = "Version">2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)</item>
<item name = "Project">grayscaler</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.268 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2, 2, 20.000 ns, 20.000 ns, 2, 2, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 70, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 0, 0, 39, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 74, -</column>
<column name="Register">-, -, 103, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_27s_27s_27_1_1_U24">mul_27s_27s_27_1_1, 0, 0, 0, 39, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln997_fu_119_p2">+, 0, 0, 34, 27, 6</column>
<column name="sub_ln997_fu_109_p2">-, 0, 0, 34, 27, 27</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">20, 4, 1, 4</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="cols_blk_n">9, 2, 1, 2</column>
<column name="cols_out_blk_n">9, 2, 1, 2</column>
<column name="return_r">9, 2, 21, 42</column>
<column name="rows_blk_n">9, 2, 1, 2</column>
<column name="rows_out_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="empty_reg_135">27, 0, 27, 0</column>
<column name="mul_ln997_reg_145">27, 0, 27, 0</column>
<column name="return_r_preg">21, 0, 21, 0</column>
<column name="sub_ln997_reg_140">24, 0, 27, 3</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, addrbound, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, addrbound, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, addrbound, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, addrbound, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, addrbound, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, addrbound, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, addrbound, return value</column>
<column name="return_r">out, 21, ap_vld, return_r, pointer</column>
<column name="return_r_ap_vld">out, 1, ap_vld, return_r, pointer</column>
<column name="rows_dout">in, 32, ap_fifo, rows, pointer</column>
<column name="rows_empty_n">in, 1, ap_fifo, rows, pointer</column>
<column name="rows_read">out, 1, ap_fifo, rows, pointer</column>
<column name="cols_dout">in, 32, ap_fifo, cols, pointer</column>
<column name="cols_empty_n">in, 1, ap_fifo, cols, pointer</column>
<column name="cols_read">out, 1, ap_fifo, cols, pointer</column>
<column name="rows_out_din">out, 32, ap_fifo, rows_out, pointer</column>
<column name="rows_out_full_n">in, 1, ap_fifo, rows_out, pointer</column>
<column name="rows_out_write">out, 1, ap_fifo, rows_out, pointer</column>
<column name="cols_out_din">out, 32, ap_fifo, cols_out, pointer</column>
<column name="cols_out_full_n">in, 1, ap_fifo, cols_out, pointer</column>
<column name="cols_out_write">out, 1, ap_fifo, cols_out, pointer</column>
</table>
</item>
</section>
</profile>
