// Seed: 2393739190
module module_0 (
    input supply1 id_0,
    output wor id_1,
    input uwire id_2,
    input tri1 id_3,
    output tri1 id_4,
    output uwire id_5,
    input tri0 id_6,
    output tri id_7,
    input tri1 id_8
);
  assign id_7 = 1;
endmodule
module module_1 (
    output wor id_0,
    output tri1 id_1,
    input tri1 id_2,
    input wor id_3,
    output uwire id_4,
    input tri0 id_5,
    input supply0 id_6,
    input tri1 id_7
    , id_9
);
  assign id_1 = 1;
  module_0(
      id_3, id_1, id_5, id_3, id_4, id_1, id_6, id_1, id_3
  );
endmodule
