
---------- Begin Simulation Statistics ----------
final_tick                                  857202000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 396993                       # Simulator instruction rate (inst/s)
host_mem_usage                                4388556                       # Number of bytes of host memory used
host_op_rate                                   396973                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.97                       # Real time elapsed on the host
host_tick_rate                              885791128                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      384157                       # Number of instructions simulated
sim_ops                                        384157                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000857                       # Number of seconds simulated
sim_ticks                                   857202000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.862307                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   21791                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                22267                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               655                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             20539                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               8504                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            8806                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              302                       # Number of indirect misses.
system.cpu.branchPred.lookups                   43154                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          188                       # Number of mispredicted indirect branches.
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               446                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      42411                       # Number of branches committed
system.cpu.commit.bw_lim_events                  2092                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              14                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            1177                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               384157                       # Number of instructions committed
system.cpu.commit.committedOps                 384157                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       421898                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.910545                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.767731                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       118866     28.17%     28.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       245843     58.27%     86.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        35345      8.38%     94.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        19752      4.68%     99.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         2092      0.50%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       421898                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                22240                       # Number of function calls committed.
system.cpu.commit.int_insts                    384157                       # Number of committed integer instructions.
system.cpu.commit.loads                        102689                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            2      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           216340     56.32%     56.32% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            3003      0.78%     57.10% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              518      0.13%     57.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     57.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     57.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     57.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     57.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     57.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     57.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     57.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     57.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     57.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     57.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     57.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     57.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     57.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     57.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     57.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     57.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     57.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     57.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     57.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     57.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     57.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     57.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     57.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     57.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     57.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     57.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     57.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     57.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     57.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     57.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     57.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     57.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     57.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     57.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     57.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     57.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     57.23% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          102689     26.73%     83.96% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          61605     16.04%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            384157                       # Class of committed instruction
system.cpu.commit.refs                         164294                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      384157                       # Number of Instructions Simulated
system.cpu.committedOps                        384157                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.115695                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.115695                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          866                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified         1971                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull           22                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            29                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 10188                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   222                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                21932                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                 386447                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    25137                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    385417                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    472                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   192                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                  1222                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                       43154                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    207332                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        210780                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   414                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           59                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                         387706                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   25                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                    1362                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.100685                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             210891                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              30295                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.904583                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             422436                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.917786                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.965467                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   215674     51.05%     51.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    25818      6.11%     57.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   180944     42.83%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                        0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                        0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               422436                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit          278                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified          602                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull           98                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             8                       # number of prefetches that crossed the page
system.cpu.idleCycles                            6166                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  495                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    42560                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.898003                       # Inst execution rate
system.cpu.iew.exec_refs                       164516                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      61657                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                      66                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                102905                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 17                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               361                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                61717                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              385339                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                102859                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               348                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                384886                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   158                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    472                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   158                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            12                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            22997                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           13                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads          216                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          112                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             13                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          442                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             53                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    197270                       # num instructions consuming a value
system.cpu.iew.wb_count                        384763                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.981619                       # average fanout of values written-back
system.cpu.iew.wb_producers                    193644                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.897716                       # insts written-back per cycle
system.cpu.iew.wb_sent                         384793                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   465735                       # number of integer regfile reads
system.cpu.int_regfile_writes                  302886                       # number of integer regfile writes
system.cpu.ipc                               0.896302                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.896302                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                14      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                217078     56.35%     56.35% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 3008      0.78%     57.13% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   521      0.14%     57.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     57.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     57.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     57.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     57.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     57.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     57.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     57.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     57.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     57.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     57.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     57.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     57.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     57.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     57.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     57.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     57.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     57.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     57.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     57.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     57.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     57.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     57.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     57.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     57.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     57.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     57.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     57.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     57.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     57.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     57.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     57.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     57.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     57.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     57.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     57.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     57.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     57.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     57.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     57.27% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               102910     26.71%     83.98% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               61703     16.02%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 385234                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                         635                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.001648                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     504     79.37%     79.37% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     12      1.89%     81.26% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                     119     18.74%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 385855                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            1193541                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       384763                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            386533                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     385322                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    385234                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  17                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            1181                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                 2                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              3                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined          439                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        422436                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.911935                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.588446                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               93362     22.10%     22.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              272929     64.61%     86.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               56130     13.29%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                  15      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          422436                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.898815                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              4992                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                8                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               102905                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               61717                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                      14                       # number of misc regfile reads
system.cpu.numCycles                           428602                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                    5530                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                302381                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents              499                       # Number of times there has been no free registers
system.cpu.rename.IdleCycles                    26292                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     21                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     3                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                467225                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 386066                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              303867                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    384474                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   3810                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    472                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  5342                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     1486                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups           467225                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            326                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 18                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      1741                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             18                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       804984                       # The number of ROB reads
system.cpu.rob.rob_writes                      771206                       # The number of ROB writes
system.cpu.timesIdled                             214                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    12                       # Number of system calls
system.l2.prefetcher.num_hwpf_issued              431                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                    1                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified                 434                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                     8                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           519                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests           57                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests          534                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                453                       # Transaction distribution
system.membus.trans_dist::ReadExReq                66                       # Transaction distribution
system.membus.trans_dist::ReadExResp               66                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           453                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1038                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1038                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        33216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   33216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               519                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     519    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 519                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1105966                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            5575000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    857202000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               280                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty            9                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           48                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq              475                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              197                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             197                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           258                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq           22                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          564                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          447                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  1011                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        19584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        14592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  34176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             475                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              952                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    952    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                952                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            1296000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           1315999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1548000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    857202000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          2000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  149                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  107                       # number of demand (read+write) hits
system.l2.demand_hits::total                      256                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 149                       # number of overall hits
system.l2.overall_hits::.cpu.data                 107                       # number of overall hits
system.l2.overall_hits::total                     256                       # number of overall hits
system.l2.demand_misses::.cpu.inst                109                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                112                       # number of demand (read+write) misses
system.l2.demand_misses::total                    221                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               109                       # number of overall misses
system.l2.overall_misses::.cpu.data               112                       # number of overall misses
system.l2.overall_misses::total                   221                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     15724000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     14574000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         30298000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     15724000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     14574000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        30298000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              258                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              219                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  477                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             258                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             219                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 477                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.422481                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.511416                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.463312                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.422481                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.511416                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.463312                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 144256.880734                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data       130125                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 137095.022624                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 144256.880734                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data       130125                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 137095.022624                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data              32                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  34                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data             32                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 34                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           107                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data            80                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               187                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          107                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data           80                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher          332                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              519                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     11284000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data      8902000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     20186000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     11284000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data      8902000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher     23887824                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     44073824                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.414729                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.365297                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.392034                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.414729                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.365297                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.088050                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 105457.943925                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data       111275                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 107946.524064                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 105457.943925                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data       111275                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 71951.277108                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84920.662813                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks            9                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total                9                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks            9                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total            9                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           48                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               48                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           48                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           48                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher          332                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total            332                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher     23887824                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     23887824                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 71951.277108                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 71951.277108                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data               100                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   100                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data              97                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  97                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     12270000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      12270000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           197                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               197                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.492386                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.492386                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 126494.845361                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 126494.845361                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu.data           31                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               31                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data           66                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             66                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      7218000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      7218000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.335025                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.335025                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 109363.636364                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 109363.636364                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            149                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                149                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          109                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              109                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     15724000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     15724000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          258                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            258                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.422481                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.422481                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 144256.880734                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 144256.880734                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          107                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          107                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     11284000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     11284000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.414729                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.414729                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 105457.943925                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 105457.943925                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data             7                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 7                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           15                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              15                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      2304000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      2304000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data           22                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total            22                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.681818                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.681818                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data       153600                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total       153600                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data           14                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           14                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      1684000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      1684000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.636364                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.636364                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 120285.714286                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 120285.714286                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    857202000                       # Cumulative time (in ticks) in various power states
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    857202000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   277.812567                       # Cycle average of tags in use
system.l2.tags.total_refs                         832                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       519                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.603083                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     88000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst        35.061936                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data        57.137557                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher   185.613074                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.004280                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.006975                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.022658                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.033913                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           332                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024           187                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          132                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          184                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           84                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           91                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.040527                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.022827                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      4791                       # Number of tag accesses
system.l2.tags.data_accesses                     4791                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    857202000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst           6848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           5120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher        21248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              33216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst         6848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          6848                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             107                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data              80                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher          332                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 519                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           7988782                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5972921                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher     24787623                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              38749326                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      7988782                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          7988782                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          7988782                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5972921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher     24787623                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             38749326                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       107.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples        80.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples       332.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000450000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1255                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         519                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       519                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                52                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                23                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                18                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                20                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               82                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                6                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      3647247                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    2595000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                13378497                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7027.45                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25777.45                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      462                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.02                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   519                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     292                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     186                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples           57                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    582.736842                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   417.069079                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   380.110629                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127            6     10.53%     10.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           12     21.05%     31.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383            3      5.26%     36.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            5      8.77%     45.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            4      7.02%     52.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            3      5.26%     57.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            2      3.51%     61.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            5      8.77%     70.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           17     29.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total           57                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  33216                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   33216                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        38.75                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     38.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.30                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.30                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     856376000                       # Total gap between requests
system.mem_ctrls.avgGap                    1650050.10                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst         6848                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         5120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher        21248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 7988782.107367924415                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5972921.201770410873                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 24787622.987347204238                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          107                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data           80                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher          332                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst      2309500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      2050000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher      9018997                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     21584.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     25625.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     27165.65                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    89.02                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               135660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy                72105                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             1570800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     67610400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         26558580                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        306800640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          402748185                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        469.840464                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    797253000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     28600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     31349000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               271320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               144210                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             2134860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     67610400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         37224990                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        297818400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          405204180                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        472.705593                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    773915500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     28600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     54686500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    857202000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                      2000                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       207026                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           207026                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       207026                       # number of overall hits
system.cpu.icache.overall_hits::total          207026                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          305                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            305                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          305                       # number of overall misses
system.cpu.icache.overall_misses::total           305                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     27791997                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     27791997                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     27791997                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     27791997                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       207331                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       207331                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       207331                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       207331                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001471                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001471                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001471                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001471                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 91121.301639                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 91121.301639                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 91121.301639                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 91121.301639                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1109                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                38                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    29.184211                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           48                       # number of writebacks
system.cpu.icache.writebacks::total                48                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst           47                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           47                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           47                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           47                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          258                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          258                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          258                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          258                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     23537999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     23537999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     23537999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     23537999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001244                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001244                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001244                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001244                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 91232.554264                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 91232.554264                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 91232.554264                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 91232.554264                       # average overall mshr miss latency
system.cpu.icache.replacements                     48                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       207026                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          207026                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          305                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           305                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     27791997                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     27791997                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       207331                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       207331                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001471                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001471                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 91121.301639                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 91121.301639                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           47                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           47                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          258                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          258                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     23537999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     23537999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001244                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001244                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 91232.554264                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 91232.554264                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    857202000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    857202000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            78.069022                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              207284                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               258                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            803.426357                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    78.069022                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.304957                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.304957                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          210                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          122                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.820312                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            829582                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           829582                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    857202000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    857202000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    857202000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    857202000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    857202000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    857202000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    857202000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       140443                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           140443                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       140443                       # number of overall hits
system.cpu.dcache.overall_hits::total          140443                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1000                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1000                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1000                       # number of overall misses
system.cpu.dcache.overall_misses::total          1000                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     86283995                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     86283995                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     86283995                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     86283995                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       141443                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       141443                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       141443                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       141443                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.007070                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007070                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.007070                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007070                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 86283.995000                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 86283.995000                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 86283.995000                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 86283.995000                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2485                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               101                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    24.603960                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            9                       # number of writebacks
system.cpu.dcache.writebacks::total                 9                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          781                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          781                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          781                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          781                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          219                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          219                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          219                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          219                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     20388000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     20388000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     20388000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     20388000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001548                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001548                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001548                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001548                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 93095.890411                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 93095.890411                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 93095.890411                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 93095.890411                       # average overall mshr miss latency
system.cpu.dcache.replacements                      9                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        79792                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           79792                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           46                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            46                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      6060000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      6060000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        79838                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        79838                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000576                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000576                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 131739.130435                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 131739.130435                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           24                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           24                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           22                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           22                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      2730000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      2730000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000276                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000276                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 124090.909091                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 124090.909091                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        60651                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          60651                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          954                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          954                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     80223995                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     80223995                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        61605                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        61605                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.015486                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015486                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 84092.237945                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 84092.237945                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          757                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          757                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          197                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          197                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     17658000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     17658000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003198                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003198                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 89634.517766                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 89634.517766                       # average WriteReq mshr miss latency
system.cpu.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    857202000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    857202000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           178.216973                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              140662                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               219                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            642.292237                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            798000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   178.216973                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.696160                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.696160                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          210                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          170                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.820312                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            565991                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           565991                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    857202000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    857202000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
