{"Source Block": ["oh/spi/hdl/spi_slave_io.v@139:149@HdlStmAssign", "   //# REGISTER FILE INTERFACE\n   //#################################\n   assign spi_clk       = sclk;\n   assign spi_addr[5:0] = command_reg[5:0];   \n   assign spi_read      = command_reg[7:6]==2'b11;   \n   assign spi_write     = command_reg[7:6]==2'b00;\n   assign spi_remote    = command_reg[7:6]==2'b01;   \n   assign spi_data[7:0] = rx_data[7:0];\n \n   //###################################\n   //# SYNCHRONIZATION TO CORE\n"], "Clone Blocks": [["oh/spi/hdl/spi_slave_io.v@136:146", "\t    );\n   \n   //#################################\n   //# REGISTER FILE INTERFACE\n   //#################################\n   assign spi_clk       = sclk;\n   assign spi_addr[5:0] = command_reg[5:0];   \n   assign spi_read      = command_reg[7:6]==2'b11;   \n   assign spi_write     = command_reg[7:6]==2'b00;\n   assign spi_remote    = command_reg[7:6]==2'b01;   \n   assign spi_data[7:0] = rx_data[7:0];\n"], ["oh/spi/hdl/spi_slave_io.v@140:150", "   //#################################\n   assign spi_clk       = sclk;\n   assign spi_addr[5:0] = command_reg[5:0];   \n   assign spi_read      = command_reg[7:6]==2'b11;   \n   assign spi_write     = command_reg[7:6]==2'b00;\n   assign spi_remote    = command_reg[7:6]==2'b01;   \n   assign spi_data[7:0] = rx_data[7:0];\n \n   //###################################\n   //# SYNCHRONIZATION TO CORE\n   //###################################\n"], ["oh/spi/hdl/spi_slave_io.v@138:148", "   //#################################\n   //# REGISTER FILE INTERFACE\n   //#################################\n   assign spi_clk       = sclk;\n   assign spi_addr[5:0] = command_reg[5:0];   \n   assign spi_read      = command_reg[7:6]==2'b11;   \n   assign spi_write     = command_reg[7:6]==2'b00;\n   assign spi_remote    = command_reg[7:6]==2'b01;   \n   assign spi_data[7:0] = rx_data[7:0];\n \n   //###################################\n"], ["oh/spi/hdl/spi_slave_io.v@137:147", "   \n   //#################################\n   //# REGISTER FILE INTERFACE\n   //#################################\n   assign spi_clk       = sclk;\n   assign spi_addr[5:0] = command_reg[5:0];   \n   assign spi_read      = command_reg[7:6]==2'b11;   \n   assign spi_write     = command_reg[7:6]==2'b00;\n   assign spi_remote    = command_reg[7:6]==2'b01;   \n   assign spi_data[7:0] = rx_data[7:0];\n \n"], ["oh/spi/hdl/spi_slave_io.v@141:151", "   assign spi_clk       = sclk;\n   assign spi_addr[5:0] = command_reg[5:0];   \n   assign spi_read      = command_reg[7:6]==2'b11;   \n   assign spi_write     = command_reg[7:6]==2'b00;\n   assign spi_remote    = command_reg[7:6]==2'b01;   \n   assign spi_data[7:0] = rx_data[7:0];\n \n   //###################################\n   //# SYNCHRONIZATION TO CORE\n   //###################################\n   \n"]], "Diff Content": {"Delete": [[144, "   assign spi_write     = command_reg[7:6]==2'b00;\n"]], "Add": []}}