// Seed: 2198187326
module module_0 (
    input wand id_0,
    input wire id_1,
    input uwire id_2,
    output supply1 id_3
    , id_6,
    input wor id_4
);
endmodule
module module_1 (
    input tri id_0,
    input tri id_1,
    input tri0 id_2,
    input supply1 id_3,
    input wor id_4,
    input tri1 id_5,
    input uwire id_6,
    input supply1 id_7,
    input supply0 id_8,
    input wire id_9,
    output uwire id_10,
    input wand id_11
);
  assign id_10 = 1'b0 - 1;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_8,
      id_10,
      id_6
  );
  assign modCall_1.type_1 = 0;
  always @(posedge 1 + 1) id_10 = 1;
  wire id_13;
  assign id_10 = id_7;
  or primCall (id_10, id_4, id_8);
  wire id_14;
endmodule
