Analysis & Synthesis report for DE0_CV_SDRAM_Nios_Test
Tue Aug 17 16:04:43 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|m_next
 12. State Machine - |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|m_state
 13. State Machine - |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|i_next
 14. State Machine - |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|i_state
 15. State Machine - |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_tck|DRsize
 16. Registers Protected by Synthesis
 17. Registers Removed During Synthesis
 18. Removed Registers Triggering Further Register Optimizations
 19. General Register Statistics
 20. Inverted Register Statistics
 21. Registers Packed Into Inferred Megafunctions
 22. Multiplexer Restructuring Statistics (Restructuring Performed)
 23. Source assignments for DE0_CV_QSYS:u0|DE0_CV_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_2jj1:auto_generated
 24. Source assignments for DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 25. Source assignments for DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|DE0_CV_QSYS_jtag_uart_scfifo_r:the_DE0_CV_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 26. Source assignments for DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram
 27. Source assignments for DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_demux:cmd_demux
 28. Source assignments for DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 29. Source assignments for DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_rsp_demux:rsp_demux
 30. Source assignments for DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_001
 31. Source assignments for DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_rsp_demux_002:rsp_demux_002
 32. Source assignments for DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_rsp_demux_002:rsp_demux_003
 33. Source assignments for DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_rsp_demux_002:rsp_demux_004
 34. Source assignments for DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_rsp_demux_002:rsp_demux_005
 35. Source assignments for DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_rsp_demux_002:rsp_demux_006
 36. Source assignments for DE0_CV_QSYS:u0|altera_reset_controller:rst_controller
 37. Source assignments for DE0_CV_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 38. Source assignments for DE0_CV_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 39. Source assignments for DE0_CV_QSYS:u0|altera_reset_controller:rst_controller_001
 40. Source assignments for DE0_CV_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 41. Source assignments for DE0_CV_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 42. Source assignments for DE0_CV_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
 43. Source assignments for DE0_CV_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
 44. Source assignments for DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated
 45. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_onchip_memory2:onchip_memory2
 46. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram
 47. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w|scfifo:wfifo
 48. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|DE0_CV_QSYS_jtag_uart_scfifo_r:the_DE0_CV_QSYS_jtag_uart_scfifo_r|scfifo:rfifo
 49. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_pll:pll|altera_pll:altera_pll_i
 50. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_instruction_master_translator
 51. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_data_master_translator
 52. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator
 53. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator
 54. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator
 55. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator
 56. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator
 57. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator
 58. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator
 59. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_instruction_master_agent
 60. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_data_master_agent
 61. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_agent
 62. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor
 63. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo
 64. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent
 65. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 66. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo
 67. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent
 68. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 69. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo
 70. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent
 71. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 72. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo
 73. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent
 74. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 75. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo
 76. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent
 77. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 78. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo
 79. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent
 80. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 81. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo
 82. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo
 83. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_router:router|DE0_CV_QSYS_mm_interconnect_0_router_default_decode:the_default_decode
 84. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_router_001:router_001|DE0_CV_QSYS_mm_interconnect_0_router_001_default_decode:the_default_decode
 85. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_router_002:router_002|DE0_CV_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode
 86. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_router_002:router_003|DE0_CV_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode
 87. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_router_004:router_004|DE0_CV_QSYS_mm_interconnect_0_router_004_default_decode:the_default_decode
 88. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_router_004:router_005|DE0_CV_QSYS_mm_interconnect_0_router_004_default_decode:the_default_decode
 89. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_router_004:router_006|DE0_CV_QSYS_mm_interconnect_0_router_004_default_decode:the_default_decode
 90. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_router_004:router_007|DE0_CV_QSYS_mm_interconnect_0_router_004_default_decode:the_default_decode
 91. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_router_008:router_008|DE0_CV_QSYS_mm_interconnect_0_router_008_default_decode:the_default_decode
 92. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_instruction_master_limiter
 93. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_data_master_limiter
 94. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter
 95. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1
 96. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_uncompressed_only_13_1:altera_merlin_burst_adapter_uncompressed_only.the_ba_13_1
 97. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
 98. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 99. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb
100. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
101. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
102. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
103. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
104. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
105. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter
106. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
107. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter
108. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|altera_reset_controller:rst_controller
109. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
110. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
111. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|altera_reset_controller:rst_controller_001
112. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
113. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
114. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|altera_reset_controller:rst_controller_002
115. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
116. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
117. Parameter Settings for Inferred Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0
118. altsyncram Parameter Settings by Entity Instance
119. scfifo Parameter Settings by Entity Instance
120. Port Connectivity Checks: "DE0_CV_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1"
121. Port Connectivity Checks: "DE0_CV_QSYS:u0|altera_reset_controller:rst_controller_002"
122. Port Connectivity Checks: "DE0_CV_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
123. Port Connectivity Checks: "DE0_CV_QSYS:u0|altera_reset_controller:rst_controller_001"
124. Port Connectivity Checks: "DE0_CV_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
125. Port Connectivity Checks: "DE0_CV_QSYS:u0|altera_reset_controller:rst_controller"
126. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter"
127. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
128. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"
129. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
130. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
131. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
132. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_router_008:router_008|DE0_CV_QSYS_mm_interconnect_0_router_008_default_decode:the_default_decode"
133. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_router_004:router_004|DE0_CV_QSYS_mm_interconnect_0_router_004_default_decode:the_default_decode"
134. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_router_002:router_002|DE0_CV_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode"
135. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_router_001:router_001|DE0_CV_QSYS_mm_interconnect_0_router_001_default_decode:the_default_decode"
136. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_router:router|DE0_CV_QSYS_mm_interconnect_0_router_default_decode:the_default_decode"
137. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"
138. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"
139. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent"
140. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo"
141. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent"
142. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
143. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent"
144. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo"
145. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent"
146. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo"
147. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent"
148. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo"
149. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent"
150. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo"
151. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_agent"
152. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_data_master_agent"
153. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_instruction_master_agent"
154. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator"
155. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator"
156. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
157. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator"
158. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator"
159. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator"
160. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator"
161. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_data_master_translator"
162. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_instruction_master_translator"
163. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|DE0_CV_QSYS_sdram_input_efifo_module:the_DE0_CV_QSYS_sdram_input_efifo_module"
164. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_pll:pll|altera_pll:altera_pll_i"
165. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic"
166. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart"
167. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys"
168. Port Connectivity Checks: "DE0_CV_QSYS:u0"
169. Post-Synthesis Netlist Statistics for Top Partition
170. Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc
171. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
172. Elapsed Time Per Partition
173. Analysis & Synthesis Messages
174. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Aug 17 16:04:42 2021       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; DE0_CV_SDRAM_Nios_Test                      ;
; Top-level Entity Name           ; DE0_CV_SDRAM_Nios_Test                      ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 2749                                        ;
; Total pins                      ; 206                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,089,984                                   ;
; Total DSP Blocks                ; 2                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                     ;
+---------------------------------------------------------------------------------+------------------------+------------------------+
; Option                                                                          ; Setting                ; Default Value          ;
+---------------------------------------------------------------------------------+------------------------+------------------------+
; Device                                                                          ; 5CEBA4F23C7            ;                        ;
; Top-level entity name                                                           ; DE0_CV_SDRAM_Nios_Test ; DE0_CV_SDRAM_Nios_Test ;
; Family name                                                                     ; Cyclone V              ; Cyclone IV GX          ;
; Optimization Technique                                                          ; Speed                  ; Balanced               ;
; Use smart compilation                                                           ; Off                    ; Off                    ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                     ; On                     ;
; Enable compact report table                                                     ; Off                    ; Off                    ;
; Restructure Multiplexers                                                        ; Auto                   ; Auto                   ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                    ; Off                    ;
; Create Debugging Nodes for IP Cores                                             ; Off                    ; Off                    ;
; Preserve fewer node names                                                       ; On                     ; On                     ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable                 ; Enable                 ;
; Verilog Version                                                                 ; Verilog_2001           ; Verilog_2001           ;
; VHDL Version                                                                    ; VHDL_1993              ; VHDL_1993              ;
; State Machine Processing                                                        ; Auto                   ; Auto                   ;
; Safe State Machine                                                              ; Off                    ; Off                    ;
; Extract Verilog State Machines                                                  ; On                     ; On                     ;
; Extract VHDL State Machines                                                     ; On                     ; On                     ;
; Ignore Verilog initial constructs                                               ; Off                    ; Off                    ;
; Iteration limit for constant Verilog loops                                      ; 5000                   ; 5000                   ;
; Iteration limit for non-constant Verilog loops                                  ; 250                    ; 250                    ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                     ; On                     ;
; Infer RAMs from Raw Logic                                                       ; On                     ; On                     ;
; Parallel Synthesis                                                              ; On                     ; On                     ;
; DSP Block Balancing                                                             ; Auto                   ; Auto                   ;
; NOT Gate Push-Back                                                              ; On                     ; On                     ;
; Power-Up Don't Care                                                             ; On                     ; On                     ;
; Remove Redundant Logic Cells                                                    ; Off                    ; Off                    ;
; Remove Duplicate Registers                                                      ; On                     ; On                     ;
; Ignore CARRY Buffers                                                            ; Off                    ; Off                    ;
; Ignore CASCADE Buffers                                                          ; Off                    ; Off                    ;
; Ignore GLOBAL Buffers                                                           ; Off                    ; Off                    ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                    ; Off                    ;
; Ignore LCELL Buffers                                                            ; Off                    ; Off                    ;
; Ignore SOFT Buffers                                                             ; On                     ; On                     ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                    ; Off                    ;
; Carry Chain Length                                                              ; 70                     ; 70                     ;
; Auto Carry Chains                                                               ; On                     ; On                     ;
; Auto Open-Drain Pins                                                            ; On                     ; On                     ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                    ; Off                    ;
; Auto ROM Replacement                                                            ; On                     ; On                     ;
; Auto RAM Replacement                                                            ; On                     ; On                     ;
; Auto DSP Block Replacement                                                      ; On                     ; On                     ;
; Auto Shift Register Replacement                                                 ; Auto                   ; Auto                   ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                   ; Auto                   ;
; Auto Clock Enable Replacement                                                   ; On                     ; On                     ;
; Strict RAM Replacement                                                          ; Off                    ; Off                    ;
; Allow Synchronous Control Signals                                               ; On                     ; On                     ;
; Force Use of Synchronous Clear Signals                                          ; Off                    ; Off                    ;
; Auto Resource Sharing                                                           ; Off                    ; Off                    ;
; Allow Any RAM Size For Recognition                                              ; Off                    ; Off                    ;
; Allow Any ROM Size For Recognition                                              ; Off                    ; Off                    ;
; Allow Any Shift Register Size For Recognition                                   ; Off                    ; Off                    ;
; Use LogicLock Constraints during Resource Balancing                             ; On                     ; On                     ;
; Ignore translate_off and synthesis_off directives                               ; Off                    ; Off                    ;
; Timing-Driven Synthesis                                                         ; On                     ; On                     ;
; Report Parameter Settings                                                       ; On                     ; On                     ;
; Report Source Assignments                                                       ; On                     ; On                     ;
; Report Connectivity Checks                                                      ; On                     ; On                     ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                    ; Off                    ;
; Synchronization Register Chain Length                                           ; 3                      ; 3                      ;
; Power Optimization During Synthesis                                             ; Normal compilation     ; Normal compilation     ;
; HDL message level                                                               ; Level2                 ; Level2                 ;
; Suppress Register Optimization Related Messages                                 ; Off                    ; Off                    ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                   ; 5000                   ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                   ; 5000                   ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                    ; 100                    ;
; Clock MUX Protection                                                            ; On                     ; On                     ;
; Auto Gated Clock Conversion                                                     ; Off                    ; Off                    ;
; Block Design Naming                                                             ; Auto                   ; Auto                   ;
; SDC constraint protection                                                       ; Off                    ; Off                    ;
; Synthesis Effort                                                                ; Auto                   ; Auto                   ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                     ; On                     ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                    ; Off                    ;
; Analysis & Synthesis Message Level                                              ; Medium                 ; Medium                 ;
; Disable Register Merging Across Hierarchies                                     ; Auto                   ; Auto                   ;
; Resource Aware Inference For Block RAM                                          ; On                     ; On                     ;
; Automatic Parallel Synthesis                                                    ; On                     ; On                     ;
; Partial Reconfiguration Bitstream ID                                            ; Off                    ; Off                    ;
+---------------------------------------------------------------------------------+------------------------+------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                    ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                                      ; Library     ;
+-------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; DE0_CV_QSYS/synthesis/DE0_CV_QSYS.v                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/DE0_CV_QSYS.v                                                 ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/altera_reset_controller.v                          ; yes             ; User Verilog HDL File                        ; C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_reset_controller.v                          ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/altera_reset_synchronizer.v                        ; yes             ; User Verilog HDL File                        ; C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_reset_synchronizer.v                        ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_irq_mapper.sv                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_irq_mapper.sv                          ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v                    ; yes             ; User Verilog HDL File                        ; C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v                    ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv                     ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv                ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv                        ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_rsp_mux_001.sv       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_rsp_mux_001.sv       ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_rsp_mux.sv           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_rsp_mux.sv           ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_rsp_demux_002.sv     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_rsp_demux_002.sv     ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_rsp_demux.sv         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_rsp_demux.sv         ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_cmd_mux_002.sv       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_cmd_mux_002.sv       ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_cmd_mux.sv           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_cmd_mux.sv           ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_cmd_demux_001.sv     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_cmd_demux_001.sv     ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_cmd_demux.sv         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_cmd_demux.sv         ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv                ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv                     ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv                   ; yes             ; User SystemVerilog HDL File                  ; C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv                   ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v                            ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_008.sv        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_008.sv        ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_004.sv        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_004.sv        ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_002.sv        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_002.sv        ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_001.sv        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_001.sv        ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router.sv            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router.sv            ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv                       ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/altera_merlin_master_agent.sv                      ; yes             ; User SystemVerilog HDL File                  ; C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_merlin_master_agent.sv                      ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv                  ; yes             ; User SystemVerilog HDL File                  ; C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv                  ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/altera_merlin_master_translator.sv                 ; yes             ; User SystemVerilog HDL File                  ; C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_merlin_master_translator.sv                 ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sdram.v                                ; yes             ; User Verilog HDL File                        ; C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sdram.v                                ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_pll.v                                  ; yes             ; User Verilog HDL File                        ; C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_pll.v                                  ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_key.v                                  ; yes             ; User Verilog HDL File                        ; C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_key.v                                  ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v                            ; yes             ; User Verilog HDL File                        ; C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v                            ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_timer.v                                ; yes             ; User Verilog HDL File                        ; C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_timer.v                                ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sysid_qsys.v                           ; yes             ; User Verilog HDL File                        ; C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sysid_qsys.v                           ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_onchip_memory2.hex                     ; yes             ; User Hexadecimal (Intel-Format) File         ; C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_onchip_memory2.hex                     ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_onchip_memory2.v                       ; yes             ; User Verilog HDL File                        ; C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_onchip_memory2.v                       ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v                           ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v                           ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_bht_ram.mif                 ; yes             ; User Memory Initialization File              ; C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_bht_ram.mif                 ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_dc_tag_ram.mif              ; yes             ; User Memory Initialization File              ; C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_dc_tag_ram.mif              ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_ic_tag_ram.mif              ; yes             ; User Memory Initialization File              ; C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_ic_tag_ram.mif              ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_jtag_debug_module_sysclk.v  ; yes             ; User Verilog HDL File                        ; C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_jtag_debug_module_sysclk.v  ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_jtag_debug_module_tck.v     ; yes             ; User Verilog HDL File                        ; C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_jtag_debug_module_tck.v     ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper.v ; yes             ; User Verilog HDL File                        ; C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper.v ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_mult_cell.v                 ; yes             ; User Verilog HDL File                        ; C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_mult_cell.v                 ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_ociram_default_contents.mif ; yes             ; User Memory Initialization File              ; C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_ociram_default_contents.mif ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_oci_test_bench.v            ; yes             ; User Verilog HDL File                        ; C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_oci_test_bench.v            ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_rf_ram_a.mif                ; yes             ; User Memory Initialization File              ; C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_rf_ram_a.mif                ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_rf_ram_b.mif                ; yes             ; User Memory Initialization File              ; C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_rf_ram_b.mif                ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_test_bench.v                ; yes             ; User Verilog HDL File                        ; C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_test_bench.v                ; DE0_CV_QSYS ;
; de0_cv_sdram_nios_test.v                                                            ; yes             ; Auto-Found Verilog HDL File                  ; C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v                                                            ;             ;
; altsyncram.tdf                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                             ;             ;
; stratix_ram_block.inc                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                                      ;             ;
; lpm_mux.inc                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                                ;             ;
; lpm_decode.inc                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                             ;             ;
; aglobal181.inc                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                                                             ;             ;
; a_rdenreg.inc                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                              ;             ;
; altrom.inc                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                                                                                 ;             ;
; altram.inc                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                                                                                 ;             ;
; altdpram.inc                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                                                               ;             ;
; db/altsyncram_spj1.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/db/altsyncram_spj1.tdf                                                              ;             ;
; db/altsyncram_r8o1.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/db/altsyncram_r8o1.tdf                                                              ;             ;
; db/altsyncram_csn1.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/db/altsyncram_csn1.tdf                                                              ;             ;
; db/altsyncram_can1.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/db/altsyncram_can1.tdf                                                              ;             ;
; db/altsyncram_dan1.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/db/altsyncram_dan1.tdf                                                              ;             ;
; db/altsyncram_ugn1.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/db/altsyncram_ugn1.tdf                                                              ;             ;
; db/altsyncram_40j1.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/db/altsyncram_40j1.tdf                                                              ;             ;
; db/altsyncram_baj1.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/db/altsyncram_baj1.tdf                                                              ;             ;
; altera_mult_add.tdf                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf                                                                                                        ;             ;
; db/altera_mult_add_ujt2.v                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/db/altera_mult_add_ujt2.v                                                           ;             ;
; altera_mult_add_rtl.v                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v                                                                                                      ;             ;
; db/altera_mult_add_0kt2.v                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/db/altera_mult_add_0kt2.v                                                           ;             ;
; altera_std_synchronizer.v                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                                                  ;             ;
; db/altsyncram_mkf1.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/db/altsyncram_mkf1.tdf                                                              ;             ;
; sld_virtual_jtag_basic.v                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                                                   ;             ;
; sld_jtag_endpoint_adapter.vhd                                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                              ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                                          ;             ;
; db/altsyncram_2jj1.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/db/altsyncram_2jj1.tdf                                                              ;             ;
; db/decode_8la.tdf                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/db/decode_8la.tdf                                                                   ;             ;
; db/mux_5hb.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/db/mux_5hb.tdf                                                                      ;             ;
; scfifo.tdf                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf                                                                                                                 ;             ;
; a_regfifo.inc                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                                                              ;             ;
; a_dpfifo.inc                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                                               ;             ;
; a_i2fifo.inc                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                                               ;             ;
; a_fffifo.inc                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                                                               ;             ;
; a_f2fifo.inc                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                                               ;             ;
; db/scfifo_3291.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/db/scfifo_3291.tdf                                                                  ;             ;
; db/a_dpfifo_5771.tdf                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/db/a_dpfifo_5771.tdf                                                                ;             ;
; db/a_fefifo_7cf.tdf                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/db/a_fefifo_7cf.tdf                                                                 ;             ;
; db/cntr_vg7.tdf                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/db/cntr_vg7.tdf                                                                     ;             ;
; db/altsyncram_7pu1.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/db/altsyncram_7pu1.tdf                                                              ;             ;
; db/cntr_jgb.tdf                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/db/cntr_jgb.tdf                                                                     ;             ;
; alt_jtag_atlantic.v                                                                 ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                                                        ;             ;
; altera_pll.v                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v                                                                                                               ;             ;
; pzdyqx.vhd                                                                          ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/pzdyqx.vhd                                                                                                                 ;             ;
; sld_hub.vhd                                                                         ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                                ; altera_sld  ;
; db/ip/sld3311eb45/alt_sld_fab.v                                                     ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/db/ip/sld3311eb45/alt_sld_fab.v                                                     ; alt_sld_fab ;
; db/ip/sld3311eb45/submodules/alt_sld_fab_alt_sld_fab.v                              ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/db/ip/sld3311eb45/submodules/alt_sld_fab_alt_sld_fab.v                              ; alt_sld_fab ;
; db/ip/sld3311eb45/submodules/alt_sld_fab_alt_sld_fab_ident.sv                       ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/db/ip/sld3311eb45/submodules/alt_sld_fab_alt_sld_fab_ident.sv                       ; alt_sld_fab ;
; db/ip/sld3311eb45/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                    ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/db/ip/sld3311eb45/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                    ; alt_sld_fab ;
; db/ip/sld3311eb45/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                  ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/db/ip/sld3311eb45/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                  ; alt_sld_fab ;
; db/ip/sld3311eb45/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                    ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/db/ip/sld3311eb45/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                    ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                    ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                                           ;             ;
; sld_rom_sr.vhd                                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                             ;             ;
; db/altsyncram_40n1.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/db/altsyncram_40n1.tdf                                                              ;             ;
+-------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                             ;
+---------------------------------------------+---------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                     ;
+---------------------------------------------+---------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 1890                                                                      ;
;                                             ;                                                                           ;
; Combinational ALUT usage for logic          ; 2787                                                                      ;
;     -- 7 input functions                    ; 69                                                                        ;
;     -- 6 input functions                    ; 554                                                                       ;
;     -- 5 input functions                    ; 527                                                                       ;
;     -- 4 input functions                    ; 471                                                                       ;
;     -- <=3 input functions                  ; 1166                                                                      ;
;                                             ;                                                                           ;
; Dedicated logic registers                   ; 2749                                                                      ;
;                                             ;                                                                           ;
; I/O pins                                    ; 206                                                                       ;
; Total MLAB memory bits                      ; 0                                                                         ;
; Total block memory bits                     ; 1089984                                                                   ;
;                                             ;                                                                           ;
; Total DSP Blocks                            ; 2                                                                         ;
;                                             ;                                                                           ;
; Total PLLs                                  ; 2                                                                         ;
;     -- PLLs                                 ; 2                                                                         ;
;                                             ;                                                                           ;
; Maximum fan-out node                        ; DE0_CV_QSYS:u0|DE0_CV_QSYS_pll:pll|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 2900                                                                      ;
; Total fan-out                               ; 28914                                                                     ;
; Average fan-out                             ; 4.48                                                                      ;
+---------------------------------------------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                           ; Entity Name                                      ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+
; |DE0_CV_SDRAM_Nios_Test                                                                                                                 ; 2787 (1)            ; 2749 (0)                  ; 1089984           ; 2          ; 206  ; 0            ; |DE0_CV_SDRAM_Nios_Test                                                                                                                                                                                                                                                                                                                                                                                       ; DE0_CV_SDRAM_Nios_Test                           ; work         ;
;    |DE0_CV_QSYS:u0|                                                                                                                     ; 2558 (0)            ; 2586 (0)                  ; 1089984           ; 2          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0                                                                                                                                                                                                                                                                                                                                                                        ; DE0_CV_QSYS                                      ; DE0_CV_QSYS  ;
;       |DE0_CV_QSYS_jtag_uart:jtag_uart|                                                                                                 ; 114 (33)            ; 113 (13)                  ; 1024              ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                                                        ; DE0_CV_QSYS_jtag_uart                            ; DE0_CV_QSYS  ;
;          |DE0_CV_QSYS_jtag_uart_scfifo_r:the_DE0_CV_QSYS_jtag_uart_scfifo_r|                                                            ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|DE0_CV_QSYS_jtag_uart_scfifo_r:the_DE0_CV_QSYS_jtag_uart_scfifo_r                                                                                                                                                                                                                                                                      ; DE0_CV_QSYS_jtag_uart_scfifo_r                   ; DE0_CV_QSYS  ;
;             |scfifo:rfifo|                                                                                                              ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|DE0_CV_QSYS_jtag_uart_scfifo_r:the_DE0_CV_QSYS_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                         ; scfifo                                           ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|DE0_CV_QSYS_jtag_uart_scfifo_r:the_DE0_CV_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                              ; scfifo_3291                                      ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|DE0_CV_QSYS_jtag_uart_scfifo_r:the_DE0_CV_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                         ; a_dpfifo_5771                                    ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|DE0_CV_QSYS_jtag_uart_scfifo_r:the_DE0_CV_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                 ; a_fefifo_7cf                                     ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|DE0_CV_QSYS_jtag_uart_scfifo_r:the_DE0_CV_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                            ; cntr_vg7                                         ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|DE0_CV_QSYS_jtag_uart_scfifo_r:the_DE0_CV_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                 ; altsyncram_7pu1                                  ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|DE0_CV_QSYS_jtag_uart_scfifo_r:the_DE0_CV_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                   ; cntr_jgb                                         ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|DE0_CV_QSYS_jtag_uart_scfifo_r:the_DE0_CV_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                         ; cntr_jgb                                         ; work         ;
;          |DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w|                                                            ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w                                                                                                                                                                                                                                                                      ; DE0_CV_QSYS_jtag_uart_scfifo_w                   ; DE0_CV_QSYS  ;
;             |scfifo:wfifo|                                                                                                              ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                         ; scfifo                                           ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                              ; scfifo_3291                                      ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                         ; a_dpfifo_5771                                    ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                 ; a_fefifo_7cf                                     ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                            ; cntr_vg7                                         ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                 ; altsyncram_7pu1                                  ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                   ; cntr_jgb                                         ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                         ; cntr_jgb                                         ; work         ;
;          |alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic|                                                                    ; 33 (33)             ; 60 (60)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                                              ; alt_jtag_atlantic                                ; work         ;
;       |DE0_CV_QSYS_key:key|                                                                                                             ; 11 (11)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_key:key                                                                                                                                                                                                                                                                                                                                                    ; DE0_CV_QSYS_key                                  ; DE0_CV_QSYS  ;
;       |DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|                                                                                 ; 495 (0)             ; 304 (0)                   ; 128               ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                        ; DE0_CV_QSYS_mm_interconnect_0                    ; DE0_CV_QSYS  ;
;          |DE0_CV_QSYS_mm_interconnect_0_cmd_demux:cmd_demux|                                                                            ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                      ; DE0_CV_QSYS_mm_interconnect_0_cmd_demux          ; DE0_CV_QSYS  ;
;          |DE0_CV_QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                    ; 13 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                              ; DE0_CV_QSYS_mm_interconnect_0_cmd_demux_001      ; DE0_CV_QSYS  ;
;          |DE0_CV_QSYS_mm_interconnect_0_cmd_mux:cmd_mux_001|                                                                            ; 58 (54)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                                                      ; DE0_CV_QSYS_mm_interconnect_0_cmd_mux            ; DE0_CV_QSYS  ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                         ; altera_merlin_arbitrator                         ; DE0_CV_QSYS  ;
;          |DE0_CV_QSYS_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                ; 53 (49)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                          ; DE0_CV_QSYS_mm_interconnect_0_cmd_mux            ; DE0_CV_QSYS  ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                             ; altera_merlin_arbitrator                         ; DE0_CV_QSYS  ;
;          |DE0_CV_QSYS_mm_interconnect_0_router:router|                                                                                  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                            ; DE0_CV_QSYS_mm_interconnect_0_router             ; DE0_CV_QSYS  ;
;          |DE0_CV_QSYS_mm_interconnect_0_router_001:router_001|                                                                          ; 17 (17)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                    ; DE0_CV_QSYS_mm_interconnect_0_router_001         ; DE0_CV_QSYS  ;
;          |DE0_CV_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_001|                                                                        ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                                                                                                                  ; DE0_CV_QSYS_mm_interconnect_0_rsp_demux          ; DE0_CV_QSYS  ;
;          |DE0_CV_QSYS_mm_interconnect_0_rsp_demux:rsp_demux|                                                                            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                      ; DE0_CV_QSYS_mm_interconnect_0_rsp_demux          ; DE0_CV_QSYS  ;
;          |DE0_CV_QSYS_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                          ; DE0_CV_QSYS_mm_interconnect_0_rsp_mux            ; DE0_CV_QSYS  ;
;          |DE0_CV_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                        ; 87 (87)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                  ; DE0_CV_QSYS_mm_interconnect_0_rsp_mux_001        ; DE0_CV_QSYS  ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                             ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                            ; DE0_CV_QSYS  ;
;          |altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|                                                                                  ; 5 (5)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                            ; DE0_CV_QSYS  ;
;          |altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|                                                            ; 7 (7)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                            ; DE0_CV_QSYS  ;
;          |altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|                                                                       ; 7 (7)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                            ; DE0_CV_QSYS  ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|                                                                              ; 15 (15)             ; 26 (26)                   ; 128               ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                            ; DE0_CV_QSYS  ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                   ; altsyncram                                       ; work         ;
;                |altsyncram_40n1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated                                                                                                                                                                                                                    ; altsyncram_40n1                                  ; work         ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                                                                ; 30 (30)             ; 48 (48)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                            ; DE0_CV_QSYS  ;
;          |altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|                                                                ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                            ; DE0_CV_QSYS  ;
;          |altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|                                                                                ; 5 (5)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                            ; DE0_CV_QSYS  ;
;          |altera_merlin_master_agent:nios2_qsys_data_master_agent|                                                                      ; 5 (5)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_data_master_agent                                                                                                                                                                                                                                                                ; altera_merlin_master_agent                       ; DE0_CV_QSYS  ;
;          |altera_merlin_master_agent:nios2_qsys_instruction_master_agent|                                                               ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_instruction_master_agent                                                                                                                                                                                                                                                         ; altera_merlin_master_agent                       ; DE0_CV_QSYS  ;
;          |altera_merlin_slave_agent:key_s1_agent|                                                                                       ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_agent                        ; DE0_CV_QSYS  ;
;          |altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_agent|                                                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_agent                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                        ; DE0_CV_QSYS  ;
;          |altera_merlin_slave_agent:onchip_memory2_s1_agent|                                                                            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent                                                                                                                                                                                                                                                                      ; altera_merlin_slave_agent                        ; DE0_CV_QSYS  ;
;          |altera_merlin_slave_agent:sdram_s1_agent|                                                                                     ; 12 (9)              ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                                                               ; altera_merlin_slave_agent                        ; DE0_CV_QSYS  ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                 ; altera_merlin_burst_uncompressor                 ; DE0_CV_QSYS  ;
;          |altera_merlin_slave_agent:timer_s1_agent|                                                                                     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent                                                                                                                                                                                                                                                                               ; altera_merlin_slave_agent                        ; DE0_CV_QSYS  ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                        ; 2 (2)               ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                                                  ; altera_merlin_slave_translator                   ; DE0_CV_QSYS  ;
;          |altera_merlin_slave_translator:key_s1_translator|                                                                             ; 7 (7)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator                                                                                                                                                                                                                                                                       ; altera_merlin_slave_translator                   ; DE0_CV_QSYS  ;
;          |altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator|                                                       ; 1 (1)               ; 34 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                   ; DE0_CV_QSYS  ;
;          |altera_merlin_slave_translator:onchip_memory2_s1_translator|                                                                  ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator                                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                   ; DE0_CV_QSYS  ;
;          |altera_merlin_slave_translator:sysid_qsys_control_slave_translator|                                                           ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                   ; DE0_CV_QSYS  ;
;          |altera_merlin_slave_translator:timer_s1_translator|                                                                           ; 7 (7)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator                                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                   ; DE0_CV_QSYS  ;
;          |altera_merlin_traffic_limiter:nios2_qsys_data_master_limiter|                                                                 ; 18 (18)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_data_master_limiter                                                                                                                                                                                                                                                           ; altera_merlin_traffic_limiter                    ; DE0_CV_QSYS  ;
;          |altera_merlin_traffic_limiter:nios2_qsys_instruction_master_limiter|                                                          ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_instruction_master_limiter                                                                                                                                                                                                                                                    ; altera_merlin_traffic_limiter                    ; DE0_CV_QSYS  ;
;          |altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|                                                                       ; 48 (48)             ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                                                                                                                                                                 ; altera_merlin_width_adapter                      ; DE0_CV_QSYS  ;
;          |altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|                                                                       ; 18 (18)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                                                                                                                                                                 ; altera_merlin_width_adapter                      ; DE0_CV_QSYS  ;
;       |DE0_CV_QSYS_nios2_qsys:nios2_qsys|                                                                                               ; 1547 (1366)         ; 1740 (1421)               ; 64832             ; 2          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys                                                                                                                                                                                                                                                                                                                                      ; DE0_CV_QSYS_nios2_qsys                           ; DE0_CV_QSYS  ;
;          |DE0_CV_QSYS_nios2_qsys_bht_module:DE0_CV_QSYS_nios2_qsys_bht|                                                                 ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_bht_module:DE0_CV_QSYS_nios2_qsys_bht                                                                                                                                                                                                                                                                         ; DE0_CV_QSYS_nios2_qsys_bht_module                ; DE0_CV_QSYS  ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_bht_module:DE0_CV_QSYS_nios2_qsys_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                                               ; altsyncram                                       ; work         ;
;                |altsyncram_csn1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_bht_module:DE0_CV_QSYS_nios2_qsys_bht|altsyncram:the_altsyncram|altsyncram_csn1:auto_generated                                                                                                                                                                                                                ; altsyncram_csn1                                  ; work         ;
;          |DE0_CV_QSYS_nios2_qsys_dc_data_module:DE0_CV_QSYS_nios2_qsys_dc_data|                                                         ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_dc_data_module:DE0_CV_QSYS_nios2_qsys_dc_data                                                                                                                                                                                                                                                                 ; DE0_CV_QSYS_nios2_qsys_dc_data_module            ; DE0_CV_QSYS  ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_dc_data_module:DE0_CV_QSYS_nios2_qsys_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                       ; altsyncram                                       ; work         ;
;                |altsyncram_40j1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_dc_data_module:DE0_CV_QSYS_nios2_qsys_dc_data|altsyncram:the_altsyncram|altsyncram_40j1:auto_generated                                                                                                                                                                                                        ; altsyncram_40j1                                  ; work         ;
;          |DE0_CV_QSYS_nios2_qsys_dc_tag_module:DE0_CV_QSYS_nios2_qsys_dc_tag|                                                           ; 0 (0)               ; 0 (0)                     ; 1344              ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_dc_tag_module:DE0_CV_QSYS_nios2_qsys_dc_tag                                                                                                                                                                                                                                                                   ; DE0_CV_QSYS_nios2_qsys_dc_tag_module             ; DE0_CV_QSYS  ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 1344              ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_dc_tag_module:DE0_CV_QSYS_nios2_qsys_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                         ; altsyncram                                       ; work         ;
;                |altsyncram_ugn1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1344              ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_dc_tag_module:DE0_CV_QSYS_nios2_qsys_dc_tag|altsyncram:the_altsyncram|altsyncram_ugn1:auto_generated                                                                                                                                                                                                          ; altsyncram_ugn1                                  ; work         ;
;          |DE0_CV_QSYS_nios2_qsys_dc_victim_module:DE0_CV_QSYS_nios2_qsys_dc_victim|                                                     ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_dc_victim_module:DE0_CV_QSYS_nios2_qsys_dc_victim                                                                                                                                                                                                                                                             ; DE0_CV_QSYS_nios2_qsys_dc_victim_module          ; DE0_CV_QSYS  ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_dc_victim_module:DE0_CV_QSYS_nios2_qsys_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                                                   ; altsyncram                                       ; work         ;
;                |altsyncram_baj1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_dc_victim_module:DE0_CV_QSYS_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated                                                                                                                                                                                                    ; altsyncram_baj1                                  ; work         ;
;          |DE0_CV_QSYS_nios2_qsys_ic_data_module:DE0_CV_QSYS_nios2_qsys_ic_data|                                                         ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_ic_data_module:DE0_CV_QSYS_nios2_qsys_ic_data                                                                                                                                                                                                                                                                 ; DE0_CV_QSYS_nios2_qsys_ic_data_module            ; DE0_CV_QSYS  ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_ic_data_module:DE0_CV_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                       ; altsyncram                                       ; work         ;
;                |altsyncram_spj1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_ic_data_module:DE0_CV_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated                                                                                                                                                                                                        ; altsyncram_spj1                                  ; work         ;
;          |DE0_CV_QSYS_nios2_qsys_ic_tag_module:DE0_CV_QSYS_nios2_qsys_ic_tag|                                                           ; 0 (0)               ; 0 (0)                     ; 3328              ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_ic_tag_module:DE0_CV_QSYS_nios2_qsys_ic_tag                                                                                                                                                                                                                                                                   ; DE0_CV_QSYS_nios2_qsys_ic_tag_module             ; DE0_CV_QSYS  ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 3328              ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_ic_tag_module:DE0_CV_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                         ; altsyncram                                       ; work         ;
;                |altsyncram_r8o1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 3328              ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_ic_tag_module:DE0_CV_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_r8o1:auto_generated                                                                                                                                                                                                          ; altsyncram_r8o1                                  ; work         ;
;          |DE0_CV_QSYS_nios2_qsys_mult_cell:the_DE0_CV_QSYS_nios2_qsys_mult_cell|                                                        ; 16 (16)             ; 48 (0)                    ; 0                 ; 2          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_mult_cell:the_DE0_CV_QSYS_nios2_qsys_mult_cell                                                                                                                                                                                                                                                                ; DE0_CV_QSYS_nios2_qsys_mult_cell                 ; DE0_CV_QSYS  ;
;             |altera_mult_add:the_altmult_add_part_1|                                                                                    ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_mult_cell:the_DE0_CV_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1                                                                                                                                                                                                                         ; altera_mult_add                                  ; work         ;
;                |altera_mult_add_ujt2:auto_generated|                                                                                    ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_mult_cell:the_DE0_CV_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated                                                                                                                                                                                     ; altera_mult_add_ujt2                             ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                            ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_mult_cell:the_DE0_CV_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                            ; altera_mult_add_rtl                              ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                                         ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_mult_cell:the_DE0_CV_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                   ; ama_multiplier_function                          ; work         ;
;                         |ama_register_function:multiplier_register_block_0|                                                             ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_mult_cell:the_DE0_CV_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                                 ; ama_register_function                            ; work         ;
;             |altera_mult_add:the_altmult_add_part_2|                                                                                    ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_mult_cell:the_DE0_CV_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2                                                                                                                                                                                                                         ; altera_mult_add                                  ; work         ;
;                |altera_mult_add_0kt2:auto_generated|                                                                                    ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_mult_cell:the_DE0_CV_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated                                                                                                                                                                                     ; altera_mult_add_0kt2                             ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                            ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_mult_cell:the_DE0_CV_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                            ; altera_mult_add_rtl                              ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                                         ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_mult_cell:the_DE0_CV_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                   ; ama_multiplier_function                          ; work         ;
;                         |ama_register_function:multiplier_register_block_0|                                                             ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_mult_cell:the_DE0_CV_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                                 ; ama_register_function                            ; work         ;
;          |DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|                                                        ; 165 (5)             ; 271 (80)                  ; 8192              ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci                                                                                                                                                                                                                                                                ; DE0_CV_QSYS_nios2_qsys_nios2_oci                 ; DE0_CV_QSYS  ;
;             |DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper|                     ; 63 (0)              ; 96 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper                                                                                                                                                          ; DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper ; DE0_CV_QSYS  ;
;                |DE0_CV_QSYS_nios2_qsys_jtag_debug_module_sysclk:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_sysclk|                    ; 6 (6)               ; 49 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_sysclk:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_sysclk                                                      ; DE0_CV_QSYS_nios2_qsys_jtag_debug_module_sysclk  ; DE0_CV_QSYS  ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_sysclk:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                          ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_sysclk:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                          ; work         ;
;                |DE0_CV_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_tck|                          ; 53 (53)             ; 47 (43)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_tck                                                            ; DE0_CV_QSYS_nios2_qsys_jtag_debug_module_tck     ; DE0_CV_QSYS  ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                          ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                          ; work         ;
;                |sld_virtual_jtag_basic:DE0_CV_QSYS_nios2_qsys_jtag_debug_module_phy|                                                    ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper|sld_virtual_jtag_basic:DE0_CV_QSYS_nios2_qsys_jtag_debug_module_phy                                                                                      ; sld_virtual_jtag_basic                           ; work         ;
;             |DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg|                                       ; 10 (10)             ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg                                                                                                                                                                            ; DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg          ; DE0_CV_QSYS  ;
;             |DE0_CV_QSYS_nios2_qsys_nios2_oci_break:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_break|                                         ; 2 (2)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_oci_break:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_break                                                                                                                                                                              ; DE0_CV_QSYS_nios2_qsys_nios2_oci_break           ; DE0_CV_QSYS  ;
;             |DE0_CV_QSYS_nios2_qsys_nios2_oci_debug:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_debug|                                         ; 6 (6)               ; 9 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_oci_debug:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_debug                                                                                                                                                                              ; DE0_CV_QSYS_nios2_qsys_nios2_oci_debug           ; DE0_CV_QSYS  ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                                                    ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_oci_debug:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                          ; altera_std_synchronizer                          ; work         ;
;             |DE0_CV_QSYS_nios2_qsys_nios2_ocimem:the_DE0_CV_QSYS_nios2_qsys_nios2_ocimem|                                               ; 79 (79)             ; 49 (49)                   ; 8192              ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_ocimem:the_DE0_CV_QSYS_nios2_qsys_nios2_ocimem                                                                                                                                                                                    ; DE0_CV_QSYS_nios2_qsys_nios2_ocimem              ; DE0_CV_QSYS  ;
;                |DE0_CV_QSYS_nios2_qsys_ociram_sp_ram_module:DE0_CV_QSYS_nios2_qsys_ociram_sp_ram|                                       ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_ocimem:the_DE0_CV_QSYS_nios2_qsys_nios2_ocimem|DE0_CV_QSYS_nios2_qsys_ociram_sp_ram_module:DE0_CV_QSYS_nios2_qsys_ociram_sp_ram                                                                                                   ; DE0_CV_QSYS_nios2_qsys_ociram_sp_ram_module      ; DE0_CV_QSYS  ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_ocimem:the_DE0_CV_QSYS_nios2_qsys_nios2_ocimem|DE0_CV_QSYS_nios2_qsys_ociram_sp_ram_module:DE0_CV_QSYS_nios2_qsys_ociram_sp_ram|altsyncram:the_altsyncram                                                                         ; altsyncram                                       ; work         ;
;                      |altsyncram_mkf1:auto_generated|                                                                                   ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_ocimem:the_DE0_CV_QSYS_nios2_qsys_nios2_ocimem|DE0_CV_QSYS_nios2_qsys_ociram_sp_ram_module:DE0_CV_QSYS_nios2_qsys_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_mkf1:auto_generated                                          ; altsyncram_mkf1                                  ; work         ;
;          |DE0_CV_QSYS_nios2_qsys_register_bank_a_module:DE0_CV_QSYS_nios2_qsys_register_bank_a|                                         ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_register_bank_a_module:DE0_CV_QSYS_nios2_qsys_register_bank_a                                                                                                                                                                                                                                                 ; DE0_CV_QSYS_nios2_qsys_register_bank_a_module    ; DE0_CV_QSYS  ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_register_bank_a_module:DE0_CV_QSYS_nios2_qsys_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                       ; altsyncram                                       ; work         ;
;                |altsyncram_can1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_register_bank_a_module:DE0_CV_QSYS_nios2_qsys_register_bank_a|altsyncram:the_altsyncram|altsyncram_can1:auto_generated                                                                                                                                                                                        ; altsyncram_can1                                  ; work         ;
;          |DE0_CV_QSYS_nios2_qsys_register_bank_b_module:DE0_CV_QSYS_nios2_qsys_register_bank_b|                                         ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_register_bank_b_module:DE0_CV_QSYS_nios2_qsys_register_bank_b                                                                                                                                                                                                                                                 ; DE0_CV_QSYS_nios2_qsys_register_bank_b_module    ; DE0_CV_QSYS  ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_register_bank_b_module:DE0_CV_QSYS_nios2_qsys_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                       ; altsyncram                                       ; work         ;
;                |altsyncram_dan1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_register_bank_b_module:DE0_CV_QSYS_nios2_qsys_register_bank_b|altsyncram:the_altsyncram|altsyncram_dan1:auto_generated                                                                                                                                                                                        ; altsyncram_dan1                                  ; work         ;
;       |DE0_CV_QSYS_onchip_memory2:onchip_memory2|                                                                                       ; 37 (0)              ; 2 (0)                     ; 1024000           ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_onchip_memory2:onchip_memory2                                                                                                                                                                                                                                                                                                                              ; DE0_CV_QSYS_onchip_memory2                       ; DE0_CV_QSYS  ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 37 (0)              ; 2 (0)                     ; 1024000           ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                    ; altsyncram                                       ; work         ;
;             |altsyncram_2jj1:auto_generated|                                                                                            ; 37 (0)              ; 2 (2)                     ; 1024000           ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_2jj1:auto_generated                                                                                                                                                                                                                                                                     ; altsyncram_2jj1                                  ; work         ;
;                |decode_8la:decode3|                                                                                                     ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_2jj1:auto_generated|decode_8la:decode3                                                                                                                                                                                                                                                  ; decode_8la                                       ; work         ;
;                |mux_5hb:mux2|                                                                                                           ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_2jj1:auto_generated|mux_5hb:mux2                                                                                                                                                                                                                                                        ; mux_5hb                                          ; work         ;
;       |DE0_CV_QSYS_pll:pll|                                                                                                             ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_pll:pll                                                                                                                                                                                                                                                                                                                                                    ; DE0_CV_QSYS_pll                                  ; DE0_CV_QSYS  ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_pll:pll|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                                            ; altera_pll                                       ; work         ;
;       |DE0_CV_QSYS_sdram:sdram|                                                                                                         ; 234 (180)           ; 252 (160)                 ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram                                                                                                                                                                                                                                                                                                                                                ; DE0_CV_QSYS_sdram                                ; DE0_CV_QSYS  ;
;          |DE0_CV_QSYS_sdram_input_efifo_module:the_DE0_CV_QSYS_sdram_input_efifo_module|                                                ; 54 (54)             ; 92 (92)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|DE0_CV_QSYS_sdram_input_efifo_module:the_DE0_CV_QSYS_sdram_input_efifo_module                                                                                                                                                                                                                                                                  ; DE0_CV_QSYS_sdram_input_efifo_module             ; DE0_CV_QSYS  ;
;       |DE0_CV_QSYS_timer:timer|                                                                                                         ; 108 (108)           ; 120 (120)                 ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_timer:timer                                                                                                                                                                                                                                                                                                                                                ; DE0_CV_QSYS_timer                                ; DE0_CV_QSYS  ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 6 (5)               ; 16 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                             ; altera_reset_controller                          ; DE0_CV_QSYS  ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                              ; altera_reset_synchronizer                        ; DE0_CV_QSYS  ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                  ; altera_reset_synchronizer                        ; DE0_CV_QSYS  ;
;       |altera_reset_controller:rst_controller_002|                                                                                      ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                                             ; altera_reset_controller                          ; DE0_CV_QSYS  ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                  ; altera_reset_synchronizer                        ; DE0_CV_QSYS  ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 6 (5)               ; 16 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                 ; altera_reset_controller                          ; DE0_CV_QSYS  ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                  ; altera_reset_synchronizer                        ; DE0_CV_QSYS  ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                      ; altera_reset_synchronizer                        ; DE0_CV_QSYS  ;
;    |pzdyqx:nabboc|                                                                                                                      ; 94 (0)              ; 72 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                                                                         ; pzdyqx                                           ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                    ; 94 (12)             ; 72 (9)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                                                            ; pzdyqx_impl                                      ; work         ;
;          |GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|                                                                ; 49 (24)             ; 28 (8)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1                                                                                                                                                                                                                                                                              ; GHVD5181                                         ; work         ;
;             |LQYT7093:MBPH5020|                                                                                                         ; 25 (25)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020                                                                                                                                                                                                                                                            ; LQYT7093                                         ; work         ;
;          |KIFI3548:TPOO7242|                                                                                                            ; 1 (1)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242                                                                                                                                                                                                                                                                                                                          ; KIFI3548                                         ; work         ;
;          |LQYT7093:LRYQ7721|                                                                                                            ; 18 (18)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721                                                                                                                                                                                                                                                                                                                          ; LQYT7093                                         ; work         ;
;          |PUDL0439:ESUL0435|                                                                                                            ; 14 (14)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435                                                                                                                                                                                                                                                                                                                          ; PUDL0439                                         ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 134 (1)             ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                      ; sld_hub                                          ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 133 (0)             ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                      ; alt_sld_fab_with_jtag_input                      ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 133 (0)             ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                   ; alt_sld_fab                                      ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 133 (1)             ; 91 (7)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                               ; alt_sld_fab_alt_sld_fab                          ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 132 (0)             ; 84 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                   ; alt_sld_fab_alt_sld_fab_sldfabric                ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 132 (93)            ; 84 (55)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                      ; sld_jtag_hub                                     ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 20 (20)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                              ; sld_rom_sr                                       ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_Nios_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                            ; sld_shadow_jsm                                   ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+----------------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                    ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+----------------------------------------------------+
; DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|DE0_CV_QSYS_jtag_uart_scfifo_r:the_DE0_CV_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                        ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                        ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ALTSYNCRAM                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128     ; None                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_bht_module:DE0_CV_QSYS_nios2_qsys_bht|altsyncram:the_altsyncram|altsyncram_csn1:auto_generated|ALTSYNCRAM                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512     ; DE0_CV_QSYS_nios2_qsys_bht_ram.mif                 ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_dc_data_module:DE0_CV_QSYS_nios2_qsys_dc_data|altsyncram:the_altsyncram|altsyncram_40j1:auto_generated|ALTSYNCRAM                                                                                                                                                               ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384   ; None                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_dc_tag_module:DE0_CV_QSYS_nios2_qsys_dc_tag|altsyncram:the_altsyncram|altsyncram_ugn1:auto_generated|ALTSYNCRAM                                                                                                                                                                 ; AUTO ; Simple Dual Port ; 64           ; 21           ; 64           ; 21           ; 1344    ; DE0_CV_QSYS_nios2_qsys_dc_tag_ram.mif              ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_dc_victim_module:DE0_CV_QSYS_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256     ; None                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_ic_data_module:DE0_CV_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ALTSYNCRAM                                                                                                                                                               ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768   ; None                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_ic_tag_module:DE0_CV_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_r8o1:auto_generated|ALTSYNCRAM                                                                                                                                                                 ; AUTO ; Simple Dual Port ; 128          ; 26           ; 128          ; 26           ; 3328    ; DE0_CV_QSYS_nios2_qsys_ic_tag_ram.mif              ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_ocimem:the_DE0_CV_QSYS_nios2_qsys_nios2_ocimem|DE0_CV_QSYS_nios2_qsys_ociram_sp_ram_module:DE0_CV_QSYS_nios2_qsys_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_mkf1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192    ; DE0_CV_QSYS_nios2_qsys_ociram_default_contents.mif ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_register_bank_a_module:DE0_CV_QSYS_nios2_qsys_register_bank_a|altsyncram:the_altsyncram|altsyncram_can1:auto_generated|ALTSYNCRAM                                                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; DE0_CV_QSYS_nios2_qsys_rf_ram_a.mif                ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_register_bank_b_module:DE0_CV_QSYS_nios2_qsys_register_bank_b|altsyncram:the_altsyncram|altsyncram_dan1:auto_generated|ALTSYNCRAM                                                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; DE0_CV_QSYS_nios2_qsys_rf_ram_b.mif                ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_2jj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                            ; AUTO ; Single Port      ; 32000        ; 32           ; --           ; --           ; 1024000 ; DE0_CV_QSYS_onchip_memory2.hex                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+----------------------------------------------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 2           ;
; Total number of DSP blocks      ; 2           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 2           ;
+---------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+------------------------------------+---------+--------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Vendor ; IP Core Name                       ; Version ; Release Date ; License Type  ; Entity Instance                                                                                                                                                                                                                                                                                                                                ; IP Include File  ;
+--------+------------------------------------+---------+--------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed      ; |DE0_CV_SDRAM_Nios_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                    ;                  ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed      ; |DE0_CV_SDRAM_Nios_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                ;                  ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed      ; |DE0_CV_SDRAM_Nios_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                                      ;                  ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed      ; |DE0_CV_SDRAM_Nios_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                    ;                  ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed      ; |DE0_CV_SDRAM_Nios_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                                      ;                  ;
; N/A    ; Qsys                               ; 14.0    ; N/A          ; N/A           ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0                                                                                                                                                                                                                                                                                                         ; DE0_CV_QSYS.qsys ;
; Altera ; altera_irq_mapper                  ; 14.0    ; N/A          ; N/A           ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_irq_mapper:irq_mapper                                                                                                                                                                                                                                                                       ; DE0_CV_QSYS.qsys ;
; Altera ; altera_avalon_jtag_uart            ; 14.0    ; N/A          ; N/A           ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                         ; DE0_CV_QSYS.qsys ;
; Altera ; altera_avalon_pio                  ; 14.0    ; N/A          ; N/A           ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_key:key                                                                                                                                                                                                                                                                                     ; DE0_CV_QSYS.qsys ;
; Altera ; altera_mm_interconnect             ; 14.0    ; N/A          ; N/A           ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                         ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 14.0    ; N/A          ; N/A           ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                       ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 14.0    ; N/A          ; N/A           ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                               ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_multiplexer          ; 14.0    ; N/A          ; N/A           ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                           ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_multiplexer          ; 14.0    ; N/A          ; N/A           ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                       ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_multiplexer          ; 14.0    ; N/A          ; N/A           ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                                                                   ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_multiplexer          ; 14.0    ; N/A          ; N/A           ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_003                                                                                                                                                                                                   ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_multiplexer          ; 14.0    ; N/A          ; N/A           ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_004                                                                                                                                                                                                   ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_multiplexer          ; 14.0    ; N/A          ; N/A           ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_005                                                                                                                                                                                                   ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_multiplexer          ; 14.0    ; N/A          ; N/A           ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_006                                                                                                                                                                                                   ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_slave_agent          ; 14.0    ; N/A          ; N/A           ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent                                                                                                                                                                                             ; DE0_CV_QSYS.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 14.0    ; N/A          ; N/A           ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                        ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_slave_translator     ; 14.0    ; N/A          ; N/A           ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                   ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_slave_agent          ; 14.0    ; N/A          ; N/A           ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent                                                                                                                                                                                                                  ; DE0_CV_QSYS.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 14.0    ; N/A          ; N/A           ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo                                                                                                                                                                                                             ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_slave_translator     ; 14.0    ; N/A          ; N/A           ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator                                                                                                                                                                                                        ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_master_agent         ; 14.0    ; N/A          ; N/A           ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_data_master_agent                                                                                                                                                                                                 ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_traffic_limiter      ; 14.0    ; N/A          ; N/A           ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_data_master_limiter                                                                                                                                                                                            ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_master_translator    ; 14.0    ; N/A          ; N/A           ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_data_master_translator                                                                                                                                                                                       ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_master_agent         ; 14.0    ; N/A          ; N/A           ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_instruction_master_agent                                                                                                                                                                                          ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_traffic_limiter      ; 14.0    ; N/A          ; N/A           ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_instruction_master_limiter                                                                                                                                                                                     ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_master_translator    ; 14.0    ; N/A          ; N/A           ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_instruction_master_translator                                                                                                                                                                                ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_slave_agent          ; 14.0    ; N/A          ; N/A           ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_agent                                                                                                                                                                                            ; DE0_CV_QSYS.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 14.0    ; N/A          ; N/A           ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo                                                                                                                                                                                       ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_slave_translator     ; 14.0    ; N/A          ; N/A           ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator                                                                                                                                                                                  ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_slave_agent          ; 14.0    ; N/A          ; N/A           ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent                                                                                                                                                                                                       ; DE0_CV_QSYS.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 14.0    ; N/A          ; N/A           ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo                                                                                                                                                                                                  ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_slave_translator     ; 14.0    ; N/A          ; N/A           ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator                                                                                                                                                                                             ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_router               ; 14.0    ; N/A          ; N/A           ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_router:router                                                                                                                                                                                                             ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_router               ; 14.0    ; N/A          ; N/A           ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                     ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_router               ; 14.0    ; N/A          ; N/A           ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                     ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_router               ; 14.0    ; N/A          ; N/A           ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_router_002:router_003                                                                                                                                                                                                     ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_router               ; 14.0    ; N/A          ; N/A           ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_router_004:router_004                                                                                                                                                                                                     ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_router               ; 14.0    ; N/A          ; N/A           ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_router_004:router_005                                                                                                                                                                                                     ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_router               ; 14.0    ; N/A          ; N/A           ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_router_004:router_006                                                                                                                                                                                                     ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_router               ; 14.0    ; N/A          ; N/A           ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_router_004:router_007                                                                                                                                                                                                     ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_router               ; 14.0    ; N/A          ; N/A           ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_router_008:router_008                                                                                                                                                                                                     ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 14.0    ; N/A          ; N/A           ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                       ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 14.0    ; N/A          ; N/A           ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                                                   ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 14.0    ; N/A          ; N/A           ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_rsp_demux_002:rsp_demux_002                                                                                                                                                                                               ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 14.0    ; N/A          ; N/A           ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_rsp_demux_002:rsp_demux_003                                                                                                                                                                                               ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 14.0    ; N/A          ; N/A           ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_rsp_demux_002:rsp_demux_004                                                                                                                                                                                               ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 14.0    ; N/A          ; N/A           ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_rsp_demux_002:rsp_demux_005                                                                                                                                                                                               ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 14.0    ; N/A          ; N/A           ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_rsp_demux_002:rsp_demux_006                                                                                                                                                                                               ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_multiplexer          ; 14.0    ; N/A          ; N/A           ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                           ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_multiplexer          ; 14.0    ; N/A          ; N/A           ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                   ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_slave_agent          ; 14.0    ; N/A          ; N/A           ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                ; DE0_CV_QSYS.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 14.0    ; N/A          ; N/A           ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                         ; DE0_CV_QSYS.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 14.0    ; N/A          ; N/A           ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                           ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_burst_adapter        ; 14.0    ; N/A          ; N/A           ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter                                                                                                                                                                                                      ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_width_adapter        ; 14.0    ; N/A          ; N/A           ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                                                                                                  ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_width_adapter        ; 14.0    ; N/A          ; N/A           ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                                                                                                  ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_slave_translator     ; 14.0    ; N/A          ; N/A           ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator                                                                                                                                                                                                      ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_slave_agent          ; 14.0    ; N/A          ; N/A           ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent                                                                                                                                                                                                ; DE0_CV_QSYS.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 14.0    ; N/A          ; N/A           ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo                                                                                                                                                                                           ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_slave_translator     ; 14.0    ; N/A          ; N/A           ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator                                                                                                                                                                                      ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_slave_agent          ; 14.0    ; N/A          ; N/A           ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent                                                                                                                                                                                                                ; DE0_CV_QSYS.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 14.0    ; N/A          ; N/A           ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo                                                                                                                                                                                                           ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_slave_translator     ; 14.0    ; N/A          ; N/A           ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator                                                                                                                                                                                                      ; DE0_CV_QSYS.qsys ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys                                                                                                                                                                                                                                                                       ;                  ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_bht_module:DE0_CV_QSYS_nios2_qsys_bht                                                                                                                                                                                                          ;                  ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_dc_data_module:DE0_CV_QSYS_nios2_qsys_dc_data                                                                                                                                                                                                  ;                  ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_dc_tag_module:DE0_CV_QSYS_nios2_qsys_dc_tag                                                                                                                                                                                                    ;                  ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_dc_victim_module:DE0_CV_QSYS_nios2_qsys_dc_victim                                                                                                                                                                                              ;                  ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_ic_data_module:DE0_CV_QSYS_nios2_qsys_ic_data                                                                                                                                                                                                  ;                  ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_ic_tag_module:DE0_CV_QSYS_nios2_qsys_ic_tag                                                                                                                                                                                                    ;                  ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_register_bank_a_module:DE0_CV_QSYS_nios2_qsys_register_bank_a                                                                                                                                                                                  ;                  ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_register_bank_b_module:DE0_CV_QSYS_nios2_qsys_register_bank_b                                                                                                                                                                                  ;                  ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci                                                                                                                                                                                                 ;                  ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg                                                                                                             ;                  ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_oci_break:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_break                                                                                                               ;                  ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_oci_dbrk:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_dbrk                                                                                                                 ;                  ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_oci_debug:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_debug                                                                                                               ;                  ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_oci_dtrace:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_dtrace                                                                                                             ;                  ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_oci_dtrace:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_dtrace|DE0_CV_QSYS_nios2_qsys_nios2_oci_td_mode:DE0_CV_QSYS_nios2_qsys_nios2_oci_trc_ctrl_td_mode                  ;                  ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo                                                                                                                 ;                  ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo|DE0_CV_QSYS_nios2_qsys_nios2_oci_compute_input_tm_cnt:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_compute_input_tm_cnt ;                  ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo|DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo_cnt_inc:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo_cnt_inc                 ;                  ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo|DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo_wrptr_inc:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo_wrptr_inc             ;                  ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_oci_im:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_im                                                                                                                     ;                  ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_oci_itrace:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_itrace                                                                                                             ;                  ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_oci_pib:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_pib                                                                                                                   ;                  ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_oci_xbrk:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_xbrk                                                                                                                 ;                  ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_ocimem:the_DE0_CV_QSYS_nios2_qsys_nios2_ocimem                                                                                                                     ;                  ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_ocimem:the_DE0_CV_QSYS_nios2_qsys_nios2_ocimem|DE0_CV_QSYS_nios2_qsys_ociram_sp_ram_module:DE0_CV_QSYS_nios2_qsys_ociram_sp_ram                                    ;                  ;
; Altera ; altera_avalon_onchip_memory2       ; 14.0    ; N/A          ; N/A           ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_onchip_memory2:onchip_memory2                                                                                                                                                                                                                                                               ; DE0_CV_QSYS.qsys ;
; Altera ; altera_pll                         ; 14.0    ; N/A          ; N/A           ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_pll:pll                                                                                                                                                                                                                                                                                     ; DE0_CV_QSYS.qsys ;
; Altera ; altera_reset_controller            ; 14.0    ; N/A          ; N/A           ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                  ; DE0_CV_QSYS.qsys ;
; Altera ; altera_reset_controller            ; 14.0    ; N/A          ; N/A           ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                              ; DE0_CV_QSYS.qsys ;
; Altera ; altera_reset_controller            ; 14.0    ; N/A          ; N/A           ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                              ; DE0_CV_QSYS.qsys ;
; Altera ; altera_avalon_new_sdram_controller ; 14.0    ; N/A          ; N/A           ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram                                                                                                                                                                                                                                                                                 ; DE0_CV_QSYS.qsys ;
; Altera ; altera_avalon_sysid_qsys           ; 14.0    ; N/A          ; N/A           ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_sysid_qsys:sysid_qsys                                                                                                                                                                                                                                                                       ; DE0_CV_QSYS.qsys ;
; Altera ; altera_avalon_timer                ; 14.0    ; N/A          ; N/A           ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_timer:timer                                                                                                                                                                                                                                                                                 ; DE0_CV_QSYS.qsys ;
+--------+------------------------------------+---------+--------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
OpenCore Plus Hardware Evaluation feature is turned on for all cores in the design.


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|m_next        ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|m_state                                                                                                                ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------+
; State Machine - |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|i_next ;
+------------+------------+------------+------------+-----------------------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000                        ;
+------------+------------+------------+------------+-----------------------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                                 ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                                 ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                                 ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                                 ;
+------------+------------+------------+------------+-----------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|i_state          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                                  ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                                           ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                                           ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                                           ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                           ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                           ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                           ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                 ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_oci_debug:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                          ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_sysclk:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_sysclk:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_oci_debug:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_sysclk:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_sysclk:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Total number of protected registers is 55                                                                                                                                                                                                                                                                                                                                                     ;                                                                  ;                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                         ; Reason for Removal                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_mux:cmd_mux_001|locked[0,1]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_mux:cmd_mux|locked[0,1]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_chipselect_pre                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_chipselect_pre                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[0..2,4..6,13,15,17,18,20,23..25,27,29,31]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator|av_chipselect_pre                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|i_addr[4,5]                                                                                                                                                                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_key:key|readdata[4..31]                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[3..31]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[3..31]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|E_iw_corrupt                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_oci_im:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_im|trc_im_addr[0..6]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_oci_im:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_im|trc_wrap                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_oci_dbrk:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_dbrk|dbrk_goto1                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_oci_dbrk:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_dbrk|dbrk_break_pulse                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_oci_dbrk:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_dbrk|dbrk_goto0                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_oci_xbrk:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_xbrk|xbrk_break                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_oci_xbrk:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_xbrk|E_xbrk_goto0                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_oci_xbrk:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_xbrk|E_xbrk_goto1                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_oci_xbrk:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_xbrk|M_xbrk_goto0                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_oci_xbrk:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_xbrk|M_xbrk_goto1                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_instruction_master_limiter|last_dest_id[2]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][71]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][71]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][71]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][71]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][71]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][70]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][70]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][70]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][70]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][70]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][69]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][69]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][69]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][69]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][69]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[4..31]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_endofpacket                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[0..15]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_address_field[1]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_last_field[32]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[0]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][71]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][70]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][69]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[4]                                                                                                             ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[5]                                                                                                             ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[5]                                                                                                             ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[6]                                                                                                             ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[6]                                                                                                             ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[7]                                                                                                             ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[7]                                                                                                             ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[8]                                                                                                             ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[8]                                                                                                             ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[9]                                                                                                             ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[9]                                                                                                             ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[10]                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[10]                                                                                                            ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[11]                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[11]                                                                                                            ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[12]                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[12]                                                                                                            ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[13]                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[13]                                                                                                            ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[14]                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[14]                                                                                                            ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[15]                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[15]                                                                                                            ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[16]                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[16]                                                                                                            ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[17]                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[17]                                                                                                            ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[18]                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[18]                                                                                                            ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[19]                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[19]                                                                                                            ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[20]                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[20]                                                                                                            ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[21]                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[21]                                                                                                            ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[22]                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[22]                                                                                                            ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[23]                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[23]                                                                                                            ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[24]                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[24]                                                                                                            ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[25]                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[25]                                                                                                            ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[26]                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[26]                                                                                                            ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[27]                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[27]                                                                                                            ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[28]                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[28]                                                                                                            ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[29]                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[29]                                                                                                            ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[30]                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[30]                                                                                                            ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[31]                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[31]                                                                                                            ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[3]                                                                                                             ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[2]                                                                                                                                                                                                   ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                                   ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_instruction_master_limiter|last_channel[1]                                                                                                                                                                                    ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_instruction_master_limiter|last_dest_id[0]                                                                                                                                                                                    ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][62]                                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][56]                                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][54]                                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][48]                                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][59]                                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][58]                                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][55]                                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                 ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                 ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                 ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                 ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                 ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                            ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                            ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                            ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                              ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                              ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                      ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                     ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                      ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                      ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                      ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                      ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                           ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                          ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                           ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                           ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                           ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                           ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[3,7..12,14,16,19,21,22,26,28]                                                                                                                                                       ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[30]                                                                                                                                                                                 ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|i_addr[0..3,6..11]                                                                                                                                                                                                                                                                             ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|i_addr[12]                                                                                                                                                                                                                                                                                     ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                           ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                           ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                           ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                           ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                      ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                      ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                      ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                      ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][48]                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][48]                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][48]                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][48]                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][48]                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                           ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                          ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                      ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                     ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                              ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                              ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                            ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                            ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                            ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                 ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                 ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                 ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                 ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                 ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][48]                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][48]                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][48]                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][48]                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][48]                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|D_ctrl_jmp_direct                                                                                                                                                                                                                                                                    ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|D_ctrl_a_not_src                                                                                                                                                                                                                                                                     ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|D_ctrl_b_not_src                                                                                                                                                                                                                                                                     ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|D_ctrl_b_is_dst                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][54]                                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][48]                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][56]                                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][48]                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][62]                                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][48]                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][85]                                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][48]                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][87]                                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][48]                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][57]                                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][55]                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][58]                                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][55]                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][59]                                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][55]                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][86]                                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][55]                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][54]                                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][48]                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][56]                                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][48]                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][62]                                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][48]                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][85]                                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][48]                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][87]                                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][48]                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][57]                                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][55]                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][58]                                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][55]                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][59]                                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][55]                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][86]                                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][55]                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][54]                                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][48]                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][56]                                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][48]                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][62]                                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][48]                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][85]                                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][48]                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][87]                                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][48]                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][57]                                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][55]                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][58]                                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][55]                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][59]                                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][55]                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][86]                                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][55]                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][54]                                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][48]                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][56]                                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][48]                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][62]                                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][48]                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][85]                                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][48]                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][87]                                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][48]                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][57]                                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][55]                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][58]                                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][55]                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][59]                                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][55]                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][86]                                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][55]                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][54]                                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][48]                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][56]                                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][48]                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][62]                                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][48]                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][85]                                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][48]                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][87]                                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][48]                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][57]                                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][55]                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][58]                                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][55]                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][59]                                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][55]                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][86]                                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][55]                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][61]                                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][60]                                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                  ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                  ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                             ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                             ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                       ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                            ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[0]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_oci_break:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_break|trigger_state                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][61]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][48]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][61]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][48]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][61]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][48]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][61]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][48]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][61]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][48]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][48]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][48]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][18]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][18]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][18]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][18]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][18]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][18]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][18]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_oci_dbrk:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_dbrk|dbrk_break                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_oci_break:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_break|trigbrktype                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][60]                                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][55]                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][60]                                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][55]                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][60]                                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][55]                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][60]                                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][55]                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][60]                                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][55]                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|m_next~9                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|m_next~10                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|m_next~13                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|m_next~14                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|m_next~16                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|i_next~4                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|i_next~5                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|i_next~6                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|i_state~14                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|i_state~15                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|i_state~16                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_tck|DRsize.011 ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_tck|DRsize.001 ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][47]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][42]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][41]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][40]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][39]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][38]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][37]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][36]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][35]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][34]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][33]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][32]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][31]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][30]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][29]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][28]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][27]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][26]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][25]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][24]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][23]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][22]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][21]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][20]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[29]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][47]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[28]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[27]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[26]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][42]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][41]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][40]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][39]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][38]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][37]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][36]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][35]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][34]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][33]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][32]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][31]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][30]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][29]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][28]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][27]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][26]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][25]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][24]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][23]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][22]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][21]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][20]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][47]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][42]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][41]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][40]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][39]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][38]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][37]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][36]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][35]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][34]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][33]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][32]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][31]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][30]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][29]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][28]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][27]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][26]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][25]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][24]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][23]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][22]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][21]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][20]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][47]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][42]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][41]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][40]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][39]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][38]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][37]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][36]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][35]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][34]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][33]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][32]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][31]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][30]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][29]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][28]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][27]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][26]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][25]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][24]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][23]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][22]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][21]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][20]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][47]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][42]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][41]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][40]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][39]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][38]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][37]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][36]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][35]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][34]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][33]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][32]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][31]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][30]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][29]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][28]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][27]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][26]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][25]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][24]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][23]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][22]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][21]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][20]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][47]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][42]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][41]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][40]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][39]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][38]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][37]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][36]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][35]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][34]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][33]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][32]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][31]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][30]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][29]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][28]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][27]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][26]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][25]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][24]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][23]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][22]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][21]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][20]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][47]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][42]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][41]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][40]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][39]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][38]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][37]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][36]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][35]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][34]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][33]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][32]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][31]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][30]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][29]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][28]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][27]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][26]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][25]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][24]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][23]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][22]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][21]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][20]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][47]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][46]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][45]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][44]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][43]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][42]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][41]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][40]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][39]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][38]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][36]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][35]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][34]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][33]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][32]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][31]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][30]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][29]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][28]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][27]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][26]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][25]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][24]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][23]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][22]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][21]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2..29]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                       ;
; Total Number of Removed Registers = 800                                                                                                                                                                                                                                                                                               ;                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                       ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                         ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][47],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][42],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][41],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][40],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][39],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][38],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][37],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][36],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][35],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][34],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][33],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][32],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][31],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][30],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][29],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][28],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][27],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][26],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][25],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][24],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][23],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][22],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][21],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][20],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[29],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][47],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[28],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[27],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[26],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][42],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][41],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][40],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][39],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][38],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][37],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][36],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][35],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][34],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][33],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][32],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][31],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][30],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][29],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][28],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][27],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][26],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][25],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][24],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][23],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][22],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][21],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][20],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][47],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][42],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][41],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][40],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][39],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][38],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][37],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][36],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][35],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][34],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][33],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][32],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][31],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][30],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][29],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][28],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][27],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][26],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][25],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][24],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][23],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][22],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][21],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][20],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][47],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][42],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][41],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][40],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][39],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][38],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][37],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][36],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][35],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][34],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][33],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][32],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][31],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][30],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][29],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][28],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][27],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][26],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][25],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][24],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][23],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][22],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][21],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][20],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][47],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][42],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][41],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][40],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][39],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][38],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][37],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][36],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][35],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][34],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][33],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][32],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][31],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][30],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][29],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][28],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][27],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][26],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][25],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][24],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][23],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][22],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][21],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][20],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][47],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][42],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][41],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][40],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][39],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][38],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][37],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][36],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][35],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][34],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][33],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][32],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][31],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][30],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][29],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][28],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][27],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][26],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][25],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][24],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][23],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][22],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][21],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][20],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][47],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][42],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][41],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][40],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][39],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][38],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][37],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][36],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][35],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][34],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][33],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][32],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][31],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][30],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][29],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][28],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][27],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][26],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][25],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][24],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][23],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][22],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][21],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][20],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][47],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][46],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][45],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][44],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][43],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][42],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][41],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][40],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][39],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][38],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][36],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][35],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][34],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][33],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][32],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][31],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][30],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][29],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][28],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][27],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][26],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][25],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][24],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][23],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][22],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][21],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][20],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                                                                                                              ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                                                                    ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[15],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[12],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[11],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[10],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[9],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[8],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[7],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[6],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[5],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[4],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[3],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[2],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[1],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[0],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_last_field[32],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[0],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][61],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][48],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][61],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][48],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][61],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][48],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][61],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][48],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][61],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][48],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][61],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][48],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][61],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][48],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][18],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][18],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][18],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][18],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][18],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][18],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][18]                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                             ; Lost Fanouts                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][71],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][71],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][71],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][71],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][71],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][71],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][71]                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                             ; Lost Fanouts                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][70],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][70],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][70],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][70],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][70],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][70],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][70]                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                             ; Lost Fanouts                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][69],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][69],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][69],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][69],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][69],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][69],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][69]                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                           ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                     ; due to stuck port clock_enable ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[29]                                                                                                                                           ; Lost Fanouts                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[28],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24]                                                                                                                                             ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_oci_dbrk:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_dbrk|dbrk_break_pulse                                                                                                             ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_oci_dbrk:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_dbrk|dbrk_break,                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_oci_break:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_break|trigbrktype                                                                                                                  ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_oci_xbrk:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_xbrk|xbrk_break                                                                                                                   ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_oci_xbrk:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_xbrk|M_xbrk_goto0,                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_oci_xbrk:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_xbrk|M_xbrk_goto1                                                                                                                   ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                               ; Lost Fanouts                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][89],                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                             ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                          ; Lost Fanouts                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][89],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                        ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                             ; Lost Fanouts                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][89],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                             ; Lost Fanouts                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][89],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                    ; Lost Fanouts                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][69],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                  ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                         ; Lost Fanouts                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[1][69],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_key:key|readdata[19]                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_key:key|readdata[18]                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_key:key|readdata[17]                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_key:key|readdata[16]                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_key:key|readdata[15]                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_key:key|readdata[14]                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_key:key|readdata[13]                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_key:key|readdata[12]                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_key:key|readdata[11]                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_key:key|readdata[10]                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_key:key|readdata[9]                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_key:key|readdata[8]                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_key:key|readdata[7]                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_key:key|readdata[6]                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_key:key|readdata[5]                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_key:key|readdata[4]                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[31]                                                                                                                                                                                                                                                           ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[31]                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[30]                                                                                                                                                                                                                                                           ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[30]                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[29]                                                                                                                                                                                                                                                           ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[29]                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[28]                                                                                                                                                                                                                                                           ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[28]                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[27]                                                                                                                                                                                                                                                           ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[27]                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[26]                                                                                                                                                                                                                                                           ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[26]                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[25]                                                                                                                                                                                                                                                           ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[25]                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[23]                                                                                                                                                                                                                                                           ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[23]                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[22]                                                                                                                                                                                                                                                           ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[22]                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[21]                                                                                                                                                                                                                                                           ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[21]                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[20]                                                                                                                                                                                                                                                           ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[20]                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[19]                                                                                                                                                                                                                                                           ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[19]                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[18]                                                                                                                                                                                                                                                           ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[18]                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[17]                                                                                                                                                                                                                                                           ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[17]                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[16]                                                                                                                                                                                                                                                           ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[16]                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[15]                                                                                                                                                                                                                                                           ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[15]                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[14]                                                                                                                                                                                                                                                           ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[14]                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[13]                                                                                                                                                                                                                                                           ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[13]                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[24]                                                                                                                                                                                                                                                           ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[24]                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[11]                                                                                                                                                                                                                                                           ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[11]                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[10]                                                                                                                                                                                                                                                           ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[10]                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[9]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[9]                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[8]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[8]                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[7]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[7]                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[6]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[6]                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[5]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[5]                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[4]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[4]                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[3]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[3]                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                        ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_oci_dbrk:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_dbrk|dbrk_goto1                                                                                                                   ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_oci_break:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_break|trigger_state                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[12]                                                                                                                                                                                                                                                           ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[12]                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_key:key|readdata[31]                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_key:key|readdata[30]                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_key:key|readdata[29]                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_key:key|readdata[28]                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_key:key|readdata[27]                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                               ; Lost Fanouts                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                 ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                               ; Lost Fanouts                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                 ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_key:key|readdata[26]                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                          ; Lost Fanouts                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                          ; Lost Fanouts                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_key:key|readdata[25]                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_key:key|readdata[24]                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                             ; Lost Fanouts                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_key:key|readdata[23]                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                             ; Lost Fanouts                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                             ; Lost Fanouts                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_key:key|readdata[22]                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_key:key|readdata[21]                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[0]                                                                                                                                                                                                ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                               ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                          ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                             ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                             ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                             ; Lost Fanouts                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                         ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_key:key|readdata[20]                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                            ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                            ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                         ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                              ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                        ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                   ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                                  ; Stuck at VCC                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                              ; Stuck at VCC                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_tck|DRsize~3 ; Lost Fanouts                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_tck|DRsize.101 ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                    ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2749  ;
; Number of registers using Synchronous Clear  ; 335   ;
; Number of registers using Synchronous Load   ; 462   ;
; Number of registers using Asynchronous Clear ; 2202  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1800  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|m_cmd[1]                                                                                                                                                                                                                                                                                 ; 2       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|m_cmd[3]                                                                                                                                                                                                                                                                                 ; 1       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|m_cmd[2]                                                                                                                                                                                                                                                                                 ; 2       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|m_cmd[0]                                                                                                                                                                                                                                                                                 ; 2       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|i_addr[12]                                                                                                                                                                                                                                                                               ; 11      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                                                                                 ; 2       ;
; DE0_CV_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                    ; 2       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                                                                 ; 2       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                                                                                 ; 2       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|i_cmd[0]                                                                                                                                                                                                                                                                                 ; 2       ;
; DE0_CV_QSYS:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[1]                                                                                                                                                                                                                                                   ; 1       ;
; DE0_CV_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                     ; 1       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|refresh_counter[8]                                                                                                                                                                                                                                                                       ; 2       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|refresh_counter[2]                                                                                                                                                                                                                                                                       ; 2       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|refresh_counter[13]                                                                                                                                                                                                                                                                      ; 2       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|refresh_counter[12]                                                                                                                                                                                                                                                                      ; 2       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|refresh_counter[10]                                                                                                                                                                                                                                                                      ; 2       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|refresh_counter[9]                                                                                                                                                                                                                                                                       ; 2       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|refresh_counter[7]                                                                                                                                                                                                                                                                       ; 2       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|refresh_counter[6]                                                                                                                                                                                                                                                                       ; 2       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|refresh_counter[4]                                                                                                                                                                                                                                                                       ; 2       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|refresh_counter[3]                                                                                                                                                                                                                                                                       ; 2       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                               ; 11      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|waitrequest_reset_override                                                                                                                                                                                    ; 4       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|waitrequest_reset_override                                                                                                                                                                    ; 3       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|waitrequest_reset_override                                                                                                                                                                                      ; 4       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                                                                                                                                   ; 9       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator|waitrequest_reset_override                                                                                                                                                                           ; 4       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_data_master_agent|hold_waitrequest                                                                                                                                                                                         ; 1       ;
; DE0_CV_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                ; 1       ;
; DE0_CV_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                ; 4       ;
; DE0_CV_QSYS:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[2]                                                                                                                                                                                                                                                   ; 2       ;
; DE0_CV_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                     ; 1       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|hbreak_enabled                                                                                                                                                                                                                                                                 ; 7       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|t_dav                                                                                                                                                                                                                                                                            ; 3       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|M_pipe_flush                                                                                                                                                                                                                                                                   ; 42      ;
; DE0_CV_QSYS:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                       ; 1       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                               ; 2       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                   ; 2       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                 ; 1       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator|waitrequest_reset_override                                                                                                                                                                ; 1       ;
; DE0_CV_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                ; 1       ;
; DE0_CV_QSYS:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[3]                                                                                                                                                                                                                                                   ; 1       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic|rst2                                                                                                                                                                                                                   ; 3       ;
; DE0_CV_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                    ; 1       ;
; DE0_CV_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                    ; 4       ;
; DE0_CV_QSYS:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                       ; 2       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_instruction_master_agent|hold_waitrequest                                                                                                                                                                                  ; 2       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                                                                                            ; 2       ;
; DE0_CV_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                ; 1       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                   ; 1       ;
; DE0_CV_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                    ; 1       ;
; DE0_CV_QSYS:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                       ; 1       ;
; DE0_CV_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                    ; 1       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[0]                                                                                                       ; 2       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[1]                                                                                                       ; 2       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[2]                                                                                                       ; 2       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|ic_tag_clr_valid_bits                                                                                                                                                                                                                                                          ; 1       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|M_pipe_flush_waddr[27]                                                                                                                                                                                                                                                         ; 1       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|M_pipe_flush_waddr[15]                                                                                                                                                                                                                                                         ; 1       ;
; DE0_CV_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                    ; 1       ;
; DE0_CV_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                     ; 1       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_timer:timer|internal_counter[7]                                                                                                                                                                                                                                                                      ; 3       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_timer:timer|internal_counter[17]                                                                                                                                                                                                                                                                     ; 3       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_timer:timer|internal_counter[13]                                                                                                                                                                                                                                                                     ; 3       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_timer:timer|internal_counter[11]                                                                                                                                                                                                                                                                     ; 3       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_timer:timer|internal_counter[10]                                                                                                                                                                                                                                                                     ; 3       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_timer:timer|internal_counter[9]                                                                                                                                                                                                                                                                      ; 3       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_timer:timer|internal_counter[4]                                                                                                                                                                                                                                                                      ; 3       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_timer:timer|internal_counter[2]                                                                                                                                                                                                                                                                      ; 3       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_timer:timer|internal_counter[1]                                                                                                                                                                                                                                                                      ; 3       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_timer:timer|internal_counter[0]                                                                                                                                                                                                                                                                      ; 3       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|clr_break_line                                                                                                                                                                                                                                                                 ; 4       ;
; DE0_CV_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                        ; 1       ;
; DE0_CV_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                     ; 1       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_timer:timer|period_l_register[7]                                                                                                                                                                                                                                                                     ; 2       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_timer:timer|period_h_register[1]                                                                                                                                                                                                                                                                     ; 2       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_timer:timer|period_l_register[13]                                                                                                                                                                                                                                                                    ; 2       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_timer:timer|period_l_register[11]                                                                                                                                                                                                                                                                    ; 2       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_timer:timer|period_l_register[10]                                                                                                                                                                                                                                                                    ; 2       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_timer:timer|period_l_register[9]                                                                                                                                                                                                                                                                     ; 2       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_timer:timer|period_l_register[4]                                                                                                                                                                                                                                                                     ; 2       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_timer:timer|period_l_register[2]                                                                                                                                                                                                                                                                     ; 2       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_timer:timer|period_l_register[1]                                                                                                                                                                                                                                                                     ; 2       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_timer:timer|period_l_register[0]                                                                                                                                                                                                                                                                     ; 2       ;
; DE0_CV_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                         ; 1       ;
; DE0_CV_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                         ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 89                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                                              ; Megafunction                                                                                                             ; Type ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------+
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[0..15] ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem_rtl_0 ; RAM  ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]                                                                                                                                                                                                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                        ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[0]                                                                                                                                                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|d_byteenable[3]~reg0                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; Yes        ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|d_address_tag_field[17]                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|A_slow_inst_result[4]                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|A_slow_inst_result[11]                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|D_iw[18]                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|D_iw[7]                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|A_inst_result[0]                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 29 bits   ; 58 LEs        ; 0 LEs                ; 58 LEs                 ; Yes        ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|A_inst_result[13]                                                                                                                                                                                                                                                                                       ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|M_rot_mask[5]                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|M_st_data[28]                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|E_src2[13]                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|ic_fill_ap_cnt[1]                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|ic_fill_ap_offset[1]                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|A_dc_rd_data_cnt[0]                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|A_dc_rd_addr_cnt[3]                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|d_writedata[14]~reg0                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[2]                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_ocimem:the_DE0_CV_QSYS_nios2_qsys_nios2_ocimem|MonDReg[30]                                                                                                                                           ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_ocimem:the_DE0_CV_QSYS_nios2_qsys_nios2_ocimem|MonDReg[2]                                                                                                                                            ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_ocimem:the_DE0_CV_QSYS_nios2_qsys_nios2_ocimem|MonAReg[9]                                                                                                                                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_oci_break:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_break|break_readreg[18]                                                                                                                               ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; Yes        ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[1]                                                                                                                                                                                                                                                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|ic_tag_wraddress[0]                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|ic_tag_wraddress[3]                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|readdata[1]                                                                                                                                                                                                                       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_tck|sr[36]                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_tck|sr[33]                        ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_tck|sr[6]                         ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_tck|sr[32]                        ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                     ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                     ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|d_address_offset_field[2]                                                                                                                                                                                                                                                                               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|M_mem_byte_en[2]                                                                                                                                                                                                                                                                                        ;
; 5:1                ; 15 bits   ; 45 LEs        ; 30 LEs               ; 15 LEs                 ; Yes        ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|E_src2[30]                                                                                                                                                                                                                                                                                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|DE0_CV_QSYS_sdram_input_efifo_module:the_DE0_CV_QSYS_sdram_input_efifo_module|entries[0]                                                                                                                                                                                                                          ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|i_count[2]                                                                                                                                                                                                                                                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|m_dqm[0]                                                                                                                                                                                                                                                                                                          ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|E_src1[5]                                                                                                                                                                                                                                                                                               ;
; 6:1                ; 26 bits   ; 104 LEs       ; 52 LEs               ; 52 LEs                 ; Yes        ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|M_pipe_flush_waddr[3]                                                                                                                                                                                                                                                                                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|F_pc[26]                                                                                                                                                                                                                                                                                                ;
; 6:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|F_pc[11]                                                                                                                                                                                                                                                                                                ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|m_addr[10]                                                                                                                                                                                                                                                                                                        ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|m_addr[5]                                                                                                                                                                                                                                                                                                         ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|m_addr[9]                                                                                                                                                                                                                                                                                                         ;
; 7:1                ; 44 bits   ; 176 LEs       ; 0 LEs                ; 176 LEs                ; Yes        ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|active_addr[13]                                                                                                                                                                                                                                                                                                   ;
; 13:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|m_count[2]                                                                                                                                                                                                                                                                                                        ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|m_data[6]                                                                                                                                                                                                                                                                                                         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|M_pipe_flush_waddr[27]                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|F_iw[4]                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|F_iw[14]                                                                                                                                                                                                                                                                                                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|M_rot[29]                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|dc_data_rd_port_addr[1]                                                                                                                                                                                                                                                                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_2jj1:auto_generated|mux_5hb:mux2|l2_w15_n0_mux_dataout                                                                                                                                                                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|dc_data_wr_port_addr[0]                                                                                                                                                                                                                                                                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|E_rot_step1[0]                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_router_001:router_001|src_channel[3]                                                                                                                                                                                                                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|E_logic_result[18]                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|D_dst_regnum[3]                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|dc_data_wr_port_data[0]                                                                                                                                                                                                                                                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|dc_data_wr_port_data[21]                                                                                                                                                                                                                                                                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|dc_data_wr_port_data[8]                                                                                                                                                                                                                                                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|dc_data_wr_port_data[26]                                                                                                                                                                                                                                                                                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_router_001:router_001|src_channel[0]                                                                                                                                                                                                                        ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|A_wr_data_unfiltered[21]                                                                                                                                                                                                                                                                                ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|A_wr_data_unfiltered[0]                                                                                                                                                                                                                                                                                 ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|A_wr_data_unfiltered[8]                                                                                                                                                                                                                                                                                 ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|D_src2_reg[18]                                                                                                                                                                                                                                                                                          ;
; 6:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|F_ic_tag_rd_addr_nxt[1]                                                                                                                                                                                                                                                                                 ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|Selector36                                                                                                                                                                                                                                                                                                        ;
; 12:1               ; 2 bits    ; 16 LEs        ; 10 LEs               ; 6 LEs                  ; No         ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|Selector32                                                                                                                                                                                                                                                                                                        ;
; 16:1               ; 2 bits    ; 20 LEs        ; 14 LEs               ; 6 LEs                  ; No         ; |DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|Selector29                                                                                                                                                                                                                                                                                                        ;
; 20:1               ; 4 bits    ; 52 LEs        ; 48 LEs               ; 4 LEs                  ; Yes        ; |DE0_CV_SDRAM_Nios_Test|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_CV_SDRAM_Nios_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_CV_SDRAM_Nios_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_CV_SDRAM_Nios_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_CV_SDRAM_Nios_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_CV_SDRAM_Nios_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_CV_SDRAM_Nios_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE0_CV_SDRAM_Nios_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE0_CV_SDRAM_Nios_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE0_CV_SDRAM_Nios_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |DE0_CV_SDRAM_Nios_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 36:1               ; 4 bits    ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |DE0_CV_SDRAM_Nios_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_CV_QSYS:u0|DE0_CV_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_2jj1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|DE0_CV_QSYS_jtag_uart_scfifo_r:the_DE0_CV_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Source assignments for DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram ;
+-----------------------------+-------+------+------------------+
; Assignment                  ; Value ; From ; To               ;
+-----------------------------+-------+------+------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0  ;
+-----------------------------+-------+------+------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                     ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                  ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                             ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                          ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                     ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                  ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_rsp_demux_002:rsp_demux_002 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                             ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                          ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_rsp_demux_002:rsp_demux_003 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                             ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                          ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_rsp_demux_002:rsp_demux_004 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                             ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                          ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_rsp_demux_002:rsp_demux_005 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                             ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                          ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_rsp_demux_002:rsp_demux_006 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                             ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                          ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Source assignments for DE0_CV_QSYS:u0|altera_reset_controller:rst_controller ;
+-------------------+-------+------+-------------------------------------------+
; Assignment        ; Value ; From ; To                                        ;
+-------------------+-------+------+-------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]    ;
+-------------------+-------+------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_CV_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                   ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_CV_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                       ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Source assignments for DE0_CV_QSYS:u0|altera_reset_controller:rst_controller_001 ;
+-------------------+-------+------+-----------------------------------------------+
; Assignment        ; Value ; From ; To                                            ;
+-------------------+-------+------+-----------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]        ;
+-------------------+-------+------+-----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_CV_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                       ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_CV_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_CV_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                       ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_CV_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_onchip_memory2:onchip_memory2 ;
+----------------+--------------------------------+-----------------------------------------------------+
; Parameter Name ; Value                          ; Type                                                ;
+----------------+--------------------------------+-----------------------------------------------------+
; INIT_FILE      ; DE0_CV_QSYS_onchip_memory2.hex ; String                                              ;
+----------------+--------------------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram ;
+------------------------------------+--------------------------------+-----------------------------------------------------------+
; Parameter Name                     ; Value                          ; Type                                                      ;
+------------------------------------+--------------------------------+-----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                              ; Untyped                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                             ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                            ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS                ; ON                             ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                            ; IGNORE_CASCADE                                            ;
; WIDTH_BYTEENA                      ; 1                              ; Untyped                                                   ;
; OPERATION_MODE                     ; SINGLE_PORT                    ; Untyped                                                   ;
; WIDTH_A                            ; 32                             ; Signed Integer                                            ;
; WIDTHAD_A                          ; 15                             ; Signed Integer                                            ;
; NUMWORDS_A                         ; 32000                          ; Signed Integer                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED                   ; Untyped                                                   ;
; ADDRESS_ACLR_A                     ; NONE                           ; Untyped                                                   ;
; OUTDATA_ACLR_A                     ; NONE                           ; Untyped                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                           ; Untyped                                                   ;
; INDATA_ACLR_A                      ; NONE                           ; Untyped                                                   ;
; BYTEENA_ACLR_A                     ; NONE                           ; Untyped                                                   ;
; WIDTH_B                            ; 1                              ; Untyped                                                   ;
; WIDTHAD_B                          ; 1                              ; Untyped                                                   ;
; NUMWORDS_B                         ; 1                              ; Untyped                                                   ;
; INDATA_REG_B                       ; CLOCK1                         ; Untyped                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                         ; Untyped                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1                         ; Untyped                                                   ;
; ADDRESS_REG_B                      ; CLOCK1                         ; Untyped                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED                   ; Untyped                                                   ;
; BYTEENA_REG_B                      ; CLOCK1                         ; Untyped                                                   ;
; INDATA_ACLR_B                      ; NONE                           ; Untyped                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                           ; Untyped                                                   ;
; ADDRESS_ACLR_B                     ; NONE                           ; Untyped                                                   ;
; OUTDATA_ACLR_B                     ; NONE                           ; Untyped                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                           ; Untyped                                                   ;
; BYTEENA_ACLR_B                     ; NONE                           ; Untyped                                                   ;
; WIDTH_BYTEENA_A                    ; 4                              ; Signed Integer                                            ;
; WIDTH_BYTEENA_B                    ; 1                              ; Untyped                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                           ; Untyped                                                   ;
; BYTE_SIZE                          ; 8                              ; Signed Integer                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                      ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ           ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ           ; Untyped                                                   ;
; INIT_FILE                          ; DE0_CV_QSYS_onchip_memory2.hex ; Untyped                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                         ; Untyped                                                   ;
; MAXIMUM_DEPTH                      ; 32000                          ; Signed Integer                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                         ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                         ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                         ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                         ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                ; Untyped                                                   ;
; ENABLE_ECC                         ; FALSE                          ; Untyped                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                          ; Untyped                                                   ;
; WIDTH_ECCSTATUS                    ; 3                              ; Untyped                                                   ;
; DEVICE_FAMILY                      ; Cyclone V                      ; Untyped                                                   ;
; CBXI_PARAMETER                     ; altsyncram_2jj1                ; Untyped                                                   ;
+------------------------------------+--------------------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                               ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                     ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                     ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                     ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                            ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                            ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                            ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                            ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                            ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                            ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                            ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                            ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                            ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                                            ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|DE0_CV_QSYS_jtag_uart_scfifo_r:the_DE0_CV_QSYS_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                               ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                     ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                     ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                     ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                            ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                            ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                            ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                            ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                            ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                            ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                            ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                            ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                            ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                                            ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_pll:pll|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-----------------------------------------+
; Parameter Name                       ; Value                  ; Type                                    ;
+--------------------------------------+------------------------+-----------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                  ;
; fractional_vco_multiplier            ; false                  ; String                                  ;
; pll_type                             ; General                ; String                                  ;
; pll_subtype                          ; General                ; String                                  ;
; number_of_clocks                     ; 2                      ; Signed Integer                          ;
; operation_mode                       ; normal                 ; String                                  ;
; deserialization_factor               ; 4                      ; Signed Integer                          ;
; data_rate                            ; 0                      ; Signed Integer                          ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                          ;
; output_clock_frequency0              ; 143.000000 MHz         ; String                                  ;
; phase_shift0                         ; 0 ps                   ; String                                  ;
; duty_cycle0                          ; 50                     ; Signed Integer                          ;
; output_clock_frequency1              ; 143.000000 MHz         ; String                                  ;
; phase_shift1                         ; -3846 ps               ; String                                  ;
; duty_cycle1                          ; 50                     ; Signed Integer                          ;
; output_clock_frequency2              ; 0 MHz                  ; String                                  ;
; phase_shift2                         ; 0 ps                   ; String                                  ;
; duty_cycle2                          ; 50                     ; Signed Integer                          ;
; output_clock_frequency3              ; 0 MHz                  ; String                                  ;
; phase_shift3                         ; 0 ps                   ; String                                  ;
; duty_cycle3                          ; 50                     ; Signed Integer                          ;
; output_clock_frequency4              ; 0 MHz                  ; String                                  ;
; phase_shift4                         ; 0 ps                   ; String                                  ;
; duty_cycle4                          ; 50                     ; Signed Integer                          ;
; output_clock_frequency5              ; 0 MHz                  ; String                                  ;
; phase_shift5                         ; 0 ps                   ; String                                  ;
; duty_cycle5                          ; 50                     ; Signed Integer                          ;
; output_clock_frequency6              ; 0 MHz                  ; String                                  ;
; phase_shift6                         ; 0 ps                   ; String                                  ;
; duty_cycle6                          ; 50                     ; Signed Integer                          ;
; output_clock_frequency7              ; 0 MHz                  ; String                                  ;
; phase_shift7                         ; 0 ps                   ; String                                  ;
; duty_cycle7                          ; 50                     ; Signed Integer                          ;
; output_clock_frequency8              ; 0 MHz                  ; String                                  ;
; phase_shift8                         ; 0 ps                   ; String                                  ;
; duty_cycle8                          ; 50                     ; Signed Integer                          ;
; output_clock_frequency9              ; 0 MHz                  ; String                                  ;
; phase_shift9                         ; 0 ps                   ; String                                  ;
; duty_cycle9                          ; 50                     ; Signed Integer                          ;
; output_clock_frequency10             ; 0 MHz                  ; String                                  ;
; phase_shift10                        ; 0 ps                   ; String                                  ;
; duty_cycle10                         ; 50                     ; Signed Integer                          ;
; output_clock_frequency11             ; 0 MHz                  ; String                                  ;
; phase_shift11                        ; 0 ps                   ; String                                  ;
; duty_cycle11                         ; 50                     ; Signed Integer                          ;
; output_clock_frequency12             ; 0 MHz                  ; String                                  ;
; phase_shift12                        ; 0 ps                   ; String                                  ;
; duty_cycle12                         ; 50                     ; Signed Integer                          ;
; output_clock_frequency13             ; 0 MHz                  ; String                                  ;
; phase_shift13                        ; 0 ps                   ; String                                  ;
; duty_cycle13                         ; 50                     ; Signed Integer                          ;
; output_clock_frequency14             ; 0 MHz                  ; String                                  ;
; phase_shift14                        ; 0 ps                   ; String                                  ;
; duty_cycle14                         ; 50                     ; Signed Integer                          ;
; output_clock_frequency15             ; 0 MHz                  ; String                                  ;
; phase_shift15                        ; 0 ps                   ; String                                  ;
; duty_cycle15                         ; 50                     ; Signed Integer                          ;
; output_clock_frequency16             ; 0 MHz                  ; String                                  ;
; phase_shift16                        ; 0 ps                   ; String                                  ;
; duty_cycle16                         ; 50                     ; Signed Integer                          ;
; output_clock_frequency17             ; 0 MHz                  ; String                                  ;
; phase_shift17                        ; 0 ps                   ; String                                  ;
; duty_cycle17                         ; 50                     ; Signed Integer                          ;
; clock_name_0                         ;                        ; String                                  ;
; clock_name_1                         ;                        ; String                                  ;
; clock_name_2                         ;                        ; String                                  ;
; clock_name_3                         ;                        ; String                                  ;
; clock_name_4                         ;                        ; String                                  ;
; clock_name_5                         ;                        ; String                                  ;
; clock_name_6                         ;                        ; String                                  ;
; clock_name_7                         ;                        ; String                                  ;
; clock_name_8                         ;                        ; String                                  ;
; clock_name_global_0                  ; false                  ; String                                  ;
; clock_name_global_1                  ; false                  ; String                                  ;
; clock_name_global_2                  ; false                  ; String                                  ;
; clock_name_global_3                  ; false                  ; String                                  ;
; clock_name_global_4                  ; false                  ; String                                  ;
; clock_name_global_5                  ; false                  ; String                                  ;
; clock_name_global_6                  ; false                  ; String                                  ;
; clock_name_global_7                  ; false                  ; String                                  ;
; clock_name_global_8                  ; false                  ; String                                  ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                          ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                          ;
; m_cnt_bypass_en                      ; false                  ; String                                  ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                  ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                          ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                          ;
; n_cnt_bypass_en                      ; false                  ; String                                  ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                  ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                          ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                          ;
; c_cnt_bypass_en0                     ; false                  ; String                                  ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                  ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                  ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                          ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                          ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                          ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                          ;
; c_cnt_bypass_en1                     ; false                  ; String                                  ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                  ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                  ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                          ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                          ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                          ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                          ;
; c_cnt_bypass_en2                     ; false                  ; String                                  ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                  ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                  ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                          ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                          ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                          ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                          ;
; c_cnt_bypass_en3                     ; false                  ; String                                  ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                  ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                  ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                          ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                          ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                          ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                          ;
; c_cnt_bypass_en4                     ; false                  ; String                                  ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                  ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                  ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                          ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                          ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                          ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                          ;
; c_cnt_bypass_en5                     ; false                  ; String                                  ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                  ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                  ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                          ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                          ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                          ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                          ;
; c_cnt_bypass_en6                     ; false                  ; String                                  ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                  ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                  ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                          ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                          ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                          ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                          ;
; c_cnt_bypass_en7                     ; false                  ; String                                  ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                  ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                  ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                          ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                          ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                          ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                          ;
; c_cnt_bypass_en8                     ; false                  ; String                                  ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                  ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                  ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                          ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                          ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                          ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                          ;
; c_cnt_bypass_en9                     ; false                  ; String                                  ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                  ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                  ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                          ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                          ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                          ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                          ;
; c_cnt_bypass_en10                    ; false                  ; String                                  ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                  ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                  ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                          ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                          ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                          ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                          ;
; c_cnt_bypass_en11                    ; false                  ; String                                  ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                  ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                  ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                          ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                          ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                          ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                          ;
; c_cnt_bypass_en12                    ; false                  ; String                                  ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                  ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                  ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                          ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                          ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                          ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                          ;
; c_cnt_bypass_en13                    ; false                  ; String                                  ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                  ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                  ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                          ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                          ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                          ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                          ;
; c_cnt_bypass_en14                    ; false                  ; String                                  ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                  ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                  ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                          ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                          ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                          ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                          ;
; c_cnt_bypass_en15                    ; false                  ; String                                  ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                  ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                  ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                          ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                          ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                          ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                          ;
; c_cnt_bypass_en16                    ; false                  ; String                                  ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                  ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                  ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                          ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                          ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                          ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                          ;
; c_cnt_bypass_en17                    ; false                  ; String                                  ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                  ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                  ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                          ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                          ;
; pll_vco_div                          ; 1                      ; Signed Integer                          ;
; pll_slf_rst                          ; false                  ; String                                  ;
; pll_bw_sel                           ; low                    ; String                                  ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                  ;
; pll_cp_current                       ; 0                      ; Signed Integer                          ;
; pll_bwctrl                           ; 0                      ; Signed Integer                          ;
; pll_fractional_division              ; 1                      ; Signed Integer                          ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                          ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                  ;
; mimic_fbclk_type                     ; gclk                   ; String                                  ;
; pll_fbclk_mux_1                      ; glb                    ; String                                  ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                  ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                  ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                          ;
; refclk1_frequency                    ; 0 MHz                  ; String                                  ;
; pll_clkin_0_src                      ; clk_0                  ; String                                  ;
; pll_clkin_1_src                      ; clk_0                  ; String                                  ;
; pll_clk_loss_sw_en                   ; false                  ; String                                  ;
; pll_auto_clk_sw_en                   ; false                  ; String                                  ;
; pll_manu_clk_sw_en                   ; false                  ; String                                  ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                          ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                  ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                  ;
+--------------------------------------+------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_instruction_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                           ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 30    ; Signed Integer                                                                                                                                 ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                 ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                 ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                 ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                 ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                 ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                 ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                 ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                                 ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                 ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                 ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                 ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                 ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                 ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                 ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                                 ;
; UAV_ADDRESS_W               ; 30    ; Signed Integer                                                                                                                                 ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_data_master_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                    ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 30    ; Signed Integer                                                                                                                          ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                          ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                          ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                          ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                          ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                          ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                          ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                          ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                          ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                          ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                          ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                          ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                          ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                          ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                          ;
; UAV_ADDRESS_W               ; 30    ; Signed Integer                                                                                                                          ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                          ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                      ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                            ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                            ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                            ;
; UAV_ADDRESS_W                  ; 30    ; Signed Integer                                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                            ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 15    ; Signed Integer                                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                 ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                 ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                 ;
; UAV_ADDRESS_W                  ; 30    ; Signed Integer                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                        ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                        ;
; UAV_ADDRESS_W                  ; 30    ; Signed Integer                                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                        ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                        ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                        ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                        ;
; UAV_ADDRESS_W                  ; 30    ; Signed Integer                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                     ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                           ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                           ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                           ;
; UAV_ADDRESS_W                  ; 30    ; Signed Integer                                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                           ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                      ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                      ;
; UAV_ADDRESS_W                  ; 30    ; Signed Integer                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 25    ; Signed Integer                                                                                                        ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                        ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                        ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                        ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                        ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                        ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                        ;
; UAV_ADDRESS_W                  ; 30    ; Signed Integer                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                        ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_instruction_master_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 86    ; Signed Integer                                                                                                                         ;
; PKT_QOS_L                 ; 86    ; Signed Integer                                                                                                                         ;
; PKT_DATA_SIDEBAND_H       ; 84    ; Signed Integer                                                                                                                         ;
; PKT_DATA_SIDEBAND_L       ; 84    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                                         ;
; PKT_CACHE_H               ; 100   ; Signed Integer                                                                                                                         ;
; PKT_CACHE_L               ; 97    ; Signed Integer                                                                                                                         ;
; PKT_THREAD_ID_H           ; 93    ; Signed Integer                                                                                                                         ;
; PKT_THREAD_ID_L           ; 93    ; Signed Integer                                                                                                                         ;
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_L           ; 75    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                         ;
; PKT_BURST_TYPE_H          ; 82    ; Signed Integer                                                                                                                         ;
; PKT_BURST_TYPE_L          ; 81    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_EXCLUSIVE       ; 71    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                         ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                         ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                         ;
; ID                        ; 1     ; Signed Integer                                                                                                                         ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                         ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                         ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                         ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                         ;
; PKT_ADDR_W                ; 30    ; Signed Integer                                                                                                                         ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_data_master_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 86    ; Signed Integer                                                                                                                  ;
; PKT_QOS_L                 ; 86    ; Signed Integer                                                                                                                  ;
; PKT_DATA_SIDEBAND_H       ; 84    ; Signed Integer                                                                                                                  ;
; PKT_DATA_SIDEBAND_L       ; 84    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                                  ;
; PKT_CACHE_H               ; 100   ; Signed Integer                                                                                                                  ;
; PKT_CACHE_L               ; 97    ; Signed Integer                                                                                                                  ;
; PKT_THREAD_ID_H           ; 93    ; Signed Integer                                                                                                                  ;
; PKT_THREAD_ID_L           ; 93    ; Signed Integer                                                                                                                  ;
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 75    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                  ;
; PKT_BURST_TYPE_H          ; 82    ; Signed Integer                                                                                                                  ;
; PKT_BURST_TYPE_L          ; 81    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_EXCLUSIVE       ; 71    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                  ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                  ;
; ID                        ; 0     ; Signed Integer                                                                                                                  ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                  ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                  ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                  ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                  ;
; PKT_ADDR_W                ; 30    ; Signed Integer                                                                                                                  ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_L           ; 75    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                       ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                       ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                       ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                       ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                       ;
; ADDR_W                    ; 30    ; Signed Integer                                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                       ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                  ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                  ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                            ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                            ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                            ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_L           ; 75    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                            ;
; ADDR_W                    ; 30    ; Signed Integer                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                            ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                       ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 75    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                   ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                   ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                   ;
; ADDR_W                    ; 30    ; Signed Integer                                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                   ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                              ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                              ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 75    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                   ;
; ADDR_W                    ; 30    ; Signed Integer                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                   ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                              ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                              ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 75    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                      ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                      ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                      ;
; ADDR_W                    ; 30    ; Signed Integer                                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                      ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                 ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                 ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                 ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                 ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 75    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                 ;
; ADDR_W                    ; 30    ; Signed Integer                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                 ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                            ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                            ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 67    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 47    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 52    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 48    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 49    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 50    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 51    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 71    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 69    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 74    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 72    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 59    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 57    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 56    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 54    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 78    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 76    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 84    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 83    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 62    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 60    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 85    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 87    ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 88    ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                   ;
; ADDR_W                    ; 30    ; Signed Integer                                                                                                   ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                                   ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                   ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                   ;
; FIFO_DATA_W               ; 89    ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                              ;
; BITS_PER_SYMBOL     ; 89    ; Signed Integer                                                                                                              ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                              ;
; DATA_WIDTH          ; 89    ; Signed Integer                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                                ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                                ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_router:router|DE0_CV_QSYS_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_router_001:router_001|DE0_CV_QSYS_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 6     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 4     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_router_002:router_002|DE0_CV_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_router_002:router_003|DE0_CV_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_router_004:router_004|DE0_CV_QSYS_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_router_004:router_005|DE0_CV_QSYS_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_router_004:router_006|DE0_CV_QSYS_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_router_004:router_007|DE0_CV_QSYS_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_router_008:router_008|DE0_CV_QSYS_mm_interconnect_0_router_008_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_instruction_master_limiter ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                                              ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                              ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                              ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                              ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                              ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                              ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                              ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                                              ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                              ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                              ;
; PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                              ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                              ;
; VALID_WIDTH               ; 7     ; Signed Integer                                                                                                                              ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                              ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_data_master_limiter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                       ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                       ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                       ;
; MAX_OUTSTANDING_RESPONSES ; 9     ; Signed Integer                                                                                                                       ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                       ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                       ;
; VALID_WIDTH               ; 7     ; Signed Integer                                                                                                                       ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                       ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 67    ; Signed Integer                                                                                                             ;
; PKT_ADDR_H                ; 47    ; Signed Integer                                                                                                             ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_H            ; 56    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_L            ; 54    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_H           ; 59    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_L           ; 57    ; Signed Integer                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 48    ; Signed Integer                                                                                                             ;
; PKT_TRANS_WRITE           ; 50    ; Signed Integer                                                                                                             ;
; PKT_TRANS_READ            ; 51    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                             ;
; PKT_BURST_TYPE_H          ; 64    ; Signed Integer                                                                                                             ;
; PKT_BURST_TYPE_L          ; 63    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_H          ; 62    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_L          ; 60    ; Signed Integer                                                                                                             ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                             ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                             ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                             ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                             ;
; ST_DATA_W                 ; 88    ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                             ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                             ;
; BURSTWRAP_CONST_MASK      ; 7     ; Signed Integer                                                                                                             ;
; BURSTWRAP_CONST_VALUE     ; 7     ; Signed Integer                                                                                                             ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                             ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                             ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                             ;
; OUT_BYTE_CNT_H            ; 55    ; Signed Integer                                                                                                             ;
; OUT_BURSTWRAP_H           ; 59    ; Signed Integer                                                                                                             ;
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                     ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1 ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 67    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_ADDR_H                ; 47    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 56    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 54    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 59    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 57    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 48    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_TRANS_WRITE           ; 50    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_TRANS_READ            ; 51    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_BURST_TYPE_H          ; 64    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_BURST_TYPE_L          ; 63    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 62    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 60    ; Signed Integer                                                                                                                                                                                                  ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; ST_DATA_W                 ; 88    ; Signed Integer                                                                                                                                                                                                  ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                                                                                                  ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                  ;
; BURSTWRAP_CONST_MASK      ; 7     ; Signed Integer                                                                                                                                                                                                  ;
; BURSTWRAP_CONST_VALUE     ; 7     ; Signed Integer                                                                                                                                                                                                  ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; ADAPTER_VERSION           ; 13_1  ; String                                                                                                                                                                                                          ;
; OUT_BYTE_CNT_H            ; 55    ; Signed Integer                                                                                                                                                                                                  ;
; OUT_BURSTWRAP_H           ; 59    ; Signed Integer                                                                                                                                                                                                  ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_uncompressed_only_13_1:altera_merlin_burst_adapter_uncompressed_only.the_ba_13_1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 56    ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; PKT_BYTE_CNT_L ; 54    ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ST_DATA_W      ; 88    ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ST_CHANNEL_W   ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                    ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                          ;
; SCHEME         ; round-robin ; String                                                                                                                                                  ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                          ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                              ;
; SCHEME         ; round-robin ; String                                                                                                                                                      ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                              ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                         ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                               ;
; SCHEME         ; no-arb ; String                                                                                                                                                       ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                               ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                 ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 7      ; Signed Integer                                                                                                                                                       ;
; SCHEME         ; no-arb ; String                                                                                                                                                               ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                       ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 14    ; Signed Integer                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                       ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                             ;
; IN_PKT_ADDR_H                 ; 47    ; Signed Integer                                                                                                             ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                             ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                             ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                             ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                             ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 48    ; Signed Integer                                                                                                             ;
; IN_PKT_BYTE_CNT_L             ; 54    ; Signed Integer                                                                                                             ;
; IN_PKT_BYTE_CNT_H             ; 56    ; Signed Integer                                                                                                             ;
; IN_PKT_BURSTWRAP_L            ; 57    ; Signed Integer                                                                                                             ;
; IN_PKT_BURSTWRAP_H            ; 59    ; Signed Integer                                                                                                             ;
; IN_PKT_BURST_SIZE_L           ; 60    ; Signed Integer                                                                                                             ;
; IN_PKT_BURST_SIZE_H           ; 62    ; Signed Integer                                                                                                             ;
; IN_PKT_RESPONSE_STATUS_L      ; 83    ; Signed Integer                                                                                                             ;
; IN_PKT_RESPONSE_STATUS_H      ; 84    ; Signed Integer                                                                                                             ;
; IN_PKT_TRANS_EXCLUSIVE        ; 53    ; Signed Integer                                                                                                             ;
; IN_PKT_BURST_TYPE_L           ; 63    ; Signed Integer                                                                                                             ;
; IN_PKT_BURST_TYPE_H           ; 64    ; Signed Integer                                                                                                             ;
; IN_PKT_ORI_BURST_SIZE_L       ; 85    ; Signed Integer                                                                                                             ;
; IN_PKT_ORI_BURST_SIZE_H       ; 87    ; Signed Integer                                                                                                             ;
; IN_ST_DATA_W                  ; 88    ; Signed Integer                                                                                                             ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                             ;
; OUT_PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                             ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                             ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                             ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                             ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                             ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                             ;
; OUT_PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                             ;
; OUT_PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                             ;
; OUT_PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                             ;
; OUT_PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                             ;
; OUT_PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                             ;
; OUT_PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                             ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 71    ; Signed Integer                                                                                                             ;
; OUT_PKT_BURST_TYPE_L          ; 81    ; Signed Integer                                                                                                             ;
; OUT_PKT_BURST_TYPE_H          ; 82    ; Signed Integer                                                                                                             ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                             ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                             ;
; OUT_ST_DATA_W                 ; 106   ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W                  ; 7     ; Signed Integer                                                                                                             ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                             ;
; PACKING                       ; 1     ; Signed Integer                                                                                                             ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                             ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                             ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                             ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                          ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                       ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                             ;
; IN_PKT_ADDR_H                 ; 65    ; Signed Integer                                                                                                             ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                             ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                             ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                             ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                             ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 66    ; Signed Integer                                                                                                             ;
; IN_PKT_BYTE_CNT_L             ; 72    ; Signed Integer                                                                                                             ;
; IN_PKT_BYTE_CNT_H             ; 74    ; Signed Integer                                                                                                             ;
; IN_PKT_BURSTWRAP_L            ; 75    ; Signed Integer                                                                                                             ;
; IN_PKT_BURSTWRAP_H            ; 77    ; Signed Integer                                                                                                             ;
; IN_PKT_BURST_SIZE_L           ; 78    ; Signed Integer                                                                                                             ;
; IN_PKT_BURST_SIZE_H           ; 80    ; Signed Integer                                                                                                             ;
; IN_PKT_RESPONSE_STATUS_L      ; 101   ; Signed Integer                                                                                                             ;
; IN_PKT_RESPONSE_STATUS_H      ; 102   ; Signed Integer                                                                                                             ;
; IN_PKT_TRANS_EXCLUSIVE        ; 71    ; Signed Integer                                                                                                             ;
; IN_PKT_BURST_TYPE_L           ; 81    ; Signed Integer                                                                                                             ;
; IN_PKT_BURST_TYPE_H           ; 82    ; Signed Integer                                                                                                             ;
; IN_PKT_ORI_BURST_SIZE_L       ; 103   ; Signed Integer                                                                                                             ;
; IN_PKT_ORI_BURST_SIZE_H       ; 105   ; Signed Integer                                                                                                             ;
; IN_ST_DATA_W                  ; 106   ; Signed Integer                                                                                                             ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                             ;
; OUT_PKT_ADDR_H                ; 47    ; Signed Integer                                                                                                             ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                             ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                             ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                             ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                             ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 48    ; Signed Integer                                                                                                             ;
; OUT_PKT_BYTE_CNT_L            ; 54    ; Signed Integer                                                                                                             ;
; OUT_PKT_BYTE_CNT_H            ; 56    ; Signed Integer                                                                                                             ;
; OUT_PKT_BURST_SIZE_L          ; 60    ; Signed Integer                                                                                                             ;
; OUT_PKT_BURST_SIZE_H          ; 62    ; Signed Integer                                                                                                             ;
; OUT_PKT_RESPONSE_STATUS_L     ; 83    ; Signed Integer                                                                                                             ;
; OUT_PKT_RESPONSE_STATUS_H     ; 84    ; Signed Integer                                                                                                             ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 53    ; Signed Integer                                                                                                             ;
; OUT_PKT_BURST_TYPE_L          ; 63    ; Signed Integer                                                                                                             ;
; OUT_PKT_BURST_TYPE_H          ; 64    ; Signed Integer                                                                                                             ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 85    ; Signed Integer                                                                                                             ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 87    ; Signed Integer                                                                                                             ;
; OUT_ST_DATA_W                 ; 88    ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W                  ; 7     ; Signed Integer                                                                                                             ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                             ;
; PACKING                       ; 1     ; Signed Integer                                                                                                             ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                             ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                             ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                             ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+-------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                        ;
+---------------------------+----------+-------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                              ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                      ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                              ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                              ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                              ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                              ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                              ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                              ;
+---------------------------+----------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+-----------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                            ;
+---------------------------+----------+-----------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                  ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                          ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                  ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                  ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                  ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                  ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                  ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                  ;
+---------------------------+----------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                               ;
; DEPTH          ; 2     ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|altera_reset_controller:rst_controller_002 ;
+---------------------------+----------+-----------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                            ;
+---------------------------+----------+-----------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                  ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                          ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                  ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                  ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                  ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                  ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                  ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                  ;
+---------------------------+----------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                               ;
; DEPTH          ; 2     ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                  ;
; WIDTH_A                            ; 16                   ; Untyped                                                                                                                  ;
; WIDTHAD_A                          ; 3                    ; Untyped                                                                                                                  ;
; NUMWORDS_A                         ; 8                    ; Untyped                                                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                  ;
; WIDTH_B                            ; 16                   ; Untyped                                                                                                                  ;
; WIDTHAD_B                          ; 3                    ; Untyped                                                                                                                  ;
; NUMWORDS_B                         ; 8                    ; Untyped                                                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_40n1      ; Untyped                                                                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                               ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                                                                   ;
; Entity Instance                           ; DE0_CV_QSYS:u0|DE0_CV_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram                                                  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                         ;
;     -- WIDTH_A                            ; 32                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 32000                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                           ;
; Entity Instance                           ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                           ;
;     -- WIDTH_A                            ; 16                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 8                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                        ;
;     -- WIDTH_B                            ; 16                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 8                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                            ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                               ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                         ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                             ;
; Entity Instance            ; DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                  ;
;     -- lpm_width           ; 8                                                                                                                             ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                           ;
;     -- USE_EAB             ; ON                                                                                                                            ;
; Entity Instance            ; DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|DE0_CV_QSYS_jtag_uart_scfifo_r:the_DE0_CV_QSYS_jtag_uart_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                  ;
;     -- lpm_width           ; 8                                                                                                                             ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                           ;
;     -- USE_EAB             ; ON                                                                                                                            ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                           ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|altera_reset_controller:rst_controller_002" ;
+----------------+--------+----------+--------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                          ;
+----------------+--------+----------+--------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                           ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                     ;
+----------------+--------+----------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                           ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|altera_reset_controller:rst_controller_001" ;
+----------------+-------+----------+---------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                           ;
+----------------+-------+----------+---------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                      ;
; reset_in1      ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                      ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                      ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                      ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                      ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                      ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                      ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                      ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                      ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                      ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                      ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                      ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                      ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                      ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                      ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                      ;
+----------------+-------+----------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                            ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                       ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+-----------------------------------------------+
; Port           ; Type  ; Severity ; Details                                       ;
+----------------+-------+----------+-----------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                  ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                  ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                  ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                  ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                  ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                  ;
+----------------+-------+----------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter" ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                 ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                            ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                              ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                  ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                         ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                         ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                  ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                  ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                  ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                  ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter" ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                 ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                            ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                      ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[13..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                 ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                 ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                          ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                               ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                           ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_router_008:router_008|DE0_CV_QSYS_mm_interconnect_0_router_008_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                      ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_router_004:router_004|DE0_CV_QSYS_mm_interconnect_0_router_004_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                      ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_router_002:router_002|DE0_CV_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                      ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_router_001:router_001|DE0_CV_QSYS_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                          ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_router:router|DE0_CV_QSYS_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                              ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                       ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                             ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                               ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                          ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                          ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent" ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                             ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                        ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                              ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                        ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                             ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                  ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                             ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                             ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent" ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                               ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                          ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                          ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                          ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                           ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent" ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                               ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                          ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                          ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                   ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent" ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                        ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                   ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                         ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                   ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                              ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                               ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_agent" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                   ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                              ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                              ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_data_master_agent" ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                              ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_instruction_master_agent" ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                     ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                        ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                   ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator" ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                      ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                 ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                 ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                 ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                           ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                                      ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator" ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                        ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                   ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator" ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                        ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; av_write                 ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_writedata             ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                                   ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator" ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                 ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                            ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                            ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                            ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator" ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                            ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                                       ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_data_master_translator" ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                       ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                                                                                  ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                                                                  ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_response              ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_instruction_master_translator" ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                              ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                                                                                         ;
; av_byteenable            ; Input  ; Info     ; Stuck at VCC                                                                                                         ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_write                 ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_writedata             ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_debugaccess           ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                                                                         ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_response              ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                                                                                               ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|DE0_CV_QSYS_sdram_input_efifo_module:the_DE0_CV_QSYS_sdram_input_efifo_module" ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                       ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                           ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                           ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_pll:pll|altera_pll:altera_pll_i"                                                                                               ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic"                                              ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart"                                                                   ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys" ;
+--------------+--------+----------+-------------------------------------------+
; Port         ; Type   ; Severity ; Details                                   ;
+--------------+--------+----------+-------------------------------------------+
; no_ci_readra ; Output ; Info     ; Explicitly unconnected                    ;
+--------------+--------+----------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0"                                                                                                       ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                  ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; reset_reset_n     ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; pll_locked_export ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 2586                        ;
;     CLR               ; 573                         ;
;     CLR SCLR          ; 38                          ;
;     CLR SLD           ; 114                         ;
;     ENA               ; 201                         ;
;     ENA CLR           ; 1059                        ;
;     ENA CLR SCLR      ; 89                          ;
;     ENA CLR SCLR SLD  ; 103                         ;
;     ENA CLR SLD       ; 174                         ;
;     ENA SCLR          ; 61                          ;
;     ENA SCLR SLD      ; 19                          ;
;     ENA SLD           ; 9                           ;
;     SLD               ; 29                          ;
;     plain             ; 117                         ;
; arriav_io_obuf        ; 98                          ;
; arriav_lcell_comb     ; 2564                        ;
;     arith             ; 247                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 124                         ;
;         2 data inputs ; 87                          ;
;         3 data inputs ; 31                          ;
;         4 data inputs ; 2                           ;
;         5 data inputs ; 1                           ;
;     extend            ; 65                          ;
;         7 data inputs ; 65                          ;
;     normal            ; 2252                        ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 51                          ;
;         2 data inputs ; 278                         ;
;         3 data inputs ; 487                         ;
;         4 data inputs ; 434                         ;
;         5 data inputs ; 486                         ;
;         6 data inputs ; 512                         ;
; arriav_mac            ; 2                           ;
; boundary_port         ; 246                         ;
; generic_pll           ; 2                           ;
; stratixv_ram_block    ; 401                         ;
;                       ;                             ;
; Max LUT depth         ; 7.00                        ;
; Average LUT depth     ; 2.41                        ;
+-----------------------+-----------------------------+


+---------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc ;
+-----------------------+---------------------------------------+
; Type                  ; Count                                 ;
+-----------------------+---------------------------------------+
; arriav_ff             ; 72                                    ;
;     CLR               ; 4                                     ;
;     ENA CLR           ; 11                                    ;
;     ENA SLD           ; 12                                    ;
;     SCLR              ; 18                                    ;
;     plain             ; 27                                    ;
; arriav_lcell_comb     ; 94                                    ;
;     extend            ; 3                                     ;
;         7 data inputs ; 3                                     ;
;     normal            ; 91                                    ;
;         1 data inputs ; 24                                    ;
;         2 data inputs ; 14                                    ;
;         3 data inputs ; 7                                     ;
;         4 data inputs ; 18                                    ;
;         5 data inputs ; 15                                    ;
;         6 data inputs ; 13                                    ;
; boundary_port         ; 15                                    ;
;                       ;                                       ;
; Max LUT depth         ; 15.00                                 ;
; Average LUT depth     ; 2.78                                  ;
+-----------------------+---------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 91                                       ;
;     CLR               ; 6                                        ;
;     ENA               ; 31                                       ;
;     ENA CLR           ; 29                                       ;
;     ENA CLR SLD       ; 2                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; arriav_lcell_comb     ; 134                                      ;
;     extend            ; 1                                        ;
;         7 data inputs ; 1                                        ;
;     normal            ; 133                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 4                                        ;
;         2 data inputs ; 31                                       ;
;         3 data inputs ; 26                                       ;
;         4 data inputs ; 17                                       ;
;         5 data inputs ; 25                                       ;
;         6 data inputs ; 29                                       ;
; boundary_port         ; 191                                      ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.62                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:12     ;
; sld_hub:auto_hub ; 00:00:00     ;
; pzdyqx:nabboc    ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Aug 17 16:03:10 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_CV_SDRAM_Nios_Test -c DE0_CV_SDRAM_Nios_Test
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/de0_cv_qsys.v
    Info (12023): Found entity 1: DE0_CV_QSYS File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/DE0_CV_QSYS.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_irq_mapper.sv
    Info (12023): Found entity 1: DE0_CV_QSYS_irq_mapper File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0.v
    Info (12023): Found entity 1: DE0_CV_QSYS_mm_interconnect_0 File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 2 design units, including 2 entities, in source file de0_cv_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: DE0_CV_QSYS_mm_interconnect_0_rsp_mux_001 File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_rsp_mux_001.sv Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: DE0_CV_QSYS_mm_interconnect_0_rsp_mux File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_rsp_mux.sv Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_rsp_demux_002.sv
    Info (12023): Found entity 1: DE0_CV_QSYS_mm_interconnect_0_rsp_demux_002 File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_rsp_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: DE0_CV_QSYS_mm_interconnect_0_rsp_demux File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_cmd_mux_002.sv
    Info (12023): Found entity 1: DE0_CV_QSYS_mm_interconnect_0_cmd_mux_002 File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_cmd_mux_002.sv Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: DE0_CV_QSYS_mm_interconnect_0_cmd_mux File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_cmd_mux.sv Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: DE0_CV_QSYS_mm_interconnect_0_cmd_demux_001 File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: DE0_CV_QSYS_mm_interconnect_0_cmd_demux File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 7 design units, including 7 entities, in source file de0_cv_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
    Info (12023): Found entity 6: altera_merlin_burst_adapter_uncompressed_only_13_1 File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 416
    Info (12023): Found entity 7: altera_merlin_burst_adapter_full_13_1 File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 470
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 16
Info (12021): Found 6 design units, including 6 entities, in source file de0_cv_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
    Info (12023): Found entity 2: altera_merlin_burst_adapter_full_new File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 180
    Info (12023): Found entity 3: altera_merlin_burst_adapter_uncompressed_only_new File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 1971
    Info (12023): Found entity 4: top_wrap_and_default_conveters File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 2029
    Info (12023): Found entity 5: top_wrap_incr_and_default_conveters File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 2145
    Info (12023): Found entity 6: top_incr_and_default_conveters File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 2300
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 44
Info (12021): Found 2 design units, including 2 entities, in source file de0_cv_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 187
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_router_008.sv
    Info (12023): Found entity 1: DE0_CV_QSYS_mm_interconnect_0_router_008_default_decode File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_008.sv Line: 45
    Info (12023): Found entity 2: DE0_CV_QSYS_mm_interconnect_0_router_008 File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_008.sv Line: 86
Info (12021): Found 2 design units, including 2 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: DE0_CV_QSYS_mm_interconnect_0_router_004_default_decode File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_004.sv Line: 45
    Info (12023): Found entity 2: DE0_CV_QSYS_mm_interconnect_0_router_004 File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_004.sv Line: 86
Info (12021): Found 2 design units, including 2 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: DE0_CV_QSYS_mm_interconnect_0_router_002_default_decode File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: DE0_CV_QSYS_mm_interconnect_0_router_002 File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_002.sv Line: 86
Info (12021): Found 2 design units, including 2 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: DE0_CV_QSYS_mm_interconnect_0_router_001_default_decode File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: DE0_CV_QSYS_mm_interconnect_0_router_001 File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_001.sv Line: 86
Info (12021): Found 2 design units, including 2 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: DE0_CV_QSYS_mm_interconnect_0_router_default_decode File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: DE0_CV_QSYS_mm_interconnect_0_router File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router.sv Line: 86
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_merlin_master_translator.sv Line: 30
Info (12021): Found 2 design units, including 2 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_sdram.v
    Info (12023): Found entity 1: DE0_CV_QSYS_sdram_input_efifo_module File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sdram.v Line: 21
    Info (12023): Found entity 2: DE0_CV_QSYS_sdram File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sdram.v Line: 158
Info (12021): Found 2 design units, including 2 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_sdram_test_component.v
    Info (12023): Found entity 1: DE0_CV_QSYS_sdram_test_component_ram_module File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sdram_test_component.v Line: 21
    Info (12023): Found entity 2: DE0_CV_QSYS_sdram_test_component File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sdram_test_component.v Line: 113
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_pll.v
    Info (12023): Found entity 1: DE0_CV_QSYS_pll File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_pll.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_key.v
    Info (12023): Found entity 1: DE0_CV_QSYS_key File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_key.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_jtag_uart.v
    Info (12023): Found entity 1: DE0_CV_QSYS_jtag_uart_sim_scfifo_w File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v Line: 21
    Info (12023): Found entity 2: DE0_CV_QSYS_jtag_uart_scfifo_w File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v Line: 77
    Info (12023): Found entity 3: DE0_CV_QSYS_jtag_uart_sim_scfifo_r File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v Line: 162
    Info (12023): Found entity 4: DE0_CV_QSYS_jtag_uart_scfifo_r File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v Line: 240
    Info (12023): Found entity 5: DE0_CV_QSYS_jtag_uart File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v Line: 327
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_timer.v
    Info (12023): Found entity 1: DE0_CV_QSYS_timer File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_timer.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_sysid_qsys.v
    Info (12023): Found entity 1: DE0_CV_QSYS_sysid_qsys File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sysid_qsys.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_onchip_memory2.v
    Info (12023): Found entity 1: DE0_CV_QSYS_onchip_memory2 File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_onchip_memory2.v Line: 21
Info (12021): Found 27 design units, including 27 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_nios2_qsys.v
    Info (12023): Found entity 1: DE0_CV_QSYS_nios2_qsys_ic_data_module File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v Line: 21
    Info (12023): Found entity 2: DE0_CV_QSYS_nios2_qsys_ic_tag_module File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v Line: 88
    Info (12023): Found entity 3: DE0_CV_QSYS_nios2_qsys_bht_module File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v Line: 156
    Info (12023): Found entity 4: DE0_CV_QSYS_nios2_qsys_register_bank_a_module File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v Line: 224
    Info (12023): Found entity 5: DE0_CV_QSYS_nios2_qsys_register_bank_b_module File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v Line: 289
    Info (12023): Found entity 6: DE0_CV_QSYS_nios2_qsys_dc_tag_module File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v Line: 354
    Info (12023): Found entity 7: DE0_CV_QSYS_nios2_qsys_dc_data_module File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v Line: 419
    Info (12023): Found entity 8: DE0_CV_QSYS_nios2_qsys_dc_victim_module File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v Line: 483
    Info (12023): Found entity 9: DE0_CV_QSYS_nios2_qsys_nios2_oci_debug File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v Line: 550
    Info (12023): Found entity 10: DE0_CV_QSYS_nios2_qsys_ociram_sp_ram_module File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v Line: 691
    Info (12023): Found entity 11: DE0_CV_QSYS_nios2_qsys_nios2_ocimem File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v Line: 754
    Info (12023): Found entity 12: DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v Line: 935
    Info (12023): Found entity 13: DE0_CV_QSYS_nios2_qsys_nios2_oci_break File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v Line: 1027
    Info (12023): Found entity 14: DE0_CV_QSYS_nios2_qsys_nios2_oci_xbrk File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v Line: 1321
    Info (12023): Found entity 15: DE0_CV_QSYS_nios2_qsys_nios2_oci_dbrk File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v Line: 1581
    Info (12023): Found entity 16: DE0_CV_QSYS_nios2_qsys_nios2_oci_itrace File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v Line: 1769
    Info (12023): Found entity 17: DE0_CV_QSYS_nios2_qsys_nios2_oci_td_mode File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v Line: 2152
    Info (12023): Found entity 18: DE0_CV_QSYS_nios2_qsys_nios2_oci_dtrace File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v Line: 2219
    Info (12023): Found entity 19: DE0_CV_QSYS_nios2_qsys_nios2_oci_compute_input_tm_cnt File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v Line: 2313
    Info (12023): Found entity 20: DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo_wrptr_inc File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v Line: 2384
    Info (12023): Found entity 21: DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo_cnt_inc File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v Line: 2426
    Info (12023): Found entity 22: DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v Line: 2472
    Info (12023): Found entity 23: DE0_CV_QSYS_nios2_qsys_nios2_oci_pib File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v Line: 2973
    Info (12023): Found entity 24: DE0_CV_QSYS_nios2_qsys_nios2_oci_im File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v Line: 3041
    Info (12023): Found entity 25: DE0_CV_QSYS_nios2_qsys_nios2_performance_monitors File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v Line: 3157
    Info (12023): Found entity 26: DE0_CV_QSYS_nios2_qsys_nios2_oci File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v Line: 3173
    Info (12023): Found entity 27: DE0_CV_QSYS_nios2_qsys File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v Line: 3748
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_nios2_qsys_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: DE0_CV_QSYS_nios2_qsys_jtag_debug_module_sysclk File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_jtag_debug_module_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_nios2_qsys_jtag_debug_module_tck.v
    Info (12023): Found entity 1: DE0_CV_QSYS_nios2_qsys_jtag_debug_module_tck File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_jtag_debug_module_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_nios2_qsys_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_nios2_qsys_mult_cell.v
    Info (12023): Found entity 1: DE0_CV_QSYS_nios2_qsys_mult_cell File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_mult_cell.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_nios2_qsys_oci_test_bench.v
    Info (12023): Found entity 1: DE0_CV_QSYS_nios2_qsys_oci_test_bench File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_oci_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_nios2_qsys_test_bench.v
    Info (12023): Found entity 1: DE0_CV_QSYS_nios2_qsys_test_bench File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_test_bench.v Line: 21
Warning (12125): Using design file de0_cv_sdram_nios_test.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DE0_CV_SDRAM_Nios_Test File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 36
Info (12127): Elaborating entity "DE0_CV_SDRAM_Nios_Test" for the top level hierarchy
Warning (10034): Output port "HEX0" at de0_cv_sdram_nios_test.v(67) has no driver File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 67
Warning (10034): Output port "HEX1" at de0_cv_sdram_nios_test.v(70) has no driver File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 70
Warning (10034): Output port "HEX2" at de0_cv_sdram_nios_test.v(73) has no driver File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 73
Warning (10034): Output port "HEX3" at de0_cv_sdram_nios_test.v(76) has no driver File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 76
Warning (10034): Output port "HEX4" at de0_cv_sdram_nios_test.v(79) has no driver File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 79
Warning (10034): Output port "HEX5" at de0_cv_sdram_nios_test.v(82) has no driver File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 82
Warning (10034): Output port "LEDR" at de0_cv_sdram_nios_test.v(88) has no driver File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 88
Warning (10034): Output port "VGA_B" at de0_cv_sdram_nios_test.v(108) has no driver File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 108
Warning (10034): Output port "VGA_G" at de0_cv_sdram_nios_test.v(109) has no driver File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 109
Warning (10034): Output port "VGA_R" at de0_cv_sdram_nios_test.v(111) has no driver File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 111
Warning (10034): Output port "SD_CLK" at de0_cv_sdram_nios_test.v(100) has no driver File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 100
Warning (10034): Output port "VGA_HS" at de0_cv_sdram_nios_test.v(110) has no driver File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 110
Warning (10034): Output port "VGA_VS" at de0_cv_sdram_nios_test.v(113) has no driver File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 113
Info (12128): Elaborating entity "DE0_CV_QSYS" for hierarchy "DE0_CV_QSYS:u0" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 134
Info (12128): Elaborating entity "DE0_CV_QSYS_nios2_qsys" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/DE0_CV_QSYS.v Line: 121
Info (12128): Elaborating entity "DE0_CV_QSYS_nios2_qsys_test_bench" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_test_bench:the_DE0_CV_QSYS_nios2_qsys_test_bench" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v Line: 6113
Info (12128): Elaborating entity "DE0_CV_QSYS_nios2_qsys_ic_data_module" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_ic_data_module:DE0_CV_QSYS_nios2_qsys_ic_data" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v Line: 7138
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_ic_data_module:DE0_CV_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf
    Info (12023): Found entity 1: altsyncram_spj1 File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/db/altsyncram_spj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_spj1" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_ic_data_module:DE0_CV_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "DE0_CV_QSYS_nios2_qsys_ic_tag_module" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_ic_tag_module:DE0_CV_QSYS_nios2_qsys_ic_tag" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v Line: 7204
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_ic_tag_module:DE0_CV_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v Line: 127
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r8o1.tdf
    Info (12023): Found entity 1: altsyncram_r8o1 File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/db/altsyncram_r8o1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_r8o1" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_ic_tag_module:DE0_CV_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_r8o1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "DE0_CV_QSYS_nios2_qsys_bht_module" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_bht_module:DE0_CV_QSYS_nios2_qsys_bht" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v Line: 7408
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_bht_module:DE0_CV_QSYS_nios2_qsys_bht|altsyncram:the_altsyncram" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v Line: 195
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_csn1.tdf
    Info (12023): Found entity 1: altsyncram_csn1 File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/db/altsyncram_csn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_csn1" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_bht_module:DE0_CV_QSYS_nios2_qsys_bht|altsyncram:the_altsyncram|altsyncram_csn1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "DE0_CV_QSYS_nios2_qsys_register_bank_a_module" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_register_bank_a_module:DE0_CV_QSYS_nios2_qsys_register_bank_a" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v Line: 7583
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_register_bank_a_module:DE0_CV_QSYS_nios2_qsys_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v Line: 260
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_can1.tdf
    Info (12023): Found entity 1: altsyncram_can1 File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/db/altsyncram_can1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_can1" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_register_bank_a_module:DE0_CV_QSYS_nios2_qsys_register_bank_a|altsyncram:the_altsyncram|altsyncram_can1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "DE0_CV_QSYS_nios2_qsys_register_bank_b_module" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_register_bank_b_module:DE0_CV_QSYS_nios2_qsys_register_bank_b" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v Line: 7604
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_register_bank_b_module:DE0_CV_QSYS_nios2_qsys_register_bank_b|altsyncram:the_altsyncram" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v Line: 325
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dan1.tdf
    Info (12023): Found entity 1: altsyncram_dan1 File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/db/altsyncram_dan1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_dan1" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_register_bank_b_module:DE0_CV_QSYS_nios2_qsys_register_bank_b|altsyncram:the_altsyncram|altsyncram_dan1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "DE0_CV_QSYS_nios2_qsys_dc_tag_module" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_dc_tag_module:DE0_CV_QSYS_nios2_qsys_dc_tag" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v Line: 7923
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_dc_tag_module:DE0_CV_QSYS_nios2_qsys_dc_tag|altsyncram:the_altsyncram" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v Line: 390
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ugn1.tdf
    Info (12023): Found entity 1: altsyncram_ugn1 File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/db/altsyncram_ugn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ugn1" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_dc_tag_module:DE0_CV_QSYS_nios2_qsys_dc_tag|altsyncram:the_altsyncram|altsyncram_ugn1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "DE0_CV_QSYS_nios2_qsys_dc_data_module" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_dc_data_module:DE0_CV_QSYS_nios2_qsys_dc_data" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v Line: 7980
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_dc_data_module:DE0_CV_QSYS_nios2_qsys_dc_data|altsyncram:the_altsyncram" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v Line: 455
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_40j1.tdf
    Info (12023): Found entity 1: altsyncram_40j1 File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/db/altsyncram_40j1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_40j1" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_dc_data_module:DE0_CV_QSYS_nios2_qsys_dc_data|altsyncram:the_altsyncram|altsyncram_40j1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "DE0_CV_QSYS_nios2_qsys_dc_victim_module" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_dc_victim_module:DE0_CV_QSYS_nios2_qsys_dc_victim" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v Line: 8110
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_dc_victim_module:DE0_CV_QSYS_nios2_qsys_dc_victim|altsyncram:the_altsyncram" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v Line: 522
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf
    Info (12023): Found entity 1: altsyncram_baj1 File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/db/altsyncram_baj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_baj1" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_dc_victim_module:DE0_CV_QSYS_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "DE0_CV_QSYS_nios2_qsys_mult_cell" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_mult_cell:the_DE0_CV_QSYS_nios2_qsys_mult_cell" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v Line: 9843
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_mult_cell:the_DE0_CV_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_mult_cell.v Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_ujt2.v
    Info (12023): Found entity 1: altera_mult_add_ujt2 File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/db/altera_mult_add_ujt2.v Line: 28
Info (12128): Elaborating entity "altera_mult_add_ujt2" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_mult_cell:the_DE0_CV_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 454
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_mult_cell:the_DE0_CV_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/db/altera_mult_add_ujt2.v Line: 113
Info (12128): Elaborating entity "ama_register_function" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_mult_cell:the_DE0_CV_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_mult_cell:the_DE0_CV_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12128): Elaborating entity "ama_register_function" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_mult_cell:the_DE0_CV_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_mult_cell:the_DE0_CV_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_mult_cell:the_DE0_CV_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12128): Elaborating entity "ama_register_function" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_mult_cell:the_DE0_CV_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_mult_cell:the_DE0_CV_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_mult_cell:the_DE0_CV_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_mult_cell:the_DE0_CV_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_mult_cell:the_DE0_CV_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_mult_cell:the_DE0_CV_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_mult_cell:the_DE0_CV_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12128): Elaborating entity "ama_register_function" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_mult_cell:the_DE0_CV_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12128): Elaborating entity "ama_register_function" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_mult_cell:the_DE0_CV_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3074
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_mult_cell:the_DE0_CV_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_mult_cell:the_DE0_CV_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_mult_cell:the_DE0_CV_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_register_function" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_mult_cell:the_DE0_CV_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_mult_cell:the_DE0_CV_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_mult_cell.v Line: 93
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_0kt2.v
    Info (12023): Found entity 1: altera_mult_add_0kt2 File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/db/altera_mult_add_0kt2.v Line: 28
Info (12128): Elaborating entity "altera_mult_add_0kt2" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_mult_cell:the_DE0_CV_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 454
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_mult_cell:the_DE0_CV_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/db/altera_mult_add_0kt2.v Line: 113
Info (12128): Elaborating entity "DE0_CV_QSYS_nios2_qsys_nios2_oci" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v Line: 10132
Info (12128): Elaborating entity "DE0_CV_QSYS_nios2_qsys_nios2_oci_debug" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_oci_debug:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_debug" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v Line: 3395
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_oci_debug:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v Line: 616
Info (12128): Elaborating entity "DE0_CV_QSYS_nios2_qsys_nios2_ocimem" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_ocimem:the_DE0_CV_QSYS_nios2_qsys_nios2_ocimem" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v Line: 3415
Info (12128): Elaborating entity "DE0_CV_QSYS_nios2_qsys_ociram_sp_ram_module" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_ocimem:the_DE0_CV_QSYS_nios2_qsys_nios2_ocimem|DE0_CV_QSYS_nios2_qsys_ociram_sp_ram_module:DE0_CV_QSYS_nios2_qsys_ociram_sp_ram" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v Line: 902
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_ocimem:the_DE0_CV_QSYS_nios2_qsys_nios2_ocimem|DE0_CV_QSYS_nios2_qsys_ociram_sp_ram_module:DE0_CV_QSYS_nios2_qsys_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v Line: 730
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mkf1.tdf
    Info (12023): Found entity 1: altsyncram_mkf1 File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/db/altsyncram_mkf1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_mkf1" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_ocimem:the_DE0_CV_QSYS_nios2_qsys_nios2_ocimem|DE0_CV_QSYS_nios2_qsys_ociram_sp_ram_module:DE0_CV_QSYS_nios2_qsys_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_mkf1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v Line: 3434
Info (12128): Elaborating entity "DE0_CV_QSYS_nios2_qsys_nios2_oci_break" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_oci_break:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_break" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v Line: 3465
Info (12128): Elaborating entity "DE0_CV_QSYS_nios2_qsys_nios2_oci_xbrk" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_oci_xbrk:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_xbrk" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v Line: 3488
Info (12128): Elaborating entity "DE0_CV_QSYS_nios2_qsys_nios2_oci_dbrk" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_oci_dbrk:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_dbrk" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v Line: 3515
Info (12128): Elaborating entity "DE0_CV_QSYS_nios2_qsys_nios2_oci_itrace" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_oci_itrace:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_itrace" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v Line: 3556
Info (12128): Elaborating entity "DE0_CV_QSYS_nios2_qsys_nios2_oci_dtrace" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_oci_dtrace:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_dtrace" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v Line: 3571
Info (12128): Elaborating entity "DE0_CV_QSYS_nios2_qsys_nios2_oci_td_mode" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_oci_dtrace:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_dtrace|DE0_CV_QSYS_nios2_qsys_nios2_oci_td_mode:DE0_CV_QSYS_nios2_qsys_nios2_oci_trc_ctrl_td_mode" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v Line: 2267
Info (12128): Elaborating entity "DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v Line: 3590
Info (12128): Elaborating entity "DE0_CV_QSYS_nios2_qsys_nios2_oci_compute_input_tm_cnt" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo|DE0_CV_QSYS_nios2_qsys_nios2_oci_compute_input_tm_cnt:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_compute_input_tm_cnt" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v Line: 2598
Info (12128): Elaborating entity "DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo_wrptr_inc" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo|DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo_wrptr_inc:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo_wrptr_inc" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v Line: 2607
Info (12128): Elaborating entity "DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo_cnt_inc" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo|DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo_cnt_inc:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo_cnt_inc" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v Line: 2616
Info (12128): Elaborating entity "DE0_CV_QSYS_nios2_qsys_oci_test_bench" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo|DE0_CV_QSYS_nios2_qsys_oci_test_bench:the_DE0_CV_QSYS_nios2_qsys_oci_test_bench" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v Line: 2624
Warning (12158): Entity "DE0_CV_QSYS_nios2_qsys_oci_test_bench" contains only dangling pins File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v Line: 2624
Info (12128): Elaborating entity "DE0_CV_QSYS_nios2_qsys_nios2_oci_pib" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_oci_pib:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_pib" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v Line: 3600
Info (12128): Elaborating entity "DE0_CV_QSYS_nios2_qsys_nios2_oci_im" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_oci_im:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_im" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v Line: 3621
Info (12128): Elaborating entity "DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v Line: 3726
Info (12128): Elaborating entity "DE0_CV_QSYS_nios2_qsys_jtag_debug_module_tck" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_tck" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper.v Line: 165
Info (12128): Elaborating entity "DE0_CV_QSYS_nios2_qsys_jtag_debug_module_sysclk" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_sysclk:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_sysclk" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper.v Line: 188
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper|sld_virtual_jtag_basic:DE0_CV_QSYS_nios2_qsys_jtag_debug_module_phy" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper.v Line: 218
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper|sld_virtual_jtag_basic:DE0_CV_QSYS_nios2_qsys_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper|sld_virtual_jtag_basic:DE0_CV_QSYS_nios2_qsys_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper|sld_virtual_jtag_basic:DE0_CV_QSYS_nios2_qsys_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "DE0_CV_QSYS_onchip_memory2" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_onchip_memory2:onchip_memory2" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/DE0_CV_QSYS.v Line: 134
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_onchip_memory2.v Line: 66
Info (12130): Elaborated megafunction instantiation "DE0_CV_QSYS:u0|DE0_CV_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_onchip_memory2.v Line: 66
Info (12133): Instantiated megafunction "DE0_CV_QSYS:u0|DE0_CV_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_onchip_memory2.v Line: 66
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "DE0_CV_QSYS_onchip_memory2.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "32000"
    Info (12134): Parameter "numwords_a" = "32000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "15"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2jj1.tdf
    Info (12023): Found entity 1: altsyncram_2jj1 File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/db/altsyncram_2jj1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_2jj1" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_2jj1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_8la.tdf
    Info (12023): Found entity 1: decode_8la File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/db/decode_8la.tdf Line: 22
Info (12128): Elaborating entity "decode_8la" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_2jj1:auto_generated|decode_8la:decode3" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/db/altsyncram_2jj1.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf
    Info (12023): Found entity 1: mux_5hb File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/db/mux_5hb.tdf Line: 22
Info (12128): Elaborating entity "mux_5hb" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_2jj1:auto_generated|mux_5hb:mux2" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/db/altsyncram_2jj1.tdf Line: 44
Info (12128): Elaborating entity "DE0_CV_QSYS_sysid_qsys" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_sysid_qsys:sysid_qsys" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/DE0_CV_QSYS.v Line: 141
Info (12128): Elaborating entity "DE0_CV_QSYS_timer" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_timer:timer" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/DE0_CV_QSYS.v Line: 152
Info (12128): Elaborating entity "DE0_CV_QSYS_jtag_uart" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/DE0_CV_QSYS.v Line: 165
Info (12128): Elaborating entity "DE0_CV_QSYS_jtag_uart_scfifo_w" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v Line: 415
Info (12128): Elaborating entity "scfifo" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w|scfifo:wfifo" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v Line: 137
Info (12130): Elaborated megafunction instantiation "DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w|scfifo:wfifo" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v Line: 137
Info (12133): Instantiated megafunction "DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter: File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v Line: 137
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf
    Info (12023): Found entity 1: scfifo_3291 File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/db/scfifo_3291.tdf Line: 24
Info (12128): Elaborating entity "scfifo_3291" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf
    Info (12023): Found entity 1: a_dpfifo_5771 File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/db/a_dpfifo_5771.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_5771" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/db/scfifo_3291.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/db/a_dpfifo_5771.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf
    Info (12023): Found entity 1: cntr_vg7 File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/db/cntr_vg7.tdf Line: 25
Info (12128): Elaborating entity "cntr_vg7" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf
    Info (12023): Found entity 1: altsyncram_7pu1 File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/db/altsyncram_7pu1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_7pu1" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/db/a_dpfifo_5771.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf
    Info (12023): Found entity 1: cntr_jgb File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/db/cntr_jgb.tdf Line: 25
Info (12128): Elaborating entity "cntr_jgb" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/db/a_dpfifo_5771.tdf Line: 44
Info (12128): Elaborating entity "DE0_CV_QSYS_jtag_uart_scfifo_r" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|DE0_CV_QSYS_jtag_uart_scfifo_r:the_DE0_CV_QSYS_jtag_uart_scfifo_r" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v Line: 429
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v Line: 564
Info (12130): Elaborated megafunction instantiation "DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v Line: 564
Info (12133): Instantiated megafunction "DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic" with the following parameter: File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v Line: 564
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "DE0_CV_QSYS_key" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_key:key" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/DE0_CV_QSYS.v Line: 177
Info (12128): Elaborating entity "DE0_CV_QSYS_pll" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_pll:pll" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/DE0_CV_QSYS.v Line: 185
Info (12128): Elaborating entity "altera_pll" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_pll:pll|altera_pll:altera_pll_i" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_pll.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "DE0_CV_QSYS:u0|DE0_CV_QSYS_pll:pll|altera_pll:altera_pll_i" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_pll.v Line: 88
Info (12133): Instantiated megafunction "DE0_CV_QSYS:u0|DE0_CV_QSYS_pll:pll|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_pll.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "normal"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "143.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "143.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "-3846 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "DE0_CV_QSYS_sdram" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/DE0_CV_QSYS.v Line: 208
Info (12128): Elaborating entity "DE0_CV_QSYS_sdram_input_efifo_module" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|DE0_CV_QSYS_sdram_input_efifo_module:the_DE0_CV_QSYS_sdram_input_efifo_module" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sdram.v Line: 296
Info (12128): Elaborating entity "DE0_CV_QSYS_mm_interconnect_0" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/DE0_CV_QSYS.v Line: 271
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_instruction_master_translator" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v Line: 629
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_data_master_translator" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v Line: 691
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v Line: 757
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v Line: 823
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v Line: 889
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v Line: 955
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v Line: 1021
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v Line: 1087
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v Line: 1153
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_instruction_master_agent" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v Line: 1235
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_data_master_agent" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v Line: 1317
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_agent" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v Line: 1400
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv Line: 596
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v Line: 1441
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v Line: 2144
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv Line: 596
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v Line: 2185
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v Line: 2226
Info (12128): Elaborating entity "DE0_CV_QSYS_mm_interconnect_0_router" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_router:router" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v Line: 2242
Info (12128): Elaborating entity "DE0_CV_QSYS_mm_interconnect_0_router_default_decode" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_router:router|DE0_CV_QSYS_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router.sv Line: 182
Info (12128): Elaborating entity "DE0_CV_QSYS_mm_interconnect_0_router_001" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_router_001:router_001" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v Line: 2258
Info (12128): Elaborating entity "DE0_CV_QSYS_mm_interconnect_0_router_001_default_decode" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_router_001:router_001|DE0_CV_QSYS_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_001.sv Line: 192
Info (12128): Elaborating entity "DE0_CV_QSYS_mm_interconnect_0_router_002" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_router_002:router_002" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v Line: 2274
Info (12128): Elaborating entity "DE0_CV_QSYS_mm_interconnect_0_router_002_default_decode" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_router_002:router_002|DE0_CV_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_002.sv Line: 180
Info (12128): Elaborating entity "DE0_CV_QSYS_mm_interconnect_0_router_004" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_router_004:router_004" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v Line: 2306
Info (12128): Elaborating entity "DE0_CV_QSYS_mm_interconnect_0_router_004_default_decode" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_router_004:router_004|DE0_CV_QSYS_mm_interconnect_0_router_004_default_decode:the_default_decode" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_004.sv Line: 175
Info (12128): Elaborating entity "DE0_CV_QSYS_mm_interconnect_0_router_008" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_router_008:router_008" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v Line: 2370
Info (12128): Elaborating entity "DE0_CV_QSYS_mm_interconnect_0_router_008_default_decode" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_router_008:router_008|DE0_CV_QSYS_mm_interconnect_0_router_008_default_decode:the_default_decode" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_008.sv Line: 175
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_instruction_master_limiter" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v Line: 2418
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_data_master_limiter" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v Line: 2466
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v Line: 2516
Info (12128): Elaborating entity "altera_merlin_burst_adapter_13_1" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 127
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only_13_1" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_uncompressed_only_13_1:altera_merlin_burst_adapter_uncompressed_only.the_ba_13_1" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 399
Info (12128): Elaborating entity "DE0_CV_QSYS_mm_interconnect_0_cmd_demux" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v Line: 2539
Info (12128): Elaborating entity "DE0_CV_QSYS_mm_interconnect_0_cmd_demux_001" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v Line: 2592
Info (12128): Elaborating entity "DE0_CV_QSYS_mm_interconnect_0_cmd_mux" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v Line: 2615
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_cmd_mux.sv Line: 273
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "DE0_CV_QSYS_mm_interconnect_0_cmd_mux_002" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v Line: 2655
Info (12128): Elaborating entity "DE0_CV_QSYS_mm_interconnect_0_rsp_demux" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v Line: 2746
Info (12128): Elaborating entity "DE0_CV_QSYS_mm_interconnect_0_rsp_demux_002" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_rsp_demux_002:rsp_demux_002" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v Line: 2786
Info (12128): Elaborating entity "DE0_CV_QSYS_mm_interconnect_0_rsp_mux" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v Line: 2877
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_rsp_mux.sv Line: 296
Info (12128): Elaborating entity "DE0_CV_QSYS_mm_interconnect_0_rsp_mux_001" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v Line: 2930
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_rsp_mux_001.sv Line: 376
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v Line: 2995
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(731): object "aligned_addr" assigned a value but never read File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv Line: 731
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(732): object "aligned_byte_cnt" assigned a value but never read File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv Line: 732
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v Line: 3060
Info (12128): Elaborating entity "DE0_CV_QSYS_irq_mapper" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_irq_mapper:irq_mapper" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/DE0_CV_QSYS.v Line: 280
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "DE0_CV_QSYS:u0|altera_reset_controller:rst_controller" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/DE0_CV_QSYS.v Line: 343
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "DE0_CV_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "DE0_CV_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "DE0_CV_QSYS:u0|altera_reset_controller:rst_controller_001" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/DE0_CV_QSYS.v Line: 406
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "DE0_CV_QSYS:u0|altera_reset_controller:rst_controller_002" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/DE0_CV_QSYS.v Line: 469
Warning (12020): Port "jdo" on the entity instantiation of "the_DE0_CV_QSYS_nios2_qsys_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored. File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v Line: 3556
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2021.08.17.16:04:04 Progress: Loading sld3311eb45/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld3311eb45/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/db/ip/sld3311eb45/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld3311eb45/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/db/ip/sld3311eb45/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld3311eb45/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/db/ip/sld3311eb45/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld3311eb45/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/db/ip/sld3311eb45/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld3311eb45/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/db/ip/sld3311eb45/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 182
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/db/ip/sld3311eb45/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld3311eb45/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/db/ip/sld3311eb45/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf
    Info (12023): Found entity 1: altsyncram_40n1 File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/db/altsyncram_40n1.tdf Line: 27
Warning (12188): Intel FPGA IP Evaluation Mode feature is turned on for the following cores
    Warning (12190): "Nios II Processor (6AF7_00A2)" will use the Intel FPGA IP Evaluation Mode feature
Warning (265072): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature
    Warning (265073): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor
        Warning (265074): The reset input will be asserted when the evaluation time expires
Warning (265069): Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed
Info (265071): Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "CLOCK4_50" has no driver File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 44
    Warning (13040): bidirectional pin "GPIO_0[0]" has no driver File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 63
    Warning (13040): bidirectional pin "GPIO_0[1]" has no driver File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 63
    Warning (13040): bidirectional pin "GPIO_0[2]" has no driver File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 63
    Warning (13040): bidirectional pin "GPIO_0[3]" has no driver File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 63
    Warning (13040): bidirectional pin "GPIO_0[4]" has no driver File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 63
    Warning (13040): bidirectional pin "GPIO_0[5]" has no driver File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 63
    Warning (13040): bidirectional pin "GPIO_0[6]" has no driver File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 63
    Warning (13040): bidirectional pin "GPIO_0[7]" has no driver File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 63
    Warning (13040): bidirectional pin "GPIO_0[8]" has no driver File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 63
    Warning (13040): bidirectional pin "GPIO_0[9]" has no driver File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 63
    Warning (13040): bidirectional pin "GPIO_0[10]" has no driver File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 63
    Warning (13040): bidirectional pin "GPIO_0[11]" has no driver File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 63
    Warning (13040): bidirectional pin "GPIO_0[12]" has no driver File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 63
    Warning (13040): bidirectional pin "GPIO_0[13]" has no driver File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 63
    Warning (13040): bidirectional pin "GPIO_0[14]" has no driver File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 63
    Warning (13040): bidirectional pin "GPIO_0[15]" has no driver File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 63
    Warning (13040): bidirectional pin "GPIO_0[16]" has no driver File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 63
    Warning (13040): bidirectional pin "GPIO_0[17]" has no driver File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 63
    Warning (13040): bidirectional pin "GPIO_0[18]" has no driver File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 63
    Warning (13040): bidirectional pin "GPIO_0[19]" has no driver File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 63
    Warning (13040): bidirectional pin "GPIO_0[20]" has no driver File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 63
    Warning (13040): bidirectional pin "GPIO_0[21]" has no driver File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 63
    Warning (13040): bidirectional pin "GPIO_0[22]" has no driver File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 63
    Warning (13040): bidirectional pin "GPIO_0[23]" has no driver File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 63
    Warning (13040): bidirectional pin "GPIO_0[24]" has no driver File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 63
    Warning (13040): bidirectional pin "GPIO_0[25]" has no driver File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 63
    Warning (13040): bidirectional pin "GPIO_0[26]" has no driver File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 63
    Warning (13040): bidirectional pin "GPIO_0[27]" has no driver File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 63
    Warning (13040): bidirectional pin "GPIO_0[28]" has no driver File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 63
    Warning (13040): bidirectional pin "GPIO_0[29]" has no driver File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 63
    Warning (13040): bidirectional pin "GPIO_0[30]" has no driver File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 63
    Warning (13040): bidirectional pin "GPIO_0[31]" has no driver File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 63
    Warning (13040): bidirectional pin "GPIO_0[32]" has no driver File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 63
    Warning (13040): bidirectional pin "GPIO_0[33]" has no driver File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 63
    Warning (13040): bidirectional pin "GPIO_0[34]" has no driver File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 63
    Warning (13040): bidirectional pin "GPIO_0[35]" has no driver File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 63
    Warning (13040): bidirectional pin "GPIO_1[0]" has no driver File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 64
    Warning (13040): bidirectional pin "GPIO_1[1]" has no driver File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 64
    Warning (13040): bidirectional pin "GPIO_1[2]" has no driver File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 64
    Warning (13040): bidirectional pin "GPIO_1[3]" has no driver File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 64
    Warning (13040): bidirectional pin "GPIO_1[4]" has no driver File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 64
    Warning (13040): bidirectional pin "GPIO_1[5]" has no driver File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 64
    Warning (13040): bidirectional pin "GPIO_1[6]" has no driver File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 64
    Warning (13040): bidirectional pin "GPIO_1[7]" has no driver File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 64
    Warning (13040): bidirectional pin "GPIO_1[8]" has no driver File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 64
    Warning (13040): bidirectional pin "GPIO_1[9]" has no driver File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 64
    Warning (13040): bidirectional pin "GPIO_1[10]" has no driver File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 64
    Warning (13040): bidirectional pin "GPIO_1[11]" has no driver File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 64
    Warning (13040): bidirectional pin "GPIO_1[12]" has no driver File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 64
    Warning (13040): bidirectional pin "GPIO_1[13]" has no driver File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 64
    Warning (13040): bidirectional pin "GPIO_1[14]" has no driver File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 64
    Warning (13040): bidirectional pin "GPIO_1[15]" has no driver File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 64
    Warning (13040): bidirectional pin "GPIO_1[16]" has no driver File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 64
    Warning (13040): bidirectional pin "GPIO_1[17]" has no driver File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 64
    Warning (13040): bidirectional pin "GPIO_1[18]" has no driver File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 64
    Warning (13040): bidirectional pin "GPIO_1[19]" has no driver File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 64
    Warning (13040): bidirectional pin "GPIO_1[20]" has no driver File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 64
    Warning (13040): bidirectional pin "GPIO_1[21]" has no driver File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 64
    Warning (13040): bidirectional pin "GPIO_1[22]" has no driver File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 64
    Warning (13040): bidirectional pin "GPIO_1[23]" has no driver File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 64
    Warning (13040): bidirectional pin "GPIO_1[24]" has no driver File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 64
    Warning (13040): bidirectional pin "GPIO_1[25]" has no driver File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 64
    Warning (13040): bidirectional pin "GPIO_1[26]" has no driver File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 64
    Warning (13040): bidirectional pin "GPIO_1[27]" has no driver File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 64
    Warning (13040): bidirectional pin "GPIO_1[28]" has no driver File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 64
    Warning (13040): bidirectional pin "GPIO_1[29]" has no driver File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 64
    Warning (13040): bidirectional pin "GPIO_1[30]" has no driver File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 64
    Warning (13040): bidirectional pin "GPIO_1[31]" has no driver File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 64
    Warning (13040): bidirectional pin "GPIO_1[32]" has no driver File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 64
    Warning (13040): bidirectional pin "GPIO_1[33]" has no driver File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 64
    Warning (13040): bidirectional pin "GPIO_1[34]" has no driver File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 64
    Warning (13040): bidirectional pin "GPIO_1[35]" has no driver File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 64
    Warning (13040): bidirectional pin "PS2_CLK" has no driver File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 91
    Warning (13040): bidirectional pin "PS2_CLK2" has no driver File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 92
    Warning (13040): bidirectional pin "PS2_DAT" has no driver File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 93
    Warning (13040): bidirectional pin "PS2_DAT2" has no driver File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 94
    Warning (13040): bidirectional pin "SD_CMD" has no driver File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 101
    Warning (13040): bidirectional pin "SD_DATA[0]" has no driver File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 102
    Warning (13040): bidirectional pin "SD_DATA[1]" has no driver File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 102
    Warning (13040): bidirectional pin "SD_DATA[2]" has no driver File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 102
    Warning (13040): bidirectional pin "SD_DATA[3]" has no driver File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 102
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 53
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 67
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 67
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 67
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 67
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 67
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 67
    Warning (13410): Pin "HEX0[6]" is stuck at GND File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 67
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 70
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 70
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 70
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 70
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 70
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 70
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 70
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 73
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 73
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 73
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 73
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 73
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 73
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 73
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 76
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 76
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 76
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 76
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 76
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 76
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 76
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 79
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 79
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 79
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 79
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 79
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 79
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 79
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 82
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 82
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 82
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 82
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 82
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 82
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 82
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 88
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 88
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 88
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 88
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 88
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 88
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 88
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 88
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 88
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 88
    Warning (13410): Pin "SD_CLK" is stuck at GND File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 100
    Warning (13410): Pin "VGA_B[0]" is stuck at GND File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 108
    Warning (13410): Pin "VGA_B[1]" is stuck at GND File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 108
    Warning (13410): Pin "VGA_B[2]" is stuck at GND File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 108
    Warning (13410): Pin "VGA_B[3]" is stuck at GND File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 108
    Warning (13410): Pin "VGA_G[0]" is stuck at GND File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 109
    Warning (13410): Pin "VGA_G[1]" is stuck at GND File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 109
    Warning (13410): Pin "VGA_G[2]" is stuck at GND File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 109
    Warning (13410): Pin "VGA_G[3]" is stuck at GND File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 109
    Warning (13410): Pin "VGA_HS" is stuck at GND File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 110
    Warning (13410): Pin "VGA_R[0]" is stuck at GND File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 111
    Warning (13410): Pin "VGA_R[1]" is stuck at GND File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 111
    Warning (13410): Pin "VGA_R[2]" is stuck at GND File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 111
    Warning (13410): Pin "VGA_R[3]" is stuck at GND File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 111
    Warning (13410): Pin "VGA_VS" is stuck at GND File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 113
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 377 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "pzdyqx:nabboc"
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_SDRAM_Nios_Test.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 15 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 13 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 38
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 41
    Warning (15610): No output dependent on input pin "RESET_N" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 97
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 105
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 105
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 105
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 105
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 105
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 105
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 105
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 105
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 105
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v Line: 105
Info (21057): Implemented 4940 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 21 input pins
    Info (21059): Implemented 91 output pins
    Info (21060): Implemented 98 bidirectional pins
    Info (21061): Implemented 4324 logic cells
    Info (21064): Implemented 401 RAM segments
    Info (21065): Implemented 2 PLLs
    Info (21062): Implemented 2 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 192 warnings
    Info: Peak virtual memory: 5041 megabytes
    Info: Processing ended: Tue Aug 17 16:04:43 2021
    Info: Elapsed time: 00:01:33
    Info: Total CPU time (on all processors): 00:02:06


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_SDRAM_Nios_Test.map.smsg.


