<stg><name>main</name>


<trans_list>

<trans id="24" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="25" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="26" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="27" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="28" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="29" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1" bw="10" op_0_bw="64">
<![CDATA[
entry:0 %t_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="t_loc"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="10" op_0_bw="64">
<![CDATA[
entry:3 %f = alloca i64 1

]]></Node>
<StgValue><ssdm name="f"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="64" op_0_bw="64">
<![CDATA[
entry:4 %w = alloca i64 1

]]></Node>
<StgValue><ssdm name="w"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="64" op_0_bw="64">
<![CDATA[
entry:5 %hist = alloca i64 1

]]></Node>
<StgValue><ssdm name="hist"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="12" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="64" op_3_bw="64">
<![CDATA[
entry:6 %call_ln0 = call void @main_Pipeline_VITIS_LOOP_16_1, i10 %f, i64 %w, i64 %hist

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="13" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="64" op_3_bw="64">
<![CDATA[
entry:6 %call_ln0 = call void @main_Pipeline_VITIS_LOOP_16_1, i10 %f, i64 %w, i64 %hist

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="14" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="10" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:7 %call_ln0 = call void @main_Pipeline_VITIS_LOOP_14_1, i64 %w, i10 %f, i64 %hist

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="15" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="10" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:7 %call_ln0 = call void @main_Pipeline_VITIS_LOOP_14_1, i64 %w, i10 %f, i64 %hist

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="16" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="10" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:8 %call_ln0 = call void @main_Pipeline_VITIS_LOOP_26_2, i64 %hist, i10 %t_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="17" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="10" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:8 %call_ln0 = call void @main_Pipeline_VITIS_LOOP_26_2, i64 %hist, i10 %t_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="18" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="19" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:2 %spectopmodule_ln12 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty

]]></Node>
<StgValue><ssdm name="spectopmodule_ln12"/></StgValue>
</operation>

<operation id="20" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
entry:9 %t_loc_load = load i10 %t_loc

]]></Node>
<StgValue><ssdm name="t_loc_load"/></StgValue>
</operation>

<operation id="21" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:10 %icmp_ln29 = icmp_ne  i10 %t_loc_load, i10 1000

]]></Node>
<StgValue><ssdm name="icmp_ln29"/></StgValue>
</operation>

<operation id="22" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="1">
<![CDATA[
entry:11 %zext_ln34 = zext i1 %icmp_ln29

]]></Node>
<StgValue><ssdm name="zext_ln34"/></StgValue>
</operation>

<operation id="23" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="32">
<![CDATA[
entry:12 %ret_ln34 = ret i32 %zext_ln34

]]></Node>
<StgValue><ssdm name="ret_ln34"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
<dataflow id="31" from="StgValue_30" to="t_loc" fromId="30" toId="8">
</dataflow>
<dataflow id="32" from="StgValue_30" to="f" fromId="30" toId="9">
</dataflow>
<dataflow id="33" from="StgValue_30" to="w" fromId="30" toId="10">
</dataflow>
<dataflow id="34" from="StgValue_30" to="hist" fromId="30" toId="11">
</dataflow>
<dataflow id="36" from="main_Pipeline_VITIS_LOOP_16_1" to="call_ln0" fromId="35" toId="12">
</dataflow>
<dataflow id="37" from="f" to="call_ln0" fromId="9" toId="12">
</dataflow>
<dataflow id="38" from="w" to="call_ln0" fromId="10" toId="12">
</dataflow>
<dataflow id="39" from="hist" to="call_ln0" fromId="11" toId="12">
</dataflow>
<dataflow id="40" from="main_Pipeline_VITIS_LOOP_16_1" to="call_ln0" fromId="35" toId="13">
</dataflow>
<dataflow id="41" from="f" to="call_ln0" fromId="9" toId="13">
</dataflow>
<dataflow id="42" from="w" to="call_ln0" fromId="10" toId="13">
</dataflow>
<dataflow id="43" from="hist" to="call_ln0" fromId="11" toId="13">
</dataflow>
<dataflow id="45" from="main_Pipeline_VITIS_LOOP_14_1" to="call_ln0" fromId="44" toId="14">
</dataflow>
<dataflow id="46" from="w" to="call_ln0" fromId="10" toId="14">
</dataflow>
<dataflow id="47" from="f" to="call_ln0" fromId="9" toId="14">
</dataflow>
<dataflow id="48" from="hist" to="call_ln0" fromId="11" toId="14">
</dataflow>
<dataflow id="49" from="main_Pipeline_VITIS_LOOP_14_1" to="call_ln0" fromId="44" toId="15">
</dataflow>
<dataflow id="50" from="w" to="call_ln0" fromId="10" toId="15">
</dataflow>
<dataflow id="51" from="f" to="call_ln0" fromId="9" toId="15">
</dataflow>
<dataflow id="52" from="hist" to="call_ln0" fromId="11" toId="15">
</dataflow>
<dataflow id="54" from="main_Pipeline_VITIS_LOOP_26_2" to="call_ln0" fromId="53" toId="16">
</dataflow>
<dataflow id="55" from="hist" to="call_ln0" fromId="11" toId="16">
</dataflow>
<dataflow id="56" from="t_loc" to="call_ln0" fromId="8" toId="16">
</dataflow>
<dataflow id="57" from="main_Pipeline_VITIS_LOOP_26_2" to="call_ln0" fromId="53" toId="17">
</dataflow>
<dataflow id="58" from="hist" to="call_ln0" fromId="11" toId="17">
</dataflow>
<dataflow id="59" from="t_loc" to="call_ln0" fromId="8" toId="17">
</dataflow>
<dataflow id="61" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="60" toId="18">
</dataflow>
<dataflow id="63" from="StgValue_62" to="specbitsmap_ln0" fromId="62" toId="18">
</dataflow>
<dataflow id="65" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln12" fromId="64" toId="19">
</dataflow>
<dataflow id="67" from="empty" to="spectopmodule_ln12" fromId="66" toId="19">
</dataflow>
<dataflow id="68" from="t_loc" to="t_loc_load" fromId="8" toId="20">
</dataflow>
<dataflow id="69" from="t_loc_load" to="icmp_ln29" fromId="20" toId="21">
</dataflow>
<dataflow id="71" from="StgValue_70" to="icmp_ln29" fromId="70" toId="21">
</dataflow>
<dataflow id="72" from="icmp_ln29" to="zext_ln34" fromId="21" toId="22">
</dataflow>
<dataflow id="73" from="zext_ln34" to="ret_ln34" fromId="22" toId="23">
</dataflow>
</dataflows>


</stg>
