{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1722587450410 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1722587450410 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug  2 15:30:50 2024 " "Processing started: Fri Aug  2 15:30:50 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1722587450410 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722587450410 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722587450410 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1722587450588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_sram/synthesis/ip_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_sram/synthesis/ip_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 IP_SRAM " "Found entity 1: IP_SRAM" {  } { { "IP_SRAM/synthesis/IP_SRAM.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/IP_SRAM_MEMORY/IP_SRAM/synthesis/IP_SRAM.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722587457039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722587457039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_sram/synthesis/submodules/ip_sram_sram_0.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_sram/synthesis/submodules/ip_sram_sram_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 IP_SRAM_sram_0 " "Found entity 1: IP_SRAM_sram_0" {  } { { "IP_SRAM/synthesis/submodules/IP_SRAM_sram_0.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/IP_SRAM_MEMORY/IP_SRAM/synthesis/submodules/IP_SRAM_sram_0.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722587457040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722587457040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/IP_SRAM_MEMORY/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722587457042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722587457042 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "led_write IP_SRAM_sram_0.v(77) " "Verilog HDL Module Declaration error at IP_SRAM_sram_0.v(77): top module port \"led_write\" is not found in the port list" {  } { { "IP_SRAM/synthesis/submodules/IP_SRAM_sram_0.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/IP_SRAM_MEMORY/IP_SRAM/synthesis/submodules/IP_SRAM_sram_0.v" 77 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1722587457042 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4718 " "Peak virtual memory: 4718 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1722587457088 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Aug  2 15:30:57 2024 " "Processing ended: Fri Aug  2 15:30:57 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1722587457088 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1722587457088 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1722587457088 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1722587457088 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 0 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 0 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1722587457759 ""}
