{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1493293048755 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1493293048758 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 27 17:07:28 2017 " "Processing started: Thu Apr 27 17:07:28 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1493293048758 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493293048758 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off p1 -c p1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off p1 -c p1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493293048758 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1493293048964 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1493293048964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 2 2 " "Found 2 design units, including 2 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER " "Found entity 1: REGISTER" {  } { { "REGISTER.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/REGISTER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493293061145 ""} { "Info" "ISGN_ENTITY_NAME" "2 testREGISTER " "Found entity 2: testREGISTER" {  } { { "REGISTER.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/REGISTER.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493293061145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493293061145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iregister.v 2 2 " "Found 2 design units, including 2 entities, in source file iregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 IREGISTER " "Found entity 1: IREGISTER" {  } { { "IREGISTER.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/IREGISTER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493293061147 ""} { "Info" "ISGN_ENTITY_NAME" "2 testIREGISTER " "Found entity 2: testIREGISTER" {  } { { "IREGISTER.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/IREGISTER.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493293061147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493293061147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 2 2 " "Found 2 design units, including 2 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 COUNTER " "Found entity 1: COUNTER" {  } { { "COUNTER.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/COUNTER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493293061148 ""} { "Info" "ISGN_ENTITY_NAME" "2 testCOUNTER " "Found entity 2: testCOUNTER" {  } { { "COUNTER.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/COUNTER.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493293061148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493293061148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer.v 2 2 " "Found 2 design units, including 2 entities, in source file multiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 MULTIPLEXER " "Found entity 1: MULTIPLEXER" {  } { { "MULTIPLEXER.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/MULTIPLEXER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493293061149 ""} { "Info" "ISGN_ENTITY_NAME" "2 testMULTIPLEXER " "Found entity 2: testMULTIPLEXER" {  } { { "MULTIPLEXER.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/MULTIPLEXER.v" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493293061149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493293061149 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "CONTROLUNIT.v(42) " "Verilog HDL information at CONTROLUNIT.v(42): always construct contains both blocking and non-blocking assignments" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/CONTROLUNIT.v" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1493293061150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 2 2 " "Found 2 design units, including 2 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROLUNIT " "Found entity 1: CONTROLUNIT" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/CONTROLUNIT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493293061150 ""} { "Info" "ISGN_ENTITY_NAME" "2 testCONTROLUNIT " "Found entity 2: testCONTROLUNIT" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/CONTROLUNIT.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493293061150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493293061150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 2 2 " "Found 2 design units, including 2 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 DECODER " "Found entity 1: DECODER" {  } { { "DECODER.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/DECODER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493293061151 ""} { "Info" "ISGN_ENTITY_NAME" "2 testDECODER " "Found entity 2: testDECODER" {  } { { "DECODER.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/DECODER.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493293061151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493293061151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 2 2 " "Found 2 design units, including 2 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493293061152 ""} { "Info" "ISGN_ENTITY_NAME" "2 testALU " "Found entity 2: testALU" {  } { { "ALU.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/ALU.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493293061152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493293061152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 PROCESSOR " "Found entity 1: PROCESSOR" {  } { { "PROCESSOR.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/PROCESSOR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493293061153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493293061153 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CONTROLUNIT " "Elaborating entity \"CONTROLUNIT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1493293061174 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "COUNTERCLR CONTROLUNIT.v(42) " "Verilog HDL Always Construct warning at CONTROLUNIT.v(42): inferring latch(es) for variable \"COUNTERCLR\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/CONTROLUNIT.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1493293061176 "|CONTROLUNIT"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MUXLINE CONTROLUNIT.v(42) " "Verilog HDL Always Construct warning at CONTROLUNIT.v(42): inferring latch(es) for variable \"MUXLINE\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/CONTROLUNIT.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1493293061176 "|CONTROLUNIT"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "REGSELECTORS CONTROLUNIT.v(42) " "Verilog HDL Always Construct warning at CONTROLUNIT.v(42): inferring latch(es) for variable \"REGSELECTORS\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/CONTROLUNIT.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1493293061176 "|CONTROLUNIT"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DONE CONTROLUNIT.v(42) " "Verilog HDL Always Construct warning at CONTROLUNIT.v(42): inferring latch(es) for variable \"DONE\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/CONTROLUNIT.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1493293061177 "|CONTROLUNIT"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ADDSUB CONTROLUNIT.v(42) " "Verilog HDL Always Construct warning at CONTROLUNIT.v(42): inferring latch(es) for variable \"ADDSUB\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/CONTROLUNIT.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1493293061177 "|CONTROLUNIT"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IREN CONTROLUNIT.v(42) " "Verilog HDL Always Construct warning at CONTROLUNIT.v(42): inferring latch(es) for variable \"IREN\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/CONTROLUNIT.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1493293061177 "|CONTROLUNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTERCLR CONTROLUNIT.v(42) " "Inferred latch for \"COUNTERCLR\" at CONTROLUNIT.v(42)" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/CONTROLUNIT.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493293061178 "|CONTROLUNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IREN CONTROLUNIT.v(42) " "Inferred latch for \"IREN\" at CONTROLUNIT.v(42)" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/CONTROLUNIT.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493293061178 "|CONTROLUNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDSUB CONTROLUNIT.v(42) " "Inferred latch for \"ADDSUB\" at CONTROLUNIT.v(42)" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/CONTROLUNIT.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493293061178 "|CONTROLUNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DONE CONTROLUNIT.v(42) " "Inferred latch for \"DONE\" at CONTROLUNIT.v(42)" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/CONTROLUNIT.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493293061179 "|CONTROLUNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REGSELECTORS\[0\] CONTROLUNIT.v(42) " "Inferred latch for \"REGSELECTORS\[0\]\" at CONTROLUNIT.v(42)" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/CONTROLUNIT.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493293061179 "|CONTROLUNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REGSELECTORS\[1\] CONTROLUNIT.v(42) " "Inferred latch for \"REGSELECTORS\[1\]\" at CONTROLUNIT.v(42)" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/CONTROLUNIT.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493293061179 "|CONTROLUNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REGSELECTORS\[2\] CONTROLUNIT.v(42) " "Inferred latch for \"REGSELECTORS\[2\]\" at CONTROLUNIT.v(42)" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/CONTROLUNIT.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493293061179 "|CONTROLUNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REGSELECTORS\[3\] CONTROLUNIT.v(42) " "Inferred latch for \"REGSELECTORS\[3\]\" at CONTROLUNIT.v(42)" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/CONTROLUNIT.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493293061179 "|CONTROLUNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REGSELECTORS\[4\] CONTROLUNIT.v(42) " "Inferred latch for \"REGSELECTORS\[4\]\" at CONTROLUNIT.v(42)" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/CONTROLUNIT.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493293061179 "|CONTROLUNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REGSELECTORS\[5\] CONTROLUNIT.v(42) " "Inferred latch for \"REGSELECTORS\[5\]\" at CONTROLUNIT.v(42)" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/CONTROLUNIT.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493293061179 "|CONTROLUNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REGSELECTORS\[6\] CONTROLUNIT.v(42) " "Inferred latch for \"REGSELECTORS\[6\]\" at CONTROLUNIT.v(42)" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/CONTROLUNIT.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493293061179 "|CONTROLUNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REGSELECTORS\[7\] CONTROLUNIT.v(42) " "Inferred latch for \"REGSELECTORS\[7\]\" at CONTROLUNIT.v(42)" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/CONTROLUNIT.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493293061180 "|CONTROLUNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REGSELECTORS\[8\] CONTROLUNIT.v(42) " "Inferred latch for \"REGSELECTORS\[8\]\" at CONTROLUNIT.v(42)" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/CONTROLUNIT.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493293061180 "|CONTROLUNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REGSELECTORS\[9\] CONTROLUNIT.v(42) " "Inferred latch for \"REGSELECTORS\[9\]\" at CONTROLUNIT.v(42)" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/CONTROLUNIT.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493293061180 "|CONTROLUNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUXLINE\[0\] CONTROLUNIT.v(42) " "Inferred latch for \"MUXLINE\[0\]\" at CONTROLUNIT.v(42)" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/CONTROLUNIT.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493293061180 "|CONTROLUNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUXLINE\[1\] CONTROLUNIT.v(42) " "Inferred latch for \"MUXLINE\[1\]\" at CONTROLUNIT.v(42)" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/CONTROLUNIT.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493293061180 "|CONTROLUNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUXLINE\[2\] CONTROLUNIT.v(42) " "Inferred latch for \"MUXLINE\[2\]\" at CONTROLUNIT.v(42)" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/CONTROLUNIT.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493293061180 "|CONTROLUNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUXLINE\[3\] CONTROLUNIT.v(42) " "Inferred latch for \"MUXLINE\[3\]\" at CONTROLUNIT.v(42)" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/CONTROLUNIT.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493293061180 "|CONTROLUNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUXLINE\[4\] CONTROLUNIT.v(42) " "Inferred latch for \"MUXLINE\[4\]\" at CONTROLUNIT.v(42)" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/CONTROLUNIT.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493293061180 "|CONTROLUNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUXLINE\[5\] CONTROLUNIT.v(42) " "Inferred latch for \"MUXLINE\[5\]\" at CONTROLUNIT.v(42)" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/CONTROLUNIT.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493293061180 "|CONTROLUNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUXLINE\[6\] CONTROLUNIT.v(42) " "Inferred latch for \"MUXLINE\[6\]\" at CONTROLUNIT.v(42)" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/CONTROLUNIT.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493293061180 "|CONTROLUNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUXLINE\[7\] CONTROLUNIT.v(42) " "Inferred latch for \"MUXLINE\[7\]\" at CONTROLUNIT.v(42)" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/CONTROLUNIT.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493293061180 "|CONTROLUNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUXLINE\[8\] CONTROLUNIT.v(42) " "Inferred latch for \"MUXLINE\[8\]\" at CONTROLUNIT.v(42)" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/CONTROLUNIT.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493293061180 "|CONTROLUNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUXLINE\[9\] CONTROLUNIT.v(42) " "Inferred latch for \"MUXLINE\[9\]\" at CONTROLUNIT.v(42)" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/CONTROLUNIT.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493293061181 "|CONTROLUNIT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECODER DECODER:DEC1 " "Elaborating entity \"DECODER\" for hierarchy \"DECODER:DEC1\"" {  } { { "CONTROLUNIT.v" "DEC1" { Text "F:/Work/FPGA/Board/Lab9/P1/CONTROLUNIT.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493293061189 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUXLINE\[0\]\$latch " "Latch MUXLINE\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA COUNTERLINE\[0\] " "Ports D and ENA on the latch are fed by the same signal COUNTERLINE\[0\]" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/CONTROLUNIT.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493293061617 ""}  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/CONTROLUNIT.v" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493293061617 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUXLINE\[1\]\$latch " "Latch MUXLINE\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA COUNTERLINE\[0\] " "Ports D and ENA on the latch are fed by the same signal COUNTERLINE\[0\]" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/CONTROLUNIT.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493293061617 ""}  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/CONTROLUNIT.v" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493293061617 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUXLINE\[2\]\$latch " "Latch MUXLINE\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA COUNTERLINE\[0\] " "Ports D and ENA on the latch are fed by the same signal COUNTERLINE\[0\]" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/CONTROLUNIT.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493293061617 ""}  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/CONTROLUNIT.v" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493293061617 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUXLINE\[3\]\$latch " "Latch MUXLINE\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA COUNTERLINE\[0\] " "Ports D and ENA on the latch are fed by the same signal COUNTERLINE\[0\]" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/CONTROLUNIT.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493293061617 ""}  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/CONTROLUNIT.v" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493293061617 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUXLINE\[4\]\$latch " "Latch MUXLINE\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA COUNTERLINE\[0\] " "Ports D and ENA on the latch are fed by the same signal COUNTERLINE\[0\]" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/CONTROLUNIT.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493293061617 ""}  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/CONTROLUNIT.v" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493293061617 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUXLINE\[5\]\$latch " "Latch MUXLINE\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA COUNTERLINE\[0\] " "Ports D and ENA on the latch are fed by the same signal COUNTERLINE\[0\]" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/CONTROLUNIT.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493293061617 ""}  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/CONTROLUNIT.v" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493293061617 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUXLINE\[6\]\$latch " "Latch MUXLINE\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA COUNTERLINE\[0\] " "Ports D and ENA on the latch are fed by the same signal COUNTERLINE\[0\]" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/CONTROLUNIT.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493293061617 ""}  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/CONTROLUNIT.v" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493293061617 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUXLINE\[7\]\$latch " "Latch MUXLINE\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA COUNTERLINE\[0\] " "Ports D and ENA on the latch are fed by the same signal COUNTERLINE\[0\]" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/CONTROLUNIT.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493293061617 ""}  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/CONTROLUNIT.v" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493293061617 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUXLINE\[9\]\$latch " "Latch MUXLINE\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA COUNTERLINE\[0\] " "Ports D and ENA on the latch are fed by the same signal COUNTERLINE\[0\]" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/CONTROLUNIT.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493293061617 ""}  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/CONTROLUNIT.v" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493293061617 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGSELECTORS\[0\]\$latch " "Latch REGSELECTORS\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA COUNTERLINE\[0\] " "Ports D and ENA on the latch are fed by the same signal COUNTERLINE\[0\]" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/CONTROLUNIT.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493293061617 ""}  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/CONTROLUNIT.v" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493293061617 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGSELECTORS\[1\]\$latch " "Latch REGSELECTORS\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA COUNTERLINE\[0\] " "Ports D and ENA on the latch are fed by the same signal COUNTERLINE\[0\]" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/CONTROLUNIT.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493293061617 ""}  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/CONTROLUNIT.v" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493293061617 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGSELECTORS\[2\]\$latch " "Latch REGSELECTORS\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA COUNTERLINE\[0\] " "Ports D and ENA on the latch are fed by the same signal COUNTERLINE\[0\]" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/CONTROLUNIT.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493293061617 ""}  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/CONTROLUNIT.v" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493293061617 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGSELECTORS\[3\]\$latch " "Latch REGSELECTORS\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA COUNTERLINE\[0\] " "Ports D and ENA on the latch are fed by the same signal COUNTERLINE\[0\]" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/CONTROLUNIT.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493293061617 ""}  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/CONTROLUNIT.v" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493293061617 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGSELECTORS\[4\]\$latch " "Latch REGSELECTORS\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA COUNTERLINE\[0\] " "Ports D and ENA on the latch are fed by the same signal COUNTERLINE\[0\]" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/CONTROLUNIT.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493293061617 ""}  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/CONTROLUNIT.v" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493293061617 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGSELECTORS\[5\]\$latch " "Latch REGSELECTORS\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA COUNTERLINE\[0\] " "Ports D and ENA on the latch are fed by the same signal COUNTERLINE\[0\]" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/CONTROLUNIT.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493293061617 ""}  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/CONTROLUNIT.v" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493293061617 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGSELECTORS\[6\]\$latch " "Latch REGSELECTORS\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA COUNTERLINE\[0\] " "Ports D and ENA on the latch are fed by the same signal COUNTERLINE\[0\]" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/CONTROLUNIT.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493293061618 ""}  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/CONTROLUNIT.v" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493293061618 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGSELECTORS\[7\]\$latch " "Latch REGSELECTORS\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA COUNTERLINE\[0\] " "Ports D and ENA on the latch are fed by the same signal COUNTERLINE\[0\]" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/CONTROLUNIT.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493293061618 ""}  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/CONTROLUNIT.v" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493293061618 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGSELECTORS\[8\]\$latch " "Latch REGSELECTORS\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA COUNTERLINE\[1\] " "Ports D and ENA on the latch are fed by the same signal COUNTERLINE\[1\]" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/CONTROLUNIT.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493293061618 ""}  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/CONTROLUNIT.v" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493293061618 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGSELECTORS\[9\]\$latch " "Latch REGSELECTORS\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA COUNTERLINE\[0\] " "Ports D and ENA on the latch are fed by the same signal COUNTERLINE\[0\]" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/CONTROLUNIT.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493293061618 ""}  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/CONTROLUNIT.v" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493293061618 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ADDSUB\$latch " "Latch ADDSUB\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IRLINE\[6\] " "Ports D and ENA on the latch are fed by the same signal IRLINE\[6\]" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/CONTROLUNIT.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493293061618 ""}  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/CONTROLUNIT.v" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493293061618 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DONE\$latch " "Latch DONE\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA COUNTERLINE\[0\] " "Ports D and ENA on the latch are fed by the same signal COUNTERLINE\[0\]" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/CONTROLUNIT.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493293061618 ""}  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/CONTROLUNIT.v" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493293061618 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "MUXLINE\[8\] GND " "Pin \"MUXLINE\[8\]\" is stuck at GND" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/CONTROLUNIT.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493293061635 "|CONTROLUNIT|MUXLINE[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IREN VCC " "Pin \"IREN\" is stuck at VCC" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/CONTROLUNIT.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493293061635 "|CONTROLUNIT|IREN"} { "Warning" "WMLS_MLS_STUCK_PIN" "COUNTERCLR VCC " "Pin \"COUNTERCLR\" is stuck at VCC" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/CONTROLUNIT.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493293061635 "|CONTROLUNIT|COUNTERCLR"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1493293061635 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1493293061727 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Work/FPGA/Board/Lab9/P1/output_files/p1.map.smsg " "Generated suppressed messages file F:/Work/FPGA/Board/Lab9/P1/output_files/p1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493293062101 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1493293062176 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493293062176 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RESET " "No output dependent on input pin \"RESET\"" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/CONTROLUNIT.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493293062218 "|CONTROLUNIT|RESET"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1493293062218 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "100 " "Implemented 100 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1493293062219 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1493293062219 ""} { "Info" "ICUT_CUT_TM_LCELLS" "63 " "Implemented 63 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1493293062219 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1493293062219 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 55 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 55 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "598 " "Peak virtual memory: 598 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1493293062262 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 27 17:07:42 2017 " "Processing ended: Thu Apr 27 17:07:42 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1493293062262 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1493293062262 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1493293062262 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1493293062262 ""}
