// Seed: 2013929515
module module_0 (
    output supply0 id_0,
    input wire id_1
    , id_24,
    input wand id_2,
    input tri1 id_3,
    output uwire id_4,
    input tri0 id_5,
    output wor id_6,
    input tri0 id_7,
    input supply0 id_8,
    input supply1 id_9,
    input uwire id_10,
    input wand id_11,
    input wor id_12,
    output tri0 id_13,
    output wand id_14,
    input wire id_15,
    output uwire id_16,
    input uwire id_17,
    output uwire id_18,
    input tri0 id_19,
    output wand id_20,
    input tri id_21,
    input tri0 id_22
);
  wire id_25;
endmodule
module module_1 (
    output tri1 id_0,
    input  tri1 id_1
);
  assign id_0 = 1;
  module_0(
      id_0,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1
  );
endmodule
