Jaume Abella , Javier Carretero , Pedro Chaparro , Xavier Vera , Antonio González, Low Vccmin fault-tolerant cache with highly predictable performance, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669128]
Amit Agarwal , Bipul C. Paul , Hamid Mahmoodi , Animesh Datta , Kaushik Roy, A process-tolerant cache architecture for improved yield in nanoscale technologies, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.13 n.1, p.27-38, January 2005[doi>10.1109/TVLSI.2004.840407]
Yuvraj Agarwal, Alex Bishop, Tuck-Boon Chan, Matt Fotjik, Puneet Gupta, Andrew B. Kahng, Liangzhen Lai, Paul Martin, Mani Srivastava, Dennis Sylvester, Lucas Wanner, and Bing Zhang. 2014. RedCooper: Hardware Sensor Enabled Variability Software Testbed for Lifetime Energy Constrained Application. Technical Report. University of California, Los Angeles. DOI:http://www.escholarship.org/uc/item/1c21g217.
Alaa R. Alameldeen , Zeshan Chishti , Chris Wilkerson , Wei Wu , Shih-Lien Lu, Adaptive Cache Design to Enable Reliable Low-Voltage Operation, IEEE Transactions on Computers, v.60 n.1, p.50-63, January 2011[doi>10.1109/TC.2010.207]
Alaa R. Alameldeen , Ilya Wagner , Zeshan Chishti , Wei Wu , Chris Wilkerson , Shih-Lien Lu, Energy-efficient cache design using variable-strength error-correcting codes, Proceedings of the 38th annual international symposium on Computer architecture, June 04-08, 2011, San Jose, California, USA[doi>10.1145/2000064.2000118]
Gene M. Amdahl, Validity of the single processor approach to achieving large scale computing capabilities, Proceedings of the April 18-20, 1967, spring joint computer conference, April 18-20, 1967, Atlantic City, New Jersey[doi>10.1145/1465482.1465560]
Amin Ansari , Shuguang Feng , Shantanu Gupta , Scott Mahlke, Archipelago: A polymorphic cache design for enabling robust near-threshold operation, Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture, p.539-550, February 12-16, 2011
Amin Ansari , Shantanu Gupta , Shuguang Feng , Scott Mahlke, ZerehCache: armoring cache architectures in high defect density technologies, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669127]
Naveen Balasubramonian, Rajeev Muralimanohar, and Norman P. Jouppi. 2009. CACTI 6.0: A Tool to Model Large Caches. Technical Report. HP Laboratories.
Abbas BanaiyanMofrad , Houman Homayoun , Nikil Dutt, FFT-cache: a flexible fault-tolerant cache architecture for ultra low voltage operation, Proceedings of the 14th international conference on Compilers, architectures and synthesis for embedded systems, October 09-14, 2011, Taipei, Taiwan[doi>10.1145/2038698.2038715]
Alessandro Bardine , Manuel Comparetti , Pierfrancesco Foglia , Cosimo Antonio Prete, Evaluation of Leakage Reduction Alternatives for Deep Submicron Dynamic Nonuniform Cache Architecture Caches, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.22 n.1, p.185-190, January 2014[doi>10.1109/TVLSI.2012.2231949]
Luiz André Barroso , Urs Hölzle, The Case for Energy-Proportional Computing, Computer, v.40 n.12, p.33-37, December 2007[doi>10.1109/MC.2007.443]
Urs Hoelzle , Luiz Andre Barroso, The Datacenter as a Computer: An Introduction to the Design of Warehouse-Scale Machines, Morgan and Claypool Publishers, 2009
Nathan Binkert , Bradford Beckmann , Gabriel Black , Steven K. Reinhardt , Ali Saidi , Arkaprava Basu , Joel Hestness , Derek R. Hower , Tushar Krishna , Somayeh Sardashti , Rathijit Sen , Korey Sewell , Muhammad Shoaib , Nilay Vaish , Mark D. Hill , David A. Wood, The gem5 simulator, ACM SIGARCH Computer Architecture News, v.39 n.2, May 2011[doi>10.1145/2024716.2024718]
Bill Bowhill, Blaine Stackhouse, Nevine Nassif, Zibing Yang, Arvind Raghavan, Charles Morganti, Chris Houghton, Dan Krueger, Olivier Franza, Jayen Desai, Jason Crop, Dave Bradley, Chris Bostak, Sal Bhimji, and Matt Becker. 2015. The Xeon Processor E5-2600 v3: A 22nm 18-Core Product Family. In International Solid-State Circuits Conference (ISSCC) Digest of Technical Papers.
Benton H. Calhoun and Anantha Chandrakasan. 2006. A 256kb sub-threshold SRAM in 65nm CMOS. In IEEE International Solid State Circuits Conference (ISSCC) Digest of Technical Papers. 2592--2601.
Arup Chakraborty , Houman Homayoun , Amin Khajeh , Nikil Dutt , Ahmed Eltawil , Fadi Kurdahi, Multicopy Cache: A Highly Energy-Efficient Cache Architecture, ACM Transactions on Embedded Computing Systems (TECS), v.13 n.5s, p.1-27, November 2014[doi>10.1145/2632162]
Leland Chang, David M. Fried, Jack Hergenrother, Jeffrey W. Sleight, Robert H. Dennard, Robert K. Montoye, Lidija Sekaric, Sharee J. McNab, Anna W. Topol, Charlotte D. Adams, Kathryn W. Guarini, and Wilfried Haensch. 2005. Stable SRAM cell design for the 32 nm node and beyond. In Symposium on VLSI Technology Digest of Technical Papers. 128--129.
Meng-Fan Chang, Chien-Fu Chen, Ting-Hao Chang, Chi-Chang Shuai, Yen-Yao Wang, and Hiroyuki Yamauchi. 2015. A 28nm 256kb 6T-SRAM with 280mV improvement in Vmin using a dual-split-control assist scheme. In International Solid-State Circuits Conference (ISSCC) Digest of Technical Papers.
Hsiang-Yun Cheng , Matt Poremba , Narges Shahidi , Ivan Stalev , Mary Jane Irwin , Mahmut Kandemir , Jack Sampson , Yuan Xie, EECache: exploiting design choices in energy-efficient last-level caches for chip multiprocessors, Proceedings of the 2014 international symposium on Low power electronics and design, August 11-13, 2014, La Jolla, California, USA[doi>10.1145/2627369.2627661]
Aparna Mandke Dani , Bharadwaj Amrutur , Y. N. Srikant, Toward a Scalable Working Set Size Estimation Method and Its Application for Chip Multiprocessors, IEEE Transactions on Computers, v.63 n.6, p.1567-1579, June 2014[doi>10.1109/TC.2012.291]
Howard David , Chris Fallin , Eugene Gorbatov , Ulf R. Hanebutte , Onur Mutlu, Memory power management via dynamic voltage/frequency scaling, Proceedings of the 8th ACM international conference on Autonomic computing, June 14-18, 2011, Karlsruhe, Germany[doi>10.1145/1998582.1998590]
Qingyuan Deng , David Meisner , Abhishek Bhattacharjee , Thomas F. Wenisch , Ricardo Bianchini, CoScale: Coordinating CPU and Memory System DVFS in Server Systems, Proceedings of the 2012 45th Annual IEEE/ACM International Symposium on Microarchitecture, p.143-154, December 01-05, 2012, Vancouver, B.C., CANADA[doi>10.1109/MICRO.2012.22]
Qingyuan Deng , David Meisner , Luiz Ramos , Thomas F. Wenisch , Ricardo Bianchini, MemScale: active low-power modes for main memory, Proceedings of the sixteenth international conference on Architectural support for programming languages and operating systems, March 05-11, 2011, Newport Beach, California, USA[doi>10.1145/1950365.1950392]
Ashutosh S. Dhodapkar , James E. Smith, Managing multi-configuration hardware via dynamic working set analysis, Proceedings of the 29th annual international symposium on Computer architecture, May 25-29, 2002, Anchorage, Alaska
Ashutosh S. Dhodapkar , James E. Smith, Comparing Program Phase Detection Techniques, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.217, December 03-05, 2003
Nikil Dutt , Puneet Gupta , Alex Nicolau , Abbas BanaiyanMofrad , Mark Gottscho , Majid Shoushtari, Multi-Layer Memory Resiliency, Proceedings of the 51st Annual Design Automation Conference, p.1-6, June 01-05, 2014, San Francisco, CA, USA[doi>10.1145/2593069.2596684]
Behzad Ebrahimi, Reza Asadpour, Ali Afzali-Kusha, and Massoud Pedram. 2015. A FinFET SRAM cell design with BTI robustness at high supply voltages and high yield at low supply voltages. International Journal of Circuit Theory and Applications (Jan. 2015), DOI:10.1002/cta.2057.
Hadi Esmaeilzadeh , Emily Blem , Renee St. Amant , Karthikeyan Sankaralingam , Doug Burger, Dark silicon and the end of multicore scaling, Proceedings of the 38th annual international symposium on Computer architecture, June 04-08, 2011, San Jose, California, USA[doi>10.1145/2000064.2000108]
Xiaobo Fan , Carla S. Ellis , Alvin R. Lebeck, The synergy between power-aware memory systems and processor voltage scaling, Proceedings of the Third international conference on Power - Aware Computer Systems, December 01, 2003, San Diego, CA[doi>10.1007/978-3-540-28641-7_12]
Alexandra Ferrerón , Darío Suárez-Gracia , Jesús Alastruey-Benedé , Teresa Monreal , Víctor Viñals, Block Disabling Characterization and Improvements in CMPs Operating at Ultra-low Voltages, Proceedings of the 2014 IEEE 26th International Symposium on Computer Architecture and High Performance Computing, p.238-245, October 22-24, 2014[doi>10.1109/SBAC-PAD.2014.12]
Krisztián Flautner , Nam Sung Kim , Steve Martin , David Blaauw , Trevor Mudge, Drowsy caches: simple techniques for reducing leakage power, Proceedings of the 29th annual international symposium on Computer architecture, May 25-29, 2002, Anchorage, Alaska
Hamid Reza Ghasemi , Stark C. Draper , Nam Sung Kim, Low-voltage on-chip cache architecture using heterogeneous cell sizes for high-performance processors, Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture, p.38-49, February 12-16, 2011
Mark Gottscho , Abbas BanaiyanMofrad , Nikil Dutt , Alex Nicolau , Puneet Gupta, Power / Capacity Scaling: Energy Savings With Simple Fault-Tolerant Caches, Proceedings of the 51st Annual Design Automation Conference, p.1-6, June 01-05, 2014, San Francisco, CA, USA[doi>10.1145/2593069.2593184]
Puneet Gupta , Yuvraj Agarwal , Lara Dolecek , Nikil Dutt , Rajesh K. Gupta , Rakesh Kumar , Subhasish Mitra , Alexandru Nicolau , Tajana Simunic Rosing , Mani B. Srivastava , Steven Swanson , Dennis Sylvester, Underdesigned and Opportunistic Computing in Presence of Hardware Variability, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.32 n.1, p.8-23, January 2013[doi>10.1109/TCAD.2012.2223467]
Said Hamdioui , Ad J. van de Goor , Mike Rodgers, March SS: A Test for All Static Simple RAM Faults, Proceedings of the The 2002 IEEE International Workshop on Memory Technology, Design and Testing, p.95, July 10-12, 2002
Yinhe Han, Ying Wang, Huawei Li, and Xiaowei Li. 2013. Enabling near-threshold voltage (NTV) operation in multi-VDD cache for power reduction. In Proceedings of the International Symposium on Circuits and Systems (ISCAS). 337--340.
John L. Hennessy , David A. Patterson, Computer Architecture, Fifth Edition: A Quantitative Approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2011
Farrukh Hijaz , Omer Khan, NUCA-L1: A Non-Uniform Access Latency Level-1 Cache Architecture for Multicores Operating at Near-Threshold Voltages, ACM Transactions on Architecture and Code Optimization (TACO), v.11 n.3, p.1-28, October 2014[doi>10.1145/2631918]
Mohammed Abid Hussain , Madhu Mutyam, Block remap with turnoff: a variation-tolerant cache design technique, Proceedings of the 2008 Asia and South Pacific Design Automation Conference, January 21-24, 2008, Seoul, Korea
Jangwoo Kim , Nikos Hardavellas , Ken Mai , Babak Falsafi , James Hoe, Multi-bit Error Tolerant Caches Using Two-Dimensional Error Coding, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.197-209, December 01-05, 2007[doi>10.1109/MICRO.2007.28]
Seokjoong Kim and Matthew R. Guthaus. 2013. SEU-aware low-power memories using a multiple supply voltage array architecture. In Proceedings of the International Conference on Very Large Scale Integration (VLSI-SoC) (IFIP Advances in Information and Communication Technology), Andreas Burg, Aye Cokun, Matthew Guthaus, Srinivas Katkoori, and Ricardo Reis (Eds.), Vol. 418. Springer, Berlin, 181--195.
Cheng-Kok Koh , Weng-Fai Wong , Yiran Chen , Hai Li, The salvage cache: a fault-tolerant cache architecture for next-generation memory technologies, Proceedings of the 2009 IEEE international conference on Computer design, October 04-07, 2009, Lake Tahoe, California, USA
Animesh Kumar , Jan Rabaey , Kannan Ramchandran, SRAM supply voltage scaling: A reliability perspective, Proceedings of the 2009 10th International Symposium on Quality of Electronic Design, p.782-787, March 16-18, 2009[doi>10.1109/ISQED.2009.4810392]
Liangzhen Lai and Puneet Gupta. 2014. Accurate and inexpensive performance monitoring for variability-aware systems. In Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC). 467--473.
Yanjing Li , Samy Makar , Subhasish Mitra, CASP: concurrent autonomous chip self-test using stored test patterns, Proceedings of the conference on Design, automation and test in Europe, March 10-14, 2008, Munich, Germany[doi>10.1145/1403375.1403590]
Tayyeb Mahmood, Seokin Hong, and Soontae Kim. 2014. Ensuring cache reliability and energy scaling at near-threshold voltage with macho. IEEE Transactions on Computers (TC) 64, 6 (2014), 1694--1706.
Sparsh Mittal. 2014. A survey of architectural techniques for improving cache power efficiency. Sustainable Computing: Informatics and Systems 4, 1 (2014), 33--43.
Baker S. Mohammad, Hani Saleh, and Mohammed Ismail. 2014. Design methodologies for yield enhancement and power efficiency in SRAM-based SoCs. IEEE Transactions on Very Large Scale Integration Systems (TVLSI) PP, 99 (2014), 1.
Serkan Ozdemir , Debjit Sinha , Gokhan Memik , Jonathan Adams , Hai Zhou, Yield-Aware Cache Architectures, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.15-25, December 09-13, 2006[doi>10.1109/MICRO.2006.52]
Michael Powell , Se-Hyun Yang , Babak Falsafi , Kaushik Roy , T. N. Vijaykumar, Gated-Vdd: a circuit technique to reduce leakage in deep-submicron cache memories, Proceedings of the 2000 international symposium on Low power electronics and design, p.90-95, July 25-27, 2000, Rapallo, Italy[doi>10.1145/344166.344526]
Jungyul Pyo, Youngmin Shin, Hoi-Jin Lee, Sung-il Bae, Min-su Kim, Kwangil Kim, Ken Shin, Yohan Kwon, Heungchul Oh, Jaeyoung Lim, Dong-wook Lee, Jongho Lee, Inpyo Hong, Kyungkuk Chae, Heon-Hee Lee, Sung-Wook Lee, Seongho Song, Chung-Hee Kim, Jin-Soo Park, Heesoo Kim, Sunghee Yun, Uk-Rae Cho, Jae Cheol Son, and Sungho Park. 2015. 20nm high-k metal-gate heterogeneous 64b quad-core CPUs and hexa-core GPU for high-performance and energy-efficient mobile application processor. In International Solid-State Circuits Conference (ISSCC) Digest of Technical Papers.
Moinuddin K. Qureshi , Zeshan Chishti, Operating SECDED-based caches at ultra-low voltage with FLAIR, Proceedings of the 2013 43rd Annual IEEE/IFIP International Conference on Dependable Systems and Networks (DSN), p.1-11, June 24-27, 2013[doi>10.1109/DSN.2013.6575314]
Daniele Rossi, Nicola Timoncini, Michael Spica, and Cecilia Metra. 2011. Error correcting code analysis for cache memory high reliability and performance. In Design, Automation, and Test in Europe (DATE). 1--6.
Daniel Sánchez , Yiannakis Sazeides , Juan M. Cebrián , José M. García , Juan L. Aragón, Modeling the impact of permanent faults in caches, ACM Transactions on Architecture and Code Optimization (TACO), v.10 n.4, p.1-23, December 2013[doi>10.1145/2541228.2541236]
Avesta Sasan, Houman Homayoun, Kiarash Amiri, Ahmed Eltawil, and Fadi Kudahi. 2012. History and variation trained cache (HVT-cache): A process variation aware and fine grain voltage scalable cache with active access history monitoring. In Proceedings of the International Symposium on Quality Electronic Design (ISQED). 498--505.
Avesta Sasan , Houman Homayoun , Ahmed Eltawil , Fadi Kurdahi, A fault tolerant cache architecture for sub 500mV operation: resizable data composer cache (RDC-cache), Proceedings of the 2009 international conference on Compilers, architecture, and synthesis for embedded systems, October 11-16, 2009, Grenoble, France[doi>10.1145/1629395.1629431]
Bianca Schroeder , Eduardo Pinheiro , Wolf-Dietrich Weber, DRAM errors in the wild: a large-scale field study, Communications of the ACM, v.54 n.2, February 2011[doi>10.1145/1897816.1897844]
Philip P. Shirvani , Edward J. McCluskey, PADded Cache: A New Fault-Tolerance Technique for Cache Memories, Proceedings of the 1999 17TH IEEE VLSI Test Symposium, p.440, April 26-30, 1999
Mahmut E. Sinangil, Hugh Mair, and Anantha P. Chandrakasan. 2011. A 28nm high-density 6T SRAM with optimized peripheral-assist circuits for operation down to 0.6V. In International Solid-State Circuits Conference (ISSCC) Digest of Technical Papers. 260--262.
Jawar Singh, Dhiraj K. Pradhan, Simon Hollis, and Saraju P. Mohanty. 2008. A single ended 6T SRAM cell design for ultra-low-voltage applications. IEICE Electronics Express 5, 18 (2008), 750--755.
Vilas Sridharan and Dean Liberty. 2012. A Field Study of DRAM Errors. Technical Report. AMD.
Naveen Verma and Anantha P. Chandrakasan. 2008. A 256 kb 65 nm 8T subthreshold SRAM employing sense-amplifier redundancy. IEEE Journal of Solid-State Circuits (JSSC) 43, 1 (2008), 141--149.
Jiajing Wang , Benton H. Calhoun, Minimum Supply Voltage and Yield Estimation for Large SRAMs Under Parametric Variations, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.19 n.11, p.2120-2125, November 2011[doi>10.1109/TVLSI.2010.2071890]
Po-Hao Wang, Wei-Chung Cheng, Yung-Hui Yu, Tang-Chieh Kao, Chi-Lun Tsai, Pei-Yao Chang, Tay-Jyi Lin, Jinn-Shyan Wang, and Tien-Fu Chen. 2013. Variation-aware and adaptive-latency accesses for reliable low voltage caches. In Proceedings of the International Conference on Very Large Scale Integration (VLSI-SoC). 358--363.
Neil Weste , David Harris, CMOS VLSI Design: A Circuits and Systems Perspective, Addison-Wesley Publishing Company, 2010
Chris Wilkerson , Hongliang Gao , Alaa R. Alameldeen , Zeshan Chishti , Muhammad Khellah , Shih-Lien Lu, Trading off Cache Capacity for Reliability to Enable Low Voltage Operation, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.203-214, June 21-25, 2008[doi>10.1109/ISCA.2008.22]
Meilin Zhang, Vladimir M. Stojanovic, and Paul Ampadu. 2012. Reliable ultra-low-voltage cache design for many-core systems. IEEE Transactions on Circuits and Systems II: Express Briefs 59, 12 (2012), 858--862.
