Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Sep 28 14:47:03 2023
| Host         : ECE419-6V259R3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file dig_clock_top_timing_summary_routed.rpt -pb dig_clock_top_timing_summary_routed.pb -rpx dig_clock_top_timing_summary_routed.rpx -warn_on_violation
| Design       : dig_clock_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.378        0.000                      0                  149        0.244        0.000                      0                  149        4.500        0.000                       0                    70  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.378        0.000                      0                  149        0.244        0.000                      0                  149        4.500        0.000                       0                    70  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.378ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.244ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.378ns  (required time - arrival time)
  Source:                 CLOCK/ENB/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/ENB/q_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.836ns  (logic 1.272ns (26.303%)  route 3.564ns (73.697%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.712     5.315    CLOCK/ENB/clk_IBUF_BUFG
    SLICE_X6Y80          FDRE                                         r  CLOCK/ENB/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDRE (Prop_fdre_C_Q)         0.518     5.833 f  CLOCK/ENB/q_reg[8]/Q
                         net (fo=2, routed)           1.107     6.939    CLOCK/ENB/q_reg[8]
    SLICE_X5Y82          LUT4 (Prop_lut4_I1_O)        0.124     7.063 f  CLOCK/ENB/q[3]_i_8/O
                         net (fo=2, routed)           0.676     7.739    CLOCK/ENB/q[3]_i_8_n_0
    SLICE_X5Y82          LUT5 (Prop_lut5_I4_O)        0.152     7.891 f  CLOCK/ENB/h0[3]_i_10/O
                         net (fo=1, routed)           0.154     8.046    CLOCK/ENB/h0[3]_i_10_n_0
    SLICE_X5Y82          LUT6 (Prop_lut6_I0_O)        0.326     8.372 f  CLOCK/ENB/h0[3]_i_6/O
                         net (fo=6, routed)           0.828     9.199    CLOCK/ENB/q_reg[3]_0
    SLICE_X5Y80          LUT2 (Prop_lut2_I1_O)        0.152     9.351 r  CLOCK/ENB/q[0]_i_1__4/O
                         net (fo=27, routed)          0.799    10.151    CLOCK/ENB/q[0]_i_1__4_n_0
    SLICE_X6Y84          FDRE                                         r  CLOCK/ENB/q_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.597    15.020    CLOCK/ENB/clk_IBUF_BUFG
    SLICE_X6Y84          FDRE                                         r  CLOCK/ENB/q_reg[24]/C
                         clock pessimism              0.276    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X6Y84          FDRE (Setup_fdre_C_R)       -0.732    14.528    CLOCK/ENB/q_reg[24]
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                         -10.151    
  -------------------------------------------------------------------
                         slack                                  4.378    

Slack (MET) :             4.378ns  (required time - arrival time)
  Source:                 CLOCK/ENB/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/ENB/q_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.836ns  (logic 1.272ns (26.303%)  route 3.564ns (73.697%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.712     5.315    CLOCK/ENB/clk_IBUF_BUFG
    SLICE_X6Y80          FDRE                                         r  CLOCK/ENB/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDRE (Prop_fdre_C_Q)         0.518     5.833 f  CLOCK/ENB/q_reg[8]/Q
                         net (fo=2, routed)           1.107     6.939    CLOCK/ENB/q_reg[8]
    SLICE_X5Y82          LUT4 (Prop_lut4_I1_O)        0.124     7.063 f  CLOCK/ENB/q[3]_i_8/O
                         net (fo=2, routed)           0.676     7.739    CLOCK/ENB/q[3]_i_8_n_0
    SLICE_X5Y82          LUT5 (Prop_lut5_I4_O)        0.152     7.891 f  CLOCK/ENB/h0[3]_i_10/O
                         net (fo=1, routed)           0.154     8.046    CLOCK/ENB/h0[3]_i_10_n_0
    SLICE_X5Y82          LUT6 (Prop_lut6_I0_O)        0.326     8.372 f  CLOCK/ENB/h0[3]_i_6/O
                         net (fo=6, routed)           0.828     9.199    CLOCK/ENB/q_reg[3]_0
    SLICE_X5Y80          LUT2 (Prop_lut2_I1_O)        0.152     9.351 r  CLOCK/ENB/q[0]_i_1__4/O
                         net (fo=27, routed)          0.799    10.151    CLOCK/ENB/q[0]_i_1__4_n_0
    SLICE_X6Y84          FDRE                                         r  CLOCK/ENB/q_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.597    15.020    CLOCK/ENB/clk_IBUF_BUFG
    SLICE_X6Y84          FDRE                                         r  CLOCK/ENB/q_reg[25]/C
                         clock pessimism              0.276    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X6Y84          FDRE (Setup_fdre_C_R)       -0.732    14.528    CLOCK/ENB/q_reg[25]
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                         -10.151    
  -------------------------------------------------------------------
                         slack                                  4.378    

Slack (MET) :             4.378ns  (required time - arrival time)
  Source:                 CLOCK/ENB/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/ENB/q_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.836ns  (logic 1.272ns (26.303%)  route 3.564ns (73.697%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.712     5.315    CLOCK/ENB/clk_IBUF_BUFG
    SLICE_X6Y80          FDRE                                         r  CLOCK/ENB/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDRE (Prop_fdre_C_Q)         0.518     5.833 f  CLOCK/ENB/q_reg[8]/Q
                         net (fo=2, routed)           1.107     6.939    CLOCK/ENB/q_reg[8]
    SLICE_X5Y82          LUT4 (Prop_lut4_I1_O)        0.124     7.063 f  CLOCK/ENB/q[3]_i_8/O
                         net (fo=2, routed)           0.676     7.739    CLOCK/ENB/q[3]_i_8_n_0
    SLICE_X5Y82          LUT5 (Prop_lut5_I4_O)        0.152     7.891 f  CLOCK/ENB/h0[3]_i_10/O
                         net (fo=1, routed)           0.154     8.046    CLOCK/ENB/h0[3]_i_10_n_0
    SLICE_X5Y82          LUT6 (Prop_lut6_I0_O)        0.326     8.372 f  CLOCK/ENB/h0[3]_i_6/O
                         net (fo=6, routed)           0.828     9.199    CLOCK/ENB/q_reg[3]_0
    SLICE_X5Y80          LUT2 (Prop_lut2_I1_O)        0.152     9.351 r  CLOCK/ENB/q[0]_i_1__4/O
                         net (fo=27, routed)          0.799    10.151    CLOCK/ENB/q[0]_i_1__4_n_0
    SLICE_X6Y84          FDRE                                         r  CLOCK/ENB/q_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.597    15.020    CLOCK/ENB/clk_IBUF_BUFG
    SLICE_X6Y84          FDRE                                         r  CLOCK/ENB/q_reg[26]/C
                         clock pessimism              0.276    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X6Y84          FDRE (Setup_fdre_C_R)       -0.732    14.528    CLOCK/ENB/q_reg[26]
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                         -10.151    
  -------------------------------------------------------------------
                         slack                                  4.378    

Slack (MET) :             4.441ns  (required time - arrival time)
  Source:                 CLOCK/ENB/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/ENB/q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.792ns  (logic 1.272ns (26.545%)  route 3.520ns (73.455%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.712     5.315    CLOCK/ENB/clk_IBUF_BUFG
    SLICE_X6Y80          FDRE                                         r  CLOCK/ENB/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDRE (Prop_fdre_C_Q)         0.518     5.833 f  CLOCK/ENB/q_reg[8]/Q
                         net (fo=2, routed)           1.107     6.939    CLOCK/ENB/q_reg[8]
    SLICE_X5Y82          LUT4 (Prop_lut4_I1_O)        0.124     7.063 f  CLOCK/ENB/q[3]_i_8/O
                         net (fo=2, routed)           0.676     7.739    CLOCK/ENB/q[3]_i_8_n_0
    SLICE_X5Y82          LUT5 (Prop_lut5_I4_O)        0.152     7.891 f  CLOCK/ENB/h0[3]_i_10/O
                         net (fo=1, routed)           0.154     8.046    CLOCK/ENB/h0[3]_i_10_n_0
    SLICE_X5Y82          LUT6 (Prop_lut6_I0_O)        0.326     8.372 f  CLOCK/ENB/h0[3]_i_6/O
                         net (fo=6, routed)           0.828     9.199    CLOCK/ENB/q_reg[3]_0
    SLICE_X5Y80          LUT2 (Prop_lut2_I1_O)        0.152     9.351 r  CLOCK/ENB/q[0]_i_1__4/O
                         net (fo=27, routed)          0.755    10.106    CLOCK/ENB/q[0]_i_1__4_n_0
    SLICE_X6Y80          FDRE                                         r  CLOCK/ENB/q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.592    15.015    CLOCK/ENB/clk_IBUF_BUFG
    SLICE_X6Y80          FDRE                                         r  CLOCK/ENB/q_reg[10]/C
                         clock pessimism              0.300    15.315    
                         clock uncertainty           -0.035    15.279    
    SLICE_X6Y80          FDRE (Setup_fdre_C_R)       -0.732    14.547    CLOCK/ENB/q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.547    
                         arrival time                         -10.106    
  -------------------------------------------------------------------
                         slack                                  4.441    

Slack (MET) :             4.441ns  (required time - arrival time)
  Source:                 CLOCK/ENB/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/ENB/q_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.792ns  (logic 1.272ns (26.545%)  route 3.520ns (73.455%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.712     5.315    CLOCK/ENB/clk_IBUF_BUFG
    SLICE_X6Y80          FDRE                                         r  CLOCK/ENB/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDRE (Prop_fdre_C_Q)         0.518     5.833 f  CLOCK/ENB/q_reg[8]/Q
                         net (fo=2, routed)           1.107     6.939    CLOCK/ENB/q_reg[8]
    SLICE_X5Y82          LUT4 (Prop_lut4_I1_O)        0.124     7.063 f  CLOCK/ENB/q[3]_i_8/O
                         net (fo=2, routed)           0.676     7.739    CLOCK/ENB/q[3]_i_8_n_0
    SLICE_X5Y82          LUT5 (Prop_lut5_I4_O)        0.152     7.891 f  CLOCK/ENB/h0[3]_i_10/O
                         net (fo=1, routed)           0.154     8.046    CLOCK/ENB/h0[3]_i_10_n_0
    SLICE_X5Y82          LUT6 (Prop_lut6_I0_O)        0.326     8.372 f  CLOCK/ENB/h0[3]_i_6/O
                         net (fo=6, routed)           0.828     9.199    CLOCK/ENB/q_reg[3]_0
    SLICE_X5Y80          LUT2 (Prop_lut2_I1_O)        0.152     9.351 r  CLOCK/ENB/q[0]_i_1__4/O
                         net (fo=27, routed)          0.755    10.106    CLOCK/ENB/q[0]_i_1__4_n_0
    SLICE_X6Y80          FDRE                                         r  CLOCK/ENB/q_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.592    15.015    CLOCK/ENB/clk_IBUF_BUFG
    SLICE_X6Y80          FDRE                                         r  CLOCK/ENB/q_reg[11]/C
                         clock pessimism              0.300    15.315    
                         clock uncertainty           -0.035    15.279    
    SLICE_X6Y80          FDRE (Setup_fdre_C_R)       -0.732    14.547    CLOCK/ENB/q_reg[11]
  -------------------------------------------------------------------
                         required time                         14.547    
                         arrival time                         -10.106    
  -------------------------------------------------------------------
                         slack                                  4.441    

Slack (MET) :             4.441ns  (required time - arrival time)
  Source:                 CLOCK/ENB/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/ENB/q_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.792ns  (logic 1.272ns (26.545%)  route 3.520ns (73.455%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.712     5.315    CLOCK/ENB/clk_IBUF_BUFG
    SLICE_X6Y80          FDRE                                         r  CLOCK/ENB/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDRE (Prop_fdre_C_Q)         0.518     5.833 f  CLOCK/ENB/q_reg[8]/Q
                         net (fo=2, routed)           1.107     6.939    CLOCK/ENB/q_reg[8]
    SLICE_X5Y82          LUT4 (Prop_lut4_I1_O)        0.124     7.063 f  CLOCK/ENB/q[3]_i_8/O
                         net (fo=2, routed)           0.676     7.739    CLOCK/ENB/q[3]_i_8_n_0
    SLICE_X5Y82          LUT5 (Prop_lut5_I4_O)        0.152     7.891 f  CLOCK/ENB/h0[3]_i_10/O
                         net (fo=1, routed)           0.154     8.046    CLOCK/ENB/h0[3]_i_10_n_0
    SLICE_X5Y82          LUT6 (Prop_lut6_I0_O)        0.326     8.372 f  CLOCK/ENB/h0[3]_i_6/O
                         net (fo=6, routed)           0.828     9.199    CLOCK/ENB/q_reg[3]_0
    SLICE_X5Y80          LUT2 (Prop_lut2_I1_O)        0.152     9.351 r  CLOCK/ENB/q[0]_i_1__4/O
                         net (fo=27, routed)          0.755    10.106    CLOCK/ENB/q[0]_i_1__4_n_0
    SLICE_X6Y80          FDRE                                         r  CLOCK/ENB/q_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.592    15.015    CLOCK/ENB/clk_IBUF_BUFG
    SLICE_X6Y80          FDRE                                         r  CLOCK/ENB/q_reg[8]/C
                         clock pessimism              0.300    15.315    
                         clock uncertainty           -0.035    15.279    
    SLICE_X6Y80          FDRE (Setup_fdre_C_R)       -0.732    14.547    CLOCK/ENB/q_reg[8]
  -------------------------------------------------------------------
                         required time                         14.547    
                         arrival time                         -10.106    
  -------------------------------------------------------------------
                         slack                                  4.441    

Slack (MET) :             4.441ns  (required time - arrival time)
  Source:                 CLOCK/ENB/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/ENB/q_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.792ns  (logic 1.272ns (26.545%)  route 3.520ns (73.455%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.712     5.315    CLOCK/ENB/clk_IBUF_BUFG
    SLICE_X6Y80          FDRE                                         r  CLOCK/ENB/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDRE (Prop_fdre_C_Q)         0.518     5.833 f  CLOCK/ENB/q_reg[8]/Q
                         net (fo=2, routed)           1.107     6.939    CLOCK/ENB/q_reg[8]
    SLICE_X5Y82          LUT4 (Prop_lut4_I1_O)        0.124     7.063 f  CLOCK/ENB/q[3]_i_8/O
                         net (fo=2, routed)           0.676     7.739    CLOCK/ENB/q[3]_i_8_n_0
    SLICE_X5Y82          LUT5 (Prop_lut5_I4_O)        0.152     7.891 f  CLOCK/ENB/h0[3]_i_10/O
                         net (fo=1, routed)           0.154     8.046    CLOCK/ENB/h0[3]_i_10_n_0
    SLICE_X5Y82          LUT6 (Prop_lut6_I0_O)        0.326     8.372 f  CLOCK/ENB/h0[3]_i_6/O
                         net (fo=6, routed)           0.828     9.199    CLOCK/ENB/q_reg[3]_0
    SLICE_X5Y80          LUT2 (Prop_lut2_I1_O)        0.152     9.351 r  CLOCK/ENB/q[0]_i_1__4/O
                         net (fo=27, routed)          0.755    10.106    CLOCK/ENB/q[0]_i_1__4_n_0
    SLICE_X6Y80          FDRE                                         r  CLOCK/ENB/q_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.592    15.015    CLOCK/ENB/clk_IBUF_BUFG
    SLICE_X6Y80          FDRE                                         r  CLOCK/ENB/q_reg[9]/C
                         clock pessimism              0.300    15.315    
                         clock uncertainty           -0.035    15.279    
    SLICE_X6Y80          FDRE (Setup_fdre_C_R)       -0.732    14.547    CLOCK/ENB/q_reg[9]
  -------------------------------------------------------------------
                         required time                         14.547    
                         arrival time                         -10.106    
  -------------------------------------------------------------------
                         slack                                  4.441    

Slack (MET) :             4.450ns  (required time - arrival time)
  Source:                 CLOCK/ENB/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/ENB/q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.758ns  (logic 1.272ns (26.735%)  route 3.486ns (73.265%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.712     5.315    CLOCK/ENB/clk_IBUF_BUFG
    SLICE_X6Y80          FDRE                                         r  CLOCK/ENB/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDRE (Prop_fdre_C_Q)         0.518     5.833 f  CLOCK/ENB/q_reg[8]/Q
                         net (fo=2, routed)           1.107     6.939    CLOCK/ENB/q_reg[8]
    SLICE_X5Y82          LUT4 (Prop_lut4_I1_O)        0.124     7.063 f  CLOCK/ENB/q[3]_i_8/O
                         net (fo=2, routed)           0.676     7.739    CLOCK/ENB/q[3]_i_8_n_0
    SLICE_X5Y82          LUT5 (Prop_lut5_I4_O)        0.152     7.891 f  CLOCK/ENB/h0[3]_i_10/O
                         net (fo=1, routed)           0.154     8.046    CLOCK/ENB/h0[3]_i_10_n_0
    SLICE_X5Y82          LUT6 (Prop_lut6_I0_O)        0.326     8.372 f  CLOCK/ENB/h0[3]_i_6/O
                         net (fo=6, routed)           0.828     9.199    CLOCK/ENB/q_reg[3]_0
    SLICE_X5Y80          LUT2 (Prop_lut2_I1_O)        0.152     9.351 r  CLOCK/ENB/q[0]_i_1__4/O
                         net (fo=27, routed)          0.721    10.072    CLOCK/ENB/q[0]_i_1__4_n_0
    SLICE_X6Y78          FDRE                                         r  CLOCK/ENB/q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.591    15.014    CLOCK/ENB/clk_IBUF_BUFG
    SLICE_X6Y78          FDRE                                         r  CLOCK/ENB/q_reg[0]/C
                         clock pessimism              0.276    15.290    
                         clock uncertainty           -0.035    15.254    
    SLICE_X6Y78          FDRE (Setup_fdre_C_R)       -0.732    14.522    CLOCK/ENB/q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.522    
                         arrival time                         -10.072    
  -------------------------------------------------------------------
                         slack                                  4.450    

Slack (MET) :             4.450ns  (required time - arrival time)
  Source:                 CLOCK/ENB/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/ENB/q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.758ns  (logic 1.272ns (26.735%)  route 3.486ns (73.265%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.712     5.315    CLOCK/ENB/clk_IBUF_BUFG
    SLICE_X6Y80          FDRE                                         r  CLOCK/ENB/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDRE (Prop_fdre_C_Q)         0.518     5.833 f  CLOCK/ENB/q_reg[8]/Q
                         net (fo=2, routed)           1.107     6.939    CLOCK/ENB/q_reg[8]
    SLICE_X5Y82          LUT4 (Prop_lut4_I1_O)        0.124     7.063 f  CLOCK/ENB/q[3]_i_8/O
                         net (fo=2, routed)           0.676     7.739    CLOCK/ENB/q[3]_i_8_n_0
    SLICE_X5Y82          LUT5 (Prop_lut5_I4_O)        0.152     7.891 f  CLOCK/ENB/h0[3]_i_10/O
                         net (fo=1, routed)           0.154     8.046    CLOCK/ENB/h0[3]_i_10_n_0
    SLICE_X5Y82          LUT6 (Prop_lut6_I0_O)        0.326     8.372 f  CLOCK/ENB/h0[3]_i_6/O
                         net (fo=6, routed)           0.828     9.199    CLOCK/ENB/q_reg[3]_0
    SLICE_X5Y80          LUT2 (Prop_lut2_I1_O)        0.152     9.351 r  CLOCK/ENB/q[0]_i_1__4/O
                         net (fo=27, routed)          0.721    10.072    CLOCK/ENB/q[0]_i_1__4_n_0
    SLICE_X6Y78          FDRE                                         r  CLOCK/ENB/q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.591    15.014    CLOCK/ENB/clk_IBUF_BUFG
    SLICE_X6Y78          FDRE                                         r  CLOCK/ENB/q_reg[1]/C
                         clock pessimism              0.276    15.290    
                         clock uncertainty           -0.035    15.254    
    SLICE_X6Y78          FDRE (Setup_fdre_C_R)       -0.732    14.522    CLOCK/ENB/q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.522    
                         arrival time                         -10.072    
  -------------------------------------------------------------------
                         slack                                  4.450    

Slack (MET) :             4.450ns  (required time - arrival time)
  Source:                 CLOCK/ENB/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/ENB/q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.758ns  (logic 1.272ns (26.735%)  route 3.486ns (73.265%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.712     5.315    CLOCK/ENB/clk_IBUF_BUFG
    SLICE_X6Y80          FDRE                                         r  CLOCK/ENB/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDRE (Prop_fdre_C_Q)         0.518     5.833 f  CLOCK/ENB/q_reg[8]/Q
                         net (fo=2, routed)           1.107     6.939    CLOCK/ENB/q_reg[8]
    SLICE_X5Y82          LUT4 (Prop_lut4_I1_O)        0.124     7.063 f  CLOCK/ENB/q[3]_i_8/O
                         net (fo=2, routed)           0.676     7.739    CLOCK/ENB/q[3]_i_8_n_0
    SLICE_X5Y82          LUT5 (Prop_lut5_I4_O)        0.152     7.891 f  CLOCK/ENB/h0[3]_i_10/O
                         net (fo=1, routed)           0.154     8.046    CLOCK/ENB/h0[3]_i_10_n_0
    SLICE_X5Y82          LUT6 (Prop_lut6_I0_O)        0.326     8.372 f  CLOCK/ENB/h0[3]_i_6/O
                         net (fo=6, routed)           0.828     9.199    CLOCK/ENB/q_reg[3]_0
    SLICE_X5Y80          LUT2 (Prop_lut2_I1_O)        0.152     9.351 r  CLOCK/ENB/q[0]_i_1__4/O
                         net (fo=27, routed)          0.721    10.072    CLOCK/ENB/q[0]_i_1__4_n_0
    SLICE_X6Y78          FDRE                                         r  CLOCK/ENB/q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.591    15.014    CLOCK/ENB/clk_IBUF_BUFG
    SLICE_X6Y78          FDRE                                         r  CLOCK/ENB/q_reg[2]/C
                         clock pessimism              0.276    15.290    
                         clock uncertainty           -0.035    15.254    
    SLICE_X6Y78          FDRE (Setup_fdre_C_R)       -0.732    14.522    CLOCK/ENB/q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.522    
                         arrival time                         -10.072    
  -------------------------------------------------------------------
                         slack                                  4.450    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 CLOCK/HR_CNT/h0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/HR_CNT/cy_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.187%)  route 0.164ns (46.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.596     1.515    CLOCK/HR_CNT/clk_IBUF_BUFG
    SLICE_X3Y80          FDRE                                         r  CLOCK/HR_CNT/h0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  CLOCK/HR_CNT/h0_reg[1]/Q
                         net (fo=8, routed)           0.164     1.820    CLOCK/HR_CNT/h0[1]
    SLICE_X0Y80          LUT6 (Prop_lut6_I2_O)        0.045     1.865 r  CLOCK/HR_CNT/cy_i_1/O
                         net (fo=1, routed)           0.000     1.865    CLOCK/HR_CNT/cy_i_1_n_0
    SLICE_X0Y80          FDRE                                         r  CLOCK/HR_CNT/cy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.867     2.032    CLOCK/HR_CNT/clk_IBUF_BUFG
    SLICE_X0Y80          FDRE                                         r  CLOCK/HR_CNT/cy_reg/C
                         clock pessimism             -0.502     1.529    
    SLICE_X0Y80          FDRE (Hold_fdre_C_D)         0.092     1.621    CLOCK/HR_CNT/cy_reg
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 CLOCK/M_TENS/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/M_TENS/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.190ns (50.518%)  route 0.186ns (49.482%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.594     1.513    CLOCK/M_TENS/clk_IBUF_BUFG
    SLICE_X4Y79          FDRE                                         r  CLOCK/M_TENS/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  CLOCK/M_TENS/q_reg[0]/Q
                         net (fo=6, routed)           0.186     1.840    CLOCK/M_TENS/Q[0]
    SLICE_X4Y80          LUT3 (Prop_lut3_I2_O)        0.049     1.889 r  CLOCK/M_TENS/q[2]_i_1__2/O
                         net (fo=1, routed)           0.000     1.889    CLOCK/M_TENS/p_0_in__2[2]
    SLICE_X4Y80          FDRE                                         r  CLOCK/M_TENS/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.864     2.029    CLOCK/M_TENS/clk_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  CLOCK/M_TENS/q_reg[2]/C
                         clock pessimism             -0.500     1.528    
    SLICE_X4Y80          FDRE (Hold_fdre_C_D)         0.107     1.635    CLOCK/M_TENS/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 CLOCK/M_TENS/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/M_TENS/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.189ns (50.521%)  route 0.185ns (49.479%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.594     1.513    CLOCK/M_TENS/clk_IBUF_BUFG
    SLICE_X4Y79          FDRE                                         r  CLOCK/M_TENS/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  CLOCK/M_TENS/q_reg[0]/Q
                         net (fo=6, routed)           0.185     1.839    CLOCK/M_TENS/Q[0]
    SLICE_X4Y80          LUT4 (Prop_lut4_I1_O)        0.048     1.887 r  CLOCK/M_TENS/q[3]_i_3__2/O
                         net (fo=1, routed)           0.000     1.887    CLOCK/M_TENS/p_0_in__2[3]
    SLICE_X4Y80          FDRE                                         r  CLOCK/M_TENS/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.864     2.029    CLOCK/M_TENS/clk_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  CLOCK/M_TENS/q_reg[3]/C
                         clock pessimism             -0.500     1.528    
    SLICE_X4Y80          FDRE (Hold_fdre_C_D)         0.105     1.633    CLOCK/M_TENS/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 CLOCK/HR_CNT/h0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/HR_CNT/h0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.596     1.515    CLOCK/HR_CNT/clk_IBUF_BUFG
    SLICE_X3Y80          FDRE                                         r  CLOCK/HR_CNT/h0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  CLOCK/HR_CNT/h0_reg[0]/Q
                         net (fo=9, routed)           0.180     1.837    CLOCK/HR_CNT/h0[0]
    SLICE_X3Y80          LUT5 (Prop_lut5_I2_O)        0.042     1.879 r  CLOCK/HR_CNT/h0[2]_i_1/O
                         net (fo=1, routed)           0.000     1.879    CLOCK/HR_CNT/h0[2]_i_1_n_0
    SLICE_X3Y80          FDRE                                         r  CLOCK/HR_CNT/h0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.867     2.032    CLOCK/HR_CNT/clk_IBUF_BUFG
    SLICE_X3Y80          FDRE                                         r  CLOCK/HR_CNT/h0_reg[2]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X3Y80          FDRE (Hold_fdre_C_D)         0.107     1.622    CLOCK/HR_CNT/h0_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 CLOCK/HR_CNT/h0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/HR_CNT/h0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.476%)  route 0.168ns (47.524%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.596     1.515    CLOCK/HR_CNT/clk_IBUF_BUFG
    SLICE_X3Y80          FDRE                                         r  CLOCK/HR_CNT/h0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  CLOCK/HR_CNT/h0_reg[0]/Q
                         net (fo=9, routed)           0.168     1.825    CLOCK/HR_CNT/h0[0]
    SLICE_X3Y80          LUT6 (Prop_lut6_I3_O)        0.045     1.870 r  CLOCK/HR_CNT/h0[1]_i_1/O
                         net (fo=1, routed)           0.000     1.870    CLOCK/HR_CNT/h0[1]_i_1_n_0
    SLICE_X3Y80          FDRE                                         r  CLOCK/HR_CNT/h0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.867     2.032    CLOCK/HR_CNT/clk_IBUF_BUFG
    SLICE_X3Y80          FDRE                                         r  CLOCK/HR_CNT/h0_reg[1]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X3Y80          FDRE (Hold_fdre_C_D)         0.092     1.607    CLOCK/HR_CNT/h0_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 CLOCK/M_TENS/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/M_TENS/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.987%)  route 0.186ns (50.013%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.594     1.513    CLOCK/M_TENS/clk_IBUF_BUFG
    SLICE_X4Y79          FDRE                                         r  CLOCK/M_TENS/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  CLOCK/M_TENS/q_reg[0]/Q
                         net (fo=6, routed)           0.186     1.840    CLOCK/M_TENS/Q[0]
    SLICE_X4Y80          LUT2 (Prop_lut2_I0_O)        0.045     1.885 r  CLOCK/M_TENS/q[1]_i_1__2/O
                         net (fo=1, routed)           0.000     1.885    CLOCK/M_TENS/p_0_in__2[1]
    SLICE_X4Y80          FDRE                                         r  CLOCK/M_TENS/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.864     2.029    CLOCK/M_TENS/clk_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  CLOCK/M_TENS/q_reg[1]/C
                         clock pessimism             -0.500     1.528    
    SLICE_X4Y80          FDRE (Hold_fdre_C_D)         0.092     1.620    CLOCK/M_TENS/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 CLOCK/ENB/q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/ENB/q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.596     1.515    CLOCK/ENB/clk_IBUF_BUFG
    SLICE_X6Y81          FDRE                                         r  CLOCK/ENB/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDRE (Prop_fdre_C_Q)         0.164     1.679 r  CLOCK/ENB/q_reg[14]/Q
                         net (fo=2, routed)           0.127     1.806    CLOCK/ENB/q_reg[14]
    SLICE_X6Y81          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.916 r  CLOCK/ENB/q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.916    CLOCK/ENB/q_reg[12]_i_1_n_5
    SLICE_X6Y81          FDRE                                         r  CLOCK/ENB/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.865     2.030    CLOCK/ENB/clk_IBUF_BUFG
    SLICE_X6Y81          FDRE                                         r  CLOCK/ENB/q_reg[14]/C
                         clock pessimism             -0.514     1.515    
    SLICE_X6Y81          FDRE (Hold_fdre_C_D)         0.134     1.649    CLOCK/ENB/q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 CTRL/U_ENB/q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CTRL/U_ENB/q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.599     1.518    CTRL/U_ENB/clk_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  CTRL/U_ENB/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.164     1.682 r  CTRL/U_ENB/q_reg[14]/Q
                         net (fo=2, routed)           0.127     1.809    CTRL/U_ENB/q_reg[14]
    SLICE_X2Y83          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.919 r  CTRL/U_ENB/q_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.919    CTRL/U_ENB/q_reg[12]_i_1__0_n_5
    SLICE_X2Y83          FDRE                                         r  CTRL/U_ENB/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.870     2.035    CTRL/U_ENB/clk_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  CTRL/U_ENB/q_reg[14]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X2Y83          FDRE (Hold_fdre_C_D)         0.134     1.652    CTRL/U_ENB/q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 CTRL/U_ENB/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CTRL/U_ENB/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.598     1.517    CTRL/U_ENB/clk_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  CTRL/U_ENB/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.164     1.681 r  CTRL/U_ENB/q_reg[10]/Q
                         net (fo=2, routed)           0.127     1.808    CTRL/U_ENB/q_reg[10]
    SLICE_X2Y82          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.918 r  CTRL/U_ENB/q_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.918    CTRL/U_ENB/q_reg[8]_i_1__0_n_5
    SLICE_X2Y82          FDRE                                         r  CTRL/U_ENB/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.869     2.034    CTRL/U_ENB/clk_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  CTRL/U_ENB/q_reg[10]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X2Y82          FDRE (Hold_fdre_C_D)         0.134     1.651    CTRL/U_ENB/q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 CLOCK/ENB/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/ENB/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.593     1.512    CLOCK/ENB/clk_IBUF_BUFG
    SLICE_X6Y78          FDRE                                         r  CLOCK/ENB/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDRE (Prop_fdre_C_Q)         0.164     1.676 r  CLOCK/ENB/q_reg[2]/Q
                         net (fo=2, routed)           0.127     1.803    CLOCK/ENB/q_reg[2]
    SLICE_X6Y78          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.913 r  CLOCK/ENB/q_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.913    CLOCK/ENB/q_reg[0]_i_2_n_5
    SLICE_X6Y78          FDRE                                         r  CLOCK/ENB/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.862     2.027    CLOCK/ENB/clk_IBUF_BUFG
    SLICE_X6Y78          FDRE                                         r  CLOCK/ENB/q_reg[2]/C
                         clock pessimism             -0.514     1.512    
    SLICE_X6Y78          FDRE (Hold_fdre_C_D)         0.134     1.646    CLOCK/ENB/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y80     CLOCK/ENB/q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y80     CLOCK/ENB/q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y81     CLOCK/ENB/q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y81     CLOCK/ENB/q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y81     CLOCK/ENB/q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y81     CLOCK/ENB/q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y82     CLOCK/ENB/q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y82     CLOCK/ENB/q_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y82     CLOCK/ENB/q_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y82     CLOCK/ENB/q_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y82     CLOCK/ENB/q_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y82     CLOCK/ENB/q_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y82     CLOCK/ENB/q_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y84     CLOCK/ENB/q_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y84     CLOCK/ENB/q_reg[25]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y84     CLOCK/ENB/q_reg[26]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     CLOCK/HR_CNT/cy_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y80     CLOCK/HR_CNT/h0_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y80     CLOCK/HR_CNT/h0_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y83     CLOCK/ENB/q_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y83     CLOCK/ENB/q_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y83     CLOCK/ENB/q_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y83     CLOCK/ENB/q_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y84     CLOCK/ENB/q_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y84     CLOCK/ENB/q_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y84     CLOCK/ENB/q_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y83     CTRL/U_ENB/q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y83     CTRL/U_ENB/q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y83     CTRL/U_ENB/q_reg[14]/C



