// Seed: 167883563
module module_0 (
    output wire id_0,
    output wand id_1,
    output wor id_2,
    output logic id_3,
    output supply0 id_4
);
  always @(posedge 1) begin
    id_3 <= 1'b0;
  end
endmodule
module module_1 (
    output wor id_0,
    output logic id_1,
    input tri1 id_2,
    input tri0 id_3,
    input logic id_4,
    output supply1 id_5
);
  initial begin
    id_5 = 1'd0;
    id_1 <= id_4;
  end
  assign id_1 = 1'b0;
  assign id_0 = 1 != id_3;
  module_0(
      id_5, id_0, id_0, id_1, id_0
  );
endmodule
