Release 14.4 - xst P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: time_block.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "time_block.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "time_block"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : time_block
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\school\SCH-IW_EI\elektronica\digitale\labo\working_directory\clock\counter.vhd" into library work
Parsing entity <counter>.
Parsing architecture <Behavioral> of entity <counter>.
Parsing VHDL file "D:\school\SCH-IW_EI\elektronica\digitale\labo\working_directory\clock\time_block.vhd" into library work
Parsing entity <time_block>.
Parsing architecture <Behavioral> of entity <time_block>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <time_block> (architecture <Behavioral>) from library <work>.

Elaborating entity <counter> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <time_block>.
    Related source file is "D:\school\SCH-IW_EI\elektronica\digitale\labo\working_directory\clock\time_block.vhd".
    Found 2-bit register for signal <present_state>.
    Found finite state machine <FSM_0> for signal <present_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 1                                              |
    | Outputs            | 2                                              |
    | Clock              | sysclk (rising_edge)                           |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | cnt                                            |
    | Power Up State     | cnt                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit 3-to-1 multiplexer for signal <cntenT1> created at line 83.
    Found 1-bit 4-to-1 multiplexer for signal <cntenT2> created at line 83.
    Found 1-bit 4-to-1 multiplexer for signal <cntenT3> created at line 83.
    Summary:
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <time_block> synthesized.

Synthesizing Unit <counter>.
    Related source file is "D:\school\SCH-IW_EI\elektronica\digitale\labo\working_directory\clock\counter.vhd".
    Found 4-bit register for signal <Ucnt>.
    Found 4-bit register for signal <Tcnt>.
    Found 4-bit adder for signal <Tcnt[3]_GND_5_o_add_7_OUT> created at line 61.
    Found 4-bit adder for signal <Ucnt[3]_GND_5_o_add_8_OUT> created at line 62.
    Found 4-bit subtractor for signal <GND_5_o_GND_5_o_sub_17_OUT<3:0>> created at line 66.
    Found 4-bit subtractor for signal <GND_5_o_GND_5_o_sub_18_OUT<3:0>> created at line 67.
    Found 4-bit comparator equal for signal <Umax[3]_Ucnt[3]_equal_31_o> created at line 74
    Found 4-bit comparator equal for signal <Tmax[3]_Tcnt[3]_equal_32_o> created at line 74
    Found 4-bit comparator equal for signal <Umin[3]_Ucnt[3]_equal_33_o> created at line 75
    Found 4-bit comparator equal for signal <Tmin[3]_Tcnt[3]_equal_34_o> created at line 75
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  17 Multiplexer(s).
Unit <counter> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 6
 4-bit addsub                                          : 6
# Registers                                            : 6
 4-bit register                                        : 6
# Comparators                                          : 12
 4-bit comparator equal                                : 12
# Multiplexers                                         : 54
 1-bit 2-to-1 multiplexer                              : 3
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 2
 4-bit 2-to-1 multiplexer                              : 48
# FSMs                                                 : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 6
 4-bit addsub                                          : 6
# Registers                                            : 24
 Flip-Flops                                            : 24
# Comparators                                          : 12
 4-bit comparator equal                                : 12
# Multiplexers                                         : 54
 1-bit 2-to-1 multiplexer                              : 3
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 2
 4-bit 2-to-1 multiplexer                              : 48
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <present_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 cnt   | 00
 sett1 | 01
 sett2 | 10
 sett3 | 11
-------------------

Optimizing unit <time_block> ...

Optimizing unit <counter> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block time_block, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 26
 Flip-Flops                                            : 26

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : time_block.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 124
#      LUT2                        : 12
#      LUT3                        : 11
#      LUT4                        : 20
#      LUT5                        : 18
#      LUT6                        : 60
#      MUXF7                       : 3
# FlipFlops/Latches                : 26
#      FD                          : 3
#      FDE                         : 12
#      FDR                         : 2
#      FDRE                        : 9
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 29
#      IBUF                        : 4
#      OBUF                        : 25

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              26  out of  18224     0%  
 Number of Slice LUTs:                  121  out of   9112     1%  
    Number used as Logic:               121  out of   9112     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    121
   Number with an unused Flip Flop:      95  out of    121    78%  
   Number with an unused LUT:             0  out of    121     0%  
   Number of fully used LUT-FF pairs:    26  out of    121    21%  
   Number of unique control sets:         8

IO Utilization: 
 Number of IOs:                          30
 Number of bonded IOBs:                  30  out of    232    12%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
sysclk                             | BUFGP                  | 26    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 6.041ns (Maximum Frequency: 165.533MHz)
   Minimum input arrival time before clock: 6.001ns
   Maximum output required time after clock: 7.362ns
   Maximum combinational path delay: 7.430ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'sysclk'
  Clock period: 6.041ns (frequency: 165.533MHz)
  Total number of paths / destination ports: 2367 / 56
-------------------------------------------------------------------------
Delay:               6.041ns (Levels of Logic = 4)
  Source:            T2/Ucnt_2 (FF)
  Destination:       T3/Ucnt_3 (FF)
  Source Clock:      sysclk rising
  Destination Clock: sysclk rising

  Data Path: T2/Ucnt_2 to T3/Ucnt_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            10   0.447   0.961  T2/Ucnt_2 (T2/Ucnt_2)
     LUT3:I1->O            3   0.203   0.651  T2/Umin[3]_Tmin[3]_AND_10_o_SW0 (N18)
     LUT6:I5->O           20   0.205   1.093  T2/Umax[3]_Tmax[3]_AND_7_o (T2/Umax[3]_Tmax[3]_AND_7_o)
     LUT5:I4->O           14   0.205   0.958  Mmux_cntenT311 (cntenT3)
     LUT6:I5->O            4   0.205   0.683  T3/_n0105 (T3/_n0105)
     FDRE:R                    0.430          T3/Ucnt_3
    ----------------------------------------
    Total                      6.041ns (1.695ns logic, 4.346ns route)
                                       (28.1% logic, 71.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sysclk'
  Total number of paths / destination ports: 359 / 58
-------------------------------------------------------------------------
Offset:              6.001ns (Levels of Logic = 4)
  Source:            btn (PAD)
  Destination:       T3/Ucnt_3 (FF)
  Destination Clock: sysclk rising

  Data Path: btn to T3/Ucnt_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   1.222   1.414  btn_IBUF (btn_IBUF)
     LUT6:I0->O            1   0.203   0.684  Mmux_cntenT211_1 (Mmux_cntenT211)
     LUT5:I3->O           14   0.203   0.958  Mmux_cntenT311 (cntenT3)
     LUT6:I5->O            4   0.205   0.683  T3/_n0105 (T3/_n0105)
     FDRE:R                    0.430          T3/Ucnt_3
    ----------------------------------------
    Total                      6.001ns (2.263ns logic, 3.738ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sysclk'
  Total number of paths / destination ports: 52 / 25
-------------------------------------------------------------------------
Offset:              7.362ns (Levels of Logic = 4)
  Source:            T1/Tcnt_1 (FF)
  Destination:       tc (PAD)
  Source Clock:      sysclk rising

  Data Path: T1/Tcnt_1 to tc
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             10   0.447   1.201  T1/Tcnt_1 (T1/Tcnt_1)
     LUT5:I0->O            5   0.203   0.715  T1/Umax[3]_Tmax[3]_AND_7_o_SW0 (N37)
     LUT6:I5->O           22   0.205   1.238  Mmux_cntenT211 (cntenT2)
     LUT6:I4->O            1   0.203   0.579  T3/Mmux_tc11 (tc_OBUF)
     OBUF:I->O                 2.571          tc_OBUF (tc)
    ----------------------------------------
    Total                      7.362ns (3.629ns logic, 3.733ns route)
                                       (49.3% logic, 50.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Delay:               7.430ns (Levels of Logic = 4)
  Source:            btn (PAD)
  Destination:       tc (PAD)

  Data Path: btn to tc
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   1.222   1.414  btn_IBUF (btn_IBUF)
     LUT6:I0->O           22   0.203   1.238  Mmux_cntenT211 (cntenT2)
     LUT6:I4->O            1   0.203   0.579  T3/Mmux_tc11 (tc_OBUF)
     OBUF:I->O                 2.571          tc_OBUF (tc)
    ----------------------------------------
    Total                      7.430ns (4.199ns logic, 3.231ns route)
                                       (56.5% logic, 43.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sysclk         |    6.041|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.13 secs
 
--> 

Total memory usage is 294784 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

