==================== SIMULATION PARAMETERS ======================
01. Trace Prefix:                      app8
02. Set Index Bits:                    6
03. Associativity:                     2
04. Block Bits:                        5
05. Block Size (Bytes):                32
06. Number of Sets:                    64
07. Cache Size (KB per core):          4 KB
08. MESI Protocol:                     Enabled
09. Write Policy:                      Write-back, Write-allocate
10. Replacement Policy:                LRU
11. Bus:                               Central snooping bus

==================== SIMULATION STATISTICS =====================
******** Program execution completed ******** in 452cycles ********
============ Simulation results (Cache 0) ============
01. number of instructions:            4
02. number of reads:                   3
03. number of writes:                  1
04. number of execution cycles:        401
05. number of idle cycles:             0
06. number of cache misses:            4
07. cache miss rate:                   100.00%
08. number of cache evictions:         0
09. number of write backs:             0
10. number of invalidations:           0
11. data traffic in bytes:             224
12. total cycles                       401
============ Simulation results (Cache 1) ============
01. number of instructions:            2
02. number of reads:                   1
03. number of writes:                  1
04. number of execution cycles:        18
05. number of idle cycles:             400
06. number of cache misses:            1
07. cache miss rate:                   50.00%
08. number of cache evictions:         0
09. number of write backs:             0
10. number of invalidations:           1
11. data traffic in bytes:             32
12. total cycles                       418
============ Simulation results (Cache 2) ============
01. number of instructions:            2
02. number of reads:                   1
03. number of writes:                  1
04. number of execution cycles:        18
05. number of idle cycles:             417
06. number of cache misses:            1
07. cache miss rate:                   50.00%
08. number of cache evictions:         0
09. number of write backs:             0
10. number of invalidations:           1
11. data traffic in bytes:             32
12. total cycles                       435
============ Simulation results (Cache 3) ============
01. number of instructions:            2
02. number of reads:                   1
03. number of writes:                  1
04. number of execution cycles:        18
05. number of idle cycles:             434
06. number of cache misses:            1
07. cache miss rate:                   50.00%
08. number of cache evictions:         0
09. number of write backs:             0
10. number of invalidations:           1
11. data traffic in bytes:             32
12. total cycles                       452
==================== BUS STATISTICS =============================
01. number of transactions:            10
02. data traffic in bytes:             224
