Using setup-synopsys from S13
Assuming your OS is amd64
You are now set up to run the synopsys tools.

Working directory is /home/davidh/apb_async/async/synth

                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

          Version G-2012.06-SP3 for RHEL64 -- Oct 23, 2012
               Copyright (c) 1988-2012 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
### This is the script for optimizing the verilog
#----------------------------------------------------------------------#
#                        DESIGN DEFINITION                             #
#----------------------------------------------------------------------#
set design_name  testbench
testbench
set design_dir   "."
.
### EDIT $design_name.cstr.tcl for timing and other constraints!
############## technology files #########################
### can include multiple .db files in string.
### IBM 7rf 180nm:
set lib_name    "PnomV180T025_STD_CELL_7RF"
PnomV180T025_STD_CELL_7RF
set lib_db      "PnomV180T025_STD_CELL_7RF.db"
PnomV180T025_STD_CELL_7RF.db
set lib_dir     "/uusoc/facility/cad_tools/Async/lib/IBM/7RF/synopsys/"
/uusoc/facility/cad_tools/Async/lib/IBM/7RF/synopsys/
#set lib_pdb   
set driving_cell   "INVERT_N"
INVERT_N
set load_pin       "A"
A
set operating_cond "PnomV180T025_STD_CELL_7RF"
PnomV180T025_STD_CELL_7RF
set wire_load_mod  "ZERO_WLM_4MZWB"
ZERO_WLM_4MZWB
################################################
#            DC configuration variables
# Milkyway related variables
set mw_design_library $design_name.mw
testbench.mw
#set mw_power_net   VDD
#set mw_ground_net  VSS
set mw_logic1_net  VDD
VDD
set mw_logic0_net  VSS
VSS
set mw_power_port  VDD
VDD
set mw_ground_port VSS
VSS
# db and cache configuration
set cache_read  {}
set cache_write {}
set allow_newer_db_files       true
true
set write_compressed_db_files  true
true
set sh_source_uses_search_path true
true
#################################################
# Define checkpoint function
proc checkpoint {name} {
  echo "CPU-$name: [cputime -self -child]"
  echo "MEM-$name: [mem]"
  echo "CLK-$name: [clock seconds]"
}
#----------------------------------------------------------------------#
#                             DESIGN SETUP                             #
#----------------------------------------------------------------------#
set search_path [concat  . $design_dir $lib_dir $search_path]
. . /uusoc/facility/cad_tools/Async/lib/IBM/7RF/synopsys/ . /uusoc/facility/cad_common/Synopsys/SYN-S13/libraries/syn /uusoc/facility/cad_common/Synopsys/SYN-S13/minpower/syn /uusoc/facility/cad_common/Synopsys/SYN-S13/dw/syn_ver /uusoc/facility/cad_common/Synopsys/SYN-S13/dw/sim_ver
set search_path "$search_path ${synopsys_root}/libraries/syn"
. . /uusoc/facility/cad_tools/Async/lib/IBM/7RF/synopsys/ . /uusoc/facility/cad_common/Synopsys/SYN-S13/libraries/syn /uusoc/facility/cad_common/Synopsys/SYN-S13/minpower/syn /uusoc/facility/cad_common/Synopsys/SYN-S13/dw/syn_ver /uusoc/facility/cad_common/Synopsys/SYN-S13/dw/sim_ver /uusoc/facility/cad_common/Synopsys/SYN-S13/libraries/syn
set search_path "$search_path ${synopsys_root}/dw/sim_ver"
. . /uusoc/facility/cad_tools/Async/lib/IBM/7RF/synopsys/ . /uusoc/facility/cad_common/Synopsys/SYN-S13/libraries/syn /uusoc/facility/cad_common/Synopsys/SYN-S13/minpower/syn /uusoc/facility/cad_common/Synopsys/SYN-S13/dw/syn_ver /uusoc/facility/cad_common/Synopsys/SYN-S13/dw/sim_ver /uusoc/facility/cad_common/Synopsys/SYN-S13/libraries/syn /uusoc/facility/cad_common/Synopsys/SYN-S13/dw/sim_ver
################################################################
# DC library definitions
set local_link_library [list ]
set target_library $lib_db
PnomV180T025_STD_CELL_7RF.db
#set target_library $lib_dir/$lib_db
set synthetic_library "dw_foundation.sldb"
dw_foundation.sldb
set link_library [concat * $lib_db $synthetic_library]
* PnomV180T025_STD_CELL_7RF.db dw_foundation.sldb
#set link_library [concat * $lib_dir/$lib_db $synthetic_library]
if [info exists lib_pdb] {
    set physical_library $lib_pdb
} else {
    set physical_library [list ]
}
set symbol_library [list ]
################################################################
if [info exists dc_shell_mode] {
    set suppress_errors "$suppress_errors TRANS-1 TIM-111 TIM-164 OPT-109 UID-101 TIM-134 DDB-74 VER-936"
}
 TRANS-1 TIM-111 TIM-164 OPT-109 UID-101 TIM-134 DDB-74 VER-936
checkpoint setup
CPU-setup: 1
MEM-setup: 178912
CLK-setup: 1399697667
#----------------------------------------------------------------------#
#                        READ VERILOG NETLIST                          #
#----------------------------------------------------------------------#
read_verilog -rtl $design_name.v
Loading db file '/uusoc/facility/cad_tools/Async/lib/IBM/7RF/synopsys/PnomV180T025_STD_CELL_7RF.db'
Loading db file '/uusoc/facility/cad_common/Synopsys/SYN-S13/libraries/syn/dw_foundation.sldb'
Loading db file '/uusoc/facility/cad_common/Synopsys/SYN-S13/libraries/syn/gtech.db'
Loading db file '/uusoc/facility/cad_common/Synopsys/SYN-S13/libraries/syn/standard.sldb'
  Loading link library 'PnomV180T025_STD_CELL_7RF'
  Loading link library 'gtech'
Loading verilog file '/home/davidh/apb_async/async/synth/testbench.v'
Running PRESTO HDLC
Compiling source file /home/davidh/apb_async/async/synth/testbench.v
Presto compilation completed successfully.
Current design is now '/home/davidh/apb_async/async/synth/testbench.db:testbench'
Loaded 1 design.
Current design is 'testbench'.
testbench
## Read custom library cells if any
if [info exists custom_cells] {
    read_verilog -rtl $custom_cells
}
if [info exists custom_seq] {
    read_verilog -rtl $custom_seq
}
# read in the design constraints
source $design_name.cstr.tcl
Current design is 'testbench'.
Using operating conditions 'PnomV180T025_STD_CELL_7RF' found in library 'PnomV180T025_STD_CELL_7RF'.
Warning: Can't find objects matching 'c_elem*' in design 'testbench'. (UID-95)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
0
## analyze and elaborate only necessary for VHDL:
## use something like this:
#analyze -format vhdl -lib WORK [ list $design_name.v $custom_cells ]
#elaborate $design_name -lib WORK -update
#uniquify
checkpoint read
CPU-read: 2
MEM-read: 178912
CLK-read: 1399697667
# current_design $design_name
# set_attribute event_delay_buf size_only true
report_attribute -design
 
****************************************
Report : Attribute
Design : testbench
Version: G-2012.06-SP3
Date   : Fri May  9 22:54:27 2014
****************************************

Design          Object             Type      Attribute Name            Value
--------------------------------------------------------------------------------
testbench       testbench          design    max_fanout                64.000000
testbench       testbench          design    temperature_from_min_lib  25.000000
testbench       testbench          design    temperature_from_max_lib  25.000000
testbench       testbench          design    design_voltage_unit       1000.000000
testbench       testbench          design    design_current_unit       1.000000
testbench       testbench          design    design_resistance_unit    1.000000
testbench       testbench          design    design_cap_unit           1.000000
testbench       testbench          design    design_time_unit          1.000000
testbench       testbench          design    scan_state_route_serial   false
testbench       testbench          design    scan_state_route_clocks   false
testbench       testbench          design    scan_state_route_enables  false
testbench       testbench          design    scan_state_type           1
testbench       testbench          design    min_wire_load_selection_type
                                                                       0
testbench       testbench          design    wire_load_selection_type  1
testbench       testbench          design    hdl_library               WORK
testbench       testbench          design    hdl_template              testbench
testbench       testbench          design    hdl_canonical_default_params
                                                                       AWIDTH=32'h00000020,DWIDTH=32'h00000020
testbench       testbench          design    hdl_default_parameters    DWIDTH => 32, AWIDTH => 32
testbench       testbench          design    hdl_canonical_params      
testbench       testbench          design    hdl_parameters            
testbench       testbench          design    link_design_libraries     WORK
testbench       testbench          design    presto_gtech_count        6

1
#----------------------------------------------------------------------#
#                                 WRITE                                #
#----------------------------------------------------------------------#
current_design $design_name
Current design is 'testbench'.
{testbench}
link

  Linking design 'testbench'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  testbench                   /home/davidh/apb_async/async/synth/testbench.db
  PnomV180T025_STD_CELL_7RF (library)
                              /uusoc/facility/cad_tools/Async/lib/IBM/7RF/synopsys/PnomV180T025_STD_CELL_7RF.db
  dw_foundation.sldb (library)
                              /uusoc/facility/cad_common/Synopsys/SYN-S13/libraries/syn/dw_foundation.sldb

1
write_sdc $design_name.rtlopt.sdc
1
write -format ddc -hierarchy -output $design_name.rtlopt.ddc
Writing ddc file 'testbench.rtlopt.ddc'.
1
write -format verilog -hierarchy -output $design_name.rtlopt.v
Writing verilog file '/home/davidh/apb_async/async/synth/testbench.rtlopt.v'.
1
checkpoint write
CPU-write: 2
MEM-write: 178912
CLK-write: 1399697667
exit

Thank you...
