#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Jun 29 20:18:16 2021
# Process ID: 25233
# Current directory: /home/varun/coding/projects/openpower/openpower_x/lab004_v_sim/build/gateware
# Command line: vivado -mode batch -source top.tcl
# Log file: /home/varun/coding/projects/openpower/openpower_x/lab004_v_sim/build/gateware/vivado.log
# Journal file: /home/varun/coding/projects/openpower/openpower_x/lab004_v_sim/build/gateware/vivado.jou
#-----------------------------------------------------------
source top.tcl
# create_project -force -name top -part xc7a100t-csg324-1
# set_msg_config -id {Common 17-55} -new_severity {Warning}
# read_vhdl -vhdl2008 {/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/decode_types.vhdl}
# set_property library work [get_files {/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/decode_types.vhdl}]
# read_vhdl -vhdl2008 {/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/wishbone_types.vhdl}
# set_property library work [get_files {/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/wishbone_types.vhdl}]
# read_vhdl -vhdl2008 {/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/utils.vhdl}
# set_property library work [get_files {/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/utils.vhdl}]
# read_vhdl -vhdl2008 {/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/common.vhdl}
# set_property library work [get_files {/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/common.vhdl}]
# read_vhdl -vhdl2008 {/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/helpers.vhdl}
# set_property library work [get_files {/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/helpers.vhdl}]
# read_vhdl -vhdl2008 {/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/fetch1.vhdl}
# set_property library work [get_files {/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/fetch1.vhdl}]
# read_vhdl -vhdl2008 {/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/cache_ram.vhdl}
# set_property library work [get_files {/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/cache_ram.vhdl}]
# read_vhdl -vhdl2008 {/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/plru.vhdl}
# set_property library work [get_files {/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/plru.vhdl}]
# read_vhdl -vhdl2008 {/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/dcache.vhdl}
# set_property library work [get_files {/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/dcache.vhdl}]
# read_vhdl -vhdl2008 {/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/icache.vhdl}
# set_property library work [get_files {/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/icache.vhdl}]
# read_vhdl -vhdl2008 {/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/insn_helpers.vhdl}
# set_property library work [get_files {/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/insn_helpers.vhdl}]
# read_vhdl -vhdl2008 {/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/decode1.vhdl}
# set_property library work [get_files {/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/decode1.vhdl}]
# read_vhdl -vhdl2008 {/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/gpr_hazard.vhdl}
# set_property library work [get_files {/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/gpr_hazard.vhdl}]
# read_vhdl -vhdl2008 {/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/cr_hazard.vhdl}
# set_property library work [get_files {/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/cr_hazard.vhdl}]
# read_vhdl -vhdl2008 {/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/control.vhdl}
# set_property library work [get_files {/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/control.vhdl}]
# read_vhdl -vhdl2008 {/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/decode2.vhdl}
# set_property library work [get_files {/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/decode2.vhdl}]
# read_vhdl -vhdl2008 {/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/register_file.vhdl}
# set_property library work [get_files {/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/register_file.vhdl}]
# read_vhdl -vhdl2008 {/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/crhelpers.vhdl}
# set_property library work [get_files {/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/crhelpers.vhdl}]
# read_vhdl -vhdl2008 {/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/cr_file.vhdl}
# set_property library work [get_files {/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/cr_file.vhdl}]
# read_vhdl -vhdl2008 {/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/ppc_fx_insns.vhdl}
# set_property library work [get_files {/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/ppc_fx_insns.vhdl}]
# read_vhdl -vhdl2008 {/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/logical.vhdl}
# set_property library work [get_files {/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/logical.vhdl}]
# read_vhdl -vhdl2008 {/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/rotator.vhdl}
# set_property library work [get_files {/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/rotator.vhdl}]
# read_vhdl -vhdl2008 {/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/countzero.vhdl}
# set_property library work [get_files {/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/countzero.vhdl}]
# read_vhdl -vhdl2008 {/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/execute1.vhdl}
# set_property library work [get_files {/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/execute1.vhdl}]
# read_vhdl -vhdl2008 {/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/loadstore1.vhdl}
# set_property library work [get_files {/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/loadstore1.vhdl}]
# read_vhdl -vhdl2008 {/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/multiply.vhdl}
# set_property library work [get_files {/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/multiply.vhdl}]
# read_vhdl -vhdl2008 {/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/divider.vhdl}
# set_property library work [get_files {/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/divider.vhdl}]
# read_vhdl -vhdl2008 {/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/writeback.vhdl}
# set_property library work [get_files {/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/writeback.vhdl}]
# read_vhdl -vhdl2008 {/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/mmu.vhdl}
# set_property library work [get_files {/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/mmu.vhdl}]
# read_vhdl -vhdl2008 {/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/core_debug.vhdl}
# set_property library work [get_files {/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/core_debug.vhdl}]
# read_vhdl -vhdl2008 {/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/core.vhdl}
# set_property library work [get_files {/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/core.vhdl}]
# read_vhdl -vhdl2008 {/home/varun/coding/projects/openpower/litex/litex/litex/soc/cores/cpu/microwatt/microwatt_wrapper.vhdl}
# set_property library work [get_files {/home/varun/coding/projects/openpower/litex/litex/litex/soc/cores/cpu/microwatt/microwatt_wrapper.vhdl}]
# read_verilog {/home/varun/coding/projects/openpower/openpower_x/lab004_v_sim/build/gateware/top.v}
# read_xdc top.xdc
# set_property PROCESSING_ORDER EARLY [get_files top.xdc]
# synth_design -directive default -top top -part xc7a100t-csg324-1
Command: synth_design -directive default -top top -part xc7a100t-csg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 25260
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2348.188 ; gain = 0.000 ; free physical = 122 ; free virtual = 3349
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/varun/coding/projects/openpower/openpower_x/lab004_v_sim/build/gateware/top.v:4]
INFO: [Synth 8-3876] $readmem data file 'mem.init' is read successfully [/home/varun/coding/projects/openpower/openpower_x/lab004_v_sim/build/gateware/top.v:2093]
INFO: [Synth 8-3876] $readmem data file 'mem_1.init' is read successfully [/home/varun/coding/projects/openpower/openpower_x/lab004_v_sim/build/gateware/top.v:2113]
INFO: [Synth 8-3876] $readmem data file 'mem_2.init' is read successfully [/home/varun/coding/projects/openpower/openpower_x/lab004_v_sim/build/gateware/top.v:2133]
INFO: [Synth 8-3876] $readmem data file 'mem_3.init' is read successfully [/home/varun/coding/projects/openpower/openpower_x/lab004_v_sim/build/gateware/top.v:2145]
INFO: [Synth 8-155] case statement is not full and has no default [/home/varun/coding/projects/openpower/openpower_x/lab004_v_sim/build/gateware/top.v:1766]
INFO: [Synth 8-155] case statement is not full and has no default [/home/varun/coding/projects/openpower/openpower_x/lab004_v_sim/build/gateware/top.v:1775]
INFO: [Synth 8-155] case statement is not full and has no default [/home/varun/coding/projects/openpower/openpower_x/lab004_v_sim/build/gateware/top.v:1799]
INFO: [Synth 8-155] case statement is not full and has no default [/home/varun/coding/projects/openpower/openpower_x/lab004_v_sim/build/gateware/top.v:1811]
INFO: [Synth 8-155] case statement is not full and has no default [/home/varun/coding/projects/openpower/openpower_x/lab004_v_sim/build/gateware/top.v:1879]
INFO: [Synth 8-155] case statement is not full and has no default [/home/varun/coding/projects/openpower/openpower_x/lab004_v_sim/build/gateware/top.v:1888]
INFO: [Synth 8-155] case statement is not full and has no default [/home/varun/coding/projects/openpower/openpower_x/lab004_v_sim/build/gateware/top.v:1943]
INFO: [Synth 8-638] synthesizing module 'microwatt_wrapper' [/home/varun/coding/projects/openpower/litex/litex/litex/soc/cores/cpu/microwatt/microwatt_wrapper.vhdl:60]
	Parameter SIM bound to: 0 - type: bool 
	Parameter DISABLE_FLATTEN bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'core' [/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/core.vhdl:44]
	Parameter SIM bound to: 0 - type: bool 
	Parameter DISABLE_FLATTEN bound to: 0 - type: bool 
	Parameter EX1_BYPASS bound to: 1 - type: bool 
	Parameter ALT_RESET_ADDRESS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter LOG_LENGTH bound to: 512 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fetch1' [/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/fetch1.vhdl:37]
	Parameter RESET_ADDRESS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ALT_RESET_ADDRESS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'fetch1' (1#1) [/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/fetch1.vhdl:37]
INFO: [Synth 8-638] synthesizing module 'icache' [/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/icache.vhdl:73]
	Parameter SIM bound to: 0 - type: bool 
	Parameter LINE_SIZE bound to: 64 - type: integer 
	Parameter ROW_SIZE bound to: 8 - type: integer 
	Parameter NUM_LINES bound to: 64 - type: integer 
	Parameter NUM_WAYS bound to: 2 - type: integer 
	Parameter TLB_SIZE bound to: 64 - type: integer 
	Parameter TLB_LG_PGSZ bound to: 12 - type: integer 
	Parameter REAL_ADDR_BITS bound to: 56 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cache_ram' [/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/cache_ram.vhdl:26]
	Parameter ROW_BITS bound to: 9 - type: integer 
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter TRACE bound to: 0 - type: bool 
	Parameter ADD_BUF bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'cache_ram' (2#1) [/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/cache_ram.vhdl:26]
INFO: [Synth 8-638] synthesizing module 'plru' [/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/plru.vhdl:21]
	Parameter BITS bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'plru' (3#1) [/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/plru.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'icache' (4#1) [/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/icache.vhdl:73]
INFO: [Synth 8-638] synthesizing module 'decode1' [/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/decode1.vhdl:26]
INFO: [Synth 8-256] done synthesizing module 'decode1' (5#1) [/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/decode1.vhdl:26]
INFO: [Synth 8-638] synthesizing module 'decode2' [/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/decode2.vhdl:41]
	Parameter EX1_BYPASS bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'control' [/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/control.vhdl:54]
	Parameter PIPELINE_DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'gpr_hazard' [/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/gpr_hazard.vhdl:30]
	Parameter PIPELINE_DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'gpr_hazard' (6#1) [/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/gpr_hazard.vhdl:30]
INFO: [Synth 8-638] synthesizing module 'cr_hazard' [/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/cr_hazard.vhdl:25]
	Parameter PIPELINE_DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cr_hazard' (7#1) [/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/cr_hazard.vhdl:25]
INFO: [Synth 8-256] done synthesizing module 'control' (8#1) [/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/control.vhdl:54]
INFO: [Synth 8-256] done synthesizing module 'decode2' (9#1) [/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/decode2.vhdl:41]
INFO: [Synth 8-638] synthesizing module 'register_file' [/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/register_file.vhdl:33]
	Parameter SIM bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'register_file' (10#1) [/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/register_file.vhdl:33]
INFO: [Synth 8-638] synthesizing module 'cr_file' [/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/cr_file.vhdl:27]
	Parameter SIM bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'cr_file' (11#1) [/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/cr_file.vhdl:27]
INFO: [Synth 8-638] synthesizing module 'execute1' [/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/execute1.vhdl:48]
	Parameter EX1_BYPASS bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'rotator' [/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/rotator.vhdl:24]
INFO: [Synth 8-256] done synthesizing module 'rotator' (12#1) [/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/rotator.vhdl:24]
INFO: [Synth 8-638] synthesizing module 'logical' [/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/logical.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'logical' (13#1) [/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/logical.vhdl:21]
INFO: [Synth 8-638] synthesizing module 'zero_counter' [/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/countzero.vhdl:17]
INFO: [Synth 8-256] done synthesizing module 'zero_counter' (14#1) [/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/countzero.vhdl:17]
INFO: [Synth 8-638] synthesizing module 'multiply' [/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/multiply.vhdl:20]
	Parameter PIPELINE_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'multiply' (15#1) [/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/multiply.vhdl:20]
INFO: [Synth 8-638] synthesizing module 'divider' [/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/divider.vhdl:18]
INFO: [Synth 8-256] done synthesizing module 'divider' (16#1) [/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/divider.vhdl:18]
INFO: [Synth 8-226] default block is never used [/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/crhelpers.vhdl:35]
INFO: [Synth 8-226] default block is never used [/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/crhelpers.vhdl:35]
INFO: [Synth 8-226] default block is never used [/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/crhelpers.vhdl:35]
INFO: [Synth 8-226] default block is never used [/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/crhelpers.vhdl:35]
INFO: [Synth 8-256] done synthesizing module 'execute1' (17#1) [/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/execute1.vhdl:48]
INFO: [Synth 8-638] synthesizing module 'loadstore1' [/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/loadstore1.vhdl:37]
INFO: [Synth 8-256] done synthesizing module 'loadstore1' (18#1) [/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/loadstore1.vhdl:37]
INFO: [Synth 8-638] synthesizing module 'mmu' [/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/mmu.vhdl:27]
INFO: [Synth 8-256] done synthesizing module 'mmu' (19#1) [/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/mmu.vhdl:27]
INFO: [Synth 8-638] synthesizing module 'dcache' [/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/dcache.vhdl:55]
	Parameter LINE_SIZE bound to: 64 - type: integer 
	Parameter NUM_LINES bound to: 64 - type: integer 
	Parameter NUM_WAYS bound to: 2 - type: integer 
	Parameter TLB_SET_SIZE bound to: 64 - type: integer 
	Parameter TLB_NUM_WAYS bound to: 2 - type: integer 
	Parameter TLB_LG_PGSZ bound to: 12 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/dcache.vhdl:836]
INFO: [Synth 8-638] synthesizing module 'cache_ram__parameterized0' [/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/cache_ram.vhdl:26]
	Parameter ROW_BITS bound to: 9 - type: integer 
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter TRACE bound to: 0 - type: bool 
	Parameter ADD_BUF bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'cache_ram__parameterized0' (19#1) [/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/cache_ram.vhdl:26]
INFO: [Synth 8-256] done synthesizing module 'dcache' (20#1) [/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/dcache.vhdl:55]
INFO: [Synth 8-638] synthesizing module 'writeback' [/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/writeback.vhdl:23]
INFO: [Synth 8-256] done synthesizing module 'writeback' (21#1) [/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/writeback.vhdl:23]
INFO: [Synth 8-638] synthesizing module 'core_debug' [/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/core_debug.vhdl:53]
	Parameter LOG_LENGTH bound to: 512 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'core_debug' (22#1) [/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/core_debug.vhdl:53]
INFO: [Synth 8-256] done synthesizing module 'core' (23#1) [/home/varun/coding/projects/openpower/litex/pythondata-cpu-microwatt/pythondata_cpu_microwatt/vhdl/core.vhdl:44]
INFO: [Synth 8-256] done synthesizing module 'microwatt_wrapper' (24#1) [/home/varun/coding/projects/openpower/litex/litex/litex/soc/cores/cpu/microwatt/microwatt_wrapper.vhdl:60]
WARNING: [Synth 8-689] width (1) of port connection 'dmi_dout' does not match port width (64) of module 'microwatt_wrapper' [/home/varun/coding/projects/openpower/openpower_x/lab004_v_sim/build/gateware/top.v:2197]
WARNING: [Synth 8-7071] port 'terminated_out' of module 'microwatt_wrapper' is unconnected for instance 'microwatt_wrapper' [/home/varun/coding/projects/openpower/openpower_x/lab004_v_sim/build/gateware/top.v:2182]
WARNING: [Synth 8-7023] instance 'microwatt_wrapper' of module 'microwatt_wrapper' has 28 connections declared, but only 27 given [/home/varun/coding/projects/openpower/openpower_x/lab004_v_sim/build/gateware/top.v:2182]
INFO: [Synth 8-6155] done synthesizing module 'top' (25#1) [/home/varun/coding/projects/openpower/openpower_x/lab004_v_sim/build/gateware/top.v:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2541.176 ; gain = 192.988 ; free physical = 766 ; free virtual = 3603
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2558.988 ; gain = 210.801 ; free physical = 813 ; free virtual = 3649
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2558.988 ; gain = 210.801 ; free physical = 813 ; free virtual = 3649
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2558.988 ; gain = 0.000 ; free physical = 781 ; free virtual = 3619
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/varun/coding/projects/openpower/openpower_x/lab004_v_sim/build/gateware/top.xdc]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {ars_ff1 == TRUE || ars_ff2 == TRUE}'. [/home/varun/coding/projects/openpower/openpower_x/lab004_v_sim/build/gateware/top.xdc:196]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == PRE} -of_objects [get_cells -hierarchical -filter {ars_ff1 == TRUE || ars_ff2 == TRUE}]'. [/home/varun/coding/projects/openpower/openpower_x/lab004_v_sim/build/gateware/top.xdc:196]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {ars_ff1 == TRUE}'. [/home/varun/coding/projects/openpower/openpower_x/lab004_v_sim/build/gateware/top.xdc:198]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == C} -of_objects [get_cells -hierarchical -filter {ars_ff1 == TRUE}]'. [/home/varun/coding/projects/openpower/openpower_x/lab004_v_sim/build/gateware/top.xdc:198]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {ars_ff2 == TRUE}'. [/home/varun/coding/projects/openpower/openpower_x/lab004_v_sim/build/gateware/top.xdc:198]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == D} -of_objects [get_cells -hierarchical -filter {ars_ff2 == TRUE}]'. [/home/varun/coding/projects/openpower/openpower_x/lab004_v_sim/build/gateware/top.xdc:198]
Finished Parsing XDC File [/home/varun/coding/projects/openpower/openpower_x/lab004_v_sim/build/gateware/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/varun/coding/projects/openpower/openpower_x/lab004_v_sim/build/gateware/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2710.832 ; gain = 0.000 ; free physical = 630 ; free virtual = 3486
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2710.832 ; gain = 0.000 ; free physical = 630 ; free virtual = 3485
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2710.832 ; gain = 362.645 ; free physical = 767 ; free virtual = 3627
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2710.832 ; gain = 362.645 ; free physical = 768 ; free virtual = 3627
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 2710.832 ; gain = 362.645 ; free physical = 774 ; free virtual = 3630
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'r_int_reg[stop_state]' in module 'fetch1'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[state]' in module 'icache'
INFO: [Synth 8-802] inferred FSM for state register 'r_int_reg[state]' in module 'control'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[state]' in module 'mmu'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 running |                               00 |                               00
                 stopped |                               01 |                               01
              restarting |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_int_reg[stop_state]' using encoding 'sequential' in module 'fetch1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                 clr_tag |                               01 |                               01
                wait_ack |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[state]' using encoding 'sequential' in module 'icache'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
wait_for_curr_to_complete |                               01 |                               10
wait_for_prev_to_complete |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_int_reg[state]' using encoding 'sequential' in module 'control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
                do_tlbie |                             0001 |                             0001
           proc_tbl_read |                             0010 |                             0011
           proc_tbl_wait |                             0011 |                             0100
           segment_check |                             0100 |                             0101
            radix_lookup |                             0101 |                             0110
         radix_read_wait |                             0110 |                             0111
          radix_load_tlb |                             0111 |                             1000
                tlb_wait |                             1000 |                             0010
             radix_error |                             1001 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[state]' using encoding 'sequential' in module 'mmu'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:48 ; elapsed = 00:00:53 . Memory (MB): peak = 2710.832 ; gain = 362.645 ; free physical = 709 ; free virtual = 3587
---------------------------------------------------------------------------------
RAM Pipeline Warning: Read Address Register Found For RAM mem_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_2_reg. We will not be able to pipeline it. This may degrade performance. 
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input  128 Bit       Adders := 1     
	   2 Input   65 Bit       Adders := 1     
	   3 Input   65 Bit       Adders := 1     
	   2 Input   64 Bit       Adders := 9     
	   3 Input   64 Bit       Adders := 1     
	   2 Input   62 Bit       Adders := 1     
	   2 Input   61 Bit       Adders := 1     
	   2 Input   33 Bit       Adders := 2     
	   2 Input   32 Bit       Adders := 5     
	   2 Input   11 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 3     
	   4 Input    6 Bit       Adders := 2     
	   3 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 24    
	   2 Input    3 Bit       Adders := 28    
	   2 Input    2 Bit       Adders := 32    
	   2 Input    1 Bit       Adders := 2     
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
	   2 Input     32 Bit         XORs := 2     
	   2 Input      6 Bit         XORs := 4     
	   2 Input      3 Bit         XORs := 7     
	   4 Input      1 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 9     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	              256 Bit    Registers := 1     
	              129 Bit    Registers := 1     
	              128 Bit    Registers := 4     
	               92 Bit    Registers := 2     
	               71 Bit    Registers := 1     
	               64 Bit    Registers := 49    
	               63 Bit    Registers := 2     
	               58 Bit    Registers := 1     
	               56 Bit    Registers := 3     
	               54 Bit    Registers := 1     
	               44 Bit    Registers := 2     
	               43 Bit    Registers := 1     
	               32 Bit    Registers := 31    
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 5     
	               15 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 15    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 28    
	                5 Bit    Registers := 9     
	                4 Bit    Registers := 11    
	                3 Bit    Registers := 10    
	                2 Bit    Registers := 400   
	                1 Bit    Registers := 271   
+---Multipliers : 
	              64x64  Multipliers := 1     
+---RAMs : 
	             128K Bit	(512 X 256 bit)          RAMs := 1     
	             128K Bit	(4096 X 32 bit)          RAMs := 1     
	              64K Bit	(2048 X 32 bit)          RAMs := 1     
	              32K Bit	(512 X 64 bit)          RAMs := 4     
	               4K Bit	(64 X 64 bit)          RAMs := 1     
	              160 Bit	(16 X 10 bit)          RAMs := 2     
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	   2 Input  129 Bit        Muxes := 5     
	   3 Input  129 Bit        Muxes := 1     
	   5 Input  129 Bit        Muxes := 1     
	   2 Input  128 Bit        Muxes := 1     
	   4 Input   96 Bit        Muxes := 2     
	   6 Input   88 Bit        Muxes := 1     
	   2 Input   65 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 157   
	   3 Input   64 Bit        Muxes := 4     
	   4 Input   64 Bit        Muxes := 6     
	   5 Input   64 Bit        Muxes := 3     
	   7 Input   64 Bit        Muxes := 1     
	  11 Input   64 Bit        Muxes := 1     
	  25 Input   64 Bit        Muxes := 1     
	   8 Input   64 Bit        Muxes := 1     
	   2 Input   63 Bit        Muxes := 1     
	   2 Input   62 Bit        Muxes := 1     
	   2 Input   56 Bit        Muxes := 3     
	  10 Input   56 Bit        Muxes := 1     
	   2 Input   48 Bit        Muxes := 1     
	   2 Input   46 Bit        Muxes := 1     
	   2 Input   44 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 45    
	   3 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 4     
	   8 Input   32 Bit        Muxes := 1     
	   2 Input   31 Bit        Muxes := 2     
	   2 Input   30 Bit        Muxes := 3     
	   2 Input   24 Bit        Muxes := 1     
	   3 Input   24 Bit        Muxes := 1     
	   4 Input   19 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 3     
	   4 Input   16 Bit        Muxes := 2     
	   2 Input   14 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 3     
	   3 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 8     
	   4 Input    9 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 47    
	   4 Input    8 Bit        Muxes := 13    
	   8 Input    8 Bit        Muxes := 2     
	   9 Input    8 Bit        Muxes := 2     
	   5 Input    8 Bit        Muxes := 3     
	   7 Input    8 Bit        Muxes := 1     
	   3 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 9     
	   3 Input    7 Bit        Muxes := 1     
	   4 Input    6 Bit        Muxes := 3     
	   2 Input    6 Bit        Muxes := 30    
	  15 Input    6 Bit        Muxes := 2     
	   3 Input    6 Bit        Muxes := 4     
	  10 Input    6 Bit        Muxes := 2     
	   9 Input    6 Bit        Muxes := 1     
	  16 Input    6 Bit        Muxes := 1     
	   7 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 6     
	   4 Input    5 Bit        Muxes := 2     
	  10 Input    5 Bit        Muxes := 1     
	   6 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 34    
	   4 Input    4 Bit        Muxes := 3     
	  25 Input    4 Bit        Muxes := 2     
	  14 Input    4 Bit        Muxes := 1     
	   9 Input    4 Bit        Muxes := 1     
	  16 Input    4 Bit        Muxes := 1     
	   7 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 13    
	   5 Input    3 Bit        Muxes := 2     
	  26 Input    3 Bit        Muxes := 1     
	   7 Input    3 Bit        Muxes := 6     
	   9 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 3     
	   3 Input    3 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 3     
	  10 Input    3 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 1200  
	  12 Input    2 Bit        Muxes := 1     
	   5 Input    2 Bit        Muxes := 7     
	  26 Input    2 Bit        Muxes := 6     
	  27 Input    2 Bit        Muxes := 3     
	  25 Input    2 Bit        Muxes := 4     
	   4 Input    2 Bit        Muxes := 70    
	  65 Input    2 Bit        Muxes := 5     
	   9 Input    2 Bit        Muxes := 2     
	  16 Input    2 Bit        Muxes := 1     
	   7 Input    2 Bit        Muxes := 3     
	  11 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 447   
	   3 Input    1 Bit        Muxes := 15    
	   4 Input    1 Bit        Muxes := 34    
	  15 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 8     
	   6 Input    1 Bit        Muxes := 4     
	  25 Input    1 Bit        Muxes := 15    
	  27 Input    1 Bit        Muxes := 3     
	  32 Input    1 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 19    
	  14 Input    1 Bit        Muxes := 1     
	  16 Input    1 Bit        Muxes := 3     
	  64 Input    1 Bit        Muxes := 10    
	   8 Input    1 Bit        Muxes := 20    
	   9 Input    1 Bit        Muxes := 5     
	  10 Input    1 Bit        Muxes := 27    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP r_reg[multiply_pipeline][1][data], operation Mode is: (A2*B2)'.
DSP Report: register r_reg[multiply_pipeline][1][data] is absorbed into DSP r_reg[multiply_pipeline][1][data].
DSP Report: register r_reg[multiply_pipeline][1][data] is absorbed into DSP r_reg[multiply_pipeline][1][data].
DSP Report: register r_reg[multiply_pipeline][1][data] is absorbed into DSP r_reg[multiply_pipeline][1][data].
DSP Report: register r_reg[multiply_pipeline][0][data] is absorbed into DSP r_reg[multiply_pipeline][1][data].
DSP Report: operator rin[multiply_pipeline][0][data]0 is absorbed into DSP r_reg[multiply_pipeline][1][data].
DSP Report: operator rin[multiply_pipeline][0][data]0 is absorbed into DSP r_reg[multiply_pipeline][1][data].
DSP Report: Generating DSP r_reg[multiply_pipeline][0][data], operation Mode is: (A2*B2)'.
DSP Report: register r_reg[multiply_pipeline][0][data] is absorbed into DSP r_reg[multiply_pipeline][0][data].
DSP Report: register r_reg[multiply_pipeline][0][data] is absorbed into DSP r_reg[multiply_pipeline][0][data].
DSP Report: register r_reg[multiply_pipeline][0][data] is absorbed into DSP r_reg[multiply_pipeline][0][data].
DSP Report: operator rin[multiply_pipeline][0][data]0 is absorbed into DSP r_reg[multiply_pipeline][0][data].
DSP Report: operator rin[multiply_pipeline][0][data]0 is absorbed into DSP r_reg[multiply_pipeline][0][data].
DSP Report: Generating DSP rin[multiply_pipeline][0][data]0, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register rin[multiply_pipeline][0][data]0 is absorbed into DSP rin[multiply_pipeline][0][data]0.
DSP Report: register rin[multiply_pipeline][0][data]0 is absorbed into DSP rin[multiply_pipeline][0][data]0.
DSP Report: register r_reg[multiply_pipeline][0][data] is absorbed into DSP rin[multiply_pipeline][0][data]0.
DSP Report: operator rin[multiply_pipeline][0][data]0 is absorbed into DSP rin[multiply_pipeline][0][data]0.
DSP Report: operator rin[multiply_pipeline][0][data]0 is absorbed into DSP rin[multiply_pipeline][0][data]0.
DSP Report: Generating DSP r_reg[multiply_pipeline][1][data], operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register r_reg[multiply_pipeline][1][data] is absorbed into DSP r_reg[multiply_pipeline][1][data].
DSP Report: register r_reg[multiply_pipeline][1][data] is absorbed into DSP r_reg[multiply_pipeline][1][data].
DSP Report: register r_reg[multiply_pipeline][1][data] is absorbed into DSP r_reg[multiply_pipeline][1][data].
DSP Report: register r_reg[multiply_pipeline][0][data] is absorbed into DSP r_reg[multiply_pipeline][1][data].
DSP Report: operator rin[multiply_pipeline][0][data]0 is absorbed into DSP r_reg[multiply_pipeline][1][data].
DSP Report: operator rin[multiply_pipeline][0][data]0 is absorbed into DSP r_reg[multiply_pipeline][1][data].
DSP Report: Generating DSP r_reg[multiply_pipeline][0][data], operation Mode is: (A2*B2)'.
DSP Report: register r_reg[multiply_pipeline][0][data] is absorbed into DSP r_reg[multiply_pipeline][0][data].
DSP Report: register r_reg[multiply_pipeline][0][data] is absorbed into DSP r_reg[multiply_pipeline][0][data].
DSP Report: register r_reg[multiply_pipeline][0][data] is absorbed into DSP r_reg[multiply_pipeline][0][data].
DSP Report: operator rin[multiply_pipeline][0][data]0 is absorbed into DSP r_reg[multiply_pipeline][0][data].
DSP Report: operator rin[multiply_pipeline][0][data]0 is absorbed into DSP r_reg[multiply_pipeline][0][data].
DSP Report: Generating DSP rin[multiply_pipeline][0][data]0, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register rin[multiply_pipeline][0][data]0 is absorbed into DSP rin[multiply_pipeline][0][data]0.
DSP Report: register rin[multiply_pipeline][0][data]0 is absorbed into DSP rin[multiply_pipeline][0][data]0.
DSP Report: register r_reg[multiply_pipeline][0][data] is absorbed into DSP rin[multiply_pipeline][0][data]0.
DSP Report: operator rin[multiply_pipeline][0][data]0 is absorbed into DSP rin[multiply_pipeline][0][data]0.
DSP Report: operator rin[multiply_pipeline][0][data]0 is absorbed into DSP rin[multiply_pipeline][0][data]0.
DSP Report: Generating DSP r_reg[multiply_pipeline][1][data], operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register r_reg[multiply_pipeline][1][data] is absorbed into DSP r_reg[multiply_pipeline][1][data].
DSP Report: register r_reg[multiply_pipeline][1][data] is absorbed into DSP r_reg[multiply_pipeline][1][data].
DSP Report: register r_reg[multiply_pipeline][1][data] is absorbed into DSP r_reg[multiply_pipeline][1][data].
DSP Report: register r_reg[multiply_pipeline][0][data] is absorbed into DSP r_reg[multiply_pipeline][1][data].
DSP Report: operator rin[multiply_pipeline][0][data]0 is absorbed into DSP r_reg[multiply_pipeline][1][data].
DSP Report: operator rin[multiply_pipeline][0][data]0 is absorbed into DSP r_reg[multiply_pipeline][1][data].
DSP Report: Generating DSP r_reg[multiply_pipeline][0][data], operation Mode is: (A2*B2)'.
DSP Report: register r_reg[multiply_pipeline][0][data] is absorbed into DSP r_reg[multiply_pipeline][0][data].
DSP Report: register r_reg[multiply_pipeline][0][data] is absorbed into DSP r_reg[multiply_pipeline][0][data].
DSP Report: register r_reg[multiply_pipeline][0][data] is absorbed into DSP r_reg[multiply_pipeline][0][data].
DSP Report: operator rin[multiply_pipeline][0][data]0 is absorbed into DSP r_reg[multiply_pipeline][0][data].
DSP Report: operator rin[multiply_pipeline][0][data]0 is absorbed into DSP r_reg[multiply_pipeline][0][data].
DSP Report: Generating DSP rin[multiply_pipeline][0][data]0, operation Mode is: PCIN+(A2*B2)'.
DSP Report: register rin[multiply_pipeline][0][data]0 is absorbed into DSP rin[multiply_pipeline][0][data]0.
DSP Report: register rin[multiply_pipeline][0][data]0 is absorbed into DSP rin[multiply_pipeline][0][data]0.
DSP Report: register r_reg[multiply_pipeline][0][data] is absorbed into DSP rin[multiply_pipeline][0][data]0.
DSP Report: operator rin[multiply_pipeline][0][data]0 is absorbed into DSP rin[multiply_pipeline][0][data]0.
DSP Report: operator rin[multiply_pipeline][0][data]0 is absorbed into DSP rin[multiply_pipeline][0][data]0.
DSP Report: Generating DSP r_reg[multiply_pipeline][1][data], operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register r_reg[multiply_pipeline][1][data] is absorbed into DSP r_reg[multiply_pipeline][1][data].
DSP Report: register r_reg[multiply_pipeline][1][data] is absorbed into DSP r_reg[multiply_pipeline][1][data].
DSP Report: register r_reg[multiply_pipeline][1][data] is absorbed into DSP r_reg[multiply_pipeline][1][data].
DSP Report: register r_reg[multiply_pipeline][0][data] is absorbed into DSP r_reg[multiply_pipeline][1][data].
DSP Report: operator rin[multiply_pipeline][0][data]0 is absorbed into DSP r_reg[multiply_pipeline][1][data].
DSP Report: operator rin[multiply_pipeline][0][data]0 is absorbed into DSP r_reg[multiply_pipeline][1][data].
DSP Report: Generating DSP r_reg[multiply_pipeline][0][data], operation Mode is: (A2*B2)'.
DSP Report: register r_reg[multiply_pipeline][0][data] is absorbed into DSP r_reg[multiply_pipeline][0][data].
DSP Report: register r_reg[multiply_pipeline][0][data] is absorbed into DSP r_reg[multiply_pipeline][0][data].
DSP Report: register r_reg[multiply_pipeline][0][data] is absorbed into DSP r_reg[multiply_pipeline][0][data].
DSP Report: operator rin[multiply_pipeline][0][data]0 is absorbed into DSP r_reg[multiply_pipeline][0][data].
DSP Report: operator rin[multiply_pipeline][0][data]0 is absorbed into DSP r_reg[multiply_pipeline][0][data].
DSP Report: Generating DSP rin[multiply_pipeline][0][data]0, operation Mode is: PCIN+(A2*B2)'.
DSP Report: register rin[multiply_pipeline][0][data]0 is absorbed into DSP rin[multiply_pipeline][0][data]0.
DSP Report: register rin[multiply_pipeline][0][data]0 is absorbed into DSP rin[multiply_pipeline][0][data]0.
DSP Report: register r_reg[multiply_pipeline][0][data] is absorbed into DSP rin[multiply_pipeline][0][data]0.
DSP Report: operator rin[multiply_pipeline][0][data]0 is absorbed into DSP rin[multiply_pipeline][0][data]0.
DSP Report: operator rin[multiply_pipeline][0][data]0 is absorbed into DSP rin[multiply_pipeline][0][data]0.
DSP Report: Generating DSP r_reg[multiply_pipeline][1][data], operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register r_reg[multiply_pipeline][1][data] is absorbed into DSP r_reg[multiply_pipeline][1][data].
DSP Report: register r_reg[multiply_pipeline][1][data] is absorbed into DSP r_reg[multiply_pipeline][1][data].
DSP Report: register r_reg[multiply_pipeline][1][data] is absorbed into DSP r_reg[multiply_pipeline][1][data].
DSP Report: register r_reg[multiply_pipeline][0][data] is absorbed into DSP r_reg[multiply_pipeline][1][data].
DSP Report: operator rin[multiply_pipeline][0][data]0 is absorbed into DSP r_reg[multiply_pipeline][1][data].
DSP Report: operator rin[multiply_pipeline][0][data]0 is absorbed into DSP r_reg[multiply_pipeline][1][data].
DSP Report: Generating DSP r_reg[multiply_pipeline][0][data], operation Mode is: (A2*B2)'.
DSP Report: register r_reg[multiply_pipeline][0][data] is absorbed into DSP r_reg[multiply_pipeline][0][data].
DSP Report: register r_reg[multiply_pipeline][0][data] is absorbed into DSP r_reg[multiply_pipeline][0][data].
DSP Report: register r_reg[multiply_pipeline][0][data] is absorbed into DSP r_reg[multiply_pipeline][0][data].
DSP Report: operator rin[multiply_pipeline][0][data]0 is absorbed into DSP r_reg[multiply_pipeline][0][data].
DSP Report: operator rin[multiply_pipeline][0][data]0 is absorbed into DSP r_reg[multiply_pipeline][0][data].
DSP Report: Generating DSP rin[multiply_pipeline][0][data]0, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register rin[multiply_pipeline][0][data]0 is absorbed into DSP rin[multiply_pipeline][0][data]0.
DSP Report: register rin[multiply_pipeline][0][data]0 is absorbed into DSP rin[multiply_pipeline][0][data]0.
DSP Report: register r_reg[multiply_pipeline][0][data] is absorbed into DSP rin[multiply_pipeline][0][data]0.
DSP Report: operator rin[multiply_pipeline][0][data]0 is absorbed into DSP rin[multiply_pipeline][0][data]0.
DSP Report: operator rin[multiply_pipeline][0][data]0 is absorbed into DSP rin[multiply_pipeline][0][data]0.
DSP Report: Generating DSP r_reg[multiply_pipeline][1][data], operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register r_reg[multiply_pipeline][1][data] is absorbed into DSP r_reg[multiply_pipeline][1][data].
DSP Report: register r_reg[multiply_pipeline][1][data] is absorbed into DSP r_reg[multiply_pipeline][1][data].
DSP Report: register r_reg[multiply_pipeline][1][data] is absorbed into DSP r_reg[multiply_pipeline][1][data].
DSP Report: register r_reg[multiply_pipeline][0][data] is absorbed into DSP r_reg[multiply_pipeline][1][data].
DSP Report: operator rin[multiply_pipeline][0][data]0 is absorbed into DSP r_reg[multiply_pipeline][1][data].
DSP Report: operator rin[multiply_pipeline][0][data]0 is absorbed into DSP r_reg[multiply_pipeline][1][data].
INFO: [Synth 8-5784] Optimized 7 bits of RAM "debug_0/maybe_log.log_array_reg" due to constant propagation. Old ram width 256 bits, new ram width 249 bits.
RAM Pipeline Warning: Read Address Register Found For RAM mem_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_2_reg. We will not be able to pipeline it. This may degrade performance. 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:05:31 ; elapsed = 00:05:43 . Memory (MB): peak = 3074.316 ; gain = 726.129 ; free physical = 621 ; free virtual = 3376
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+------------+--------------------------------------------------+---------------+----------------+
|Module Name | RTL Object                                       | Depth x Width | Implemented As | 
+------------+--------------------------------------------------+---------------+----------------+
|decode1     | decode_op_31_array[0][insn_type]                 | 1024x6        | LUT            | 
|decode1     | major_decode_rom_array[0][insn_type]             | 64x6          | LUT            | 
|decode1     | decode_op_31_array[0][unit]                      | 1024x2        | LUT            | 
|decode1     | decode_op_31_array[0][input_reg_a]               | 1024x2        | LUT            | 
|decode1     | decode_op_31_array[0][input_reg_b]               | 1024x4        | LUT            | 
|decode1     | major_decode_rom_array[0][input_reg_b]           | 64x4          | LUT            | 
|decode1     | decode_op_31_array[0][input_reg_c]               | 1024x1        | LUT            | 
|decode1     | decode_op_31_array[0][output_reg_a]              | 1024x2        | LUT            | 
|decode1     | decode_op_31_array[0][input_cr]                  | 1024x1        | LUT            | 
|decode1     | decode_op_31_array[0][output_cr]                 | 1024x1        | LUT            | 
|decode1     | decode_op_31_array[0][invert_a]                  | 1024x1        | LUT            | 
|decode1     | decode_op_31_array[0][invert_out]                | 1024x1        | LUT            | 
|decode1     | decode_op_31_array[0][input_carry]               | 1024x2        | LUT            | 
|decode1     | decode_op_31_array[0][output_carry]              | 1024x1        | LUT            | 
|decode1     | decode_op_31_array[0][length]                    | 1024x3        | LUT            | 
|decode1     | decode_op_31_array[0][byte_reverse]              | 1024x1        | LUT            | 
|decode1     | decode_op_31_array[0][sign_extend]               | 1024x1        | LUT            | 
|decode1     | decode_op_31_array[0][update]                    | 1024x1        | LUT            | 
|decode1     | decode_op_31_array[0][reserve]                   | 1024x1        | LUT            | 
|decode1     | decode_op_31_array[0][is_32bit]                  | 1024x1        | LUT            | 
|decode1     | decode_op_31_array[0][is_signed]                 | 1024x1        | LUT            | 
|decode1     | decode_op_31_array[0][rc]                        | 1024x2        | LUT            | 
|decode1     | major_decode_rom_array[0][rc]                    | 64x2          | LUT            | 
|decode1     | decode_op_31_array[0][sgl_pipe]                  | 1024x1        | LUT            | 
|decode1     | major_decode_rom_array[0][sgl_pipe]              | 64x1          | LUT            | 
|top         | p_0_out                                          | 64x8          | LUT            | 
|top         | decode1_0/major_decode_rom_array[0][insn_type]   | 64x6          | LUT            | 
|top         | decode1_0/decode_op_31_array[0][insn_type]       | 1024x6        | LUT            | 
|top         | decode1_0/decode_op_31_array[0][unit]            | 1024x2        | LUT            | 
|top         | decode1_0/decode_op_31_array[0][input_reg_a]     | 1024x2        | LUT            | 
|top         | decode1_0/major_decode_rom_array[0][input_reg_b] | 64x4          | LUT            | 
|top         | decode1_0/decode_op_31_array[0][input_reg_b]     | 1024x4        | LUT            | 
|top         | decode1_0/decode_op_31_array[0][input_reg_c]     | 1024x1        | LUT            | 
|top         | decode1_0/decode_op_31_array[0][output_reg_a]    | 1024x2        | LUT            | 
|top         | decode1_0/decode_op_31_array[0][input_cr]        | 1024x1        | LUT            | 
|top         | decode1_0/decode_op_31_array[0][output_cr]       | 1024x1        | LUT            | 
|top         | decode1_0/decode_op_31_array[0][invert_a]        | 1024x1        | LUT            | 
|top         | decode1_0/decode_op_31_array[0][invert_out]      | 1024x1        | LUT            | 
|top         | decode1_0/decode_op_31_array[0][input_carry]     | 1024x2        | LUT            | 
|top         | decode1_0/decode_op_31_array[0][output_carry]    | 1024x1        | LUT            | 
|top         | decode1_0/decode_op_31_array[0][length]          | 1024x3        | LUT            | 
|top         | decode1_0/decode_op_31_array[0][byte_reverse]    | 1024x1        | LUT            | 
|top         | decode1_0/decode_op_31_array[0][sign_extend]     | 1024x1        | LUT            | 
|top         | decode1_0/decode_op_31_array[0][update]          | 1024x1        | LUT            | 
|top         | decode1_0/decode_op_31_array[0][reserve]         | 1024x1        | LUT            | 
|top         | decode1_0/decode_op_31_array[0][is_32bit]        | 1024x1        | LUT            | 
|top         | decode1_0/decode_op_31_array[0][is_signed]       | 1024x1        | LUT            | 
|top         | decode1_0/major_decode_rom_array[0][rc]          | 64x2          | LUT            | 
|top         | decode1_0/decode_op_31_array[0][rc]              | 1024x2        | LUT            | 
|top         | decode1_0/decode_op_31_array[0][sgl_pipe]        | 1024x1        | LUT            | 
|top         | decode1_0/major_decode_rom_array[0][sgl_pipe]    | 64x1          | LUT            | 
|top         | p_0_out                                          | 64x8          | LUT            | 
|top         | memdat_reg                                       | 8192x32       | Block RAM      | 
+------------+--------------------------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping	Report (see note below)
+---------------------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                | RTL Object                      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top                        | debug_0/maybe_log.log_array_reg | 512 x 256(READ_FIRST)  | W |   | 512 x 256(WRITE_FIRST) |   | R | Port A and B     | 1      | 3      | 
|microwatt_corei_2/icache_0 | rams[0].way/ram_reg             | 512 x 64(READ_FIRST)   | W |   | 512 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|microwatt_corei_2/icache_0 | rams[1].way/ram_reg             | 512 x 64(READ_FIRST)   | W |   | 512 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|microwatt_corei_4/dcache_0 | rams[0].way/ram_reg             | 512 x 64(READ_FIRST)   | W |   | 512 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|microwatt_corei_4/dcache_0 | rams[1].way/ram_reg             | 512 x 64(READ_FIRST)   | W |   | 512 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|top                        | mem_1_reg                       | 2 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 2      | 
|top                        | mem_2_reg                       | 4 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
+---------------------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+---------------------------+-------------------------------+----------------+----------------------+---------------------------+
|Module Name                | RTL Object                    | Inference      | Size (Depth x Width) | Primitives                | 
+---------------------------+-------------------------------+----------------+----------------------+---------------------------+
|top                        | register_file_0/registers_reg | Implied        | 64 x 64              | RAM64X1D x 3	RAM64M x 63	 | 
|microwatt_corei_2/icache_0 | itlb_ptes_reg                 | User Attribute | 64 x 56              | RAM64X1D x 2	RAM64M x 18	 | 
|microwatt_corei_2/icache_0 | cache_tags_reg                | User Attribute | 64 x 88              | RAM64X1D x 88	            | 
|microwatt_corei_2/icache_0 | itlb_tags_reg                 | User Attribute | 64 x 46              | RAM64X1D x 1	RAM64M x 15	 | 
|microwatt_corei_4/dcache_0 | dtlb_tags_reg                 | User Attribute | 64 x 92              | RAM64X1D x 2	RAM64M x 30	 | 
|microwatt_corei_4/dcache_0 | dtlb_ptes_reg                 | User Attribute | 64 x 128             | RAM64X1D x 2	RAM64M x 42	 | 
|microwatt_corei_4/dcache_0 | cache_tags_reg                | User Attribute | 64 x 92              | RAM64X1D x 92	            | 
|top                        | storage_reg                   | Implied        | 16 x 8               | RAM32M x 2	               | 
|top                        | storage_1_reg                 | Implied        | 16 x 8               | RAM32M x 2	               | 
+---------------------------+-------------------------------+----------------+----------------------+---------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|multiply    | (A2*B2)'            | 14     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|multiply    | (A2*B2)'            | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|multiply    | (PCIN>>17)+(A2*B2)' | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|multiply    | (PCIN+(A2*B2)')'    | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|multiply    | (A2*B2)'            | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|multiply    | (PCIN>>17)+(A2*B2)' | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|multiply    | (PCIN+(A2*B2)')'    | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|multiply    | (A2*B2)'            | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|multiply    | PCIN+(A2*B2)'       | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|multiply    | (PCIN+(A2*B2)')'    | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|multiply    | (A2*B2)'            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|multiply    | PCIN+(A2*B2)'       | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|multiply    | (PCIN+(A2*B2)')'    | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|multiply    | (A2*B2)'            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|multiply    | (PCIN>>17)+(A2*B2)' | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|multiply    | (PCIN+(A2*B2)')'    | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
+------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:05:40 ; elapsed = 00:05:53 . Memory (MB): peak = 3074.316 ; gain = 726.129 ; free physical = 452 ; free virtual = 3233
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:43 ; elapsed = 00:05:55 . Memory (MB): peak = 3074.316 ; gain = 726.129 ; free physical = 431 ; free virtual = 3214
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+---------------------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                | RTL Object                      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top                        | debug_0/maybe_log.log_array_reg | 512 x 256(READ_FIRST)  | W |   | 512 x 256(WRITE_FIRST) |   | R | Port A and B     | 1      | 3      | 
|microwatt_corei_2/icache_0 | rams[0].way/ram_reg             | 512 x 64(READ_FIRST)   | W |   | 512 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|microwatt_corei_2/icache_0 | rams[1].way/ram_reg             | 512 x 64(READ_FIRST)   | W |   | 512 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|microwatt_corei_4/dcache_0 | rams[0].way/ram_reg             | 512 x 64(READ_FIRST)   | W |   | 512 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|microwatt_corei_4/dcache_0 | rams[1].way/ram_reg             | 512 x 64(READ_FIRST)   | W |   | 512 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|top                        | mem_1_reg                       | 2 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 2      | 
|top                        | mem_2_reg                       | 4 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
+---------------------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping	Report
+---------------------------+-------------------------------+----------------+----------------------+---------------------------+
|Module Name                | RTL Object                    | Inference      | Size (Depth x Width) | Primitives                | 
+---------------------------+-------------------------------+----------------+----------------------+---------------------------+
|top                        | register_file_0/registers_reg | Implied        | 64 x 64              | RAM64X1D x 3	RAM64M x 63	 | 
|microwatt_corei_2/icache_0 | itlb_ptes_reg                 | User Attribute | 64 x 56              | RAM64X1D x 2	RAM64M x 18	 | 
|microwatt_corei_2/icache_0 | cache_tags_reg                | User Attribute | 64 x 88              | RAM64X1D x 88	            | 
|microwatt_corei_2/icache_0 | itlb_tags_reg                 | User Attribute | 64 x 46              | RAM64X1D x 1	RAM64M x 15	 | 
|microwatt_corei_4/dcache_0 | dtlb_tags_reg                 | User Attribute | 64 x 92              | RAM64X1D x 2	RAM64M x 30	 | 
|microwatt_corei_4/dcache_0 | dtlb_ptes_reg                 | User Attribute | 64 x 128             | RAM64X1D x 2	RAM64M x 42	 | 
|microwatt_corei_4/dcache_0 | cache_tags_reg                | User Attribute | 64 x 92              | RAM64X1D x 92	            | 
|top                        | storage_reg                   | Implied        | 16 x 8               | RAM32M x 2	               | 
|top                        | storage_1_reg                 | Implied        | 16 x 8               | RAM32M x 2	               | 
+---------------------------+-------------------------------+----------------+----------------------+---------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance microwatt_wrapper/microwatt_core/debug_0/maybe_log.log_array_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance microwatt_wrapper/microwatt_core/debug_0/maybe_log.log_array_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance microwatt_wrapper/microwatt_core/debug_0/maybe_log.log_array_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance microwatt_wrapper/microwatt_core/debug_0/maybe_log.log_array_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance microwatt_wrapper/microwatt_core/icache_0/rams[0].way/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance microwatt_wrapper/microwatt_core/icache_0/rams[1].way/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_1_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_1_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_2_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_2_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_2_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_2_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance memdat_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance memdat_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance memdat_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance memdat_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance memdat_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance memdat_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance memdat_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance memdat_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:05:52 ; elapsed = 00:06:05 . Memory (MB): peak = 3074.316 ; gain = 726.129 ; free physical = 447 ; free virtual = 3228
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:05:56 ; elapsed = 00:06:09 . Memory (MB): peak = 3074.316 ; gain = 726.129 ; free physical = 459 ; free virtual = 3240
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:05:56 ; elapsed = 00:06:10 . Memory (MB): peak = 3074.316 ; gain = 726.129 ; free physical = 459 ; free virtual = 3240
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:58 ; elapsed = 00:06:11 . Memory (MB): peak = 3074.316 ; gain = 726.129 ; free physical = 458 ; free virtual = 3240
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:58 ; elapsed = 00:06:11 . Memory (MB): peak = 3074.316 ; gain = 726.129 ; free physical = 458 ; free virtual = 3240
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:59 ; elapsed = 00:06:12 . Memory (MB): peak = 3074.316 ; gain = 726.129 ; free physical = 460 ; free virtual = 3242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:59 ; elapsed = 00:06:12 . Memory (MB): peak = 3074.316 ; gain = 726.129 ; free physical = 460 ; free virtual = 3242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                  | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top         | microwatt_wrapper/microwatt_core/execute1_0/multiply_0/r_reg[multiply_pipeline][2][valid] | 4      | 3     | NO           | NO                 | YES               | 3      | 0       | 
+------------+-------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |   497|
|3     |DSP48E1  |    16|
|6     |LUT1     |   400|
|7     |LUT2     |   660|
|8     |LUT3     |  1956|
|9     |LUT4     |   953|
|10    |LUT5     |  2040|
|11    |LUT6     |  5572|
|12    |MUXF7    |   112|
|13    |MUXF8    |    21|
|14    |RAM32M   |     4|
|15    |RAM64M   |   160|
|16    |RAM64X1D |   184|
|17    |RAMB18E1 |     1|
|18    |RAMB36E1 |    21|
|30    |SRL16E   |     3|
|31    |FDRE     |  5869|
|32    |FDSE     |   109|
|33    |IBUF     |    24|
|34    |OBUF     |    20|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:59 ; elapsed = 00:06:12 . Memory (MB): peak = 3074.316 ; gain = 726.129 ; free physical = 460 ; free virtual = 3242
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:05:53 ; elapsed = 00:06:07 . Memory (MB): peak = 3074.316 ; gain = 574.285 ; free physical = 517 ; free virtual = 3299
Synthesis Optimization Complete : Time (s): cpu = 00:05:59 ; elapsed = 00:06:13 . Memory (MB): peak = 3074.324 ; gain = 726.129 ; free physical = 517 ; free virtual = 3299
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3074.324 ; gain = 0.000 ; free physical = 591 ; free virtual = 3384
INFO: [Netlist 29-17] Analyzing 1016 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/varun/coding/projects/openpower/openpower_x/lab004_v_sim/build/gateware/top.xdc]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {ars_ff1 == TRUE || ars_ff2 == TRUE}'. [/home/varun/coding/projects/openpower/openpower_x/lab004_v_sim/build/gateware/top.xdc:196]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == PRE} -of_objects [get_cells -hierarchical -filter {ars_ff1 == TRUE || ars_ff2 == TRUE}]'. [/home/varun/coding/projects/openpower/openpower_x/lab004_v_sim/build/gateware/top.xdc:196]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {ars_ff1 == TRUE}'. [/home/varun/coding/projects/openpower/openpower_x/lab004_v_sim/build/gateware/top.xdc:198]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == C} -of_objects [get_cells -hierarchical -filter {ars_ff1 == TRUE}]'. [/home/varun/coding/projects/openpower/openpower_x/lab004_v_sim/build/gateware/top.xdc:198]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {ars_ff2 == TRUE}'. [/home/varun/coding/projects/openpower/openpower_x/lab004_v_sim/build/gateware/top.xdc:198]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == D} -of_objects [get_cells -hierarchical -filter {ars_ff2 == TRUE}]'. [/home/varun/coding/projects/openpower/openpower_x/lab004_v_sim/build/gateware/top.xdc:198]
Finished Parsing XDC File [/home/varun/coding/projects/openpower/openpower_x/lab004_v_sim/build/gateware/top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3106.332 ; gain = 0.000 ; free physical = 552 ; free virtual = 3347
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 348 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM64M => RAM64M (RAMD64E(x4)): 160 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 184 instances

INFO: [Common 17-83] Releasing license: Synthesis
112 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:06:16 ; elapsed = 00:06:24 . Memory (MB): peak = 3106.332 ; gain = 758.297 ; free physical = 724 ; free virtual = 3519
# report_timing_summary -file top_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 3177.391 ; gain = 71.059 ; free physical = 420 ; free virtual = 3241
# report_utilization -hierarchical -file top_utilization_hierarchical_synth.rpt
# report_utilization -file top_utilization_synth.rpt
# opt_design -directive default
Command: opt_design -directive default
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: default
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3241.422 ; gain = 64.031 ; free physical = 407 ; free virtual = 3229

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 16b726571

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3241.422 ; gain = 0.000 ; free physical = 407 ; free virtual = 3229

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 2453842bd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.81 . Memory (MB): peak = 3241.422 ; gain = 0.000 ; free physical = 309 ; free virtual = 3131
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 11 cells
INFO: [Opt 31-1021] In phase Retarget, 22 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 2277a9c1e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3241.422 ; gain = 0.000 ; free physical = 309 ; free virtual = 3131
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 162d3cb68

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3241.422 ; gain = 0.000 ; free physical = 308 ; free virtual = 3130
INFO: [Opt 31-389] Phase Sweep created 16 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 88 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 162d3cb68

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3241.422 ; gain = 0.000 ; free physical = 308 ; free virtual = 3130
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1efd0d06c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3241.422 ; gain = 0.000 ; free physical = 308 ; free virtual = 3131
INFO: [Opt 31-389] Phase Shift Register Optimization created 1 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1efd0d06c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3241.422 ; gain = 0.000 ; free physical = 308 ; free virtual = 3131
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              11  |                                             22  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |              16  |               0  |                                             88  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               1  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3241.422 ; gain = 0.000 ; free physical = 310 ; free virtual = 3132
Ending Logic Optimization Task | Checksum: 1b76099e6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3241.422 ; gain = 0.000 ; free physical = 310 ; free virtual = 3132

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 22 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 4 Total Ports: 44
Ending PowerOpt Patch Enables Task | Checksum: 217427ae7

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.20 . Memory (MB): peak = 3491.328 ; gain = 0.000 ; free physical = 384 ; free virtual = 3219
Ending Power Optimization Task | Checksum: 217427ae7

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 3491.328 ; gain = 249.906 ; free physical = 401 ; free virtual = 3236

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 217427ae7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3491.328 ; gain = 0.000 ; free physical = 401 ; free virtual = 3236

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3491.328 ; gain = 0.000 ; free physical = 401 ; free virtual = 3236
Ending Netlist Obfuscation Task | Checksum: 1e493a23a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3491.328 ; gain = 0.000 ; free physical = 401 ; free virtual = 3236
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 3491.328 ; gain = 313.938 ; free physical = 401 ; free virtual = 3236
# place_design -directive default
Command: place_design -directive default
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'default' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3491.328 ; gain = 0.000 ; free physical = 361 ; free virtual = 3198
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 13394311c

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3491.328 ; gain = 0.000 ; free physical = 361 ; free virtual = 3198
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3491.328 ; gain = 0.000 ; free physical = 361 ; free virtual = 3198

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 19667e9c6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3491.328 ; gain = 0.000 ; free physical = 380 ; free virtual = 3221

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 28ddca17e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3491.328 ; gain = 0.000 ; free physical = 390 ; free virtual = 3233

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 28ddca17e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3491.328 ; gain = 0.000 ; free physical = 390 ; free virtual = 3233
Phase 1 Placer Initialization | Checksum: 28ddca17e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3491.328 ; gain = 0.000 ; free physical = 389 ; free virtual = 3232

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 28ddca17e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3491.328 ; gain = 0.000 ; free physical = 386 ; free virtual = 3229

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 28ddca17e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3491.328 ; gain = 0.000 ; free physical = 386 ; free virtual = 3229

Phase 2.3 Global Placement Core
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2.3 Global Placement Core | Checksum: 1c2f8f292

Time (s): cpu = 00:00:36 ; elapsed = 00:00:11 . Memory (MB): peak = 3491.328 ; gain = 0.000 ; free physical = 333 ; free virtual = 3177
Phase 2 Global Placement | Checksum: 1c2f8f292

Time (s): cpu = 00:00:36 ; elapsed = 00:00:11 . Memory (MB): peak = 3491.328 ; gain = 0.000 ; free physical = 335 ; free virtual = 3180

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c2f8f292

Time (s): cpu = 00:00:36 ; elapsed = 00:00:11 . Memory (MB): peak = 3491.328 ; gain = 0.000 ; free physical = 335 ; free virtual = 3180

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 25e6cad89

Time (s): cpu = 00:00:37 ; elapsed = 00:00:12 . Memory (MB): peak = 3491.328 ; gain = 0.000 ; free physical = 335 ; free virtual = 3180

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1fe51e58c

Time (s): cpu = 00:00:38 ; elapsed = 00:00:12 . Memory (MB): peak = 3491.328 ; gain = 0.000 ; free physical = 335 ; free virtual = 3180

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1fe51e58c

Time (s): cpu = 00:00:38 ; elapsed = 00:00:12 . Memory (MB): peak = 3491.328 ; gain = 0.000 ; free physical = 335 ; free virtual = 3180

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 257903a48

Time (s): cpu = 00:00:43 ; elapsed = 00:00:17 . Memory (MB): peak = 3491.328 ; gain = 0.000 ; free physical = 343 ; free virtual = 3188

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1f4cdde3c

Time (s): cpu = 00:00:44 ; elapsed = 00:00:17 . Memory (MB): peak = 3491.328 ; gain = 0.000 ; free physical = 343 ; free virtual = 3188

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1f4cdde3c

Time (s): cpu = 00:00:44 ; elapsed = 00:00:18 . Memory (MB): peak = 3491.328 ; gain = 0.000 ; free physical = 343 ; free virtual = 3188
Phase 3 Detail Placement | Checksum: 1f4cdde3c

Time (s): cpu = 00:00:44 ; elapsed = 00:00:18 . Memory (MB): peak = 3491.328 ; gain = 0.000 ; free physical = 343 ; free virtual = 3188

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1f4cdde3c

Time (s): cpu = 00:00:44 ; elapsed = 00:00:18 . Memory (MB): peak = 3491.328 ; gain = 0.000 ; free physical = 343 ; free virtual = 3188

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1f4cdde3c

Time (s): cpu = 00:00:45 ; elapsed = 00:00:18 . Memory (MB): peak = 3491.328 ; gain = 0.000 ; free physical = 343 ; free virtual = 3188

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                8x8|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                4x4|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1f4cdde3c

Time (s): cpu = 00:00:45 ; elapsed = 00:00:18 . Memory (MB): peak = 3491.328 ; gain = 0.000 ; free physical = 343 ; free virtual = 3188
Phase 4.3 Placer Reporting | Checksum: 1f4cdde3c

Time (s): cpu = 00:00:45 ; elapsed = 00:00:18 . Memory (MB): peak = 3491.328 ; gain = 0.000 ; free physical = 342 ; free virtual = 3188

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3491.328 ; gain = 0.000 ; free physical = 342 ; free virtual = 3188

Time (s): cpu = 00:00:45 ; elapsed = 00:00:18 . Memory (MB): peak = 3491.328 ; gain = 0.000 ; free physical = 342 ; free virtual = 3188
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1f19e06e5

Time (s): cpu = 00:00:45 ; elapsed = 00:00:18 . Memory (MB): peak = 3491.328 ; gain = 0.000 ; free physical = 342 ; free virtual = 3188
Ending Placer Task | Checksum: 16ccde222

Time (s): cpu = 00:00:45 ; elapsed = 00:00:18 . Memory (MB): peak = 3491.328 ; gain = 0.000 ; free physical = 342 ; free virtual = 3188
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:59 ; elapsed = 00:00:22 . Memory (MB): peak = 3491.328 ; gain = 0.000 ; free physical = 376 ; free virtual = 3221
# report_utilization -hierarchical -file top_utilization_hierarchical_place.rpt
# report_utilization -file top_utilization_place.rpt
# report_io -file top_io.rpt
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3491.328 ; gain = 0.000 ; free physical = 365 ; free virtual = 3211
# report_control_sets -verbose -file top_control_sets.rpt
report_control_sets: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3491.328 ; gain = 0.000 ; free physical = 370 ; free virtual = 3216
# report_clock_utilization -file top_clock_utilization.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
# route_design -directive default
Command: route_design -directive default
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'default'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 71d50f71 ConstDB: 0 ShapeSum: faf8d2b1 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 151471afb

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 3491.328 ; gain = 0.000 ; free physical = 192 ; free virtual = 3039
Post Restoration Checksum: NetGraph: baa44a5d NumContArr: 96a2d09e Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 151471afb

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 3491.328 ; gain = 0.000 ; free physical = 193 ; free virtual = 3042

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 151471afb

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 3491.328 ; gain = 0.000 ; free physical = 158 ; free virtual = 3007

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 151471afb

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 3491.328 ; gain = 0.000 ; free physical = 158 ; free virtual = 3007
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 12d4983ed

Time (s): cpu = 00:00:34 ; elapsed = 00:00:22 . Memory (MB): peak = 3491.328 ; gain = 0.000 ; free physical = 144 ; free virtual = 2965
Phase 2 Router Initialization | Checksum: 12d4983ed

Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 3491.328 ; gain = 0.000 ; free physical = 144 ; free virtual = 2965

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 16450
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 16450
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 12d4983ed

Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 3491.328 ; gain = 0.000 ; free physical = 146 ; free virtual = 2967
Phase 3 Initial Routing | Checksum: 868eedc2

Time (s): cpu = 00:00:46 ; elapsed = 00:00:25 . Memory (MB): peak = 3491.328 ; gain = 0.000 ; free physical = 146 ; free virtual = 2967

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 868eedc2

Time (s): cpu = 00:00:47 ; elapsed = 00:00:25 . Memory (MB): peak = 3491.328 ; gain = 0.000 ; free physical = 146 ; free virtual = 2967
WARNING: [Route 35-447] Congestion is preventing the router from routing all nets. The router will prioritize the successful completion of routing all nets over timing optimizations.
Phase 4.1 Global Iteration 0 | Checksum: 868eedc2

Time (s): cpu = 00:00:48 ; elapsed = 00:00:26 . Memory (MB): peak = 3491.328 ; gain = 0.000 ; free physical = 151 ; free virtual = 2972

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1951
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
Phase 4.2 Global Iteration 1 | Checksum: 129f6c014

Time (s): cpu = 00:01:07 ; elapsed = 00:00:34 . Memory (MB): peak = 3491.328 ; gain = 0.000 ; free physical = 163 ; free virtual = 2967
Phase 4 Rip-up And Reroute | Checksum: 129f6c014

Time (s): cpu = 00:01:07 ; elapsed = 00:00:34 . Memory (MB): peak = 3491.328 ; gain = 0.000 ; free physical = 163 ; free virtual = 2967

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 129f6c014

Time (s): cpu = 00:01:07 ; elapsed = 00:00:35 . Memory (MB): peak = 3491.328 ; gain = 0.000 ; free physical = 162 ; free virtual = 2966

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 129f6c014

Time (s): cpu = 00:01:07 ; elapsed = 00:00:35 . Memory (MB): peak = 3491.328 ; gain = 0.000 ; free physical = 162 ; free virtual = 2966
Phase 5 Delay and Skew Optimization | Checksum: 129f6c014

Time (s): cpu = 00:01:07 ; elapsed = 00:00:35 . Memory (MB): peak = 3491.328 ; gain = 0.000 ; free physical = 162 ; free virtual = 2966

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 129f6c014

Time (s): cpu = 00:01:08 ; elapsed = 00:00:35 . Memory (MB): peak = 3491.328 ; gain = 0.000 ; free physical = 162 ; free virtual = 2966
Phase 6.1 Hold Fix Iter | Checksum: 129f6c014

Time (s): cpu = 00:01:08 ; elapsed = 00:00:35 . Memory (MB): peak = 3491.328 ; gain = 0.000 ; free physical = 162 ; free virtual = 2966
Phase 6 Post Hold Fix | Checksum: 129f6c014

Time (s): cpu = 00:01:08 ; elapsed = 00:00:35 . Memory (MB): peak = 3491.328 ; gain = 0.000 ; free physical = 162 ; free virtual = 2966

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.10519 %
  Global Horizontal Routing Utilization  = 5.18656 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 129f6c014

Time (s): cpu = 00:01:08 ; elapsed = 00:00:35 . Memory (MB): peak = 3491.328 ; gain = 0.000 ; free physical = 162 ; free virtual = 2966

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 129f6c014

Time (s): cpu = 00:01:08 ; elapsed = 00:00:35 . Memory (MB): peak = 3491.328 ; gain = 0.000 ; free physical = 161 ; free virtual = 2965

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1718e0363

Time (s): cpu = 00:01:11 ; elapsed = 00:00:37 . Memory (MB): peak = 3491.328 ; gain = 0.000 ; free physical = 159 ; free virtual = 2964

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: 1718e0363

Time (s): cpu = 00:01:11 ; elapsed = 00:00:37 . Memory (MB): peak = 3491.328 ; gain = 0.000 ; free physical = 164 ; free virtual = 2968
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:11 ; elapsed = 00:00:37 . Memory (MB): peak = 3491.328 ; gain = 0.000 ; free physical = 203 ; free virtual = 3008

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
8 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:28 ; elapsed = 00:00:41 . Memory (MB): peak = 3491.328 ; gain = 0.000 ; free physical = 203 ; free virtual = 3008
# phys_opt_design -directive default
Command: phys_opt_design -directive default
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: default
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force top_route.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3491.328 ; gain = 0.000 ; free physical = 170 ; free virtual = 3004
INFO: [Common 17-1381] The checkpoint '/home/varun/coding/projects/openpower/openpower_x/lab004_v_sim/build/gateware/top_route.dcp' has been generated.
# report_timing_summary -no_header -no_detailed_paths
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (7084)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (22913)
5. checking no_input_delay (23)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (7084)
---------------------------
 There are 7084 register/latch pins with no clock driven by root clock pin: clk100 (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (22913)
----------------------------------------------------
 There are 22913 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (23)
-------------------------------
 There are 23 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
         NA           NA                     NA                   NA           NA           NA                     NA                   NA           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


# report_route_status -file top_route_status.rpt
# report_drc -file top_drc.rpt
Command: report_drc -file top_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/varun/tools/XilinX/Vivado/2020.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/varun/coding/projects/openpower/openpower_x/lab004_v_sim/build/gateware/top_drc.rpt.
report_drc completed successfully
# report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power -file top_power.rpt
Command: report_power -file top_power.rpt
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
0 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 3491.328 ; gain = 0.000 ; free physical = 217 ; free virtual = 2981
# write_bitstream -force top.bit 
Command: write_bitstream -force top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP microwatt_wrapper/microwatt_core/execute1_0/multiply_0/r_reg[multiply_pipeline][0][data] multiplier stage microwatt_wrapper/microwatt_core/execute1_0/multiply_0/r_reg[multiply_pipeline][0][data]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP microwatt_wrapper/microwatt_core/execute1_0/multiply_0/r_reg[multiply_pipeline][0][data]__0 multiplier stage microwatt_wrapper/microwatt_core/execute1_0/multiply_0/r_reg[multiply_pipeline][0][data]__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP microwatt_wrapper/microwatt_core/execute1_0/multiply_0/r_reg[multiply_pipeline][0][data]__3 multiplier stage microwatt_wrapper/microwatt_core/execute1_0/multiply_0/r_reg[multiply_pipeline][0][data]__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 4 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/varun/coding/projects/openpower/openpower_x/lab004_v_sim/build/gateware/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue Jun 29 20:27:14 2021. For additional details about this file, please refer to the WebTalk help file at /home/varun/tools/XilinX/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:43 ; elapsed = 00:00:25 . Memory (MB): peak = 3645.766 ; gain = 154.438 ; free physical = 450 ; free virtual = 2943
# quit
INFO: [Common 17-206] Exiting Vivado at Tue Jun 29 20:27:14 2021...
