Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date              : Tue Oct 30 21:58:23 2018
| Host              : westeros running 64-bit Ubuntu 18.04.1 LTS
| Command           : report_timing_summary -file ./reports/synth_timing_report_aes.txt -delay_type min_max -max_path 50
| Design            : aes
| Device            : xcku035-fbva900
| Speed File        : -3  PRODUCTION 1.23 12-12-2016
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 353 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.041        0.000                      0                 6588       -0.107     -131.432                   3714                 6588        1.371        0.000                       0                  5462  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
clk                       {0.000 5.000}        10.000          100.000         
  w_clk_out_clk_wiz_gen   {0.000 2.128}        4.255           235.000         
  w_clkfbout_clk_wiz_gen  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                         3.000        0.000                       0                     1  
  w_clk_out_clk_wiz_gen         0.041        0.000                      0                 6588       -0.107     -131.432                   3714                 6588        1.371        0.000                       0                  5458  
  w_clkfbout_clk_wiz_gen                                                                                                                                                    8.824        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     MMCME3_ADV/CLKIN1  n/a            0.938         10.000      9.062                clk_gen_instance/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME3_ADV/CLKIN1  n/a            2.000         5.000       3.000                clk_gen_instance/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME3_ADV/CLKIN1  n/a            2.000         5.000       3.000                clk_gen_instance/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME3_ADV/CLKIN1  n/a            2.000         5.000       3.000                clk_gen_instance/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME3_ADV/CLKIN1  n/a            2.000         5.000       3.000                clk_gen_instance/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  w_clk_out_clk_wiz_gen
  To Clock:  w_clk_out_clk_wiz_gen

Setup :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
Hold  :         3714  Failing Endpoints,  Worst Slack       -0.107ns,  Total Violation     -131.432ns
PW    :            0  Failing Endpoints,  Worst Slack        1.371ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage8/r_counter_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage9/r_sblock_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.255ns  (w_clk_out_clk_wiz_gen rise@4.255ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        4.073ns  (logic 1.810ns (44.439%)  route 2.263ns (55.561%))
  Logic Levels:           23  (CARRY8=14 LUT1=1 LUT3=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.971 - 4.255 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.051ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      2.584     0.048    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_counter_reg[118]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage8/r_counter_reg[118]/Q
                         net (fo=1, unplaced)         0.132     0.283    gcm_aes_instance/stage8/r_counter[118]
                         LUT1 (Prop_LUT1_I0_O)        0.034     0.317 r  gcm_aes_instance/stage8/r_counter[111]_i_10/O
                         net (fo=1, unplaced)         0.000     0.317    gcm_aes_instance/stage8/r_counter[111]_i_10_n_0
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.354     0.671 r  gcm_aes_instance/stage8/r_counter_reg[111]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.671    gcm_aes_instance/stage8/r_counter_reg[111]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.702 r  gcm_aes_instance/stage8/r_counter_reg[103]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.702    gcm_aes_instance/stage8/r_counter_reg[103]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.733 r  gcm_aes_instance/stage8/r_counter_reg[95]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.733    gcm_aes_instance/stage8/r_counter_reg[95]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.764 r  gcm_aes_instance/stage8/r_counter_reg[87]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.764    gcm_aes_instance/stage8/r_counter_reg[87]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.795 r  gcm_aes_instance/stage8/r_counter_reg[79]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.795    gcm_aes_instance/stage8/r_counter_reg[79]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.826 r  gcm_aes_instance/stage8/r_counter_reg[71]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.826    gcm_aes_instance/stage8/r_counter_reg[71]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.857 r  gcm_aes_instance/stage8/r_counter_reg[63]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.857    gcm_aes_instance/stage8/r_counter_reg[63]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.888 r  gcm_aes_instance/stage8/r_counter_reg[55]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.888    gcm_aes_instance/stage8/r_counter_reg[55]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.919 r  gcm_aes_instance/stage8/r_counter_reg[47]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.919    gcm_aes_instance/stage8/r_counter_reg[47]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.950 r  gcm_aes_instance/stage8/r_counter_reg[39]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.950    gcm_aes_instance/stage8/r_counter_reg[39]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.981 r  gcm_aes_instance/stage8/r_counter_reg[31]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.981    gcm_aes_instance/stage8/r_counter_reg[31]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     1.012 r  gcm_aes_instance/stage8/r_counter_reg[23]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     1.012    gcm_aes_instance/stage8/r_counter_reg[23]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.168     1.180 r  gcm_aes_instance/stage8/r_counter_reg[15]_i_2/O[7]
                         net (fo=4, unplaced)         0.212     1.392    gcm_aes_instance/stage8/r_counter_reg[15]_i_2_n_8
                         LUT3 (Prop_LUT3_I0_O)        0.123     1.515 r  gcm_aes_instance/stage8/r_sblock[32]_i_34/O
                         net (fo=1, unplaced)         0.257     1.772    gcm_aes_instance/stage8/r_sblock[32]_i_34_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.316     2.088 r  gcm_aes_instance/stage8/r_sblock_reg[32]_i_12/CO[7]
                         net (fo=213, unplaced)       0.212     2.300    gcm_aes_instance/stage8/w_auth_input1
                         LUT6 (Prop_LUT6_I4_O)        0.034     2.334 r  gcm_aes_instance/stage8/r_sblock[33]_i_60/O
                         net (fo=128, unplaced)       0.315     2.649    gcm_aes_instance/stage8/p_0_in377_out_0[125]
                         LUT4 (Prop_LUT4_I2_O)        0.034     2.683 r  gcm_aes_instance/stage8/r_sblock[24]_i_68/O
                         net (fo=1, unplaced)         0.217     2.900    gcm_aes_instance/stage8/r_sblock[24]_i_68_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.167     3.067 r  gcm_aes_instance/stage8/r_sblock[24]_i_66/O
                         net (fo=1, unplaced)         0.224     3.291    gcm_aes_instance/stage8/r_sblock[24]_i_66_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.034     3.325 r  gcm_aes_instance/stage8/r_sblock[24]_i_52/O
                         net (fo=1, unplaced)         0.224     3.549    gcm_aes_instance/stage8/r_sblock[24]_i_52_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     3.583 r  gcm_aes_instance/stage8/r_sblock[24]_i_28/O
                         net (fo=1, unplaced)         0.224     3.807    gcm_aes_instance/stage8/r_sblock[24]_i_28_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.034     3.841 r  gcm_aes_instance/stage8/r_sblock[24]_i_6/O
                         net (fo=1, unplaced)         0.224     4.065    gcm_aes_instance/stage8/r_sblock[24]_i_6_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.034     4.099 r  gcm_aes_instance/stage8/r_sblock[24]_i_1/O
                         net (fo=1, unplaced)         0.022     4.121    gcm_aes_instance/stage9/w_s8_sblock[24]
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.255     4.255 r  
                                                      0.000     4.255 r  clk (IN)
                         net (fo=0)                   0.000     4.255    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     5.257 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     5.302    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.302 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.959    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     1.208 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     1.472    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     1.532 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      2.439     3.971    gcm_aes_instance/stage9/clk_out
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[24]/C
                         clock pessimism              0.188     4.159    
                         clock uncertainty           -0.044     4.115    
                         FDRE (Setup_FDRE_C_D)        0.047     4.162    gcm_aes_instance/stage9/r_sblock_reg[24]
  -------------------------------------------------------------------
                         required time                          4.162    
                         arrival time                          -4.121    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage8/r_counter_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage9/r_sblock_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.255ns  (w_clk_out_clk_wiz_gen rise@4.255ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        4.073ns  (logic 1.810ns (44.439%)  route 2.263ns (55.561%))
  Logic Levels:           23  (CARRY8=14 LUT1=1 LUT3=1 LUT6=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.971 - 4.255 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.051ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      2.584     0.048    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_counter_reg[118]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage8/r_counter_reg[118]/Q
                         net (fo=1, unplaced)         0.132     0.283    gcm_aes_instance/stage8/r_counter[118]
                         LUT1 (Prop_LUT1_I0_O)        0.034     0.317 r  gcm_aes_instance/stage8/r_counter[111]_i_10/O
                         net (fo=1, unplaced)         0.000     0.317    gcm_aes_instance/stage8/r_counter[111]_i_10_n_0
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.354     0.671 r  gcm_aes_instance/stage8/r_counter_reg[111]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.671    gcm_aes_instance/stage8/r_counter_reg[111]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.702 r  gcm_aes_instance/stage8/r_counter_reg[103]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.702    gcm_aes_instance/stage8/r_counter_reg[103]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.733 r  gcm_aes_instance/stage8/r_counter_reg[95]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.733    gcm_aes_instance/stage8/r_counter_reg[95]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.764 r  gcm_aes_instance/stage8/r_counter_reg[87]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.764    gcm_aes_instance/stage8/r_counter_reg[87]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.795 r  gcm_aes_instance/stage8/r_counter_reg[79]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.795    gcm_aes_instance/stage8/r_counter_reg[79]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.826 r  gcm_aes_instance/stage8/r_counter_reg[71]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.826    gcm_aes_instance/stage8/r_counter_reg[71]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.857 r  gcm_aes_instance/stage8/r_counter_reg[63]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.857    gcm_aes_instance/stage8/r_counter_reg[63]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.888 r  gcm_aes_instance/stage8/r_counter_reg[55]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.888    gcm_aes_instance/stage8/r_counter_reg[55]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.919 r  gcm_aes_instance/stage8/r_counter_reg[47]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.919    gcm_aes_instance/stage8/r_counter_reg[47]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.950 r  gcm_aes_instance/stage8/r_counter_reg[39]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.950    gcm_aes_instance/stage8/r_counter_reg[39]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.981 r  gcm_aes_instance/stage8/r_counter_reg[31]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.981    gcm_aes_instance/stage8/r_counter_reg[31]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     1.012 r  gcm_aes_instance/stage8/r_counter_reg[23]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     1.012    gcm_aes_instance/stage8/r_counter_reg[23]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.168     1.180 r  gcm_aes_instance/stage8/r_counter_reg[15]_i_2/O[7]
                         net (fo=4, unplaced)         0.212     1.392    gcm_aes_instance/stage8/r_counter_reg[15]_i_2_n_8
                         LUT3 (Prop_LUT3_I0_O)        0.123     1.515 r  gcm_aes_instance/stage8/r_sblock[32]_i_34/O
                         net (fo=1, unplaced)         0.257     1.772    gcm_aes_instance/stage8/r_sblock[32]_i_34_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.316     2.088 r  gcm_aes_instance/stage8/r_sblock_reg[32]_i_12/CO[7]
                         net (fo=213, unplaced)       0.212     2.300    gcm_aes_instance/stage8/w_auth_input1
                         LUT6 (Prop_LUT6_I4_O)        0.034     2.334 r  gcm_aes_instance/stage8/r_sblock[96]_i_52/O
                         net (fo=128, unplaced)       0.315     2.649    gcm_aes_instance/stage8/p_0_in377_out_0[118]
                         LUT6 (Prop_LUT6_I5_O)        0.034     2.683 r  gcm_aes_instance/stage8/r_sblock[3]_i_92/O
                         net (fo=1, unplaced)         0.217     2.900    gcm_aes_instance/stage8/r_sblock[3]_i_92_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.167     3.067 r  gcm_aes_instance/stage8/r_sblock[3]_i_88/O
                         net (fo=1, unplaced)         0.224     3.291    gcm_aes_instance/stage8/r_sblock[3]_i_88_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     3.325 r  gcm_aes_instance/stage8/r_sblock[3]_i_63/O
                         net (fo=1, unplaced)         0.224     3.549    gcm_aes_instance/stage8/r_sblock[3]_i_63_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.034     3.583 r  gcm_aes_instance/stage8/r_sblock[3]_i_33/O
                         net (fo=1, unplaced)         0.224     3.807    gcm_aes_instance/stage8/r_sblock[3]_i_33_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.034     3.841 r  gcm_aes_instance/stage8/r_sblock[3]_i_6/O
                         net (fo=1, unplaced)         0.224     4.065    gcm_aes_instance/stage8/r_sblock[3]_i_6_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.034     4.099 r  gcm_aes_instance/stage8/r_sblock[3]_i_1/O
                         net (fo=1, unplaced)         0.022     4.121    gcm_aes_instance/stage9/w_s8_sblock[3]
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.255     4.255 r  
                                                      0.000     4.255 r  clk (IN)
                         net (fo=0)                   0.000     4.255    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     5.257 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     5.302    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.302 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.959    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     1.208 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     1.472    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     1.532 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      2.439     3.971    gcm_aes_instance/stage9/clk_out
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[3]/C
                         clock pessimism              0.188     4.159    
                         clock uncertainty           -0.044     4.115    
                         FDRE (Setup_FDRE_C_D)        0.047     4.162    gcm_aes_instance/stage9/r_sblock_reg[3]
  -------------------------------------------------------------------
                         required time                          4.162    
                         arrival time                          -4.121    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.063ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage9/r_sblock_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            u/x_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.255ns  (w_clk_out_clk_wiz_gen rise@4.255ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        4.050ns  (logic 0.777ns (19.185%)  route 3.273ns (80.815%))
  Logic Levels:           15  (LUT4=1 LUT5=2 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.971 - 4.255 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.051ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      2.584     0.048    gcm_aes_instance/stage9/clk_out
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[23]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage9/r_sblock_reg[23]/Q
                         net (fo=130, unplaced)       0.349     0.500    gcm_aes_instance/stage9/p_0_in377_out[2]
                         LUT6 (Prop_LUT6_I0_O)        0.167     0.667 r  gcm_aes_instance/stage9/x[11]_i_509/O
                         net (fo=1, unplaced)         0.224     0.891    gcm_aes_instance/stage9/x[11]_i_509_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.034     0.925 r  gcm_aes_instance/stage9/x[11]_i_502/O
                         net (fo=1, unplaced)         0.224     1.149    gcm_aes_instance/stage9/x[11]_i_502_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     1.183 r  gcm_aes_instance/stage9/x[11]_i_490/O
                         net (fo=1, unplaced)         0.200     1.383    gcm_aes_instance/stage9/x[11]_i_490_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     1.417 r  gcm_aes_instance/stage9/x[11]_i_470/O
                         net (fo=1, unplaced)         0.224     1.641    gcm_aes_instance/stage9/Z73_in[68]
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.675 r  gcm_aes_instance/stage9/x[11]_i_452/O
                         net (fo=1, unplaced)         0.224     1.899    gcm_aes_instance/stage9/x[11]_i_452_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     1.933 r  gcm_aes_instance/stage9/x[11]_i_402/O
                         net (fo=1, unplaced)         0.224     2.157    gcm_aes_instance/stage9/x[11]_i_402_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.191 r  gcm_aes_instance/stage9/x[11]_i_327/O
                         net (fo=1, unplaced)         0.224     2.415    gcm_aes_instance/stage9/x[11]_i_327_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.449 r  gcm_aes_instance/stage9/x[11]_i_234/O
                         net (fo=1, unplaced)         0.224     2.673    gcm_aes_instance/stage9/x[11]_i_234_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.034     2.707 r  gcm_aes_instance/stage9/x[11]_i_141/O
                         net (fo=1, unplaced)         0.224     2.931    gcm_aes_instance/stage9/x[11]_i_141_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     2.965 r  gcm_aes_instance/stage9/x[11]_i_79/O
                         net (fo=1, unplaced)         0.224     3.189    gcm_aes_instance/stage9/x[11]_i_79_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     3.223 r  gcm_aes_instance/stage9/x[11]_i_34/O
                         net (fo=1, unplaced)         0.224     3.447    gcm_aes_instance/stage9/x[11]_i_34_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     3.481 r  gcm_aes_instance/stage9/x[11]_i_12/O
                         net (fo=1, unplaced)         0.224     3.705    gcm_aes_instance/stage9/x[11]_i_12_n_0
                         LUT4 (Prop_LUT4_I3_O)        0.034     3.739 r  gcm_aes_instance/stage9/x[11]_i_4/O
                         net (fo=1, unplaced)         0.224     3.963    gcm_aes_instance/stage9/tag[59]
                         LUT6 (Prop_LUT6_I0_O)        0.037     4.000 r  gcm_aes_instance/stage9/x[11]_i_2/O
                         net (fo=1, unplaced)         0.000     4.000    gcm_aes_instance/stage9/x[11]_i_2_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.062     4.062 r  gcm_aes_instance/stage9/x_reg[11]_i_1/O
                         net (fo=1, unplaced)         0.036     4.098    u/D[4]
                         FDRE                                         r  u/x_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.255     4.255 r  
                                                      0.000     4.255 r  clk (IN)
                         net (fo=0)                   0.000     4.255    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     5.257 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     5.302    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.302 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.959    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     1.208 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     1.472    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     1.532 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      2.439     3.971    u/clk_out
                         FDRE                                         r  u/x_reg[11]/C
                         clock pessimism              0.188     4.159    
                         clock uncertainty           -0.044     4.115    
                         FDRE (Setup_FDRE_C_D)        0.046     4.161    u/x_reg[11]
  -------------------------------------------------------------------
                         required time                          4.161    
                         arrival time                          -4.098    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage8/r_counter_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage9/r_sblock_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.255ns  (w_clk_out_clk_wiz_gen rise@4.255ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        4.049ns  (logic 1.810ns (44.702%)  route 2.239ns (55.298%))
  Logic Levels:           23  (CARRY8=14 LUT1=1 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.971 - 4.255 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.051ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      2.584     0.048    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_counter_reg[118]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage8/r_counter_reg[118]/Q
                         net (fo=1, unplaced)         0.132     0.283    gcm_aes_instance/stage8/r_counter[118]
                         LUT1 (Prop_LUT1_I0_O)        0.034     0.317 r  gcm_aes_instance/stage8/r_counter[111]_i_10/O
                         net (fo=1, unplaced)         0.000     0.317    gcm_aes_instance/stage8/r_counter[111]_i_10_n_0
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.354     0.671 r  gcm_aes_instance/stage8/r_counter_reg[111]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.671    gcm_aes_instance/stage8/r_counter_reg[111]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.702 r  gcm_aes_instance/stage8/r_counter_reg[103]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.702    gcm_aes_instance/stage8/r_counter_reg[103]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.733 r  gcm_aes_instance/stage8/r_counter_reg[95]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.733    gcm_aes_instance/stage8/r_counter_reg[95]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.764 r  gcm_aes_instance/stage8/r_counter_reg[87]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.764    gcm_aes_instance/stage8/r_counter_reg[87]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.795 r  gcm_aes_instance/stage8/r_counter_reg[79]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.795    gcm_aes_instance/stage8/r_counter_reg[79]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.826 r  gcm_aes_instance/stage8/r_counter_reg[71]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.826    gcm_aes_instance/stage8/r_counter_reg[71]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.857 r  gcm_aes_instance/stage8/r_counter_reg[63]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.857    gcm_aes_instance/stage8/r_counter_reg[63]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.888 r  gcm_aes_instance/stage8/r_counter_reg[55]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.888    gcm_aes_instance/stage8/r_counter_reg[55]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.919 r  gcm_aes_instance/stage8/r_counter_reg[47]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.919    gcm_aes_instance/stage8/r_counter_reg[47]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.950 r  gcm_aes_instance/stage8/r_counter_reg[39]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.950    gcm_aes_instance/stage8/r_counter_reg[39]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.981 r  gcm_aes_instance/stage8/r_counter_reg[31]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.981    gcm_aes_instance/stage8/r_counter_reg[31]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     1.012 r  gcm_aes_instance/stage8/r_counter_reg[23]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     1.012    gcm_aes_instance/stage8/r_counter_reg[23]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.168     1.180 r  gcm_aes_instance/stage8/r_counter_reg[15]_i_2/O[7]
                         net (fo=4, unplaced)         0.212     1.392    gcm_aes_instance/stage8/r_counter_reg[15]_i_2_n_8
                         LUT3 (Prop_LUT3_I0_O)        0.123     1.515 r  gcm_aes_instance/stage8/r_sblock[32]_i_34/O
                         net (fo=1, unplaced)         0.257     1.772    gcm_aes_instance/stage8/r_sblock[32]_i_34_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.316     2.088 r  gcm_aes_instance/stage8/r_sblock_reg[32]_i_12/CO[7]
                         net (fo=213, unplaced)       0.212     2.300    gcm_aes_instance/stage8/w_auth_input1
                         LUT6 (Prop_LUT6_I4_O)        0.034     2.334 f  gcm_aes_instance/stage8/r_sblock[26]_i_58/O
                         net (fo=128, unplaced)       0.315     2.649    gcm_aes_instance/stage8/p_0_in377_out_0[113]
                         LUT5 (Prop_LUT5_I4_O)        0.034     2.683 r  gcm_aes_instance/stage8/r_sblock[12]_i_81/O
                         net (fo=1, unplaced)         0.217     2.900    gcm_aes_instance/stage8/r_sblock[12]_i_81_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.167     3.067 r  gcm_aes_instance/stage8/r_sblock[12]_i_72/O
                         net (fo=1, unplaced)         0.224     3.291    gcm_aes_instance/stage8/r_sblock[12]_i_72_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     3.325 r  gcm_aes_instance/stage8/r_sblock[12]_i_48/O
                         net (fo=1, unplaced)         0.224     3.549    gcm_aes_instance/stage8/r_sblock[12]_i_48_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.034     3.583 r  gcm_aes_instance/stage8/r_sblock[12]_i_15/O
                         net (fo=1, unplaced)         0.224     3.807    gcm_aes_instance/stage8/r_sblock[12]_i_15_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.034     3.841 r  gcm_aes_instance/stage8/r_sblock[12]_i_3/O
                         net (fo=1, unplaced)         0.200     4.041    gcm_aes_instance/stage8/r_sblock[12]_i_3_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     4.075 r  gcm_aes_instance/stage8/r_sblock[12]_i_1/O
                         net (fo=1, unplaced)         0.022     4.097    gcm_aes_instance/stage9/w_s8_sblock[12]
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.255     4.255 r  
                                                      0.000     4.255 r  clk (IN)
                         net (fo=0)                   0.000     4.255    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     5.257 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     5.302    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.302 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.959    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     1.208 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     1.472    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     1.532 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      2.439     3.971    gcm_aes_instance/stage9/clk_out
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[12]/C
                         clock pessimism              0.188     4.159    
                         clock uncertainty           -0.044     4.115    
                         FDRE (Setup_FDRE_C_D)        0.047     4.162    gcm_aes_instance/stage9/r_sblock_reg[12]
  -------------------------------------------------------------------
                         required time                          4.162    
                         arrival time                          -4.097    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage8/r_counter_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage9/r_sblock_reg[88]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.255ns  (w_clk_out_clk_wiz_gen rise@4.255ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        4.049ns  (logic 1.810ns (44.702%)  route 2.239ns (55.298%))
  Logic Levels:           23  (CARRY8=14 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.971 - 4.255 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.051ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      2.584     0.048    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_counter_reg[118]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage8/r_counter_reg[118]/Q
                         net (fo=1, unplaced)         0.132     0.283    gcm_aes_instance/stage8/r_counter[118]
                         LUT1 (Prop_LUT1_I0_O)        0.034     0.317 r  gcm_aes_instance/stage8/r_counter[111]_i_10/O
                         net (fo=1, unplaced)         0.000     0.317    gcm_aes_instance/stage8/r_counter[111]_i_10_n_0
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.354     0.671 r  gcm_aes_instance/stage8/r_counter_reg[111]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.671    gcm_aes_instance/stage8/r_counter_reg[111]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.702 r  gcm_aes_instance/stage8/r_counter_reg[103]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.702    gcm_aes_instance/stage8/r_counter_reg[103]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.733 r  gcm_aes_instance/stage8/r_counter_reg[95]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.733    gcm_aes_instance/stage8/r_counter_reg[95]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.764 r  gcm_aes_instance/stage8/r_counter_reg[87]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.764    gcm_aes_instance/stage8/r_counter_reg[87]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.795 r  gcm_aes_instance/stage8/r_counter_reg[79]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.795    gcm_aes_instance/stage8/r_counter_reg[79]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.826 r  gcm_aes_instance/stage8/r_counter_reg[71]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.826    gcm_aes_instance/stage8/r_counter_reg[71]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.857 r  gcm_aes_instance/stage8/r_counter_reg[63]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.857    gcm_aes_instance/stage8/r_counter_reg[63]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.888 r  gcm_aes_instance/stage8/r_counter_reg[55]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.888    gcm_aes_instance/stage8/r_counter_reg[55]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.919 r  gcm_aes_instance/stage8/r_counter_reg[47]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.919    gcm_aes_instance/stage8/r_counter_reg[47]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.950 r  gcm_aes_instance/stage8/r_counter_reg[39]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.950    gcm_aes_instance/stage8/r_counter_reg[39]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.981 r  gcm_aes_instance/stage8/r_counter_reg[31]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.981    gcm_aes_instance/stage8/r_counter_reg[31]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     1.012 r  gcm_aes_instance/stage8/r_counter_reg[23]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     1.012    gcm_aes_instance/stage8/r_counter_reg[23]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.168     1.180 r  gcm_aes_instance/stage8/r_counter_reg[15]_i_2/O[7]
                         net (fo=4, unplaced)         0.212     1.392    gcm_aes_instance/stage8/r_counter_reg[15]_i_2_n_8
                         LUT3 (Prop_LUT3_I0_O)        0.123     1.515 r  gcm_aes_instance/stage8/r_sblock[32]_i_34/O
                         net (fo=1, unplaced)         0.257     1.772    gcm_aes_instance/stage8/r_sblock[32]_i_34_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.316     2.088 r  gcm_aes_instance/stage8/r_sblock_reg[32]_i_12/CO[7]
                         net (fo=213, unplaced)       0.212     2.300    gcm_aes_instance/stage8/w_auth_input1
                         LUT6 (Prop_LUT6_I4_O)        0.034     2.334 r  gcm_aes_instance/stage8/r_sblock[33]_i_60/O
                         net (fo=128, unplaced)       0.315     2.649    gcm_aes_instance/stage8/p_0_in377_out_0[125]
                         LUT4 (Prop_LUT4_I2_O)        0.034     2.683 r  gcm_aes_instance/stage8/r_sblock[88]_i_60/O
                         net (fo=1, unplaced)         0.217     2.900    gcm_aes_instance/stage8/r_sblock[88]_i_60_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.167     3.067 r  gcm_aes_instance/stage8/r_sblock[88]_i_52/O
                         net (fo=1, unplaced)         0.200     3.267    gcm_aes_instance/stage8/r_sblock[88]_i_52_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.034     3.301 r  gcm_aes_instance/stage8/r_sblock[88]_i_34/O
                         net (fo=1, unplaced)         0.224     3.525    gcm_aes_instance/stage8/r_sblock[88]_i_34_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     3.559 r  gcm_aes_instance/stage8/r_sblock[88]_i_16/O
                         net (fo=1, unplaced)         0.224     3.783    gcm_aes_instance/stage8/Z121_in[39]
                         LUT5 (Prop_LUT5_I2_O)        0.034     3.817 r  gcm_aes_instance/stage8/r_sblock[88]_i_4/O
                         net (fo=1, unplaced)         0.224     4.041    gcm_aes_instance/stage8/r_sblock[88]_i_4_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.034     4.075 r  gcm_aes_instance/stage8/r_sblock[88]_i_1/O
                         net (fo=1, unplaced)         0.022     4.097    gcm_aes_instance/stage9/w_s8_sblock[88]
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[88]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.255     4.255 r  
                                                      0.000     4.255 r  clk (IN)
                         net (fo=0)                   0.000     4.255    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     5.257 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     5.302    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.302 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.959    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     1.208 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     1.472    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     1.532 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      2.439     3.971    gcm_aes_instance/stage9/clk_out
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[88]/C
                         clock pessimism              0.188     4.159    
                         clock uncertainty           -0.044     4.115    
                         FDRE (Setup_FDRE_C_D)        0.047     4.162    gcm_aes_instance/stage9/r_sblock_reg[88]
  -------------------------------------------------------------------
                         required time                          4.162    
                         arrival time                          -4.097    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.069ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage9/r_sblock_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            u/x_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.255ns  (w_clk_out_clk_wiz_gen rise@4.255ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        4.044ns  (logic 0.783ns (19.362%)  route 3.261ns (80.638%))
  Logic Levels:           15  (LUT3=1 LUT4=1 LUT5=3 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.971 - 4.255 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.051ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      2.584     0.048    gcm_aes_instance/stage9/clk_out
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[19]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage9/r_sblock_reg[19]/Q
                         net (fo=130, unplaced)       0.313     0.464    gcm_aes_instance/stage9/p_0_in377_out[6]
                         LUT4 (Prop_LUT4_I0_O)        0.176     0.640 r  gcm_aes_instance/stage9/x[2]_i_577/O
                         net (fo=1, unplaced)         0.224     0.864    gcm_aes_instance/stage9/x[2]_i_577_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     0.898 r  gcm_aes_instance/stage9/x[2]_i_572/O
                         net (fo=1, unplaced)         0.224     1.122    gcm_aes_instance/stage9/x[2]_i_572_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.034     1.156 r  gcm_aes_instance/stage9/x[2]_i_560/O
                         net (fo=1, unplaced)         0.224     1.380    gcm_aes_instance/stage9/x[2]_i_560_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     1.414 r  gcm_aes_instance/stage9/x[2]_i_546/O
                         net (fo=1, unplaced)         0.224     1.638    gcm_aes_instance/stage9/Z73_in[45]
                         LUT3 (Prop_LUT3_I0_O)        0.034     1.672 r  gcm_aes_instance/stage9/x[2]_i_523/O
                         net (fo=1, unplaced)         0.224     1.896    gcm_aes_instance/stage9/x[2]_i_523_n_0
                         LUT5 (Prop_LUT5_I1_O)        0.034     1.930 r  gcm_aes_instance/stage9/x[2]_i_482/O
                         net (fo=1, unplaced)         0.224     2.154    gcm_aes_instance/stage9/x[2]_i_482_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.188 r  gcm_aes_instance/stage9/x[2]_i_437/O
                         net (fo=1, unplaced)         0.224     2.412    gcm_aes_instance/stage9/x[2]_i_437_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     2.446 r  gcm_aes_instance/stage9/x[2]_i_370/O
                         net (fo=1, unplaced)         0.224     2.670    gcm_aes_instance/stage9/x[2]_i_370_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     2.704 r  gcm_aes_instance/stage9/x[2]_i_273/O
                         net (fo=1, unplaced)         0.224     2.928    gcm_aes_instance/stage9/x[2]_i_273_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.034     2.962 r  gcm_aes_instance/stage9/x[2]_i_174/O
                         net (fo=1, unplaced)         0.224     3.186    gcm_aes_instance/stage9/x[2]_i_174_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     3.220 r  gcm_aes_instance/stage9/x[2]_i_87/O
                         net (fo=1, unplaced)         0.224     3.444    gcm_aes_instance/stage9/x[2]_i_87_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     3.478 r  gcm_aes_instance/stage9/x[2]_i_28/O
                         net (fo=1, unplaced)         0.224     3.702    gcm_aes_instance/stage9/x[2]_i_28_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.034     3.736 r  gcm_aes_instance/stage9/x[2]_i_10/O
                         net (fo=1, unplaced)         0.224     3.960    gcm_aes_instance/stage9/tag[82]
                         LUT6 (Prop_LUT6_I3_O)        0.034     3.994 r  gcm_aes_instance/stage9/x[2]_i_3/O
                         net (fo=1, unplaced)         0.000     3.994    gcm_aes_instance/stage9/x[2]_i_3_n_0
                         MUXF7 (Prop_MUXF7_I1_O)      0.062     4.056 r  gcm_aes_instance/stage9/x_reg[2]_i_1/O
                         net (fo=1, unplaced)         0.036     4.092    u/D[13]
                         FDRE                                         r  u/x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.255     4.255 r  
                                                      0.000     4.255 r  clk (IN)
                         net (fo=0)                   0.000     4.255    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     5.257 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     5.302    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.302 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.959    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     1.208 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     1.472    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     1.532 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      2.439     3.971    u/clk_out
                         FDRE                                         r  u/x_reg[2]/C
                         clock pessimism              0.188     4.159    
                         clock uncertainty           -0.044     4.115    
                         FDRE (Setup_FDRE_C_D)        0.046     4.161    u/x_reg[2]
  -------------------------------------------------------------------
                         required time                          4.161    
                         arrival time                          -4.092    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.080ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage8/r_counter_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage9/r_sblock_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.255ns  (w_clk_out_clk_wiz_gen rise@4.255ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        4.034ns  (logic 1.796ns (44.522%)  route 2.238ns (55.478%))
  Logic Levels:           23  (CARRY8=14 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.971 - 4.255 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.051ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      2.584     0.048    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_counter_reg[118]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage8/r_counter_reg[118]/Q
                         net (fo=1, unplaced)         0.132     0.283    gcm_aes_instance/stage8/r_counter[118]
                         LUT1 (Prop_LUT1_I0_O)        0.034     0.317 r  gcm_aes_instance/stage8/r_counter[111]_i_10/O
                         net (fo=1, unplaced)         0.000     0.317    gcm_aes_instance/stage8/r_counter[111]_i_10_n_0
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.354     0.671 r  gcm_aes_instance/stage8/r_counter_reg[111]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.671    gcm_aes_instance/stage8/r_counter_reg[111]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.702 r  gcm_aes_instance/stage8/r_counter_reg[103]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.702    gcm_aes_instance/stage8/r_counter_reg[103]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.733 r  gcm_aes_instance/stage8/r_counter_reg[95]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.733    gcm_aes_instance/stage8/r_counter_reg[95]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.764 r  gcm_aes_instance/stage8/r_counter_reg[87]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.764    gcm_aes_instance/stage8/r_counter_reg[87]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.795 r  gcm_aes_instance/stage8/r_counter_reg[79]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.795    gcm_aes_instance/stage8/r_counter_reg[79]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.826 r  gcm_aes_instance/stage8/r_counter_reg[71]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.826    gcm_aes_instance/stage8/r_counter_reg[71]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.857 r  gcm_aes_instance/stage8/r_counter_reg[63]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.857    gcm_aes_instance/stage8/r_counter_reg[63]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.888 r  gcm_aes_instance/stage8/r_counter_reg[55]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.888    gcm_aes_instance/stage8/r_counter_reg[55]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.919 r  gcm_aes_instance/stage8/r_counter_reg[47]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.919    gcm_aes_instance/stage8/r_counter_reg[47]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.950 r  gcm_aes_instance/stage8/r_counter_reg[39]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.950    gcm_aes_instance/stage8/r_counter_reg[39]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.981 r  gcm_aes_instance/stage8/r_counter_reg[31]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.981    gcm_aes_instance/stage8/r_counter_reg[31]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     1.012 r  gcm_aes_instance/stage8/r_counter_reg[23]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     1.012    gcm_aes_instance/stage8/r_counter_reg[23]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.168     1.180 r  gcm_aes_instance/stage8/r_counter_reg[15]_i_2/O[7]
                         net (fo=4, unplaced)         0.212     1.392    gcm_aes_instance/stage8/r_counter_reg[15]_i_2_n_8
                         LUT3 (Prop_LUT3_I0_O)        0.123     1.515 r  gcm_aes_instance/stage8/r_sblock[32]_i_34/O
                         net (fo=1, unplaced)         0.257     1.772    gcm_aes_instance/stage8/r_sblock[32]_i_34_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.316     2.088 r  gcm_aes_instance/stage8/r_sblock_reg[32]_i_12/CO[7]
                         net (fo=213, unplaced)       0.212     2.300    gcm_aes_instance/stage8/w_auth_input1
                         LUT6 (Prop_LUT6_I4_O)        0.034     2.334 r  gcm_aes_instance/stage8/r_sblock[26]_i_58/O
                         net (fo=128, unplaced)       0.315     2.649    gcm_aes_instance/stage8/p_0_in377_out_0[113]
                         LUT4 (Prop_LUT4_I2_O)        0.034     2.683 r  gcm_aes_instance/stage8/r_sblock[49]_i_64/O
                         net (fo=1, unplaced)         0.216     2.899    gcm_aes_instance/stage8/r_sblock[49]_i_64_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.153     3.052 r  gcm_aes_instance/stage8/r_sblock[49]_i_58/O
                         net (fo=1, unplaced)         0.200     3.252    gcm_aes_instance/stage8/r_sblock[49]_i_58_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.034     3.286 r  gcm_aes_instance/stage8/r_sblock[49]_i_46/O
                         net (fo=1, unplaced)         0.224     3.510    gcm_aes_instance/stage8/r_sblock[49]_i_46_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     3.544 r  gcm_aes_instance/stage8/r_sblock[49]_i_23/O
                         net (fo=1, unplaced)         0.224     3.768    gcm_aes_instance/stage8/Z121_in[78]
                         LUT6 (Prop_LUT6_I5_O)        0.034     3.802 r  gcm_aes_instance/stage8/r_sblock[49]_i_5/O
                         net (fo=1, unplaced)         0.224     4.026    gcm_aes_instance/stage8/r_sblock[49]_i_5_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.034     4.060 r  gcm_aes_instance/stage8/r_sblock[49]_i_1/O
                         net (fo=1, unplaced)         0.022     4.082    gcm_aes_instance/stage9/w_s8_sblock[49]
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.255     4.255 r  
                                                      0.000     4.255 r  clk (IN)
                         net (fo=0)                   0.000     4.255    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     5.257 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     5.302    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.302 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.959    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     1.208 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     1.472    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     1.532 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      2.439     3.971    gcm_aes_instance/stage9/clk_out
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[49]/C
                         clock pessimism              0.188     4.159    
                         clock uncertainty           -0.044     4.115    
                         FDRE (Setup_FDRE_C_D)        0.047     4.162    gcm_aes_instance/stage9/r_sblock_reg[49]
  -------------------------------------------------------------------
                         required time                          4.162    
                         arrival time                          -4.082    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage8/r_counter_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage9/r_sblock_reg[98]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.255ns  (w_clk_out_clk_wiz_gen rise@4.255ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        4.034ns  (logic 1.796ns (44.522%)  route 2.238ns (55.478%))
  Logic Levels:           23  (CARRY8=14 LUT1=1 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.971 - 4.255 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.051ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      2.584     0.048    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_counter_reg[118]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage8/r_counter_reg[118]/Q
                         net (fo=1, unplaced)         0.132     0.283    gcm_aes_instance/stage8/r_counter[118]
                         LUT1 (Prop_LUT1_I0_O)        0.034     0.317 r  gcm_aes_instance/stage8/r_counter[111]_i_10/O
                         net (fo=1, unplaced)         0.000     0.317    gcm_aes_instance/stage8/r_counter[111]_i_10_n_0
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.354     0.671 r  gcm_aes_instance/stage8/r_counter_reg[111]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.671    gcm_aes_instance/stage8/r_counter_reg[111]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.702 r  gcm_aes_instance/stage8/r_counter_reg[103]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.702    gcm_aes_instance/stage8/r_counter_reg[103]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.733 r  gcm_aes_instance/stage8/r_counter_reg[95]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.733    gcm_aes_instance/stage8/r_counter_reg[95]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.764 r  gcm_aes_instance/stage8/r_counter_reg[87]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.764    gcm_aes_instance/stage8/r_counter_reg[87]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.795 r  gcm_aes_instance/stage8/r_counter_reg[79]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.795    gcm_aes_instance/stage8/r_counter_reg[79]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.826 r  gcm_aes_instance/stage8/r_counter_reg[71]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.826    gcm_aes_instance/stage8/r_counter_reg[71]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.857 r  gcm_aes_instance/stage8/r_counter_reg[63]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.857    gcm_aes_instance/stage8/r_counter_reg[63]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.888 r  gcm_aes_instance/stage8/r_counter_reg[55]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.888    gcm_aes_instance/stage8/r_counter_reg[55]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.919 r  gcm_aes_instance/stage8/r_counter_reg[47]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.919    gcm_aes_instance/stage8/r_counter_reg[47]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.950 r  gcm_aes_instance/stage8/r_counter_reg[39]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.950    gcm_aes_instance/stage8/r_counter_reg[39]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.981 r  gcm_aes_instance/stage8/r_counter_reg[31]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.981    gcm_aes_instance/stage8/r_counter_reg[31]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     1.012 r  gcm_aes_instance/stage8/r_counter_reg[23]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     1.012    gcm_aes_instance/stage8/r_counter_reg[23]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.168     1.180 r  gcm_aes_instance/stage8/r_counter_reg[15]_i_2/O[7]
                         net (fo=4, unplaced)         0.212     1.392    gcm_aes_instance/stage8/r_counter_reg[15]_i_2_n_8
                         LUT3 (Prop_LUT3_I0_O)        0.123     1.515 r  gcm_aes_instance/stage8/r_sblock[32]_i_34/O
                         net (fo=1, unplaced)         0.257     1.772    gcm_aes_instance/stage8/r_sblock[32]_i_34_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.316     2.088 r  gcm_aes_instance/stage8/r_sblock_reg[32]_i_12/CO[7]
                         net (fo=213, unplaced)       0.212     2.300    gcm_aes_instance/stage8/w_auth_input1
                         LUT6 (Prop_LUT6_I4_O)        0.034     2.334 r  gcm_aes_instance/stage8/r_sblock[28]_i_62/O
                         net (fo=128, unplaced)       0.315     2.649    gcm_aes_instance/stage8/p_0_in377_out_0[121]
                         LUT6 (Prop_LUT6_I4_O)        0.034     2.683 r  gcm_aes_instance/stage8/r_sblock[98]_i_62/O
                         net (fo=1, unplaced)         0.216     2.899    gcm_aes_instance/stage8/r_sblock[98]_i_62_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.153     3.052 r  gcm_aes_instance/stage8/r_sblock[98]_i_53/O
                         net (fo=1, unplaced)         0.200     3.252    gcm_aes_instance/stage8/r_sblock[98]_i_53_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     3.286 r  gcm_aes_instance/stage8/r_sblock[98]_i_37/O
                         net (fo=1, unplaced)         0.224     3.510    gcm_aes_instance/stage8/r_sblock[98]_i_37_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.034     3.544 r  gcm_aes_instance/stage8/r_sblock[98]_i_15/O
                         net (fo=1, unplaced)         0.224     3.768    gcm_aes_instance/stage8/r_sblock[98]_i_15_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     3.802 r  gcm_aes_instance/stage8/r_sblock[98]_i_5/O
                         net (fo=1, unplaced)         0.224     4.026    gcm_aes_instance/stage8/r_sblock[98]_i_5_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.034     4.060 r  gcm_aes_instance/stage8/r_sblock[98]_i_1/O
                         net (fo=1, unplaced)         0.022     4.082    gcm_aes_instance/stage9/w_s8_sblock[98]
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[98]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.255     4.255 r  
                                                      0.000     4.255 r  clk (IN)
                         net (fo=0)                   0.000     4.255    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     5.257 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     5.302    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.302 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.959    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     1.208 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     1.472    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     1.532 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      2.439     3.971    gcm_aes_instance/stage9/clk_out
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[98]/C
                         clock pessimism              0.188     4.159    
                         clock uncertainty           -0.044     4.115    
                         FDRE (Setup_FDRE_C_D)        0.047     4.162    gcm_aes_instance/stage9/r_sblock_reg[98]
  -------------------------------------------------------------------
                         required time                          4.162    
                         arrival time                          -4.082    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.109ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage8/r_counter_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage9/r_sblock_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.255ns  (w_clk_out_clk_wiz_gen rise@4.255ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 1.758ns (43.895%)  route 2.247ns (56.105%))
  Logic Levels:           23  (CARRY8=14 LUT1=1 LUT3=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.971 - 4.255 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.051ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      2.584     0.048    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_counter_reg[118]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage8/r_counter_reg[118]/Q
                         net (fo=1, unplaced)         0.132     0.283    gcm_aes_instance/stage8/r_counter[118]
                         LUT1 (Prop_LUT1_I0_O)        0.034     0.317 r  gcm_aes_instance/stage8/r_counter[111]_i_10/O
                         net (fo=1, unplaced)         0.000     0.317    gcm_aes_instance/stage8/r_counter[111]_i_10_n_0
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.354     0.671 r  gcm_aes_instance/stage8/r_counter_reg[111]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.671    gcm_aes_instance/stage8/r_counter_reg[111]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.702 r  gcm_aes_instance/stage8/r_counter_reg[103]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.702    gcm_aes_instance/stage8/r_counter_reg[103]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.733 r  gcm_aes_instance/stage8/r_counter_reg[95]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.733    gcm_aes_instance/stage8/r_counter_reg[95]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.764 r  gcm_aes_instance/stage8/r_counter_reg[87]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.764    gcm_aes_instance/stage8/r_counter_reg[87]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.795 r  gcm_aes_instance/stage8/r_counter_reg[79]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.795    gcm_aes_instance/stage8/r_counter_reg[79]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.826 r  gcm_aes_instance/stage8/r_counter_reg[71]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.826    gcm_aes_instance/stage8/r_counter_reg[71]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.857 r  gcm_aes_instance/stage8/r_counter_reg[63]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.857    gcm_aes_instance/stage8/r_counter_reg[63]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.888 r  gcm_aes_instance/stage8/r_counter_reg[55]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.888    gcm_aes_instance/stage8/r_counter_reg[55]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.919 r  gcm_aes_instance/stage8/r_counter_reg[47]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.919    gcm_aes_instance/stage8/r_counter_reg[47]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.950 r  gcm_aes_instance/stage8/r_counter_reg[39]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.950    gcm_aes_instance/stage8/r_counter_reg[39]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.981 r  gcm_aes_instance/stage8/r_counter_reg[31]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.981    gcm_aes_instance/stage8/r_counter_reg[31]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     1.012 r  gcm_aes_instance/stage8/r_counter_reg[23]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     1.012    gcm_aes_instance/stage8/r_counter_reg[23]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.168     1.180 r  gcm_aes_instance/stage8/r_counter_reg[15]_i_2/O[7]
                         net (fo=4, unplaced)         0.212     1.392    gcm_aes_instance/stage8/r_counter_reg[15]_i_2_n_8
                         LUT3 (Prop_LUT3_I0_O)        0.123     1.515 r  gcm_aes_instance/stage8/r_sblock[32]_i_34/O
                         net (fo=1, unplaced)         0.257     1.772    gcm_aes_instance/stage8/r_sblock[32]_i_34_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.316     2.088 r  gcm_aes_instance/stage8/r_sblock_reg[32]_i_12/CO[7]
                         net (fo=213, unplaced)       0.212     2.300    gcm_aes_instance/stage8/w_auth_input1
                         LUT6 (Prop_LUT6_I4_O)        0.034     2.334 r  gcm_aes_instance/stage8/r_sblock[40]_i_53/O
                         net (fo=128, unplaced)       0.315     2.649    gcm_aes_instance/stage8/p_0_in377_out_0[115]
                         LUT6 (Prop_LUT6_I5_O)        0.034     2.683 r  gcm_aes_instance/stage8/r_sblock[2]_i_95/O
                         net (fo=1, unplaced)         0.225     2.908    gcm_aes_instance/stage8/r_sblock[2]_i_95_n_0
                         LUT4 (Prop_LUT4_I0_O)        0.115     3.023 r  gcm_aes_instance/stage8/r_sblock[2]_i_84/O
                         net (fo=1, unplaced)         0.224     3.247    gcm_aes_instance/stage8/r_sblock[2]_i_84_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.034     3.281 r  gcm_aes_instance/stage8/r_sblock[2]_i_57/O
                         net (fo=1, unplaced)         0.224     3.505    gcm_aes_instance/stage8/r_sblock[2]_i_57_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.034     3.539 r  gcm_aes_instance/stage8/r_sblock[2]_i_26/O
                         net (fo=1, unplaced)         0.224     3.763    gcm_aes_instance/stage8/r_sblock[2]_i_26_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.034     3.797 r  gcm_aes_instance/stage8/r_sblock[2]_i_5/O
                         net (fo=1, unplaced)         0.200     3.997    gcm_aes_instance/stage8/r_sblock[2]_i_5_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.034     4.031 r  gcm_aes_instance/stage8/r_sblock[2]_i_1/O
                         net (fo=1, unplaced)         0.022     4.053    gcm_aes_instance/stage9/w_s8_sblock[2]
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.255     4.255 r  
                                                      0.000     4.255 r  clk (IN)
                         net (fo=0)                   0.000     4.255    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     5.257 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     5.302    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.302 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.959    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     1.208 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     1.472    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     1.532 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      2.439     3.971    gcm_aes_instance/stage9/clk_out
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[2]/C
                         clock pessimism              0.188     4.159    
                         clock uncertainty           -0.044     4.115    
                         FDRE (Setup_FDRE_C_D)        0.047     4.162    gcm_aes_instance/stage9/r_sblock_reg[2]
  -------------------------------------------------------------------
                         required time                          4.162    
                         arrival time                          -4.053    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage8/r_counter_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage9/r_sblock_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.255ns  (w_clk_out_clk_wiz_gen rise@4.255ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 1.758ns (43.895%)  route 2.247ns (56.105%))
  Logic Levels:           23  (CARRY8=14 LUT1=1 LUT3=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.971 - 4.255 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.051ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      2.584     0.048    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_counter_reg[118]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage8/r_counter_reg[118]/Q
                         net (fo=1, unplaced)         0.132     0.283    gcm_aes_instance/stage8/r_counter[118]
                         LUT1 (Prop_LUT1_I0_O)        0.034     0.317 r  gcm_aes_instance/stage8/r_counter[111]_i_10/O
                         net (fo=1, unplaced)         0.000     0.317    gcm_aes_instance/stage8/r_counter[111]_i_10_n_0
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.354     0.671 r  gcm_aes_instance/stage8/r_counter_reg[111]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.671    gcm_aes_instance/stage8/r_counter_reg[111]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.702 r  gcm_aes_instance/stage8/r_counter_reg[103]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.702    gcm_aes_instance/stage8/r_counter_reg[103]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.733 r  gcm_aes_instance/stage8/r_counter_reg[95]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.733    gcm_aes_instance/stage8/r_counter_reg[95]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.764 r  gcm_aes_instance/stage8/r_counter_reg[87]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.764    gcm_aes_instance/stage8/r_counter_reg[87]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.795 r  gcm_aes_instance/stage8/r_counter_reg[79]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.795    gcm_aes_instance/stage8/r_counter_reg[79]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.826 r  gcm_aes_instance/stage8/r_counter_reg[71]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.826    gcm_aes_instance/stage8/r_counter_reg[71]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.857 r  gcm_aes_instance/stage8/r_counter_reg[63]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.857    gcm_aes_instance/stage8/r_counter_reg[63]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.888 r  gcm_aes_instance/stage8/r_counter_reg[55]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.888    gcm_aes_instance/stage8/r_counter_reg[55]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.919 r  gcm_aes_instance/stage8/r_counter_reg[47]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.919    gcm_aes_instance/stage8/r_counter_reg[47]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.950 r  gcm_aes_instance/stage8/r_counter_reg[39]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.950    gcm_aes_instance/stage8/r_counter_reg[39]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.981 r  gcm_aes_instance/stage8/r_counter_reg[31]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.981    gcm_aes_instance/stage8/r_counter_reg[31]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     1.012 r  gcm_aes_instance/stage8/r_counter_reg[23]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     1.012    gcm_aes_instance/stage8/r_counter_reg[23]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.168     1.180 r  gcm_aes_instance/stage8/r_counter_reg[15]_i_2/O[7]
                         net (fo=4, unplaced)         0.212     1.392    gcm_aes_instance/stage8/r_counter_reg[15]_i_2_n_8
                         LUT3 (Prop_LUT3_I0_O)        0.123     1.515 r  gcm_aes_instance/stage8/r_sblock[32]_i_34/O
                         net (fo=1, unplaced)         0.257     1.772    gcm_aes_instance/stage8/r_sblock[32]_i_34_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.316     2.088 r  gcm_aes_instance/stage8/r_sblock_reg[32]_i_12/CO[7]
                         net (fo=213, unplaced)       0.212     2.300    gcm_aes_instance/stage8/w_auth_input1
                         LUT6 (Prop_LUT6_I4_O)        0.034     2.334 r  gcm_aes_instance/stage8/r_sblock[5]_i_82/O
                         net (fo=128, unplaced)       0.315     2.649    gcm_aes_instance/stage8/p_0_in377_out_0[117]
                         LUT6 (Prop_LUT6_I5_O)        0.034     2.683 r  gcm_aes_instance/stage8/r_sblock[6]_i_80/O
                         net (fo=1, unplaced)         0.225     2.908    gcm_aes_instance/stage8/r_sblock[6]_i_80_n_0
                         LUT4 (Prop_LUT4_I0_O)        0.115     3.023 r  gcm_aes_instance/stage8/r_sblock[6]_i_74/O
                         net (fo=1, unplaced)         0.200     3.223    gcm_aes_instance/stage8/r_sblock[6]_i_74_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.034     3.257 r  gcm_aes_instance/stage8/r_sblock[6]_i_53/O
                         net (fo=1, unplaced)         0.224     3.481    gcm_aes_instance/stage8/r_sblock[6]_i_53_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     3.515 r  gcm_aes_instance/stage8/r_sblock[6]_i_20/O
                         net (fo=1, unplaced)         0.224     3.739    gcm_aes_instance/stage8/r_sblock[6]_i_20_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     3.773 r  gcm_aes_instance/stage8/r_sblock[6]_i_4/O
                         net (fo=1, unplaced)         0.224     3.997    gcm_aes_instance/stage8/r_sblock[6]_i_4_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.034     4.031 r  gcm_aes_instance/stage8/r_sblock[6]_i_1/O
                         net (fo=1, unplaced)         0.022     4.053    gcm_aes_instance/stage9/w_s8_sblock[6]
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.255     4.255 r  
                                                      0.000     4.255 r  clk (IN)
                         net (fo=0)                   0.000     4.255    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     5.257 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     5.302    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.302 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.959    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     1.208 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     1.472    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     1.532 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      2.439     3.971    gcm_aes_instance/stage9/clk_out
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[6]/C
                         clock pessimism              0.188     4.159    
                         clock uncertainty           -0.044     4.115    
                         FDRE (Setup_FDRE_C_D)        0.047     4.162    gcm_aes_instance/stage9/r_sblock_reg[6]
  -------------------------------------------------------------------
                         required time                          4.162    
                         arrival time                          -4.053    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage8/r_counter_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage9/r_sblock_reg[85]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.255ns  (w_clk_out_clk_wiz_gen rise@4.255ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 1.758ns (43.895%)  route 2.247ns (56.105%))
  Logic Levels:           23  (CARRY8=14 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.971 - 4.255 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.051ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      2.584     0.048    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_counter_reg[118]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage8/r_counter_reg[118]/Q
                         net (fo=1, unplaced)         0.132     0.283    gcm_aes_instance/stage8/r_counter[118]
                         LUT1 (Prop_LUT1_I0_O)        0.034     0.317 r  gcm_aes_instance/stage8/r_counter[111]_i_10/O
                         net (fo=1, unplaced)         0.000     0.317    gcm_aes_instance/stage8/r_counter[111]_i_10_n_0
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.354     0.671 r  gcm_aes_instance/stage8/r_counter_reg[111]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.671    gcm_aes_instance/stage8/r_counter_reg[111]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.702 r  gcm_aes_instance/stage8/r_counter_reg[103]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.702    gcm_aes_instance/stage8/r_counter_reg[103]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.733 r  gcm_aes_instance/stage8/r_counter_reg[95]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.733    gcm_aes_instance/stage8/r_counter_reg[95]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.764 r  gcm_aes_instance/stage8/r_counter_reg[87]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.764    gcm_aes_instance/stage8/r_counter_reg[87]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.795 r  gcm_aes_instance/stage8/r_counter_reg[79]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.795    gcm_aes_instance/stage8/r_counter_reg[79]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.826 r  gcm_aes_instance/stage8/r_counter_reg[71]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.826    gcm_aes_instance/stage8/r_counter_reg[71]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.857 r  gcm_aes_instance/stage8/r_counter_reg[63]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.857    gcm_aes_instance/stage8/r_counter_reg[63]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.888 r  gcm_aes_instance/stage8/r_counter_reg[55]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.888    gcm_aes_instance/stage8/r_counter_reg[55]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.919 r  gcm_aes_instance/stage8/r_counter_reg[47]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.919    gcm_aes_instance/stage8/r_counter_reg[47]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.950 r  gcm_aes_instance/stage8/r_counter_reg[39]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.950    gcm_aes_instance/stage8/r_counter_reg[39]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.981 r  gcm_aes_instance/stage8/r_counter_reg[31]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.981    gcm_aes_instance/stage8/r_counter_reg[31]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     1.012 r  gcm_aes_instance/stage8/r_counter_reg[23]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     1.012    gcm_aes_instance/stage8/r_counter_reg[23]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.168     1.180 r  gcm_aes_instance/stage8/r_counter_reg[15]_i_2/O[7]
                         net (fo=4, unplaced)         0.212     1.392    gcm_aes_instance/stage8/r_counter_reg[15]_i_2_n_8
                         LUT3 (Prop_LUT3_I0_O)        0.123     1.515 r  gcm_aes_instance/stage8/r_sblock[32]_i_34/O
                         net (fo=1, unplaced)         0.257     1.772    gcm_aes_instance/stage8/r_sblock[32]_i_34_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.316     2.088 r  gcm_aes_instance/stage8/r_sblock_reg[32]_i_12/CO[7]
                         net (fo=213, unplaced)       0.212     2.300    gcm_aes_instance/stage8/w_auth_input1
                         LUT6 (Prop_LUT6_I4_O)        0.034     2.334 r  gcm_aes_instance/stage8/r_sblock[3]_i_60/O
                         net (fo=128, unplaced)       0.315     2.649    gcm_aes_instance/stage8/p_0_in377_out_0[93]
                         LUT4 (Prop_LUT4_I2_O)        0.034     2.683 r  gcm_aes_instance/stage8/r_sblock[85]_i_59/O
                         net (fo=1, unplaced)         0.224     2.907    gcm_aes_instance/stage8/r_sblock[85]_i_59_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     2.941 r  gcm_aes_instance/stage8/r_sblock[85]_i_47/O
                         net (fo=1, unplaced)         0.225     3.166    gcm_aes_instance/stage8/r_sblock[85]_i_47_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.115     3.281 r  gcm_aes_instance/stage8/r_sblock[85]_i_31/O
                         net (fo=1, unplaced)         0.200     3.481    gcm_aes_instance/stage8/r_sblock[85]_i_31_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     3.515 r  gcm_aes_instance/stage8/r_sblock[85]_i_14/O
                         net (fo=1, unplaced)         0.224     3.739    gcm_aes_instance/stage8/r_sblock[85]_i_14_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.034     3.773 r  gcm_aes_instance/stage8/r_sblock[85]_i_3/O
                         net (fo=1, unplaced)         0.224     3.997    gcm_aes_instance/stage8/r_sblock[85]_i_3_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     4.031 r  gcm_aes_instance/stage8/r_sblock[85]_i_1/O
                         net (fo=1, unplaced)         0.022     4.053    gcm_aes_instance/stage9/w_s8_sblock[85]
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[85]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.255     4.255 r  
                                                      0.000     4.255 r  clk (IN)
                         net (fo=0)                   0.000     4.255    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     5.257 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     5.302    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.302 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.959    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     1.208 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     1.472    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     1.532 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      2.439     3.971    gcm_aes_instance/stage9/clk_out
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[85]/C
                         clock pessimism              0.188     4.159    
                         clock uncertainty           -0.044     4.115    
                         FDRE (Setup_FDRE_C_D)        0.047     4.162    gcm_aes_instance/stage9/r_sblock_reg[85]
  -------------------------------------------------------------------
                         required time                          4.162    
                         arrival time                          -4.053    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.127ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage9/r_sblock_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            u/x_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.255ns  (w_clk_out_clk_wiz_gen rise@4.255ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        3.986ns  (logic 0.725ns (18.189%)  route 3.261ns (81.811%))
  Logic Levels:           15  (LUT3=1 LUT4=1 LUT5=2 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.971 - 4.255 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.051ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      2.584     0.048    gcm_aes_instance/stage9/clk_out
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage9/r_sblock_reg[8]/Q
                         net (fo=130, unplaced)       0.313     0.464    gcm_aes_instance/stage9/p_0_in377_out[17]
                         LUT4 (Prop_LUT4_I0_O)        0.115     0.579 r  gcm_aes_instance/stage9/x[6]_i_547/O
                         net (fo=1, unplaced)         0.224     0.803    gcm_aes_instance/stage9/x[6]_i_547_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     0.837 r  gcm_aes_instance/stage9/x[6]_i_543/O
                         net (fo=1, unplaced)         0.224     1.061    gcm_aes_instance/stage9/x[6]_i_543_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     1.095 r  gcm_aes_instance/stage9/x[6]_i_534/O
                         net (fo=1, unplaced)         0.224     1.319    gcm_aes_instance/stage9/x[6]_i_534_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.353 r  gcm_aes_instance/stage9/x[6]_i_525/O
                         net (fo=1, unplaced)         0.224     1.577    gcm_aes_instance/stage9/Z73_in[89]
                         LUT3 (Prop_LUT3_I0_O)        0.034     1.611 r  gcm_aes_instance/stage9/x[6]_i_494/O
                         net (fo=1, unplaced)         0.224     1.835    gcm_aes_instance/stage9/x[6]_i_494_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     1.869 r  gcm_aes_instance/stage9/x[6]_i_424/O
                         net (fo=1, unplaced)         0.224     2.093    gcm_aes_instance/stage9/x[6]_i_424_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.034     2.127 r  gcm_aes_instance/stage9/x[6]_i_344/O
                         net (fo=1, unplaced)         0.224     2.351    gcm_aes_instance/stage9/x[6]_i_344_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.385 r  gcm_aes_instance/stage9/x[6]_i_259/O
                         net (fo=1, unplaced)         0.224     2.609    gcm_aes_instance/stage9/x[6]_i_259_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.643 r  gcm_aes_instance/stage9/x[6]_i_172/O
                         net (fo=1, unplaced)         0.224     2.867    gcm_aes_instance/stage9/x[6]_i_172_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.901 r  gcm_aes_instance/stage9/x[6]_i_92/O
                         net (fo=1, unplaced)         0.224     3.125    gcm_aes_instance/stage9/x[6]_i_92_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.034     3.159 r  gcm_aes_instance/stage9/x[6]_i_36/O
                         net (fo=1, unplaced)         0.224     3.383    gcm_aes_instance/stage9/x[6]_i_36_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     3.417 r  gcm_aes_instance/stage9/x[6]_i_13/O
                         net (fo=1, unplaced)         0.224     3.641    gcm_aes_instance/stage9/x[6]_i_13_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.034     3.675 r  gcm_aes_instance/stage9/x[6]_i_5/O
                         net (fo=1, unplaced)         0.224     3.899    gcm_aes_instance/stage9/tag[38]
                         LUT6 (Prop_LUT6_I1_O)        0.037     3.936 r  gcm_aes_instance/stage9/x[6]_i_2/O
                         net (fo=1, unplaced)         0.000     3.936    gcm_aes_instance/stage9/x[6]_i_2_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.062     3.998 r  gcm_aes_instance/stage9/x_reg[6]_i_1/O
                         net (fo=1, unplaced)         0.036     4.034    u/D[9]
                         FDRE                                         r  u/x_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.255     4.255 r  
                                                      0.000     4.255 r  clk (IN)
                         net (fo=0)                   0.000     4.255    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     5.257 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     5.302    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.302 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.959    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     1.208 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     1.472    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     1.532 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      2.439     3.971    u/clk_out
                         FDRE                                         r  u/x_reg[6]/C
                         clock pessimism              0.188     4.159    
                         clock uncertainty           -0.044     4.115    
                         FDRE (Setup_FDRE_C_D)        0.046     4.161    u/x_reg[6]
  -------------------------------------------------------------------
                         required time                          4.161    
                         arrival time                          -4.034    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.133ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage8/r_counter_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage9/r_sblock_reg[78]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.255ns  (w_clk_out_clk_wiz_gen rise@4.255ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        3.981ns  (logic 1.758ns (44.160%)  route 2.223ns (55.840%))
  Logic Levels:           23  (CARRY8=14 LUT1=1 LUT3=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.971 - 4.255 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.051ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      2.584     0.048    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_counter_reg[118]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage8/r_counter_reg[118]/Q
                         net (fo=1, unplaced)         0.132     0.283    gcm_aes_instance/stage8/r_counter[118]
                         LUT1 (Prop_LUT1_I0_O)        0.034     0.317 r  gcm_aes_instance/stage8/r_counter[111]_i_10/O
                         net (fo=1, unplaced)         0.000     0.317    gcm_aes_instance/stage8/r_counter[111]_i_10_n_0
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.354     0.671 r  gcm_aes_instance/stage8/r_counter_reg[111]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.671    gcm_aes_instance/stage8/r_counter_reg[111]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.702 r  gcm_aes_instance/stage8/r_counter_reg[103]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.702    gcm_aes_instance/stage8/r_counter_reg[103]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.733 r  gcm_aes_instance/stage8/r_counter_reg[95]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.733    gcm_aes_instance/stage8/r_counter_reg[95]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.764 r  gcm_aes_instance/stage8/r_counter_reg[87]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.764    gcm_aes_instance/stage8/r_counter_reg[87]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.795 r  gcm_aes_instance/stage8/r_counter_reg[79]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.795    gcm_aes_instance/stage8/r_counter_reg[79]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.826 r  gcm_aes_instance/stage8/r_counter_reg[71]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.826    gcm_aes_instance/stage8/r_counter_reg[71]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.857 r  gcm_aes_instance/stage8/r_counter_reg[63]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.857    gcm_aes_instance/stage8/r_counter_reg[63]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.888 r  gcm_aes_instance/stage8/r_counter_reg[55]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.888    gcm_aes_instance/stage8/r_counter_reg[55]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.919 r  gcm_aes_instance/stage8/r_counter_reg[47]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.919    gcm_aes_instance/stage8/r_counter_reg[47]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.950 r  gcm_aes_instance/stage8/r_counter_reg[39]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.950    gcm_aes_instance/stage8/r_counter_reg[39]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.981 r  gcm_aes_instance/stage8/r_counter_reg[31]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.981    gcm_aes_instance/stage8/r_counter_reg[31]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     1.012 r  gcm_aes_instance/stage8/r_counter_reg[23]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     1.012    gcm_aes_instance/stage8/r_counter_reg[23]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.168     1.180 r  gcm_aes_instance/stage8/r_counter_reg[15]_i_2/O[7]
                         net (fo=4, unplaced)         0.212     1.392    gcm_aes_instance/stage8/r_counter_reg[15]_i_2_n_8
                         LUT3 (Prop_LUT3_I0_O)        0.123     1.515 r  gcm_aes_instance/stage8/r_sblock[32]_i_34/O
                         net (fo=1, unplaced)         0.257     1.772    gcm_aes_instance/stage8/r_sblock[32]_i_34_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.316     2.088 r  gcm_aes_instance/stage8/r_sblock_reg[32]_i_12/CO[7]
                         net (fo=213, unplaced)       0.212     2.300    gcm_aes_instance/stage8/w_auth_input1
                         LUT6 (Prop_LUT6_I4_O)        0.034     2.334 r  gcm_aes_instance/stage8/r_sblock[124]_i_46/O
                         net (fo=128, unplaced)       0.315     2.649    gcm_aes_instance/stage8/p_0_in377_out_0[127]
                         LUT4 (Prop_LUT4_I2_O)        0.034     2.683 r  gcm_aes_instance/stage8/r_sblock[78]_i_59/O
                         net (fo=1, unplaced)         0.225     2.908    gcm_aes_instance/stage8/r_sblock[78]_i_59_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.115     3.023 r  gcm_aes_instance/stage8/r_sblock[78]_i_50/O
                         net (fo=1, unplaced)         0.200     3.223    gcm_aes_instance/stage8/r_sblock[78]_i_50_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     3.257 r  gcm_aes_instance/stage8/r_sblock[78]_i_39/O
                         net (fo=1, unplaced)         0.200     3.457    gcm_aes_instance/stage8/r_sblock[78]_i_39_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     3.491 r  gcm_aes_instance/stage8/r_sblock[78]_i_20/O
                         net (fo=1, unplaced)         0.224     3.715    gcm_aes_instance/stage8/Z121_in[49]
                         LUT6 (Prop_LUT6_I0_O)        0.034     3.749 r  gcm_aes_instance/stage8/r_sblock[78]_i_6/O
                         net (fo=1, unplaced)         0.224     3.973    gcm_aes_instance/stage8/r_sblock[78]_i_6_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.034     4.007 r  gcm_aes_instance/stage8/r_sblock[78]_i_1/O
                         net (fo=1, unplaced)         0.022     4.029    gcm_aes_instance/stage9/w_s8_sblock[78]
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[78]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.255     4.255 r  
                                                      0.000     4.255 r  clk (IN)
                         net (fo=0)                   0.000     4.255    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     5.257 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     5.302    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.302 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.959    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     1.208 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     1.472    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     1.532 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      2.439     3.971    gcm_aes_instance/stage9/clk_out
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[78]/C
                         clock pessimism              0.188     4.159    
                         clock uncertainty           -0.044     4.115    
                         FDRE (Setup_FDRE_C_D)        0.047     4.162    gcm_aes_instance/stage9/r_sblock_reg[78]
  -------------------------------------------------------------------
                         required time                          4.162    
                         arrival time                          -4.029    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.163ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage8/r_counter_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage9/r_sblock_reg[102]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.255ns  (w_clk_out_clk_wiz_gen rise@4.255ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 1.705ns (43.154%)  route 2.246ns (56.846%))
  Logic Levels:           23  (CARRY8=14 LUT1=1 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.971 - 4.255 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.051ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      2.584     0.048    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_counter_reg[118]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage8/r_counter_reg[118]/Q
                         net (fo=1, unplaced)         0.132     0.283    gcm_aes_instance/stage8/r_counter[118]
                         LUT1 (Prop_LUT1_I0_O)        0.034     0.317 r  gcm_aes_instance/stage8/r_counter[111]_i_10/O
                         net (fo=1, unplaced)         0.000     0.317    gcm_aes_instance/stage8/r_counter[111]_i_10_n_0
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.354     0.671 r  gcm_aes_instance/stage8/r_counter_reg[111]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.671    gcm_aes_instance/stage8/r_counter_reg[111]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.702 r  gcm_aes_instance/stage8/r_counter_reg[103]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.702    gcm_aes_instance/stage8/r_counter_reg[103]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.733 r  gcm_aes_instance/stage8/r_counter_reg[95]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.733    gcm_aes_instance/stage8/r_counter_reg[95]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.764 r  gcm_aes_instance/stage8/r_counter_reg[87]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.764    gcm_aes_instance/stage8/r_counter_reg[87]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.795 r  gcm_aes_instance/stage8/r_counter_reg[79]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.795    gcm_aes_instance/stage8/r_counter_reg[79]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.826 r  gcm_aes_instance/stage8/r_counter_reg[71]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.826    gcm_aes_instance/stage8/r_counter_reg[71]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.857 r  gcm_aes_instance/stage8/r_counter_reg[63]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.857    gcm_aes_instance/stage8/r_counter_reg[63]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.888 r  gcm_aes_instance/stage8/r_counter_reg[55]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.888    gcm_aes_instance/stage8/r_counter_reg[55]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.919 r  gcm_aes_instance/stage8/r_counter_reg[47]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.919    gcm_aes_instance/stage8/r_counter_reg[47]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.950 r  gcm_aes_instance/stage8/r_counter_reg[39]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.950    gcm_aes_instance/stage8/r_counter_reg[39]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.981 r  gcm_aes_instance/stage8/r_counter_reg[31]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.981    gcm_aes_instance/stage8/r_counter_reg[31]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     1.012 r  gcm_aes_instance/stage8/r_counter_reg[23]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     1.012    gcm_aes_instance/stage8/r_counter_reg[23]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.168     1.180 r  gcm_aes_instance/stage8/r_counter_reg[15]_i_2/O[7]
                         net (fo=4, unplaced)         0.212     1.392    gcm_aes_instance/stage8/r_counter_reg[15]_i_2_n_8
                         LUT3 (Prop_LUT3_I0_O)        0.123     1.515 r  gcm_aes_instance/stage8/r_sblock[32]_i_34/O
                         net (fo=1, unplaced)         0.257     1.772    gcm_aes_instance/stage8/r_sblock[32]_i_34_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.316     2.088 r  gcm_aes_instance/stage8/r_sblock_reg[32]_i_12/CO[7]
                         net (fo=213, unplaced)       0.212     2.300    gcm_aes_instance/stage8/w_auth_input1
                         LUT6 (Prop_LUT6_I4_O)        0.034     2.334 r  gcm_aes_instance/stage8/r_sblock[9]_i_52/O
                         net (fo=128, unplaced)       0.315     2.649    gcm_aes_instance/stage8/p_0_in377_out_0[95]
                         LUT6 (Prop_LUT6_I5_O)        0.034     2.683 r  gcm_aes_instance/stage8/r_sblock[102]_i_65/O
                         net (fo=1, unplaced)         0.224     2.907    gcm_aes_instance/stage8/r_sblock[102]_i_65_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     2.941 r  gcm_aes_instance/stage8/r_sblock[102]_i_49/O
                         net (fo=1, unplaced)         0.224     3.165    gcm_aes_instance/stage8/r_sblock[102]_i_49_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     3.199 r  gcm_aes_instance/stage8/r_sblock[102]_i_27/O
                         net (fo=1, unplaced)         0.224     3.423    gcm_aes_instance/stage8/r_sblock[102]_i_27_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     3.457 r  gcm_aes_instance/stage8/r_sblock[102]_i_12/O
                         net (fo=1, unplaced)         0.224     3.681    gcm_aes_instance/stage8/Z121_in[25]
                         LUT6 (Prop_LUT6_I4_O)        0.034     3.715 r  gcm_aes_instance/stage8/r_sblock[102]_i_5/O
                         net (fo=1, unplaced)         0.200     3.915    gcm_aes_instance/stage8/r_sblock[102]_i_5_n_0
                         LUT5 (Prop_LUT5_I3_O)        0.062     3.977 r  gcm_aes_instance/stage8/r_sblock[102]_i_1/O
                         net (fo=1, unplaced)         0.022     3.999    gcm_aes_instance/stage9/w_s8_sblock[102]
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[102]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.255     4.255 r  
                                                      0.000     4.255 r  clk (IN)
                         net (fo=0)                   0.000     4.255    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     5.257 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     5.302    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.302 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.959    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     1.208 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     1.472    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     1.532 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      2.439     3.971    gcm_aes_instance/stage9/clk_out
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[102]/C
                         clock pessimism              0.188     4.159    
                         clock uncertainty           -0.044     4.115    
                         FDRE (Setup_FDRE_C_D)        0.047     4.162    gcm_aes_instance/stage9/r_sblock_reg[102]
  -------------------------------------------------------------------
                         required time                          4.162    
                         arrival time                          -3.999    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage8/r_counter_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage9/r_sblock_reg[90]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.255ns  (w_clk_out_clk_wiz_gen rise@4.255ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 1.705ns (43.154%)  route 2.246ns (56.846%))
  Logic Levels:           23  (CARRY8=14 LUT1=1 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.971 - 4.255 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.051ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      2.584     0.048    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_counter_reg[118]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage8/r_counter_reg[118]/Q
                         net (fo=1, unplaced)         0.132     0.283    gcm_aes_instance/stage8/r_counter[118]
                         LUT1 (Prop_LUT1_I0_O)        0.034     0.317 r  gcm_aes_instance/stage8/r_counter[111]_i_10/O
                         net (fo=1, unplaced)         0.000     0.317    gcm_aes_instance/stage8/r_counter[111]_i_10_n_0
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.354     0.671 r  gcm_aes_instance/stage8/r_counter_reg[111]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.671    gcm_aes_instance/stage8/r_counter_reg[111]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.702 r  gcm_aes_instance/stage8/r_counter_reg[103]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.702    gcm_aes_instance/stage8/r_counter_reg[103]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.733 r  gcm_aes_instance/stage8/r_counter_reg[95]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.733    gcm_aes_instance/stage8/r_counter_reg[95]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.764 r  gcm_aes_instance/stage8/r_counter_reg[87]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.764    gcm_aes_instance/stage8/r_counter_reg[87]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.795 r  gcm_aes_instance/stage8/r_counter_reg[79]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.795    gcm_aes_instance/stage8/r_counter_reg[79]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.826 r  gcm_aes_instance/stage8/r_counter_reg[71]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.826    gcm_aes_instance/stage8/r_counter_reg[71]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.857 r  gcm_aes_instance/stage8/r_counter_reg[63]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.857    gcm_aes_instance/stage8/r_counter_reg[63]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.888 r  gcm_aes_instance/stage8/r_counter_reg[55]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.888    gcm_aes_instance/stage8/r_counter_reg[55]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.919 r  gcm_aes_instance/stage8/r_counter_reg[47]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.919    gcm_aes_instance/stage8/r_counter_reg[47]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.950 r  gcm_aes_instance/stage8/r_counter_reg[39]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.950    gcm_aes_instance/stage8/r_counter_reg[39]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.981 r  gcm_aes_instance/stage8/r_counter_reg[31]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.981    gcm_aes_instance/stage8/r_counter_reg[31]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     1.012 r  gcm_aes_instance/stage8/r_counter_reg[23]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     1.012    gcm_aes_instance/stage8/r_counter_reg[23]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.168     1.180 r  gcm_aes_instance/stage8/r_counter_reg[15]_i_2/O[7]
                         net (fo=4, unplaced)         0.212     1.392    gcm_aes_instance/stage8/r_counter_reg[15]_i_2_n_8
                         LUT3 (Prop_LUT3_I0_O)        0.123     1.515 r  gcm_aes_instance/stage8/r_sblock[32]_i_34/O
                         net (fo=1, unplaced)         0.257     1.772    gcm_aes_instance/stage8/r_sblock[32]_i_34_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.316     2.088 r  gcm_aes_instance/stage8/r_sblock_reg[32]_i_12/CO[7]
                         net (fo=213, unplaced)       0.212     2.300    gcm_aes_instance/stage8/w_auth_input1
                         LUT6 (Prop_LUT6_I4_O)        0.034     2.334 r  gcm_aes_instance/stage8/r_sblock[26]_i_58/O
                         net (fo=128, unplaced)       0.315     2.649    gcm_aes_instance/stage8/p_0_in377_out_0[113]
                         LUT6 (Prop_LUT6_I4_O)        0.034     2.683 r  gcm_aes_instance/stage8/r_sblock[90]_i_68/O
                         net (fo=1, unplaced)         0.224     2.907    gcm_aes_instance/stage8/r_sblock[90]_i_68_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     2.941 r  gcm_aes_instance/stage8/r_sblock[90]_i_60/O
                         net (fo=1, unplaced)         0.200     3.141    gcm_aes_instance/stage8/r_sblock[90]_i_60_n_0
                         LUT5 (Prop_LUT5_I3_O)        0.062     3.203 r  gcm_aes_instance/stage8/r_sblock[90]_i_43/O
                         net (fo=1, unplaced)         0.224     3.427    gcm_aes_instance/stage8/Z43_in[37]
                         LUT6 (Prop_LUT6_I4_O)        0.034     3.461 r  gcm_aes_instance/stage8/r_sblock[90]_i_16/O
                         net (fo=1, unplaced)         0.224     3.685    gcm_aes_instance/stage8/r_sblock[90]_i_16_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.034     3.719 r  gcm_aes_instance/stage8/r_sblock[90]_i_5/O
                         net (fo=1, unplaced)         0.224     3.943    gcm_aes_instance/stage8/r_sblock[90]_i_5_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.034     3.977 r  gcm_aes_instance/stage8/r_sblock[90]_i_1/O
                         net (fo=1, unplaced)         0.022     3.999    gcm_aes_instance/stage9/w_s8_sblock[90]
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[90]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.255     4.255 r  
                                                      0.000     4.255 r  clk (IN)
                         net (fo=0)                   0.000     4.255    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     5.257 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     5.302    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.302 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.959    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     1.208 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     1.472    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     1.532 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      2.439     3.971    gcm_aes_instance/stage9/clk_out
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[90]/C
                         clock pessimism              0.188     4.159    
                         clock uncertainty           -0.044     4.115    
                         FDRE (Setup_FDRE_C_D)        0.047     4.162    gcm_aes_instance/stage9/r_sblock_reg[90]
  -------------------------------------------------------------------
                         required time                          4.162    
                         arrival time                          -3.999    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage8/r_counter_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage9/r_sblock_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.255ns  (w_clk_out_clk_wiz_gen rise@4.255ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        3.950ns  (logic 1.705ns (43.165%)  route 2.245ns (56.835%))
  Logic Levels:           23  (CARRY8=14 LUT1=1 LUT3=1 LUT6=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.971 - 4.255 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.051ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      2.584     0.048    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_counter_reg[118]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage8/r_counter_reg[118]/Q
                         net (fo=1, unplaced)         0.132     0.283    gcm_aes_instance/stage8/r_counter[118]
                         LUT1 (Prop_LUT1_I0_O)        0.034     0.317 r  gcm_aes_instance/stage8/r_counter[111]_i_10/O
                         net (fo=1, unplaced)         0.000     0.317    gcm_aes_instance/stage8/r_counter[111]_i_10_n_0
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.354     0.671 r  gcm_aes_instance/stage8/r_counter_reg[111]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.671    gcm_aes_instance/stage8/r_counter_reg[111]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.702 r  gcm_aes_instance/stage8/r_counter_reg[103]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.702    gcm_aes_instance/stage8/r_counter_reg[103]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.733 r  gcm_aes_instance/stage8/r_counter_reg[95]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.733    gcm_aes_instance/stage8/r_counter_reg[95]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.764 r  gcm_aes_instance/stage8/r_counter_reg[87]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.764    gcm_aes_instance/stage8/r_counter_reg[87]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.795 r  gcm_aes_instance/stage8/r_counter_reg[79]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.795    gcm_aes_instance/stage8/r_counter_reg[79]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.826 r  gcm_aes_instance/stage8/r_counter_reg[71]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.826    gcm_aes_instance/stage8/r_counter_reg[71]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.857 r  gcm_aes_instance/stage8/r_counter_reg[63]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.857    gcm_aes_instance/stage8/r_counter_reg[63]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.888 r  gcm_aes_instance/stage8/r_counter_reg[55]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.888    gcm_aes_instance/stage8/r_counter_reg[55]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.919 r  gcm_aes_instance/stage8/r_counter_reg[47]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.919    gcm_aes_instance/stage8/r_counter_reg[47]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.950 r  gcm_aes_instance/stage8/r_counter_reg[39]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.950    gcm_aes_instance/stage8/r_counter_reg[39]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.981 r  gcm_aes_instance/stage8/r_counter_reg[31]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.981    gcm_aes_instance/stage8/r_counter_reg[31]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     1.012 r  gcm_aes_instance/stage8/r_counter_reg[23]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     1.012    gcm_aes_instance/stage8/r_counter_reg[23]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.168     1.180 r  gcm_aes_instance/stage8/r_counter_reg[15]_i_2/O[7]
                         net (fo=4, unplaced)         0.212     1.392    gcm_aes_instance/stage8/r_counter_reg[15]_i_2_n_8
                         LUT3 (Prop_LUT3_I0_O)        0.123     1.515 r  gcm_aes_instance/stage8/r_sblock[32]_i_34/O
                         net (fo=1, unplaced)         0.257     1.772    gcm_aes_instance/stage8/r_sblock[32]_i_34_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.316     2.088 r  gcm_aes_instance/stage8/r_sblock_reg[32]_i_12/CO[7]
                         net (fo=213, unplaced)       0.212     2.300    gcm_aes_instance/stage8/w_auth_input1
                         LUT6 (Prop_LUT6_I4_O)        0.034     2.334 r  gcm_aes_instance/stage8/r_sblock[6]_i_27/O
                         net (fo=121, unplaced)       0.314     2.648    gcm_aes_instance/stage8/r_sblock[6]_i_27_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.034     2.682 r  gcm_aes_instance/stage8/r_sblock[52]_i_61/O
                         net (fo=1, unplaced)         0.224     2.906    gcm_aes_instance/stage8/r_sblock[52]_i_61_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     2.940 r  gcm_aes_instance/stage8/r_sblock[52]_i_49/O
                         net (fo=1, unplaced)         0.224     3.164    gcm_aes_instance/stage8/r_sblock[52]_i_49_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     3.198 r  gcm_aes_instance/stage8/r_sblock[52]_i_29/O
                         net (fo=1, unplaced)         0.224     3.422    gcm_aes_instance/stage8/r_sblock[52]_i_29_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     3.456 r  gcm_aes_instance/stage8/r_sblock[52]_i_15/O
                         net (fo=1, unplaced)         0.224     3.680    gcm_aes_instance/stage8/r_sblock[52]_i_15_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     3.714 r  gcm_aes_instance/stage8/r_sblock[52]_i_6/O
                         net (fo=1, unplaced)         0.200     3.914    gcm_aes_instance/stage8/r_sblock[52]_i_6_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.062     3.976 r  gcm_aes_instance/stage8/r_sblock[52]_i_1/O
                         net (fo=1, unplaced)         0.022     3.998    gcm_aes_instance/stage9/w_s8_sblock[52]
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.255     4.255 r  
                                                      0.000     4.255 r  clk (IN)
                         net (fo=0)                   0.000     4.255    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     5.257 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     5.302    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.302 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.959    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     1.208 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     1.472    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     1.532 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      2.439     3.971    gcm_aes_instance/stage9/clk_out
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[52]/C
                         clock pessimism              0.188     4.159    
                         clock uncertainty           -0.044     4.115    
                         FDRE (Setup_FDRE_C_D)        0.047     4.162    gcm_aes_instance/stage9/r_sblock_reg[52]
  -------------------------------------------------------------------
                         required time                          4.162    
                         arrival time                          -3.998    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage8/r_counter_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage9/r_sblock_reg[110]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.255ns  (w_clk_out_clk_wiz_gen rise@4.255ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        3.948ns  (logic 1.677ns (42.477%)  route 2.271ns (57.523%))
  Logic Levels:           23  (CARRY8=14 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.971 - 4.255 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.051ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      2.584     0.048    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_counter_reg[118]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage8/r_counter_reg[118]/Q
                         net (fo=1, unplaced)         0.132     0.283    gcm_aes_instance/stage8/r_counter[118]
                         LUT1 (Prop_LUT1_I0_O)        0.034     0.317 r  gcm_aes_instance/stage8/r_counter[111]_i_10/O
                         net (fo=1, unplaced)         0.000     0.317    gcm_aes_instance/stage8/r_counter[111]_i_10_n_0
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.354     0.671 r  gcm_aes_instance/stage8/r_counter_reg[111]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.671    gcm_aes_instance/stage8/r_counter_reg[111]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.702 r  gcm_aes_instance/stage8/r_counter_reg[103]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.702    gcm_aes_instance/stage8/r_counter_reg[103]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.733 r  gcm_aes_instance/stage8/r_counter_reg[95]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.733    gcm_aes_instance/stage8/r_counter_reg[95]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.764 r  gcm_aes_instance/stage8/r_counter_reg[87]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.764    gcm_aes_instance/stage8/r_counter_reg[87]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.795 r  gcm_aes_instance/stage8/r_counter_reg[79]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.795    gcm_aes_instance/stage8/r_counter_reg[79]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.826 r  gcm_aes_instance/stage8/r_counter_reg[71]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.826    gcm_aes_instance/stage8/r_counter_reg[71]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.857 r  gcm_aes_instance/stage8/r_counter_reg[63]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.857    gcm_aes_instance/stage8/r_counter_reg[63]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.888 r  gcm_aes_instance/stage8/r_counter_reg[55]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.888    gcm_aes_instance/stage8/r_counter_reg[55]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.919 r  gcm_aes_instance/stage8/r_counter_reg[47]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.919    gcm_aes_instance/stage8/r_counter_reg[47]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.950 r  gcm_aes_instance/stage8/r_counter_reg[39]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.950    gcm_aes_instance/stage8/r_counter_reg[39]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.981 r  gcm_aes_instance/stage8/r_counter_reg[31]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.981    gcm_aes_instance/stage8/r_counter_reg[31]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     1.012 r  gcm_aes_instance/stage8/r_counter_reg[23]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     1.012    gcm_aes_instance/stage8/r_counter_reg[23]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.168     1.180 r  gcm_aes_instance/stage8/r_counter_reg[15]_i_2/O[7]
                         net (fo=4, unplaced)         0.212     1.392    gcm_aes_instance/stage8/r_counter_reg[15]_i_2_n_8
                         LUT3 (Prop_LUT3_I0_O)        0.123     1.515 r  gcm_aes_instance/stage8/r_sblock[32]_i_34/O
                         net (fo=1, unplaced)         0.257     1.772    gcm_aes_instance/stage8/r_sblock[32]_i_34_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.316     2.088 r  gcm_aes_instance/stage8/r_sblock_reg[32]_i_12/CO[7]
                         net (fo=213, unplaced)       0.212     2.300    gcm_aes_instance/stage8/w_auth_input1
                         LUT6 (Prop_LUT6_I4_O)        0.034     2.334 r  gcm_aes_instance/stage8/r_sblock[124]_i_46/O
                         net (fo=128, unplaced)       0.315     2.649    gcm_aes_instance/stage8/p_0_in377_out_0[127]
                         LUT4 (Prop_LUT4_I2_O)        0.034     2.683 r  gcm_aes_instance/stage8/r_sblock[110]_i_64/O
                         net (fo=1, unplaced)         0.224     2.907    gcm_aes_instance/stage8/r_sblock[110]_i_64_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     2.941 r  gcm_aes_instance/stage8/r_sblock[110]_i_56/O
                         net (fo=1, unplaced)         0.225     3.166    gcm_aes_instance/stage8/r_sblock[110]_i_56_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     3.200 r  gcm_aes_instance/stage8/r_sblock[110]_i_38/O
                         net (fo=1, unplaced)         0.224     3.424    gcm_aes_instance/stage8/r_sblock[110]_i_38_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.034     3.458 r  gcm_aes_instance/stage8/r_sblock[110]_i_14/O
                         net (fo=1, unplaced)         0.224     3.682    gcm_aes_instance/stage8/r_sblock[110]_i_14_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.034     3.716 r  gcm_aes_instance/stage8/r_sblock[110]_i_3/O
                         net (fo=1, unplaced)         0.224     3.940    gcm_aes_instance/stage8/r_sblock[110]_i_3_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     3.974 r  gcm_aes_instance/stage8/r_sblock[110]_i_1/O
                         net (fo=1, unplaced)         0.022     3.996    gcm_aes_instance/stage9/w_s8_sblock[110]
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[110]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.255     4.255 r  
                                                      0.000     4.255 r  clk (IN)
                         net (fo=0)                   0.000     4.255    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     5.257 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     5.302    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.302 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.959    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     1.208 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     1.472    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     1.532 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      2.439     3.971    gcm_aes_instance/stage9/clk_out
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[110]/C
                         clock pessimism              0.188     4.159    
                         clock uncertainty           -0.044     4.115    
                         FDRE (Setup_FDRE_C_D)        0.047     4.162    gcm_aes_instance/stage9/r_sblock_reg[110]
  -------------------------------------------------------------------
                         required time                          4.162    
                         arrival time                          -3.996    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage8/r_counter_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage9/r_sblock_reg[117]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.255ns  (w_clk_out_clk_wiz_gen rise@4.255ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        3.948ns  (logic 1.677ns (42.477%)  route 2.271ns (57.523%))
  Logic Levels:           23  (CARRY8=14 LUT1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.971 - 4.255 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.051ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      2.584     0.048    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_counter_reg[118]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage8/r_counter_reg[118]/Q
                         net (fo=1, unplaced)         0.132     0.283    gcm_aes_instance/stage8/r_counter[118]
                         LUT1 (Prop_LUT1_I0_O)        0.034     0.317 r  gcm_aes_instance/stage8/r_counter[111]_i_10/O
                         net (fo=1, unplaced)         0.000     0.317    gcm_aes_instance/stage8/r_counter[111]_i_10_n_0
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.354     0.671 r  gcm_aes_instance/stage8/r_counter_reg[111]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.671    gcm_aes_instance/stage8/r_counter_reg[111]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.702 r  gcm_aes_instance/stage8/r_counter_reg[103]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.702    gcm_aes_instance/stage8/r_counter_reg[103]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.733 r  gcm_aes_instance/stage8/r_counter_reg[95]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.733    gcm_aes_instance/stage8/r_counter_reg[95]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.764 r  gcm_aes_instance/stage8/r_counter_reg[87]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.764    gcm_aes_instance/stage8/r_counter_reg[87]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.795 r  gcm_aes_instance/stage8/r_counter_reg[79]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.795    gcm_aes_instance/stage8/r_counter_reg[79]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.826 r  gcm_aes_instance/stage8/r_counter_reg[71]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.826    gcm_aes_instance/stage8/r_counter_reg[71]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.857 r  gcm_aes_instance/stage8/r_counter_reg[63]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.857    gcm_aes_instance/stage8/r_counter_reg[63]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.888 r  gcm_aes_instance/stage8/r_counter_reg[55]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.888    gcm_aes_instance/stage8/r_counter_reg[55]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.919 r  gcm_aes_instance/stage8/r_counter_reg[47]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.919    gcm_aes_instance/stage8/r_counter_reg[47]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.950 r  gcm_aes_instance/stage8/r_counter_reg[39]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.950    gcm_aes_instance/stage8/r_counter_reg[39]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.981 r  gcm_aes_instance/stage8/r_counter_reg[31]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.981    gcm_aes_instance/stage8/r_counter_reg[31]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     1.012 r  gcm_aes_instance/stage8/r_counter_reg[23]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     1.012    gcm_aes_instance/stage8/r_counter_reg[23]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.168     1.180 r  gcm_aes_instance/stage8/r_counter_reg[15]_i_2/O[7]
                         net (fo=4, unplaced)         0.212     1.392    gcm_aes_instance/stage8/r_counter_reg[15]_i_2_n_8
                         LUT3 (Prop_LUT3_I0_O)        0.123     1.515 r  gcm_aes_instance/stage8/r_sblock[32]_i_34/O
                         net (fo=1, unplaced)         0.257     1.772    gcm_aes_instance/stage8/r_sblock[32]_i_34_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.316     2.088 r  gcm_aes_instance/stage8/r_sblock_reg[32]_i_12/CO[7]
                         net (fo=213, unplaced)       0.212     2.300    gcm_aes_instance/stage8/w_auth_input1
                         LUT6 (Prop_LUT6_I4_O)        0.034     2.334 r  gcm_aes_instance/stage8/r_sblock[5]_i_76/O
                         net (fo=128, unplaced)       0.315     2.649    gcm_aes_instance/stage8/p_0_in377_out_0[116]
                         LUT4 (Prop_LUT4_I2_O)        0.034     2.683 r  gcm_aes_instance/stage8/r_sblock[117]_i_64/O
                         net (fo=1, unplaced)         0.224     2.907    gcm_aes_instance/stage8/r_sblock[117]_i_64_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     2.941 r  gcm_aes_instance/stage8/r_sblock[117]_i_53/O
                         net (fo=1, unplaced)         0.225     3.166    gcm_aes_instance/stage8/r_sblock[117]_i_53_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     3.200 r  gcm_aes_instance/stage8/r_sblock[117]_i_35/O
                         net (fo=1, unplaced)         0.224     3.424    gcm_aes_instance/stage8/r_sblock[117]_i_35_n_0
                         LUT5 (Prop_LUT5_I3_O)        0.034     3.458 r  gcm_aes_instance/stage8/r_sblock[117]_i_15/O
                         net (fo=1, unplaced)         0.224     3.682    gcm_aes_instance/stage8/r_sblock[117]_i_15_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     3.716 r  gcm_aes_instance/stage8/r_sblock[117]_i_5/O
                         net (fo=1, unplaced)         0.224     3.940    gcm_aes_instance/stage8/r_sblock[117]_i_5_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.034     3.974 r  gcm_aes_instance/stage8/r_sblock[117]_i_1/O
                         net (fo=1, unplaced)         0.022     3.996    gcm_aes_instance/stage9/w_s8_sblock[117]
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[117]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.255     4.255 r  
                                                      0.000     4.255 r  clk (IN)
                         net (fo=0)                   0.000     4.255    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     5.257 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     5.302    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.302 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.959    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     1.208 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     1.472    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     1.532 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      2.439     3.971    gcm_aes_instance/stage9/clk_out
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[117]/C
                         clock pessimism              0.188     4.159    
                         clock uncertainty           -0.044     4.115    
                         FDRE (Setup_FDRE_C_D)        0.047     4.162    gcm_aes_instance/stage9/r_sblock_reg[117]
  -------------------------------------------------------------------
                         required time                          4.162    
                         arrival time                          -3.996    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage8/r_counter_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage9/r_sblock_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.255ns  (w_clk_out_clk_wiz_gen rise@4.255ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        3.948ns  (logic 1.677ns (42.477%)  route 2.271ns (57.523%))
  Logic Levels:           23  (CARRY8=14 LUT1=1 LUT3=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.971 - 4.255 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.051ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      2.584     0.048    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_counter_reg[118]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage8/r_counter_reg[118]/Q
                         net (fo=1, unplaced)         0.132     0.283    gcm_aes_instance/stage8/r_counter[118]
                         LUT1 (Prop_LUT1_I0_O)        0.034     0.317 r  gcm_aes_instance/stage8/r_counter[111]_i_10/O
                         net (fo=1, unplaced)         0.000     0.317    gcm_aes_instance/stage8/r_counter[111]_i_10_n_0
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.354     0.671 r  gcm_aes_instance/stage8/r_counter_reg[111]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.671    gcm_aes_instance/stage8/r_counter_reg[111]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.702 r  gcm_aes_instance/stage8/r_counter_reg[103]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.702    gcm_aes_instance/stage8/r_counter_reg[103]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.733 r  gcm_aes_instance/stage8/r_counter_reg[95]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.733    gcm_aes_instance/stage8/r_counter_reg[95]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.764 r  gcm_aes_instance/stage8/r_counter_reg[87]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.764    gcm_aes_instance/stage8/r_counter_reg[87]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.795 r  gcm_aes_instance/stage8/r_counter_reg[79]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.795    gcm_aes_instance/stage8/r_counter_reg[79]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.826 r  gcm_aes_instance/stage8/r_counter_reg[71]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.826    gcm_aes_instance/stage8/r_counter_reg[71]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.857 r  gcm_aes_instance/stage8/r_counter_reg[63]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.857    gcm_aes_instance/stage8/r_counter_reg[63]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.888 r  gcm_aes_instance/stage8/r_counter_reg[55]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.888    gcm_aes_instance/stage8/r_counter_reg[55]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.919 r  gcm_aes_instance/stage8/r_counter_reg[47]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.919    gcm_aes_instance/stage8/r_counter_reg[47]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.950 r  gcm_aes_instance/stage8/r_counter_reg[39]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.950    gcm_aes_instance/stage8/r_counter_reg[39]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.981 r  gcm_aes_instance/stage8/r_counter_reg[31]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.981    gcm_aes_instance/stage8/r_counter_reg[31]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     1.012 r  gcm_aes_instance/stage8/r_counter_reg[23]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     1.012    gcm_aes_instance/stage8/r_counter_reg[23]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.168     1.180 r  gcm_aes_instance/stage8/r_counter_reg[15]_i_2/O[7]
                         net (fo=4, unplaced)         0.212     1.392    gcm_aes_instance/stage8/r_counter_reg[15]_i_2_n_8
                         LUT3 (Prop_LUT3_I0_O)        0.123     1.515 r  gcm_aes_instance/stage8/r_sblock[32]_i_34/O
                         net (fo=1, unplaced)         0.257     1.772    gcm_aes_instance/stage8/r_sblock[32]_i_34_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.316     2.088 r  gcm_aes_instance/stage8/r_sblock_reg[32]_i_12/CO[7]
                         net (fo=213, unplaced)       0.212     2.300    gcm_aes_instance/stage8/w_auth_input1
                         LUT6 (Prop_LUT6_I4_O)        0.034     2.334 r  gcm_aes_instance/stage8/r_sblock[118]_i_55/O
                         net (fo=128, unplaced)       0.315     2.649    gcm_aes_instance/stage8/p_0_in377_out_0[119]
                         LUT4 (Prop_LUT4_I2_O)        0.034     2.683 r  gcm_aes_instance/stage8/r_sblock[16]_i_72/O
                         net (fo=1, unplaced)         0.225     2.908    gcm_aes_instance/stage8/r_sblock[16]_i_72_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.942 r  gcm_aes_instance/stage8/r_sblock[16]_i_64/O
                         net (fo=1, unplaced)         0.224     3.166    gcm_aes_instance/stage8/r_sblock[16]_i_64_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.034     3.200 r  gcm_aes_instance/stage8/r_sblock[16]_i_49/O
                         net (fo=1, unplaced)         0.224     3.424    gcm_aes_instance/stage8/r_sblock[16]_i_49_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     3.458 r  gcm_aes_instance/stage8/r_sblock[16]_i_26/O
                         net (fo=1, unplaced)         0.224     3.682    gcm_aes_instance/stage8/r_sblock[16]_i_26_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     3.716 r  gcm_aes_instance/stage8/r_sblock[16]_i_6/O
                         net (fo=1, unplaced)         0.224     3.940    gcm_aes_instance/stage8/r_sblock[16]_i_6_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.034     3.974 r  gcm_aes_instance/stage8/r_sblock[16]_i_1/O
                         net (fo=1, unplaced)         0.022     3.996    gcm_aes_instance/stage9/w_s8_sblock[16]
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.255     4.255 r  
                                                      0.000     4.255 r  clk (IN)
                         net (fo=0)                   0.000     4.255    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     5.257 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     5.302    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.302 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.959    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     1.208 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     1.472    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     1.532 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      2.439     3.971    gcm_aes_instance/stage9/clk_out
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[16]/C
                         clock pessimism              0.188     4.159    
                         clock uncertainty           -0.044     4.115    
                         FDRE (Setup_FDRE_C_D)        0.047     4.162    gcm_aes_instance/stage9/r_sblock_reg[16]
  -------------------------------------------------------------------
                         required time                          4.162    
                         arrival time                          -3.996    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage8/r_counter_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage9/r_sblock_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.255ns  (w_clk_out_clk_wiz_gen rise@4.255ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        3.948ns  (logic 1.677ns (42.477%)  route 2.271ns (57.523%))
  Logic Levels:           23  (CARRY8=14 LUT1=1 LUT3=1 LUT6=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.971 - 4.255 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.051ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      2.584     0.048    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_counter_reg[118]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage8/r_counter_reg[118]/Q
                         net (fo=1, unplaced)         0.132     0.283    gcm_aes_instance/stage8/r_counter[118]
                         LUT1 (Prop_LUT1_I0_O)        0.034     0.317 r  gcm_aes_instance/stage8/r_counter[111]_i_10/O
                         net (fo=1, unplaced)         0.000     0.317    gcm_aes_instance/stage8/r_counter[111]_i_10_n_0
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.354     0.671 r  gcm_aes_instance/stage8/r_counter_reg[111]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.671    gcm_aes_instance/stage8/r_counter_reg[111]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.702 r  gcm_aes_instance/stage8/r_counter_reg[103]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.702    gcm_aes_instance/stage8/r_counter_reg[103]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.733 r  gcm_aes_instance/stage8/r_counter_reg[95]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.733    gcm_aes_instance/stage8/r_counter_reg[95]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.764 r  gcm_aes_instance/stage8/r_counter_reg[87]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.764    gcm_aes_instance/stage8/r_counter_reg[87]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.795 r  gcm_aes_instance/stage8/r_counter_reg[79]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.795    gcm_aes_instance/stage8/r_counter_reg[79]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.826 r  gcm_aes_instance/stage8/r_counter_reg[71]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.826    gcm_aes_instance/stage8/r_counter_reg[71]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.857 r  gcm_aes_instance/stage8/r_counter_reg[63]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.857    gcm_aes_instance/stage8/r_counter_reg[63]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.888 r  gcm_aes_instance/stage8/r_counter_reg[55]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.888    gcm_aes_instance/stage8/r_counter_reg[55]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.919 r  gcm_aes_instance/stage8/r_counter_reg[47]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.919    gcm_aes_instance/stage8/r_counter_reg[47]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.950 r  gcm_aes_instance/stage8/r_counter_reg[39]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.950    gcm_aes_instance/stage8/r_counter_reg[39]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.981 r  gcm_aes_instance/stage8/r_counter_reg[31]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.981    gcm_aes_instance/stage8/r_counter_reg[31]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     1.012 r  gcm_aes_instance/stage8/r_counter_reg[23]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     1.012    gcm_aes_instance/stage8/r_counter_reg[23]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.168     1.180 r  gcm_aes_instance/stage8/r_counter_reg[15]_i_2/O[7]
                         net (fo=4, unplaced)         0.212     1.392    gcm_aes_instance/stage8/r_counter_reg[15]_i_2_n_8
                         LUT3 (Prop_LUT3_I0_O)        0.123     1.515 r  gcm_aes_instance/stage8/r_sblock[32]_i_34/O
                         net (fo=1, unplaced)         0.257     1.772    gcm_aes_instance/stage8/r_sblock[32]_i_34_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.316     2.088 r  gcm_aes_instance/stage8/r_sblock_reg[32]_i_12/CO[7]
                         net (fo=213, unplaced)       0.212     2.300    gcm_aes_instance/stage8/w_auth_input1
                         LUT6 (Prop_LUT6_I4_O)        0.034     2.334 r  gcm_aes_instance/stage8/r_sblock[57]_i_50/O
                         net (fo=128, unplaced)       0.315     2.649    gcm_aes_instance/stage8/p_0_in377_out_0[123]
                         LUT6 (Prop_LUT6_I3_O)        0.034     2.683 r  gcm_aes_instance/stage8/r_sblock[1]_i_95/O
                         net (fo=1, unplaced)         0.224     2.907    gcm_aes_instance/stage8/r_sblock[1]_i_95_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.941 r  gcm_aes_instance/stage8/r_sblock[1]_i_86/O
                         net (fo=1, unplaced)         0.225     3.166    gcm_aes_instance/stage8/r_sblock[1]_i_86_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     3.200 r  gcm_aes_instance/stage8/r_sblock[1]_i_63/O
                         net (fo=1, unplaced)         0.224     3.424    gcm_aes_instance/stage8/r_sblock[1]_i_63_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     3.458 r  gcm_aes_instance/stage8/r_sblock[1]_i_26/O
                         net (fo=1, unplaced)         0.224     3.682    gcm_aes_instance/stage8/r_sblock[1]_i_26_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.034     3.716 r  gcm_aes_instance/stage8/r_sblock[1]_i_5/O
                         net (fo=1, unplaced)         0.224     3.940    gcm_aes_instance/stage8/r_sblock[1]_i_5_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.034     3.974 r  gcm_aes_instance/stage8/r_sblock[1]_i_1/O
                         net (fo=1, unplaced)         0.022     3.996    gcm_aes_instance/stage9/w_s8_sblock[1]
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.255     4.255 r  
                                                      0.000     4.255 r  clk (IN)
                         net (fo=0)                   0.000     4.255    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     5.257 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     5.302    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.302 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.959    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     1.208 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     1.472    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     1.532 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      2.439     3.971    gcm_aes_instance/stage9/clk_out
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[1]/C
                         clock pessimism              0.188     4.159    
                         clock uncertainty           -0.044     4.115    
                         FDRE (Setup_FDRE_C_D)        0.047     4.162    gcm_aes_instance/stage9/r_sblock_reg[1]
  -------------------------------------------------------------------
                         required time                          4.162    
                         arrival time                          -3.996    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage8/r_counter_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage9/r_sblock_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.255ns  (w_clk_out_clk_wiz_gen rise@4.255ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        3.948ns  (logic 1.677ns (42.477%)  route 2.271ns (57.523%))
  Logic Levels:           23  (CARRY8=14 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.971 - 4.255 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.051ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      2.584     0.048    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_counter_reg[118]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage8/r_counter_reg[118]/Q
                         net (fo=1, unplaced)         0.132     0.283    gcm_aes_instance/stage8/r_counter[118]
                         LUT1 (Prop_LUT1_I0_O)        0.034     0.317 r  gcm_aes_instance/stage8/r_counter[111]_i_10/O
                         net (fo=1, unplaced)         0.000     0.317    gcm_aes_instance/stage8/r_counter[111]_i_10_n_0
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.354     0.671 r  gcm_aes_instance/stage8/r_counter_reg[111]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.671    gcm_aes_instance/stage8/r_counter_reg[111]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.702 r  gcm_aes_instance/stage8/r_counter_reg[103]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.702    gcm_aes_instance/stage8/r_counter_reg[103]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.733 r  gcm_aes_instance/stage8/r_counter_reg[95]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.733    gcm_aes_instance/stage8/r_counter_reg[95]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.764 r  gcm_aes_instance/stage8/r_counter_reg[87]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.764    gcm_aes_instance/stage8/r_counter_reg[87]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.795 r  gcm_aes_instance/stage8/r_counter_reg[79]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.795    gcm_aes_instance/stage8/r_counter_reg[79]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.826 r  gcm_aes_instance/stage8/r_counter_reg[71]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.826    gcm_aes_instance/stage8/r_counter_reg[71]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.857 r  gcm_aes_instance/stage8/r_counter_reg[63]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.857    gcm_aes_instance/stage8/r_counter_reg[63]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.888 r  gcm_aes_instance/stage8/r_counter_reg[55]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.888    gcm_aes_instance/stage8/r_counter_reg[55]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.919 r  gcm_aes_instance/stage8/r_counter_reg[47]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.919    gcm_aes_instance/stage8/r_counter_reg[47]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.950 r  gcm_aes_instance/stage8/r_counter_reg[39]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.950    gcm_aes_instance/stage8/r_counter_reg[39]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.981 r  gcm_aes_instance/stage8/r_counter_reg[31]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.981    gcm_aes_instance/stage8/r_counter_reg[31]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     1.012 r  gcm_aes_instance/stage8/r_counter_reg[23]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     1.012    gcm_aes_instance/stage8/r_counter_reg[23]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.168     1.180 r  gcm_aes_instance/stage8/r_counter_reg[15]_i_2/O[7]
                         net (fo=4, unplaced)         0.212     1.392    gcm_aes_instance/stage8/r_counter_reg[15]_i_2_n_8
                         LUT3 (Prop_LUT3_I0_O)        0.123     1.515 r  gcm_aes_instance/stage8/r_sblock[32]_i_34/O
                         net (fo=1, unplaced)         0.257     1.772    gcm_aes_instance/stage8/r_sblock[32]_i_34_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.316     2.088 r  gcm_aes_instance/stage8/r_sblock_reg[32]_i_12/CO[7]
                         net (fo=213, unplaced)       0.212     2.300    gcm_aes_instance/stage8/w_auth_input1
                         LUT6 (Prop_LUT6_I4_O)        0.034     2.334 r  gcm_aes_instance/stage8/r_sblock[26]_i_58/O
                         net (fo=128, unplaced)       0.315     2.649    gcm_aes_instance/stage8/p_0_in377_out_0[113]
                         LUT4 (Prop_LUT4_I2_O)        0.034     2.683 r  gcm_aes_instance/stage8/r_sblock[68]_i_65/O
                         net (fo=1, unplaced)         0.224     2.907    gcm_aes_instance/stage8/r_sblock[68]_i_65_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     2.941 r  gcm_aes_instance/stage8/r_sblock[68]_i_51/O
                         net (fo=1, unplaced)         0.225     3.166    gcm_aes_instance/stage8/r_sblock[68]_i_51_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     3.200 r  gcm_aes_instance/stage8/r_sblock[68]_i_35/O
                         net (fo=1, unplaced)         0.224     3.424    gcm_aes_instance/stage8/r_sblock[68]_i_35_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.034     3.458 r  gcm_aes_instance/stage8/r_sblock[68]_i_18/O
                         net (fo=1, unplaced)         0.224     3.682    gcm_aes_instance/stage8/r_sblock[68]_i_18_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.034     3.716 r  gcm_aes_instance/stage8/r_sblock[68]_i_5/O
                         net (fo=1, unplaced)         0.224     3.940    gcm_aes_instance/stage8/r_sblock[68]_i_5_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.034     3.974 r  gcm_aes_instance/stage8/r_sblock[68]_i_1/O
                         net (fo=1, unplaced)         0.022     3.996    gcm_aes_instance/stage9/w_s8_sblock[68]
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.255     4.255 r  
                                                      0.000     4.255 r  clk (IN)
                         net (fo=0)                   0.000     4.255    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     5.257 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     5.302    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.302 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.959    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     1.208 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     1.472    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     1.532 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      2.439     3.971    gcm_aes_instance/stage9/clk_out
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[68]/C
                         clock pessimism              0.188     4.159    
                         clock uncertainty           -0.044     4.115    
                         FDRE (Setup_FDRE_C_D)        0.047     4.162    gcm_aes_instance/stage9/r_sblock_reg[68]
  -------------------------------------------------------------------
                         required time                          4.162    
                         arrival time                          -3.996    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage8/r_counter_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage9/r_sblock_reg[69]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.255ns  (w_clk_out_clk_wiz_gen rise@4.255ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        3.948ns  (logic 1.677ns (42.477%)  route 2.271ns (57.523%))
  Logic Levels:           23  (CARRY8=14 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.971 - 4.255 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.051ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      2.584     0.048    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_counter_reg[118]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage8/r_counter_reg[118]/Q
                         net (fo=1, unplaced)         0.132     0.283    gcm_aes_instance/stage8/r_counter[118]
                         LUT1 (Prop_LUT1_I0_O)        0.034     0.317 r  gcm_aes_instance/stage8/r_counter[111]_i_10/O
                         net (fo=1, unplaced)         0.000     0.317    gcm_aes_instance/stage8/r_counter[111]_i_10_n_0
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.354     0.671 r  gcm_aes_instance/stage8/r_counter_reg[111]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.671    gcm_aes_instance/stage8/r_counter_reg[111]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.702 r  gcm_aes_instance/stage8/r_counter_reg[103]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.702    gcm_aes_instance/stage8/r_counter_reg[103]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.733 r  gcm_aes_instance/stage8/r_counter_reg[95]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.733    gcm_aes_instance/stage8/r_counter_reg[95]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.764 r  gcm_aes_instance/stage8/r_counter_reg[87]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.764    gcm_aes_instance/stage8/r_counter_reg[87]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.795 r  gcm_aes_instance/stage8/r_counter_reg[79]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.795    gcm_aes_instance/stage8/r_counter_reg[79]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.826 r  gcm_aes_instance/stage8/r_counter_reg[71]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.826    gcm_aes_instance/stage8/r_counter_reg[71]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.857 r  gcm_aes_instance/stage8/r_counter_reg[63]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.857    gcm_aes_instance/stage8/r_counter_reg[63]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.888 r  gcm_aes_instance/stage8/r_counter_reg[55]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.888    gcm_aes_instance/stage8/r_counter_reg[55]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.919 r  gcm_aes_instance/stage8/r_counter_reg[47]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.919    gcm_aes_instance/stage8/r_counter_reg[47]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.950 r  gcm_aes_instance/stage8/r_counter_reg[39]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.950    gcm_aes_instance/stage8/r_counter_reg[39]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.981 r  gcm_aes_instance/stage8/r_counter_reg[31]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.981    gcm_aes_instance/stage8/r_counter_reg[31]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     1.012 r  gcm_aes_instance/stage8/r_counter_reg[23]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     1.012    gcm_aes_instance/stage8/r_counter_reg[23]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.168     1.180 r  gcm_aes_instance/stage8/r_counter_reg[15]_i_2/O[7]
                         net (fo=4, unplaced)         0.212     1.392    gcm_aes_instance/stage8/r_counter_reg[15]_i_2_n_8
                         LUT3 (Prop_LUT3_I0_O)        0.123     1.515 r  gcm_aes_instance/stage8/r_sblock[32]_i_34/O
                         net (fo=1, unplaced)         0.257     1.772    gcm_aes_instance/stage8/r_sblock[32]_i_34_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.316     2.088 r  gcm_aes_instance/stage8/r_sblock_reg[32]_i_12/CO[7]
                         net (fo=213, unplaced)       0.212     2.300    gcm_aes_instance/stage8/w_auth_input1
                         LUT6 (Prop_LUT6_I4_O)        0.034     2.334 r  gcm_aes_instance/stage8/r_sblock[57]_i_50/O
                         net (fo=128, unplaced)       0.315     2.649    gcm_aes_instance/stage8/p_0_in377_out_0[123]
                         LUT4 (Prop_LUT4_I2_O)        0.034     2.683 r  gcm_aes_instance/stage8/r_sblock[69]_i_62/O
                         net (fo=1, unplaced)         0.224     2.907    gcm_aes_instance/stage8/r_sblock[69]_i_62_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     2.941 r  gcm_aes_instance/stage8/r_sblock[69]_i_57/O
                         net (fo=1, unplaced)         0.225     3.166    gcm_aes_instance/stage8/r_sblock[69]_i_57_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     3.200 r  gcm_aes_instance/stage8/r_sblock[69]_i_39/O
                         net (fo=1, unplaced)         0.224     3.424    gcm_aes_instance/stage8/r_sblock[69]_i_39_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.034     3.458 r  gcm_aes_instance/stage8/r_sblock[69]_i_18/O
                         net (fo=1, unplaced)         0.224     3.682    gcm_aes_instance/stage8/r_sblock[69]_i_18_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.034     3.716 r  gcm_aes_instance/stage8/r_sblock[69]_i_6/O
                         net (fo=1, unplaced)         0.224     3.940    gcm_aes_instance/stage8/r_sblock[69]_i_6_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.034     3.974 r  gcm_aes_instance/stage8/r_sblock[69]_i_1/O
                         net (fo=1, unplaced)         0.022     3.996    gcm_aes_instance/stage9/w_s8_sblock[69]
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[69]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.255     4.255 r  
                                                      0.000     4.255 r  clk (IN)
                         net (fo=0)                   0.000     4.255    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     5.257 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     5.302    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.302 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.959    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     1.208 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     1.472    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     1.532 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      2.439     3.971    gcm_aes_instance/stage9/clk_out
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[69]/C
                         clock pessimism              0.188     4.159    
                         clock uncertainty           -0.044     4.115    
                         FDRE (Setup_FDRE_C_D)        0.047     4.162    gcm_aes_instance/stage9/r_sblock_reg[69]
  -------------------------------------------------------------------
                         required time                          4.162    
                         arrival time                          -3.996    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage8/r_counter_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage9/r_sblock_reg[81]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.255ns  (w_clk_out_clk_wiz_gen rise@4.255ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        3.948ns  (logic 1.677ns (42.477%)  route 2.271ns (57.523%))
  Logic Levels:           23  (CARRY8=14 LUT1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.971 - 4.255 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.051ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      2.584     0.048    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_counter_reg[118]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage8/r_counter_reg[118]/Q
                         net (fo=1, unplaced)         0.132     0.283    gcm_aes_instance/stage8/r_counter[118]
                         LUT1 (Prop_LUT1_I0_O)        0.034     0.317 r  gcm_aes_instance/stage8/r_counter[111]_i_10/O
                         net (fo=1, unplaced)         0.000     0.317    gcm_aes_instance/stage8/r_counter[111]_i_10_n_0
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.354     0.671 r  gcm_aes_instance/stage8/r_counter_reg[111]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.671    gcm_aes_instance/stage8/r_counter_reg[111]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.702 r  gcm_aes_instance/stage8/r_counter_reg[103]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.702    gcm_aes_instance/stage8/r_counter_reg[103]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.733 r  gcm_aes_instance/stage8/r_counter_reg[95]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.733    gcm_aes_instance/stage8/r_counter_reg[95]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.764 r  gcm_aes_instance/stage8/r_counter_reg[87]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.764    gcm_aes_instance/stage8/r_counter_reg[87]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.795 r  gcm_aes_instance/stage8/r_counter_reg[79]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.795    gcm_aes_instance/stage8/r_counter_reg[79]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.826 r  gcm_aes_instance/stage8/r_counter_reg[71]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.826    gcm_aes_instance/stage8/r_counter_reg[71]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.857 r  gcm_aes_instance/stage8/r_counter_reg[63]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.857    gcm_aes_instance/stage8/r_counter_reg[63]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.888 r  gcm_aes_instance/stage8/r_counter_reg[55]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.888    gcm_aes_instance/stage8/r_counter_reg[55]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.919 r  gcm_aes_instance/stage8/r_counter_reg[47]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.919    gcm_aes_instance/stage8/r_counter_reg[47]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.950 r  gcm_aes_instance/stage8/r_counter_reg[39]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.950    gcm_aes_instance/stage8/r_counter_reg[39]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.981 r  gcm_aes_instance/stage8/r_counter_reg[31]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.981    gcm_aes_instance/stage8/r_counter_reg[31]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     1.012 r  gcm_aes_instance/stage8/r_counter_reg[23]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     1.012    gcm_aes_instance/stage8/r_counter_reg[23]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.168     1.180 r  gcm_aes_instance/stage8/r_counter_reg[15]_i_2/O[7]
                         net (fo=4, unplaced)         0.212     1.392    gcm_aes_instance/stage8/r_counter_reg[15]_i_2_n_8
                         LUT3 (Prop_LUT3_I0_O)        0.123     1.515 r  gcm_aes_instance/stage8/r_sblock[32]_i_34/O
                         net (fo=1, unplaced)         0.257     1.772    gcm_aes_instance/stage8/r_sblock[32]_i_34_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.316     2.088 r  gcm_aes_instance/stage8/r_sblock_reg[32]_i_12/CO[7]
                         net (fo=213, unplaced)       0.212     2.300    gcm_aes_instance/stage8/w_auth_input1
                         LUT6 (Prop_LUT6_I4_O)        0.034     2.334 r  gcm_aes_instance/stage8/r_sblock[124]_i_46/O
                         net (fo=128, unplaced)       0.315     2.649    gcm_aes_instance/stage8/p_0_in377_out_0[127]
                         LUT4 (Prop_LUT4_I2_O)        0.034     2.683 r  gcm_aes_instance/stage8/r_sblock[81]_i_63/O
                         net (fo=1, unplaced)         0.224     2.907    gcm_aes_instance/stage8/r_sblock[81]_i_63_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     2.941 r  gcm_aes_instance/stage8/r_sblock[81]_i_57/O
                         net (fo=1, unplaced)         0.225     3.166    gcm_aes_instance/stage8/r_sblock[81]_i_57_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     3.200 r  gcm_aes_instance/stage8/r_sblock[81]_i_38/O
                         net (fo=1, unplaced)         0.224     3.424    gcm_aes_instance/stage8/r_sblock[81]_i_38_n_0
                         LUT5 (Prop_LUT5_I3_O)        0.034     3.458 r  gcm_aes_instance/stage8/r_sblock[81]_i_16/O
                         net (fo=1, unplaced)         0.224     3.682    gcm_aes_instance/stage8/r_sblock[81]_i_16_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.034     3.716 r  gcm_aes_instance/stage8/r_sblock[81]_i_5/O
                         net (fo=1, unplaced)         0.224     3.940    gcm_aes_instance/stage8/r_sblock[81]_i_5_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.034     3.974 r  gcm_aes_instance/stage8/r_sblock[81]_i_1/O
                         net (fo=1, unplaced)         0.022     3.996    gcm_aes_instance/stage9/w_s8_sblock[81]
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[81]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.255     4.255 r  
                                                      0.000     4.255 r  clk (IN)
                         net (fo=0)                   0.000     4.255    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     5.257 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     5.302    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.302 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.959    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     1.208 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     1.472    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     1.532 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      2.439     3.971    gcm_aes_instance/stage9/clk_out
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[81]/C
                         clock pessimism              0.188     4.159    
                         clock uncertainty           -0.044     4.115    
                         FDRE (Setup_FDRE_C_D)        0.047     4.162    gcm_aes_instance/stage9/r_sblock_reg[81]
  -------------------------------------------------------------------
                         required time                          4.162    
                         arrival time                          -3.996    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage8/r_counter_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage9/r_sblock_reg[82]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.255ns  (w_clk_out_clk_wiz_gen rise@4.255ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        3.948ns  (logic 1.677ns (42.477%)  route 2.271ns (57.523%))
  Logic Levels:           23  (CARRY8=14 LUT1=1 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.971 - 4.255 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.051ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      2.584     0.048    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_counter_reg[118]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage8/r_counter_reg[118]/Q
                         net (fo=1, unplaced)         0.132     0.283    gcm_aes_instance/stage8/r_counter[118]
                         LUT1 (Prop_LUT1_I0_O)        0.034     0.317 r  gcm_aes_instance/stage8/r_counter[111]_i_10/O
                         net (fo=1, unplaced)         0.000     0.317    gcm_aes_instance/stage8/r_counter[111]_i_10_n_0
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.354     0.671 r  gcm_aes_instance/stage8/r_counter_reg[111]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.671    gcm_aes_instance/stage8/r_counter_reg[111]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.702 r  gcm_aes_instance/stage8/r_counter_reg[103]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.702    gcm_aes_instance/stage8/r_counter_reg[103]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.733 r  gcm_aes_instance/stage8/r_counter_reg[95]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.733    gcm_aes_instance/stage8/r_counter_reg[95]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.764 r  gcm_aes_instance/stage8/r_counter_reg[87]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.764    gcm_aes_instance/stage8/r_counter_reg[87]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.795 r  gcm_aes_instance/stage8/r_counter_reg[79]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.795    gcm_aes_instance/stage8/r_counter_reg[79]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.826 r  gcm_aes_instance/stage8/r_counter_reg[71]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.826    gcm_aes_instance/stage8/r_counter_reg[71]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.857 r  gcm_aes_instance/stage8/r_counter_reg[63]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.857    gcm_aes_instance/stage8/r_counter_reg[63]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.888 r  gcm_aes_instance/stage8/r_counter_reg[55]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.888    gcm_aes_instance/stage8/r_counter_reg[55]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.919 r  gcm_aes_instance/stage8/r_counter_reg[47]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.919    gcm_aes_instance/stage8/r_counter_reg[47]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.950 r  gcm_aes_instance/stage8/r_counter_reg[39]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.950    gcm_aes_instance/stage8/r_counter_reg[39]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.981 r  gcm_aes_instance/stage8/r_counter_reg[31]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.981    gcm_aes_instance/stage8/r_counter_reg[31]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     1.012 r  gcm_aes_instance/stage8/r_counter_reg[23]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     1.012    gcm_aes_instance/stage8/r_counter_reg[23]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.168     1.180 r  gcm_aes_instance/stage8/r_counter_reg[15]_i_2/O[7]
                         net (fo=4, unplaced)         0.212     1.392    gcm_aes_instance/stage8/r_counter_reg[15]_i_2_n_8
                         LUT3 (Prop_LUT3_I0_O)        0.123     1.515 r  gcm_aes_instance/stage8/r_sblock[32]_i_34/O
                         net (fo=1, unplaced)         0.257     1.772    gcm_aes_instance/stage8/r_sblock[32]_i_34_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.316     2.088 r  gcm_aes_instance/stage8/r_sblock_reg[32]_i_12/CO[7]
                         net (fo=213, unplaced)       0.212     2.300    gcm_aes_instance/stage8/w_auth_input1
                         LUT6 (Prop_LUT6_I4_O)        0.034     2.334 r  gcm_aes_instance/stage8/r_sblock[26]_i_58/O
                         net (fo=128, unplaced)       0.315     2.649    gcm_aes_instance/stage8/p_0_in377_out_0[113]
                         LUT4 (Prop_LUT4_I2_O)        0.034     2.683 r  gcm_aes_instance/stage8/r_sblock[82]_i_65/O
                         net (fo=1, unplaced)         0.224     2.907    gcm_aes_instance/stage8/r_sblock[82]_i_65_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     2.941 r  gcm_aes_instance/stage8/r_sblock[82]_i_56/O
                         net (fo=1, unplaced)         0.225     3.166    gcm_aes_instance/stage8/r_sblock[82]_i_56_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     3.200 r  gcm_aes_instance/stage8/r_sblock[82]_i_36/O
                         net (fo=1, unplaced)         0.224     3.424    gcm_aes_instance/stage8/r_sblock[82]_i_36_n_0
                         LUT4 (Prop_LUT4_I2_O)        0.034     3.458 r  gcm_aes_instance/stage8/r_sblock[82]_i_14/O
                         net (fo=1, unplaced)         0.224     3.682    gcm_aes_instance/stage8/r_sblock[82]_i_14_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     3.716 r  gcm_aes_instance/stage8/r_sblock[82]_i_5/O
                         net (fo=1, unplaced)         0.224     3.940    gcm_aes_instance/stage8/r_sblock[82]_i_5_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.034     3.974 r  gcm_aes_instance/stage8/r_sblock[82]_i_1/O
                         net (fo=1, unplaced)         0.022     3.996    gcm_aes_instance/stage9/w_s8_sblock[82]
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[82]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.255     4.255 r  
                                                      0.000     4.255 r  clk (IN)
                         net (fo=0)                   0.000     4.255    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     5.257 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     5.302    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.302 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.959    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     1.208 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     1.472    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     1.532 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      2.439     3.971    gcm_aes_instance/stage9/clk_out
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[82]/C
                         clock pessimism              0.188     4.159    
                         clock uncertainty           -0.044     4.115    
                         FDRE (Setup_FDRE_C_D)        0.047     4.162    gcm_aes_instance/stage9/r_sblock_reg[82]
  -------------------------------------------------------------------
                         required time                          4.162    
                         arrival time                          -3.996    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage8/r_counter_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage9/r_sblock_reg[87]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.255ns  (w_clk_out_clk_wiz_gen rise@4.255ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        3.948ns  (logic 1.677ns (42.477%)  route 2.271ns (57.523%))
  Logic Levels:           23  (CARRY8=14 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.971 - 4.255 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.051ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      2.584     0.048    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_counter_reg[118]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage8/r_counter_reg[118]/Q
                         net (fo=1, unplaced)         0.132     0.283    gcm_aes_instance/stage8/r_counter[118]
                         LUT1 (Prop_LUT1_I0_O)        0.034     0.317 r  gcm_aes_instance/stage8/r_counter[111]_i_10/O
                         net (fo=1, unplaced)         0.000     0.317    gcm_aes_instance/stage8/r_counter[111]_i_10_n_0
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.354     0.671 r  gcm_aes_instance/stage8/r_counter_reg[111]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.671    gcm_aes_instance/stage8/r_counter_reg[111]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.702 r  gcm_aes_instance/stage8/r_counter_reg[103]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.702    gcm_aes_instance/stage8/r_counter_reg[103]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.733 r  gcm_aes_instance/stage8/r_counter_reg[95]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.733    gcm_aes_instance/stage8/r_counter_reg[95]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.764 r  gcm_aes_instance/stage8/r_counter_reg[87]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.764    gcm_aes_instance/stage8/r_counter_reg[87]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.795 r  gcm_aes_instance/stage8/r_counter_reg[79]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.795    gcm_aes_instance/stage8/r_counter_reg[79]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.826 r  gcm_aes_instance/stage8/r_counter_reg[71]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.826    gcm_aes_instance/stage8/r_counter_reg[71]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.857 r  gcm_aes_instance/stage8/r_counter_reg[63]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.857    gcm_aes_instance/stage8/r_counter_reg[63]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.888 r  gcm_aes_instance/stage8/r_counter_reg[55]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.888    gcm_aes_instance/stage8/r_counter_reg[55]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.919 r  gcm_aes_instance/stage8/r_counter_reg[47]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.919    gcm_aes_instance/stage8/r_counter_reg[47]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.950 r  gcm_aes_instance/stage8/r_counter_reg[39]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.950    gcm_aes_instance/stage8/r_counter_reg[39]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.981 r  gcm_aes_instance/stage8/r_counter_reg[31]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.981    gcm_aes_instance/stage8/r_counter_reg[31]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     1.012 r  gcm_aes_instance/stage8/r_counter_reg[23]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     1.012    gcm_aes_instance/stage8/r_counter_reg[23]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.168     1.180 r  gcm_aes_instance/stage8/r_counter_reg[15]_i_2/O[7]
                         net (fo=4, unplaced)         0.212     1.392    gcm_aes_instance/stage8/r_counter_reg[15]_i_2_n_8
                         LUT3 (Prop_LUT3_I0_O)        0.123     1.515 r  gcm_aes_instance/stage8/r_sblock[32]_i_34/O
                         net (fo=1, unplaced)         0.257     1.772    gcm_aes_instance/stage8/r_sblock[32]_i_34_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.316     2.088 r  gcm_aes_instance/stage8/r_sblock_reg[32]_i_12/CO[7]
                         net (fo=213, unplaced)       0.212     2.300    gcm_aes_instance/stage8/w_auth_input1
                         LUT6 (Prop_LUT6_I4_O)        0.034     2.334 r  gcm_aes_instance/stage8/r_sblock[33]_i_60/O
                         net (fo=128, unplaced)       0.315     2.649    gcm_aes_instance/stage8/p_0_in377_out_0[125]
                         LUT4 (Prop_LUT4_I2_O)        0.034     2.683 r  gcm_aes_instance/stage8/r_sblock[87]_i_65/O
                         net (fo=1, unplaced)         0.224     2.907    gcm_aes_instance/stage8/r_sblock[87]_i_65_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     2.941 r  gcm_aes_instance/stage8/r_sblock[87]_i_60/O
                         net (fo=1, unplaced)         0.225     3.166    gcm_aes_instance/stage8/r_sblock[87]_i_60_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     3.200 r  gcm_aes_instance/stage8/r_sblock[87]_i_42/O
                         net (fo=1, unplaced)         0.224     3.424    gcm_aes_instance/stage8/r_sblock[87]_i_42_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.034     3.458 r  gcm_aes_instance/stage8/r_sblock[87]_i_19/O
                         net (fo=1, unplaced)         0.224     3.682    gcm_aes_instance/stage8/r_sblock[87]_i_19_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.034     3.716 r  gcm_aes_instance/stage8/r_sblock[87]_i_5/O
                         net (fo=1, unplaced)         0.224     3.940    gcm_aes_instance/stage8/r_sblock[87]_i_5_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.034     3.974 r  gcm_aes_instance/stage8/r_sblock[87]_i_1/O
                         net (fo=1, unplaced)         0.022     3.996    gcm_aes_instance/stage9/w_s8_sblock[87]
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[87]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.255     4.255 r  
                                                      0.000     4.255 r  clk (IN)
                         net (fo=0)                   0.000     4.255    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     5.257 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     5.302    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.302 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.959    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     1.208 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     1.472    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     1.532 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      2.439     3.971    gcm_aes_instance/stage9/clk_out
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[87]/C
                         clock pessimism              0.188     4.159    
                         clock uncertainty           -0.044     4.115    
                         FDRE (Setup_FDRE_C_D)        0.047     4.162    gcm_aes_instance/stage9/r_sblock_reg[87]
  -------------------------------------------------------------------
                         required time                          4.162    
                         arrival time                          -3.996    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage8/r_counter_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage9/r_sblock_reg[91]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.255ns  (w_clk_out_clk_wiz_gen rise@4.255ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        3.948ns  (logic 1.677ns (42.477%)  route 2.271ns (57.523%))
  Logic Levels:           23  (CARRY8=14 LUT1=1 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.971 - 4.255 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.051ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      2.584     0.048    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_counter_reg[118]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage8/r_counter_reg[118]/Q
                         net (fo=1, unplaced)         0.132     0.283    gcm_aes_instance/stage8/r_counter[118]
                         LUT1 (Prop_LUT1_I0_O)        0.034     0.317 r  gcm_aes_instance/stage8/r_counter[111]_i_10/O
                         net (fo=1, unplaced)         0.000     0.317    gcm_aes_instance/stage8/r_counter[111]_i_10_n_0
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.354     0.671 r  gcm_aes_instance/stage8/r_counter_reg[111]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.671    gcm_aes_instance/stage8/r_counter_reg[111]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.702 r  gcm_aes_instance/stage8/r_counter_reg[103]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.702    gcm_aes_instance/stage8/r_counter_reg[103]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.733 r  gcm_aes_instance/stage8/r_counter_reg[95]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.733    gcm_aes_instance/stage8/r_counter_reg[95]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.764 r  gcm_aes_instance/stage8/r_counter_reg[87]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.764    gcm_aes_instance/stage8/r_counter_reg[87]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.795 r  gcm_aes_instance/stage8/r_counter_reg[79]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.795    gcm_aes_instance/stage8/r_counter_reg[79]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.826 r  gcm_aes_instance/stage8/r_counter_reg[71]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.826    gcm_aes_instance/stage8/r_counter_reg[71]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.857 r  gcm_aes_instance/stage8/r_counter_reg[63]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.857    gcm_aes_instance/stage8/r_counter_reg[63]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.888 r  gcm_aes_instance/stage8/r_counter_reg[55]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.888    gcm_aes_instance/stage8/r_counter_reg[55]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.919 r  gcm_aes_instance/stage8/r_counter_reg[47]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.919    gcm_aes_instance/stage8/r_counter_reg[47]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.950 r  gcm_aes_instance/stage8/r_counter_reg[39]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.950    gcm_aes_instance/stage8/r_counter_reg[39]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.981 r  gcm_aes_instance/stage8/r_counter_reg[31]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.981    gcm_aes_instance/stage8/r_counter_reg[31]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     1.012 r  gcm_aes_instance/stage8/r_counter_reg[23]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     1.012    gcm_aes_instance/stage8/r_counter_reg[23]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.168     1.180 r  gcm_aes_instance/stage8/r_counter_reg[15]_i_2/O[7]
                         net (fo=4, unplaced)         0.212     1.392    gcm_aes_instance/stage8/r_counter_reg[15]_i_2_n_8
                         LUT3 (Prop_LUT3_I0_O)        0.123     1.515 r  gcm_aes_instance/stage8/r_sblock[32]_i_34/O
                         net (fo=1, unplaced)         0.257     1.772    gcm_aes_instance/stage8/r_sblock[32]_i_34_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.316     2.088 r  gcm_aes_instance/stage8/r_sblock_reg[32]_i_12/CO[7]
                         net (fo=213, unplaced)       0.212     2.300    gcm_aes_instance/stage8/w_auth_input1
                         LUT6 (Prop_LUT6_I4_O)        0.034     2.334 r  gcm_aes_instance/stage8/r_sblock[28]_i_63/O
                         net (fo=128, unplaced)       0.315     2.649    gcm_aes_instance/stage8/p_0_in377_out_0[122]
                         LUT4 (Prop_LUT4_I2_O)        0.034     2.683 r  gcm_aes_instance/stage8/r_sblock[91]_i_65/O
                         net (fo=1, unplaced)         0.224     2.907    gcm_aes_instance/stage8/r_sblock[91]_i_65_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     2.941 r  gcm_aes_instance/stage8/r_sblock[91]_i_55/O
                         net (fo=1, unplaced)         0.225     3.166    gcm_aes_instance/stage8/r_sblock[91]_i_55_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     3.200 r  gcm_aes_instance/stage8/r_sblock[91]_i_36/O
                         net (fo=1, unplaced)         0.224     3.424    gcm_aes_instance/stage8/r_sblock[91]_i_36_n_0
                         LUT4 (Prop_LUT4_I2_O)        0.034     3.458 r  gcm_aes_instance/stage8/r_sblock[91]_i_13/O
                         net (fo=1, unplaced)         0.224     3.682    gcm_aes_instance/stage8/r_sblock[91]_i_13_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.034     3.716 r  gcm_aes_instance/stage8/r_sblock[91]_i_3/O
                         net (fo=1, unplaced)         0.224     3.940    gcm_aes_instance/stage8/r_sblock[91]_i_3_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     3.974 r  gcm_aes_instance/stage8/r_sblock[91]_i_1/O
                         net (fo=1, unplaced)         0.022     3.996    gcm_aes_instance/stage9/w_s8_sblock[91]
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[91]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.255     4.255 r  
                                                      0.000     4.255 r  clk (IN)
                         net (fo=0)                   0.000     4.255    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     5.257 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     5.302    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.302 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.959    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     1.208 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     1.472    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     1.532 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      2.439     3.971    gcm_aes_instance/stage9/clk_out
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[91]/C
                         clock pessimism              0.188     4.159    
                         clock uncertainty           -0.044     4.115    
                         FDRE (Setup_FDRE_C_D)        0.047     4.162    gcm_aes_instance/stage9/r_sblock_reg[91]
  -------------------------------------------------------------------
                         required time                          4.162    
                         arrival time                          -3.996    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage8/r_counter_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage9/r_sblock_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.255ns  (w_clk_out_clk_wiz_gen rise@4.255ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        3.947ns  (logic 1.677ns (42.488%)  route 2.270ns (57.512%))
  Logic Levels:           23  (CARRY8=14 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.971 - 4.255 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.051ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      2.584     0.048    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_counter_reg[118]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage8/r_counter_reg[118]/Q
                         net (fo=1, unplaced)         0.132     0.283    gcm_aes_instance/stage8/r_counter[118]
                         LUT1 (Prop_LUT1_I0_O)        0.034     0.317 r  gcm_aes_instance/stage8/r_counter[111]_i_10/O
                         net (fo=1, unplaced)         0.000     0.317    gcm_aes_instance/stage8/r_counter[111]_i_10_n_0
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.354     0.671 r  gcm_aes_instance/stage8/r_counter_reg[111]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.671    gcm_aes_instance/stage8/r_counter_reg[111]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.702 r  gcm_aes_instance/stage8/r_counter_reg[103]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.702    gcm_aes_instance/stage8/r_counter_reg[103]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.733 r  gcm_aes_instance/stage8/r_counter_reg[95]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.733    gcm_aes_instance/stage8/r_counter_reg[95]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.764 r  gcm_aes_instance/stage8/r_counter_reg[87]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.764    gcm_aes_instance/stage8/r_counter_reg[87]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.795 r  gcm_aes_instance/stage8/r_counter_reg[79]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.795    gcm_aes_instance/stage8/r_counter_reg[79]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.826 r  gcm_aes_instance/stage8/r_counter_reg[71]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.826    gcm_aes_instance/stage8/r_counter_reg[71]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.857 r  gcm_aes_instance/stage8/r_counter_reg[63]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.857    gcm_aes_instance/stage8/r_counter_reg[63]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.888 r  gcm_aes_instance/stage8/r_counter_reg[55]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.888    gcm_aes_instance/stage8/r_counter_reg[55]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.919 r  gcm_aes_instance/stage8/r_counter_reg[47]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.919    gcm_aes_instance/stage8/r_counter_reg[47]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.950 r  gcm_aes_instance/stage8/r_counter_reg[39]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.950    gcm_aes_instance/stage8/r_counter_reg[39]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.981 r  gcm_aes_instance/stage8/r_counter_reg[31]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.981    gcm_aes_instance/stage8/r_counter_reg[31]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     1.012 r  gcm_aes_instance/stage8/r_counter_reg[23]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     1.012    gcm_aes_instance/stage8/r_counter_reg[23]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.168     1.180 r  gcm_aes_instance/stage8/r_counter_reg[15]_i_2/O[7]
                         net (fo=4, unplaced)         0.212     1.392    gcm_aes_instance/stage8/r_counter_reg[15]_i_2_n_8
                         LUT3 (Prop_LUT3_I0_O)        0.123     1.515 r  gcm_aes_instance/stage8/r_sblock[32]_i_34/O
                         net (fo=1, unplaced)         0.257     1.772    gcm_aes_instance/stage8/r_sblock[32]_i_34_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.316     2.088 r  gcm_aes_instance/stage8/r_sblock_reg[32]_i_12/CO[7]
                         net (fo=213, unplaced)       0.212     2.300    gcm_aes_instance/stage8/w_auth_input1
                         LUT6 (Prop_LUT6_I4_O)        0.034     2.334 r  gcm_aes_instance/stage8/r_sblock[6]_i_22/O
                         net (fo=128, unplaced)       0.315     2.649    gcm_aes_instance/stage8/p_0_in377_out_0[89]
                         LUT4 (Prop_LUT4_I2_O)        0.034     2.683 r  gcm_aes_instance/stage8/r_sblock[0]_i_74/O
                         net (fo=1, unplaced)         0.224     2.907    gcm_aes_instance/stage8/r_sblock[0]_i_74_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     2.941 r  gcm_aes_instance/stage8/r_sblock[0]_i_67/O
                         net (fo=1, unplaced)         0.224     3.165    gcm_aes_instance/stage8/r_sblock[0]_i_67_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     3.199 r  gcm_aes_instance/stage8/r_sblock[0]_i_54/O
                         net (fo=1, unplaced)         0.224     3.423    gcm_aes_instance/stage8/r_sblock[0]_i_54_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     3.457 r  gcm_aes_instance/stage8/r_sblock[0]_i_28/O
                         net (fo=1, unplaced)         0.224     3.681    gcm_aes_instance/stage8/r_sblock[0]_i_28_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.034     3.715 r  gcm_aes_instance/stage8/r_sblock[0]_i_6/O
                         net (fo=1, unplaced)         0.224     3.939    gcm_aes_instance/stage8/r_sblock[0]_i_6_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.034     3.973 r  gcm_aes_instance/stage8/r_sblock[0]_i_1/O
                         net (fo=1, unplaced)         0.022     3.995    gcm_aes_instance/stage9/w_s8_sblock[0]
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.255     4.255 r  
                                                      0.000     4.255 r  clk (IN)
                         net (fo=0)                   0.000     4.255    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     5.257 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     5.302    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.302 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.959    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     1.208 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     1.472    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     1.532 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      2.439     3.971    gcm_aes_instance/stage9/clk_out
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[0]/C
                         clock pessimism              0.188     4.159    
                         clock uncertainty           -0.044     4.115    
                         FDRE (Setup_FDRE_C_D)        0.047     4.162    gcm_aes_instance/stage9/r_sblock_reg[0]
  -------------------------------------------------------------------
                         required time                          4.162    
                         arrival time                          -3.995    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage8/r_counter_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage9/r_sblock_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.255ns  (w_clk_out_clk_wiz_gen rise@4.255ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        3.947ns  (logic 1.677ns (42.488%)  route 2.270ns (57.512%))
  Logic Levels:           23  (CARRY8=14 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.971 - 4.255 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.051ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      2.584     0.048    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_counter_reg[118]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage8/r_counter_reg[118]/Q
                         net (fo=1, unplaced)         0.132     0.283    gcm_aes_instance/stage8/r_counter[118]
                         LUT1 (Prop_LUT1_I0_O)        0.034     0.317 r  gcm_aes_instance/stage8/r_counter[111]_i_10/O
                         net (fo=1, unplaced)         0.000     0.317    gcm_aes_instance/stage8/r_counter[111]_i_10_n_0
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.354     0.671 r  gcm_aes_instance/stage8/r_counter_reg[111]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.671    gcm_aes_instance/stage8/r_counter_reg[111]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.702 r  gcm_aes_instance/stage8/r_counter_reg[103]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.702    gcm_aes_instance/stage8/r_counter_reg[103]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.733 r  gcm_aes_instance/stage8/r_counter_reg[95]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.733    gcm_aes_instance/stage8/r_counter_reg[95]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.764 r  gcm_aes_instance/stage8/r_counter_reg[87]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.764    gcm_aes_instance/stage8/r_counter_reg[87]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.795 r  gcm_aes_instance/stage8/r_counter_reg[79]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.795    gcm_aes_instance/stage8/r_counter_reg[79]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.826 r  gcm_aes_instance/stage8/r_counter_reg[71]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.826    gcm_aes_instance/stage8/r_counter_reg[71]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.857 r  gcm_aes_instance/stage8/r_counter_reg[63]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.857    gcm_aes_instance/stage8/r_counter_reg[63]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.888 r  gcm_aes_instance/stage8/r_counter_reg[55]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.888    gcm_aes_instance/stage8/r_counter_reg[55]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.919 r  gcm_aes_instance/stage8/r_counter_reg[47]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.919    gcm_aes_instance/stage8/r_counter_reg[47]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.950 r  gcm_aes_instance/stage8/r_counter_reg[39]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.950    gcm_aes_instance/stage8/r_counter_reg[39]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.981 r  gcm_aes_instance/stage8/r_counter_reg[31]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.981    gcm_aes_instance/stage8/r_counter_reg[31]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     1.012 r  gcm_aes_instance/stage8/r_counter_reg[23]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     1.012    gcm_aes_instance/stage8/r_counter_reg[23]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.168     1.180 r  gcm_aes_instance/stage8/r_counter_reg[15]_i_2/O[7]
                         net (fo=4, unplaced)         0.212     1.392    gcm_aes_instance/stage8/r_counter_reg[15]_i_2_n_8
                         LUT3 (Prop_LUT3_I0_O)        0.123     1.515 r  gcm_aes_instance/stage8/r_sblock[32]_i_34/O
                         net (fo=1, unplaced)         0.257     1.772    gcm_aes_instance/stage8/r_sblock[32]_i_34_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.316     2.088 r  gcm_aes_instance/stage8/r_sblock_reg[32]_i_12/CO[7]
                         net (fo=213, unplaced)       0.212     2.300    gcm_aes_instance/stage8/w_auth_input1
                         LUT6 (Prop_LUT6_I4_O)        0.034     2.334 r  gcm_aes_instance/stage8/r_sblock[5]_i_76/O
                         net (fo=128, unplaced)       0.315     2.649    gcm_aes_instance/stage8/p_0_in377_out_0[116]
                         LUT4 (Prop_LUT4_I2_O)        0.034     2.683 r  gcm_aes_instance/stage8/r_sblock[100]_i_67/O
                         net (fo=1, unplaced)         0.224     2.907    gcm_aes_instance/stage8/r_sblock[100]_i_67_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     2.941 r  gcm_aes_instance/stage8/r_sblock[100]_i_60/O
                         net (fo=1, unplaced)         0.224     3.165    gcm_aes_instance/stage8/r_sblock[100]_i_60_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.034     3.199 r  gcm_aes_instance/stage8/r_sblock[100]_i_41/O
                         net (fo=1, unplaced)         0.224     3.423    gcm_aes_instance/stage8/r_sblock[100]_i_41_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.034     3.457 r  gcm_aes_instance/stage8/r_sblock[100]_i_17/O
                         net (fo=1, unplaced)         0.224     3.681    gcm_aes_instance/stage8/r_sblock[100]_i_17_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.034     3.715 r  gcm_aes_instance/stage8/r_sblock[100]_i_5/O
                         net (fo=1, unplaced)         0.224     3.939    gcm_aes_instance/stage8/r_sblock[100]_i_5_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.034     3.973 r  gcm_aes_instance/stage8/r_sblock[100]_i_1/O
                         net (fo=1, unplaced)         0.022     3.995    gcm_aes_instance/stage9/w_s8_sblock[100]
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.255     4.255 r  
                                                      0.000     4.255 r  clk (IN)
                         net (fo=0)                   0.000     4.255    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     5.257 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     5.302    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.302 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.959    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     1.208 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     1.472    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     1.532 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      2.439     3.971    gcm_aes_instance/stage9/clk_out
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[100]/C
                         clock pessimism              0.188     4.159    
                         clock uncertainty           -0.044     4.115    
                         FDRE (Setup_FDRE_C_D)        0.047     4.162    gcm_aes_instance/stage9/r_sblock_reg[100]
  -------------------------------------------------------------------
                         required time                          4.162    
                         arrival time                          -3.995    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage8/r_counter_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage9/r_sblock_reg[101]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.255ns  (w_clk_out_clk_wiz_gen rise@4.255ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        3.947ns  (logic 1.677ns (42.488%)  route 2.270ns (57.512%))
  Logic Levels:           23  (CARRY8=14 LUT1=1 LUT3=1 LUT6=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.971 - 4.255 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.051ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      2.584     0.048    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_counter_reg[118]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage8/r_counter_reg[118]/Q
                         net (fo=1, unplaced)         0.132     0.283    gcm_aes_instance/stage8/r_counter[118]
                         LUT1 (Prop_LUT1_I0_O)        0.034     0.317 r  gcm_aes_instance/stage8/r_counter[111]_i_10/O
                         net (fo=1, unplaced)         0.000     0.317    gcm_aes_instance/stage8/r_counter[111]_i_10_n_0
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.354     0.671 r  gcm_aes_instance/stage8/r_counter_reg[111]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.671    gcm_aes_instance/stage8/r_counter_reg[111]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.702 r  gcm_aes_instance/stage8/r_counter_reg[103]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.702    gcm_aes_instance/stage8/r_counter_reg[103]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.733 r  gcm_aes_instance/stage8/r_counter_reg[95]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.733    gcm_aes_instance/stage8/r_counter_reg[95]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.764 r  gcm_aes_instance/stage8/r_counter_reg[87]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.764    gcm_aes_instance/stage8/r_counter_reg[87]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.795 r  gcm_aes_instance/stage8/r_counter_reg[79]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.795    gcm_aes_instance/stage8/r_counter_reg[79]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.826 r  gcm_aes_instance/stage8/r_counter_reg[71]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.826    gcm_aes_instance/stage8/r_counter_reg[71]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.857 r  gcm_aes_instance/stage8/r_counter_reg[63]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.857    gcm_aes_instance/stage8/r_counter_reg[63]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.888 r  gcm_aes_instance/stage8/r_counter_reg[55]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.888    gcm_aes_instance/stage8/r_counter_reg[55]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.919 r  gcm_aes_instance/stage8/r_counter_reg[47]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.919    gcm_aes_instance/stage8/r_counter_reg[47]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.950 r  gcm_aes_instance/stage8/r_counter_reg[39]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.950    gcm_aes_instance/stage8/r_counter_reg[39]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.981 r  gcm_aes_instance/stage8/r_counter_reg[31]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.981    gcm_aes_instance/stage8/r_counter_reg[31]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     1.012 r  gcm_aes_instance/stage8/r_counter_reg[23]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     1.012    gcm_aes_instance/stage8/r_counter_reg[23]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.168     1.180 r  gcm_aes_instance/stage8/r_counter_reg[15]_i_2/O[7]
                         net (fo=4, unplaced)         0.212     1.392    gcm_aes_instance/stage8/r_counter_reg[15]_i_2_n_8
                         LUT3 (Prop_LUT3_I0_O)        0.123     1.515 r  gcm_aes_instance/stage8/r_sblock[32]_i_34/O
                         net (fo=1, unplaced)         0.257     1.772    gcm_aes_instance/stage8/r_sblock[32]_i_34_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.316     2.088 r  gcm_aes_instance/stage8/r_sblock_reg[32]_i_12/CO[7]
                         net (fo=213, unplaced)       0.212     2.300    gcm_aes_instance/stage8/w_auth_input1
                         LUT6 (Prop_LUT6_I4_O)        0.034     2.334 r  gcm_aes_instance/stage8/r_sblock[5]_i_76/O
                         net (fo=128, unplaced)       0.315     2.649    gcm_aes_instance/stage8/p_0_in377_out_0[116]
                         LUT6 (Prop_LUT6_I4_O)        0.034     2.683 r  gcm_aes_instance/stage8/r_sblock[101]_i_62/O
                         net (fo=1, unplaced)         0.224     2.907    gcm_aes_instance/stage8/r_sblock[101]_i_62_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     2.941 r  gcm_aes_instance/stage8/r_sblock[101]_i_48/O
                         net (fo=1, unplaced)         0.224     3.165    gcm_aes_instance/stage8/r_sblock[101]_i_48_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.034     3.199 r  gcm_aes_instance/stage8/r_sblock[101]_i_31/O
                         net (fo=1, unplaced)         0.224     3.423    gcm_aes_instance/stage8/r_sblock[101]_i_31_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.034     3.457 r  gcm_aes_instance/stage8/r_sblock[101]_i_15/O
                         net (fo=1, unplaced)         0.224     3.681    gcm_aes_instance/stage8/r_sblock[101]_i_15_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.034     3.715 r  gcm_aes_instance/stage8/r_sblock[101]_i_5/O
                         net (fo=1, unplaced)         0.224     3.939    gcm_aes_instance/stage8/r_sblock[101]_i_5_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.034     3.973 r  gcm_aes_instance/stage8/r_sblock[101]_i_1/O
                         net (fo=1, unplaced)         0.022     3.995    gcm_aes_instance/stage9/w_s8_sblock[101]
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[101]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.255     4.255 r  
                                                      0.000     4.255 r  clk (IN)
                         net (fo=0)                   0.000     4.255    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     5.257 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     5.302    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.302 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.959    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     1.208 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     1.472    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     1.532 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      2.439     3.971    gcm_aes_instance/stage9/clk_out
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[101]/C
                         clock pessimism              0.188     4.159    
                         clock uncertainty           -0.044     4.115    
                         FDRE (Setup_FDRE_C_D)        0.047     4.162    gcm_aes_instance/stage9/r_sblock_reg[101]
  -------------------------------------------------------------------
                         required time                          4.162    
                         arrival time                          -3.995    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage8/r_counter_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage9/r_sblock_reg[103]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.255ns  (w_clk_out_clk_wiz_gen rise@4.255ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        3.947ns  (logic 1.677ns (42.488%)  route 2.270ns (57.512%))
  Logic Levels:           23  (CARRY8=14 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.971 - 4.255 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.051ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      2.584     0.048    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_counter_reg[118]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage8/r_counter_reg[118]/Q
                         net (fo=1, unplaced)         0.132     0.283    gcm_aes_instance/stage8/r_counter[118]
                         LUT1 (Prop_LUT1_I0_O)        0.034     0.317 r  gcm_aes_instance/stage8/r_counter[111]_i_10/O
                         net (fo=1, unplaced)         0.000     0.317    gcm_aes_instance/stage8/r_counter[111]_i_10_n_0
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.354     0.671 r  gcm_aes_instance/stage8/r_counter_reg[111]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.671    gcm_aes_instance/stage8/r_counter_reg[111]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.702 r  gcm_aes_instance/stage8/r_counter_reg[103]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.702    gcm_aes_instance/stage8/r_counter_reg[103]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.733 r  gcm_aes_instance/stage8/r_counter_reg[95]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.733    gcm_aes_instance/stage8/r_counter_reg[95]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.764 r  gcm_aes_instance/stage8/r_counter_reg[87]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.764    gcm_aes_instance/stage8/r_counter_reg[87]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.795 r  gcm_aes_instance/stage8/r_counter_reg[79]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.795    gcm_aes_instance/stage8/r_counter_reg[79]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.826 r  gcm_aes_instance/stage8/r_counter_reg[71]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.826    gcm_aes_instance/stage8/r_counter_reg[71]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.857 r  gcm_aes_instance/stage8/r_counter_reg[63]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.857    gcm_aes_instance/stage8/r_counter_reg[63]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.888 r  gcm_aes_instance/stage8/r_counter_reg[55]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.888    gcm_aes_instance/stage8/r_counter_reg[55]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.919 r  gcm_aes_instance/stage8/r_counter_reg[47]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.919    gcm_aes_instance/stage8/r_counter_reg[47]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.950 r  gcm_aes_instance/stage8/r_counter_reg[39]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.950    gcm_aes_instance/stage8/r_counter_reg[39]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.981 r  gcm_aes_instance/stage8/r_counter_reg[31]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.981    gcm_aes_instance/stage8/r_counter_reg[31]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     1.012 r  gcm_aes_instance/stage8/r_counter_reg[23]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     1.012    gcm_aes_instance/stage8/r_counter_reg[23]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.168     1.180 r  gcm_aes_instance/stage8/r_counter_reg[15]_i_2/O[7]
                         net (fo=4, unplaced)         0.212     1.392    gcm_aes_instance/stage8/r_counter_reg[15]_i_2_n_8
                         LUT3 (Prop_LUT3_I0_O)        0.123     1.515 r  gcm_aes_instance/stage8/r_sblock[32]_i_34/O
                         net (fo=1, unplaced)         0.257     1.772    gcm_aes_instance/stage8/r_sblock[32]_i_34_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.316     2.088 r  gcm_aes_instance/stage8/r_sblock_reg[32]_i_12/CO[7]
                         net (fo=213, unplaced)       0.212     2.300    gcm_aes_instance/stage8/w_auth_input1
                         LUT6 (Prop_LUT6_I4_O)        0.034     2.334 r  gcm_aes_instance/stage8/r_sblock[6]_i_22/O
                         net (fo=128, unplaced)       0.315     2.649    gcm_aes_instance/stage8/p_0_in377_out_0[89]
                         LUT4 (Prop_LUT4_I2_O)        0.034     2.683 r  gcm_aes_instance/stage8/r_sblock[103]_i_66/O
                         net (fo=1, unplaced)         0.224     2.907    gcm_aes_instance/stage8/r_sblock[103]_i_66_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     2.941 r  gcm_aes_instance/stage8/r_sblock[103]_i_58/O
                         net (fo=1, unplaced)         0.224     3.165    gcm_aes_instance/stage8/r_sblock[103]_i_58_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     3.199 r  gcm_aes_instance/stage8/r_sblock[103]_i_43/O
                         net (fo=1, unplaced)         0.224     3.423    gcm_aes_instance/stage8/r_sblock[103]_i_43_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     3.457 r  gcm_aes_instance/stage8/r_sblock[103]_i_22/O
                         net (fo=1, unplaced)         0.224     3.681    gcm_aes_instance/stage8/Z121_in[24]
                         LUT5 (Prop_LUT5_I1_O)        0.034     3.715 r  gcm_aes_instance/stage8/r_sblock[103]_i_6/O
                         net (fo=1, unplaced)         0.224     3.939    gcm_aes_instance/stage8/r_sblock[103]_i_6_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.034     3.973 r  gcm_aes_instance/stage8/r_sblock[103]_i_1/O
                         net (fo=1, unplaced)         0.022     3.995    gcm_aes_instance/stage9/w_s8_sblock[103]
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[103]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.255     4.255 r  
                                                      0.000     4.255 r  clk (IN)
                         net (fo=0)                   0.000     4.255    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     5.257 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     5.302    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.302 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.959    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     1.208 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     1.472    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     1.532 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      2.439     3.971    gcm_aes_instance/stage9/clk_out
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[103]/C
                         clock pessimism              0.188     4.159    
                         clock uncertainty           -0.044     4.115    
                         FDRE (Setup_FDRE_C_D)        0.047     4.162    gcm_aes_instance/stage9/r_sblock_reg[103]
  -------------------------------------------------------------------
                         required time                          4.162    
                         arrival time                          -3.995    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage8/r_counter_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage9/r_sblock_reg[104]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.255ns  (w_clk_out_clk_wiz_gen rise@4.255ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        3.947ns  (logic 1.677ns (42.488%)  route 2.270ns (57.512%))
  Logic Levels:           23  (CARRY8=14 LUT1=1 LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.971 - 4.255 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.051ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      2.584     0.048    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_counter_reg[118]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage8/r_counter_reg[118]/Q
                         net (fo=1, unplaced)         0.132     0.283    gcm_aes_instance/stage8/r_counter[118]
                         LUT1 (Prop_LUT1_I0_O)        0.034     0.317 r  gcm_aes_instance/stage8/r_counter[111]_i_10/O
                         net (fo=1, unplaced)         0.000     0.317    gcm_aes_instance/stage8/r_counter[111]_i_10_n_0
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.354     0.671 r  gcm_aes_instance/stage8/r_counter_reg[111]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.671    gcm_aes_instance/stage8/r_counter_reg[111]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.702 r  gcm_aes_instance/stage8/r_counter_reg[103]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.702    gcm_aes_instance/stage8/r_counter_reg[103]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.733 r  gcm_aes_instance/stage8/r_counter_reg[95]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.733    gcm_aes_instance/stage8/r_counter_reg[95]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.764 r  gcm_aes_instance/stage8/r_counter_reg[87]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.764    gcm_aes_instance/stage8/r_counter_reg[87]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.795 r  gcm_aes_instance/stage8/r_counter_reg[79]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.795    gcm_aes_instance/stage8/r_counter_reg[79]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.826 r  gcm_aes_instance/stage8/r_counter_reg[71]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.826    gcm_aes_instance/stage8/r_counter_reg[71]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.857 r  gcm_aes_instance/stage8/r_counter_reg[63]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.857    gcm_aes_instance/stage8/r_counter_reg[63]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.888 r  gcm_aes_instance/stage8/r_counter_reg[55]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.888    gcm_aes_instance/stage8/r_counter_reg[55]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.919 r  gcm_aes_instance/stage8/r_counter_reg[47]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.919    gcm_aes_instance/stage8/r_counter_reg[47]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.950 r  gcm_aes_instance/stage8/r_counter_reg[39]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.950    gcm_aes_instance/stage8/r_counter_reg[39]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.981 r  gcm_aes_instance/stage8/r_counter_reg[31]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.981    gcm_aes_instance/stage8/r_counter_reg[31]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     1.012 r  gcm_aes_instance/stage8/r_counter_reg[23]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     1.012    gcm_aes_instance/stage8/r_counter_reg[23]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.168     1.180 r  gcm_aes_instance/stage8/r_counter_reg[15]_i_2/O[7]
                         net (fo=4, unplaced)         0.212     1.392    gcm_aes_instance/stage8/r_counter_reg[15]_i_2_n_8
                         LUT3 (Prop_LUT3_I0_O)        0.123     1.515 r  gcm_aes_instance/stage8/r_sblock[32]_i_34/O
                         net (fo=1, unplaced)         0.257     1.772    gcm_aes_instance/stage8/r_sblock[32]_i_34_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.316     2.088 r  gcm_aes_instance/stage8/r_sblock_reg[32]_i_12/CO[7]
                         net (fo=213, unplaced)       0.212     2.300    gcm_aes_instance/stage8/w_auth_input1
                         LUT6 (Prop_LUT6_I4_O)        0.034     2.334 r  gcm_aes_instance/stage8/r_sblock[124]_i_46/O
                         net (fo=128, unplaced)       0.315     2.649    gcm_aes_instance/stage8/p_0_in377_out_0[127]
                         LUT4 (Prop_LUT4_I2_O)        0.034     2.683 r  gcm_aes_instance/stage8/r_sblock[104]_i_67/O
                         net (fo=1, unplaced)         0.224     2.907    gcm_aes_instance/stage8/r_sblock[104]_i_67_n_0
                         LUT4 (Prop_LUT4_I3_O)        0.034     2.941 r  gcm_aes_instance/stage8/r_sblock[104]_i_55/O
                         net (fo=1, unplaced)         0.224     3.165    gcm_aes_instance/stage8/r_sblock[104]_i_55_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.034     3.199 r  gcm_aes_instance/stage8/r_sblock[104]_i_40/O
                         net (fo=1, unplaced)         0.224     3.423    gcm_aes_instance/stage8/r_sblock[104]_i_40_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.034     3.457 r  gcm_aes_instance/stage8/r_sblock[104]_i_20/O
                         net (fo=1, unplaced)         0.224     3.681    gcm_aes_instance/stage8/r_sblock[104]_i_20_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.034     3.715 r  gcm_aes_instance/stage8/r_sblock[104]_i_7/O
                         net (fo=1, unplaced)         0.224     3.939    gcm_aes_instance/stage8/r_sblock[104]_i_7_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     3.973 r  gcm_aes_instance/stage8/r_sblock[104]_i_1/O
                         net (fo=1, unplaced)         0.022     3.995    gcm_aes_instance/stage9/w_s8_sblock[104]
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[104]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.255     4.255 r  
                                                      0.000     4.255 r  clk (IN)
                         net (fo=0)                   0.000     4.255    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     5.257 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     5.302    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.302 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.959    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     1.208 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     1.472    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     1.532 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      2.439     3.971    gcm_aes_instance/stage9/clk_out
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[104]/C
                         clock pessimism              0.188     4.159    
                         clock uncertainty           -0.044     4.115    
                         FDRE (Setup_FDRE_C_D)        0.047     4.162    gcm_aes_instance/stage9/r_sblock_reg[104]
  -------------------------------------------------------------------
                         required time                          4.162    
                         arrival time                          -3.995    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage8/r_counter_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage9/r_sblock_reg[107]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.255ns  (w_clk_out_clk_wiz_gen rise@4.255ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        3.947ns  (logic 1.677ns (42.488%)  route 2.270ns (57.512%))
  Logic Levels:           23  (CARRY8=14 LUT1=1 LUT3=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.971 - 4.255 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.051ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      2.584     0.048    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_counter_reg[118]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage8/r_counter_reg[118]/Q
                         net (fo=1, unplaced)         0.132     0.283    gcm_aes_instance/stage8/r_counter[118]
                         LUT1 (Prop_LUT1_I0_O)        0.034     0.317 r  gcm_aes_instance/stage8/r_counter[111]_i_10/O
                         net (fo=1, unplaced)         0.000     0.317    gcm_aes_instance/stage8/r_counter[111]_i_10_n_0
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.354     0.671 r  gcm_aes_instance/stage8/r_counter_reg[111]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.671    gcm_aes_instance/stage8/r_counter_reg[111]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.702 r  gcm_aes_instance/stage8/r_counter_reg[103]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.702    gcm_aes_instance/stage8/r_counter_reg[103]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.733 r  gcm_aes_instance/stage8/r_counter_reg[95]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.733    gcm_aes_instance/stage8/r_counter_reg[95]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.764 r  gcm_aes_instance/stage8/r_counter_reg[87]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.764    gcm_aes_instance/stage8/r_counter_reg[87]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.795 r  gcm_aes_instance/stage8/r_counter_reg[79]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.795    gcm_aes_instance/stage8/r_counter_reg[79]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.826 r  gcm_aes_instance/stage8/r_counter_reg[71]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.826    gcm_aes_instance/stage8/r_counter_reg[71]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.857 r  gcm_aes_instance/stage8/r_counter_reg[63]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.857    gcm_aes_instance/stage8/r_counter_reg[63]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.888 r  gcm_aes_instance/stage8/r_counter_reg[55]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.888    gcm_aes_instance/stage8/r_counter_reg[55]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.919 r  gcm_aes_instance/stage8/r_counter_reg[47]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.919    gcm_aes_instance/stage8/r_counter_reg[47]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.950 r  gcm_aes_instance/stage8/r_counter_reg[39]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.950    gcm_aes_instance/stage8/r_counter_reg[39]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.981 r  gcm_aes_instance/stage8/r_counter_reg[31]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.981    gcm_aes_instance/stage8/r_counter_reg[31]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     1.012 r  gcm_aes_instance/stage8/r_counter_reg[23]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     1.012    gcm_aes_instance/stage8/r_counter_reg[23]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.168     1.180 r  gcm_aes_instance/stage8/r_counter_reg[15]_i_2/O[7]
                         net (fo=4, unplaced)         0.212     1.392    gcm_aes_instance/stage8/r_counter_reg[15]_i_2_n_8
                         LUT3 (Prop_LUT3_I0_O)        0.123     1.515 r  gcm_aes_instance/stage8/r_sblock[32]_i_34/O
                         net (fo=1, unplaced)         0.257     1.772    gcm_aes_instance/stage8/r_sblock[32]_i_34_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.316     2.088 r  gcm_aes_instance/stage8/r_sblock_reg[32]_i_12/CO[7]
                         net (fo=213, unplaced)       0.212     2.300    gcm_aes_instance/stage8/w_auth_input1
                         LUT6 (Prop_LUT6_I4_O)        0.034     2.334 r  gcm_aes_instance/stage8/r_sblock[40]_i_53/O
                         net (fo=128, unplaced)       0.315     2.649    gcm_aes_instance/stage8/p_0_in377_out_0[115]
                         LUT6 (Prop_LUT6_I5_O)        0.034     2.683 r  gcm_aes_instance/stage8/r_sblock[107]_i_66/O
                         net (fo=1, unplaced)         0.224     2.907    gcm_aes_instance/stage8/r_sblock[107]_i_66_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     2.941 r  gcm_aes_instance/stage8/r_sblock[107]_i_55/O
                         net (fo=1, unplaced)         0.224     3.165    gcm_aes_instance/stage8/r_sblock[107]_i_55_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.034     3.199 r  gcm_aes_instance/stage8/r_sblock[107]_i_35/O
                         net (fo=1, unplaced)         0.224     3.423    gcm_aes_instance/stage8/r_sblock[107]_i_35_n_0
                         LUT4 (Prop_LUT4_I3_O)        0.034     3.457 r  gcm_aes_instance/stage8/r_sblock[107]_i_18/O
                         net (fo=1, unplaced)         0.224     3.681    gcm_aes_instance/stage8/r_sblock[107]_i_18_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.034     3.715 r  gcm_aes_instance/stage8/r_sblock[107]_i_5/O
                         net (fo=1, unplaced)         0.224     3.939    gcm_aes_instance/stage8/r_sblock[107]_i_5_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.034     3.973 r  gcm_aes_instance/stage8/r_sblock[107]_i_1/O
                         net (fo=1, unplaced)         0.022     3.995    gcm_aes_instance/stage9/w_s8_sblock[107]
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[107]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.255     4.255 r  
                                                      0.000     4.255 r  clk (IN)
                         net (fo=0)                   0.000     4.255    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     5.257 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     5.302    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.302 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.959    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     1.208 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     1.472    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     1.532 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      2.439     3.971    gcm_aes_instance/stage9/clk_out
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[107]/C
                         clock pessimism              0.188     4.159    
                         clock uncertainty           -0.044     4.115    
                         FDRE (Setup_FDRE_C_D)        0.047     4.162    gcm_aes_instance/stage9/r_sblock_reg[107]
  -------------------------------------------------------------------
                         required time                          4.162    
                         arrival time                          -3.995    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage8/r_counter_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage9/r_sblock_reg[108]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.255ns  (w_clk_out_clk_wiz_gen rise@4.255ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        3.947ns  (logic 1.677ns (42.488%)  route 2.270ns (57.512%))
  Logic Levels:           23  (CARRY8=14 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.971 - 4.255 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.051ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      2.584     0.048    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_counter_reg[118]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage8/r_counter_reg[118]/Q
                         net (fo=1, unplaced)         0.132     0.283    gcm_aes_instance/stage8/r_counter[118]
                         LUT1 (Prop_LUT1_I0_O)        0.034     0.317 r  gcm_aes_instance/stage8/r_counter[111]_i_10/O
                         net (fo=1, unplaced)         0.000     0.317    gcm_aes_instance/stage8/r_counter[111]_i_10_n_0
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.354     0.671 r  gcm_aes_instance/stage8/r_counter_reg[111]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.671    gcm_aes_instance/stage8/r_counter_reg[111]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.702 r  gcm_aes_instance/stage8/r_counter_reg[103]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.702    gcm_aes_instance/stage8/r_counter_reg[103]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.733 r  gcm_aes_instance/stage8/r_counter_reg[95]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.733    gcm_aes_instance/stage8/r_counter_reg[95]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.764 r  gcm_aes_instance/stage8/r_counter_reg[87]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.764    gcm_aes_instance/stage8/r_counter_reg[87]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.795 r  gcm_aes_instance/stage8/r_counter_reg[79]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.795    gcm_aes_instance/stage8/r_counter_reg[79]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.826 r  gcm_aes_instance/stage8/r_counter_reg[71]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.826    gcm_aes_instance/stage8/r_counter_reg[71]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.857 r  gcm_aes_instance/stage8/r_counter_reg[63]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.857    gcm_aes_instance/stage8/r_counter_reg[63]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.888 r  gcm_aes_instance/stage8/r_counter_reg[55]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.888    gcm_aes_instance/stage8/r_counter_reg[55]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.919 r  gcm_aes_instance/stage8/r_counter_reg[47]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.919    gcm_aes_instance/stage8/r_counter_reg[47]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.950 r  gcm_aes_instance/stage8/r_counter_reg[39]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.950    gcm_aes_instance/stage8/r_counter_reg[39]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.981 r  gcm_aes_instance/stage8/r_counter_reg[31]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.981    gcm_aes_instance/stage8/r_counter_reg[31]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     1.012 r  gcm_aes_instance/stage8/r_counter_reg[23]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     1.012    gcm_aes_instance/stage8/r_counter_reg[23]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.168     1.180 r  gcm_aes_instance/stage8/r_counter_reg[15]_i_2/O[7]
                         net (fo=4, unplaced)         0.212     1.392    gcm_aes_instance/stage8/r_counter_reg[15]_i_2_n_8
                         LUT3 (Prop_LUT3_I0_O)        0.123     1.515 r  gcm_aes_instance/stage8/r_sblock[32]_i_34/O
                         net (fo=1, unplaced)         0.257     1.772    gcm_aes_instance/stage8/r_sblock[32]_i_34_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.316     2.088 r  gcm_aes_instance/stage8/r_sblock_reg[32]_i_12/CO[7]
                         net (fo=213, unplaced)       0.212     2.300    gcm_aes_instance/stage8/w_auth_input1
                         LUT6 (Prop_LUT6_I4_O)        0.034     2.334 r  gcm_aes_instance/stage8/r_sblock[56]_i_23/O
                         net (fo=126, unplaced)       0.315     2.649    gcm_aes_instance/stage8/r_sblock[56]_i_23_n_0
                         LUT4 (Prop_LUT4_I2_O)        0.034     2.683 r  gcm_aes_instance/stage8/r_sblock[108]_i_66/O
                         net (fo=1, unplaced)         0.224     2.907    gcm_aes_instance/stage8/r_sblock[108]_i_66_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     2.941 r  gcm_aes_instance/stage8/r_sblock[108]_i_57/O
                         net (fo=1, unplaced)         0.224     3.165    gcm_aes_instance/stage8/r_sblock[108]_i_57_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     3.199 r  gcm_aes_instance/stage8/r_sblock[108]_i_41/O
                         net (fo=1, unplaced)         0.224     3.423    gcm_aes_instance/stage8/r_sblock[108]_i_41_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     3.457 r  gcm_aes_instance/stage8/r_sblock[108]_i_20/O
                         net (fo=1, unplaced)         0.224     3.681    gcm_aes_instance/stage8/r_sblock[108]_i_20_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.034     3.715 r  gcm_aes_instance/stage8/r_sblock[108]_i_7/O
                         net (fo=1, unplaced)         0.224     3.939    gcm_aes_instance/stage8/r_sblock[108]_i_7_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     3.973 r  gcm_aes_instance/stage8/r_sblock[108]_i_1/O
                         net (fo=1, unplaced)         0.022     3.995    gcm_aes_instance/stage9/w_s8_sblock[108]
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[108]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.255     4.255 r  
                                                      0.000     4.255 r  clk (IN)
                         net (fo=0)                   0.000     4.255    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     5.257 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     5.302    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.302 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.959    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     1.208 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     1.472    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     1.532 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      2.439     3.971    gcm_aes_instance/stage9/clk_out
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[108]/C
                         clock pessimism              0.188     4.159    
                         clock uncertainty           -0.044     4.115    
                         FDRE (Setup_FDRE_C_D)        0.047     4.162    gcm_aes_instance/stage9/r_sblock_reg[108]
  -------------------------------------------------------------------
                         required time                          4.162    
                         arrival time                          -3.995    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage8/r_counter_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage9/r_sblock_reg[109]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.255ns  (w_clk_out_clk_wiz_gen rise@4.255ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        3.947ns  (logic 1.677ns (42.488%)  route 2.270ns (57.512%))
  Logic Levels:           23  (CARRY8=14 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.971 - 4.255 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.051ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      2.584     0.048    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_counter_reg[118]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage8/r_counter_reg[118]/Q
                         net (fo=1, unplaced)         0.132     0.283    gcm_aes_instance/stage8/r_counter[118]
                         LUT1 (Prop_LUT1_I0_O)        0.034     0.317 r  gcm_aes_instance/stage8/r_counter[111]_i_10/O
                         net (fo=1, unplaced)         0.000     0.317    gcm_aes_instance/stage8/r_counter[111]_i_10_n_0
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.354     0.671 r  gcm_aes_instance/stage8/r_counter_reg[111]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.671    gcm_aes_instance/stage8/r_counter_reg[111]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.702 r  gcm_aes_instance/stage8/r_counter_reg[103]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.702    gcm_aes_instance/stage8/r_counter_reg[103]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.733 r  gcm_aes_instance/stage8/r_counter_reg[95]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.733    gcm_aes_instance/stage8/r_counter_reg[95]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.764 r  gcm_aes_instance/stage8/r_counter_reg[87]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.764    gcm_aes_instance/stage8/r_counter_reg[87]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.795 r  gcm_aes_instance/stage8/r_counter_reg[79]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.795    gcm_aes_instance/stage8/r_counter_reg[79]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.826 r  gcm_aes_instance/stage8/r_counter_reg[71]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.826    gcm_aes_instance/stage8/r_counter_reg[71]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.857 r  gcm_aes_instance/stage8/r_counter_reg[63]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.857    gcm_aes_instance/stage8/r_counter_reg[63]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.888 r  gcm_aes_instance/stage8/r_counter_reg[55]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.888    gcm_aes_instance/stage8/r_counter_reg[55]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.919 r  gcm_aes_instance/stage8/r_counter_reg[47]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.919    gcm_aes_instance/stage8/r_counter_reg[47]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.950 r  gcm_aes_instance/stage8/r_counter_reg[39]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.950    gcm_aes_instance/stage8/r_counter_reg[39]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.981 r  gcm_aes_instance/stage8/r_counter_reg[31]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.981    gcm_aes_instance/stage8/r_counter_reg[31]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     1.012 r  gcm_aes_instance/stage8/r_counter_reg[23]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     1.012    gcm_aes_instance/stage8/r_counter_reg[23]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.168     1.180 r  gcm_aes_instance/stage8/r_counter_reg[15]_i_2/O[7]
                         net (fo=4, unplaced)         0.212     1.392    gcm_aes_instance/stage8/r_counter_reg[15]_i_2_n_8
                         LUT3 (Prop_LUT3_I0_O)        0.123     1.515 r  gcm_aes_instance/stage8/r_sblock[32]_i_34/O
                         net (fo=1, unplaced)         0.257     1.772    gcm_aes_instance/stage8/r_sblock[32]_i_34_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.316     2.088 r  gcm_aes_instance/stage8/r_sblock_reg[32]_i_12/CO[7]
                         net (fo=213, unplaced)       0.212     2.300    gcm_aes_instance/stage8/w_auth_input1
                         LUT6 (Prop_LUT6_I4_O)        0.034     2.334 r  gcm_aes_instance/stage8/r_sblock[6]_i_22/O
                         net (fo=128, unplaced)       0.315     2.649    gcm_aes_instance/stage8/p_0_in377_out_0[89]
                         LUT4 (Prop_LUT4_I2_O)        0.034     2.683 r  gcm_aes_instance/stage8/r_sblock[109]_i_65/O
                         net (fo=1, unplaced)         0.224     2.907    gcm_aes_instance/stage8/r_sblock[109]_i_65_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     2.941 r  gcm_aes_instance/stage8/r_sblock[109]_i_56/O
                         net (fo=1, unplaced)         0.224     3.165    gcm_aes_instance/stage8/r_sblock[109]_i_56_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     3.199 r  gcm_aes_instance/stage8/r_sblock[109]_i_35/O
                         net (fo=1, unplaced)         0.224     3.423    gcm_aes_instance/stage8/r_sblock[109]_i_35_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     3.457 r  gcm_aes_instance/stage8/r_sblock[109]_i_16/O
                         net (fo=1, unplaced)         0.224     3.681    gcm_aes_instance/stage8/r_sblock[109]_i_16_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.034     3.715 r  gcm_aes_instance/stage8/r_sblock[109]_i_4/O
                         net (fo=1, unplaced)         0.224     3.939    gcm_aes_instance/stage8/r_sblock[109]_i_4_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.034     3.973 r  gcm_aes_instance/stage8/r_sblock[109]_i_1/O
                         net (fo=1, unplaced)         0.022     3.995    gcm_aes_instance/stage9/w_s8_sblock[109]
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[109]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.255     4.255 r  
                                                      0.000     4.255 r  clk (IN)
                         net (fo=0)                   0.000     4.255    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     5.257 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     5.302    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.302 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.959    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     1.208 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     1.472    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     1.532 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      2.439     3.971    gcm_aes_instance/stage9/clk_out
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[109]/C
                         clock pessimism              0.188     4.159    
                         clock uncertainty           -0.044     4.115    
                         FDRE (Setup_FDRE_C_D)        0.047     4.162    gcm_aes_instance/stage9/r_sblock_reg[109]
  -------------------------------------------------------------------
                         required time                          4.162    
                         arrival time                          -3.995    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage8/r_counter_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage9/r_sblock_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.255ns  (w_clk_out_clk_wiz_gen rise@4.255ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        3.947ns  (logic 1.677ns (42.488%)  route 2.270ns (57.512%))
  Logic Levels:           23  (CARRY8=14 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.971 - 4.255 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.051ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      2.584     0.048    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_counter_reg[118]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage8/r_counter_reg[118]/Q
                         net (fo=1, unplaced)         0.132     0.283    gcm_aes_instance/stage8/r_counter[118]
                         LUT1 (Prop_LUT1_I0_O)        0.034     0.317 r  gcm_aes_instance/stage8/r_counter[111]_i_10/O
                         net (fo=1, unplaced)         0.000     0.317    gcm_aes_instance/stage8/r_counter[111]_i_10_n_0
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.354     0.671 r  gcm_aes_instance/stage8/r_counter_reg[111]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.671    gcm_aes_instance/stage8/r_counter_reg[111]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.702 r  gcm_aes_instance/stage8/r_counter_reg[103]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.702    gcm_aes_instance/stage8/r_counter_reg[103]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.733 r  gcm_aes_instance/stage8/r_counter_reg[95]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.733    gcm_aes_instance/stage8/r_counter_reg[95]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.764 r  gcm_aes_instance/stage8/r_counter_reg[87]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.764    gcm_aes_instance/stage8/r_counter_reg[87]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.795 r  gcm_aes_instance/stage8/r_counter_reg[79]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.795    gcm_aes_instance/stage8/r_counter_reg[79]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.826 r  gcm_aes_instance/stage8/r_counter_reg[71]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.826    gcm_aes_instance/stage8/r_counter_reg[71]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.857 r  gcm_aes_instance/stage8/r_counter_reg[63]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.857    gcm_aes_instance/stage8/r_counter_reg[63]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.888 r  gcm_aes_instance/stage8/r_counter_reg[55]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.888    gcm_aes_instance/stage8/r_counter_reg[55]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.919 r  gcm_aes_instance/stage8/r_counter_reg[47]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.919    gcm_aes_instance/stage8/r_counter_reg[47]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.950 r  gcm_aes_instance/stage8/r_counter_reg[39]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.950    gcm_aes_instance/stage8/r_counter_reg[39]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.981 r  gcm_aes_instance/stage8/r_counter_reg[31]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.981    gcm_aes_instance/stage8/r_counter_reg[31]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     1.012 r  gcm_aes_instance/stage8/r_counter_reg[23]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     1.012    gcm_aes_instance/stage8/r_counter_reg[23]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.168     1.180 r  gcm_aes_instance/stage8/r_counter_reg[15]_i_2/O[7]
                         net (fo=4, unplaced)         0.212     1.392    gcm_aes_instance/stage8/r_counter_reg[15]_i_2_n_8
                         LUT3 (Prop_LUT3_I0_O)        0.123     1.515 r  gcm_aes_instance/stage8/r_sblock[32]_i_34/O
                         net (fo=1, unplaced)         0.257     1.772    gcm_aes_instance/stage8/r_sblock[32]_i_34_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.316     2.088 r  gcm_aes_instance/stage8/r_sblock_reg[32]_i_12/CO[7]
                         net (fo=213, unplaced)       0.212     2.300    gcm_aes_instance/stage8/w_auth_input1
                         LUT6 (Prop_LUT6_I4_O)        0.034     2.334 r  gcm_aes_instance/stage8/r_sblock[33]_i_63/O
                         net (fo=128, unplaced)       0.315     2.649    gcm_aes_instance/stage8/p_0_in377_out_0[114]
                         LUT4 (Prop_LUT4_I3_O)        0.034     2.683 r  gcm_aes_instance/stage8/r_sblock[10]_i_77/O
                         net (fo=1, unplaced)         0.224     2.907    gcm_aes_instance/stage8/r_sblock[10]_i_77_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     2.941 r  gcm_aes_instance/stage8/r_sblock[10]_i_61/O
                         net (fo=1, unplaced)         0.224     3.165    gcm_aes_instance/stage8/r_sblock[10]_i_61_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.034     3.199 r  gcm_aes_instance/stage8/r_sblock[10]_i_41/O
                         net (fo=1, unplaced)         0.224     3.423    gcm_aes_instance/stage8/r_sblock[10]_i_41_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.034     3.457 r  gcm_aes_instance/stage8/r_sblock[10]_i_19/O
                         net (fo=1, unplaced)         0.224     3.681    gcm_aes_instance/stage8/r_sblock[10]_i_19_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     3.715 r  gcm_aes_instance/stage8/r_sblock[10]_i_4/O
                         net (fo=1, unplaced)         0.224     3.939    gcm_aes_instance/stage8/r_sblock[10]_i_4_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.034     3.973 r  gcm_aes_instance/stage8/r_sblock[10]_i_1/O
                         net (fo=1, unplaced)         0.022     3.995    gcm_aes_instance/stage9/w_s8_sblock[10]
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.255     4.255 r  
                                                      0.000     4.255 r  clk (IN)
                         net (fo=0)                   0.000     4.255    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     5.257 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     5.302    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.302 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.959    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     1.208 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     1.472    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     1.532 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      2.439     3.971    gcm_aes_instance/stage9/clk_out
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[10]/C
                         clock pessimism              0.188     4.159    
                         clock uncertainty           -0.044     4.115    
                         FDRE (Setup_FDRE_C_D)        0.047     4.162    gcm_aes_instance/stage9/r_sblock_reg[10]
  -------------------------------------------------------------------
                         required time                          4.162    
                         arrival time                          -3.995    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage8/r_counter_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage9/r_sblock_reg[111]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.255ns  (w_clk_out_clk_wiz_gen rise@4.255ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        3.947ns  (logic 1.677ns (42.488%)  route 2.270ns (57.512%))
  Logic Levels:           23  (CARRY8=14 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.971 - 4.255 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.051ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      2.584     0.048    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_counter_reg[118]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage8/r_counter_reg[118]/Q
                         net (fo=1, unplaced)         0.132     0.283    gcm_aes_instance/stage8/r_counter[118]
                         LUT1 (Prop_LUT1_I0_O)        0.034     0.317 r  gcm_aes_instance/stage8/r_counter[111]_i_10/O
                         net (fo=1, unplaced)         0.000     0.317    gcm_aes_instance/stage8/r_counter[111]_i_10_n_0
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.354     0.671 r  gcm_aes_instance/stage8/r_counter_reg[111]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.671    gcm_aes_instance/stage8/r_counter_reg[111]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.702 r  gcm_aes_instance/stage8/r_counter_reg[103]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.702    gcm_aes_instance/stage8/r_counter_reg[103]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.733 r  gcm_aes_instance/stage8/r_counter_reg[95]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.733    gcm_aes_instance/stage8/r_counter_reg[95]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.764 r  gcm_aes_instance/stage8/r_counter_reg[87]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.764    gcm_aes_instance/stage8/r_counter_reg[87]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.795 r  gcm_aes_instance/stage8/r_counter_reg[79]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.795    gcm_aes_instance/stage8/r_counter_reg[79]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.826 r  gcm_aes_instance/stage8/r_counter_reg[71]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.826    gcm_aes_instance/stage8/r_counter_reg[71]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.857 r  gcm_aes_instance/stage8/r_counter_reg[63]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.857    gcm_aes_instance/stage8/r_counter_reg[63]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.888 r  gcm_aes_instance/stage8/r_counter_reg[55]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.888    gcm_aes_instance/stage8/r_counter_reg[55]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.919 r  gcm_aes_instance/stage8/r_counter_reg[47]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.919    gcm_aes_instance/stage8/r_counter_reg[47]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.950 r  gcm_aes_instance/stage8/r_counter_reg[39]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.950    gcm_aes_instance/stage8/r_counter_reg[39]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.981 r  gcm_aes_instance/stage8/r_counter_reg[31]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.981    gcm_aes_instance/stage8/r_counter_reg[31]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     1.012 r  gcm_aes_instance/stage8/r_counter_reg[23]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     1.012    gcm_aes_instance/stage8/r_counter_reg[23]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.168     1.180 r  gcm_aes_instance/stage8/r_counter_reg[15]_i_2/O[7]
                         net (fo=4, unplaced)         0.212     1.392    gcm_aes_instance/stage8/r_counter_reg[15]_i_2_n_8
                         LUT3 (Prop_LUT3_I0_O)        0.123     1.515 r  gcm_aes_instance/stage8/r_sblock[32]_i_34/O
                         net (fo=1, unplaced)         0.257     1.772    gcm_aes_instance/stage8/r_sblock[32]_i_34_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.316     2.088 r  gcm_aes_instance/stage8/r_sblock_reg[32]_i_12/CO[7]
                         net (fo=213, unplaced)       0.212     2.300    gcm_aes_instance/stage8/w_auth_input1
                         LUT6 (Prop_LUT6_I4_O)        0.034     2.334 r  gcm_aes_instance/stage8/r_sblock[26]_i_58/O
                         net (fo=128, unplaced)       0.315     2.649    gcm_aes_instance/stage8/p_0_in377_out_0[113]
                         LUT4 (Prop_LUT4_I2_O)        0.034     2.683 r  gcm_aes_instance/stage8/r_sblock[111]_i_66/O
                         net (fo=1, unplaced)         0.224     2.907    gcm_aes_instance/stage8/r_sblock[111]_i_66_n_0
                         LUT5 (Prop_LUT5_I2_O)        0.034     2.941 r  gcm_aes_instance/stage8/r_sblock[111]_i_60/O
                         net (fo=1, unplaced)         0.224     3.165    gcm_aes_instance/stage8/r_sblock[111]_i_60_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     3.199 r  gcm_aes_instance/stage8/r_sblock[111]_i_41/O
                         net (fo=1, unplaced)         0.224     3.423    gcm_aes_instance/stage8/Z43_in[16]
                         LUT6 (Prop_LUT6_I4_O)        0.034     3.457 r  gcm_aes_instance/stage8/r_sblock[111]_i_19/O
                         net (fo=1, unplaced)         0.224     3.681    gcm_aes_instance/stage8/r_sblock[111]_i_19_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.034     3.715 r  gcm_aes_instance/stage8/r_sblock[111]_i_6/O
                         net (fo=1, unplaced)         0.224     3.939    gcm_aes_instance/stage8/r_sblock[111]_i_6_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.034     3.973 r  gcm_aes_instance/stage8/r_sblock[111]_i_1/O
                         net (fo=1, unplaced)         0.022     3.995    gcm_aes_instance/stage9/w_s8_sblock[111]
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[111]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.255     4.255 r  
                                                      0.000     4.255 r  clk (IN)
                         net (fo=0)                   0.000     4.255    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     5.257 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     5.302    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.302 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.959    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     1.208 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     1.472    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     1.532 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      2.439     3.971    gcm_aes_instance/stage9/clk_out
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[111]/C
                         clock pessimism              0.188     4.159    
                         clock uncertainty           -0.044     4.115    
                         FDRE (Setup_FDRE_C_D)        0.047     4.162    gcm_aes_instance/stage9/r_sblock_reg[111]
  -------------------------------------------------------------------
                         required time                          4.162    
                         arrival time                          -3.995    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage8/r_counter_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage9/r_sblock_reg[113]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.255ns  (w_clk_out_clk_wiz_gen rise@4.255ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        3.947ns  (logic 1.677ns (42.488%)  route 2.270ns (57.512%))
  Logic Levels:           23  (CARRY8=14 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.971 - 4.255 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.051ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      2.584     0.048    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_counter_reg[118]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage8/r_counter_reg[118]/Q
                         net (fo=1, unplaced)         0.132     0.283    gcm_aes_instance/stage8/r_counter[118]
                         LUT1 (Prop_LUT1_I0_O)        0.034     0.317 r  gcm_aes_instance/stage8/r_counter[111]_i_10/O
                         net (fo=1, unplaced)         0.000     0.317    gcm_aes_instance/stage8/r_counter[111]_i_10_n_0
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.354     0.671 r  gcm_aes_instance/stage8/r_counter_reg[111]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.671    gcm_aes_instance/stage8/r_counter_reg[111]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.702 r  gcm_aes_instance/stage8/r_counter_reg[103]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.702    gcm_aes_instance/stage8/r_counter_reg[103]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.733 r  gcm_aes_instance/stage8/r_counter_reg[95]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.733    gcm_aes_instance/stage8/r_counter_reg[95]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.764 r  gcm_aes_instance/stage8/r_counter_reg[87]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.764    gcm_aes_instance/stage8/r_counter_reg[87]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.795 r  gcm_aes_instance/stage8/r_counter_reg[79]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.795    gcm_aes_instance/stage8/r_counter_reg[79]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.826 r  gcm_aes_instance/stage8/r_counter_reg[71]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.826    gcm_aes_instance/stage8/r_counter_reg[71]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.857 r  gcm_aes_instance/stage8/r_counter_reg[63]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.857    gcm_aes_instance/stage8/r_counter_reg[63]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.888 r  gcm_aes_instance/stage8/r_counter_reg[55]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.888    gcm_aes_instance/stage8/r_counter_reg[55]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.919 r  gcm_aes_instance/stage8/r_counter_reg[47]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.919    gcm_aes_instance/stage8/r_counter_reg[47]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.950 r  gcm_aes_instance/stage8/r_counter_reg[39]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.950    gcm_aes_instance/stage8/r_counter_reg[39]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.981 r  gcm_aes_instance/stage8/r_counter_reg[31]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.981    gcm_aes_instance/stage8/r_counter_reg[31]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     1.012 r  gcm_aes_instance/stage8/r_counter_reg[23]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     1.012    gcm_aes_instance/stage8/r_counter_reg[23]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.168     1.180 r  gcm_aes_instance/stage8/r_counter_reg[15]_i_2/O[7]
                         net (fo=4, unplaced)         0.212     1.392    gcm_aes_instance/stage8/r_counter_reg[15]_i_2_n_8
                         LUT3 (Prop_LUT3_I0_O)        0.123     1.515 r  gcm_aes_instance/stage8/r_sblock[32]_i_34/O
                         net (fo=1, unplaced)         0.257     1.772    gcm_aes_instance/stage8/r_sblock[32]_i_34_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.316     2.088 r  gcm_aes_instance/stage8/r_sblock_reg[32]_i_12/CO[7]
                         net (fo=213, unplaced)       0.212     2.300    gcm_aes_instance/stage8/w_auth_input1
                         LUT6 (Prop_LUT6_I4_O)        0.034     2.334 r  gcm_aes_instance/stage8/r_sblock[33]_i_63/O
                         net (fo=128, unplaced)       0.315     2.649    gcm_aes_instance/stage8/p_0_in377_out_0[114]
                         LUT4 (Prop_LUT4_I2_O)        0.034     2.683 r  gcm_aes_instance/stage8/r_sblock[113]_i_65/O
                         net (fo=1, unplaced)         0.224     2.907    gcm_aes_instance/stage8/r_sblock[113]_i_65_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     2.941 r  gcm_aes_instance/stage8/r_sblock[113]_i_57/O
                         net (fo=1, unplaced)         0.224     3.165    gcm_aes_instance/stage8/r_sblock[113]_i_57_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     3.199 r  gcm_aes_instance/stage8/r_sblock[113]_i_30/O
                         net (fo=1, unplaced)         0.224     3.423    gcm_aes_instance/stage8/r_sblock[113]_i_30_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.034     3.457 r  gcm_aes_instance/stage8/r_sblock[113]_i_12/O
                         net (fo=1, unplaced)         0.224     3.681    gcm_aes_instance/stage8/r_sblock[113]_i_12_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.034     3.715 r  gcm_aes_instance/stage8/r_sblock[113]_i_4/O
                         net (fo=1, unplaced)         0.224     3.939    gcm_aes_instance/stage8/r_sblock[113]_i_4_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.034     3.973 r  gcm_aes_instance/stage8/r_sblock[113]_i_1/O
                         net (fo=1, unplaced)         0.022     3.995    gcm_aes_instance/stage9/w_s8_sblock[113]
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[113]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.255     4.255 r  
                                                      0.000     4.255 r  clk (IN)
                         net (fo=0)                   0.000     4.255    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     5.257 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     5.302    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.302 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.959    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     1.208 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     1.472    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     1.532 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      2.439     3.971    gcm_aes_instance/stage9/clk_out
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[113]/C
                         clock pessimism              0.188     4.159    
                         clock uncertainty           -0.044     4.115    
                         FDRE (Setup_FDRE_C_D)        0.047     4.162    gcm_aes_instance/stage9/r_sblock_reg[113]
  -------------------------------------------------------------------
                         required time                          4.162    
                         arrival time                          -3.995    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage8/r_counter_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage9/r_sblock_reg[114]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.255ns  (w_clk_out_clk_wiz_gen rise@4.255ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        3.947ns  (logic 1.677ns (42.488%)  route 2.270ns (57.512%))
  Logic Levels:           23  (CARRY8=14 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.971 - 4.255 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.051ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      2.584     0.048    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_counter_reg[118]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage8/r_counter_reg[118]/Q
                         net (fo=1, unplaced)         0.132     0.283    gcm_aes_instance/stage8/r_counter[118]
                         LUT1 (Prop_LUT1_I0_O)        0.034     0.317 r  gcm_aes_instance/stage8/r_counter[111]_i_10/O
                         net (fo=1, unplaced)         0.000     0.317    gcm_aes_instance/stage8/r_counter[111]_i_10_n_0
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.354     0.671 r  gcm_aes_instance/stage8/r_counter_reg[111]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.671    gcm_aes_instance/stage8/r_counter_reg[111]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.702 r  gcm_aes_instance/stage8/r_counter_reg[103]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.702    gcm_aes_instance/stage8/r_counter_reg[103]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.733 r  gcm_aes_instance/stage8/r_counter_reg[95]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.733    gcm_aes_instance/stage8/r_counter_reg[95]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.764 r  gcm_aes_instance/stage8/r_counter_reg[87]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.764    gcm_aes_instance/stage8/r_counter_reg[87]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.795 r  gcm_aes_instance/stage8/r_counter_reg[79]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.795    gcm_aes_instance/stage8/r_counter_reg[79]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.826 r  gcm_aes_instance/stage8/r_counter_reg[71]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.826    gcm_aes_instance/stage8/r_counter_reg[71]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.857 r  gcm_aes_instance/stage8/r_counter_reg[63]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.857    gcm_aes_instance/stage8/r_counter_reg[63]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.888 r  gcm_aes_instance/stage8/r_counter_reg[55]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.888    gcm_aes_instance/stage8/r_counter_reg[55]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.919 r  gcm_aes_instance/stage8/r_counter_reg[47]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.919    gcm_aes_instance/stage8/r_counter_reg[47]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.950 r  gcm_aes_instance/stage8/r_counter_reg[39]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.950    gcm_aes_instance/stage8/r_counter_reg[39]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.981 r  gcm_aes_instance/stage8/r_counter_reg[31]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.981    gcm_aes_instance/stage8/r_counter_reg[31]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     1.012 r  gcm_aes_instance/stage8/r_counter_reg[23]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     1.012    gcm_aes_instance/stage8/r_counter_reg[23]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.168     1.180 r  gcm_aes_instance/stage8/r_counter_reg[15]_i_2/O[7]
                         net (fo=4, unplaced)         0.212     1.392    gcm_aes_instance/stage8/r_counter_reg[15]_i_2_n_8
                         LUT3 (Prop_LUT3_I0_O)        0.123     1.515 r  gcm_aes_instance/stage8/r_sblock[32]_i_34/O
                         net (fo=1, unplaced)         0.257     1.772    gcm_aes_instance/stage8/r_sblock[32]_i_34_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.316     2.088 r  gcm_aes_instance/stage8/r_sblock_reg[32]_i_12/CO[7]
                         net (fo=213, unplaced)       0.212     2.300    gcm_aes_instance/stage8/w_auth_input1
                         LUT6 (Prop_LUT6_I4_O)        0.034     2.334 r  gcm_aes_instance/stage8/r_sblock[9]_i_55/O
                         net (fo=128, unplaced)       0.315     2.649    gcm_aes_instance/stage8/p_0_in377_out_0[105]
                         LUT4 (Prop_LUT4_I2_O)        0.034     2.683 r  gcm_aes_instance/stage8/r_sblock[114]_i_73/O
                         net (fo=1, unplaced)         0.224     2.907    gcm_aes_instance/stage8/r_sblock[114]_i_73_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     2.941 r  gcm_aes_instance/stage8/r_sblock[114]_i_57/O
                         net (fo=1, unplaced)         0.224     3.165    gcm_aes_instance/stage8/r_sblock[114]_i_57_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     3.199 r  gcm_aes_instance/stage8/r_sblock[114]_i_33/O
                         net (fo=1, unplaced)         0.224     3.423    gcm_aes_instance/stage8/r_sblock[114]_i_33_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     3.457 r  gcm_aes_instance/stage8/r_sblock[114]_i_9/O
                         net (fo=1, unplaced)         0.224     3.681    gcm_aes_instance/stage8/Z121_in[13]
                         LUT6 (Prop_LUT6_I3_O)        0.034     3.715 r  gcm_aes_instance/stage8/r_sblock[114]_i_2/O
                         net (fo=1, unplaced)         0.224     3.939    gcm_aes_instance/stage8/r_sblock[114]_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     3.973 r  gcm_aes_instance/stage8/r_sblock[114]_i_1/O
                         net (fo=1, unplaced)         0.022     3.995    gcm_aes_instance/stage9/w_s8_sblock[114]
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[114]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.255     4.255 r  
                                                      0.000     4.255 r  clk (IN)
                         net (fo=0)                   0.000     4.255    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     5.257 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     5.302    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.302 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.959    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     1.208 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     1.472    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     1.532 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      2.439     3.971    gcm_aes_instance/stage9/clk_out
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[114]/C
                         clock pessimism              0.188     4.159    
                         clock uncertainty           -0.044     4.115    
                         FDRE (Setup_FDRE_C_D)        0.047     4.162    gcm_aes_instance/stage9/r_sblock_reg[114]
  -------------------------------------------------------------------
                         required time                          4.162    
                         arrival time                          -3.995    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage8/r_counter_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage9/r_sblock_reg[115]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.255ns  (w_clk_out_clk_wiz_gen rise@4.255ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        3.947ns  (logic 1.677ns (42.488%)  route 2.270ns (57.512%))
  Logic Levels:           23  (CARRY8=14 LUT1=1 LUT3=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.971 - 4.255 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.051ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      2.584     0.048    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_counter_reg[118]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage8/r_counter_reg[118]/Q
                         net (fo=1, unplaced)         0.132     0.283    gcm_aes_instance/stage8/r_counter[118]
                         LUT1 (Prop_LUT1_I0_O)        0.034     0.317 r  gcm_aes_instance/stage8/r_counter[111]_i_10/O
                         net (fo=1, unplaced)         0.000     0.317    gcm_aes_instance/stage8/r_counter[111]_i_10_n_0
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.354     0.671 r  gcm_aes_instance/stage8/r_counter_reg[111]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.671    gcm_aes_instance/stage8/r_counter_reg[111]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.702 r  gcm_aes_instance/stage8/r_counter_reg[103]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.702    gcm_aes_instance/stage8/r_counter_reg[103]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.733 r  gcm_aes_instance/stage8/r_counter_reg[95]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.733    gcm_aes_instance/stage8/r_counter_reg[95]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.764 r  gcm_aes_instance/stage8/r_counter_reg[87]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.764    gcm_aes_instance/stage8/r_counter_reg[87]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.795 r  gcm_aes_instance/stage8/r_counter_reg[79]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.795    gcm_aes_instance/stage8/r_counter_reg[79]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.826 r  gcm_aes_instance/stage8/r_counter_reg[71]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.826    gcm_aes_instance/stage8/r_counter_reg[71]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.857 r  gcm_aes_instance/stage8/r_counter_reg[63]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.857    gcm_aes_instance/stage8/r_counter_reg[63]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.888 r  gcm_aes_instance/stage8/r_counter_reg[55]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.888    gcm_aes_instance/stage8/r_counter_reg[55]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.919 r  gcm_aes_instance/stage8/r_counter_reg[47]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.919    gcm_aes_instance/stage8/r_counter_reg[47]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.950 r  gcm_aes_instance/stage8/r_counter_reg[39]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.950    gcm_aes_instance/stage8/r_counter_reg[39]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.981 r  gcm_aes_instance/stage8/r_counter_reg[31]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.981    gcm_aes_instance/stage8/r_counter_reg[31]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     1.012 r  gcm_aes_instance/stage8/r_counter_reg[23]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     1.012    gcm_aes_instance/stage8/r_counter_reg[23]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.168     1.180 r  gcm_aes_instance/stage8/r_counter_reg[15]_i_2/O[7]
                         net (fo=4, unplaced)         0.212     1.392    gcm_aes_instance/stage8/r_counter_reg[15]_i_2_n_8
                         LUT3 (Prop_LUT3_I0_O)        0.123     1.515 r  gcm_aes_instance/stage8/r_sblock[32]_i_34/O
                         net (fo=1, unplaced)         0.257     1.772    gcm_aes_instance/stage8/r_sblock[32]_i_34_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.316     2.088 r  gcm_aes_instance/stage8/r_sblock_reg[32]_i_12/CO[7]
                         net (fo=213, unplaced)       0.212     2.300    gcm_aes_instance/stage8/w_auth_input1
                         LUT6 (Prop_LUT6_I4_O)        0.034     2.334 r  gcm_aes_instance/stage8/r_sblock[28]_i_63/O
                         net (fo=128, unplaced)       0.315     2.649    gcm_aes_instance/stage8/p_0_in377_out_0[122]
                         LUT4 (Prop_LUT4_I2_O)        0.034     2.683 r  gcm_aes_instance/stage8/r_sblock[115]_i_69/O
                         net (fo=1, unplaced)         0.224     2.907    gcm_aes_instance/stage8/r_sblock[115]_i_69_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     2.941 r  gcm_aes_instance/stage8/r_sblock[115]_i_58/O
                         net (fo=1, unplaced)         0.224     3.165    gcm_aes_instance/stage8/r_sblock[115]_i_58_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.034     3.199 r  gcm_aes_instance/stage8/r_sblock[115]_i_41/O
                         net (fo=1, unplaced)         0.224     3.423    gcm_aes_instance/stage8/r_sblock[115]_i_41_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.034     3.457 r  gcm_aes_instance/stage8/r_sblock[115]_i_21/O
                         net (fo=1, unplaced)         0.224     3.681    gcm_aes_instance/stage8/Z121_in[12]
                         LUT6 (Prop_LUT6_I5_O)        0.034     3.715 r  gcm_aes_instance/stage8/r_sblock[115]_i_6/O
                         net (fo=1, unplaced)         0.224     3.939    gcm_aes_instance/stage8/r_sblock[115]_i_6_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.034     3.973 r  gcm_aes_instance/stage8/r_sblock[115]_i_1/O
                         net (fo=1, unplaced)         0.022     3.995    gcm_aes_instance/stage9/w_s8_sblock[115]
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[115]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.255     4.255 r  
                                                      0.000     4.255 r  clk (IN)
                         net (fo=0)                   0.000     4.255    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     5.257 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     5.302    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.302 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.959    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     1.208 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     1.472    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     1.532 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      2.439     3.971    gcm_aes_instance/stage9/clk_out
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[115]/C
                         clock pessimism              0.188     4.159    
                         clock uncertainty           -0.044     4.115    
                         FDRE (Setup_FDRE_C_D)        0.047     4.162    gcm_aes_instance/stage9/r_sblock_reg[115]
  -------------------------------------------------------------------
                         required time                          4.162    
                         arrival time                          -3.995    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage8/r_counter_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage9/r_sblock_reg[118]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.255ns  (w_clk_out_clk_wiz_gen rise@4.255ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        3.947ns  (logic 1.677ns (42.488%)  route 2.270ns (57.512%))
  Logic Levels:           23  (CARRY8=14 LUT1=1 LUT3=1 LUT6=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.971 - 4.255 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.051ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      2.584     0.048    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_counter_reg[118]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage8/r_counter_reg[118]/Q
                         net (fo=1, unplaced)         0.132     0.283    gcm_aes_instance/stage8/r_counter[118]
                         LUT1 (Prop_LUT1_I0_O)        0.034     0.317 r  gcm_aes_instance/stage8/r_counter[111]_i_10/O
                         net (fo=1, unplaced)         0.000     0.317    gcm_aes_instance/stage8/r_counter[111]_i_10_n_0
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.354     0.671 r  gcm_aes_instance/stage8/r_counter_reg[111]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.671    gcm_aes_instance/stage8/r_counter_reg[111]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.702 r  gcm_aes_instance/stage8/r_counter_reg[103]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.702    gcm_aes_instance/stage8/r_counter_reg[103]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.733 r  gcm_aes_instance/stage8/r_counter_reg[95]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.733    gcm_aes_instance/stage8/r_counter_reg[95]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.764 r  gcm_aes_instance/stage8/r_counter_reg[87]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.764    gcm_aes_instance/stage8/r_counter_reg[87]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.795 r  gcm_aes_instance/stage8/r_counter_reg[79]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.795    gcm_aes_instance/stage8/r_counter_reg[79]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.826 r  gcm_aes_instance/stage8/r_counter_reg[71]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.826    gcm_aes_instance/stage8/r_counter_reg[71]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.857 r  gcm_aes_instance/stage8/r_counter_reg[63]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.857    gcm_aes_instance/stage8/r_counter_reg[63]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.888 r  gcm_aes_instance/stage8/r_counter_reg[55]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.888    gcm_aes_instance/stage8/r_counter_reg[55]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.919 r  gcm_aes_instance/stage8/r_counter_reg[47]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.919    gcm_aes_instance/stage8/r_counter_reg[47]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.950 r  gcm_aes_instance/stage8/r_counter_reg[39]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.950    gcm_aes_instance/stage8/r_counter_reg[39]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.981 r  gcm_aes_instance/stage8/r_counter_reg[31]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.981    gcm_aes_instance/stage8/r_counter_reg[31]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     1.012 r  gcm_aes_instance/stage8/r_counter_reg[23]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     1.012    gcm_aes_instance/stage8/r_counter_reg[23]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.168     1.180 r  gcm_aes_instance/stage8/r_counter_reg[15]_i_2/O[7]
                         net (fo=4, unplaced)         0.212     1.392    gcm_aes_instance/stage8/r_counter_reg[15]_i_2_n_8
                         LUT3 (Prop_LUT3_I0_O)        0.123     1.515 r  gcm_aes_instance/stage8/r_sblock[32]_i_34/O
                         net (fo=1, unplaced)         0.257     1.772    gcm_aes_instance/stage8/r_sblock[32]_i_34_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.316     2.088 r  gcm_aes_instance/stage8/r_sblock_reg[32]_i_12/CO[7]
                         net (fo=213, unplaced)       0.212     2.300    gcm_aes_instance/stage8/w_auth_input1
                         LUT6 (Prop_LUT6_I4_O)        0.034     2.334 r  gcm_aes_instance/stage8/r_sblock[4]_i_95/O
                         net (fo=128, unplaced)       0.315     2.649    gcm_aes_instance/stage8/p_0_in377_out_0[112]
                         LUT6 (Prop_LUT6_I5_O)        0.034     2.683 r  gcm_aes_instance/stage8/r_sblock[118]_i_65/O
                         net (fo=1, unplaced)         0.224     2.907    gcm_aes_instance/stage8/r_sblock[118]_i_65_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     2.941 r  gcm_aes_instance/stage8/r_sblock[118]_i_57/O
                         net (fo=1, unplaced)         0.224     3.165    gcm_aes_instance/stage8/r_sblock[118]_i_57_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     3.199 r  gcm_aes_instance/stage8/r_sblock[118]_i_41/O
                         net (fo=1, unplaced)         0.224     3.423    gcm_aes_instance/stage8/Z43_in[9]
                         LUT6 (Prop_LUT6_I3_O)        0.034     3.457 r  gcm_aes_instance/stage8/r_sblock[118]_i_19/O
                         net (fo=1, unplaced)         0.224     3.681    gcm_aes_instance/stage8/r_sblock[118]_i_19_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.034     3.715 r  gcm_aes_instance/stage8/r_sblock[118]_i_6/O
                         net (fo=1, unplaced)         0.224     3.939    gcm_aes_instance/stage8/r_sblock[118]_i_6_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.034     3.973 r  gcm_aes_instance/stage8/r_sblock[118]_i_1/O
                         net (fo=1, unplaced)         0.022     3.995    gcm_aes_instance/stage9/w_s8_sblock[118]
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[118]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.255     4.255 r  
                                                      0.000     4.255 r  clk (IN)
                         net (fo=0)                   0.000     4.255    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     5.257 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     5.302    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.302 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.959    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     1.208 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     1.472    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     1.532 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      2.439     3.971    gcm_aes_instance/stage9/clk_out
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[118]/C
                         clock pessimism              0.188     4.159    
                         clock uncertainty           -0.044     4.115    
                         FDRE (Setup_FDRE_C_D)        0.047     4.162    gcm_aes_instance/stage9/r_sblock_reg[118]
  -------------------------------------------------------------------
                         required time                          4.162    
                         arrival time                          -3.995    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage8/r_counter_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage9/r_sblock_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.255ns  (w_clk_out_clk_wiz_gen rise@4.255ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        3.947ns  (logic 1.677ns (42.488%)  route 2.270ns (57.512%))
  Logic Levels:           23  (CARRY8=14 LUT1=1 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.971 - 4.255 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.051ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      2.584     0.048    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_counter_reg[118]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage8/r_counter_reg[118]/Q
                         net (fo=1, unplaced)         0.132     0.283    gcm_aes_instance/stage8/r_counter[118]
                         LUT1 (Prop_LUT1_I0_O)        0.034     0.317 r  gcm_aes_instance/stage8/r_counter[111]_i_10/O
                         net (fo=1, unplaced)         0.000     0.317    gcm_aes_instance/stage8/r_counter[111]_i_10_n_0
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.354     0.671 r  gcm_aes_instance/stage8/r_counter_reg[111]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.671    gcm_aes_instance/stage8/r_counter_reg[111]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.702 r  gcm_aes_instance/stage8/r_counter_reg[103]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.702    gcm_aes_instance/stage8/r_counter_reg[103]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.733 r  gcm_aes_instance/stage8/r_counter_reg[95]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.733    gcm_aes_instance/stage8/r_counter_reg[95]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.764 r  gcm_aes_instance/stage8/r_counter_reg[87]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.764    gcm_aes_instance/stage8/r_counter_reg[87]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.795 r  gcm_aes_instance/stage8/r_counter_reg[79]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.795    gcm_aes_instance/stage8/r_counter_reg[79]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.826 r  gcm_aes_instance/stage8/r_counter_reg[71]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.826    gcm_aes_instance/stage8/r_counter_reg[71]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.857 r  gcm_aes_instance/stage8/r_counter_reg[63]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.857    gcm_aes_instance/stage8/r_counter_reg[63]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.888 r  gcm_aes_instance/stage8/r_counter_reg[55]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.888    gcm_aes_instance/stage8/r_counter_reg[55]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.919 r  gcm_aes_instance/stage8/r_counter_reg[47]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.919    gcm_aes_instance/stage8/r_counter_reg[47]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.950 r  gcm_aes_instance/stage8/r_counter_reg[39]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.950    gcm_aes_instance/stage8/r_counter_reg[39]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.981 r  gcm_aes_instance/stage8/r_counter_reg[31]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.981    gcm_aes_instance/stage8/r_counter_reg[31]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     1.012 r  gcm_aes_instance/stage8/r_counter_reg[23]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     1.012    gcm_aes_instance/stage8/r_counter_reg[23]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.168     1.180 r  gcm_aes_instance/stage8/r_counter_reg[15]_i_2/O[7]
                         net (fo=4, unplaced)         0.212     1.392    gcm_aes_instance/stage8/r_counter_reg[15]_i_2_n_8
                         LUT3 (Prop_LUT3_I0_O)        0.123     1.515 r  gcm_aes_instance/stage8/r_sblock[32]_i_34/O
                         net (fo=1, unplaced)         0.257     1.772    gcm_aes_instance/stage8/r_sblock[32]_i_34_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.316     2.088 r  gcm_aes_instance/stage8/r_sblock_reg[32]_i_12/CO[7]
                         net (fo=213, unplaced)       0.212     2.300    gcm_aes_instance/stage8/w_auth_input1
                         LUT6 (Prop_LUT6_I4_O)        0.034     2.334 r  gcm_aes_instance/stage8/r_sblock[28]_i_63/O
                         net (fo=128, unplaced)       0.315     2.649    gcm_aes_instance/stage8/p_0_in377_out_0[122]
                         LUT6 (Prop_LUT6_I3_O)        0.034     2.683 r  gcm_aes_instance/stage8/r_sblock[11]_i_75/O
                         net (fo=1, unplaced)         0.224     2.907    gcm_aes_instance/stage8/r_sblock[11]_i_75_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     2.941 r  gcm_aes_instance/stage8/r_sblock[11]_i_61/O
                         net (fo=1, unplaced)         0.224     3.165    gcm_aes_instance/stage8/r_sblock[11]_i_61_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     3.199 r  gcm_aes_instance/stage8/r_sblock[11]_i_46/O
                         net (fo=1, unplaced)         0.224     3.423    gcm_aes_instance/stage8/r_sblock[11]_i_46_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.034     3.457 r  gcm_aes_instance/stage8/r_sblock[11]_i_26/O
                         net (fo=1, unplaced)         0.224     3.681    gcm_aes_instance/stage8/r_sblock[11]_i_26_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.034     3.715 r  gcm_aes_instance/stage8/r_sblock[11]_i_5/O
                         net (fo=1, unplaced)         0.224     3.939    gcm_aes_instance/stage8/r_sblock[11]_i_5_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.034     3.973 r  gcm_aes_instance/stage8/r_sblock[11]_i_1/O
                         net (fo=1, unplaced)         0.022     3.995    gcm_aes_instance/stage9/w_s8_sblock[11]
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.255     4.255 r  
                                                      0.000     4.255 r  clk (IN)
                         net (fo=0)                   0.000     4.255    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     5.257 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     5.302    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.302 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.959    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     1.208 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     1.472    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     1.532 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      2.439     3.971    gcm_aes_instance/stage9/clk_out
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[11]/C
                         clock pessimism              0.188     4.159    
                         clock uncertainty           -0.044     4.115    
                         FDRE (Setup_FDRE_C_D)        0.047     4.162    gcm_aes_instance/stage9/r_sblock_reg[11]
  -------------------------------------------------------------------
                         required time                          4.162    
                         arrival time                          -3.995    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage8/r_counter_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage9/r_sblock_reg[122]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.255ns  (w_clk_out_clk_wiz_gen rise@4.255ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        3.947ns  (logic 1.677ns (42.488%)  route 2.270ns (57.512%))
  Logic Levels:           23  (CARRY8=14 LUT1=1 LUT3=1 LUT6=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.971 - 4.255 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.051ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      2.584     0.048    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_counter_reg[118]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage8/r_counter_reg[118]/Q
                         net (fo=1, unplaced)         0.132     0.283    gcm_aes_instance/stage8/r_counter[118]
                         LUT1 (Prop_LUT1_I0_O)        0.034     0.317 r  gcm_aes_instance/stage8/r_counter[111]_i_10/O
                         net (fo=1, unplaced)         0.000     0.317    gcm_aes_instance/stage8/r_counter[111]_i_10_n_0
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.354     0.671 r  gcm_aes_instance/stage8/r_counter_reg[111]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.671    gcm_aes_instance/stage8/r_counter_reg[111]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.702 r  gcm_aes_instance/stage8/r_counter_reg[103]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.702    gcm_aes_instance/stage8/r_counter_reg[103]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.733 r  gcm_aes_instance/stage8/r_counter_reg[95]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.733    gcm_aes_instance/stage8/r_counter_reg[95]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.764 r  gcm_aes_instance/stage8/r_counter_reg[87]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.764    gcm_aes_instance/stage8/r_counter_reg[87]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.795 r  gcm_aes_instance/stage8/r_counter_reg[79]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.795    gcm_aes_instance/stage8/r_counter_reg[79]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.826 r  gcm_aes_instance/stage8/r_counter_reg[71]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.826    gcm_aes_instance/stage8/r_counter_reg[71]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.857 r  gcm_aes_instance/stage8/r_counter_reg[63]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.857    gcm_aes_instance/stage8/r_counter_reg[63]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.888 r  gcm_aes_instance/stage8/r_counter_reg[55]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.888    gcm_aes_instance/stage8/r_counter_reg[55]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.919 r  gcm_aes_instance/stage8/r_counter_reg[47]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.919    gcm_aes_instance/stage8/r_counter_reg[47]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.950 r  gcm_aes_instance/stage8/r_counter_reg[39]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.950    gcm_aes_instance/stage8/r_counter_reg[39]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.981 r  gcm_aes_instance/stage8/r_counter_reg[31]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.981    gcm_aes_instance/stage8/r_counter_reg[31]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     1.012 r  gcm_aes_instance/stage8/r_counter_reg[23]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     1.012    gcm_aes_instance/stage8/r_counter_reg[23]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.168     1.180 r  gcm_aes_instance/stage8/r_counter_reg[15]_i_2/O[7]
                         net (fo=4, unplaced)         0.212     1.392    gcm_aes_instance/stage8/r_counter_reg[15]_i_2_n_8
                         LUT3 (Prop_LUT3_I0_O)        0.123     1.515 r  gcm_aes_instance/stage8/r_sblock[32]_i_34/O
                         net (fo=1, unplaced)         0.257     1.772    gcm_aes_instance/stage8/r_sblock[32]_i_34_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.316     2.088 r  gcm_aes_instance/stage8/r_sblock_reg[32]_i_12/CO[7]
                         net (fo=213, unplaced)       0.212     2.300    gcm_aes_instance/stage8/w_auth_input1
                         LUT6 (Prop_LUT6_I4_O)        0.034     2.334 r  gcm_aes_instance/stage8/r_sblock[5]_i_82/O
                         net (fo=128, unplaced)       0.315     2.649    gcm_aes_instance/stage8/p_0_in377_out_0[117]
                         LUT6 (Prop_LUT6_I5_O)        0.034     2.683 r  gcm_aes_instance/stage8/r_sblock[122]_i_68/O
                         net (fo=1, unplaced)         0.224     2.907    gcm_aes_instance/stage8/r_sblock[122]_i_68_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     2.941 r  gcm_aes_instance/stage8/r_sblock[122]_i_62/O
                         net (fo=1, unplaced)         0.224     3.165    gcm_aes_instance/stage8/r_sblock[122]_i_62_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     3.199 r  gcm_aes_instance/stage8/r_sblock[122]_i_43/O
                         net (fo=1, unplaced)         0.224     3.423    gcm_aes_instance/stage8/Z43_in[5]
                         LUT6 (Prop_LUT6_I4_O)        0.034     3.457 r  gcm_aes_instance/stage8/r_sblock[122]_i_18/O
                         net (fo=1, unplaced)         0.224     3.681    gcm_aes_instance/stage8/r_sblock[122]_i_18_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     3.715 r  gcm_aes_instance/stage8/r_sblock[122]_i_6/O
                         net (fo=1, unplaced)         0.224     3.939    gcm_aes_instance/stage8/r_sblock[122]_i_6_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.034     3.973 r  gcm_aes_instance/stage8/r_sblock[122]_i_1/O
                         net (fo=1, unplaced)         0.022     3.995    gcm_aes_instance/stage9/w_s8_sblock[122]
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[122]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.255     4.255 r  
                                                      0.000     4.255 r  clk (IN)
                         net (fo=0)                   0.000     4.255    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     5.257 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     5.302    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.302 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.959    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     1.208 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     1.472    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     1.532 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      2.439     3.971    gcm_aes_instance/stage9/clk_out
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[122]/C
                         clock pessimism              0.188     4.159    
                         clock uncertainty           -0.044     4.115    
                         FDRE (Setup_FDRE_C_D)        0.047     4.162    gcm_aes_instance/stage9/r_sblock_reg[122]
  -------------------------------------------------------------------
                         required time                          4.162    
                         arrival time                          -3.995    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage8/r_counter_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage9/r_sblock_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.255ns  (w_clk_out_clk_wiz_gen rise@4.255ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        3.947ns  (logic 1.677ns (42.488%)  route 2.270ns (57.512%))
  Logic Levels:           23  (CARRY8=14 LUT1=1 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.971 - 4.255 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.051ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      2.584     0.048    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_counter_reg[118]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage8/r_counter_reg[118]/Q
                         net (fo=1, unplaced)         0.132     0.283    gcm_aes_instance/stage8/r_counter[118]
                         LUT1 (Prop_LUT1_I0_O)        0.034     0.317 r  gcm_aes_instance/stage8/r_counter[111]_i_10/O
                         net (fo=1, unplaced)         0.000     0.317    gcm_aes_instance/stage8/r_counter[111]_i_10_n_0
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.354     0.671 r  gcm_aes_instance/stage8/r_counter_reg[111]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.671    gcm_aes_instance/stage8/r_counter_reg[111]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.702 r  gcm_aes_instance/stage8/r_counter_reg[103]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.702    gcm_aes_instance/stage8/r_counter_reg[103]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.733 r  gcm_aes_instance/stage8/r_counter_reg[95]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.733    gcm_aes_instance/stage8/r_counter_reg[95]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.764 r  gcm_aes_instance/stage8/r_counter_reg[87]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.764    gcm_aes_instance/stage8/r_counter_reg[87]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.795 r  gcm_aes_instance/stage8/r_counter_reg[79]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.795    gcm_aes_instance/stage8/r_counter_reg[79]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.826 r  gcm_aes_instance/stage8/r_counter_reg[71]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.826    gcm_aes_instance/stage8/r_counter_reg[71]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.857 r  gcm_aes_instance/stage8/r_counter_reg[63]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.857    gcm_aes_instance/stage8/r_counter_reg[63]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.888 r  gcm_aes_instance/stage8/r_counter_reg[55]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.888    gcm_aes_instance/stage8/r_counter_reg[55]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.919 r  gcm_aes_instance/stage8/r_counter_reg[47]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.919    gcm_aes_instance/stage8/r_counter_reg[47]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.950 r  gcm_aes_instance/stage8/r_counter_reg[39]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.950    gcm_aes_instance/stage8/r_counter_reg[39]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.981 r  gcm_aes_instance/stage8/r_counter_reg[31]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.981    gcm_aes_instance/stage8/r_counter_reg[31]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     1.012 r  gcm_aes_instance/stage8/r_counter_reg[23]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     1.012    gcm_aes_instance/stage8/r_counter_reg[23]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.168     1.180 r  gcm_aes_instance/stage8/r_counter_reg[15]_i_2/O[7]
                         net (fo=4, unplaced)         0.212     1.392    gcm_aes_instance/stage8/r_counter_reg[15]_i_2_n_8
                         LUT3 (Prop_LUT3_I0_O)        0.123     1.515 r  gcm_aes_instance/stage8/r_sblock[32]_i_34/O
                         net (fo=1, unplaced)         0.257     1.772    gcm_aes_instance/stage8/r_sblock[32]_i_34_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.316     2.088 r  gcm_aes_instance/stage8/r_sblock_reg[32]_i_12/CO[7]
                         net (fo=213, unplaced)       0.212     2.300    gcm_aes_instance/stage8/w_auth_input1
                         LUT6 (Prop_LUT6_I4_O)        0.034     2.334 r  gcm_aes_instance/stage8/r_sblock[5]_i_76/O
                         net (fo=128, unplaced)       0.315     2.649    gcm_aes_instance/stage8/p_0_in377_out_0[116]
                         LUT6 (Prop_LUT6_I4_O)        0.034     2.683 r  gcm_aes_instance/stage8/r_sblock[125]_i_64/O
                         net (fo=1, unplaced)         0.224     2.907    gcm_aes_instance/stage8/r_sblock[125]_i_64_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     2.941 r  gcm_aes_instance/stage8/r_sblock[125]_i_54/O
                         net (fo=1, unplaced)         0.224     3.165    gcm_aes_instance/stage8/r_sblock[125]_i_54_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.034     3.199 r  gcm_aes_instance/stage8/r_sblock[125]_i_29/O
                         net (fo=1, unplaced)         0.224     3.423    gcm_aes_instance/stage8/r_sblock[125]_i_29_n_0
                         LUT5 (Prop_LUT5_I3_O)        0.034     3.457 r  gcm_aes_instance/stage8/r_sblock[125]_i_13/O
                         net (fo=1, unplaced)         0.224     3.681    gcm_aes_instance/stage8/Z121_in[2]
                         LUT6 (Prop_LUT6_I3_O)        0.034     3.715 r  gcm_aes_instance/stage8/r_sblock[125]_i_4/O
                         net (fo=1, unplaced)         0.224     3.939    gcm_aes_instance/stage8/r_sblock[125]_i_4_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.034     3.973 r  gcm_aes_instance/stage8/r_sblock[125]_i_1/O
                         net (fo=1, unplaced)         0.022     3.995    gcm_aes_instance/stage9/w_s8_sblock[125]
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.255     4.255 r  
                                                      0.000     4.255 r  clk (IN)
                         net (fo=0)                   0.000     4.255    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     5.257 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     5.302    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.302 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.959    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     1.208 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     1.472    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     1.532 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      2.439     3.971    gcm_aes_instance/stage9/clk_out
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[125]/C
                         clock pessimism              0.188     4.159    
                         clock uncertainty           -0.044     4.115    
                         FDRE (Setup_FDRE_C_D)        0.047     4.162    gcm_aes_instance/stage9/r_sblock_reg[125]
  -------------------------------------------------------------------
                         required time                          4.162    
                         arrival time                          -3.995    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage8/r_counter_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage9/r_sblock_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.255ns  (w_clk_out_clk_wiz_gen rise@4.255ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        3.947ns  (logic 1.677ns (42.488%)  route 2.270ns (57.512%))
  Logic Levels:           23  (CARRY8=14 LUT1=1 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.971 - 4.255 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.051ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      2.584     0.048    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_counter_reg[118]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage8/r_counter_reg[118]/Q
                         net (fo=1, unplaced)         0.132     0.283    gcm_aes_instance/stage8/r_counter[118]
                         LUT1 (Prop_LUT1_I0_O)        0.034     0.317 r  gcm_aes_instance/stage8/r_counter[111]_i_10/O
                         net (fo=1, unplaced)         0.000     0.317    gcm_aes_instance/stage8/r_counter[111]_i_10_n_0
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.354     0.671 r  gcm_aes_instance/stage8/r_counter_reg[111]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.671    gcm_aes_instance/stage8/r_counter_reg[111]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.702 r  gcm_aes_instance/stage8/r_counter_reg[103]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.702    gcm_aes_instance/stage8/r_counter_reg[103]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.733 r  gcm_aes_instance/stage8/r_counter_reg[95]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.733    gcm_aes_instance/stage8/r_counter_reg[95]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.764 r  gcm_aes_instance/stage8/r_counter_reg[87]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.764    gcm_aes_instance/stage8/r_counter_reg[87]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.795 r  gcm_aes_instance/stage8/r_counter_reg[79]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.795    gcm_aes_instance/stage8/r_counter_reg[79]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.826 r  gcm_aes_instance/stage8/r_counter_reg[71]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.826    gcm_aes_instance/stage8/r_counter_reg[71]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.857 r  gcm_aes_instance/stage8/r_counter_reg[63]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.857    gcm_aes_instance/stage8/r_counter_reg[63]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.888 r  gcm_aes_instance/stage8/r_counter_reg[55]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.888    gcm_aes_instance/stage8/r_counter_reg[55]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.919 r  gcm_aes_instance/stage8/r_counter_reg[47]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.919    gcm_aes_instance/stage8/r_counter_reg[47]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.950 r  gcm_aes_instance/stage8/r_counter_reg[39]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.950    gcm_aes_instance/stage8/r_counter_reg[39]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.981 r  gcm_aes_instance/stage8/r_counter_reg[31]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.981    gcm_aes_instance/stage8/r_counter_reg[31]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     1.012 r  gcm_aes_instance/stage8/r_counter_reg[23]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     1.012    gcm_aes_instance/stage8/r_counter_reg[23]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.168     1.180 r  gcm_aes_instance/stage8/r_counter_reg[15]_i_2/O[7]
                         net (fo=4, unplaced)         0.212     1.392    gcm_aes_instance/stage8/r_counter_reg[15]_i_2_n_8
                         LUT3 (Prop_LUT3_I0_O)        0.123     1.515 r  gcm_aes_instance/stage8/r_sblock[32]_i_34/O
                         net (fo=1, unplaced)         0.257     1.772    gcm_aes_instance/stage8/r_sblock[32]_i_34_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.316     2.088 r  gcm_aes_instance/stage8/r_sblock_reg[32]_i_12/CO[7]
                         net (fo=213, unplaced)       0.212     2.300    gcm_aes_instance/stage8/w_auth_input1
                         LUT6 (Prop_LUT6_I4_O)        0.034     2.334 r  gcm_aes_instance/stage8/r_sblock[3]_i_65/O
                         net (fo=128, unplaced)       0.315     2.649    gcm_aes_instance/stage8/p_0_in377_out_0[92]
                         LUT5 (Prop_LUT5_I0_O)        0.034     2.683 r  gcm_aes_instance/stage8/r_sblock[14]_i_78/O
                         net (fo=1, unplaced)         0.224     2.907    gcm_aes_instance/stage8/r_sblock[14]_i_78_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     2.941 r  gcm_aes_instance/stage8/r_sblock[14]_i_73/O
                         net (fo=1, unplaced)         0.224     3.165    gcm_aes_instance/stage8/r_sblock[14]_i_73_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.034     3.199 r  gcm_aes_instance/stage8/r_sblock[14]_i_61/O
                         net (fo=1, unplaced)         0.224     3.423    gcm_aes_instance/stage8/r_sblock[14]_i_61_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     3.457 r  gcm_aes_instance/stage8/r_sblock[14]_i_35/O
                         net (fo=1, unplaced)         0.224     3.681    gcm_aes_instance/stage8/r_sblock[14]_i_35_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.034     3.715 r  gcm_aes_instance/stage8/r_sblock[14]_i_7/O
                         net (fo=1, unplaced)         0.224     3.939    gcm_aes_instance/stage8/r_sblock[14]_i_7_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     3.973 r  gcm_aes_instance/stage8/r_sblock[14]_i_1/O
                         net (fo=1, unplaced)         0.022     3.995    gcm_aes_instance/stage9/w_s8_sblock[14]
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.255     4.255 r  
                                                      0.000     4.255 r  clk (IN)
                         net (fo=0)                   0.000     4.255    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     5.257 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     5.302    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.302 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.959    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     1.208 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     1.472    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     1.532 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      2.439     3.971    gcm_aes_instance/stage9/clk_out
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[14]/C
                         clock pessimism              0.188     4.159    
                         clock uncertainty           -0.044     4.115    
                         FDRE (Setup_FDRE_C_D)        0.047     4.162    gcm_aes_instance/stage9/r_sblock_reg[14]
  -------------------------------------------------------------------
                         required time                          4.162    
                         arrival time                          -3.995    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage8/r_counter_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage9/r_sblock_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.255ns  (w_clk_out_clk_wiz_gen rise@4.255ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        3.947ns  (logic 1.677ns (42.488%)  route 2.270ns (57.512%))
  Logic Levels:           23  (CARRY8=14 LUT1=1 LUT3=1 LUT6=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.971 - 4.255 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.051ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      2.584     0.048    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_counter_reg[118]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage8/r_counter_reg[118]/Q
                         net (fo=1, unplaced)         0.132     0.283    gcm_aes_instance/stage8/r_counter[118]
                         LUT1 (Prop_LUT1_I0_O)        0.034     0.317 r  gcm_aes_instance/stage8/r_counter[111]_i_10/O
                         net (fo=1, unplaced)         0.000     0.317    gcm_aes_instance/stage8/r_counter[111]_i_10_n_0
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.354     0.671 r  gcm_aes_instance/stage8/r_counter_reg[111]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.671    gcm_aes_instance/stage8/r_counter_reg[111]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.702 r  gcm_aes_instance/stage8/r_counter_reg[103]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.702    gcm_aes_instance/stage8/r_counter_reg[103]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.733 r  gcm_aes_instance/stage8/r_counter_reg[95]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.733    gcm_aes_instance/stage8/r_counter_reg[95]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.764 r  gcm_aes_instance/stage8/r_counter_reg[87]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.764    gcm_aes_instance/stage8/r_counter_reg[87]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.795 r  gcm_aes_instance/stage8/r_counter_reg[79]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.795    gcm_aes_instance/stage8/r_counter_reg[79]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.826 r  gcm_aes_instance/stage8/r_counter_reg[71]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.826    gcm_aes_instance/stage8/r_counter_reg[71]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.857 r  gcm_aes_instance/stage8/r_counter_reg[63]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.857    gcm_aes_instance/stage8/r_counter_reg[63]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.888 r  gcm_aes_instance/stage8/r_counter_reg[55]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.888    gcm_aes_instance/stage8/r_counter_reg[55]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.919 r  gcm_aes_instance/stage8/r_counter_reg[47]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.919    gcm_aes_instance/stage8/r_counter_reg[47]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.950 r  gcm_aes_instance/stage8/r_counter_reg[39]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.950    gcm_aes_instance/stage8/r_counter_reg[39]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.981 r  gcm_aes_instance/stage8/r_counter_reg[31]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.981    gcm_aes_instance/stage8/r_counter_reg[31]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     1.012 r  gcm_aes_instance/stage8/r_counter_reg[23]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     1.012    gcm_aes_instance/stage8/r_counter_reg[23]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.168     1.180 r  gcm_aes_instance/stage8/r_counter_reg[15]_i_2/O[7]
                         net (fo=4, unplaced)         0.212     1.392    gcm_aes_instance/stage8/r_counter_reg[15]_i_2_n_8
                         LUT3 (Prop_LUT3_I0_O)        0.123     1.515 r  gcm_aes_instance/stage8/r_sblock[32]_i_34/O
                         net (fo=1, unplaced)         0.257     1.772    gcm_aes_instance/stage8/r_sblock[32]_i_34_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.316     2.088 r  gcm_aes_instance/stage8/r_sblock_reg[32]_i_12/CO[7]
                         net (fo=213, unplaced)       0.212     2.300    gcm_aes_instance/stage8/w_auth_input1
                         LUT6 (Prop_LUT6_I4_O)        0.034     2.334 r  gcm_aes_instance/stage8/r_sblock[28]_i_62/O
                         net (fo=128, unplaced)       0.315     2.649    gcm_aes_instance/stage8/p_0_in377_out_0[121]
                         LUT6 (Prop_LUT6_I4_O)        0.034     2.683 r  gcm_aes_instance/stage8/r_sblock[18]_i_69/O
                         net (fo=1, unplaced)         0.224     2.907    gcm_aes_instance/stage8/r_sblock[18]_i_69_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     2.941 r  gcm_aes_instance/stage8/r_sblock[18]_i_59/O
                         net (fo=1, unplaced)         0.224     3.165    gcm_aes_instance/stage8/r_sblock[18]_i_59_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.034     3.199 r  gcm_aes_instance/stage8/r_sblock[18]_i_46/O
                         net (fo=1, unplaced)         0.224     3.423    gcm_aes_instance/stage8/r_sblock[18]_i_46_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.034     3.457 r  gcm_aes_instance/stage8/r_sblock[18]_i_21/O
                         net (fo=1, unplaced)         0.224     3.681    gcm_aes_instance/stage8/r_sblock[18]_i_21_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.034     3.715 r  gcm_aes_instance/stage8/r_sblock[18]_i_4/O
                         net (fo=1, unplaced)         0.224     3.939    gcm_aes_instance/stage8/r_sblock[18]_i_4_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.034     3.973 r  gcm_aes_instance/stage8/r_sblock[18]_i_1/O
                         net (fo=1, unplaced)         0.022     3.995    gcm_aes_instance/stage9/w_s8_sblock[18]
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.255     4.255 r  
                                                      0.000     4.255 r  clk (IN)
                         net (fo=0)                   0.000     4.255    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     5.257 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     5.302    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.302 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.959    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     1.208 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     1.472    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     1.532 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      2.439     3.971    gcm_aes_instance/stage9/clk_out
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[18]/C
                         clock pessimism              0.188     4.159    
                         clock uncertainty           -0.044     4.115    
                         FDRE (Setup_FDRE_C_D)        0.047     4.162    gcm_aes_instance/stage9/r_sblock_reg[18]
  -------------------------------------------------------------------
                         required time                          4.162    
                         arrival time                          -3.995    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage8/r_counter_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage9/r_sblock_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.255ns  (w_clk_out_clk_wiz_gen rise@4.255ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        3.947ns  (logic 1.677ns (42.488%)  route 2.270ns (57.512%))
  Logic Levels:           23  (CARRY8=14 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.971 - 4.255 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.051ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      2.584     0.048    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_counter_reg[118]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage8/r_counter_reg[118]/Q
                         net (fo=1, unplaced)         0.132     0.283    gcm_aes_instance/stage8/r_counter[118]
                         LUT1 (Prop_LUT1_I0_O)        0.034     0.317 r  gcm_aes_instance/stage8/r_counter[111]_i_10/O
                         net (fo=1, unplaced)         0.000     0.317    gcm_aes_instance/stage8/r_counter[111]_i_10_n_0
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.354     0.671 r  gcm_aes_instance/stage8/r_counter_reg[111]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.671    gcm_aes_instance/stage8/r_counter_reg[111]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.702 r  gcm_aes_instance/stage8/r_counter_reg[103]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.702    gcm_aes_instance/stage8/r_counter_reg[103]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.733 r  gcm_aes_instance/stage8/r_counter_reg[95]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.733    gcm_aes_instance/stage8/r_counter_reg[95]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.764 r  gcm_aes_instance/stage8/r_counter_reg[87]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.764    gcm_aes_instance/stage8/r_counter_reg[87]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.795 r  gcm_aes_instance/stage8/r_counter_reg[79]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.795    gcm_aes_instance/stage8/r_counter_reg[79]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.826 r  gcm_aes_instance/stage8/r_counter_reg[71]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.826    gcm_aes_instance/stage8/r_counter_reg[71]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.857 r  gcm_aes_instance/stage8/r_counter_reg[63]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.857    gcm_aes_instance/stage8/r_counter_reg[63]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.888 r  gcm_aes_instance/stage8/r_counter_reg[55]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.888    gcm_aes_instance/stage8/r_counter_reg[55]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.919 r  gcm_aes_instance/stage8/r_counter_reg[47]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.919    gcm_aes_instance/stage8/r_counter_reg[47]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.950 r  gcm_aes_instance/stage8/r_counter_reg[39]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.950    gcm_aes_instance/stage8/r_counter_reg[39]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.981 r  gcm_aes_instance/stage8/r_counter_reg[31]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.981    gcm_aes_instance/stage8/r_counter_reg[31]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     1.012 r  gcm_aes_instance/stage8/r_counter_reg[23]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     1.012    gcm_aes_instance/stage8/r_counter_reg[23]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.168     1.180 r  gcm_aes_instance/stage8/r_counter_reg[15]_i_2/O[7]
                         net (fo=4, unplaced)         0.212     1.392    gcm_aes_instance/stage8/r_counter_reg[15]_i_2_n_8
                         LUT3 (Prop_LUT3_I0_O)        0.123     1.515 r  gcm_aes_instance/stage8/r_sblock[32]_i_34/O
                         net (fo=1, unplaced)         0.257     1.772    gcm_aes_instance/stage8/r_sblock[32]_i_34_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.316     2.088 r  gcm_aes_instance/stage8/r_sblock_reg[32]_i_12/CO[7]
                         net (fo=213, unplaced)       0.212     2.300    gcm_aes_instance/stage8/w_auth_input1
                         LUT6 (Prop_LUT6_I4_O)        0.034     2.334 r  gcm_aes_instance/stage8/r_sblock[7]_i_52/O
                         net (fo=128, unplaced)       0.315     2.649    gcm_aes_instance/stage8/p_0_in377_out_0[100]
                         LUT4 (Prop_LUT4_I3_O)        0.034     2.683 r  gcm_aes_instance/stage8/r_sblock[19]_i_70/O
                         net (fo=1, unplaced)         0.224     2.907    gcm_aes_instance/stage8/r_sblock[19]_i_70_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     2.941 r  gcm_aes_instance/stage8/r_sblock[19]_i_55/O
                         net (fo=1, unplaced)         0.224     3.165    gcm_aes_instance/stage8/r_sblock[19]_i_55_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     3.199 r  gcm_aes_instance/stage8/r_sblock[19]_i_36/O
                         net (fo=1, unplaced)         0.224     3.423    gcm_aes_instance/stage8/r_sblock[19]_i_36_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.034     3.457 r  gcm_aes_instance/stage8/r_sblock[19]_i_21/O
                         net (fo=1, unplaced)         0.224     3.681    gcm_aes_instance/stage8/r_sblock[19]_i_21_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.034     3.715 r  gcm_aes_instance/stage8/r_sblock[19]_i_6/O
                         net (fo=1, unplaced)         0.224     3.939    gcm_aes_instance/stage8/r_sblock[19]_i_6_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.034     3.973 r  gcm_aes_instance/stage8/r_sblock[19]_i_1/O
                         net (fo=1, unplaced)         0.022     3.995    gcm_aes_instance/stage9/w_s8_sblock[19]
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.255     4.255 r  
                                                      0.000     4.255 r  clk (IN)
                         net (fo=0)                   0.000     4.255    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     5.257 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     5.302    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.302 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.959    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     1.208 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     1.472    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     1.532 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      2.439     3.971    gcm_aes_instance/stage9/clk_out
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[19]/C
                         clock pessimism              0.188     4.159    
                         clock uncertainty           -0.044     4.115    
                         FDRE (Setup_FDRE_C_D)        0.047     4.162    gcm_aes_instance/stage9/r_sblock_reg[19]
  -------------------------------------------------------------------
                         required time                          4.162    
                         arrival time                          -3.995    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage8/r_counter_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage9/r_sblock_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.255ns  (w_clk_out_clk_wiz_gen rise@4.255ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        3.947ns  (logic 1.677ns (42.488%)  route 2.270ns (57.512%))
  Logic Levels:           23  (CARRY8=14 LUT1=1 LUT3=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.971 - 4.255 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.051ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      2.584     0.048    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_counter_reg[118]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage8/r_counter_reg[118]/Q
                         net (fo=1, unplaced)         0.132     0.283    gcm_aes_instance/stage8/r_counter[118]
                         LUT1 (Prop_LUT1_I0_O)        0.034     0.317 r  gcm_aes_instance/stage8/r_counter[111]_i_10/O
                         net (fo=1, unplaced)         0.000     0.317    gcm_aes_instance/stage8/r_counter[111]_i_10_n_0
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.354     0.671 r  gcm_aes_instance/stage8/r_counter_reg[111]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.671    gcm_aes_instance/stage8/r_counter_reg[111]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.702 r  gcm_aes_instance/stage8/r_counter_reg[103]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.702    gcm_aes_instance/stage8/r_counter_reg[103]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.733 r  gcm_aes_instance/stage8/r_counter_reg[95]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.733    gcm_aes_instance/stage8/r_counter_reg[95]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.764 r  gcm_aes_instance/stage8/r_counter_reg[87]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.764    gcm_aes_instance/stage8/r_counter_reg[87]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.795 r  gcm_aes_instance/stage8/r_counter_reg[79]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.795    gcm_aes_instance/stage8/r_counter_reg[79]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.826 r  gcm_aes_instance/stage8/r_counter_reg[71]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.826    gcm_aes_instance/stage8/r_counter_reg[71]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.857 r  gcm_aes_instance/stage8/r_counter_reg[63]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.857    gcm_aes_instance/stage8/r_counter_reg[63]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.888 r  gcm_aes_instance/stage8/r_counter_reg[55]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.888    gcm_aes_instance/stage8/r_counter_reg[55]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.919 r  gcm_aes_instance/stage8/r_counter_reg[47]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.919    gcm_aes_instance/stage8/r_counter_reg[47]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.950 r  gcm_aes_instance/stage8/r_counter_reg[39]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.950    gcm_aes_instance/stage8/r_counter_reg[39]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.981 r  gcm_aes_instance/stage8/r_counter_reg[31]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.981    gcm_aes_instance/stage8/r_counter_reg[31]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     1.012 r  gcm_aes_instance/stage8/r_counter_reg[23]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     1.012    gcm_aes_instance/stage8/r_counter_reg[23]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.168     1.180 r  gcm_aes_instance/stage8/r_counter_reg[15]_i_2/O[7]
                         net (fo=4, unplaced)         0.212     1.392    gcm_aes_instance/stage8/r_counter_reg[15]_i_2_n_8
                         LUT3 (Prop_LUT3_I0_O)        0.123     1.515 r  gcm_aes_instance/stage8/r_sblock[32]_i_34/O
                         net (fo=1, unplaced)         0.257     1.772    gcm_aes_instance/stage8/r_sblock[32]_i_34_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.316     2.088 r  gcm_aes_instance/stage8/r_sblock_reg[32]_i_12/CO[7]
                         net (fo=213, unplaced)       0.212     2.300    gcm_aes_instance/stage8/w_auth_input1
                         LUT6 (Prop_LUT6_I4_O)        0.034     2.334 r  gcm_aes_instance/stage8/r_sblock[124]_i_46/O
                         net (fo=128, unplaced)       0.315     2.649    gcm_aes_instance/stage8/p_0_in377_out_0[127]
                         LUT4 (Prop_LUT4_I2_O)        0.034     2.683 r  gcm_aes_instance/stage8/r_sblock[20]_i_73/O
                         net (fo=1, unplaced)         0.224     2.907    gcm_aes_instance/stage8/r_sblock[20]_i_73_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     2.941 r  gcm_aes_instance/stage8/r_sblock[20]_i_65/O
                         net (fo=1, unplaced)         0.224     3.165    gcm_aes_instance/stage8/r_sblock[20]_i_65_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     3.199 r  gcm_aes_instance/stage8/r_sblock[20]_i_44/O
                         net (fo=1, unplaced)         0.224     3.423    gcm_aes_instance/stage8/r_sblock[20]_i_44_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.034     3.457 r  gcm_aes_instance/stage8/r_sblock[20]_i_21/O
                         net (fo=1, unplaced)         0.224     3.681    gcm_aes_instance/stage8/r_sblock[20]_i_21_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.034     3.715 r  gcm_aes_instance/stage8/r_sblock[20]_i_5/O
                         net (fo=1, unplaced)         0.224     3.939    gcm_aes_instance/stage8/r_sblock[20]_i_5_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.034     3.973 r  gcm_aes_instance/stage8/r_sblock[20]_i_1/O
                         net (fo=1, unplaced)         0.022     3.995    gcm_aes_instance/stage9/w_s8_sblock[20]
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.255     4.255 r  
                                                      0.000     4.255 r  clk (IN)
                         net (fo=0)                   0.000     4.255    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     5.257 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     5.302    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.302 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.959    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     1.208 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     1.472    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     1.532 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      2.439     3.971    gcm_aes_instance/stage9/clk_out
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[20]/C
                         clock pessimism              0.188     4.159    
                         clock uncertainty           -0.044     4.115    
                         FDRE (Setup_FDRE_C_D)        0.047     4.162    gcm_aes_instance/stage9/r_sblock_reg[20]
  -------------------------------------------------------------------
                         required time                          4.162    
                         arrival time                          -3.995    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage8/r_counter_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage9/r_sblock_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.255ns  (w_clk_out_clk_wiz_gen rise@4.255ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        3.947ns  (logic 1.677ns (42.488%)  route 2.270ns (57.512%))
  Logic Levels:           23  (CARRY8=14 LUT1=1 LUT3=1 LUT6=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.971 - 4.255 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.051ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      2.584     0.048    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_counter_reg[118]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage8/r_counter_reg[118]/Q
                         net (fo=1, unplaced)         0.132     0.283    gcm_aes_instance/stage8/r_counter[118]
                         LUT1 (Prop_LUT1_I0_O)        0.034     0.317 r  gcm_aes_instance/stage8/r_counter[111]_i_10/O
                         net (fo=1, unplaced)         0.000     0.317    gcm_aes_instance/stage8/r_counter[111]_i_10_n_0
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.354     0.671 r  gcm_aes_instance/stage8/r_counter_reg[111]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.671    gcm_aes_instance/stage8/r_counter_reg[111]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.702 r  gcm_aes_instance/stage8/r_counter_reg[103]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.702    gcm_aes_instance/stage8/r_counter_reg[103]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.733 r  gcm_aes_instance/stage8/r_counter_reg[95]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.733    gcm_aes_instance/stage8/r_counter_reg[95]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.764 r  gcm_aes_instance/stage8/r_counter_reg[87]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.764    gcm_aes_instance/stage8/r_counter_reg[87]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.795 r  gcm_aes_instance/stage8/r_counter_reg[79]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.795    gcm_aes_instance/stage8/r_counter_reg[79]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.826 r  gcm_aes_instance/stage8/r_counter_reg[71]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.826    gcm_aes_instance/stage8/r_counter_reg[71]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.857 r  gcm_aes_instance/stage8/r_counter_reg[63]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.857    gcm_aes_instance/stage8/r_counter_reg[63]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.888 r  gcm_aes_instance/stage8/r_counter_reg[55]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.888    gcm_aes_instance/stage8/r_counter_reg[55]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.919 r  gcm_aes_instance/stage8/r_counter_reg[47]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.919    gcm_aes_instance/stage8/r_counter_reg[47]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.950 r  gcm_aes_instance/stage8/r_counter_reg[39]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.950    gcm_aes_instance/stage8/r_counter_reg[39]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.981 r  gcm_aes_instance/stage8/r_counter_reg[31]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.981    gcm_aes_instance/stage8/r_counter_reg[31]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     1.012 r  gcm_aes_instance/stage8/r_counter_reg[23]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     1.012    gcm_aes_instance/stage8/r_counter_reg[23]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.168     1.180 r  gcm_aes_instance/stage8/r_counter_reg[15]_i_2/O[7]
                         net (fo=4, unplaced)         0.212     1.392    gcm_aes_instance/stage8/r_counter_reg[15]_i_2_n_8
                         LUT3 (Prop_LUT3_I0_O)        0.123     1.515 r  gcm_aes_instance/stage8/r_sblock[32]_i_34/O
                         net (fo=1, unplaced)         0.257     1.772    gcm_aes_instance/stage8/r_sblock[32]_i_34_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.316     2.088 r  gcm_aes_instance/stage8/r_sblock_reg[32]_i_12/CO[7]
                         net (fo=213, unplaced)       0.212     2.300    gcm_aes_instance/stage8/w_auth_input1
                         LUT6 (Prop_LUT6_I4_O)        0.034     2.334 r  gcm_aes_instance/stage8/r_sblock[124]_i_45/O
                         net (fo=128, unplaced)       0.315     2.649    gcm_aes_instance/stage8/p_0_in377_out_0[126]
                         LUT6 (Prop_LUT6_I5_O)        0.034     2.683 r  gcm_aes_instance/stage8/r_sblock[21]_i_66/O
                         net (fo=1, unplaced)         0.224     2.907    gcm_aes_instance/stage8/r_sblock[21]_i_66_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     2.941 r  gcm_aes_instance/stage8/r_sblock[21]_i_50/O
                         net (fo=1, unplaced)         0.224     3.165    gcm_aes_instance/stage8/r_sblock[21]_i_50_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.034     3.199 r  gcm_aes_instance/stage8/r_sblock[21]_i_29/O
                         net (fo=1, unplaced)         0.224     3.423    gcm_aes_instance/stage8/r_sblock[21]_i_29_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     3.457 r  gcm_aes_instance/stage8/r_sblock[21]_i_13/O
                         net (fo=1, unplaced)         0.224     3.681    gcm_aes_instance/stage8/r_sblock[21]_i_13_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.034     3.715 r  gcm_aes_instance/stage8/r_sblock[21]_i_4/O
                         net (fo=1, unplaced)         0.224     3.939    gcm_aes_instance/stage8/r_sblock[21]_i_4_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.034     3.973 r  gcm_aes_instance/stage8/r_sblock[21]_i_1/O
                         net (fo=1, unplaced)         0.022     3.995    gcm_aes_instance/stage9/w_s8_sblock[21]
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.255     4.255 r  
                                                      0.000     4.255 r  clk (IN)
                         net (fo=0)                   0.000     4.255    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     5.257 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     5.302    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.302 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.959    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     1.208 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     1.472    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     1.532 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      2.439     3.971    gcm_aes_instance/stage9/clk_out
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[21]/C
                         clock pessimism              0.188     4.159    
                         clock uncertainty           -0.044     4.115    
                         FDRE (Setup_FDRE_C_D)        0.047     4.162    gcm_aes_instance/stage9/r_sblock_reg[21]
  -------------------------------------------------------------------
                         required time                          4.162    
                         arrival time                          -3.995    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage8/r_counter_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage9/r_sblock_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.255ns  (w_clk_out_clk_wiz_gen rise@4.255ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        3.947ns  (logic 1.677ns (42.488%)  route 2.270ns (57.512%))
  Logic Levels:           23  (CARRY8=14 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.971 - 4.255 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.051ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      2.584     0.048    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_counter_reg[118]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage8/r_counter_reg[118]/Q
                         net (fo=1, unplaced)         0.132     0.283    gcm_aes_instance/stage8/r_counter[118]
                         LUT1 (Prop_LUT1_I0_O)        0.034     0.317 r  gcm_aes_instance/stage8/r_counter[111]_i_10/O
                         net (fo=1, unplaced)         0.000     0.317    gcm_aes_instance/stage8/r_counter[111]_i_10_n_0
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.354     0.671 r  gcm_aes_instance/stage8/r_counter_reg[111]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.671    gcm_aes_instance/stage8/r_counter_reg[111]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.702 r  gcm_aes_instance/stage8/r_counter_reg[103]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.702    gcm_aes_instance/stage8/r_counter_reg[103]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.733 r  gcm_aes_instance/stage8/r_counter_reg[95]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.733    gcm_aes_instance/stage8/r_counter_reg[95]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.764 r  gcm_aes_instance/stage8/r_counter_reg[87]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.764    gcm_aes_instance/stage8/r_counter_reg[87]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.795 r  gcm_aes_instance/stage8/r_counter_reg[79]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.795    gcm_aes_instance/stage8/r_counter_reg[79]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.826 r  gcm_aes_instance/stage8/r_counter_reg[71]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.826    gcm_aes_instance/stage8/r_counter_reg[71]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.857 r  gcm_aes_instance/stage8/r_counter_reg[63]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.857    gcm_aes_instance/stage8/r_counter_reg[63]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.888 r  gcm_aes_instance/stage8/r_counter_reg[55]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.888    gcm_aes_instance/stage8/r_counter_reg[55]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.919 r  gcm_aes_instance/stage8/r_counter_reg[47]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.919    gcm_aes_instance/stage8/r_counter_reg[47]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.950 r  gcm_aes_instance/stage8/r_counter_reg[39]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.950    gcm_aes_instance/stage8/r_counter_reg[39]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.981 r  gcm_aes_instance/stage8/r_counter_reg[31]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.981    gcm_aes_instance/stage8/r_counter_reg[31]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     1.012 r  gcm_aes_instance/stage8/r_counter_reg[23]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     1.012    gcm_aes_instance/stage8/r_counter_reg[23]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.168     1.180 r  gcm_aes_instance/stage8/r_counter_reg[15]_i_2/O[7]
                         net (fo=4, unplaced)         0.212     1.392    gcm_aes_instance/stage8/r_counter_reg[15]_i_2_n_8
                         LUT3 (Prop_LUT3_I0_O)        0.123     1.515 r  gcm_aes_instance/stage8/r_sblock[32]_i_34/O
                         net (fo=1, unplaced)         0.257     1.772    gcm_aes_instance/stage8/r_sblock[32]_i_34_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.316     2.088 r  gcm_aes_instance/stage8/r_sblock_reg[32]_i_12/CO[7]
                         net (fo=213, unplaced)       0.212     2.300    gcm_aes_instance/stage8/w_auth_input1
                         LUT6 (Prop_LUT6_I4_O)        0.034     2.334 r  gcm_aes_instance/stage8/r_sblock[9]_i_55/O
                         net (fo=128, unplaced)       0.315     2.649    gcm_aes_instance/stage8/p_0_in377_out_0[105]
                         LUT4 (Prop_LUT4_I3_O)        0.034     2.683 r  gcm_aes_instance/stage8/r_sblock[22]_i_67/O
                         net (fo=1, unplaced)         0.224     2.907    gcm_aes_instance/stage8/r_sblock[22]_i_67_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     2.941 r  gcm_aes_instance/stage8/r_sblock[22]_i_59/O
                         net (fo=1, unplaced)         0.224     3.165    gcm_aes_instance/stage8/r_sblock[22]_i_59_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     3.199 r  gcm_aes_instance/stage8/r_sblock[22]_i_42/O
                         net (fo=1, unplaced)         0.224     3.423    gcm_aes_instance/stage8/r_sblock[22]_i_42_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     3.457 r  gcm_aes_instance/stage8/r_sblock[22]_i_20/O
                         net (fo=1, unplaced)         0.224     3.681    gcm_aes_instance/stage8/r_sblock[22]_i_20_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.034     3.715 r  gcm_aes_instance/stage8/r_sblock[22]_i_4/O
                         net (fo=1, unplaced)         0.224     3.939    gcm_aes_instance/stage8/r_sblock[22]_i_4_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.034     3.973 r  gcm_aes_instance/stage8/r_sblock[22]_i_1/O
                         net (fo=1, unplaced)         0.022     3.995    gcm_aes_instance/stage9/w_s8_sblock[22]
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.255     4.255 r  
                                                      0.000     4.255 r  clk (IN)
                         net (fo=0)                   0.000     4.255    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     5.257 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     5.302    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.302 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.959    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     1.208 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     1.472    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     1.532 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      2.439     3.971    gcm_aes_instance/stage9/clk_out
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[22]/C
                         clock pessimism              0.188     4.159    
                         clock uncertainty           -0.044     4.115    
                         FDRE (Setup_FDRE_C_D)        0.047     4.162    gcm_aes_instance/stage9/r_sblock_reg[22]
  -------------------------------------------------------------------
                         required time                          4.162    
                         arrival time                          -3.995    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage8/r_counter_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage9/r_sblock_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.255ns  (w_clk_out_clk_wiz_gen rise@4.255ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        3.947ns  (logic 1.677ns (42.488%)  route 2.270ns (57.512%))
  Logic Levels:           23  (CARRY8=14 LUT1=1 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.971 - 4.255 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.051ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      2.584     0.048    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_counter_reg[118]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage8/r_counter_reg[118]/Q
                         net (fo=1, unplaced)         0.132     0.283    gcm_aes_instance/stage8/r_counter[118]
                         LUT1 (Prop_LUT1_I0_O)        0.034     0.317 r  gcm_aes_instance/stage8/r_counter[111]_i_10/O
                         net (fo=1, unplaced)         0.000     0.317    gcm_aes_instance/stage8/r_counter[111]_i_10_n_0
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.354     0.671 r  gcm_aes_instance/stage8/r_counter_reg[111]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.671    gcm_aes_instance/stage8/r_counter_reg[111]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.702 r  gcm_aes_instance/stage8/r_counter_reg[103]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.702    gcm_aes_instance/stage8/r_counter_reg[103]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.733 r  gcm_aes_instance/stage8/r_counter_reg[95]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.733    gcm_aes_instance/stage8/r_counter_reg[95]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.764 r  gcm_aes_instance/stage8/r_counter_reg[87]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.764    gcm_aes_instance/stage8/r_counter_reg[87]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.795 r  gcm_aes_instance/stage8/r_counter_reg[79]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.795    gcm_aes_instance/stage8/r_counter_reg[79]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.826 r  gcm_aes_instance/stage8/r_counter_reg[71]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.826    gcm_aes_instance/stage8/r_counter_reg[71]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.857 r  gcm_aes_instance/stage8/r_counter_reg[63]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.857    gcm_aes_instance/stage8/r_counter_reg[63]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.888 r  gcm_aes_instance/stage8/r_counter_reg[55]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.888    gcm_aes_instance/stage8/r_counter_reg[55]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.919 r  gcm_aes_instance/stage8/r_counter_reg[47]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.919    gcm_aes_instance/stage8/r_counter_reg[47]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.950 r  gcm_aes_instance/stage8/r_counter_reg[39]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.950    gcm_aes_instance/stage8/r_counter_reg[39]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     0.981 r  gcm_aes_instance/stage8/r_counter_reg[31]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     0.981    gcm_aes_instance/stage8/r_counter_reg[31]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     1.012 r  gcm_aes_instance/stage8/r_counter_reg[23]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     1.012    gcm_aes_instance/stage8/r_counter_reg[23]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.168     1.180 r  gcm_aes_instance/stage8/r_counter_reg[15]_i_2/O[7]
                         net (fo=4, unplaced)         0.212     1.392    gcm_aes_instance/stage8/r_counter_reg[15]_i_2_n_8
                         LUT3 (Prop_LUT3_I0_O)        0.123     1.515 r  gcm_aes_instance/stage8/r_sblock[32]_i_34/O
                         net (fo=1, unplaced)         0.257     1.772    gcm_aes_instance/stage8/r_sblock[32]_i_34_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.316     2.088 r  gcm_aes_instance/stage8/r_sblock_reg[32]_i_12/CO[7]
                         net (fo=213, unplaced)       0.212     2.300    gcm_aes_instance/stage8/w_auth_input1
                         LUT6 (Prop_LUT6_I4_O)        0.034     2.334 r  gcm_aes_instance/stage8/r_sblock[9]_i_55/O
                         net (fo=128, unplaced)       0.315     2.649    gcm_aes_instance/stage8/p_0_in377_out_0[105]
                         LUT6 (Prop_LUT6_I3_O)        0.034     2.683 r  gcm_aes_instance/stage8/r_sblock[25]_i_70/O
                         net (fo=1, unplaced)         0.224     2.907    gcm_aes_instance/stage8/r_sblock[25]_i_70_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     2.941 r  gcm_aes_instance/stage8/r_sblock[25]_i_61/O
                         net (fo=1, unplaced)         0.224     3.165    gcm_aes_instance/stage8/r_sblock[25]_i_61_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     3.199 r  gcm_aes_instance/stage8/r_sblock[25]_i_47/O
                         net (fo=1, unplaced)         0.224     3.423    gcm_aes_instance/stage8/r_sblock[25]_i_47_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     3.457 r  gcm_aes_instance/stage8/r_sblock[25]_i_22/O
                         net (fo=1, unplaced)         0.224     3.681    gcm_aes_instance/stage8/r_sblock[25]_i_22_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.034     3.715 r  gcm_aes_instance/stage8/r_sblock[25]_i_5/O
                         net (fo=1, unplaced)         0.224     3.939    gcm_aes_instance/stage8/r_sblock[25]_i_5_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.034     3.973 r  gcm_aes_instance/stage8/r_sblock[25]_i_1/O
                         net (fo=1, unplaced)         0.022     3.995    gcm_aes_instance/stage9/w_s8_sblock[25]
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.255     4.255 r  
                                                      0.000     4.255 r  clk (IN)
                         net (fo=0)                   0.000     4.255    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     5.257 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     5.302    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.302 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.959    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     1.208 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     1.472    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     1.532 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      2.439     3.971    gcm_aes_instance/stage9/clk_out
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[25]/C
                         clock pessimism              0.188     4.159    
                         clock uncertainty           -0.044     4.115    
                         FDRE (Setup_FDRE_C_D)        0.047     4.162    gcm_aes_instance/stage9/r_sblock_reg[25]
  -------------------------------------------------------------------
                         required time                          4.162    
                         arrival time                          -3.995    
  -------------------------------------------------------------------
                         slack                                  0.167    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_plain_text_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage6/r_plain_text_reg[0]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      1.114     0.165    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_plain_text_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage1/r_plain_text_reg[0]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage6/r_plain_text_reg[0]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[0]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      1.259     0.232    gcm_aes_instance/stage6/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[0]_srl5/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage6/r_plain_text_reg[0]_srl5
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_plain_text_reg[100]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage6/r_plain_text_reg[100]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      1.114     0.165    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_plain_text_reg[100]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage1/r_plain_text_reg[100]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage6/r_plain_text_reg[100]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[100]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      1.259     0.232    gcm_aes_instance/stage6/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[100]_srl5/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage6/r_plain_text_reg[100]_srl5
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_plain_text_reg[101]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage6/r_plain_text_reg[101]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      1.114     0.165    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_plain_text_reg[101]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage1/r_plain_text_reg[101]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage6/r_plain_text_reg[101]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[101]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      1.259     0.232    gcm_aes_instance/stage6/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[101]_srl5/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage6/r_plain_text_reg[101]_srl5
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_plain_text_reg[102]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage6/r_plain_text_reg[102]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      1.114     0.165    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_plain_text_reg[102]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage1/r_plain_text_reg[102]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage6/r_plain_text_reg[102]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[102]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      1.259     0.232    gcm_aes_instance/stage6/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[102]_srl5/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage6/r_plain_text_reg[102]_srl5
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_plain_text_reg[103]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage6/r_plain_text_reg[103]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      1.114     0.165    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_plain_text_reg[103]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage1/r_plain_text_reg[103]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage6/r_plain_text_reg[103]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[103]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      1.259     0.232    gcm_aes_instance/stage6/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[103]_srl5/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage6/r_plain_text_reg[103]_srl5
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_plain_text_reg[104]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage6/r_plain_text_reg[104]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      1.114     0.165    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_plain_text_reg[104]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage1/r_plain_text_reg[104]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage6/r_plain_text_reg[104]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[104]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      1.259     0.232    gcm_aes_instance/stage6/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[104]_srl5/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage6/r_plain_text_reg[104]_srl5
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_plain_text_reg[105]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage6/r_plain_text_reg[105]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      1.114     0.165    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_plain_text_reg[105]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage1/r_plain_text_reg[105]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage6/r_plain_text_reg[105]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[105]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      1.259     0.232    gcm_aes_instance/stage6/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[105]_srl5/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage6/r_plain_text_reg[105]_srl5
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_plain_text_reg[106]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage6/r_plain_text_reg[106]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      1.114     0.165    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_plain_text_reg[106]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage1/r_plain_text_reg[106]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage6/r_plain_text_reg[106]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[106]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      1.259     0.232    gcm_aes_instance/stage6/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[106]_srl5/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage6/r_plain_text_reg[106]_srl5
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_plain_text_reg[107]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage6/r_plain_text_reg[107]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      1.114     0.165    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_plain_text_reg[107]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage1/r_plain_text_reg[107]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage6/r_plain_text_reg[107]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[107]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      1.259     0.232    gcm_aes_instance/stage6/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[107]_srl5/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage6/r_plain_text_reg[107]_srl5
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_plain_text_reg[108]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage6/r_plain_text_reg[108]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      1.114     0.165    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_plain_text_reg[108]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage1/r_plain_text_reg[108]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage6/r_plain_text_reg[108]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[108]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      1.259     0.232    gcm_aes_instance/stage6/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[108]_srl5/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage6/r_plain_text_reg[108]_srl5
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_plain_text_reg[109]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage6/r_plain_text_reg[109]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      1.114     0.165    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_plain_text_reg[109]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage1/r_plain_text_reg[109]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage6/r_plain_text_reg[109]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[109]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      1.259     0.232    gcm_aes_instance/stage6/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[109]_srl5/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage6/r_plain_text_reg[109]_srl5
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_plain_text_reg[10]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage6/r_plain_text_reg[10]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      1.114     0.165    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_plain_text_reg[10]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage1/r_plain_text_reg[10]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage6/r_plain_text_reg[10]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[10]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      1.259     0.232    gcm_aes_instance/stage6/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[10]_srl5/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage6/r_plain_text_reg[10]_srl5
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_plain_text_reg[110]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage6/r_plain_text_reg[110]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      1.114     0.165    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_plain_text_reg[110]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage1/r_plain_text_reg[110]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage6/r_plain_text_reg[110]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[110]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      1.259     0.232    gcm_aes_instance/stage6/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[110]_srl5/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage6/r_plain_text_reg[110]_srl5
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_plain_text_reg[111]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage6/r_plain_text_reg[111]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      1.114     0.165    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_plain_text_reg[111]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage1/r_plain_text_reg[111]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage6/r_plain_text_reg[111]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[111]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      1.259     0.232    gcm_aes_instance/stage6/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[111]_srl5/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage6/r_plain_text_reg[111]_srl5
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_plain_text_reg[112]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage6/r_plain_text_reg[112]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      1.114     0.165    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_plain_text_reg[112]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage1/r_plain_text_reg[112]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage6/r_plain_text_reg[112]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[112]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      1.259     0.232    gcm_aes_instance/stage6/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[112]_srl5/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage6/r_plain_text_reg[112]_srl5
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_plain_text_reg[113]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage6/r_plain_text_reg[113]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      1.114     0.165    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_plain_text_reg[113]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage1/r_plain_text_reg[113]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage6/r_plain_text_reg[113]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[113]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      1.259     0.232    gcm_aes_instance/stage6/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[113]_srl5/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage6/r_plain_text_reg[113]_srl5
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_plain_text_reg[114]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage6/r_plain_text_reg[114]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      1.114     0.165    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_plain_text_reg[114]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage1/r_plain_text_reg[114]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage6/r_plain_text_reg[114]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[114]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      1.259     0.232    gcm_aes_instance/stage6/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[114]_srl5/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage6/r_plain_text_reg[114]_srl5
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_plain_text_reg[115]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage6/r_plain_text_reg[115]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      1.114     0.165    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_plain_text_reg[115]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage1/r_plain_text_reg[115]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage6/r_plain_text_reg[115]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[115]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      1.259     0.232    gcm_aes_instance/stage6/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[115]_srl5/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage6/r_plain_text_reg[115]_srl5
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_plain_text_reg[116]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage6/r_plain_text_reg[116]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      1.114     0.165    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_plain_text_reg[116]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage1/r_plain_text_reg[116]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage6/r_plain_text_reg[116]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[116]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      1.259     0.232    gcm_aes_instance/stage6/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[116]_srl5/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage6/r_plain_text_reg[116]_srl5
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_plain_text_reg[117]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage6/r_plain_text_reg[117]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      1.114     0.165    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_plain_text_reg[117]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage1/r_plain_text_reg[117]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage6/r_plain_text_reg[117]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[117]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      1.259     0.232    gcm_aes_instance/stage6/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[117]_srl5/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage6/r_plain_text_reg[117]_srl5
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_plain_text_reg[118]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage6/r_plain_text_reg[118]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      1.114     0.165    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_plain_text_reg[118]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage1/r_plain_text_reg[118]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage6/r_plain_text_reg[118]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[118]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      1.259     0.232    gcm_aes_instance/stage6/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[118]_srl5/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage6/r_plain_text_reg[118]_srl5
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_plain_text_reg[119]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage6/r_plain_text_reg[119]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      1.114     0.165    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_plain_text_reg[119]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage1/r_plain_text_reg[119]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage6/r_plain_text_reg[119]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[119]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      1.259     0.232    gcm_aes_instance/stage6/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[119]_srl5/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage6/r_plain_text_reg[119]_srl5
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_plain_text_reg[11]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage6/r_plain_text_reg[11]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      1.114     0.165    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_plain_text_reg[11]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage1/r_plain_text_reg[11]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage6/r_plain_text_reg[11]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[11]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      1.259     0.232    gcm_aes_instance/stage6/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[11]_srl5/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage6/r_plain_text_reg[11]_srl5
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_plain_text_reg[120]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage6/r_plain_text_reg[120]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      1.114     0.165    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_plain_text_reg[120]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage1/r_plain_text_reg[120]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage6/r_plain_text_reg[120]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[120]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      1.259     0.232    gcm_aes_instance/stage6/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[120]_srl5/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage6/r_plain_text_reg[120]_srl5
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_plain_text_reg[121]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage6/r_plain_text_reg[121]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      1.114     0.165    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_plain_text_reg[121]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage1/r_plain_text_reg[121]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage6/r_plain_text_reg[121]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[121]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      1.259     0.232    gcm_aes_instance/stage6/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[121]_srl5/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage6/r_plain_text_reg[121]_srl5
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_plain_text_reg[122]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage6/r_plain_text_reg[122]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      1.114     0.165    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_plain_text_reg[122]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage1/r_plain_text_reg[122]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage6/r_plain_text_reg[122]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[122]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      1.259     0.232    gcm_aes_instance/stage6/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[122]_srl5/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage6/r_plain_text_reg[122]_srl5
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_plain_text_reg[123]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage6/r_plain_text_reg[123]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      1.114     0.165    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_plain_text_reg[123]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage1/r_plain_text_reg[123]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage6/r_plain_text_reg[123]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[123]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      1.259     0.232    gcm_aes_instance/stage6/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[123]_srl5/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage6/r_plain_text_reg[123]_srl5
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_plain_text_reg[124]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage6/r_plain_text_reg[124]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      1.114     0.165    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_plain_text_reg[124]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage1/r_plain_text_reg[124]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage6/r_plain_text_reg[124]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[124]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      1.259     0.232    gcm_aes_instance/stage6/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[124]_srl5/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage6/r_plain_text_reg[124]_srl5
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_plain_text_reg[125]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage6/r_plain_text_reg[125]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      1.114     0.165    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_plain_text_reg[125]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage1/r_plain_text_reg[125]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage6/r_plain_text_reg[125]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[125]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      1.259     0.232    gcm_aes_instance/stage6/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[125]_srl5/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage6/r_plain_text_reg[125]_srl5
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_plain_text_reg[126]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage6/r_plain_text_reg[126]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      1.114     0.165    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_plain_text_reg[126]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage1/r_plain_text_reg[126]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage6/r_plain_text_reg[126]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[126]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      1.259     0.232    gcm_aes_instance/stage6/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[126]_srl5/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage6/r_plain_text_reg[126]_srl5
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_plain_text_reg[127]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage6/r_plain_text_reg[127]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      1.114     0.165    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_plain_text_reg[127]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage1/r_plain_text_reg[127]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage6/r_plain_text_reg[127]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[127]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      1.259     0.232    gcm_aes_instance/stage6/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[127]_srl5/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage6/r_plain_text_reg[127]_srl5
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_plain_text_reg[12]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage6/r_plain_text_reg[12]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      1.114     0.165    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_plain_text_reg[12]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage1/r_plain_text_reg[12]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage6/r_plain_text_reg[12]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[12]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      1.259     0.232    gcm_aes_instance/stage6/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[12]_srl5/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage6/r_plain_text_reg[12]_srl5
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_plain_text_reg[13]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage6/r_plain_text_reg[13]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      1.114     0.165    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_plain_text_reg[13]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage1/r_plain_text_reg[13]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage6/r_plain_text_reg[13]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[13]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      1.259     0.232    gcm_aes_instance/stage6/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[13]_srl5/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage6/r_plain_text_reg[13]_srl5
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_plain_text_reg[14]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage6/r_plain_text_reg[14]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      1.114     0.165    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_plain_text_reg[14]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage1/r_plain_text_reg[14]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage6/r_plain_text_reg[14]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[14]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      1.259     0.232    gcm_aes_instance/stage6/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[14]_srl5/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage6/r_plain_text_reg[14]_srl5
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_plain_text_reg[15]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage6/r_plain_text_reg[15]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      1.114     0.165    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_plain_text_reg[15]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage1/r_plain_text_reg[15]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage6/r_plain_text_reg[15]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[15]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      1.259     0.232    gcm_aes_instance/stage6/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[15]_srl5/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage6/r_plain_text_reg[15]_srl5
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_plain_text_reg[16]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage6/r_plain_text_reg[16]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      1.114     0.165    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_plain_text_reg[16]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage1/r_plain_text_reg[16]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage6/r_plain_text_reg[16]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[16]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      1.259     0.232    gcm_aes_instance/stage6/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[16]_srl5/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage6/r_plain_text_reg[16]_srl5
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_plain_text_reg[17]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage6/r_plain_text_reg[17]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      1.114     0.165    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_plain_text_reg[17]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage1/r_plain_text_reg[17]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage6/r_plain_text_reg[17]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[17]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      1.259     0.232    gcm_aes_instance/stage6/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[17]_srl5/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage6/r_plain_text_reg[17]_srl5
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_plain_text_reg[18]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage6/r_plain_text_reg[18]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      1.114     0.165    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_plain_text_reg[18]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage1/r_plain_text_reg[18]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage6/r_plain_text_reg[18]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[18]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      1.259     0.232    gcm_aes_instance/stage6/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[18]_srl5/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage6/r_plain_text_reg[18]_srl5
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_plain_text_reg[19]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage6/r_plain_text_reg[19]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      1.114     0.165    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_plain_text_reg[19]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage1/r_plain_text_reg[19]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage6/r_plain_text_reg[19]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[19]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      1.259     0.232    gcm_aes_instance/stage6/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[19]_srl5/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage6/r_plain_text_reg[19]_srl5
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_plain_text_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage6/r_plain_text_reg[1]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      1.114     0.165    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_plain_text_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage1/r_plain_text_reg[1]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage6/r_plain_text_reg[1]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[1]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      1.259     0.232    gcm_aes_instance/stage6/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[1]_srl5/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage6/r_plain_text_reg[1]_srl5
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_plain_text_reg[20]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage6/r_plain_text_reg[20]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      1.114     0.165    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_plain_text_reg[20]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage1/r_plain_text_reg[20]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage6/r_plain_text_reg[20]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[20]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      1.259     0.232    gcm_aes_instance/stage6/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[20]_srl5/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage6/r_plain_text_reg[20]_srl5
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_plain_text_reg[21]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage6/r_plain_text_reg[21]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      1.114     0.165    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_plain_text_reg[21]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage1/r_plain_text_reg[21]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage6/r_plain_text_reg[21]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[21]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      1.259     0.232    gcm_aes_instance/stage6/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[21]_srl5/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage6/r_plain_text_reg[21]_srl5
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_plain_text_reg[22]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage6/r_plain_text_reg[22]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      1.114     0.165    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_plain_text_reg[22]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage1/r_plain_text_reg[22]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage6/r_plain_text_reg[22]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[22]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      1.259     0.232    gcm_aes_instance/stage6/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[22]_srl5/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage6/r_plain_text_reg[22]_srl5
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_plain_text_reg[23]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage6/r_plain_text_reg[23]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      1.114     0.165    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_plain_text_reg[23]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage1/r_plain_text_reg[23]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage6/r_plain_text_reg[23]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[23]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      1.259     0.232    gcm_aes_instance/stage6/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[23]_srl5/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage6/r_plain_text_reg[23]_srl5
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_plain_text_reg[24]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage6/r_plain_text_reg[24]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      1.114     0.165    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_plain_text_reg[24]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage1/r_plain_text_reg[24]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage6/r_plain_text_reg[24]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[24]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      1.259     0.232    gcm_aes_instance/stage6/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[24]_srl5/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage6/r_plain_text_reg[24]_srl5
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_plain_text_reg[25]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage6/r_plain_text_reg[25]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      1.114     0.165    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_plain_text_reg[25]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage1/r_plain_text_reg[25]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage6/r_plain_text_reg[25]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[25]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      1.259     0.232    gcm_aes_instance/stage6/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[25]_srl5/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage6/r_plain_text_reg[25]_srl5
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_plain_text_reg[26]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage6/r_plain_text_reg[26]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      1.114     0.165    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_plain_text_reg[26]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage1/r_plain_text_reg[26]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage6/r_plain_text_reg[26]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[26]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      1.259     0.232    gcm_aes_instance/stage6/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[26]_srl5/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage6/r_plain_text_reg[26]_srl5
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_plain_text_reg[27]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage6/r_plain_text_reg[27]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      1.114     0.165    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_plain_text_reg[27]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage1/r_plain_text_reg[27]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage6/r_plain_text_reg[27]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[27]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      1.259     0.232    gcm_aes_instance/stage6/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[27]_srl5/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage6/r_plain_text_reg[27]_srl5
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_plain_text_reg[28]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage6/r_plain_text_reg[28]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      1.114     0.165    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_plain_text_reg[28]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage1/r_plain_text_reg[28]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage6/r_plain_text_reg[28]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[28]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      1.259     0.232    gcm_aes_instance/stage6/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[28]_srl5/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage6/r_plain_text_reg[28]_srl5
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_plain_text_reg[29]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage6/r_plain_text_reg[29]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      1.114     0.165    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_plain_text_reg[29]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage1/r_plain_text_reg[29]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage6/r_plain_text_reg[29]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[29]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=5456, unplaced)      1.259     0.232    gcm_aes_instance/stage6/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[29]_srl5/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage6/r_plain_text_reg[29]_srl5
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         w_clk_out_clk_wiz_gen
Waveform(ns):       { 0.000 2.128 }
Period(ns):         4.255
Sources:            { clk_gen_instance/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         4.255       2.740                gcm_aes_instance/stage6/sel__14/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         4.255       2.740                gcm_aes_instance/stage6/sel__14/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         4.255       2.740                gcm_aes_instance/stage5/sel__8/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         4.255       2.740                gcm_aes_instance/stage5/sel__8/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         4.255       2.740                gcm_aes_instance/stage6/sel__15/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         4.255       2.740                gcm_aes_instance/stage6/sel__15/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         4.255       2.740                gcm_aes_instance/stage6/sel__16/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         4.255       2.740                gcm_aes_instance/stage6/sel__16/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         4.255       2.740                gcm_aes_instance/stage7/r_encrypted_cb_reg_rep_bsel/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         4.255       2.740                gcm_aes_instance/stage7/r_encrypted_cb_reg_rep_bsel/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         4.255       2.740                gcm_aes_instance/stage5/sel__9/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         4.255       2.740                gcm_aes_instance/stage5/sel__9/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         4.255       2.740                gcm_aes_instance/stage6/sel__17/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         4.255       2.740                gcm_aes_instance/stage6/sel__17/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         4.255       2.740                gcm_aes_instance/stage6/sel__18/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         4.255       2.740                gcm_aes_instance/stage6/sel__18/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         4.255       2.740                gcm_aes_instance/stage4/sel/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         4.255       2.740                gcm_aes_instance/stage4/sel/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         4.255       2.740                gcm_aes_instance/stage6/sel__19/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         4.255       2.740                gcm_aes_instance/stage6/sel__19/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         4.255       2.740                gcm_aes_instance/stage5/r_encrypted_cb_reg_rep_bsel/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         4.255       2.740                gcm_aes_instance/stage5/r_encrypted_cb_reg_rep_bsel/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         4.255       2.740                gcm_aes_instance/stage6/sel__2/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         4.255       2.740                gcm_aes_instance/stage6/sel__2/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         4.255       2.740                gcm_aes_instance/stage7/r_encrypted_j0_reg_rep_bsel/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         4.255       2.740                gcm_aes_instance/stage7/r_encrypted_j0_reg_rep_bsel/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         4.255       2.740                gcm_aes_instance/stage4/sel__0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         4.255       2.740                gcm_aes_instance/stage4/sel__0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         4.255       2.740                gcm_aes_instance/stage5/r_encrypted_j0_reg_rep_bsel/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         4.255       2.740                gcm_aes_instance/stage5/r_encrypted_j0_reg_rep_bsel/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         4.255       2.740                gcm_aes_instance/stage6/sel__3/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         4.255       2.740                gcm_aes_instance/stage6/sel__3/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         4.255       2.740                gcm_aes_instance/stage4/sel__1/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         4.255       2.740                gcm_aes_instance/stage4/sel__1/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         4.255       2.740                gcm_aes_instance/stage5/r_h_reg_rep_bsel/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         4.255       2.740                gcm_aes_instance/stage5/r_h_reg_rep_bsel/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         4.255       2.740                gcm_aes_instance/stage6/sel__4/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         4.255       2.740                gcm_aes_instance/stage6/sel__4/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         4.255       2.740                gcm_aes_instance/stage4/sel__10/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         4.255       2.740                gcm_aes_instance/stage4/sel__10/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         4.255       2.740                gcm_aes_instance/stage6/sel__5/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         4.255       2.740                gcm_aes_instance/stage6/sel__5/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         4.255       2.740                gcm_aes_instance/stage4/sel__11/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         4.255       2.740                gcm_aes_instance/stage4/sel__11/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         4.255       2.740                gcm_aes_instance/stage6/sel__6/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         4.255       2.740                gcm_aes_instance/stage6/sel__6/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         4.255       2.740                gcm_aes_instance/stage4/sel__12/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         4.255       2.740                gcm_aes_instance/stage4/sel__12/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         4.255       2.740                gcm_aes_instance/stage6/sel__7/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         4.255       2.740                gcm_aes_instance/stage6/sel__7/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage6/sel__14/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage6/sel__14/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage6/sel__14/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage6/sel__14/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage5/sel__8/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage5/sel__8/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage5/sel__8/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage5/sel__8/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage6/sel__15/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage6/sel__15/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage6/sel__15/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage6/sel__15/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage6/sel__16/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage6/sel__16/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage6/sel__16/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage6/sel__16/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage7/r_encrypted_cb_reg_rep_bsel/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage7/r_encrypted_cb_reg_rep_bsel/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage7/r_encrypted_cb_reg_rep_bsel/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage7/r_encrypted_cb_reg_rep_bsel/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage5/sel__9/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage5/sel__9/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage5/sel__9/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage5/sel__9/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage6/sel__17/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage6/sel__17/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage6/sel__17/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage6/sel__17/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage6/sel__18/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage6/sel__18/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage6/sel__18/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage6/sel__18/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage4/sel/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage4/sel/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage4/sel/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage4/sel/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage6/sel__19/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage6/sel__19/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage6/sel__19/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage6/sel__19/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage5/r_encrypted_cb_reg_rep_bsel/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage5/r_encrypted_cb_reg_rep_bsel/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage5/r_encrypted_cb_reg_rep_bsel/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage5/r_encrypted_cb_reg_rep_bsel/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage6/sel__2/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage6/sel__2/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage6/sel__2/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage6/sel__2/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage7/r_encrypted_j0_reg_rep_bsel/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage7/r_encrypted_j0_reg_rep_bsel/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage6/sel__14/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage6/sel__14/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage5/sel__8/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage5/sel__8/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage6/sel__15/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage6/sel__15/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage6/sel__16/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage6/sel__16/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage7/r_encrypted_cb_reg_rep_bsel/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage7/r_encrypted_cb_reg_rep_bsel/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage5/sel__9/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage5/sel__9/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage6/sel__17/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage6/sel__17/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage6/sel__18/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage6/sel__18/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage4/sel/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage4/sel/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage6/sel__19/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage6/sel__19/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage5/r_encrypted_cb_reg_rep_bsel/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage5/r_encrypted_cb_reg_rep_bsel/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage6/sel__2/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage6/sel__2/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage7/r_encrypted_j0_reg_rep_bsel/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage7/r_encrypted_j0_reg_rep_bsel/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage4/sel__0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage4/sel__0/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage5/r_encrypted_j0_reg_rep_bsel/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage5/r_encrypted_j0_reg_rep_bsel/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage6/sel__3/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage6/sel__3/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage4/sel__1/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage4/sel__1/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage5/r_h_reg_rep_bsel/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage5/r_h_reg_rep_bsel/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage6/sel__4/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage6/sel__4/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage4/sel__10/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage4/sel__10/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage6/sel__5/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage6/sel__5/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage4/sel__11/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage4/sel__11/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage6/sel__6/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage6/sel__6/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage4/sel__12/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage4/sel__12/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage6/sel__7/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage6/sel__7/CLKBWRCLK



---------------------------------------------------------------------------------------------------
From Clock:  w_clkfbout_clk_wiz_gen
  To Clock:  w_clkfbout_clk_wiz_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.824ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         w_clkfbout_clk_wiz_gen
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen_instance/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFGCE/I             n/a            1.176         10.000      8.824                clk_gen_instance/clkf_buf/I
Min Period  n/a     MMCME3_ADV/CLKFBOUT  n/a            0.938         10.000      9.062                clk_gen_instance/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME3_ADV/CLKFBIN   n/a            0.938         10.000      9.062                clk_gen_instance/mmcm_adv_inst/CLKFBIN



