{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1647726896977 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647726896978 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 19 18:54:56 2022 " "Processing started: Sat Mar 19 18:54:56 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647726896978 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647726896978 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SAP1 -c SAP1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off SAP1 -c SAP1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647726896978 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1647726897362 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "3 3 " "Parallel compilation is enabled and will use 3 of the 3 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1647726897362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/reset_sync.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/reset_sync.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reset_sync " "Found entity 1: reset_sync" {  } { { "rtl/reset_sync.bdf" "" { Schematic "E:/IntelFPGA_lite/Projetos/SAP1/rtl/reset_sync.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647726910429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647726910429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/framework_mercurioiv.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/framework_mercurioiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 Framework_MercurioIV " "Found entity 1: Framework_MercurioIV" {  } { { "rtl/Framework_MercurioIV.v" "" { Text "E:/IntelFPGA_lite/Projetos/SAP1/rtl/Framework_MercurioIV.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647726910431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647726910431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ula.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "rtl/ULA.v" "" { Text "E:/IntelFPGA_lite/Projetos/SAP1/rtl/ULA.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647726910433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647726910433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sap1.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sap1.v" { { "Info" "ISGN_ENTITY_NAME" "1 SAP1 " "Found entity 1: SAP1" {  } { { "rtl/SAP1.v" "" { Text "E:/IntelFPGA_lite/Projetos/SAP1/rtl/SAP1.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647726910435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647726910435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/reg.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 REG " "Found entity 1: REG" {  } { { "rtl/REG.v" "" { Text "E:/IntelFPGA_lite/Projetos/SAP1/rtl/REG.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647726910436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647726910436 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX rtl/MUX.v " "Entity \"MUX\" obtained from \"rtl/MUX.v\" instead of from Quartus Prime megafunction library" {  } { { "rtl/MUX.v" "" { Text "E:/IntelFPGA_lite/Projetos/SAP1/rtl/MUX.v" 5 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1647726910438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mux.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "rtl/MUX.v" "" { Text "E:/IntelFPGA_lite/Projetos/SAP1/rtl/MUX.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647726910438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647726910438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "rtl/PC.v" "" { Text "E:/IntelFPGA_lite/Projetos/SAP1/rtl/PC.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647726910440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647726910440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mem.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM " "Found entity 1: MEM" {  } { { "rtl/MEM.v" "" { Text "E:/IntelFPGA_lite/Projetos/SAP1/rtl/MEM.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647726910441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647726910441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/constantes.v 0 0 " "Found 0 design units, including 0 entities, in source file rtl/constantes.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647726910443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/uc.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/uc.v" { { "Info" "ISGN_ENTITY_NAME" "1 UC " "Found entity 1: UC" {  } { { "rtl/UC.v" "" { Text "E:/IntelFPGA_lite/Projetos/SAP1/rtl/UC.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647726910444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647726910444 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SAP1 " "Elaborating entity \"SAP1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1647726910480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:ula " "Elaborating entity \"ULA\" for hierarchy \"ULA:ula\"" {  } { { "rtl/SAP1.v" "ula" { Text "E:/IntelFPGA_lite/Projetos/SAP1/rtl/SAP1.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647726910485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG REG:ir " "Elaborating entity \"REG\" for hierarchy \"REG:ir\"" {  } { { "rtl/SAP1.v" "ir" { Text "E:/IntelFPGA_lite/Projetos/SAP1/rtl/SAP1.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647726910487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX MUX:mux " "Elaborating entity \"MUX\" for hierarchy \"MUX:mux\"" {  } { { "rtl/SAP1.v" "mux" { Text "E:/IntelFPGA_lite/Projetos/SAP1/rtl/SAP1.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647726910489 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OUT_BUS MUX.v(18) " "Verilog HDL Always Construct warning at MUX.v(18): inferring latch(es) for variable \"OUT_BUS\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/MUX.v" "" { Text "E:/IntelFPGA_lite/Projetos/SAP1/rtl/MUX.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1647726910490 "|SAP1|MUX:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_BUS\[0\] MUX.v(18) " "Inferred latch for \"OUT_BUS\[0\]\" at MUX.v(18)" {  } { { "rtl/MUX.v" "" { Text "E:/IntelFPGA_lite/Projetos/SAP1/rtl/MUX.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647726910490 "|SAP1|MUX:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_BUS\[1\] MUX.v(18) " "Inferred latch for \"OUT_BUS\[1\]\" at MUX.v(18)" {  } { { "rtl/MUX.v" "" { Text "E:/IntelFPGA_lite/Projetos/SAP1/rtl/MUX.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647726910490 "|SAP1|MUX:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_BUS\[2\] MUX.v(18) " "Inferred latch for \"OUT_BUS\[2\]\" at MUX.v(18)" {  } { { "rtl/MUX.v" "" { Text "E:/IntelFPGA_lite/Projetos/SAP1/rtl/MUX.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647726910491 "|SAP1|MUX:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_BUS\[3\] MUX.v(18) " "Inferred latch for \"OUT_BUS\[3\]\" at MUX.v(18)" {  } { { "rtl/MUX.v" "" { Text "E:/IntelFPGA_lite/Projetos/SAP1/rtl/MUX.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647726910491 "|SAP1|MUX:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_BUS\[4\] MUX.v(18) " "Inferred latch for \"OUT_BUS\[4\]\" at MUX.v(18)" {  } { { "rtl/MUX.v" "" { Text "E:/IntelFPGA_lite/Projetos/SAP1/rtl/MUX.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647726910491 "|SAP1|MUX:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_BUS\[5\] MUX.v(18) " "Inferred latch for \"OUT_BUS\[5\]\" at MUX.v(18)" {  } { { "rtl/MUX.v" "" { Text "E:/IntelFPGA_lite/Projetos/SAP1/rtl/MUX.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647726910491 "|SAP1|MUX:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_BUS\[6\] MUX.v(18) " "Inferred latch for \"OUT_BUS\[6\]\" at MUX.v(18)" {  } { { "rtl/MUX.v" "" { Text "E:/IntelFPGA_lite/Projetos/SAP1/rtl/MUX.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647726910491 "|SAP1|MUX:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_BUS\[7\] MUX.v(18) " "Inferred latch for \"OUT_BUS\[7\]\" at MUX.v(18)" {  } { { "rtl/MUX.v" "" { Text "E:/IntelFPGA_lite/Projetos/SAP1/rtl/MUX.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647726910491 "|SAP1|MUX:mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:pc " "Elaborating entity \"PC\" for hierarchy \"PC:pc\"" {  } { { "rtl/SAP1.v" "pc" { Text "E:/IntelFPGA_lite/Projetos/SAP1/rtl/SAP1.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647726910491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM MEM:mem " "Elaborating entity \"MEM\" for hierarchy \"MEM:mem\"" {  } { { "rtl/SAP1.v" "mem" { Text "E:/IntelFPGA_lite/Projetos/SAP1/rtl/SAP1.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647726910493 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "11 0 15 MEM.v(24) " "Verilog HDL warning at MEM.v(24): number of words (11) in memory file does not match the number of elements in the address range \[0:15\]" {  } { { "rtl/MEM.v" "" { Text "E:/IntelFPGA_lite/Projetos/SAP1/rtl/MEM.v" 24 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1647726910495 "|SAP1|MEM:mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 MEM.v(12) " "Net \"rom.data_a\" at MEM.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/MEM.v" "" { Text "E:/IntelFPGA_lite/Projetos/SAP1/rtl/MEM.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1647726910496 "|SAP1|MEM:mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 MEM.v(12) " "Net \"rom.waddr_a\" at MEM.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/MEM.v" "" { Text "E:/IntelFPGA_lite/Projetos/SAP1/rtl/MEM.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1647726910496 "|SAP1|MEM:mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 MEM.v(12) " "Net \"rom.we_a\" at MEM.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/MEM.v" "" { Text "E:/IntelFPGA_lite/Projetos/SAP1/rtl/MEM.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1647726910497 "|SAP1|MEM:mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC UC:uc " "Elaborating entity \"UC\" for hierarchy \"UC:uc\"" {  } { { "rtl/SAP1.v" "uc" { Text "E:/IntelFPGA_lite/Projetos/SAP1/rtl/SAP1.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647726910510 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "128 0 128 UC.v(24) " "Verilog HDL warning at UC.v(24): number of words (128) in memory file does not match the number of elements in the address range \[0:128\]" {  } { { "rtl/UC.v" "" { Text "E:/IntelFPGA_lite/Projetos/SAP1/rtl/UC.v" 24 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1647726910515 "|SAP1|UC:uc"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "128 0 128 UC.v(25) " "Verilog HDL warning at UC.v(25): number of words (128) in memory file does not match the number of elements in the address range \[0:128\]" {  } { { "rtl/UC.v" "" { Text "E:/IntelFPGA_lite/Projetos/SAP1/rtl/UC.v" 25 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1647726910519 "|SAP1|UC:uc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 UC.v(39) " "Verilog HDL assignment warning at UC.v(39): truncated value with size 32 to match size of target (3)" {  } { { "rtl/UC.v" "" { Text "E:/IntelFPGA_lite/Projetos/SAP1/rtl/UC.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647726910522 "|SAP1|UC:uc"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_1.data_a 0 UC.v(13) " "Net \"rom_1.data_a\" at UC.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/UC.v" "" { Text "E:/IntelFPGA_lite/Projetos/SAP1/rtl/UC.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1647726910525 "|SAP1|UC:uc"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_1.waddr_a 0 UC.v(13) " "Net \"rom_1.waddr_a\" at UC.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/UC.v" "" { Text "E:/IntelFPGA_lite/Projetos/SAP1/rtl/UC.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1647726910525 "|SAP1|UC:uc"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_2.data_a 0 UC.v(14) " "Net \"rom_2.data_a\" at UC.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/UC.v" "" { Text "E:/IntelFPGA_lite/Projetos/SAP1/rtl/UC.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1647726910526 "|SAP1|UC:uc"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_2.waddr_a 0 UC.v(14) " "Net \"rom_2.waddr_a\" at UC.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/UC.v" "" { Text "E:/IntelFPGA_lite/Projetos/SAP1/rtl/UC.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1647726910526 "|SAP1|UC:uc"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_1.we_a 0 UC.v(13) " "Net \"rom_1.we_a\" at UC.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/UC.v" "" { Text "E:/IntelFPGA_lite/Projetos/SAP1/rtl/UC.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1647726910526 "|SAP1|UC:uc"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_2.we_a 0 UC.v(14) " "Net \"rom_2.we_a\" at UC.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/UC.v" "" { Text "E:/IntelFPGA_lite/Projetos/SAP1/rtl/UC.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1647726910526 "|SAP1|UC:uc"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "UC:uc\|rom_1 " "RAM logic \"UC:uc\|rom_1\" is uninferred due to asynchronous read logic" {  } { { "rtl/UC.v" "rom_1" { Text "E:/IntelFPGA_lite/Projetos/SAP1/rtl/UC.v" 13 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1647726910860 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "UC:uc\|rom_2 " "RAM logic \"UC:uc\|rom_2\" is uninferred due to asynchronous read logic" {  } { { "rtl/UC.v" "rom_2" { Text "E:/IntelFPGA_lite/Projetos/SAP1/rtl/UC.v" 14 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1647726910860 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "MEM:mem\|rom " "RAM logic \"MEM:mem\|rom\" is uninferred due to inappropriate RAM size" {  } { { "rtl/MEM.v" "rom" { Text "E:/IntelFPGA_lite/Projetos/SAP1/rtl/MEM.v" 12 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1647726910860 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1647726910860 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 129 E:/IntelFPGA_lite/Projetos/SAP1/db/SAP1.ram0_UC_aad.hdl.mif " "Memory depth (256) in the design file differs from memory depth (129) in the Memory Initialization File \"E:/IntelFPGA_lite/Projetos/SAP1/db/SAP1.ram0_UC_aad.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1647726910861 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "E:/IntelFPGA_lite/Projetos/SAP1/db/SAP1.ram0_UC_aad.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"E:/IntelFPGA_lite/Projetos/SAP1/db/SAP1.ram0_UC_aad.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1647726910862 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 129 E:/IntelFPGA_lite/Projetos/SAP1/db/SAP1.ram1_UC_aad.hdl.mif " "Memory depth (256) in the design file differs from memory depth (129) in the Memory Initialization File \"E:/IntelFPGA_lite/Projetos/SAP1/db/SAP1.ram1_UC_aad.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1647726910863 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "E:/IntelFPGA_lite/Projetos/SAP1/db/SAP1.ram1_UC_aad.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"E:/IntelFPGA_lite/Projetos/SAP1/db/SAP1.ram1_UC_aad.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1647726910864 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "E:/IntelFPGA_lite/Projetos/SAP1/db/SAP1.ram0_MEM_130ef.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"E:/IntelFPGA_lite/Projetos/SAP1/db/SAP1.ram0_MEM_130ef.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1647726910864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX:mux\|OUT_BUS\[0\] " "Latch MUX:mux\|OUT_BUS\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG:ir\|DATA_OUT\[7\] " "Ports D and ENA on the latch are fed by the same signal REG:ir\|DATA_OUT\[7\]" {  } { { "rtl/REG.v" "" { Text "E:/IntelFPGA_lite/Projetos/SAP1/rtl/REG.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647726911247 ""}  } { { "rtl/MUX.v" "" { Text "E:/IntelFPGA_lite/Projetos/SAP1/rtl/MUX.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647726911247 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX:mux\|OUT_BUS\[1\] " "Latch MUX:mux\|OUT_BUS\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG:ir\|DATA_OUT\[7\] " "Ports D and ENA on the latch are fed by the same signal REG:ir\|DATA_OUT\[7\]" {  } { { "rtl/REG.v" "" { Text "E:/IntelFPGA_lite/Projetos/SAP1/rtl/REG.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647726911247 ""}  } { { "rtl/MUX.v" "" { Text "E:/IntelFPGA_lite/Projetos/SAP1/rtl/MUX.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647726911247 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX:mux\|OUT_BUS\[2\] " "Latch MUX:mux\|OUT_BUS\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG:ir\|DATA_OUT\[7\] " "Ports D and ENA on the latch are fed by the same signal REG:ir\|DATA_OUT\[7\]" {  } { { "rtl/REG.v" "" { Text "E:/IntelFPGA_lite/Projetos/SAP1/rtl/REG.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647726911247 ""}  } { { "rtl/MUX.v" "" { Text "E:/IntelFPGA_lite/Projetos/SAP1/rtl/MUX.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647726911247 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX:mux\|OUT_BUS\[3\] " "Latch MUX:mux\|OUT_BUS\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG:ir\|DATA_OUT\[7\] " "Ports D and ENA on the latch are fed by the same signal REG:ir\|DATA_OUT\[7\]" {  } { { "rtl/REG.v" "" { Text "E:/IntelFPGA_lite/Projetos/SAP1/rtl/REG.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647726911248 ""}  } { { "rtl/MUX.v" "" { Text "E:/IntelFPGA_lite/Projetos/SAP1/rtl/MUX.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647726911248 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX:mux\|OUT_BUS\[4\] " "Latch MUX:mux\|OUT_BUS\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG:ir\|DATA_OUT\[4\] " "Ports D and ENA on the latch are fed by the same signal REG:ir\|DATA_OUT\[4\]" {  } { { "rtl/REG.v" "" { Text "E:/IntelFPGA_lite/Projetos/SAP1/rtl/REG.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647726911248 ""}  } { { "rtl/MUX.v" "" { Text "E:/IntelFPGA_lite/Projetos/SAP1/rtl/MUX.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647726911248 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX:mux\|OUT_BUS\[5\] " "Latch MUX:mux\|OUT_BUS\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG:ir\|DATA_OUT\[5\] " "Ports D and ENA on the latch are fed by the same signal REG:ir\|DATA_OUT\[5\]" {  } { { "rtl/REG.v" "" { Text "E:/IntelFPGA_lite/Projetos/SAP1/rtl/REG.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647726911248 ""}  } { { "rtl/MUX.v" "" { Text "E:/IntelFPGA_lite/Projetos/SAP1/rtl/MUX.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647726911248 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX:mux\|OUT_BUS\[6\] " "Latch MUX:mux\|OUT_BUS\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG:ir\|DATA_OUT\[6\] " "Ports D and ENA on the latch are fed by the same signal REG:ir\|DATA_OUT\[6\]" {  } { { "rtl/REG.v" "" { Text "E:/IntelFPGA_lite/Projetos/SAP1/rtl/REG.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647726911248 ""}  } { { "rtl/MUX.v" "" { Text "E:/IntelFPGA_lite/Projetos/SAP1/rtl/MUX.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647726911248 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX:mux\|OUT_BUS\[7\] " "Latch MUX:mux\|OUT_BUS\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG:ir\|DATA_OUT\[7\] " "Ports D and ENA on the latch are fed by the same signal REG:ir\|DATA_OUT\[7\]" {  } { { "rtl/REG.v" "" { Text "E:/IntelFPGA_lite/Projetos/SAP1/rtl/REG.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647726911248 ""}  } { { "rtl/MUX.v" "" { Text "E:/IntelFPGA_lite/Projetos/SAP1/rtl/MUX.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647726911248 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1647726911461 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1647726912302 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647726912302 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "155 " "Implemented 155 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1647726912370 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1647726912370 ""} { "Info" "ICUT_CUT_TM_LCELLS" "125 " "Implemented 125 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1647726912370 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1647726912370 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4755 " "Peak virtual memory: 4755 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647726912396 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 19 18:55:12 2022 " "Processing ended: Sat Mar 19 18:55:12 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647726912396 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647726912396 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647726912396 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1647726912396 ""}
