###############################################################################
#
# IAR ANSI C/C++ Compiler V7.20.2.7424/W32 for ARM        06/Apr/2019  21:55:22
# Copyright 1999-2014 IAR Systems AB.
#
#    Cpu mode     =  thumb
#    Endian       =  little
#    Source file  =  
#        F:\FLT\GitHub\TestEng_BootLoader\TestEng_BootLoader\dfb\DFB_src\App_cfg.c
#    Command line =  
#        F:\FLT\GitHub\TestEng_BootLoader\TestEng_BootLoader\dfb\DFB_src\App_cfg.c
#        -lcN
#        F:\FLT\GitHub\TestEng_BootLoader\TestEng_BootLoader\dfb\dfb\Burn_in_2\List\
#        -lb
#        F:\FLT\GitHub\TestEng_BootLoader\TestEng_BootLoader\dfb\dfb\Burn_in_2\List\
#        -o
#        F:\FLT\GitHub\TestEng_BootLoader\TestEng_BootLoader\dfb\dfb\Burn_in_2\Obj\
#        --no_cse --no_unroll --no_inline --no_code_motion --no_tbaa
#        --no_clustering --no_scheduling --debug --endian=little
#        --cpu=Cortex-M3 -e --fpu=None --dlib_config "E:\Program Files
#        (x86)\IAR Systems\Embedded Workbench
#        7.0\arm\INC\c\DLib_Config_Normal.h" -I
#        F:\FLT\GitHub\TestEng_BootLoader\TestEng_BootLoader\dfb\dfb\..\DFB_inc\
#        -I
#        F:\FLT\GitHub\TestEng_BootLoader\TestEng_BootLoader\dfb\dfb\..\..\Libraries\CMSIS\
#        -I
#        F:\FLT\GitHub\TestEng_BootLoader\TestEng_BootLoader\dfb\dfb\..\..\Libraries\STM32F10x_StdPeriph_Driver\inc\
#        -I
#        F:\FLT\GitHub\TestEng_BootLoader\TestEng_BootLoader\dfb\dfb\..\modbus\ascii\
#        -I
#        F:\FLT\GitHub\TestEng_BootLoader\TestEng_BootLoader\dfb\dfb\..\modbus\include\
#        -I
#        F:\FLT\GitHub\TestEng_BootLoader\TestEng_BootLoader\dfb\dfb\..\modbus\modbus_port\
#        -I
#        F:\FLT\GitHub\TestEng_BootLoader\TestEng_BootLoader\dfb\dfb\..\modbus\rtu\
#        -I
#        F:\FLT\GitHub\TestEng_BootLoader\TestEng_BootLoader\dfb\dfb\..\modbus\tcp\
#        -On -I "E:\Program Files (x86)\IAR Systems\Embedded Workbench
#        7.0\arm\CMSIS\Include\"
#    List file    =  
#        F:\FLT\GitHub\TestEng_BootLoader\TestEng_BootLoader\dfb\dfb\Burn_in_2\List\App_cfg.lst
#    Object file  =  
#        F:\FLT\GitHub\TestEng_BootLoader\TestEng_BootLoader\dfb\dfb\Burn_in_2\Obj\App_cfg.o
#
###############################################################################

F:\FLT\GitHub\TestEng_BootLoader\TestEng_BootLoader\dfb\DFB_src\App_cfg.c
      1          /**
      2            ******************************************************************************
      3            * @file    App_cfg.c  burn in system
      4            * @author  h&h
      5            * @version 
      6            * @date    
      7          * @brief  
      8            ******************************************************************************
      9          **/ 
     10          
     11          #include "include.h"
     12          
     13          
     14          #define APP_CFG_GPIO_NUM 10
     15          #define APP_CFG_ADDR_NUM 6
     16          const App_Cfg_GpioPin_st App_Cfg_GpioPin_cast[APP_CFG_GPIO_NUM] =
     17          {
     18              {
     19                  GPIOA,
     20                  GPIO_BOARD_ADDR,
     21                  {
     22                      GPIO_Pin_1, GPIO_Speed_50MHz,GPIO_Mode_Out_PP
     23                  },
     24              },
     25              {
     26                  GPIOA,
     27                  GPIO_BOARD_ADDR,
     28                  {
     29                      GPIO_Pin_1, GPIO_Speed_50MHz,GPIO_Mode_Out_PP
     30                  },
     31              },
     32              {
     33                  GPIOA,
     34                  GPIO_BOARD_ADDR,
     35                  {
     36                      GPIO_Pin_1, GPIO_Speed_50MHz,GPIO_Mode_Out_PP
     37                  },
     38              },
     39              {
     40                  GPIOA, 
     41                  GPIO_BOARD_ADDR,
     42                  {
     43                      GPIO_Pin_1, GPIO_Speed_50MHz,GPIO_Mode_Out_PP
     44                  },
     45              },
     46              {
     47                  GPIOA, 
     48                  GPIO_BOARD_ADDR,
     49                  {
     50                      GPIO_Pin_1, GPIO_Speed_50MHz,GPIO_Mode_Out_PP
     51                  },
     52              },
     53              {
     54                  GPIOA,
     55                  GPIO_BOARD_ADDR,
     56                  {
     57                      GPIO_Pin_1, GPIO_Speed_50MHz,GPIO_Mode_Out_PP
     58                  },
     59              },
     60              {
     61                  GPIOA, 
     62                  GPIO_UART_RX,
     63                  {
     64                      GPIO_Pin_1, GPIO_Speed_50MHz,GPIO_Mode_Out_PP
     65                  },
     66              },
     67              {
     68                  GPIOA, 
     69                  GPIO_UART_TX,
     70                  {
     71                      GPIO_Pin_1, GPIO_Speed_50MHz,GPIO_Mode_Out_PP
     72                  },
     73              },
     74              {
     75                  GPIOA, 
     76                  GPIO_UART_RX_EN,
     77                  {
     78                      GPIO_Pin_1, GPIO_Speed_50MHz,GPIO_Mode_Out_PP
     79                  },
     80              },
     81              {
     82                  GPIOA, 
     83                  GPIO_UART_TX_EN,
     84                  {
     85                      GPIO_Pin_1, GPIO_Speed_50MHz,GPIO_Mode_Out_PP
     86                  },
     87              },
     88          
     89          };
     90          
     91          App_Cfg_Gpio_st const App_Cfg_Gpio_cst = 
     92          {
     93              APP_CFG_GPIO_NUM,
     94              APP_CFG_ADDR_NUM,
     95              &App_Cfg_GpioPin_cast[0],
     96          };
     97          
     98          
     99          
    100          #define APP_CFG_UART_NUM 1
    101          const App_Cfg_UartPort_st App_Cfg_UartPort_Cast[APP_CFG_UART_NUM] = 
    102          {
    103              {
    104                  USART1,
    105                  {
    106                      19200,
    107                      USART_WordLength_9b,
    108                      USART_StopBits_1,
    109                      USART_Parity_Even,
    110                      USART_Mode_Rx | USART_Mode_Tx,
    111                      USART_HardwareFlowControl_None
    112                  }
    113              },
    114          };
    115          
    116          
    117          const App_Cfg_Uart_st App_Cfg_Uart_cst = 
    118          {
    119              APP_CFG_UART_NUM,
    120              &App_Cfg_UartPort_Cast[0],
    121          };
    122          
    123          
    124          
    125          /*place at the beginning of Prolog*/
    126          const App_Cfg_st App_Cfg_cst =
    127          {
    128              "FL0001A00",
    129              "20181013",
    130              "HuangHe",
    131              &App_Cfg_Gpio_cst,
    132              &App_Cfg_Uart_cst,
    133              (const App_Cfg_Epilog_tst *)APP_CFG_EPILOG_BASE_ADDR,
    134          };
    135          
    136          
    137          /*Place at the beginning of Epilog   APP_CFG_EPILOG_BASE_ADDR*/
    138          App_Cfg_Epilog_tst App_Cfg_Epilog_st= {"HuangHe"};
    139          
    140          /******************* (C) COPYRIGHT 2018 *****END OF FILE****/
    141           
    142          
    143          


   Section sizes:

   Bytes  Function/Label
   -----  --------------
      16  App_Cfg_Epilog_st
     120  App_Cfg_GpioPin_cast
       8  App_Cfg_Gpio_cst
      20  App_Cfg_UartPort_Cast
       8  App_Cfg_Uart_cst
      60  App_Cfg_cst

 
  16 bytes in section .data
 216 bytes in section .rodata
 
 216 bytes of CONST memory
  16 bytes of DATA  memory

Errors: none
Warnings: none
