Juan-Antonio Carballo , Jeffrey L. Burns , Seung-Moon Yoo , Ivan Vo , V. Robert Norman, A semi-custom voltage-island technique and its application to high-speed serial links, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea[doi>10.1145/871506.871525]
Yun-Chih Chang , Yao-Wen Chang , Guang-Ming Wu , Shu-Wei Wu, B*-Trees: a new representation for non-slicing floorplans, Proceedings of the 37th Annual Design Automation Conference, p.458-463, June 05-09, 2000, Los Angeles, California, USA[doi>10.1145/337292.337541]
Royce L. S. Ching , Evangeline F. Y. Young , Kevin C. K. Leung , Chris Chu, Post-placement voltage island generation, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California[doi>10.1145/1233501.1233632]
Coussy, P., Baganne, A., and Martin, E. 2002. A design methodology for integrating IP into SoC systems. In Proceedings of the IEEE International Custom Integrated Circuits Conference (CICC). 307--310.
Pei-Ning Guo , Chung-Kuan Cheng , Takeshi Yoshimura, An O-tree representation of non-slicing floorplan and its applications, Proceedings of the 36th annual ACM/IEEE Design Automation Conference, p.268-273, June 21-25, 1999, New Orleans, Louisiana, USA[doi>10.1145/309847.309928]
Jingcao Hu , Youngsoo Shin , Nagu Dhanwada , Radu Marculescu, Architecting voltage islands in core-based system-on-a-chip designs, Proceedings of the 2004 international symposium on Low power electronics and design, August 09-11, 2004, Newport Beach, California, USA[doi>10.1145/1013235.1013283]
W.-L. Hung , G. M. Link , Yuan Xie , N. Vijaykrishnan , N. Dhanwad , J. Conner, Temperature-Aware Voltage Islands Architecting in System-on-Chip Design, Proceedings of the 2005 International Conference on Computer Design, p.689-696, October 02-05, 2005[doi>10.1109/ICCD.2005.103]
Hwang, W. 2003. New trends in low power SoC design technologies. In Proceedings of the IEEE SOC Conference. 422.
David E. Lackey , Paul S. Zuchowski , Thomas R. Bednar , Douglas W. Stout , Scott W. Gould , John M. Cohn, Managing power and performance for System-on-Chip designs using Voltage Islands, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.195-202, November 10-14, 2002, San Jose, California[doi>10.1145/774572.774601]
Wan-Ping Lee , Hung-Yi Liu , Yao-Wen Chang, Voltage island aware floorplanning for power and timing optimization, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California[doi>10.1145/1233501.1233579]
Meindl, J. 1995. Low power microelectronics: Retrospect and prospect. In Proc. IEEE. 619--635.
Xiaoping Tang , D. F. Wong, Floorplanning with alignment and performance constraints, Proceedings of the 39th annual Design Automation Conference, June 10-14, 2002, New Orleans, Louisiana, USA[doi>10.1145/513918.514128]
Andreas VÃ¶rg , Martin Radetzki , Wolfgang Rosenstiel, Measurement of IP Qualification Costs and Benefits, Proceedings of the conference on Design, automation and test in Europe, p.20996, February 16-20, 2004
Guang-Ming Wu , Yun-Chih Chang , Yao-Wen Chang, Rectilinear block placement using B*-trees, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.8 n.2, p.188-202, April 2003[doi>10.1145/762488.762490]
Huaizhi Wu , I-Min Liu , M. D. F. Wong , Yusu Wang, Post-placement voltage island generation under performance requirement, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.309-316, November 06-10, 2005, San Jose, CA
Meng-Chen Wu , Yao-Wen Chang, Placement with Alignment and Performance Constraints Using the B*-Tree Representation, Proceedings of the IEEE International Conference on Computer Design, p.568-571, October 11-13, 2004
